Analysis & Synthesis report for Guitar_Amp
Mon Dec 02 06:36:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Guitar_Amp|avconf:avc|mSetup_ST
 11. State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. State Machine - |Guitar_Amp|graphics:graphics|controlUpdate:u3|current_state
 15. State Machine - |Guitar_Amp|graphics:graphics|controlEffect:u1|current_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated
 22. Source assignments for graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated
 23. Source assignments for graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated
 24. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Parameter Settings for User Entity Instance: effects_path:e_p
 29. Parameter Settings for User Entity Instance: effects_path:e_p|sync_rom:sync_rom
 30. Parameter Settings for User Entity Instance: playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: graphics:graphics
 32. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA
 33. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_address_translator:user_input_translator
 34. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory
 35. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_controller:controller
 37. Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 38. Parameter Settings for User Entity Instance: graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: graphics:graphics|PS2_Controller:PS2
 40. Parameter Settings for User Entity Instance: graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 41. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 42. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 43. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 48. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 49. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 51. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: avconf:avc
 54. Parameter Settings for Inferred Entity Instance: graphics:graphics|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 56. Parameter Settings for Inferred Entity Instance: effects_path:e_p|lpm_divide:Div0
 57. altsyncram Parameter Settings by Entity Instance
 58. altpll Parameter Settings by Entity Instance
 59. scfifo Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 61. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 62. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 63. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 64. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 65. Port Connectivity Checks: "graphics:graphics|hex_decoder:h5"
 66. Port Connectivity Checks: "graphics:graphics|hex_decoder:h3"
 67. Port Connectivity Checks: "graphics:graphics|hex_decoder:h1"
 68. Port Connectivity Checks: "graphics:graphics|PS2_Controller:PS2"
 69. Port Connectivity Checks: "graphics:graphics|vga_adapter:VGA|vga_controller:controller"
 70. Port Connectivity Checks: "graphics:graphics"
 71. Port Connectivity Checks: "playback:playback|Sound_Memory:Sound_Memory"
 72. Port Connectivity Checks: "playback:playback"
 73. Port Connectivity Checks: "effects_path:e_p|sync_rom:sync_rom"
 74. Port Connectivity Checks: "effects_path:e_p"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 02 06:36:01 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Guitar_Amp                                  ;
; Top-level Entity Name           ; Guitar_Amp                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 962                                         ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,967,552                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Guitar_Amp         ; Guitar_Amp         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                         ; Library ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sound_Memory.v                        ; yes             ; User Wizard-Generated File             ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Sound_Memory.v                               ;         ;
; graphics/PS2_Controller.v             ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/PS2_Controller.v                    ;         ;
; graphics/datapath.v                   ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v                          ;         ;
; graphics/control.v                    ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v                           ;         ;
; graphics/Altera_UP_PS2_Data_In.v      ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/Altera_UP_PS2_Data_In.v             ;         ;
; graphics/Altera_UP_PS2_Command_Out.v  ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/Altera_UP_PS2_Command_Out.v         ;         ;
; Guitar_Amp.v                          ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v                                 ;         ;
; graphics/graphics.v                   ; yes             ; User Verilog HDL File                  ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v                          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;         ;
; aglobal181.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;         ;
; db/altsyncram_0im1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_0im1.tdf                       ;         ;
; db/decode_dla.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_dla.tdf                            ;         ;
; db/decode_61a.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_61a.tdf                            ;         ;
; db/mux_bhb.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/mux_bhb.tdf                               ;         ;
; vga_adapter.v                         ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v                 ;         ;
; vga_address_translator.v              ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_address_translator.v      ;         ;
; db/altsyncram_lpo1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_lpo1.tdf                       ;         ;
; guitar_amp_background_320_240_new.mif ; yes             ; Auto-Found Memory Initialization File  ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/guitar_amp_background_320_240_new.mif     ;         ;
; db/decode_nma.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_nma.tdf                            ;         ;
; db/decode_g2a.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_g2a.tdf                            ;         ;
; db/mux_8hb.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/mux_8hb.tdf                               ;         ;
; vga_pll.v                             ; yes             ; Auto-Found Wizard-Generated File       ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v                     ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                    ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                               ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                             ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                             ;         ;
; db/altpll_80u.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altpll_80u.tdf                            ;         ;
; vga_controller.v                      ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_controller.v              ;         ;
; backgroundmemory.v                    ; yes             ; Auto-Found Wizard-Generated File       ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v                        ;         ;
; db/altsyncram_31i1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_31i1.tdf                       ;         ;
; audio_controller.v                    ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v                ;         ;
; altera_up_clock_edge.v                ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_clock_edge.v            ;         ;
; altera_up_audio_in_deserializer.v     ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_in_deserializer.v ;         ;
; altera_up_audio_bit_counter.v         ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_bit_counter.v     ;         ;
; altera_up_sync_fifo.v                 ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v             ;         ;
; scfifo.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                    ;         ;
; a_regfifo.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                 ;         ;
; a_dpfifo.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                  ;         ;
; a_i2fifo.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                  ;         ;
; a_fffifo.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                  ;         ;
; a_f2fifo.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                  ;         ;
; db/scfifo_7ba1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/scfifo_7ba1.tdf                           ;         ;
; db/a_dpfifo_q2a1.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf                         ;         ;
; db/altsyncram_n3i1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf                       ;         ;
; db/cmpr_6l8.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cmpr_6l8.tdf                              ;         ;
; db/cntr_h2b.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_h2b.tdf                              ;         ;
; db/cntr_u27.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_u27.tdf                              ;         ;
; db/cntr_i2b.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_i2b.tdf                              ;         ;
; altera_up_audio_out_serializer.v      ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_out_serializer.v  ;         ;
; audio_clock.v                         ; yes             ; Auto-Found Wizard-Generated File       ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v                     ;         ;
; db/audio_clock_altpll.v               ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/audio_clock_altpll.v                      ;         ;
; avconf.v                              ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v                                    ;         ;
; i2c_controller.v                      ; yes             ; Auto-Found Verilog HDL File            ; d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v                            ;         ;
; lpm_divide.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                ;         ;
; abs_divider.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                               ;         ;
; sign_div_unsign.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                           ;         ;
; db/lpm_divide_uqo.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_uqo.tdf                        ;         ;
; db/abs_divider_7dg.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_7dg.tdf                       ;         ;
; db/alt_u_div_u2f.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_u2f.tdf                         ;         ;
; db/lpm_abs_7p9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_7p9.tdf                           ;         ;
; db/lpm_abs_4p9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_4p9.tdf                           ;         ;
; db/lpm_divide_dpo.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_dpo.tdf                        ;         ;
; db/abs_divider_mbg.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_mbg.tdf                       ;         ;
; db/alt_u_div_sve.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_sve.tdf                         ;         ;
; db/lpm_abs_mn9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_mn9.tdf                           ;         ;
; db/lpm_divide_tqo.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_tqo.tdf                        ;         ;
; db/abs_divider_6dg.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_6dg.tdf                       ;         ;
; db/alt_u_div_s2f.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_s2f.tdf                         ;         ;
; db/lpm_abs_6p9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_6p9.tdf                           ;         ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2297           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4048           ;
;     -- 7 input functions                    ; 52             ;
;     -- 6 input functions                    ; 474            ;
;     -- 5 input functions                    ; 547            ;
;     -- 4 input functions                    ; 770            ;
;     -- <=3 input functions                  ; 2205           ;
;                                             ;                ;
; Dedicated logic registers                   ; 962            ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2967552        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 972            ;
; Total fan-out                               ; 27165          ;
; Average fan-out                             ; 4.77           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |Guitar_Amp                                                   ; 4048 (2)            ; 962 (0)                   ; 2967552           ; 0          ; 106  ; 0            ; |Guitar_Amp                                                                                                                                                                                                                                 ; Guitar_Amp                      ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 235 (4)             ; 201 (4)                   ; 12288             ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 78 (5)              ; 87 (36)                   ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                             ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 17 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                        ; a_dpfifo_q2a1                   ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 150 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;    |avconf:avc|                                               ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;    |effects_path:e_p|                                         ; 1195 (81)           ; 53 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p                                                                                                                                                                                                                ; effects_path                    ; work         ;
;       |lpm_divide:Div0|                                       ; 1077 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|lpm_divide:Div0                                                                                                                                                                                                ; lpm_divide                      ; work         ;
;          |lpm_divide_tqo:auto_generated|                      ; 1077 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|lpm_divide:Div0|lpm_divide_tqo:auto_generated                                                                                                                                                                  ; lpm_divide_tqo                  ; work         ;
;             |abs_divider_6dg:divider|                         ; 1077 (40)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider                                                                                                                                          ; abs_divider_6dg                 ; work         ;
;                |alt_u_div_s2f:divider|                        ; 1005 (1005)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider|alt_u_div_s2f:divider                                                                                                                    ; alt_u_div_s2f                   ; work         ;
;                |lpm_abs_4p9:my_abs_num|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                   ; lpm_abs_4p9                     ; work         ;
;       |sync_rom:sync_rom|                                     ; 37 (37)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|effects_path:e_p|sync_rom:sync_rom                                                                                                                                                                                              ; sync_rom                        ; work         ;
;    |graphics:graphics|                                        ; 1725 (25)           ; 510 (15)                  ; 1382400           ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics                                                                                                                                                                                                               ; graphics                        ; work         ;
;       |PS2_Controller:PS2|                                    ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2                                                                                                                                                                                            ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|          ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                  ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                  ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                          ; Altera_UP_PS2_Data_In           ; work         ;
;       |controlEffect:u1|                                      ; 39 (39)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|controlEffect:u1                                                                                                                                                                                              ; controlEffect                   ; work         ;
;       |controlUpdate:u3|                                      ; 46 (17)             ; 42 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|controlUpdate:u3                                                                                                                                                                                              ; controlUpdate                   ; work         ;
;          |RateDivider:u2|                                     ; 29 (29)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|controlUpdate:u3|RateDivider:u2                                                                                                                                                                               ; RateDivider                     ; work         ;
;       |datapathEffect:u2|                                     ; 76 (76)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathEffect:u2                                                                                                                                                                                             ; datapathEffect                  ; work         ;
;       |datapathUpdate:u4|                                     ; 762 (731)           ; 271 (263)                 ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4                                                                                                                                                                                             ; datapathUpdate                  ; work         ;
;          |colourTranslator:u1|                                ; 31 (11)             ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1                                                                                                                                                                         ; colourTranslator                ; work         ;
;             |BackgroundMemory:g1|                             ; 20 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1                                                                                                                                                     ; BackgroundMemory                ; work         ;
;                |altsyncram:altsyncram_component|              ; 20 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component                                                                                                                     ; altsyncram                      ; work         ;
;                   |altsyncram_31i1:auto_generated|            ; 20 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated                                                                                      ; altsyncram_31i1                 ; work         ;
;                      |decode_g2a:rden_decode|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated|decode_g2a:rden_decode                                                               ; decode_g2a                      ; work         ;
;                      |mux_8hb:mux2|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated|mux_8hb:mux2                                                                         ; mux_8hb                         ; work         ;
;       |hex_decoder:h0|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h0                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |hex_decoder:h1|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h1                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |hex_decoder:h2|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h2                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |hex_decoder:h3|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h3                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |hex_decoder:h4|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h4                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |hex_decoder:h5|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|hex_decoder:h5                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |lpm_divide:Div0|                                       ; 519 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|lpm_divide:Div0                                                                                                                                                                                               ; lpm_divide                      ; work         ;
;          |lpm_divide_uqo:auto_generated|                      ; 519 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|lpm_divide:Div0|lpm_divide_uqo:auto_generated                                                                                                                                                                 ; lpm_divide_uqo                  ; work         ;
;             |abs_divider_7dg:divider|                         ; 519 (1)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|lpm_divide:Div0|lpm_divide_uqo:auto_generated|abs_divider_7dg:divider                                                                                                                                         ; abs_divider_7dg                 ; work         ;
;                |alt_u_div_u2f:divider|                        ; 486 (486)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|lpm_divide:Div0|lpm_divide_uqo:auto_generated|abs_divider_7dg:divider|alt_u_div_u2f:divider                                                                                                                   ; alt_u_div_u2f                   ; work         ;
;                |lpm_abs_4p9:my_abs_num|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|lpm_divide:Div0|lpm_divide_uqo:auto_generated|abs_divider_7dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                  ; lpm_abs_4p9                     ; work         ;
;       |vga_adapter:VGA|                                       ; 112 (2)             ; 34 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA                                                                                                                                                                                               ; vga_adapter                     ; work         ;
;          |altsyncram:VideoMemory|                             ; 56 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                        ; altsyncram                      ; work         ;
;             |altsyncram_lpo1:auto_generated|                  ; 56 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated                                                                                                                                         ; altsyncram_lpo1                 ; work         ;
;                |decode_g2a:rden_decode_b|                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|decode_g2a:rden_decode_b                                                                                                                ; decode_g2a                      ; work         ;
;                |decode_nma:decode2|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|decode_nma:decode2                                                                                                                      ; decode_nma                      ; work         ;
;                |mux_8hb:mux3|                                 ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|mux_8hb:mux3                                                                                                                            ; mux_8hb                         ; work         ;
;          |vga_address_translator:user_input_translator|       ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                  ; vga_address_translator          ; work         ;
;          |vga_controller:controller|                          ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                     ; vga_controller                  ; work         ;
;             |vga_address_translator:controller_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                        ; vga_address_translator          ; work         ;
;          |vga_pll:mypll|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                 ; vga_pll                         ; work         ;
;             |altpll:altpll_component|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                         ; altpll                          ; work         ;
;                |altpll_80u:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                               ; altpll_80u                      ; work         ;
;    |lpm_divide:Div0|                                          ; 667 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0                                                                                                                                                                                                                 ; lpm_divide                      ; work         ;
;       |lpm_divide_dpo:auto_generated|                         ; 667 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0|lpm_divide_dpo:auto_generated                                                                                                                                                                                   ; lpm_divide_dpo                  ; work         ;
;          |abs_divider_mbg:divider|                            ; 667 (65)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                                                                                                                                                           ; abs_divider_mbg                 ; work         ;
;             |alt_u_div_sve:divider|                           ; 563 (563)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider                                                                                                                                     ; alt_u_div_sve                   ; work         ;
;             |lpm_abs_4p9:my_abs_num|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                    ; lpm_abs_4p9                     ; work         ;
;             |lpm_abs_mn9:my_abs_den|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_mn9:my_abs_den                                                                                                                                    ; lpm_abs_mn9                     ; work         ;
;    |playback:playback|                                        ; 127 (63)            ; 123 (120)                 ; 1572864           ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback                                                                                                                                                                                                               ; playback                        ; work         ;
;       |Sound_Memory:Sound_Memory|                             ; 64 (0)              ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory                                                                                                                                                                                     ; Sound_Memory                    ; work         ;
;          |altsyncram:altsyncram_component|                    ; 64 (0)              ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component                                                                                                                                                     ; altsyncram                      ; work         ;
;             |altsyncram_0im1:auto_generated|                  ; 64 (0)              ; 3 (3)                     ; 1572864           ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated                                                                                                                      ; altsyncram_0im1                 ; work         ;
;                |decode_61a:rden_decode|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|decode_61a:rden_decode                                                                                               ; decode_61a                      ; work         ;
;                |decode_dla:decode3|                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|decode_dla:decode3                                                                                                   ; decode_dla                      ; work         ;
;                |mux_bhb:mux2|                                 ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|mux_bhb:mux2                                                                                                         ; mux_bhb                         ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                  ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                  ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                  ;
; graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 76800        ; 9            ; --           ; --           ; 691200  ; guitar_amp_background_320_240_new.mif ;
; graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200  ; guitar_amp_background_320_240_new.mif ;
; playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Single Port      ; 65536        ; 24           ; --           ; --           ; 1572864 ; None                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory ; Sound_Memory.v  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Guitar_Amp|avconf:avc|mSetup_ST                  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Guitar_Amp|graphics:graphics|controlUpdate:u3|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+-----------------------------+------------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+------------------------------+
; Name                         ; current_state.S_DRAW_EFFECT7 ; current_state.S_DRAW_EFFECT6 ; current_state.S_DRAW_EFFECT5 ; current_state.S_DRAW_EFFECT4 ; current_state.S_DRAW_EFFECT3 ; current_state.S_DRAW_EFFECT2 ; current_state.S_DRAW_EFFECT1 ; current_state.S_DRAW_BASS ; current_state.S_CLEAR_BASS ; current_state.S_DRAW_TREBLE ; current_state.S_CLEAR_TREBLE ; current_state.S_DRAW_GAIN ; current_state.S_CLEAR_GAIN ; current_state.S_DRAW_GRAPH ; current_state.S_CLEAR_GRAPH ; current_state.S_START ; current_state.S_DRAW_EFFECT8 ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+-----------------------------+------------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+------------------------------+
; current_state.S_START        ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 0                     ; 0                            ;
; current_state.S_CLEAR_GRAPH  ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 1                           ; 1                     ; 0                            ;
; current_state.S_DRAW_GRAPH   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 1                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_CLEAR_GAIN   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 1                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_GAIN    ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 1                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_CLEAR_TREBLE ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 1                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_TREBLE  ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 1                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_CLEAR_BASS   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 1                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_BASS    ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT1 ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT2 ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT3 ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT4 ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT5 ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT6 ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT7 ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 0                            ;
; current_state.S_DRAW_EFFECT8 ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                         ; 0                          ; 0                           ; 0                            ; 0                         ; 0                          ; 0                          ; 0                           ; 1                     ; 1                            ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+-----------------------------+------------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+-----------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Guitar_Amp|graphics:graphics|controlEffect:u1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------+----------------------------+--------------------------+------------------------------+----------------------------+---------------------------+--------------------------------+-------------------------+------------------------------+-----------------------------+----------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+----------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------+
; Name                             ; current_state.S_UNSET_PLAY ; current_state.S_SET_PLAY ; current_state.S_UNSET_RECORD ; current_state.S_SET_RECORD ; current_state.S_BASS_DOWN ; current_state.S_BASS_DOWN_WAIT ; current_state.S_BASS_UP ; current_state.S_BASS_UP_WAIT ; current_state.S_TREBLE_DOWN ; current_state.S_TREBLE_DOWN_WAIT ; current_state.S_TREBLE_UP ; current_state.S_TREBLE_UP_WAIT ; current_state.S_GAIN_DOWN ; current_state.S_GAIN_DOWN_WAIT ; current_state.S_GAIN_UP_WAIT ; current_state.S_SET_EFFECT8 ; current_state.S_SET_EFFECT7 ; current_state.S_SET_EFFECT6 ; current_state.S_SET_EFFECT5 ; current_state.S_SET_EFFECT4 ; current_state.S_GAIN_UP ; current_state.S_WAIT ; current_state.S_UNSET_EFFECT ; current_state.S_SET_EFFECT3 ; current_state.S_SET_EFFECT2 ; current_state.S_SET_EFFECT1 ; current_state.S_START ;
+----------------------------------+----------------------------+--------------------------+------------------------------+----------------------------+---------------------------+--------------------------------+-------------------------+------------------------------+-----------------------------+----------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+----------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------+
; current_state.S_START            ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 0                     ;
; current_state.S_SET_EFFECT1      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 1                           ; 1                     ;
; current_state.S_SET_EFFECT2      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 1                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT3      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 1                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_UNSET_EFFECT     ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 1                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_WAIT             ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 1                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_GAIN_UP          ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT4      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT5      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT6      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT7      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_EFFECT8      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_GAIN_UP_WAIT     ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 1                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_GAIN_DOWN_WAIT   ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 1                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_GAIN_DOWN        ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 1                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_TREBLE_UP_WAIT   ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 1                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_TREBLE_UP        ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 1                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_TREBLE_DOWN_WAIT ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 1                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_TREBLE_DOWN      ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 1                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_BASS_UP_WAIT     ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 1                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_BASS_UP          ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 1                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_BASS_DOWN_WAIT   ; 0                          ; 0                        ; 0                            ; 0                          ; 0                         ; 1                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_BASS_DOWN        ; 0                          ; 0                        ; 0                            ; 0                          ; 1                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_RECORD       ; 0                          ; 0                        ; 0                            ; 1                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_UNSET_RECORD     ; 0                          ; 0                        ; 1                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_SET_PLAY         ; 0                          ; 1                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
; current_state.S_UNSET_PLAY       ; 1                          ; 0                        ; 0                            ; 0                          ; 0                         ; 0                              ; 0                       ; 0                            ; 0                           ; 0                                ; 0                         ; 0                              ; 0                         ; 0                              ; 0                            ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                    ; 0                            ; 0                           ; 0                           ; 0                           ; 1                     ;
+----------------------------------+----------------------------+--------------------------+------------------------------+----------------------------+---------------------------+--------------------------------+-------------------------+------------------------------+-----------------------------+----------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+----------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; effects_path:e_p|sync_rom:sync_rom|sine[3..15]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                               ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                               ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                               ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                               ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                   ; Merged with graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                           ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with avconf:avc|mI2C_DATA[18]                                                                      ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                    ;
; playback:playback|record_length[19]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                               ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                           ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                           ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                            ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                            ; Lost fanout                                                                                               ;
; graphics:graphics|controlUpdate:u3|current_state~2                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlUpdate:u3|current_state~3                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlUpdate:u3|current_state~4                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlUpdate:u3|current_state~5                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlEffect:u1|current_state~2                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlEffect:u1|current_state~3                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlEffect:u1|current_state~4                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlEffect:u1|current_state~5                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|controlEffect:u1|current_state~6                                                                                                                                                                                                 ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                       ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                    ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                      ; Lost fanout                                                                                               ;
; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                    ; Lost fanout                                                                                               ;
; Total Number of Removed Registers = 90                                                                                                                                                                                                             ;                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; graphics:graphics|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; graphics:graphics|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                ;                           ; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; graphics:graphics|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                ; due to stuck port data_in ; graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; avconf:avc|mI2C_DATA[23]                                                       ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                                 ;
; avconf:avc|mI2C_DATA[19]                                                       ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                                 ;
; avconf:avc|mI2C_DATA[17]                                                       ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                                 ;
; avconf:avc|mI2C_DATA[16]                                                       ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                                 ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 962   ;
; Number of registers using Synchronous Clear  ; 603   ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 650   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Guitar_Amp|graphics:graphics|AMPLITUDE[0]                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Guitar_Amp|effects_path:e_p|sync_rom:sync_rom|address[4]                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Guitar_Amp|effects_path:e_p|sync_rom:sync_rom|count[0]                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Guitar_Amp|playback:playback|sound_out[19]                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_8[4]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_8[2]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_1[0]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_1[2]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_2[1]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_2[4]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_3[7]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_3[7]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_4[5]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_4[8]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_5[4]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_5[0]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_6[5]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_6[6]                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_7[0]                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_7[0]                                                                                                         ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Guitar_Amp|playback:playback|sound_address[10]                                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |Guitar_Amp|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                             ;
; 8:1                ; 9 bits    ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_graph[0]                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_graph[6]                                                                                                     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathEffect:u2|gain[6]                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_gain[6]                                                                                                      ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_gain[7]                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_treble[5]                                                                                                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_treble[8]                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_y_bass[0]                                                                                                      ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_x_bass[0]                                                                                                      ;
; 512:1              ; 3 bits    ; 1023 LEs      ; 87 LEs               ; 936 LEs                ; Yes        ; |Guitar_Amp|effects_path:e_p|sync_rom:sync_rom|sine[2]                                                                                                               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathEffect:u2|bass[5]                                                                                                              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathEffect:u2|treble[5]                                                                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Guitar_Amp|effects_path:e_p|sound_out[7]                                                                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |Guitar_Amp|effects_path:e_p|sound_out[17]                                                                                                                           ;
; 26:1               ; 17 bits   ; 289 LEs       ; 136 LEs              ; 153 LEs                ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|count_clr_y[6]                                                                                                       ;
; 26:1               ; 9 bits    ; 153 LEs       ; 72 LEs               ; 81 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|x_out[7]                                                                                                             ;
; 26:1               ; 8 bits    ; 136 LEs       ; 64 LEs               ; 72 LEs                 ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|y_out[6]                                                                                                             ;
; 30:1               ; 9 bits    ; 180 LEs       ; 72 LEs               ; 108 LEs                ; Yes        ; |Guitar_Amp|graphics:graphics|datapathUpdate:u4|colour_out[5]                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Guitar_Amp|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                               ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Guitar_Amp|playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|mux_bhb:mux2|l3_w9_n0_mux_dataout             ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Guitar_Amp|graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|mux_8hb:mux3|l4_w0_n0_mux_dataout                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: effects_path:e_p ;
+----------------+-----------+----------------------------------+
; Parameter Name ; Value     ; Type                             ;
+----------------+-----------+----------------------------------+
; amplitude      ; 500000000 ; Signed Integer                   ;
; drive          ; 700000000 ; Signed Integer                   ;
+----------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: effects_path:e_p|sync_rom:sync_rom ;
+----------------+-----------+----------------------------------------------------+
; Parameter Name ; Value     ; Type                                               ;
+----------------+-----------+----------------------------------------------------+
; frequency      ; 000001111 ; Unsigned Binary                                    ;
+----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 24                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0im1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; max_32b        ; 16909320 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA   ;
+-------------------------+---------------------------------------+----------------+
; Parameter Name          ; Value                                 ; Type           ;
+-------------------------+---------------------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                                     ; Signed Integer ;
; MONOCHROME              ; FALSE                                 ; String         ;
; RESOLUTION              ; 320x240                               ; String         ;
; BACKGROUND_IMAGE        ; guitar_amp_background_320_240_new.mif ; String         ;
+-------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                             ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+---------------------------------------+--------------------------+
; Parameter Name                     ; Value                                 ; Type                     ;
+------------------------------------+---------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped                  ;
; WIDTH_A                            ; 9                                     ; Signed Integer           ;
; WIDTHAD_A                          ; 17                                    ; Signed Integer           ;
; NUMWORDS_A                         ; 76800                                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                  ;
; WIDTH_B                            ; 9                                     ; Signed Integer           ;
; WIDTHAD_B                          ; 17                                    ; Signed Integer           ;
; NUMWORDS_B                         ; 76800                                 ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                  ;
; OUTDATA_REG_B                      ; CLOCK1                                ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                  ;
; INIT_FILE                          ; guitar_amp_background_320_240_new.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_lpo1                       ; Untyped                  ;
+------------------------------------+---------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                             ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                          ;
; PLL_TYPE                      ; FAST              ; Untyped                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                          ;
; M                             ; 0                 ; Untyped                                                          ;
; N                             ; 1                 ; Untyped                                                          ;
; M2                            ; 1                 ; Untyped                                                          ;
; N2                            ; 1                 ; Untyped                                                          ;
; SS                            ; 1                 ; Untyped                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                          ;
; M_PH                          ; 0                 ; Untyped                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                          ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                          ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                   ;
+-------------------------------+-------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                              ;
+-------------------------+------------+-------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                                    ;
; MONOCHROME              ; FALSE      ; String                                                            ;
; RESOLUTION              ; 320x240    ; String                                                            ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                   ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                   ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                   ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                   ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                   ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                   ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                   ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                   ;
+-------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                       ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                        ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                     ;
; WIDTH_A                            ; 9                                     ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 17                                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 76800                                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                     ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                     ;
; INIT_FILE                          ; guitar_amp_background_320_240_new.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_31i1                       ; Untyped                                                                     ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                   ;
+------------------+-------+--------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                         ;
+------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                 ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                 ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                 ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                 ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                 ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                 ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                 ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                 ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                 ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                 ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: graphics:graphics|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 26             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: effects_path:e_p|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 16             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tqo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                           ;
; Entity Instance                           ; playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 24                                                                                                          ;
;     -- NUMWORDS_A                         ; 65536                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 9                                                                                                           ;
;     -- NUMWORDS_A                         ; 76800                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 9                                                                                                           ;
;     -- NUMWORDS_B                         ; 76800                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 9                                                                                                           ;
;     -- NUMWORDS_A                         ; 76800                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; clear_audio_out_memory ; Input  ; Info     ; Explicitly unconnected                                                              ;
; right_channel_audio_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics|hex_decoder:h5" ;
+--------------+-------+----------+----------------------------+
; Port         ; Type  ; Severity ; Details                    ;
+--------------+-------+----------+----------------------------+
; hex_digit[3] ; Input ; Info     ; Stuck at GND               ;
+--------------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics|hex_decoder:h3" ;
+--------------+-------+----------+----------------------------+
; Port         ; Type  ; Severity ; Details                    ;
+--------------+-------+----------+----------------------------+
; hex_digit[3] ; Input ; Info     ; Stuck at GND               ;
+--------------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics|hex_decoder:h1" ;
+--------------+-------+----------+----------------------------+
; Port         ; Type  ; Severity ; Details                    ;
+--------------+-------+----------+----------------------------+
; hex_digit[3] ; Input ; Info     ; Stuck at GND               ;
+--------------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics|PS2_Controller:PS2"                                                                                                                                 ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics|vga_adapter:VGA|vga_controller:controller"                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphics:graphics"                                                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; GAIN_OUT    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "GAIN_OUT[7..7]" have no fanouts   ;
; TREBLE_OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "TREBLE_OUT[7..7]" have no fanouts ;
; TREBLE_OUT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; BASS_OUT    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "BASS_OUT[7..7]" have no fanouts   ;
; BASS_OUT    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; EFFECT7_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; EFFECT8_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "playback:playback|Sound_Memory:Sound_Memory"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "playback:playback"                                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; delay ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "effects_path:e_p|sync_rom:sync_rom"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "effects_path:e_p"                                                                                                                                                ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                 ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sound_in_mem  ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "sound_in_mem[23..1]" have no fanouts                       ;
; sound_in_mem  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sound_out_mem ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "sound_out_mem[23..1]" will be connected to GND. ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 962                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 131                         ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 449                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 110                         ;
;     plain             ; 157                         ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 4053                        ;
;     arith             ; 1752                        ;
;         0 data inputs ; 134                         ;
;         1 data inputs ; 637                         ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 427                         ;
;         5 data inputs ; 120                         ;
;     extend            ; 52                          ;
;         7 data inputs ; 52                          ;
;     normal            ; 2172                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 707                         ;
;         3 data inputs ; 212                         ;
;         4 data inputs ; 337                         ;
;         5 data inputs ; 427                         ;
;         6 data inputs ; 474                         ;
;     shared            ; 77                          ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 106                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 468                         ;
;                       ;                             ;
; Max LUT depth         ; 144.20                      ;
; Average LUT depth     ; 54.99                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 02 06:34:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Guitar_Amp -c Guitar_Amp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "frequencies.qsys"
Info (12250): 2019.12.02.06:35:13 Progress: Loading Guitar Amp/frequencies.qsys
Info (12250): 2019.12.02.06:35:15 Progress: Reading input file
Info (12250): 2019.12.02.06:35:15 Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Info (12250): 2019.12.02.06:35:15 Progress: Parameterizing module fft_ii_0
Info (12250): 2019.12.02.06:35:15 Progress: Building connections
Info (12250): 2019.12.02.06:35:15 Progress: Parameterizing connections
Info (12250): 2019.12.02.06:35:15 Progress: Validating
Info (12250): 2019.12.02.06:35:16 Progress: Done reading input file
Info (12250): Frequencies.fft_ii_0: Radix-2 digit reverse implied
Info (12250): Frequencies: Generating frequencies "frequencies" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twi3.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twr2.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twi4.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twr3.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twr4.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twi1.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twi2.hex
Info (12250): Fft_ii_0: --- add file: frequencies_fft_ii_0_opt_twr1.hex
Info (12250): Fft_ii_0: "frequencies" instantiated altera_fft_ii "fft_ii_0"
Info (12250): Frequencies: Done "frequencies" with 2 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "frequencies.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sound_memory.v
    Info (12023): Found entity 1: Sound_Memory File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Sound_Memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file graphics/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/PS2_Controller.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file graphics/datapath.v
    Info (12023): Found entity 1: datapathEffect File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v Line: 6
    Info (12023): Found entity 2: datapathUpdate File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v Line: 229
    Info (12023): Found entity 3: colourTranslator File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v Line: 872
Info (12021): Found 3 design units, including 3 entities, in source file graphics/control.v
    Info (12023): Found entity 1: controlEffect File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 6
    Info (12023): Found entity 2: controlUpdate File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 451
    Info (12023): Found entity 3: RateDivider File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 733
Info (12021): Found 1 design units, including 1 entities, in source file graphics/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file graphics/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/Altera_UP_PS2_Command_Out.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at Guitar_Amp.v(261): ignored dangling comma in List of Port Connections File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 261
Warning (10238): Verilog Module Declaration warning at Guitar_Amp.v(376): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "effects_path" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 376
Info (12021): Found 7 design units, including 7 entities, in source file guitar_amp.v
    Info (12023): Found entity 1: Guitar_Amp File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 1
    Info (12023): Found entity 2: effects_path File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 362
    Info (12023): Found entity 3: bass File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 497
    Info (12023): Found entity 4: treble File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 510
    Info (12023): Found entity 5: playback File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 523
    Info (12023): Found entity 6: delay File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 585
    Info (12023): Found entity 7: sync_rom File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 619
Info (12021): Found 2 design units, including 2 entities, in source file graphics/graphics.v
    Info (12023): Found entity 1: graphics File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 7
    Info (12023): Found entity 2: hex_decoder File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 492
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/frequencies/frequencies.v
    Info (12023): Found entity 1: frequencies File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/frequencies.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/frequencies/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/frequencies/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/frequencies/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/frequencies/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/frequencies/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/frequencies/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/frequencies/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/frequencies/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/frequencies/submodules/frequencies_fft_ii_0.sv
    Info (12023): Found entity 1: frequencies_fft_ii_0 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/frequencies_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/frequencies/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (frequencies) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/hyper_opt_off_pkg.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/frequencies/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/ip/frequencies/submodules/hyper_pipeline_interface.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at Guitar_Amp.v(259): created implicit net for "sound_in_mem" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 259
Warning (10236): Verilog HDL Implicit Net warning at Guitar_Amp.v(260): created implicit net for "sound_out_mem" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 260
Info (12127): Elaborating entity "Guitar_Amp" for the top level hierarchy
Info (12128): Elaborating entity "effects_path" for hierarchy "effects_path:e_p" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 261
Warning (10034): Output port "sound_in_mem" at Guitar_Amp.v(391) has no driver File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 391
Info (12128): Elaborating entity "sync_rom" for hierarchy "effects_path:e_p|sync_rom:sync_rom" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at Guitar_Amp.v(624): object "sine_out" assigned a value but never read File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 624
Info (12128): Elaborating entity "playback" for hierarchy "playback:playback" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 269
Warning (10230): Verilog HDL assignment warning at Guitar_Amp.v(545): truncated value with size 32 to match size of target (24) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 545
Warning (10230): Verilog HDL assignment warning at Guitar_Amp.v(555): truncated value with size 32 to match size of target (20) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 555
Warning (10230): Verilog HDL assignment warning at Guitar_Amp.v(570): truncated value with size 32 to match size of target (20) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 570
Info (12128): Elaborating entity "Sound_Memory" for hierarchy "playback:playback|Sound_Memory:Sound_Memory" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 541
Info (12128): Elaborating entity "altsyncram" for hierarchy "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Sound_Memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Sound_Memory.v Line: 85
Info (12133): Instantiated megafunction "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component" with the following parameter: File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Sound_Memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0im1.tdf
    Info (12023): Found entity 1: altsyncram_0im1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_0im1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_0im1" for hierarchy "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|decode_dla:decode3" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_0im1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|decode_61a:rden_decode" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_0im1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/mux_bhb.tdf Line: 22
Info (12128): Elaborating entity "mux_bhb" for hierarchy "playback:playback|Sound_Memory:Sound_Memory|altsyncram:altsyncram_component|altsyncram_0im1:auto_generated|mux_bhb:mux2" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_0im1.tdf Line: 45
Info (12128): Elaborating entity "graphics" for hierarchy "graphics:graphics" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 311
Warning (10230): Verilog HDL assignment warning at graphics.v(96): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 96
Warning (10230): Verilog HDL assignment warning at graphics.v(105): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 105
Warning (10230): Verilog HDL assignment warning at graphics.v(106): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 106
Warning (10230): Verilog HDL assignment warning at graphics.v(107): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 107
Warning (10230): Verilog HDL assignment warning at graphics.v(108): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 108
Warning (10230): Verilog HDL assignment warning at graphics.v(109): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 109
Warning (10230): Verilog HDL assignment warning at graphics.v(110): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 110
Warning (10230): Verilog HDL assignment warning at graphics.v(111): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 111
Warning (10230): Verilog HDL assignment warning at graphics.v(112): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 112
Warning (10230): Verilog HDL assignment warning at graphics.v(115): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 115
Warning (10230): Verilog HDL assignment warning at graphics.v(132): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 132
Warning (10230): Verilog HDL assignment warning at graphics.v(133): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 133
Warning (10230): Verilog HDL assignment warning at graphics.v(136): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 136
Warning (10230): Verilog HDL assignment warning at graphics.v(137): truncated value with size 32 to match size of target (1) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 137
Warning (10230): Verilog HDL assignment warning at graphics.v(190): truncated value with size 32 to match size of target (7) File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 190
Warning (10034): Output port "LEDR[6..3]" at graphics.v(62) has no driver File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 62
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "graphics:graphics|vga_adapter:VGA" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 232
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "graphics:graphics|vga_adapter:VGA|vga_address_translator:user_input_translator" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "guitar_amp_background_320_240_new.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpo1.tdf
    Info (12023): Found entity 1: altsyncram_lpo1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_lpo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lpo1" for hierarchy "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "guitar_amp_background_320_240_new.mif" is greater than the memory width. Truncating data items to fit in memory. File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/guitar_amp_background_320_240_new.mif Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|decode_nma:decode2" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_lpo1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|decode_g2a:rden_decode_b" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_lpo1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "graphics:graphics|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpo1:auto_generated|mux_8hb:mux3" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_lpo1.tdf Line: 49
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "graphics:graphics|vga_adapter:VGA|vga_pll:mypll" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "graphics:graphics|vga_adapter:VGA|vga_controller:controller" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "controlEffect" for hierarchy "graphics:graphics|controlEffect:u1" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 285
Warning (10270): Verilog HDL Case Statement warning at control.v(336): incomplete case statement has no default case item File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 336
Info (10264): Verilog HDL Case Statement information at control.v(336): all case item expressions in this case statement are onehot File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 336
Info (12128): Elaborating entity "datapathEffect" for hierarchy "graphics:graphics|datapathEffect:u2" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 323
Info (12128): Elaborating entity "controlUpdate" for hierarchy "graphics:graphics|controlUpdate:u3" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 361
Info (12128): Elaborating entity "RateDivider" for hierarchy "graphics:graphics|controlUpdate:u3|RateDivider:u2" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/control.v Line: 504
Info (12128): Elaborating entity "datapathUpdate" for hierarchy "graphics:graphics|datapathUpdate:u4" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 412
Info (12128): Elaborating entity "colourTranslator" for hierarchy "graphics:graphics|datapathUpdate:u4|colourTranslator:u1" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v Line: 292
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BackgroundMemory File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v Line: 39
Info (12128): Elaborating entity "BackgroundMemory" for hierarchy "graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/datapath.v Line: 882
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v Line: 81
Info (12133): Instantiated megafunction "graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component" with the following parameter: File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/graphics/backgroundmemory.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "guitar_amp_background_320_240_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31i1.tdf
    Info (12023): Found entity 1: altsyncram_31i1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_31i1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_31i1" for hierarchy "graphics:graphics|datapathUpdate:u4|colourTranslator:u1|BackgroundMemory:g1|altsyncram:altsyncram_component|altsyncram_31i1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "graphics:graphics|PS2_Controller:PS2" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 430
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "graphics:graphics|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "hex_decoder" for hierarchy "graphics:graphics|hex_decoder:h0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 478
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Controller File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v Line: 11
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 348
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_clock_edge.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v Line: 182
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_in_deserializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v Line: 237
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_bit_counter.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_in_deserializer.v Line: 159
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v Line: 9
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_in_deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_sync_fifo.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/a_dpfifo_q2a1.tdf Line: 58
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/altera_up_audio_out_serializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v Line: 265
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v Line: 39
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/audio_controller/audio_clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: avconf File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 1
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 355
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 131
Warning (12125): Using design file /junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v Line: 43
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(79): truncated value with size 32 to match size of target (1) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(91): truncated value with size 32 to match size of target (6) File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/i2c_controller.v Line: 91
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altsyncram_n3i1.tdf Line: 967
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: d:/junho sung/onedrive/university of toronto/- courses!/year 2/term 1/ece241 - digital systems/project/guitar amp/avconf/avconf.v Line: 131
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "graphics:graphics|Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 221
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "effects_path:e_p|Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 427
Info (12130): Elaborated megafunction instantiation "graphics:graphics|lpm_divide:Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 190
Info (12133): Instantiated megafunction "graphics:graphics|lpm_divide:Div0" with the following parameter: File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/graphics/graphics.v Line: 190
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uqo.tdf
    Info (12023): Found entity 1: lpm_divide_uqo File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_uqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7dg.tdf
    Info (12023): Found entity 1: abs_divider_7dg File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_7dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_u2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_7p9.tdf
    Info (12023): Found entity 1: lpm_abs_7p9 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_7p9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 221
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 221
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dpo.tdf
    Info (12023): Found entity 1: lpm_divide_dpo File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_dpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_mbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_sve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_mn9.tdf
    Info (12023): Found entity 1: lpm_abs_mn9 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_mn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "effects_path:e_p|lpm_divide:Div0" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 427
Info (12133): Instantiated megafunction "effects_path:e_p|lpm_divide:Div0" with the following parameter: File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 427
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tqo.tdf
    Info (12023): Found entity 1: lpm_divide_tqo File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_divide_tqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf
    Info (12023): Found entity 1: abs_divider_6dg File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/abs_divider_6dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/alt_u_div_s2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf
    Info (12023): Found entity 1: lpm_abs_6p9 File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/lpm_abs_6p9.tdf Line: 22
Warning (12189): Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature
        Warning (12192): "FFT/IFFT" does not support the Intel FPGA IP Evaluation Mode feature
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 73
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 73
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 73
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 73
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 92
Info (286030): Timing-Driven Synthesis is running
Info (17049): 51 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "graphics:graphics|lpm_divide:Div0|lpm_divide_uqo:auto_generated|abs_divider_7dg:divider|op_1~0"
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Warning (20013): Ignored 19 assignments for entity "frequencies" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "frequencies_fft_ii_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance graphics:graphics|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 56
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 56
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 56
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Junho Sung/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Final_Project/Guitar Amp/Guitar_Amp.v Line: 57
Info (21057): Implemented 4808 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 4232 logic cells
    Info (21064): Implemented 468 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 497 warnings
    Info: Peak virtual memory: 4977 megabytes
    Info: Processing ended: Mon Dec 02 06:36:01 2019
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:25


