// Seed: 460791735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wor  id_0,
    output wand id_1,
    output wor  id_2
);
  uwire id_4;
  supply0 id_5;
  wand id_6 = 1 > id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4
  );
  assign id_5 = 1;
  assign id_5 = id_0;
  nand primCall (id_1, id_4, id_6, id_5, id_0);
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  specify
    $width(negedge id_5, 1'h0);
  endspecify
endmodule
