{
  "design": {
    "design_info": {
      "boundary_crc": "0xCB1877FB3C7E5858",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "clock_out_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_to_pmod": {
        "direction": "O"
      },
      "LED": {
        "direction": "O"
      },
      "clk_125": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clock_out_0": {
        "vlnv": "xilinx.com:module_ref:clock_out:1.0",
        "xci_name": "design_1_clock_out_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_to_pmod": {
            "direction": "O"
          },
          "clk_125": {
            "direction": "O"
          },
          "LED": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "clock_out_0/clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      },
      "clock_out_0_clk_to_pmod": {
        "ports": [
          "clock_out_0/clk_to_pmod",
          "clk_to_pmod"
        ]
      },
      "clock_out_0_LED": {
        "ports": [
          "clock_out_0/LED",
          "LED"
        ]
      },
      "clock_out_0_clk_125": {
        "ports": [
          "clock_out_0/clk_125",
          "clk_125"
        ]
      }
    }
  }
}