// Seed: 4274094425
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6
);
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5
);
  wire id_7 = 1 - 1;
  module_0(
      id_3, id_1, id_5, id_1, id_5, id_0, id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output wand id_12,
    output tri1 id_13,
    input wor id_14
);
  assign id_9 = id_4;
  module_0(
      id_8, id_9, id_4, id_13, id_4, id_4, id_7
  );
  assign id_13 = 1;
endmodule
