static int F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nT_1 V_3 , V_4 ;\r\nif ( ( V_2 > V_5 ) || ( V_2 == V_6 ) )\r\nreturn - V_7 ;\r\nF_2 ( V_1 , V_8 , & V_3 , & V_4 ) ;\r\nif ( V_3 & 0x01 )\r\nF_3 ( L_1 , V_1 ) ;\r\nif ( V_9 [ V_1 ] &&\r\n( V_2 == V_10 || V_2 == V_11 ) )\r\nV_2 = V_12 ;\r\nF_2 ( V_1 , V_13 , & V_3 , & V_4 ) ;\r\nif ( V_2 == V_5 ) {\r\nF_3 ( L_2 , V_1 ) ;\r\nF_4 ( V_1 , V_13 , V_3 & ~ ( 1 << 4 ) , V_4 ) ;\r\n} else {\r\nF_3 ( L_3 ,\r\nV_1 , ( ( 125 * V_2 ) / 10 ) ) ;\r\nV_3 = ( V_3 & ~ 14 ) ;\r\nV_3 = V_3 | ( 1 << 4 ) | ( ( V_2 & 0x7 ) << 1 ) ;\r\nF_4 ( V_1 , V_13 , V_3 , V_4 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( struct V_14 * V_15 , unsigned int V_16 )\r\n{\r\nint V_17 ;\r\nF_6 (i, policy->cpus)\r\nF_1 ( V_17 , V_18 [ V_16 ] . V_19 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_7 ( struct V_20 * V_21 )\r\n{\r\nif ( V_21 -> V_22 == 0x06 ) {\r\nif ( F_8 ( V_21 , V_23 ) )\r\nF_9 ( L_4 ) ;\r\nswitch ( V_21 -> V_24 ) {\r\ncase 0x0E :\r\ncase 0x0F :\r\ncase 0x16 :\r\ncase 0x1C :\r\nV_25 . V_26 |= V_27 ;\r\nreturn F_10 ( V_28 ) ;\r\ncase 0x0D :\r\nV_25 . V_26 |= V_27 ;\r\ncase 0x09 :\r\nreturn F_10 ( V_29 ) ;\r\n}\r\n}\r\nif ( V_21 -> V_22 != 0xF )\r\nreturn 0 ;\r\nV_25 . V_26 |= V_27 ;\r\nif ( F_11 () == V_30 ) {\r\nF_12 ( L_5 ) ;\r\nreturn F_10 ( V_30 ) ;\r\n}\r\nreturn F_10 ( V_31 ) ;\r\n}\r\nstatic int F_13 ( struct V_14 * V_15 )\r\n{\r\nstruct V_20 * V_21 = & F_14 ( V_15 -> V_1 ) ;\r\nint V_32 = 0 ;\r\nunsigned int V_17 ;\r\n#ifdef F_15\r\nF_16 ( V_15 -> V_33 , F_17 ( V_15 -> V_1 ) ) ;\r\n#endif\r\nV_32 = ( V_21 -> V_22 << 8 ) | ( V_21 -> V_24 << 4 ) | V_21 -> V_34 ;\r\nswitch ( V_32 ) {\r\ncase 0x0f07 :\r\ncase 0x0f0a :\r\ncase 0x0f11 :\r\ncase 0x0f12 :\r\nV_9 [ V_15 -> V_1 ] = 1 ;\r\nF_3 ( L_6 ) ;\r\n}\r\nif ( F_11 () == V_31 &&\r\nV_21 -> V_24 < 2 ) {\r\nF_1 ( V_15 -> V_1 , V_5 ) ;\r\nF_18 () ;\r\n}\r\nV_35 = F_7 ( V_21 ) ;\r\nif ( ! V_35 )\r\nreturn - V_7 ;\r\nfor ( V_17 = 1 ; ( V_18 [ V_17 ] . V_36 != V_37 ) ; V_17 ++ ) {\r\nif ( ( V_17 < 2 ) && ( V_9 [ V_15 -> V_1 ] ) )\r\nV_18 [ V_17 ] . V_36 = V_38 ;\r\nelse\r\nV_18 [ V_17 ] . V_36 = ( V_35 * V_17 ) / 8 ;\r\n}\r\nV_15 -> V_39 . V_40 = 10000001 ;\r\nreturn F_19 ( V_15 , & V_18 [ 0 ] ) ;\r\n}\r\nstatic unsigned int F_20 ( unsigned int V_1 )\r\n{\r\nT_1 V_3 , V_4 ;\r\nF_2 ( V_1 , V_13 , & V_3 , & V_4 ) ;\r\nif ( V_3 & 0x10 ) {\r\nV_3 = V_3 >> 1 ;\r\nV_3 &= 0x7 ;\r\n} else\r\nV_3 = V_5 ;\r\nif ( V_3 != V_5 )\r\nreturn V_35 * V_3 / 8 ;\r\nreturn V_35 ;\r\n}\r\nstatic int T_2 F_21 ( void )\r\n{\r\nint V_41 ;\r\nif ( ! F_22 ( V_42 ) || ! F_23 ( V_43 ) )\r\nreturn - V_44 ;\r\nV_41 = F_24 ( & V_25 ) ;\r\nif ( ! V_41 )\r\nF_25 ( L_7 ) ;\r\nreturn V_41 ;\r\n}\r\nstatic void T_3 F_26 ( void )\r\n{\r\nF_27 ( & V_25 ) ;\r\n}
