<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>
defines: 
time_elapsed: 0.848s
ram usage: 35116 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpz32jxm5t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: No timescale set for &#34;pm_test1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: No timescale set for &#34;pm_test2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: No timescale set for &#34;pm_test3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: No timescale set for &#34;inc&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: Compile module &#34;work@inc&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Compile module &#34;work@pm_test1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Compile module &#34;work@pm_test2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Compile module &#34;work@pm_test3&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Top level module &#34;work@pm_test1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Top level module &#34;work@pm_test2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Top level module &#34;work@pm_test3&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 12
+ cat /tmpfs/tmp/tmpz32jxm5t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pm_test1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpz32jxm5t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpz32jxm5t/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_pm_test2$inc_a&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Generating RTLIL representation for module `\work_pm_test1$inc_b&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Generating RTLIL representation for module `\work_pm_test3$inc_a&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Generating RTLIL representation for module `\work_pm_test2&#39;.
Generating RTLIL representation for module `\work_pm_test2$inc_b&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Generating RTLIL representation for module `\work_pm_test3&#39;.
Generating RTLIL representation for module `\work_pm_test3$inc_b&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Generating RTLIL representation for module `\work_pm_test1&#39;.
Generating RTLIL representation for module `\work_pm_test1$inc_a&#39;.
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_pm_test1
Used module:     \work_pm_test1$inc_b
Used module:     \work_pm_test1$inc_a

2.2. Analyzing design hierarchy..
Top module:  \work_pm_test1
Used module:     \work_pm_test1$inc_b
Used module:     \work_pm_test1$inc_a
Removing unused module `\work_pm_test3$inc_b&#39;.
Removing unused module `\work_pm_test3&#39;.
Removing unused module `\work_pm_test2$inc_b&#39;.
Removing unused module `\work_pm_test2&#39;.
Removing unused module `\work_pm_test3$inc_a&#39;.
Removing unused module `\work_pm_test2$inc_a&#39;.
Removed 6 unused modules.
Warning: Resizing cell port work_pm_test1.inc_b.out from 8 bits to 4 bits.
Warning: Resizing cell port work_pm_test1.inc_b.in from 8 bits to 4 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_pm_test1$inc_a..
checking module work_pm_test1$inc_b..
checking module work_pm_test1..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_pm_test1$inc_a ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== work_pm_test1$inc_b ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== work_pm_test1 ===

   Number of wires:                  4
   Number of wire bits:             32
   Number of public wires:           4
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_pm_test1$inc_a             1
     work_pm_test1$inc_b             1

=== design hierarchy ===

   work_pm_test1                     1
     work_pm_test1$inc_a             1
     work_pm_test1$inc_b             1

   Number of wires:                 10
   Number of wire bits:            120
   Number of public wires:           8
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_pm_test1$inc_a..
checking module work_pm_test1$inc_b..
checking module work_pm_test1..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_pm_test1&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 26, 27, 28, 29, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ]
        }
      },
      &#34;cells&#34;: {
        &#34;inc_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_pm_test1$inc_a&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;in&#34;: &#34;input&#34;,
            &#34;out&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;in&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            &#34;out&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ]
          }
        },
        &#34;inc_b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_pm_test1$inc_b&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;in&#34;: &#34;input&#34;,
            &#34;out&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;in&#34;: [ 10, 11, 12, 13 ],
            &#34;out&#34;: [ 26, 27, 28, 29 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 26, 27, 28, 29, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        }
      }
    },
    &#34;work_pm_test1$inc_a&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;step&#34;: &#34;00000000000000000000000000000011&#34;,
        &#34;width&#34;: &#34;00000000000000000000000000001000&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        }
      }
    },
    &#34;work_pm_test1$inc_b&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;step&#34;: &#34;00000000000000000000000000000111&#34;,
        &#34;width&#34;: &#34;00000000000000000000000000000100&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_pm_test1&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
module work_pm_test1(a, b, x, y);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  input [7:0] a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  input [7:0] b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  output [7:0] x;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  output [7:0] y;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&#34; *)
  \work_pm_test1$inc_a  inc_a (
    .in(a),
    .out(x)
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&#34; *)
  \work_pm_test1$inc_b  inc_b (
    .in(b[3:0]),
    .out(y[3:0])
  );
  assign y[7:4] = 4&#39;h0;
endmodule
Dumping module `\work_pm_test1$inc_a&#39;.

(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
module \work_pm_test1$inc_a (in, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *)
  wire [31:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  input [7:0] in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  output [7:0] out;
  assign _0_ = 32&#39;(in) + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *) 32&#39;d3;
  assign out = _0_[7:0];
endmodule
Dumping module `\work_pm_test1$inc_b&#39;.

(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
module \work_pm_test1$inc_b (in, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *)
  wire [31:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  input [3:0] in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  output [3:0] out;
  assign _0_ = 32&#39;(in) + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *) 32&#39;d7;
  assign out = _0_[3:0];
endmodule

Warnings: 3 unique messages, 8 total
End of script. Logfile hash: 0e9010bfed, CPU: user 0.02s system 0.00s, MEM: 14.98 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 45% 2x read_uhdm (0 sec), 20% 2x write_verilog (0 sec), ...

</pre>
</body>