*design* DebussyLib (btIdent Verdi_S-2021.09-SP2-9)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        ../../../source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v
        ../../../source/myCPU/pipeline_async/rev00/ASYNC_RAM_DP_WBE.v
        ../../../source/myCPU/pipeline_async/rev00/datapath.sv
        ../../../source/myCPU/pipeline_async/rev00/maindec.sv
        ../../../source/myCPU/pipeline_async/rev00/branch_logic.sv
        ../../../source/myCPU/pipeline_async/rev00/aludec.sv
        ../../../source/myCPU/pipeline_async/rev00/alu.sv
        ../../../source/myCPU/pipeline_async/rev00/controller.sv
        ../../../source/myCPU/pipeline_async/rev00/riscvpipeline.sv
        ../../../source/myCPU/pipeline_async/rev00/reg_file_async.v
        ../../../source/myCPU/pipeline_async/rev00/ID_EX.sv
        ../../../source/myCPU/pipeline_async/rev00/EX_MEM.sv
        ../../../source/myCPU/pipeline_async/rev00/IF_ID.sv
        ../../../source/myCPU/pipeline_async/rev00/MEM_WB.sv
        ../../../source/myCPU/pipeline_async/rev00/hazard_unit.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/BE_logic.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/adder.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/mux3.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/mux2.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/extend.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/flopr.sv
        ../../../source/myCPU/pipeline_async/rev00/building_blocks/flopenr.sv
        ../../testbench/cpu_tb.v

Highest level modules:
flopr
cpu_tb


*Error* view Addr_Decoder is not defined for instance addr_decoder
"../../../source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v", 137: 

*Error* view data_mux is not defined for instance data_multiplexer
"../../../source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v", 143: 

*Error* view tbman_wrap is not defined for instance tbman
"../../../source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v", 153: 
Total	3 error(s),   0 warning(s)
