Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,48,100,149)            | (X1,Y2): (49,92,100,149)           
| (X0,Y1): (0,48,50,99)              | (X1,Y1): (49,92,50,99)             
| (X0,Y0): (0,48,0,49)               | (X1,Y0): (49,92,0,49)              
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 700      | 300      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 700      | 300      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 600      | 10      | 20      
| (X1,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1300     | 400      | 20      | 20      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1300     | 400      | 20      | 20      
| (X1,Y2)               | 0           | 0           | 0        | 0         | 12       | 0         | 1175     | 375      | 15      | 20      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                                                                              | Source Pin        | Source-Buffer Net                                                                      | Buffer Input Pin     | Buffer  Name                                                                             | Buffer Output Pin     | Buffer-Load Net                 | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst     | P_TCLK2FABRIC     | pclk_div2                                                                              | CLK                  | clkbufg_3/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_0                     |  ---                            |  ---            |  ---                     | (78,90,108,112)              | 2970            | 0                   
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst          | P_REFCK2CORE      | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0_PHY     | CLK                  | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg     | CLKOUT                | ref_clk                         |  ---                            |  ---            |  ---                     | (90,90,108,108)              | 516             | 0                   
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT0           | clk_100m                                                                               | CLK                  | clkbufg_5/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_2                     |  ---                            |  ---            |  ---                     |  ---                         | 344             | 0                   
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst     | P_TCLK2FABRIC     | pclk                                                                                   | CLK                  | clkbufg_6/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_3                     |  ---                            |  ---            |  ---                     | (78,90,108,112)              | 135             | 0                   
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT1           | clk_50M                                                                                | CLK                  | clkbufg_8/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_5                     |  ---                            |  ---            |  ---                     |  ---                         | 37              | 0                   
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                                                                          | CLKOUT0           | u_ddr3/u_ddrphy_top/gpll_clkout0                                                       | CLK                  | u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg                                             | CLKOUT                | ddr_core_clk                    |  ---                            |  ---            |  ---                     | (92,92,7,7)                  | 4331            | 1                   
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                                                                         | CLKOUT0           | u_ddr3/u_ddrphy_top/rst_gpll_clkout0                                                   | CLK                  | u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg                                            | CLKOUT                | u_ddr3/u_ddrphy_top/rst_clk     |  ---                            |  ---            |  ---                     | (88,88,9,59)                 | 125             | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                                                                                                      | TCK1              | u_CORES/drck_o                                                                         | CLK                  | clkbufg_4/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_1                     |  ---                            |  ---            |  ---                     |  ---                         | 412             | 0                   
| cmos1_pclk_ibuf/opit_1                                                                                                                                    | DI_TO_CLK         | nt_cmos1_pclk                                                                          | CLK                  | clkbufg_7/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_4                     |  ---                            |  ---            |  ---                     |  ---                         | 38              | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                                                                               | Source Pin        | Source-Load Net                                                                        | Clock Region Of Source Site     | Source Site        | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst     | P_TCLK2FABRIC     | pclk_div2                                                                              | (X1,Y2)                         | HSSTLP_292_612     | 1                      | 0                          
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst          | P_REFCK2CORE      | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0_PHY     | (X1,Y2)                         | HSSTLP_292_612     | 1                      | 0                          
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT0           | clk_100m                                                                               | (X1,Y0)                         | GPLL_295_157       | 1                      | 0                          
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst     | P_TCLK2FABRIC     | pclk                                                                                   | (X1,Y2)                         | HSSTLP_292_612     | 1                      | 0                          
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT1           | clk_50M                                                                                | (X1,Y0)                         | GPLL_295_157       | 1                      | 0                          
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                                                                          | CLKOUT0           | u_ddr3/u_ddrphy_top/gpll_clkout0                                                       |  ---                            |  ---               | 1                      | 0                          
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                                                                         | CLKOUT0           | u_ddr3/u_ddrphy_top/rst_gpll_clkout0                                                   |  ---                            |  ---               | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                                                                                                      | TCK1              | u_CORES/drck_o                                                                         | (X0,Y0)                         | SCANCHAIN_76_6     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                                                                                                    | DI_TO_CLK         | nt_cmos1_pclk                                                                          | (X0,Y0)                         | IOLHR_16_54        | 1                      | 1                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                   | Source Pin     | Source-Buffer Net                  | Buffer Input Pin     | Buffer  Name                                                             | Buffer Output Pin     | Buffer-Load Net                                         | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  ---                            |  ---            |  ---                     | (92,92,3,3)                  | 1               | 0                   
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  ---                            |  ---            |  ---                     | (92,92,53,53)                | 1               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                    | Source Pin     | Source-Load Net                    | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | u_ddr3/u_ddrphy_top/pll_refclk     |  ---                            |  ---            | 2                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                                                                              | Source  Pin       | Source-Buffer Net                                                                      | Buffer Input Pin     | Buffer  Name                                                                             | Buffer Output Pin     | Buffer-Load Net                 | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst     | P_TCLK2FABRIC     | pclk_div2                                                                              | CLK                  | clkbufg_3/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_0                     | USCM_167_318     |  ---                     | (8,90,7,147)                 | 2907            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                                                                                                      | TCK1              | u_CORES/drck_o                                                                         | CLK                  | clkbufg_4/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_1                     | USCM_167_279     |  ---                     | (4,76,2,117)                 | 411             | 0                   
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT0           | clk_100m                                                                               | CLK                  | clkbufg_5/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_2                     | USCM_167_270     |  ---                     | (21,88,7,97)                 | 344             | 0                   
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst     | P_TCLK2FABRIC     | pclk                                                                                   | CLK                  | clkbufg_6/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_3                     | USCM_167_324     |  ---                     | (47,90,87,132)               | 135             | 0                   
| cmos1_pclk_ibuf/opit_1                                                                                                                                    | DI_TO_CLK         | nt_cmos1_pclk                                                                          | CLK                  | clkbufg_7/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_4                     | USCM_167_282     |  ---                     | (4,42,32,43)                 | 38              | 0                   
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT1           | clk_50M                                                                                | CLK                  | clkbufg_8/gopclkbufg                                                                     | CLKOUT                | ntclkbufg_5                     | USCM_167_273     |  ---                     | (9,43,38,73)                 | 37              | 0                   
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                                                                         | CLKOUT0           | u_ddr3/u_ddrphy_top/rst_gpll_clkout0                                                   | CLK                  | u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg                                            | CLKOUT                | u_ddr3/u_ddrphy_top/rst_clk     | USCM_167_327     |  ---                     | (0,89,9,66)                  | 123             | 0                   
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                                                                          | CLKOUT0           | u_ddr3/u_ddrphy_top/gpll_clkout0                                                       | CLK                  | u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg                                             | CLKOUT                | ddr_core_clk                    | USCM_167_276     |  ---                     | (4,92,2,117)                 | 4323            | 1                   
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst          | P_REFCK2CORE      | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0_PHY     | CLK                  | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg     | CLKOUT                | ref_clk                         | USCM_167_321     |  ---                     | (15,90,35,128)               | 513             | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                                                                               | Source  Pin       | Source-Load Net                                                                        | Source Site        | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst     | P_TCLK2FABRIC     | pclk_div2                                                                              | HSSTLP_292_612     | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                                                                                                      | TCK1              | u_CORES/drck_o                                                                         | SCANCHAIN_76_6     | 1                      | 0                          
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT0           | clk_100m                                                                               | GPLL_295_157       | 1                      | 0                          
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst     | P_TCLK2FABRIC     | pclk                                                                                   | HSSTLP_292_612     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                                                                                                    | DI_TO_CLK         | nt_cmos1_pclk                                                                          | IOLHR_16_54        | 1                      | 1                          
| u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT1           | clk_50M                                                                                | GPLL_295_157       | 1                      | 0                          
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                                                                         | CLKOUT0           | u_ddr3/u_ddrphy_top/rst_gpll_clkout0                                                   | GPLL_295_463       | 1                      | 0                          
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                                                                          | CLKOUT0           | u_ddr3/u_ddrphy_top/gpll_clkout0                                                       | GPLL_7_157         | 1                      | 0                          
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst          | P_REFCK2CORE      | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0_PHY     | HSSTLP_292_612     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                   | Source  Pin     | Source-Buffer Net                  | Buffer Input Pin     | Buffer  Name                                                             | Buffer Output Pin     | Buffer-Load Net                                         | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | RCKB_291_150     |  ---                     | (92,92,3,3)                  | 1               | 0                   
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3/u_ddrphy_top/pll_refclk     | CLKIN                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | RCKB_291_456     |  ---                     | (92,92,53,53)                | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                    | Source  Pin     | Source-Load Net                    | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | u_ddr3/u_ddrphy_top/pll_refclk     | MRCKB_289_150     | 2                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

