pub const SIO_BASE: u32 = 0xd000_0000;
pub const SIO_GPIO_OUT_RW: u32 = SIO_BASE + 0x10;
pub const SIO_GPIO_OUT_SET: u32 = SIO_BASE + 0x14;
pub const SIO_GPIO_OUT_CLR: u32 = SIO_BASE + 0x18;
pub const SIO_GPIO_OUT_XOR: u32 = SIO_BASE + 0x1C;
pub const PPB_BASE: u32 = 0xe0000000;
pub const RESETS_BASE: u32 = 0x4000C000;
pub const RESETS_RESET_CLR: u32 = RESETS_BASE + 0x0 + 0x3000;

pub const TIMER_BASE: u32 = 0x40054000;

pub const RESETS_RESET_RW: u32 = RESETS_BASE + 0x0 + 0x0000;
pub const RESETS_RESET_XOR: u32 = RESETS_BASE + 0x0 + 0x1000;
pub const RESETS_RESET_SET: u32 = RESETS_BASE + 0x0 + 0x2000;
pub const RESETS_RESET_DONE_RW: u32 = RESETS_BASE + 0x8 + 0x0000;
pub const RESETS_RESET_DONE_XOR: u32 = RESETS_BASE + 0x8 + 0x1000;
pub const RESETS_RESET_DONE_SET: u32 = RESETS_BASE + 0x8 + 0x2000;
pub const RESETS_RESET_DONE_CLR: u32 = RESETS_BASE + 0x8 + 0x3000;

pub const IO_BANK0_BASE: u32 = 0x40014000;
pub const IO_BANK0_GPIO25_STATUS_RW: u32 = IO_BANK0_BASE + 0x0C8 + 0x0000;
pub const IO_BANK0_GPIO25_STATUS_XOR: u32 = IO_BANK0_BASE + 0x0C8 + 0x1000;
pub const IO_BANK0_GPIO25_STATUS_SET: u32 = IO_BANK0_BASE + 0x0C8 + 0x2000;
pub const IO_BANK0_GPIO25_STATUS_CLR: u32 = IO_BANK0_BASE + 0x0C8 + 0x3000;
pub const IO_BANK0_GPIO25_CTRL_RW: u32 = IO_BANK0_BASE + 0x0CC + 0x0000;
pub const IO_BANK0_GPIO25_CTRL_XOR: u32 = IO_BANK0_BASE + 0x0CC + 0x1000;
pub const IO_BANK0_GPIO25_CTRL_SET: u32 = IO_BANK0_BASE + 0x0CC + 0x2000;
pub const IO_BANK0_GPIO25_CTRL_CLR: u32 = IO_BANK0_BASE + 0x0CC + 0x3000;

pub const PADS_BANK0_GPIO0_PUE_RESET: u32 = 0x0;
pub const PADS_BANK0_GPIO0_PUE_BITS: u32 = 0x00000008;
pub const PADS_BANK0_GPIO0_PUE_MSB: u32 = 3;
pub const PADS_BANK0_GPIO0_PUE_ACCESS: &str = "RW";

pub const PADS_BANK0_BASE: u32 = 0x4001c000;
pub const PADS_BANK0_GPIO0_PUE_LSB: u32 = 3;
pub const PADS_BANK0_GPIO0_PDE_LSB: u32 = 2;

pub const PSM_BASE: u32 = 0x40010000;
pub const PSM_WDSEL: *mut u32 = (PSM_BASE + 0x8) as *mut u32;
pub const PSM_WDSEL_BITS: u32 = 0x0001ffff;
pub const WATCHDOG_BASE: u32 = 0x40058000;
