// Seed: 2947420883
module module_0 (
    output tri0 id_0,
    input supply0 id_1
    , id_5,
    input tri1 id_2,
    input wor id_3
);
  id_6(
      .id_0(1), .id_1(), .id_2(id_5[1]), .id_3(id_3)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wire id_5,
    output wand id_6
);
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  id_12(
      .id_0(1),
      .id_1(1 == id_3),
      .id_2(1 == 1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_2 - 1),
      .id_6(1'b0),
      .id_7(1'b0),
      .id_8(1'b0),
      .id_9(1),
      .id_10(id_8)
  );
endmodule
