// Seed: 4009279445
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output logic id_2,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11
);
  assign module_1.id_4 = 0;
  reg id_13 = 1'h0;
  always @* id_13 = -1;
  assign id_6  = id_13;
  assign id_10 = id_13;
  assign id_3  = 1 - -1;
  parameter id_14 = 1 == 1'b0;
  always @(posedge ('b0) or posedge id_7) id_2 <= -1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd89
) (
    input supply1 id_0,
    input tri id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output logic id_5,
    output logic id_6,
    output wand id_7,
    input wire _id_8
);
  parameter [id_8 : -1] id_10 = -1;
  if (1) begin : LABEL_0
    always @(negedge 1) begin : LABEL_1
      id_5 = id_8;
      $clog2(31);
      ;
    end
    always @(posedge -1 & id_4) id_6 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_6,
      id_7,
      id_4,
      id_4,
      id_2,
      id_1,
      id_0,
      id_0,
      id_7,
      id_0
  );
endmodule
