--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/student/Desktop/Lab2_zixuang/Lab2_zixuan/Lab2_zixuan.ise
-intstyle ise -e 3 -s 6 -xml ALU32DFF ALU32DFF.ncd -o ALU32DFF.twr ALU32DFF.pcf

Design file:              ALU32DFF.ncd
Physical constraint file: ALU32DFF.pcf
Device,package,speed:     xc2vp30,ff896,-6 (PRODUCTION 1.94 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ai<0>       |    0.938(R)|    0.142(R)|CLK_BUFGP         |   0.000|
Ai<1>       |    0.680(R)|    0.360(R)|CLK_BUFGP         |   0.000|
Ai<2>       |    0.754(R)|    0.300(R)|CLK_BUFGP         |   0.000|
Ai<3>       |    0.248(R)|    0.707(R)|CLK_BUFGP         |   0.000|
Ai<4>       |   -0.217(R)|    1.068(R)|CLK_BUFGP         |   0.000|
Ai<5>       |    0.820(R)|    0.242(R)|CLK_BUFGP         |   0.000|
Ai<6>       |    0.582(R)|    0.437(R)|CLK_BUFGP         |   0.000|
Ai<7>       |    0.264(R)|    0.687(R)|CLK_BUFGP         |   0.000|
Ai<8>       |   -0.204(R)|    1.067(R)|CLK_BUFGP         |   0.000|
Ai<9>       |   -0.169(R)|    1.032(R)|CLK_BUFGP         |   0.000|
Ai<10>      |    0.422(R)|    0.563(R)|CLK_BUFGP         |   0.000|
Ai<11>      |    0.094(R)|    0.822(R)|CLK_BUFGP         |   0.000|
Ai<12>      |   -0.194(R)|    1.062(R)|CLK_BUFGP         |   0.000|
Ai<13>      |    0.639(R)|    0.397(R)|CLK_BUFGP         |   0.000|
Ai<14>      |    0.845(R)|    0.212(R)|CLK_BUFGP         |   0.000|
Ai<15>      |   -0.189(R)|    1.049(R)|CLK_BUFGP         |   0.000|
Ai<16>      |   -0.123(R)|    0.979(R)|CLK_BUFGP         |   0.000|
Ai<17>      |    0.183(R)|    0.734(R)|CLK_BUFGP         |   0.000|
Ai<18>      |    0.286(R)|    0.649(R)|CLK_BUFGP         |   0.000|
Ai<19>      |   -0.024(R)|    0.907(R)|CLK_BUFGP         |   0.000|
Ai<20>      |   -0.132(R)|    0.985(R)|CLK_BUFGP         |   0.000|
Ai<21>      |    0.097(R)|    0.807(R)|CLK_BUFGP         |   0.000|
Ai<22>      |   -0.403(R)|    1.210(R)|CLK_BUFGP         |   0.000|
Ai<23>      |   -0.372(R)|    1.186(R)|CLK_BUFGP         |   0.000|
Ai<24>      |    0.057(R)|    0.853(R)|CLK_BUFGP         |   0.000|
Ai<25>      |    0.389(R)|    0.595(R)|CLK_BUFGP         |   0.000|
Ai<26>      |    0.038(R)|    0.868(R)|CLK_BUFGP         |   0.000|
Ai<27>      |    0.101(R)|    0.820(R)|CLK_BUFGP         |   0.000|
Ai<28>      |    0.227(R)|    0.704(R)|CLK_BUFGP         |   0.000|
Ai<29>      |    0.543(R)|    0.453(R)|CLK_BUFGP         |   0.000|
Ai<30>      |   -0.242(R)|    1.100(R)|CLK_BUFGP         |   0.000|
Ai<31>      |   -0.439(R)|    1.259(R)|CLK_BUFGP         |   0.000|
Bi<0>       |    0.381(R)|    0.601(R)|CLK_BUFGP         |   0.000|
Bi<1>       |    0.331(R)|    0.643(R)|CLK_BUFGP         |   0.000|
Bi<2>       |    0.461(R)|    0.530(R)|CLK_BUFGP         |   0.000|
Bi<3>       |    0.124(R)|    0.798(R)|CLK_BUFGP         |   0.000|
Bi<4>       |   -0.258(R)|    1.112(R)|CLK_BUFGP         |   0.000|
Bi<5>       |    0.538(R)|    0.471(R)|CLK_BUFGP         |   0.000|
Bi<6>       |    0.173(R)|    0.761(R)|CLK_BUFGP         |   0.000|
Bi<7>       |   -0.163(R)|    1.028(R)|CLK_BUFGP         |   0.000|
Bi<8>       |   -0.236(R)|    1.093(R)|CLK_BUFGP         |   0.000|
Bi<9>       |    0.079(R)|    0.834(R)|CLK_BUFGP         |   0.000|
Bi<10>      |    0.039(R)|    0.870(R)|CLK_BUFGP         |   0.000|
Bi<11>      |   -0.166(R)|    1.035(R)|CLK_BUFGP         |   0.000|
Bi<12>      |    0.622(R)|    0.417(R)|CLK_BUFGP         |   0.000|
Bi<13>      |   -0.183(R)|    1.059(R)|CLK_BUFGP         |   0.000|
Bi<14>      |    0.484(R)|    0.503(R)|CLK_BUFGP         |   0.000|
Bi<15>      |    0.110(R)|    0.811(R)|CLK_BUFGP         |   0.000|
Bi<16>      |   -0.361(R)|    1.164(R)|CLK_BUFGP         |   0.000|
Bi<17>      |   -0.367(R)|    1.173(R)|CLK_BUFGP         |   0.000|
Bi<18>      |    0.512(R)|    0.474(R)|CLK_BUFGP         |   0.000|
Bi<19>      |    0.795(R)|    0.250(R)|CLK_BUFGP         |   0.000|
Bi<20>      |    0.040(R)|    0.875(R)|CLK_BUFGP         |   0.000|
Bi<21>      |    0.338(R)|    0.637(R)|CLK_BUFGP         |   0.000|
Bi<22>      |    0.040(R)|    0.880(R)|CLK_BUFGP         |   0.000|
Bi<23>      |    0.339(R)|    0.642(R)|CLK_BUFGP         |   0.000|
Bi<24>      |    0.619(R)|    0.412(R)|CLK_BUFGP         |   0.000|
Bi<25>      |    0.374(R)|    0.610(R)|CLK_BUFGP         |   0.000|
Bi<26>      |    0.058(R)|    0.863(R)|CLK_BUFGP         |   0.000|
Bi<27>      |    0.093(R)|    0.838(R)|CLK_BUFGP         |   0.000|
Bi<28>      |    0.839(R)|    0.244(R)|CLK_BUFGP         |   0.000|
Bi<29>      |    0.348(R)|    0.636(R)|CLK_BUFGP         |   0.000|
Bi<30>      |    0.339(R)|    0.636(R)|CLK_BUFGP         |   0.000|
Bi<31>      |    0.361(R)|    0.621(R)|CLK_BUFGP         |   0.000|
OP<0>       |    0.011(R)|    0.892(R)|CLK_BUFGP         |   0.000|
OP<1>       |   -0.152(R)|    1.025(R)|CLK_BUFGP         |   0.000|
OP<2>       |   -0.103(R)|    0.957(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S<0>        |    6.190(R)|CLK_BUFGP         |   0.000|
S<1>        |    6.316(R)|CLK_BUFGP         |   0.000|
S<2>        |    5.712(R)|CLK_BUFGP         |   0.000|
S<3>        |    6.436(R)|CLK_BUFGP         |   0.000|
S<4>        |    6.523(R)|CLK_BUFGP         |   0.000|
S<5>        |    5.954(R)|CLK_BUFGP         |   0.000|
S<6>        |    6.066(R)|CLK_BUFGP         |   0.000|
S<7>        |    5.451(R)|CLK_BUFGP         |   0.000|
S<8>        |    5.326(R)|CLK_BUFGP         |   0.000|
S<9>        |    5.685(R)|CLK_BUFGP         |   0.000|
S<10>       |    5.642(R)|CLK_BUFGP         |   0.000|
S<11>       |    5.852(R)|CLK_BUFGP         |   0.000|
S<12>       |    5.779(R)|CLK_BUFGP         |   0.000|
S<13>       |    6.321(R)|CLK_BUFGP         |   0.000|
S<14>       |    5.499(R)|CLK_BUFGP         |   0.000|
S<15>       |    6.312(R)|CLK_BUFGP         |   0.000|
S<16>       |    5.853(R)|CLK_BUFGP         |   0.000|
S<17>       |    5.406(R)|CLK_BUFGP         |   0.000|
S<18>       |    5.402(R)|CLK_BUFGP         |   0.000|
S<19>       |    5.437(R)|CLK_BUFGP         |   0.000|
S<20>       |    5.432(R)|CLK_BUFGP         |   0.000|
S<21>       |    5.780(R)|CLK_BUFGP         |   0.000|
S<22>       |    6.264(R)|CLK_BUFGP         |   0.000|
S<23>       |    6.476(R)|CLK_BUFGP         |   0.000|
S<24>       |    5.679(R)|CLK_BUFGP         |   0.000|
S<25>       |    5.859(R)|CLK_BUFGP         |   0.000|
S<26>       |    6.193(R)|CLK_BUFGP         |   0.000|
S<27>       |    5.961(R)|CLK_BUFGP         |   0.000|
S<28>       |    5.475(R)|CLK_BUFGP         |   0.000|
S<29>       |    5.490(R)|CLK_BUFGP         |   0.000|
S<30>       |    5.902(R)|CLK_BUFGP         |   0.000|
S<31>       |    5.511(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   17.159|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 24 17:04:45 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



