
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.584068                       # Number of seconds simulated
sim_ticks                                584068003500                       # Number of ticks simulated
final_tick                               1216632072500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41222                       # Simulator instruction rate (inst/s)
host_op_rate                                    44382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12038167                       # Simulator tick rate (ticks/s)
host_mem_usage                                6592780                       # Number of bytes of host memory used
host_seconds                                 48518.02                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2153311332                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42355904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42373952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42324224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42324224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       661811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              662093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        661316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             661316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        30901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     72518788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72549689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        30901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            30901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        72464548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72464548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        72464548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        30901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     72518788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145014237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      662093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     661316                       # Number of write requests accepted
system.mem_ctrls.readBursts                    662093                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   661316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               42373952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42322560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42373952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42324224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39149                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  584014935500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                662093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               661316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  336099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  303239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    766.532830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   606.367200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.340619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7856      7.11%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7933      7.18%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6882      6.23%     20.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4751      4.30%     24.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5060      4.58%     29.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4362      3.95%     33.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5245      4.75%     38.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6395      5.79%     43.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62009     56.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.038808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.021980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.952464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3660      8.87%      8.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37599     91.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            15      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.207195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40898     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.03%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              312      0.76%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41280                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18301802000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30716045750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3310465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27642.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46392.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   605721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607169                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     441295.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                395506020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                210216435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2362561740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1725523200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4215815760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5526323280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            335431680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7213014840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5075588160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     130956391830                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           158017336665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            270.546128                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         570403764000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    489786250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1792850000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 542037491000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  13217691500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10712164500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15818020250                       # Time in different power states
system.mem_ctrls_1.actEnergy                393414000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                209104500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2364782280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1726410600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4070760720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5525342310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            335450400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7013277150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4856639040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     131135763345                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           157631599485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            269.885696                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         571038428500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    462614000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1730824000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 543048517500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  12647479000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10798797500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15379771500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   464                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2069992                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           308906448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2071016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.156959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.426554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.573446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.006276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         626820196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        626820196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    196075745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       196075745                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106222285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106222285                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       760638                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        760638                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       122535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       122535                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    302298030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302298030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    303058668                       # number of overall hits
system.cpu.dcache.overall_hits::total       303058668                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3943248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3943248                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5127991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5127991                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          125                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9071239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9071239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9071364                       # number of overall misses
system.cpu.dcache.overall_misses::total       9071364                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  54419209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54419209000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 441760498751                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 441760498751                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2584000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2584000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 496179707751                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 496179707751                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 496179707751                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 496179707751                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    200018993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    200018993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       760763                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       760763                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    311369269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    311369269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    312130032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    312130032                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.019714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019714                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.046053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046053                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.029133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029133                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13800.605237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13800.605237                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 86146.894320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86146.894320                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 23925.925926                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23925.925926                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 54698.118719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54698.118719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 54697.364999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54697.364999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       266039                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.794587                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       867255                       # number of writebacks
system.cpu.dcache.writebacks::total            867255                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2561915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2561915                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4439534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4439534                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7001449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7001449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7001449                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7001449                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1381333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1381333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       688457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688457                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           98                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           98                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2069790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2069790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2069888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2069888                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19531002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19531002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60132992484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60132992484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      2000000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2000000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2476000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2476000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  79663994984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79663994984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  79665994984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79665994984                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000129                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006631                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14139.242674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14139.242674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87344.587220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87344.587220                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 20408.163265                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20408.163265                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22925.925926                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22925.925926                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38488.926405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38488.926405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38488.070361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38488.070361                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            499724                       # number of replacements
system.cpu.icache.tags.tagsinuse           413.444432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1224600649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            500158                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2448.427595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   271.014021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   142.430412                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.529324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.278184                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         776621605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        776621605                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    387526763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       387526763                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    387526763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        387526763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    387526763                       # number of overall hits
system.cpu.icache.overall_hits::total       387526763                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       534153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        534153                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       534153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         534153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       534153                       # number of overall misses
system.cpu.icache.overall_misses::total        534153                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   6815894999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6815894999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   6815894999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6815894999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   6815894999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6815894999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    388060916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    388060916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    388060916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    388060916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    388060916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    388060916                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001376                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001376                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12760.192303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12760.192303                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12760.192303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12760.192303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12760.192303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12760.192303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   140.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       499724                       # number of writebacks
system.cpu.icache.writebacks::total            499724                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        34380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34380                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        34380                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34380                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        34380                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34380                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       499773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       499773                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       499773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       499773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       499773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       499773                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   6037654999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6037654999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   6037654999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6037654999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   6037654999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6037654999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001288                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12080.794679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12080.794679                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12080.794679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12080.794679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12080.794679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12080.794679                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    662329                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     7117966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    695097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.240248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       65.270974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         26.364027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4110.859593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    32.108134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28533.397272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.125453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.870770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31909                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35992361                       # Number of tag accesses
system.l2.tags.data_accesses                 35992361                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       867255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           867255                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       499481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           499481                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        38972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38972                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       499486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             499486                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1369209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1369209                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        499486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1408181                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1907667                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       499486                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1408181                       # number of overall hits
system.l2.overall_hits::total                 1907667                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       649485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              649485                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              283                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12326                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       661811                       # number of demand (read+write) misses
system.l2.demand_misses::total                 662094                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          283                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       661811                       # number of overall misses
system.l2.overall_misses::total                662094                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  58683797500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58683797500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     42937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42937000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2269254500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2269254500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     42937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60953052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60995989000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     42937000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60953052000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60995989000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       867255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       867255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       499481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       499481                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       688457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       499769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         499769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1381535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1381535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       499769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2069992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2569761                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       499769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2069992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2569761                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.943392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943392                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000566                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.008922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008922                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.319717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257648                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.319717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257648                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90354.353834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90354.353834                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 151720.848057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 151720.848057                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 184103.074801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 184103.074801                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 151720.848057                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92100.391199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92125.874876                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 151720.848057                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92100.391199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92125.874876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               661316                       # number of writebacks
system.l2.writebacks::total                    661316                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       649485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         649485                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12326                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       661811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            662093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       661811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           662093                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  52188947500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52188947500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     40046000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40046000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2145994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2145994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     40046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  54334942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54374988000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     40046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  54334942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54374988000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.943392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.008922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.319717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.319717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257648                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80354.353834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80354.353834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 142007.092199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 142007.092199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 174103.074801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 174103.074801                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 142007.092199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82100.391199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82125.906783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 142007.092199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82100.391199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82125.906783                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1324150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       662070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       661316                       # Transaction distribution
system.membus.trans_dist::CleanEvict              741                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649485                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1986243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1986243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84698176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84698176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            662093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  662093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              662093                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1984707000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1808232750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       211452632                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    163730580                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     29550802                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    149549652                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        89858020                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     60.085743                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        14328644                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect      1389129                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      4743117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      3804129                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       938988                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1075534                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1216632072500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1168136007                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    414256473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1432767521                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           211452632                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    107990793                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             723791981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        59114028                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1603                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         6044                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         388060917                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       9522137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1167613127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.313929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.317417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        515233684     44.13%     44.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        142873580     12.24%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        137230746     11.75%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        372275117     31.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1167613127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.181017                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.226542                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        433787451                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      72991281                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         629385416                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2951528                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       28497445                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     81484336                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1201953                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1407616268                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      83698660                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       28497445                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        488245790                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10329673                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4157340                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         577722418                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      58660455                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1318646683                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      44089882                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        179380                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3072                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3363769                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       54227381                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          488                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1717704636                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6814290472                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1341145945                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    472010254                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1457566170                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        260138427                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123209                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       123203                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           6636493                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    237131304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    137460053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3057126                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       475286                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1249418899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       368406                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1204614441                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7231953                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    181022019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    396341478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          337                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1167613127                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.031690                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.064357                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    481514485     41.24%     41.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    302554696     25.91%     67.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    269872526     23.11%     90.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     96208000      8.24%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15323825      1.31%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       536651      0.05%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1547426      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        16562      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        38956      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1167613127                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        83054283     49.36%     49.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         204288      0.12%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             140      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      3107222      1.85%     51.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     51.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp          361      0.00%     51.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        43099      0.03%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       122973      0.07%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1773905      1.05%     52.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      6676099      3.97%     56.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       33779434     20.07%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      39511865     23.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     738322134     61.29%     61.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3843274      0.32%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28193043      2.34%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3714015      0.31%     64.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3877477      0.32%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      9317339      0.77%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     24016386      1.99%     67.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     29650875      2.46%     69.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    167119848     13.87%     83.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    104729510      8.69%     92.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     63784472      5.30%     97.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     28046040      2.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1204614441                       # Type of FU issued
system.switch_cpus.iq.rate                   1.031228                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           168273669                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.139691                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3366849928                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1237343515                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    960534563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    385497700                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    193472220                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    184422055                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1174277523                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       198610587                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9222024                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     41446617                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       302607                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6543                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     23738140                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       239270                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         4550                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       28497445                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6625836                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2496486                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1280491001                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     237131304                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    137460053                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       123099                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2495228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6543                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     16879308                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     12301697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     29181005                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1154174203                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     213139495                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     50440235                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              30703696                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            336851387                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        147068372                       # Number of branches executed
system.switch_cpus.iew.exec_stores          123711892                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.988048                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1145477608                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1144956618                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         528159693                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         853926538                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.980157                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.618507                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    139040872                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       368069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     28491233                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1132491770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.969910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.521266                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    628410338     55.49%     55.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    218183587     19.27%     74.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    158147330     13.96%     88.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53038715      4.68%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28922469      2.55%     95.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17558037      1.55%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8620110      0.76%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7269127      0.64%     98.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     12342057      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1132491770                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1029650182                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1098415458                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              309406599                       # Number of memory references committed
system.switch_cpus.commit.loads             195684686                       # Number of loads committed
system.switch_cpus.commit.membars              245070                       # Number of memory barriers committed
system.switch_cpus.commit.branches          135810997                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          183435254                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         812828878                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7748818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    689170295     62.74%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3537386      0.32%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           28      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     26698148      2.43%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3408874      0.31%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3874958      0.35%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      8957241      0.82%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23716994      2.16%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     29644935      2.70%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    133080289     12.12%     83.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     85783332      7.81%     91.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     62604397      5.70%     97.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     27938581      2.54%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1098415458                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      12342057                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2357599998                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2510034148                       # The number of ROB writes
system.switch_cpus.timesIdled                  201167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  522880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1068765278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.168136                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.168136                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.856065                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.856065                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1152916564                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       551478879                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         460692300                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        299123800                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4053498120                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        604909838                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1715929468                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       87919576                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5139485                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2569711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       723401                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            276                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1216632072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1881308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1528571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       499724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1203750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688457                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        499773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1381535                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1499266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6209984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7709250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63967552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    187983808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251951360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          662333                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42324480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3232098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.223902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2508426     77.61%     77.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 723670     22.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3232098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3936721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         749667484                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3104990000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
