// ************************************************************
// Copyright     :  Copyright (C) 2019, Hisilicon Technologies Co. Ltd.
// File name     :  ipp_cvdr_reg_offset.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Version       :  1.0
// Date          :  2019/01/02
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.1
// ***********************************************************

#ifndef __IPP_CVDR_REG_OFFSET_H__
#define __IPP_CVDR_REG_OFFSET_H__


// ***************************************************************/
//                       Baltimore_ISP_V300 IPP_CVDR Registers' Definitions
// ***************************************************************/

#define IPP_CVDR_AXI_JPEG_CVDR_CFG_REG          0x0    /* CVDR config register. */
#define IPP_CVDR_AXI_JPEG_CVDR_DEBUG_EN_REG     0x4    /* CVDR debug register enable. */
#define IPP_CVDR_AXI_JPEG_CVDR_DEBUG_REG        0x8    /* CVDR debug register. */
#define IPP_CVDR_AXI_JPEG_CVDR_WR_QOS_CFG_REG   0xC    /* AXI Write QOS/Pressure configuration. */
#define IPP_CVDR_AXI_JPEG_CVDR_RD_QOS_CFG_REG   0x10   /* AXI Read QOS/Pressure configuration. */
#define IPP_CVDR_AXI_JPEG_FORCE_CLK_REG         0x14   /* Force clock ON */
#define IPP_CVDR_AXI_JPEG_OTHER_RO_REG          0x20   /* Spare Other RO. */
#define IPP_CVDR_AXI_JPEG_OTHER_RW_REG          0x24   /* Spare Other RW. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_0_REG       0x30   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_0_REG    0x34   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_0_REG  0x38   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_0_REG    0x3C   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_4_REG       0x70   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_4_REG    0x74   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_4_REG  0x78   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_4_REG    0x7C   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_5_REG       0x80   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_5_REG    0x84   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_5_REG  0x88   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_5_REG    0x8C   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_8_REG       0xB0   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_8_REG    0xB4   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_8_REG  0xB8   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_8_REG    0xBC   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_9_REG       0xC0   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_9_REG    0xC4   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_9_REG  0xC8   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_9_REG    0xCC   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_10_REG      0xD0   /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_10_REG   0xD4   /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_10_REG 0xD8   /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_10_REG   0xDC   /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_20_REG      0x170  /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_20_REG   0x174  /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_20_REG 0x178  /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_20_REG   0x17C  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_21_REG      0x180  /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_21_REG   0x184  /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_21_REG 0x188  /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_21_REG   0x18C  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_WR_CFG_25_REG      0x1C0  /* Video port write Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_FS_25_REG   0x1C4  /* AXI address Frame start. */
#define IPP_CVDR_AXI_JPEG_VP_WR_AXI_LINE_25_REG 0x1C8  /* AXI line wrap and line stride. */
#define IPP_CVDR_AXI_JPEG_VP_WR_IF_CFG_25_REG   0x1CC  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_0_REG   0x830  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_4_REG   0x840  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_5_REG   0x844  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_8_REG   0x850  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_9_REG   0x854  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_10_REG  0x858  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_20_REG  0x880  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_21_REG  0x884  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_WR_25_REG  0x894  /* Video port write Access limiter. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_0_REG       0xA30  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_0_REG       0xA34  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_0_REG       0xA38  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_0_REG    0xA3C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_0_REG  0xA40  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_0_REG    0xA44  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_0_REG     0xA4C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_8_REG       0xB30  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_8_REG       0xB34  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_8_REG       0xB38  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_8_REG    0xB3C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_8_REG  0xB40  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_8_REG    0xB44  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_8_REG     0xB4C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_9_REG       0xB50  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_9_REG       0xB54  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_9_REG       0xB58  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_9_REG    0xB5C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_9_REG  0xB60  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_9_REG    0xB64  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_9_REG     0xB6C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_10_REG      0xB70  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_10_REG      0xB74  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_10_REG      0xB78  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_10_REG   0xB7C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_10_REG 0xB80  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_10_REG   0xB84  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_10_REG    0xB8C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_13_REG      0xBD0  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_13_REG      0xBD4  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_13_REG      0xBD8  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_13_REG   0xBDC  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_13_REG 0xBE0  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_13_REG   0xBE4  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_13_REG    0xBEC  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_14_REG      0xBF0  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_14_REG      0xBF4  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_14_REG      0xBF8  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_14_REG   0xBFC  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_14_REG 0xC00  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_14_REG   0xC04  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_14_REG    0xC0C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_15_REG      0xC10  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_15_REG      0xC14  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_15_REG      0xC18  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_15_REG   0xC1C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_15_REG 0xC20  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_15_REG   0xC24  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_15_REG    0xC2C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_16_REG      0xC30  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_16_REG      0xC34  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_16_REG      0xC38  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_16_REG   0xC3C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_16_REG 0xC40  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_16_REG   0xC44  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_16_REG    0xC4C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_17_REG      0xC50  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_17_REG      0xC54  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_17_REG      0xC58  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_17_REG   0xC5C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_17_REG 0xC60  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_17_REG   0xC64  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_17_REG    0xC6C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_18_REG      0xC70  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_18_REG      0xC74  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_18_REG      0xC78  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_18_REG   0xC7C  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_18_REG 0xC80  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_18_REG   0xC84  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_18_REG    0xC8C  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_20_REG      0xCB0  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_20_REG      0xCB4  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_20_REG      0xCB8  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_20_REG   0xCBC  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_20_REG 0xCC0  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_20_REG   0xCC4  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_20_REG    0xCCC  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_RD_CFG_21_REG      0xCD0  /* Video port read Configuration. */
#define IPP_CVDR_AXI_JPEG_VP_RD_LWG_21_REG      0xCD4  /* Line width generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_FHG_21_REG      0xCD8  /* Frame height generation. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_FS_21_REG   0xCDC  /* AXI frame start. */
#define IPP_CVDR_AXI_JPEG_VP_RD_AXI_LINE_21_REG 0xCE0  /* Line Wrap definition. */
#define IPP_CVDR_AXI_JPEG_VP_RD_IF_CFG_21_REG   0xCE4  /* prefetch or reset or stall capability. */
#define IPP_CVDR_AXI_JPEG_VP_RD_DEBUG_21_REG    0xCEC  /* Video Port Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_0_REG   0x1230 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_8_REG   0x1250 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_9_REG   0x1254 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_10_REG  0x1258 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_13_REG  0x1264 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_14_REG  0x1268 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_15_REG  0x126C /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_16_REG  0x1270 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_17_REG  0x1274 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_18_REG  0x1278 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_20_REG  0x1280 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_LIMITER_VP_RD_21_REG  0x1284 /* Video port read Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_WR_CFG_6_REG       0x1390 /* Initiator write Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_WR_DEBUG_6_REG     0x1394 /* Non-Raster Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_WR_6_REG   0x1398 /* NR WR Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_WR_CFG_8_REG       0x13B0 /* Initiator write Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_WR_DEBUG_8_REG     0x13B4 /* Non-Raster Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_WR_8_REG   0x13B8 /* NR WR Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_WR_CFG_9_REG       0x13C0 /* Initiator write Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_WR_DEBUG_9_REG     0x13C4 /* Non-Raster Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_WR_9_REG   0x13C8 /* NR WR Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_RD_CFG_2_REG       0x1550 /* Initiator read Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_RD_DEBUG_2_REG     0x1554 /* Non-Raster Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_RD_2_REG   0x1558 /* NR RD Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_RD_CFG_3_REG       0x1560 /* Initiator read Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_RD_DEBUG_3_REG     0x1564 /* Non-Raster Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_RD_3_REG   0x1568 /* NR RD Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_RD_CFG_4_REG       0x1570 /* Initiator read Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_RD_DEBUG_4_REG     0x1574 /* Non-Raster Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_RD_4_REG   0x1578 /* NR RD Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_RD_CFG_8_REG       0x15B0 /* Initiator read Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_RD_DEBUG_8_REG     0x15B4 /* Non-Raster Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_RD_8_REG   0x15B8 /* NR RD Access limiter. */
#define IPP_CVDR_AXI_JPEG_NR_RD_CFG_9_REG       0x15C0 /* Initiator read Configuration. */
#define IPP_CVDR_AXI_JPEG_NR_RD_DEBUG_9_REG     0x15C4 /* Non-Raster Read DEBUG information. */
#define IPP_CVDR_AXI_JPEG_LIMITER_NR_RD_9_REG   0x15C8 /* NR RD Access limiter. */
#define IPP_CVDR_AXI_JPEG_SPARE_0_REG           0x1D30 /* Spare. */
#define IPP_CVDR_AXI_JPEG_SPARE_1_REG           0x1D34 /* Spare. */
#define IPP_CVDR_AXI_JPEG_SPARE_2_REG           0x1D38 /* Spare. */
#define IPP_CVDR_AXI_JPEG_SPARE_3_REG           0x1D3C /* Spare. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_0_REG     0x1D40 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_4_REG     0x1D50 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_5_REG     0x1D54 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_8_REG     0x1D60 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_9_REG     0x1D64 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_10_REG    0x1D68 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_20_REG    0x1D90 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_21_REG    0x1D94 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_VP_WR_DEBUG_25_REG    0x1DA4 /* Video Port Write DEBUG information. */
#define IPP_CVDR_AXI_JPEG_DEBUG_0_REG     0x1F40
#define IPP_CVDR_AXI_JPEG_DEBUG_1_REG     0x1F44
#define IPP_CVDR_AXI_JPEG_DEBUG_2_REG     0x1F48
#define IPP_CVDR_AXI_JPEG_DEBUG_3_REG     0x1F4C
#define IPP_CVDR_AXI_JPEG_DEBUG_4_REG     0x1F50
#define IPP_CVDR_AXI_JPEG_DEBUG_5_REG     0x1F54
#define IPP_CVDR_AXI_JPEG_DEBUG_6_REG     0x1F58
#define IPP_CVDR_AXI_JPEG_DEBUG_7_REG     0x1F5C
#define IPP_CVDR_AXI_JPEG_DEBUG_8_REG     0x1F60
#define IPP_CVDR_AXI_JPEG_DEBUG_9_REG     0x1F64
#define IPP_CVDR_AXI_JPEG_DEBUG_10_REG   0x1F68
#define IPP_CVDR_AXI_JPEG_DEBUG_11_REG   0x1F6C
#define IPP_CVDR_AXI_JPEG_DEBUG_12_REG   0x1F70
#define IPP_CVDR_AXI_JPEG_DEBUG_13_REG   0x1F74
#define IPP_CVDR_AXI_JPEG_DEBUG_14_REG   0x1F78
#define IPP_CVDR_AXI_JPEG_DEBUG_15_REG   0x1F7C

#endif // __IPP_CVDR_REG_OFFSET_H__
