# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.srcs/sources_1/new/fft_package.sv" \

verilog xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.ip_user_files/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" \
"../../../../fft_module.ip_user_files/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" \

sv xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.srcs/sources_1/new/FFT_STAGE.sv" \
"../../../../fft_module.srcs/sources_1/new/Main_Module.sv" \
"../../../../fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" \
"../../../../fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" \
"../../../../fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" \
"../../../../fft_module.srcs/sim_1/new/Main_Module_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
