############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name matrix_mult_3x3 "matrix_mult_3x3"
set_directive_pipeline -II 2 "matrix_mult_3x3/coluna_loop"
