[2025-09-18 08:10:47] START suite=qualcomm_srv trace=srv145_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv145_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2575788 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4996532 heartbeat IPC: 4.131 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4996532 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4996532 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13052036 heartbeat IPC: 1.241 cumulative IPC: 1.241 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21116316 heartbeat IPC: 1.24 cumulative IPC: 1.241 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29161273 heartbeat IPC: 1.243 cumulative IPC: 1.241 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37194200 heartbeat IPC: 1.245 cumulative IPC: 1.242 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45236276 heartbeat IPC: 1.243 cumulative IPC: 1.243 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 53281111 heartbeat IPC: 1.243 cumulative IPC: 1.243 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv145_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 61309088 heartbeat IPC: 1.246 cumulative IPC: 1.243 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 69350803 heartbeat IPC: 1.244 cumulative IPC: 1.243 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 77426139 heartbeat IPC: 1.238 cumulative IPC: 1.243 (Simulation time: 00 hr 11 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80518822 cumulative IPC: 1.242 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80518822 cumulative IPC: 1.242 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv145_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.242 instructions: 100000000 cycles: 80518822
CPU 0 Branch Prediction Accuracy: 92.77% MPKI: 12.84 Average ROB Occupancy at Mispredict: 31.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08489
BRANCH_INDIRECT: 0.3679
BRANCH_CONDITIONAL: 11.02
BRANCH_DIRECT_CALL: 0.4199
BRANCH_INDIRECT_CALL: 0.5441
BRANCH_RETURN: 0.4053


====Backend Stall Breakdown====
ROB_STALL: 16258
LQ_STALL: 0
SQ_STALL: 36604


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 273
REPLAY_LOAD: 83
NON_REPLAY_LOAD: 7.8373585

== Total ==
ADDR_TRANS: 273
REPLAY_LOAD: 83
NON_REPLAY_LOAD: 15902

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2029

cpu0->cpu0_STLB TOTAL        ACCESS:    2122836 HIT:    2122133 MISS:        703 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122836 HIT:    2122133 MISS:        703 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9638496 HIT:    9032042 MISS:     606454 MSHR_MERGE:      37489
cpu0->cpu0_L2C LOAD         ACCESS:    7742360 HIT:    7251597 MISS:     490763 MSHR_MERGE:        448
cpu0->cpu0_L2C RFO          ACCESS:     580907 HIT:     527535 MISS:      53372 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     162263 HIT:     108086 MISS:      54177 MSHR_MERGE:      37041
cpu0->cpu0_L2C WRITE        ACCESS:    1151703 HIT:    1144500 MISS:       7203 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1263 HIT:        324 MISS:        939 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113039 ISSUED:     105402 USEFUL:       1455 USELESS:       5351
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15842766 HIT:    7696428 MISS:    8146338 MSHR_MERGE:    2039001
cpu0->cpu0_L1I LOAD         ACCESS:   15842766 HIT:    7696428 MISS:    8146338 MSHR_MERGE:    2039001
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30851094 HIT:   26890635 MISS:    3960459 MSHR_MERGE:    1686301
cpu0->cpu0_L1D LOAD         ACCESS:   16654105 HIT:   14542232 MISS:    2111873 MSHR_MERGE:     476850
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     333051 HIT:     237663 MISS:      95388 MSHR_MERGE:      38425
cpu0->cpu0_L1D WRITE        ACCESS:   13862532 HIT:   12110639 MISS:    1751893 MSHR_MERGE:    1170984
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1406 HIT:        101 MISS:       1305 MSHR_MERGE:         42
cpu0->cpu0_L1D PREFETCH REQUESTED:     526116 ISSUED:     333047 USEFUL:      11730 USELESS:      35501
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12997057 HIT:   10710713 MISS:    2286344 MSHR_MERGE:    1155325
cpu0->cpu0_ITLB LOAD         ACCESS:   12997057 HIT:   10710713 MISS:    2286344 MSHR_MERGE:    1155325
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29032400 HIT:   27700611 MISS:    1331789 MSHR_MERGE:     339972
cpu0->cpu0_DTLB LOAD         ACCESS:   29032400 HIT:   27700611 MISS:    1331789 MSHR_MERGE:     339972
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->LLC TOTAL        ACCESS:     666354 HIT:     655536 MISS:      10818 MSHR_MERGE:        262
cpu0->LLC LOAD         ACCESS:     490315 HIT:     482417 MISS:       7898 MSHR_MERGE:         41
cpu0->LLC RFO          ACCESS:      53372 HIT:      53370 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17136 HIT:      14443 MISS:       2693 MSHR_MERGE:        221
cpu0->LLC WRITE        ACCESS:     104592 HIT:     104576 MISS:         16 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        939 HIT:        730 MISS:        209 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:      10525
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         22
  FULL:          0
Channel 0 REFRESHES ISSUED:       6710

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542742       548680        55569          613
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           30           51           15
  STLB miss resolved @ L2C                0           22          111          287           31
  STLB miss resolved @ LLC                0           35          234          469           43
  STLB miss resolved @ MEM                0            0           66          140           96

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199186        52645      1575913        91669           13
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9            5            0
  STLB miss resolved @ L2C                0            1            6            3            0
  STLB miss resolved @ LLC                0           13           32           33            0
  STLB miss resolved @ MEM                0            0           10           17            0
[2025-09-18 08:23:02] END   suite=qualcomm_srv trace=srv145_ap (rc=0)
