<strong>vhdl-types-regexp</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is<br/>
"\\<\\(\\(?:b\\(?:it\\(?:_vector\\)?\\|oolean\\)\\|character\\|delay_length\\|file_open_\\(?:kind\\|status\\)\\|integer\\|line\\|natural\\|positive\\|real\\|s\\(?:everity_level\\|i\\(?:de\\|gned\\)\\|t\\(?:d_\\(?:logic\\(?:_vector\\)?\\|ulogic\\(?:_vector\\)?\\)\\|ring\\)\\)\\|t\\(?:ext\\|ime\\)\\|unsigned\\)\\)\\>"<br/>
<br/>
Documentation:<br/>
Regexp for VHDL standardized types.