# Unconnected Input Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

cpu_core.cache_ready
