#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e11449edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e1144db150_0 .net "PC", 31 0, v000001e1144d4400_0;  1 drivers
v000001e1144da570_0 .var "clk", 0 0;
v000001e1144db1f0_0 .net "clkout", 0 0, L_000001e11451ea20;  1 drivers
v000001e1144da610_0 .net "cycles_consumed", 31 0, v000001e1144db3d0_0;  1 drivers
v000001e1144da6b0_0 .var "rst", 0 0;
S_000001e114445d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e11449edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e1144b3190 .param/l "RType" 0 4 2, C4<000000>;
P_000001e1144b31c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e1144b3200 .param/l "addi" 0 4 8, C4<001000>;
P_000001e1144b3238 .param/l "addu" 0 4 5, C4<100001>;
P_000001e1144b3270 .param/l "and_" 0 4 5, C4<100100>;
P_000001e1144b32a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e1144b32e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e1144b3318 .param/l "bne" 0 4 10, C4<000101>;
P_000001e1144b3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e1144b3388 .param/l "j" 0 4 12, C4<000010>;
P_000001e1144b33c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e1144b33f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e1144b3430 .param/l "lw" 0 4 8, C4<100011>;
P_000001e1144b3468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e1144b34a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e1144b34d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e1144b3510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e1144b3548 .param/l "sll" 0 4 6, C4<000000>;
P_000001e1144b3580 .param/l "slt" 0 4 5, C4<101010>;
P_000001e1144b35b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e1144b35f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e1144b3628 .param/l "sub" 0 4 5, C4<100010>;
P_000001e1144b3660 .param/l "subu" 0 4 5, C4<100011>;
P_000001e1144b3698 .param/l "sw" 0 4 8, C4<101011>;
P_000001e1144b36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e1144b3708 .param/l "xori" 0 4 8, C4<001110>;
L_000001e11451ea90 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451f270 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451f4a0 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451f0b0 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451f350 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451e860 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451f430 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451ee10 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451ea20 .functor OR 1, v000001e1144da570_0, v000001e1144a6f60_0, C4<0>, C4<0>;
L_000001e11451e710 .functor OR 1, L_000001e1144dc760, L_000001e1144dc3a0, C4<0>, C4<0>;
L_000001e11451ecc0 .functor AND 1, L_000001e1144dc440, L_000001e1144ddf20, C4<1>, C4<1>;
L_000001e11451eb00 .functor NOT 1, v000001e1144da6b0_0, C4<0>, C4<0>, C4<0>;
L_000001e11451eda0 .functor OR 1, L_000001e1144ddd40, L_000001e1144ddde0, C4<0>, C4<0>;
L_000001e11451f2e0 .functor OR 1, L_000001e11451eda0, L_000001e1144dcbc0, C4<0>, C4<0>;
L_000001e11451ebe0 .functor OR 1, L_000001e1144dc9e0, L_000001e1145781a0, C4<0>, C4<0>;
L_000001e11451f510 .functor AND 1, L_000001e1144dc940, L_000001e11451ebe0, C4<1>, C4<1>;
L_000001e11451efd0 .functor OR 1, L_000001e114577de0, L_000001e1145782e0, C4<0>, C4<0>;
L_000001e11451ee80 .functor AND 1, L_000001e1145791e0, L_000001e11451efd0, C4<1>, C4<1>;
L_000001e11451e780 .functor NOT 1, L_000001e11451ea20, C4<0>, C4<0>, C4<0>;
v000001e1144d5260_0 .net "ALUOp", 3 0, v000001e1144a6ec0_0;  1 drivers
v000001e1144d53a0_0 .net "ALUResult", 31 0, v000001e1144d42c0_0;  1 drivers
v000001e1144d54e0_0 .net "ALUSrc", 0 0, v000001e1144a73c0_0;  1 drivers
v000001e1144d67d0_0 .net "ALUin2", 31 0, L_000001e114578e20;  1 drivers
v000001e1144d6ff0_0 .net "MemReadEn", 0 0, v000001e1144a6560_0;  1 drivers
v000001e1144d6c30_0 .net "MemWriteEn", 0 0, v000001e1144a5fc0_0;  1 drivers
v000001e1144d7770_0 .net "MemtoReg", 0 0, v000001e1144a6880_0;  1 drivers
v000001e1144d6af0_0 .net "PC", 31 0, v000001e1144d4400_0;  alias, 1 drivers
v000001e1144d69b0_0 .net "PCPlus1", 31 0, L_000001e1144dca80;  1 drivers
v000001e1144d6e10_0 .net "PCsrc", 0 0, v000001e1144d4860_0;  1 drivers
v000001e1144d6f50_0 .net "RegDst", 0 0, v000001e1144a6740_0;  1 drivers
v000001e1144d6a50_0 .net "RegWriteEn", 0 0, v000001e1144a6380_0;  1 drivers
v000001e1144d7090_0 .net "WriteRegister", 4 0, L_000001e1144ddb60;  1 drivers
v000001e1144d7270_0 .net *"_ivl_0", 0 0, L_000001e11451ea90;  1 drivers
L_000001e11451f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1144d76d0_0 .net/2u *"_ivl_10", 4 0, L_000001e11451f640;  1 drivers
L_000001e11451fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d6870_0 .net *"_ivl_101", 15 0, L_000001e11451fa30;  1 drivers
v000001e1144d7130_0 .net *"_ivl_102", 31 0, L_000001e1144dd2a0;  1 drivers
L_000001e11451fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d7bd0_0 .net *"_ivl_105", 25 0, L_000001e11451fa78;  1 drivers
L_000001e11451fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d71d0_0 .net/2u *"_ivl_106", 31 0, L_000001e11451fac0;  1 drivers
v000001e1144d7450_0 .net *"_ivl_108", 0 0, L_000001e1144dc440;  1 drivers
L_000001e11451fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e1144d7310_0 .net/2u *"_ivl_110", 5 0, L_000001e11451fb08;  1 drivers
v000001e1144d7f90_0 .net *"_ivl_112", 0 0, L_000001e1144ddf20;  1 drivers
v000001e1144d7e50_0 .net *"_ivl_115", 0 0, L_000001e11451ecc0;  1 drivers
v000001e1144d73b0_0 .net *"_ivl_116", 47 0, L_000001e1144ddfc0;  1 drivers
L_000001e11451fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d6eb0_0 .net *"_ivl_119", 15 0, L_000001e11451fb50;  1 drivers
L_000001e11451f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e1144d65f0_0 .net/2u *"_ivl_12", 5 0, L_000001e11451f688;  1 drivers
v000001e1144d79f0_0 .net *"_ivl_120", 47 0, L_000001e1144dd020;  1 drivers
L_000001e11451fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d74f0_0 .net *"_ivl_123", 15 0, L_000001e11451fb98;  1 drivers
v000001e1144d6910_0 .net *"_ivl_125", 0 0, L_000001e1144dd7a0;  1 drivers
v000001e1144d6b90_0 .net *"_ivl_126", 31 0, L_000001e1144dd660;  1 drivers
v000001e1144d7b30_0 .net *"_ivl_128", 47 0, L_000001e1144dc300;  1 drivers
v000001e1144d7590_0 .net *"_ivl_130", 47 0, L_000001e1144de100;  1 drivers
v000001e1144d7c70_0 .net *"_ivl_132", 47 0, L_000001e1144dc4e0;  1 drivers
v000001e1144d7a90_0 .net *"_ivl_134", 47 0, L_000001e1144dd340;  1 drivers
v000001e1144d6cd0_0 .net *"_ivl_14", 0 0, L_000001e1144dad90;  1 drivers
v000001e1144d6d70_0 .net *"_ivl_140", 0 0, L_000001e11451eb00;  1 drivers
L_000001e11451fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d6730_0 .net/2u *"_ivl_142", 31 0, L_000001e11451fc28;  1 drivers
L_000001e11451fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e1144d7630_0 .net/2u *"_ivl_146", 5 0, L_000001e11451fd00;  1 drivers
v000001e1144d8030_0 .net *"_ivl_148", 0 0, L_000001e1144ddd40;  1 drivers
L_000001e11451fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e1144d8170_0 .net/2u *"_ivl_150", 5 0, L_000001e11451fd48;  1 drivers
v000001e1144d7810_0 .net *"_ivl_152", 0 0, L_000001e1144ddde0;  1 drivers
v000001e1144d62d0_0 .net *"_ivl_155", 0 0, L_000001e11451eda0;  1 drivers
L_000001e11451fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e1144d80d0_0 .net/2u *"_ivl_156", 5 0, L_000001e11451fd90;  1 drivers
v000001e1144d78b0_0 .net *"_ivl_158", 0 0, L_000001e1144dcbc0;  1 drivers
L_000001e11451f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e1144d7950_0 .net/2u *"_ivl_16", 4 0, L_000001e11451f6d0;  1 drivers
v000001e1144d7d10_0 .net *"_ivl_161", 0 0, L_000001e11451f2e0;  1 drivers
L_000001e11451fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d6370_0 .net/2u *"_ivl_162", 15 0, L_000001e11451fdd8;  1 drivers
v000001e1144d64b0_0 .net *"_ivl_164", 31 0, L_000001e1144dc580;  1 drivers
v000001e1144d7db0_0 .net *"_ivl_167", 0 0, L_000001e1144de1a0;  1 drivers
v000001e1144d7ef0_0 .net *"_ivl_168", 15 0, L_000001e1144dd200;  1 drivers
v000001e1144d6410_0 .net *"_ivl_170", 31 0, L_000001e1144dd520;  1 drivers
v000001e1144d6550_0 .net *"_ivl_174", 31 0, L_000001e1144dc620;  1 drivers
L_000001e11451fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d6690_0 .net *"_ivl_177", 25 0, L_000001e11451fe20;  1 drivers
L_000001e11451fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d8ba0_0 .net/2u *"_ivl_178", 31 0, L_000001e11451fe68;  1 drivers
v000001e1144d87e0_0 .net *"_ivl_180", 0 0, L_000001e1144dc940;  1 drivers
L_000001e11451feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d8f60_0 .net/2u *"_ivl_182", 5 0, L_000001e11451feb0;  1 drivers
v000001e1144d8d80_0 .net *"_ivl_184", 0 0, L_000001e1144dc9e0;  1 drivers
L_000001e11451fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e1144d8e20_0 .net/2u *"_ivl_186", 5 0, L_000001e11451fef8;  1 drivers
v000001e1144d8740_0 .net *"_ivl_188", 0 0, L_000001e1145781a0;  1 drivers
v000001e1144d96e0_0 .net *"_ivl_19", 4 0, L_000001e1144da930;  1 drivers
v000001e1144d8880_0 .net *"_ivl_191", 0 0, L_000001e11451ebe0;  1 drivers
v000001e1144d8420_0 .net *"_ivl_193", 0 0, L_000001e11451f510;  1 drivers
L_000001e11451ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e1144d9780_0 .net/2u *"_ivl_194", 5 0, L_000001e11451ff40;  1 drivers
v000001e1144d9be0_0 .net *"_ivl_196", 0 0, L_000001e1145787e0;  1 drivers
L_000001e11451ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1144d9460_0 .net/2u *"_ivl_198", 31 0, L_000001e11451ff88;  1 drivers
L_000001e11451f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d8ec0_0 .net/2u *"_ivl_2", 5 0, L_000001e11451f5f8;  1 drivers
v000001e1144d90a0_0 .net *"_ivl_20", 4 0, L_000001e1144da9d0;  1 drivers
v000001e1144d9fa0_0 .net *"_ivl_200", 31 0, L_000001e114578880;  1 drivers
v000001e1144d9000_0 .net *"_ivl_204", 31 0, L_000001e114577f20;  1 drivers
L_000001e11451ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9820_0 .net *"_ivl_207", 25 0, L_000001e11451ffd0;  1 drivers
L_000001e114520018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9280_0 .net/2u *"_ivl_208", 31 0, L_000001e114520018;  1 drivers
v000001e1144d9a00_0 .net *"_ivl_210", 0 0, L_000001e1145791e0;  1 drivers
L_000001e114520060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d91e0_0 .net/2u *"_ivl_212", 5 0, L_000001e114520060;  1 drivers
v000001e1144d82e0_0 .net *"_ivl_214", 0 0, L_000001e114577de0;  1 drivers
L_000001e1145200a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e1144d8920_0 .net/2u *"_ivl_216", 5 0, L_000001e1145200a8;  1 drivers
v000001e1144d89c0_0 .net *"_ivl_218", 0 0, L_000001e1145782e0;  1 drivers
v000001e1144d98c0_0 .net *"_ivl_221", 0 0, L_000001e11451efd0;  1 drivers
v000001e1144da0e0_0 .net *"_ivl_223", 0 0, L_000001e11451ee80;  1 drivers
L_000001e1145200f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e1144d9140_0 .net/2u *"_ivl_224", 5 0, L_000001e1145200f0;  1 drivers
v000001e1144d9c80_0 .net *"_ivl_226", 0 0, L_000001e114578380;  1 drivers
v000001e1144d9aa0_0 .net *"_ivl_228", 31 0, L_000001e114578920;  1 drivers
v000001e1144d9640_0 .net *"_ivl_24", 0 0, L_000001e11451f4a0;  1 drivers
L_000001e11451f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9320_0 .net/2u *"_ivl_26", 4 0, L_000001e11451f718;  1 drivers
v000001e1144d8380_0 .net *"_ivl_29", 4 0, L_000001e1144dab10;  1 drivers
v000001e1144d93c0_0 .net *"_ivl_32", 0 0, L_000001e11451f0b0;  1 drivers
L_000001e11451f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9500_0 .net/2u *"_ivl_34", 4 0, L_000001e11451f760;  1 drivers
v000001e1144d95a0_0 .net *"_ivl_37", 4 0, L_000001e1144dabb0;  1 drivers
v000001e1144d9960_0 .net *"_ivl_40", 0 0, L_000001e11451f350;  1 drivers
L_000001e11451f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144da180_0 .net/2u *"_ivl_42", 15 0, L_000001e11451f7a8;  1 drivers
v000001e1144d9b40_0 .net *"_ivl_45", 15 0, L_000001e1144dcc60;  1 drivers
v000001e1144d9f00_0 .net *"_ivl_48", 0 0, L_000001e11451e860;  1 drivers
v000001e1144d9d20_0 .net *"_ivl_5", 5 0, L_000001e1144db330;  1 drivers
L_000001e11451f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9dc0_0 .net/2u *"_ivl_50", 36 0, L_000001e11451f7f0;  1 drivers
L_000001e11451f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d9e60_0 .net/2u *"_ivl_52", 31 0, L_000001e11451f838;  1 drivers
v000001e1144da040_0 .net *"_ivl_55", 4 0, L_000001e1144ddca0;  1 drivers
v000001e1144d84c0_0 .net *"_ivl_56", 36 0, L_000001e1144dcda0;  1 drivers
v000001e1144d8560_0 .net *"_ivl_58", 36 0, L_000001e1144dcd00;  1 drivers
v000001e1144d8600_0 .net *"_ivl_62", 0 0, L_000001e11451f430;  1 drivers
L_000001e11451f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d86a0_0 .net/2u *"_ivl_64", 5 0, L_000001e11451f880;  1 drivers
v000001e1144d8a60_0 .net *"_ivl_67", 5 0, L_000001e1144dce40;  1 drivers
v000001e1144d8b00_0 .net *"_ivl_70", 0 0, L_000001e11451ee10;  1 drivers
L_000001e11451f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d8c40_0 .net/2u *"_ivl_72", 57 0, L_000001e11451f8c8;  1 drivers
L_000001e11451f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d8ce0_0 .net/2u *"_ivl_74", 31 0, L_000001e11451f910;  1 drivers
v000001e1144db650_0 .net *"_ivl_77", 25 0, L_000001e1144dde80;  1 drivers
v000001e1144da750_0 .net *"_ivl_78", 57 0, L_000001e1144dd980;  1 drivers
v000001e1144db6f0_0 .net *"_ivl_8", 0 0, L_000001e11451f270;  1 drivers
v000001e1144db790_0 .net *"_ivl_80", 57 0, L_000001e1144dc800;  1 drivers
L_000001e11451f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1144dac50_0 .net/2u *"_ivl_84", 31 0, L_000001e11451f958;  1 drivers
L_000001e11451f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e1144db8d0_0 .net/2u *"_ivl_88", 5 0, L_000001e11451f9a0;  1 drivers
v000001e1144dbab0_0 .net *"_ivl_90", 0 0, L_000001e1144dc760;  1 drivers
L_000001e11451f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e1144dacf0_0 .net/2u *"_ivl_92", 5 0, L_000001e11451f9e8;  1 drivers
v000001e1144da4d0_0 .net *"_ivl_94", 0 0, L_000001e1144dc3a0;  1 drivers
v000001e1144dbf10_0 .net *"_ivl_97", 0 0, L_000001e11451e710;  1 drivers
v000001e1144dbb50_0 .net *"_ivl_98", 47 0, L_000001e1144dcb20;  1 drivers
v000001e1144dae30_0 .net "adderResult", 31 0, L_000001e1144dc8a0;  1 drivers
v000001e1144da2f0_0 .net "address", 31 0, L_000001e1144dd8e0;  1 drivers
v000001e1144da390_0 .net "clk", 0 0, L_000001e11451ea20;  alias, 1 drivers
v000001e1144db3d0_0 .var "cycles_consumed", 31 0;
v000001e1144dba10_0 .net "extImm", 31 0, L_000001e1144de060;  1 drivers
v000001e1144dbbf0_0 .net "funct", 5 0, L_000001e1144dd840;  1 drivers
v000001e1144dbc90_0 .net "hlt", 0 0, v000001e1144a6f60_0;  1 drivers
v000001e1144db830_0 .net "imm", 15 0, L_000001e1144dd5c0;  1 drivers
v000001e1144dbdd0_0 .net "immediate", 31 0, L_000001e1145790a0;  1 drivers
v000001e1144db970_0 .net "input_clk", 0 0, v000001e1144da570_0;  1 drivers
v000001e1144daed0_0 .net "instruction", 31 0, L_000001e1144ddac0;  1 drivers
v000001e1144db5b0_0 .net "memoryReadData", 31 0, v000001e1144d4680_0;  1 drivers
v000001e1144dc0f0_0 .net "nextPC", 31 0, L_000001e1144dcee0;  1 drivers
v000001e1144db470_0 .net "opcode", 5 0, L_000001e1144da890;  1 drivers
v000001e1144db510_0 .net "rd", 4 0, L_000001e1144daa70;  1 drivers
v000001e1144db010_0 .net "readData1", 31 0, L_000001e11451e7f0;  1 drivers
v000001e1144da7f0_0 .net "readData1_w", 31 0, L_000001e114579140;  1 drivers
v000001e1144dbd30_0 .net "readData2", 31 0, L_000001e11451ec50;  1 drivers
v000001e1144dbe70_0 .net "rs", 4 0, L_000001e1144daf70;  1 drivers
v000001e1144dbfb0_0 .net "rst", 0 0, v000001e1144da6b0_0;  1 drivers
v000001e1144dc050_0 .net "rt", 4 0, L_000001e1144dd700;  1 drivers
v000001e1144dc190_0 .net "shamt", 31 0, L_000001e1144dda20;  1 drivers
v000001e1144da430_0 .net "wire_instruction", 31 0, L_000001e11451ed30;  1 drivers
v000001e1144db0b0_0 .net "writeData", 31 0, L_000001e1145789c0;  1 drivers
v000001e1144db290_0 .net "zero", 0 0, L_000001e114579000;  1 drivers
L_000001e1144db330 .part L_000001e1144ddac0, 26, 6;
L_000001e1144da890 .functor MUXZ 6, L_000001e1144db330, L_000001e11451f5f8, L_000001e11451ea90, C4<>;
L_000001e1144dad90 .cmp/eq 6, L_000001e1144da890, L_000001e11451f688;
L_000001e1144da930 .part L_000001e1144ddac0, 11, 5;
L_000001e1144da9d0 .functor MUXZ 5, L_000001e1144da930, L_000001e11451f6d0, L_000001e1144dad90, C4<>;
L_000001e1144daa70 .functor MUXZ 5, L_000001e1144da9d0, L_000001e11451f640, L_000001e11451f270, C4<>;
L_000001e1144dab10 .part L_000001e1144ddac0, 21, 5;
L_000001e1144daf70 .functor MUXZ 5, L_000001e1144dab10, L_000001e11451f718, L_000001e11451f4a0, C4<>;
L_000001e1144dabb0 .part L_000001e1144ddac0, 16, 5;
L_000001e1144dd700 .functor MUXZ 5, L_000001e1144dabb0, L_000001e11451f760, L_000001e11451f0b0, C4<>;
L_000001e1144dcc60 .part L_000001e1144ddac0, 0, 16;
L_000001e1144dd5c0 .functor MUXZ 16, L_000001e1144dcc60, L_000001e11451f7a8, L_000001e11451f350, C4<>;
L_000001e1144ddca0 .part L_000001e1144ddac0, 6, 5;
L_000001e1144dcda0 .concat [ 5 32 0 0], L_000001e1144ddca0, L_000001e11451f838;
L_000001e1144dcd00 .functor MUXZ 37, L_000001e1144dcda0, L_000001e11451f7f0, L_000001e11451e860, C4<>;
L_000001e1144dda20 .part L_000001e1144dcd00, 0, 32;
L_000001e1144dce40 .part L_000001e1144ddac0, 0, 6;
L_000001e1144dd840 .functor MUXZ 6, L_000001e1144dce40, L_000001e11451f880, L_000001e11451f430, C4<>;
L_000001e1144dde80 .part L_000001e1144ddac0, 0, 26;
L_000001e1144dd980 .concat [ 26 32 0 0], L_000001e1144dde80, L_000001e11451f910;
L_000001e1144dc800 .functor MUXZ 58, L_000001e1144dd980, L_000001e11451f8c8, L_000001e11451ee10, C4<>;
L_000001e1144dd8e0 .part L_000001e1144dc800, 0, 32;
L_000001e1144dca80 .arith/sum 32, v000001e1144d4400_0, L_000001e11451f958;
L_000001e1144dc760 .cmp/eq 6, L_000001e1144da890, L_000001e11451f9a0;
L_000001e1144dc3a0 .cmp/eq 6, L_000001e1144da890, L_000001e11451f9e8;
L_000001e1144dcb20 .concat [ 32 16 0 0], L_000001e1144dd8e0, L_000001e11451fa30;
L_000001e1144dd2a0 .concat [ 6 26 0 0], L_000001e1144da890, L_000001e11451fa78;
L_000001e1144dc440 .cmp/eq 32, L_000001e1144dd2a0, L_000001e11451fac0;
L_000001e1144ddf20 .cmp/eq 6, L_000001e1144dd840, L_000001e11451fb08;
L_000001e1144ddfc0 .concat [ 32 16 0 0], L_000001e11451e7f0, L_000001e11451fb50;
L_000001e1144dd020 .concat [ 32 16 0 0], v000001e1144d4400_0, L_000001e11451fb98;
L_000001e1144dd7a0 .part L_000001e1144dd5c0, 15, 1;
LS_000001e1144dd660_0_0 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_4 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_8 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_12 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_16 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_20 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_24 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_0_28 .concat [ 1 1 1 1], L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0, L_000001e1144dd7a0;
LS_000001e1144dd660_1_0 .concat [ 4 4 4 4], LS_000001e1144dd660_0_0, LS_000001e1144dd660_0_4, LS_000001e1144dd660_0_8, LS_000001e1144dd660_0_12;
LS_000001e1144dd660_1_4 .concat [ 4 4 4 4], LS_000001e1144dd660_0_16, LS_000001e1144dd660_0_20, LS_000001e1144dd660_0_24, LS_000001e1144dd660_0_28;
L_000001e1144dd660 .concat [ 16 16 0 0], LS_000001e1144dd660_1_0, LS_000001e1144dd660_1_4;
L_000001e1144dc300 .concat [ 16 32 0 0], L_000001e1144dd5c0, L_000001e1144dd660;
L_000001e1144de100 .arith/sum 48, L_000001e1144dd020, L_000001e1144dc300;
L_000001e1144dc4e0 .functor MUXZ 48, L_000001e1144de100, L_000001e1144ddfc0, L_000001e11451ecc0, C4<>;
L_000001e1144dd340 .functor MUXZ 48, L_000001e1144dc4e0, L_000001e1144dcb20, L_000001e11451e710, C4<>;
L_000001e1144dc8a0 .part L_000001e1144dd340, 0, 32;
L_000001e1144dcee0 .functor MUXZ 32, L_000001e1144dca80, L_000001e1144dc8a0, v000001e1144d4860_0, C4<>;
L_000001e1144ddac0 .functor MUXZ 32, L_000001e11451ed30, L_000001e11451fc28, L_000001e11451eb00, C4<>;
L_000001e1144ddd40 .cmp/eq 6, L_000001e1144da890, L_000001e11451fd00;
L_000001e1144ddde0 .cmp/eq 6, L_000001e1144da890, L_000001e11451fd48;
L_000001e1144dcbc0 .cmp/eq 6, L_000001e1144da890, L_000001e11451fd90;
L_000001e1144dc580 .concat [ 16 16 0 0], L_000001e1144dd5c0, L_000001e11451fdd8;
L_000001e1144de1a0 .part L_000001e1144dd5c0, 15, 1;
LS_000001e1144dd200_0_0 .concat [ 1 1 1 1], L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0;
LS_000001e1144dd200_0_4 .concat [ 1 1 1 1], L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0;
LS_000001e1144dd200_0_8 .concat [ 1 1 1 1], L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0;
LS_000001e1144dd200_0_12 .concat [ 1 1 1 1], L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0, L_000001e1144de1a0;
L_000001e1144dd200 .concat [ 4 4 4 4], LS_000001e1144dd200_0_0, LS_000001e1144dd200_0_4, LS_000001e1144dd200_0_8, LS_000001e1144dd200_0_12;
L_000001e1144dd520 .concat [ 16 16 0 0], L_000001e1144dd5c0, L_000001e1144dd200;
L_000001e1144de060 .functor MUXZ 32, L_000001e1144dd520, L_000001e1144dc580, L_000001e11451f2e0, C4<>;
L_000001e1144dc620 .concat [ 6 26 0 0], L_000001e1144da890, L_000001e11451fe20;
L_000001e1144dc940 .cmp/eq 32, L_000001e1144dc620, L_000001e11451fe68;
L_000001e1144dc9e0 .cmp/eq 6, L_000001e1144dd840, L_000001e11451feb0;
L_000001e1145781a0 .cmp/eq 6, L_000001e1144dd840, L_000001e11451fef8;
L_000001e1145787e0 .cmp/eq 6, L_000001e1144da890, L_000001e11451ff40;
L_000001e114578880 .functor MUXZ 32, L_000001e1144de060, L_000001e11451ff88, L_000001e1145787e0, C4<>;
L_000001e1145790a0 .functor MUXZ 32, L_000001e114578880, L_000001e1144dda20, L_000001e11451f510, C4<>;
L_000001e114577f20 .concat [ 6 26 0 0], L_000001e1144da890, L_000001e11451ffd0;
L_000001e1145791e0 .cmp/eq 32, L_000001e114577f20, L_000001e114520018;
L_000001e114577de0 .cmp/eq 6, L_000001e1144dd840, L_000001e114520060;
L_000001e1145782e0 .cmp/eq 6, L_000001e1144dd840, L_000001e1145200a8;
L_000001e114578380 .cmp/eq 6, L_000001e1144da890, L_000001e1145200f0;
L_000001e114578920 .functor MUXZ 32, L_000001e11451e7f0, v000001e1144d4400_0, L_000001e114578380, C4<>;
L_000001e114579140 .functor MUXZ 32, L_000001e114578920, L_000001e11451ec50, L_000001e11451ee80, C4<>;
S_000001e114445ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e114497fe0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e11451e6a0 .functor NOT 1, v000001e1144a73c0_0, C4<0>, C4<0>, C4<0>;
v000001e1144a78c0_0 .net *"_ivl_0", 0 0, L_000001e11451e6a0;  1 drivers
v000001e1144a7b40_0 .net "in1", 31 0, L_000001e11451ec50;  alias, 1 drivers
v000001e1144a71e0_0 .net "in2", 31 0, L_000001e1145790a0;  alias, 1 drivers
v000001e1144a7460_0 .net "out", 31 0, L_000001e114578e20;  alias, 1 drivers
v000001e1144a7500_0 .net "s", 0 0, v000001e1144a73c0_0;  alias, 1 drivers
L_000001e114578e20 .functor MUXZ 32, L_000001e1145790a0, L_000001e11451ec50, L_000001e11451e6a0, C4<>;
S_000001e1143d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e114510090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e1145100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e114510100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e114510138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e114510170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e1145101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e1145101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e114510218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e114510250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e114510288 .param/l "j" 0 4 12, C4<000010>;
P_000001e1145102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e1145102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e114510330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e114510368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e1145103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e1145103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e114510410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e114510448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e114510480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e1145104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e1145104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e114510528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e114510560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e114510598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e1145105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e114510608 .param/l "xori" 0 4 8, C4<001110>;
v000001e1144a6ec0_0 .var "ALUOp", 3 0;
v000001e1144a73c0_0 .var "ALUSrc", 0 0;
v000001e1144a6560_0 .var "MemReadEn", 0 0;
v000001e1144a5fc0_0 .var "MemWriteEn", 0 0;
v000001e1144a6880_0 .var "MemtoReg", 0 0;
v000001e1144a6740_0 .var "RegDst", 0 0;
v000001e1144a6380_0 .var "RegWriteEn", 0 0;
v000001e1144a76e0_0 .net "funct", 5 0, L_000001e1144dd840;  alias, 1 drivers
v000001e1144a6f60_0 .var "hlt", 0 0;
v000001e1144a7dc0_0 .net "opcode", 5 0, L_000001e1144da890;  alias, 1 drivers
v000001e1144a7000_0 .net "rst", 0 0, v000001e1144da6b0_0;  alias, 1 drivers
E_000001e1144975a0 .event anyedge, v000001e1144a7000_0, v000001e1144a7dc0_0, v000001e1144a76e0_0;
S_000001e1143d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e114497ae0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e11451ed30 .functor BUFZ 32, L_000001e1144dd480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1144a70a0_0 .net "Data_Out", 31 0, L_000001e11451ed30;  alias, 1 drivers
v000001e1144a7780 .array "InstMem", 0 1023, 31 0;
v000001e1144a7140_0 .net *"_ivl_0", 31 0, L_000001e1144dd480;  1 drivers
v000001e1144a7320_0 .net *"_ivl_3", 9 0, L_000001e1144dcf80;  1 drivers
v000001e1144a7960_0 .net *"_ivl_4", 11 0, L_000001e1144dd0c0;  1 drivers
L_000001e11451fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1144a7be0_0 .net *"_ivl_7", 1 0, L_000001e11451fbe0;  1 drivers
v000001e1144a7d20_0 .net "addr", 31 0, v000001e1144d4400_0;  alias, 1 drivers
v000001e1144a5f20_0 .var/i "i", 31 0;
L_000001e1144dd480 .array/port v000001e1144a7780, L_000001e1144dd0c0;
L_000001e1144dcf80 .part v000001e1144d4400_0, 0, 10;
L_000001e1144dd0c0 .concat [ 10 2 0 0], L_000001e1144dcf80, L_000001e11451fbe0;
S_000001e1144453d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e11451e7f0 .functor BUFZ 32, L_000001e1144ddc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e11451ec50 .functor BUFZ 32, L_000001e1144dd160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1144a6420_0 .net *"_ivl_0", 31 0, L_000001e1144ddc00;  1 drivers
v000001e1144a64c0_0 .net *"_ivl_10", 6 0, L_000001e1144dc6c0;  1 drivers
L_000001e11451fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1144851a0_0 .net *"_ivl_13", 1 0, L_000001e11451fcb8;  1 drivers
v000001e114485240_0 .net *"_ivl_2", 6 0, L_000001e1144dd3e0;  1 drivers
L_000001e11451fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1144d4720_0 .net *"_ivl_5", 1 0, L_000001e11451fc70;  1 drivers
v000001e1144d49a0_0 .net *"_ivl_8", 31 0, L_000001e1144dd160;  1 drivers
v000001e1144d5760_0 .net "clk", 0 0, L_000001e11451ea20;  alias, 1 drivers
v000001e1144d4c20_0 .var/i "i", 31 0;
v000001e1144d58a0_0 .net "readData1", 31 0, L_000001e11451e7f0;  alias, 1 drivers
v000001e1144d5120_0 .net "readData2", 31 0, L_000001e11451ec50;  alias, 1 drivers
v000001e1144d5d00_0 .net "readRegister1", 4 0, L_000001e1144daf70;  alias, 1 drivers
v000001e1144d5ee0_0 .net "readRegister2", 4 0, L_000001e1144dd700;  alias, 1 drivers
v000001e1144d5440 .array "registers", 31 0, 31 0;
v000001e1144d4e00_0 .net "rst", 0 0, v000001e1144da6b0_0;  alias, 1 drivers
v000001e1144d4ea0_0 .net "we", 0 0, v000001e1144a6380_0;  alias, 1 drivers
v000001e1144d59e0_0 .net "writeData", 31 0, L_000001e1145789c0;  alias, 1 drivers
v000001e1144d4cc0_0 .net "writeRegister", 4 0, L_000001e1144ddb60;  alias, 1 drivers
E_000001e114498060/0 .event negedge, v000001e1144a7000_0;
E_000001e114498060/1 .event posedge, v000001e1144d5760_0;
E_000001e114498060 .event/or E_000001e114498060/0, E_000001e114498060/1;
L_000001e1144ddc00 .array/port v000001e1144d5440, L_000001e1144dd3e0;
L_000001e1144dd3e0 .concat [ 5 2 0 0], L_000001e1144daf70, L_000001e11451fc70;
L_000001e1144dd160 .array/port v000001e1144d5440, L_000001e1144dc6c0;
L_000001e1144dc6c0 .concat [ 5 2 0 0], L_000001e1144dd700, L_000001e11451fcb8;
S_000001e114445560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e1144453d0;
 .timescale 0 0;
v000001e1144a61a0_0 .var/i "i", 31 0;
S_000001e11442e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e114498e20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e11451eb70 .functor NOT 1, v000001e1144a6740_0, C4<0>, C4<0>, C4<0>;
v000001e1144d4900_0 .net *"_ivl_0", 0 0, L_000001e11451eb70;  1 drivers
v000001e1144d47c0_0 .net "in1", 4 0, L_000001e1144dd700;  alias, 1 drivers
v000001e1144d4ae0_0 .net "in2", 4 0, L_000001e1144daa70;  alias, 1 drivers
v000001e1144d5a80_0 .net "out", 4 0, L_000001e1144ddb60;  alias, 1 drivers
v000001e1144d4b80_0 .net "s", 0 0, v000001e1144a6740_0;  alias, 1 drivers
L_000001e1144ddb60 .functor MUXZ 5, L_000001e1144daa70, L_000001e1144dd700, L_000001e11451eb70, C4<>;
S_000001e11442e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e114498c20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e11451eef0 .functor NOT 1, v000001e1144a6880_0, C4<0>, C4<0>, C4<0>;
v000001e1144d5300_0 .net *"_ivl_0", 0 0, L_000001e11451eef0;  1 drivers
v000001e1144d4a40_0 .net "in1", 31 0, v000001e1144d42c0_0;  alias, 1 drivers
v000001e1144d4f40_0 .net "in2", 31 0, v000001e1144d4680_0;  alias, 1 drivers
v000001e1144d5620_0 .net "out", 31 0, L_000001e1145789c0;  alias, 1 drivers
v000001e1144d5c60_0 .net "s", 0 0, v000001e1144a6880_0;  alias, 1 drivers
L_000001e1145789c0 .functor MUXZ 32, v000001e1144d4680_0, v000001e1144d42c0_0, L_000001e11451eef0, C4<>;
S_000001e114473200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e114473390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e1144733c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001e114473400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e114473438 .param/l "OR" 0 9 12, C4<0011>;
P_000001e114473470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e1144734a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e1144734e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e114473518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e114473550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e114473588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e1144735c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e1144735f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e114520138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1144d5e40_0 .net/2u *"_ivl_0", 31 0, L_000001e114520138;  1 drivers
v000001e1144d5800_0 .net "opSel", 3 0, v000001e1144a6ec0_0;  alias, 1 drivers
v000001e1144d45e0_0 .net "operand1", 31 0, L_000001e114579140;  alias, 1 drivers
v000001e1144d51c0_0 .net "operand2", 31 0, L_000001e114578e20;  alias, 1 drivers
v000001e1144d42c0_0 .var "result", 31 0;
v000001e1144d5f80_0 .net "zero", 0 0, L_000001e114579000;  alias, 1 drivers
E_000001e114498f20 .event anyedge, v000001e1144a6ec0_0, v000001e1144d45e0_0, v000001e1144a7460_0;
L_000001e114579000 .cmp/eq 32, v000001e1144d42c0_0, L_000001e114520138;
S_000001e11445b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e114511660 .param/l "RType" 0 4 2, C4<000000>;
P_000001e114511698 .param/l "add" 0 4 5, C4<100000>;
P_000001e1145116d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e114511708 .param/l "addu" 0 4 5, C4<100001>;
P_000001e114511740 .param/l "and_" 0 4 5, C4<100100>;
P_000001e114511778 .param/l "andi" 0 4 8, C4<001100>;
P_000001e1145117b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e1145117e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e114511820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e114511858 .param/l "j" 0 4 12, C4<000010>;
P_000001e114511890 .param/l "jal" 0 4 12, C4<000011>;
P_000001e1145118c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e114511900 .param/l "lw" 0 4 8, C4<100011>;
P_000001e114511938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e114511970 .param/l "or_" 0 4 5, C4<100101>;
P_000001e1145119a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e1145119e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e114511a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001e114511a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001e114511a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001e114511ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e114511af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e114511b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001e114511b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001e114511ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e114511bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001e1144d4860_0 .var "PCsrc", 0 0;
v000001e1144d5940_0 .net "funct", 5 0, L_000001e1144dd840;  alias, 1 drivers
v000001e1144d5b20_0 .net "opcode", 5 0, L_000001e1144da890;  alias, 1 drivers
v000001e1144d44a0_0 .net "operand1", 31 0, L_000001e11451e7f0;  alias, 1 drivers
v000001e1144d56c0_0 .net "operand2", 31 0, L_000001e114578e20;  alias, 1 drivers
v000001e1144d6020_0 .net "rst", 0 0, v000001e1144da6b0_0;  alias, 1 drivers
E_000001e114498460/0 .event anyedge, v000001e1144a7000_0, v000001e1144a7dc0_0, v000001e1144d58a0_0, v000001e1144a7460_0;
E_000001e114498460/1 .event anyedge, v000001e1144a76e0_0;
E_000001e114498460 .event/or E_000001e114498460/0, E_000001e114498460/1;
S_000001e11445ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e1144d4d60 .array "DataMem", 0 1023, 31 0;
v000001e1144d5bc0_0 .net "address", 31 0, v000001e1144d42c0_0;  alias, 1 drivers
v000001e1144d5da0_0 .net "clock", 0 0, L_000001e11451e780;  1 drivers
v000001e1144d4fe0_0 .net "data", 31 0, L_000001e11451ec50;  alias, 1 drivers
v000001e1144d60c0_0 .var/i "i", 31 0;
v000001e1144d4680_0 .var "q", 31 0;
v000001e1144d4360_0 .net "rden", 0 0, v000001e1144a6560_0;  alias, 1 drivers
v000001e1144d5080_0 .net "wren", 0 0, v000001e1144a5fc0_0;  alias, 1 drivers
E_000001e114498d20 .event posedge, v000001e1144d5da0_0;
S_000001e114511c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e114445d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e1144983e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e1144d6160_0 .net "PCin", 31 0, L_000001e1144dcee0;  alias, 1 drivers
v000001e1144d4400_0 .var "PCout", 31 0;
v000001e1144d4540_0 .net "clk", 0 0, L_000001e11451ea20;  alias, 1 drivers
v000001e1144d5580_0 .net "rst", 0 0, v000001e1144da6b0_0;  alias, 1 drivers
    .scope S_000001e11445b890;
T_0 ;
    %wait E_000001e114498460;
    %load/vec4 v000001e1144d6020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1144d4860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e1144d5b20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e1144d44a0_0;
    %load/vec4 v000001e1144d56c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e1144d5b20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e1144d44a0_0;
    %load/vec4 v000001e1144d56c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e1144d5b20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e1144d5b20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e1144d5b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e1144d5940_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e1144d4860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e114511c20;
T_1 ;
    %wait E_000001e114498060;
    %load/vec4 v000001e1144d5580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e1144d4400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e1144d6160_0;
    %assign/vec4 v000001e1144d4400_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e1143d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1144a5f20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e1144a5f20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1144a5f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %load/vec4 v000001e1144a5f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1144a5f20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144a7780, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e1143d69c0;
T_3 ;
    %wait E_000001e1144975a0;
    %load/vec4 v000001e1144a7000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e1144a6f60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1144a5fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1144a6880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e1144a6560_0, 0;
    %assign/vec4 v000001e1144a6740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e1144a6f60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e1144a6ec0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e1144a73c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e1144a6380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e1144a5fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e1144a6880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e1144a6560_0, 0, 1;
    %store/vec4 v000001e1144a6740_0, 0, 1;
    %load/vec4 v000001e1144a7dc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6f60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %load/vec4 v000001e1144a76e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1144a6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a6880_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a5fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1144a73c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e1144a6ec0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e1144453d0;
T_4 ;
    %wait E_000001e114498060;
    %fork t_1, S_000001e114445560;
    %jmp t_0;
    .scope S_000001e114445560;
t_1 ;
    %load/vec4 v000001e1144d4e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1144a61a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e1144a61a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1144a61a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144d5440, 0, 4;
    %load/vec4 v000001e1144a61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1144a61a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e1144d4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e1144d59e0_0;
    %load/vec4 v000001e1144d4cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144d5440, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144d5440, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e1144453d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e1144453d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1144d4c20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e1144d4c20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e1144d4c20_0;
    %ix/getv/s 4, v000001e1144d4c20_0;
    %load/vec4a v000001e1144d5440, 4;
    %ix/getv/s 4, v000001e1144d4c20_0;
    %load/vec4a v000001e1144d5440, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e1144d4c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1144d4c20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e114473200;
T_6 ;
    %wait E_000001e114498f20;
    %load/vec4 v000001e1144d5800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %add;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %sub;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %and;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %or;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %xor;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %or;
    %inv;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e1144d45e0_0;
    %load/vec4 v000001e1144d51c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e1144d51c0_0;
    %load/vec4 v000001e1144d45e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e1144d45e0_0;
    %ix/getv 4, v000001e1144d51c0_0;
    %shiftl 4;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e1144d45e0_0;
    %ix/getv 4, v000001e1144d51c0_0;
    %shiftr 4;
    %assign/vec4 v000001e1144d42c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e11445ba20;
T_7 ;
    %wait E_000001e114498d20;
    %load/vec4 v000001e1144d4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e1144d5bc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e1144d4d60, 4;
    %assign/vec4 v000001e1144d4680_0, 0;
T_7.0 ;
    %load/vec4 v000001e1144d5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e1144d4fe0_0;
    %ix/getv 3, v000001e1144d5bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144d4d60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e11445ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1144d60c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e1144d60c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e1144d60c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1144d4d60, 0, 4;
    %load/vec4 v000001e1144d60c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1144d60c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001e11445ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1144d60c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e1144d60c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e1144d60c0_0;
    %load/vec4a v000001e1144d4d60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e1144d60c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e1144d60c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1144d60c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e114445d10;
T_10 ;
    %wait E_000001e114498060;
    %load/vec4 v000001e1144dbfb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e1144db3d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e1144db3d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e1144db3d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e11449edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1144da570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1144da6b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e11449edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e1144da570_0;
    %inv;
    %assign/vec4 v000001e1144da570_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e11449edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1144da6b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1144da6b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e1144da610_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
