{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 14:57:55 2020 " "Info: Processing started: Tue Apr 07 14:57:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "out\[0\]\$latch " "Warning: Node \"out\[0\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[1\]\$latch " "Warning: Node \"out\[1\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[2\]\$latch " "Warning: Node \"out\[2\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[3\]\$latch " "Warning: Node \"out\[3\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[4\]\$latch " "Warning: Node \"out\[4\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[5\]\$latch " "Warning: Node \"out\[5\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[6\]\$latch " "Warning: Node \"out\[6\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[7\]\$latch " "Warning: Node \"out\[7\]\$latch\" is a latch" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[1\] " "Info: Assuming node \"in2\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[0\] " "Info: Assuming node \"in2\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[3\] " "Info: Assuming node \"in2\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[2\] " "Info: Assuming node \"in2\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[7\] " "Info: Assuming node \"in2\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[4\] " "Info: Assuming node \"in2\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[6\] " "Info: Assuming node \"in2\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in2\[5\] " "Info: Assuming node \"in2\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "out\[0\]\$latch in2\[2\] in2\[7\] 48.223 ns register " "Info: tsu for register \"out\[0\]\$latch\" (data pin = \"in2\[2\]\", clock pin = \"in2\[7\]\") is 48.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "56.269 ns + Longest pin register " "Info: + Longest pin to register delay is 56.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in2\[2\] 1 CLK PIN_AF18 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AF18; Fanout = 25; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.386 ns) + CELL(0.577 ns) 11.887 ns Add0~4 2 COMB LCCOMB_X67_Y35_N12 1 " "Info: 2: + IC(10.386 ns) + CELL(0.577 ns) = 11.887 ns; Loc. = LCCOMB_X67_Y35_N12; Fanout = 1; COMB Node = 'Add0~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.963 ns" { in2[2] Add0~4 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.614 ns) 12.886 ns Add0~18 3 COMB LCCOMB_X67_Y35_N2 4 " "Info: 3: + IC(0.385 ns) + CELL(0.614 ns) = 12.886 ns; Loc. = LCCOMB_X67_Y35_N2; Fanout = 4; COMB Node = 'Add0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Add0~4 Add0~18 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.621 ns) 15.839 ns LessThan1~9 4 COMB LCCOMB_X65_Y35_N18 1 " "Info: 4: + IC(2.332 ns) + CELL(0.621 ns) = 15.839 ns; Loc. = LCCOMB_X65_Y35_N18; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { Add0~18 LessThan1~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.925 ns LessThan1~11 5 COMB LCCOMB_X65_Y35_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 15.925 ns; Loc. = LCCOMB_X65_Y35_N20; Fanout = 1; COMB Node = 'LessThan1~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~9 LessThan1~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.011 ns LessThan1~13 6 COMB LCCOMB_X65_Y35_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 16.011 ns; Loc. = LCCOMB_X65_Y35_N22; Fanout = 1; COMB Node = 'LessThan1~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~11 LessThan1~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.097 ns LessThan1~15 7 COMB LCCOMB_X65_Y35_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 16.097 ns; Loc. = LCCOMB_X65_Y35_N24; Fanout = 1; COMB Node = 'LessThan1~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~13 LessThan1~15 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.603 ns LessThan1~16 8 COMB LCCOMB_X65_Y35_N26 22 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 16.603 ns; Loc. = LCCOMB_X65_Y35_N26; Fanout = 22; COMB Node = 'LessThan1~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan1~15 LessThan1~16 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 18.029 ns remainder~0 9 COMB LCCOMB_X66_Y35_N28 4 " "Info: 9: + IC(1.056 ns) + CELL(0.370 ns) = 18.029 ns; Loc. = LCCOMB_X66_Y35_N28; Fanout = 4; COMB Node = 'remainder~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { LessThan1~16 remainder~0 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.596 ns) 20.180 ns LessThan2~3 10 COMB LCCOMB_X65_Y34_N18 1 " "Info: 10: + IC(1.555 ns) + CELL(0.596 ns) = 20.180 ns; Loc. = LCCOMB_X65_Y34_N18; Fanout = 1; COMB Node = 'LessThan2~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { remainder~0 LessThan2~3 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.266 ns LessThan2~5 11 COMB LCCOMB_X65_Y34_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 20.266 ns; Loc. = LCCOMB_X65_Y34_N20; Fanout = 1; COMB Node = 'LessThan2~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~3 LessThan2~5 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.352 ns LessThan2~7 12 COMB LCCOMB_X65_Y34_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 20.352 ns; Loc. = LCCOMB_X65_Y34_N22; Fanout = 1; COMB Node = 'LessThan2~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~5 LessThan2~7 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.438 ns LessThan2~9 13 COMB LCCOMB_X65_Y34_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 20.438 ns; Loc. = LCCOMB_X65_Y34_N24; Fanout = 1; COMB Node = 'LessThan2~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~7 LessThan2~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.524 ns LessThan2~11 14 COMB LCCOMB_X65_Y34_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 20.524 ns; Loc. = LCCOMB_X65_Y34_N26; Fanout = 1; COMB Node = 'LessThan2~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~9 LessThan2~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.610 ns LessThan2~13 15 COMB LCCOMB_X65_Y34_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 20.610 ns; Loc. = LCCOMB_X65_Y34_N28; Fanout = 1; COMB Node = 'LessThan2~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~11 LessThan2~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.116 ns LessThan2~14 16 COMB LCCOMB_X65_Y34_N30 10 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 21.116 ns; Loc. = LCCOMB_X65_Y34_N30; Fanout = 10; COMB Node = 'LessThan2~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan2~13 LessThan2~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.616 ns) 22.160 ns remainder~8 17 COMB LCCOMB_X65_Y34_N8 4 " "Info: 17: + IC(0.428 ns) + CELL(0.616 ns) = 22.160 ns; Loc. = LCCOMB_X65_Y34_N8; Fanout = 4; COMB Node = 'remainder~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LessThan2~14 remainder~8 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.621 ns) 24.653 ns LessThan3~5 18 COMB LCCOMB_X63_Y36_N18 1 " "Info: 18: + IC(1.872 ns) + CELL(0.621 ns) = 24.653 ns; Loc. = LCCOMB_X63_Y36_N18; Fanout = 1; COMB Node = 'LessThan3~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { remainder~8 LessThan3~5 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.739 ns LessThan3~7 19 COMB LCCOMB_X63_Y36_N20 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 24.739 ns; Loc. = LCCOMB_X63_Y36_N20; Fanout = 1; COMB Node = 'LessThan3~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~5 LessThan3~7 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.825 ns LessThan3~9 20 COMB LCCOMB_X63_Y36_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 24.825 ns; Loc. = LCCOMB_X63_Y36_N22; Fanout = 1; COMB Node = 'LessThan3~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~7 LessThan3~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.911 ns LessThan3~11 21 COMB LCCOMB_X63_Y36_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 24.911 ns; Loc. = LCCOMB_X63_Y36_N24; Fanout = 1; COMB Node = 'LessThan3~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~9 LessThan3~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.997 ns LessThan3~13 22 COMB LCCOMB_X63_Y36_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 24.997 ns; Loc. = LCCOMB_X63_Y36_N26; Fanout = 1; COMB Node = 'LessThan3~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan3~11 LessThan3~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.503 ns LessThan3~14 23 COMB LCCOMB_X63_Y36_N28 4 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 25.503 ns; Loc. = LCCOMB_X63_Y36_N28; Fanout = 4; COMB Node = 'LessThan3~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan3~13 LessThan3~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.206 ns) 27.200 ns LessThan3~17 24 COMB LCCOMB_X65_Y37_N0 14 " "Info: 24: + IC(1.491 ns) + CELL(0.206 ns) = 27.200 ns; Loc. = LCCOMB_X65_Y37_N0; Fanout = 14; COMB Node = 'LessThan3~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LessThan3~14 LessThan3~17 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.370 ns) 29.035 ns remainder~23 25 COMB LCCOMB_X65_Y36_N28 4 " "Info: 25: + IC(1.465 ns) + CELL(0.370 ns) = 29.035 ns; Loc. = LCCOMB_X65_Y36_N28; Fanout = 4; COMB Node = 'remainder~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { LessThan3~17 remainder~23 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.621 ns) 31.164 ns LessThan4~9 26 COMB LCCOMB_X61_Y37_N22 1 " "Info: 26: + IC(1.508 ns) + CELL(0.621 ns) = 31.164 ns; Loc. = LCCOMB_X61_Y37_N22; Fanout = 1; COMB Node = 'LessThan4~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { remainder~23 LessThan4~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.250 ns LessThan4~11 27 COMB LCCOMB_X61_Y37_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 31.250 ns; Loc. = LCCOMB_X61_Y37_N24; Fanout = 1; COMB Node = 'LessThan4~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan4~9 LessThan4~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.336 ns LessThan4~13 28 COMB LCCOMB_X61_Y37_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 31.336 ns; Loc. = LCCOMB_X61_Y37_N26; Fanout = 1; COMB Node = 'LessThan4~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan4~11 LessThan4~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.842 ns LessThan4~14 29 COMB LCCOMB_X61_Y37_N28 4 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 31.842 ns; Loc. = LCCOMB_X61_Y37_N28; Fanout = 4; COMB Node = 'LessThan4~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan4~13 LessThan4~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.370 ns) 33.302 ns LessThan4~17 30 COMB LCCOMB_X63_Y37_N14 16 " "Info: 30: + IC(1.090 ns) + CELL(0.370 ns) = 33.302 ns; Loc. = LCCOMB_X63_Y37_N14; Fanout = 16; COMB Node = 'LessThan4~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { LessThan4~14 LessThan4~17 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 34.586 ns remainder~25 31 COMB LCCOMB_X61_Y37_N30 4 " "Info: 31: + IC(1.078 ns) + CELL(0.206 ns) = 34.586 ns; Loc. = LCCOMB_X61_Y37_N30; Fanout = 4; COMB Node = 'remainder~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { LessThan4~17 remainder~25 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.706 ns) 37.162 ns LessThan5~9 32 COMB LCCOMB_X60_Y36_N14 1 " "Info: 32: + IC(1.870 ns) + CELL(0.706 ns) = 37.162 ns; Loc. = LCCOMB_X60_Y36_N14; Fanout = 1; COMB Node = 'LessThan5~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { remainder~25 LessThan5~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.248 ns LessThan5~11 33 COMB LCCOMB_X60_Y36_N16 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 37.248 ns; Loc. = LCCOMB_X60_Y36_N16; Fanout = 1; COMB Node = 'LessThan5~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~9 LessThan5~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.334 ns LessThan5~13 34 COMB LCCOMB_X60_Y36_N18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 37.334 ns; Loc. = LCCOMB_X60_Y36_N18; Fanout = 1; COMB Node = 'LessThan5~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan5~11 LessThan5~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.840 ns LessThan5~14 35 COMB LCCOMB_X60_Y36_N20 6 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 37.840 ns; Loc. = LCCOMB_X60_Y36_N20; Fanout = 6; COMB Node = 'LessThan5~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan5~13 LessThan5~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 39.099 ns LessThan5~17 36 COMB LCCOMB_X62_Y36_N20 16 " "Info: 36: + IC(1.053 ns) + CELL(0.206 ns) = 39.099 ns; Loc. = LCCOMB_X62_Y36_N20; Fanout = 16; COMB Node = 'LessThan5~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { LessThan5~14 LessThan5~17 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.589 ns) 40.411 ns remainder~37 37 COMB LCCOMB_X61_Y36_N28 4 " "Info: 37: + IC(0.723 ns) + CELL(0.589 ns) = 40.411 ns; Loc. = LCCOMB_X61_Y36_N28; Fanout = 4; COMB Node = 'remainder~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { LessThan5~17 remainder~37 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.621 ns) 42.487 ns LessThan6~5 38 COMB LCCOMB_X60_Y35_N4 1 " "Info: 38: + IC(1.455 ns) + CELL(0.621 ns) = 42.487 ns; Loc. = LCCOMB_X60_Y35_N4; Fanout = 1; COMB Node = 'LessThan6~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { remainder~37 LessThan6~5 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.573 ns LessThan6~7 39 COMB LCCOMB_X60_Y35_N6 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 42.573 ns; Loc. = LCCOMB_X60_Y35_N6; Fanout = 1; COMB Node = 'LessThan6~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~5 LessThan6~7 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.659 ns LessThan6~9 40 COMB LCCOMB_X60_Y35_N8 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 42.659 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 1; COMB Node = 'LessThan6~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~7 LessThan6~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.745 ns LessThan6~11 41 COMB LCCOMB_X60_Y35_N10 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 42.745 ns; Loc. = LCCOMB_X60_Y35_N10; Fanout = 1; COMB Node = 'LessThan6~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~9 LessThan6~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.831 ns LessThan6~13 42 COMB LCCOMB_X60_Y35_N12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 42.831 ns; Loc. = LCCOMB_X60_Y35_N12; Fanout = 1; COMB Node = 'LessThan6~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan6~11 LessThan6~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.337 ns LessThan6~14 43 COMB LCCOMB_X60_Y35_N14 6 " "Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 43.337 ns; Loc. = LCCOMB_X60_Y35_N14; Fanout = 6; COMB Node = 'LessThan6~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan6~13 LessThan6~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.370 ns) 44.851 ns LessThan6~18 44 COMB LCCOMB_X61_Y34_N4 17 " "Info: 44: + IC(1.144 ns) + CELL(0.370 ns) = 44.851 ns; Loc. = LCCOMB_X61_Y34_N4; Fanout = 17; COMB Node = 'LessThan6~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { LessThan6~14 LessThan6~18 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.615 ns) 46.984 ns remainder~47 45 COMB LCCOMB_X60_Y36_N0 4 " "Info: 45: + IC(1.518 ns) + CELL(0.615 ns) = 46.984 ns; Loc. = LCCOMB_X60_Y36_N0; Fanout = 4; COMB Node = 'remainder~47'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { LessThan6~18 remainder~47 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.596 ns) 49.026 ns LessThan7~5 46 COMB LCCOMB_X62_Y35_N18 1 " "Info: 46: + IC(1.446 ns) + CELL(0.596 ns) = 49.026 ns; Loc. = LCCOMB_X62_Y35_N18; Fanout = 1; COMB Node = 'LessThan7~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { remainder~47 LessThan7~5 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.112 ns LessThan7~7 47 COMB LCCOMB_X62_Y35_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 49.112 ns; Loc. = LCCOMB_X62_Y35_N20; Fanout = 1; COMB Node = 'LessThan7~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~5 LessThan7~7 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.198 ns LessThan7~9 48 COMB LCCOMB_X62_Y35_N22 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 49.198 ns; Loc. = LCCOMB_X62_Y35_N22; Fanout = 1; COMB Node = 'LessThan7~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~7 LessThan7~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.284 ns LessThan7~11 49 COMB LCCOMB_X62_Y35_N24 1 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 49.284 ns; Loc. = LCCOMB_X62_Y35_N24; Fanout = 1; COMB Node = 'LessThan7~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~9 LessThan7~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.370 ns LessThan7~13 50 COMB LCCOMB_X62_Y35_N26 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 49.370 ns; Loc. = LCCOMB_X62_Y35_N26; Fanout = 1; COMB Node = 'LessThan7~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan7~11 LessThan7~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.876 ns LessThan7~14 51 COMB LCCOMB_X62_Y35_N28 3 " "Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 49.876 ns; Loc. = LCCOMB_X62_Y35_N28; Fanout = 3; COMB Node = 'LessThan7~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan7~13 LessThan7~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 50.883 ns LessThan7~18 52 COMB LCCOMB_X62_Y35_N12 6 " "Info: 52: + IC(0.383 ns) + CELL(0.624 ns) = 50.883 ns; Loc. = LCCOMB_X62_Y35_N12; Fanout = 6; COMB Node = 'LessThan7~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { LessThan7~14 LessThan7~18 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.206 ns) 52.221 ns remainder~57 53 COMB LCCOMB_X61_Y34_N6 1 " "Info: 53: + IC(1.132 ns) + CELL(0.206 ns) = 52.221 ns; Loc. = LCCOMB_X61_Y34_N6; Fanout = 1; COMB Node = 'remainder~57'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { LessThan7~18 remainder~57 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.621 ns) 53.883 ns LessThan8~7 54 COMB LCCOMB_X60_Y34_N10 1 " "Info: 54: + IC(1.041 ns) + CELL(0.621 ns) = 53.883 ns; Loc. = LCCOMB_X60_Y34_N10; Fanout = 1; COMB Node = 'LessThan8~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { remainder~57 LessThan8~7 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.969 ns LessThan8~9 55 COMB LCCOMB_X60_Y34_N12 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 53.969 ns; Loc. = LCCOMB_X60_Y34_N12; Fanout = 1; COMB Node = 'LessThan8~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan8~7 LessThan8~9 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 54.159 ns LessThan8~11 56 COMB LCCOMB_X60_Y34_N14 1 " "Info: 56: + IC(0.000 ns) + CELL(0.190 ns) = 54.159 ns; Loc. = LCCOMB_X60_Y34_N14; Fanout = 1; COMB Node = 'LessThan8~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { LessThan8~9 LessThan8~11 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.245 ns LessThan8~13 57 COMB LCCOMB_X60_Y34_N16 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 54.245 ns; Loc. = LCCOMB_X60_Y34_N16; Fanout = 1; COMB Node = 'LessThan8~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan8~11 LessThan8~13 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.751 ns LessThan8~14 58 COMB LCCOMB_X60_Y34_N18 1 " "Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 54.751 ns; Loc. = LCCOMB_X60_Y34_N18; Fanout = 1; COMB Node = 'LessThan8~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan8~13 LessThan8~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 55.322 ns LessThan8~20 59 COMB LCCOMB_X60_Y34_N26 1 " "Info: 59: + IC(0.365 ns) + CELL(0.206 ns) = 55.322 ns; Loc. = LCCOMB_X60_Y34_N26; Fanout = 1; COMB Node = 'LessThan8~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { LessThan8~14 LessThan8~20 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.589 ns) 56.269 ns out\[0\]\$latch 60 REG LCCOMB_X60_Y34_N20 1 " "Info: 60: + IC(0.358 ns) + CELL(0.589 ns) = 56.269 ns; Loc. = LCCOMB_X60_Y34_N20; Fanout = 1; REG Node = 'out\[0\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { LessThan8~20 out[0]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.135 ns ( 34.01 % ) " "Info: Total cell delay = 19.135 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.134 ns ( 65.99 % ) " "Info: Total interconnect delay = 37.134 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "56.269 ns" { in2[2] Add0~4 Add0~18 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~16 remainder~0 LessThan2~3 LessThan2~5 LessThan2~7 LessThan2~9 LessThan2~11 LessThan2~13 LessThan2~14 remainder~8 LessThan3~5 LessThan3~7 LessThan3~9 LessThan3~11 LessThan3~13 LessThan3~14 LessThan3~17 remainder~23 LessThan4~9 LessThan4~11 LessThan4~13 LessThan4~14 LessThan4~17 remainder~25 LessThan5~9 LessThan5~11 LessThan5~13 LessThan5~14 LessThan5~17 remainder~37 LessThan6~5 LessThan6~7 LessThan6~9 LessThan6~11 LessThan6~13 LessThan6~14 LessThan6~18 remainder~47 LessThan7~5 LessThan7~7 LessThan7~9 LessThan7~11 LessThan7~13 LessThan7~14 LessThan7~18 remainder~57 LessThan8~7 LessThan8~9 LessThan8~11 LessThan8~13 LessThan8~14 LessThan8~20 out[0]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "56.269 ns" { in2[2] {} in2[2]~combout {} Add0~4 {} Add0~18 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~16 {} remainder~0 {} LessThan2~3 {} LessThan2~5 {} LessThan2~7 {} LessThan2~9 {} LessThan2~11 {} LessThan2~13 {} LessThan2~14 {} remainder~8 {} LessThan3~5 {} LessThan3~7 {} LessThan3~9 {} LessThan3~11 {} LessThan3~13 {} LessThan3~14 {} LessThan3~17 {} remainder~23 {} LessThan4~9 {} LessThan4~11 {} LessThan4~13 {} LessThan4~14 {} LessThan4~17 {} remainder~25 {} LessThan5~9 {} LessThan5~11 {} LessThan5~13 {} LessThan5~14 {} LessThan5~17 {} remainder~37 {} LessThan6~5 {} LessThan6~7 {} LessThan6~9 {} LessThan6~11 {} LessThan6~13 {} LessThan6~14 {} LessThan6~18 {} remainder~47 {} LessThan7~5 {} LessThan7~7 {} LessThan7~9 {} LessThan7~11 {} LessThan7~13 {} LessThan7~14 {} LessThan7~18 {} remainder~57 {} LessThan8~7 {} LessThan8~9 {} LessThan8~11 {} LessThan8~13 {} LessThan8~14 {} LessThan8~20 {} out[0]$latch {} } { 0.000ns 0.000ns 10.386ns 0.385ns 2.332ns 0.000ns 0.000ns 0.000ns 0.000ns 1.056ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.428ns 1.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.491ns 1.465ns 1.508ns 0.000ns 0.000ns 0.000ns 1.090ns 1.078ns 1.870ns 0.000ns 0.000ns 0.000ns 1.053ns 0.723ns 1.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 1.518ns 1.446ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.383ns 1.132ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.365ns 0.358ns } { 0.000ns 0.924ns 0.577ns 0.614ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.616ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.615ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.589ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[7\] destination 9.000 ns - Shortest register " "Info: - Shortest clock path from clock \"in2\[7\]\" to destination register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns in2\[7\] 1 CLK PIN_J18 24 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_J18; Fanout = 24; CLK Node = 'in2\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[7] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.202 ns) 3.078 ns Equal0~1 2 COMB LCCOMB_X67_Y35_N26 9 " "Info: 2: + IC(1.972 ns) + CELL(0.202 ns) = 3.078 ns; Loc. = LCCOMB_X67_Y35_N26; Fanout = 9; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { in2[7] Equal0~1 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.366 ns) 4.163 ns Equal0~2 3 COMB LCCOMB_X66_Y35_N6 2 " "Info: 3: + IC(0.719 ns) + CELL(0.366 ns) = 4.163 ns; Loc. = LCCOMB_X66_Y35_N6; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.000 ns) 6.888 ns Equal0~2clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(2.725 ns) + CELL(0.000 ns) = 6.888 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.206 ns) 9.000 ns out\[0\]\$latch 5 REG LCCOMB_X60_Y34_N20 1 " "Info: 5: + IC(1.906 ns) + CELL(0.206 ns) = 9.000 ns; Loc. = LCCOMB_X60_Y34_N20; Fanout = 1; REG Node = 'out\[0\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Equal0~2clkctrl out[0]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 18.64 % ) " "Info: Total cell delay = 1.678 ns ( 18.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.322 ns ( 81.36 % ) " "Info: Total interconnect delay = 7.322 ns ( 81.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { in2[7] Equal0~1 Equal0~2 Equal0~2clkctrl out[0]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { in2[7] {} in2[7]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} out[0]$latch {} } { 0.000ns 0.000ns 1.972ns 0.719ns 2.725ns 1.906ns } { 0.000ns 0.904ns 0.202ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "56.269 ns" { in2[2] Add0~4 Add0~18 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~16 remainder~0 LessThan2~3 LessThan2~5 LessThan2~7 LessThan2~9 LessThan2~11 LessThan2~13 LessThan2~14 remainder~8 LessThan3~5 LessThan3~7 LessThan3~9 LessThan3~11 LessThan3~13 LessThan3~14 LessThan3~17 remainder~23 LessThan4~9 LessThan4~11 LessThan4~13 LessThan4~14 LessThan4~17 remainder~25 LessThan5~9 LessThan5~11 LessThan5~13 LessThan5~14 LessThan5~17 remainder~37 LessThan6~5 LessThan6~7 LessThan6~9 LessThan6~11 LessThan6~13 LessThan6~14 LessThan6~18 remainder~47 LessThan7~5 LessThan7~7 LessThan7~9 LessThan7~11 LessThan7~13 LessThan7~14 LessThan7~18 remainder~57 LessThan8~7 LessThan8~9 LessThan8~11 LessThan8~13 LessThan8~14 LessThan8~20 out[0]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "56.269 ns" { in2[2] {} in2[2]~combout {} Add0~4 {} Add0~18 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~16 {} remainder~0 {} LessThan2~3 {} LessThan2~5 {} LessThan2~7 {} LessThan2~9 {} LessThan2~11 {} LessThan2~13 {} LessThan2~14 {} remainder~8 {} LessThan3~5 {} LessThan3~7 {} LessThan3~9 {} LessThan3~11 {} LessThan3~13 {} LessThan3~14 {} LessThan3~17 {} remainder~23 {} LessThan4~9 {} LessThan4~11 {} LessThan4~13 {} LessThan4~14 {} LessThan4~17 {} remainder~25 {} LessThan5~9 {} LessThan5~11 {} LessThan5~13 {} LessThan5~14 {} LessThan5~17 {} remainder~37 {} LessThan6~5 {} LessThan6~7 {} LessThan6~9 {} LessThan6~11 {} LessThan6~13 {} LessThan6~14 {} LessThan6~18 {} remainder~47 {} LessThan7~5 {} LessThan7~7 {} LessThan7~9 {} LessThan7~11 {} LessThan7~13 {} LessThan7~14 {} LessThan7~18 {} remainder~57 {} LessThan8~7 {} LessThan8~9 {} LessThan8~11 {} LessThan8~13 {} LessThan8~14 {} LessThan8~20 {} out[0]$latch {} } { 0.000ns 0.000ns 10.386ns 0.385ns 2.332ns 0.000ns 0.000ns 0.000ns 0.000ns 1.056ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.428ns 1.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.491ns 1.465ns 1.508ns 0.000ns 0.000ns 0.000ns 1.090ns 1.078ns 1.870ns 0.000ns 0.000ns 0.000ns 1.053ns 0.723ns 1.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 1.518ns 1.446ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.383ns 1.132ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.365ns 0.358ns } { 0.000ns 0.924ns 0.577ns 0.614ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.616ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.615ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.589ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { in2[7] Equal0~1 Equal0~2 Equal0~2clkctrl out[0]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { in2[7] {} in2[7]~combout {} Equal0~1 {} Equal0~2 {} Equal0~2clkctrl {} out[0]$latch {} } { 0.000ns 0.000ns 1.972ns 0.719ns 2.725ns 1.906ns } { 0.000ns 0.904ns 0.202ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "in2\[2\] out\[1\] out\[1\]\$latch 17.561 ns register " "Info: tco from clock \"in2\[2\]\" to destination pin \"out\[1\]\" through register \"out\[1\]\$latch\" is 17.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[2\] source 10.046 ns + Longest register " "Info: + Longest clock path from clock \"in2\[2\]\" to source register is 10.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in2\[2\] 1 CLK PIN_AF18 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AF18; Fanout = 25; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(0.534 ns) 4.295 ns Equal0~0 2 COMB LCCOMB_X67_Y35_N28 9 " "Info: 2: + IC(2.837 ns) + CELL(0.534 ns) = 4.295 ns; Loc. = LCCOMB_X67_Y35_N28; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { in2[2] Equal0~0 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 5.209 ns Equal0~2 3 COMB LCCOMB_X66_Y35_N6 2 " "Info: 3: + IC(0.708 ns) + CELL(0.206 ns) = 5.209 ns; Loc. = LCCOMB_X66_Y35_N6; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.000 ns) 7.934 ns Equal0~2clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(2.725 ns) + CELL(0.000 ns) = 7.934 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.206 ns) 10.046 ns out\[1\]\$latch 5 REG LCCOMB_X60_Y34_N22 1 " "Info: 5: + IC(1.906 ns) + CELL(0.206 ns) = 10.046 ns; Loc. = LCCOMB_X60_Y34_N22; Fanout = 1; REG Node = 'out\[1\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Equal0~2clkctrl out[1]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 18.61 % ) " "Info: Total cell delay = 1.870 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.176 ns ( 81.39 % ) " "Info: Total interconnect delay = 8.176 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.046 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl out[1]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.046 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} out[1]$latch {} } { 0.000ns 0.000ns 2.837ns 0.708ns 2.725ns 1.906ns } { 0.000ns 0.924ns 0.534ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.515 ns + Longest register pin " "Info: + Longest register to pin delay is 7.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[1\]\$latch 1 REG LCCOMB_X60_Y34_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X60_Y34_N22; Fanout = 1; REG Node = 'out\[1\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(3.196 ns) 7.515 ns out\[1\] 2 PIN PIN_AC17 0 " "Info: 2: + IC(4.319 ns) + CELL(3.196 ns) = 7.515 ns; Loc. = PIN_AC17; Fanout = 0; PIN Node = 'out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { out[1]$latch out[1] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 42.53 % ) " "Info: Total cell delay = 3.196 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.319 ns ( 57.47 % ) " "Info: Total interconnect delay = 4.319 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { out[1]$latch out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.515 ns" { out[1]$latch {} out[1] {} } { 0.000ns 4.319ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.046 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl out[1]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.046 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} out[1]$latch {} } { 0.000ns 0.000ns 2.837ns 0.708ns 2.725ns 1.906ns } { 0.000ns 0.924ns 0.534ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { out[1]$latch out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.515 ns" { out[1]$latch {} out[1] {} } { 0.000ns 4.319ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in2\[2\] dbz 11.029 ns Longest " "Info: Longest tpd from source pin \"in2\[2\]\" to destination pin \"dbz\" is 11.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in2\[2\] 1 CLK PIN_AF18 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AF18; Fanout = 25; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(0.534 ns) 4.295 ns Equal0~0 2 COMB LCCOMB_X67_Y35_N28 9 " "Info: 2: + IC(2.837 ns) + CELL(0.534 ns) = 4.295 ns; Loc. = LCCOMB_X67_Y35_N28; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { in2[2] Equal0~0 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 5.209 ns Equal0~2 3 COMB LCCOMB_X66_Y35_N6 2 " "Info: 3: + IC(0.708 ns) + CELL(0.206 ns) = 5.209 ns; Loc. = LCCOMB_X66_Y35_N6; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(3.226 ns) 11.029 ns dbz 4 PIN PIN_C18 0 " "Info: 4: + IC(2.594 ns) + CELL(3.226 ns) = 11.029 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'dbz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { Equal0~2 dbz } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.890 ns ( 44.34 % ) " "Info: Total cell delay = 4.890 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 55.66 % ) " "Info: Total interconnect delay = 6.139 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { in2[2] Equal0~0 Equal0~2 dbz } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} dbz {} } { 0.000ns 0.000ns 2.837ns 0.708ns 2.594ns } { 0.000ns 0.924ns 0.534ns 0.206ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "out\[7\]\$latch in2\[7\] in2\[2\] 4.070 ns register " "Info: th for register \"out\[7\]\$latch\" (data pin = \"in2\[7\]\", clock pin = \"in2\[2\]\") is 4.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in2\[2\] destination 10.031 ns + Longest register " "Info: + Longest clock path from clock \"in2\[2\]\" to destination register is 10.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in2\[2\] 1 CLK PIN_AF18 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AF18; Fanout = 25; CLK Node = 'in2\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[2] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(0.534 ns) 4.295 ns Equal0~0 2 COMB LCCOMB_X67_Y35_N28 9 " "Info: 2: + IC(2.837 ns) + CELL(0.534 ns) = 4.295 ns; Loc. = LCCOMB_X67_Y35_N28; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { in2[2] Equal0~0 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 5.209 ns Equal0~2 3 COMB LCCOMB_X66_Y35_N6 2 " "Info: 3: + IC(0.708 ns) + CELL(0.206 ns) = 5.209 ns; Loc. = LCCOMB_X66_Y35_N6; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.000 ns) 7.934 ns Equal0~2clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(2.725 ns) + CELL(0.000 ns) = 7.934 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Equal0~2clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { Equal0~2 Equal0~2clkctrl } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.206 ns) 10.031 ns out\[7\]\$latch 5 REG LCCOMB_X65_Y35_N6 1 " "Info: 5: + IC(1.891 ns) + CELL(0.206 ns) = 10.031 ns; Loc. = LCCOMB_X65_Y35_N6; Fanout = 1; REG Node = 'out\[7\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { Equal0~2clkctrl out[7]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 18.64 % ) " "Info: Total cell delay = 1.870 ns ( 18.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.161 ns ( 81.36 % ) " "Info: Total interconnect delay = 8.161 ns ( 81.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.031 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl out[7]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.031 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} out[7]$latch {} } { 0.000ns 0.000ns 2.837ns 0.708ns 2.725ns 1.891ns } { 0.000ns 0.924ns 0.534ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.961 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns in2\[7\] 1 CLK PIN_J18 24 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_J18; Fanout = 24; CLK Node = 'in2\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2[7] } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.202 ns) 3.078 ns Equal0~1 2 COMB LCCOMB_X67_Y35_N26 9 " "Info: 2: + IC(1.972 ns) + CELL(0.202 ns) = 3.078 ns; Loc. = LCCOMB_X67_Y35_N26; Fanout = 9; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { in2[7] Equal0~1 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 3.701 ns Add0~14 3 COMB LCCOMB_X67_Y35_N24 4 " "Info: 3: + IC(0.417 ns) + CELL(0.206 ns) = 3.701 ns; Loc. = LCCOMB_X67_Y35_N24; Fanout = 4; COMB Node = 'Add0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Equal0~1 Add0~14 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.206 ns) 4.950 ns LessThan1~16 4 COMB LCCOMB_X65_Y35_N26 22 " "Info: 4: + IC(1.043 ns) + CELL(0.206 ns) = 4.950 ns; Loc. = LCCOMB_X65_Y35_N26; Fanout = 22; COMB Node = 'LessThan1~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { Add0~14 LessThan1~16 } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.589 ns) 5.961 ns out\[7\]\$latch 5 REG LCCOMB_X65_Y35_N6 1 " "Info: 5: + IC(0.422 ns) + CELL(0.589 ns) = 5.961 ns; Loc. = LCCOMB_X65_Y35_N6; Fanout = 1; REG Node = 'out\[7\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { LessThan1~16 out[7]$latch } "NODE_NAME" } } { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 35.35 % ) " "Info: Total cell delay = 2.107 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.854 ns ( 64.65 % ) " "Info: Total interconnect delay = 3.854 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { in2[7] Equal0~1 Add0~14 LessThan1~16 out[7]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { in2[7] {} in2[7]~combout {} Equal0~1 {} Add0~14 {} LessThan1~16 {} out[7]$latch {} } { 0.000ns 0.000ns 1.972ns 0.417ns 1.043ns 0.422ns } { 0.000ns 0.904ns 0.202ns 0.206ns 0.206ns 0.589ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.031 ns" { in2[2] Equal0~0 Equal0~2 Equal0~2clkctrl out[7]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.031 ns" { in2[2] {} in2[2]~combout {} Equal0~0 {} Equal0~2 {} Equal0~2clkctrl {} out[7]$latch {} } { 0.000ns 0.000ns 2.837ns 0.708ns 2.725ns 1.891ns } { 0.000ns 0.924ns 0.534ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { in2[7] Equal0~1 Add0~14 LessThan1~16 out[7]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { in2[7] {} in2[7]~combout {} Equal0~1 {} Add0~14 {} LessThan1~16 {} out[7]$latch {} } { 0.000ns 0.000ns 1.972ns 0.417ns 1.043ns 0.422ns } { 0.000ns 0.904ns 0.202ns 0.206ns 0.206ns 0.589ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 14:57:55 2020 " "Info: Processing ended: Tue Apr 07 14:57:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
