// Seed: 2162569370
module module_0 (
    output wor id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    input wand id_10,
    output uwire id_11,
    output supply1 id_12,
    input uwire id_13,
    input wand id_14
    , id_20,
    output wor id_15,
    input tri0 id_16
    , id_21,
    output supply0 id_17,
    output wand id_18
);
  assign id_15 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_7 = 32'd40
) (
    output tri1  id_0,
    input  wor   id_1,
    output wire  _id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    output wand  _id_7,
    input  tri   id_8
);
  wire [1  -  1 : {  -1  {  1  }  }] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_1,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3,
      id_5,
      id_4,
      id_0,
      id_6,
      id_8,
      id_1,
      id_6,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_10 = 0;
  logic id_11;
  ;
  integer [id_7 : (  (  1 'b0 )  )  -  id_2] id_12;
endmodule
