Loading plugins phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_5's accuracy range '36 MHz +/- 1%, (35.64 MHz - 36.36 MHz)' is not within the specified tolerance range '48 MHz +/- 1%, (47.52 MHz - 48.48 MHz)'.).
 * C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cydwr (Clock_5)
 * C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_5)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.020ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 18 17:01:28 2020


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 18 17:01:28 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Manchester encoder-decoder.v (line 4596, col 59):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 18 17:01:29 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 18 17:01:30 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Comp_2:Net_9\
	\Comp_1:Net_9\
	Net_10584
	Net_10593
	Net_10585
	Net_10587
	Net_10588
	Net_10589
	Net_10590
	Net_3005
	Net_3002
	\Waiter:Net_49\
	\Waiter:Net_82\
	\Waiter:Net_95\
	\Waiter:Net_91\
	\Waiter:Net_102\
	\Waiter:CounterUDB:ctrl_cmod_2\
	\Waiter:CounterUDB:ctrl_cmod_1\
	\Waiter:CounterUDB:ctrl_cmod_0\
	\Waiter:CounterUDB:ctrl_enable\
	\Waiter:CounterUDB:control_7\
	\Waiter:CounterUDB:control_6\
	\Waiter:CounterUDB:control_5\
	\Waiter:CounterUDB:control_4\
	\Waiter:CounterUDB:control_3\
	\Waiter:CounterUDB:control_2\
	\Waiter:CounterUDB:control_1\
	\Waiter:CounterUDB:control_0\
	\Waiter:CounterUDB:reload_tc\
	Net_7125
	Net_7122
	\BitCounterDec:Net_49\
	\BitCounterDec:Net_82\
	\BitCounterDec:Net_95\
	\BitCounterDec:Net_91\
	\BitCounterDec:Net_102\
	\BitCounterDec:CounterUDB:ctrl_cmod_2\
	\BitCounterDec:CounterUDB:ctrl_cmod_1\
	\BitCounterDec:CounterUDB:ctrl_cmod_0\
	\RecieveShiftReg:Net_1\
	\RecieveShiftReg:Net_2\
	\RecieveShiftReg:bSR:ctrl_f0_full\
	Net_7167
	\TransmitShiftReg:Net_1\
	\TransmitShiftReg:bSR:ctrl_f0_full\
	Net_11342
	Net_11343
	Net_11344
	Net_11345
	Net_11346
	Net_11347
	Net_11348
	\BitCounterEnc:Net_82\
	\BitCounterEnc:Net_95\
	\BitCounterEnc:Net_91\
	\BitCounterEnc:Net_102\
	\BitCounterEnc:CounterUDB:ctrl_cmod_2\
	\BitCounterEnc:CounterUDB:ctrl_cmod_1\
	\BitCounterEnc:CounterUDB:ctrl_cmod_0\
	\BitCounterEnc:CounterUDB:ctrl_enable\
	\BitCounterEnc:CounterUDB:control_7\
	\BitCounterEnc:CounterUDB:control_6\
	\BitCounterEnc:CounterUDB:control_5\
	\BitCounterEnc:CounterUDB:control_4\
	\BitCounterEnc:CounterUDB:control_3\
	\BitCounterEnc:CounterUDB:control_2\
	\BitCounterEnc:CounterUDB:control_1\
	\BitCounterEnc:CounterUDB:control_0\
	Net_11617
	\Boundary8bit:Net_89\
	\Boundary8bit:Net_95\
	\Boundary8bit:Net_102\
	\SigmaReg:Net_1\
	\SigmaReg:Net_2\
	\SigmaReg:bSR:ctrl_f0_full\
	Net_11607
	Net_11608
	Net_11609
	Net_11610
	Net_11611
	Net_11612
	\SPI_ADC:BSPIM:mosi_after_ld\
	\SPI_ADC:BSPIM:so_send\
	\SPI_ADC:BSPIM:mosi_fin\
	\SPI_ADC:BSPIM:mosi_cpha_1\
	\SPI_ADC:BSPIM:mosi_cpha_0\
	\SPI_ADC:BSPIM:pre_mosi\
	\SPI_ADC:BSPIM:dpcounter_zero\
	\SPI_ADC:BSPIM:control_7\
	\SPI_ADC:BSPIM:control_6\
	\SPI_ADC:BSPIM:control_5\
	\SPI_ADC:BSPIM:control_4\
	\SPI_ADC:BSPIM:control_3\
	\SPI_ADC:BSPIM:control_2\
	\SPI_ADC:BSPIM:control_1\
	\SPI_ADC:BSPIM:control_0\
	\SPI_ADC:Net_294\
	\TEST:PWMUDB:km_run\
	\TEST:PWMUDB:ctrl_cmpmode2_2\
	\TEST:PWMUDB:ctrl_cmpmode2_1\
	\TEST:PWMUDB:ctrl_cmpmode2_0\
	\TEST:PWMUDB:ctrl_cmpmode1_2\
	\TEST:PWMUDB:ctrl_cmpmode1_1\
	\TEST:PWMUDB:ctrl_cmpmode1_0\
	\TEST:PWMUDB:capt_rising\
	\TEST:PWMUDB:capt_falling\
	\TEST:PWMUDB:trig_rise\
	\TEST:PWMUDB:trig_fall\
	\TEST:PWMUDB:sc_kill\
	\TEST:PWMUDB:min_kill\
	\TEST:PWMUDB:db_csaddr_2\
	\TEST:PWMUDB:db_csaddr_1\
	\TEST:PWMUDB:db_csaddr_0\
	\TEST:PWMUDB:genblk7:MODULE_1:b_31\
	\TEST:PWMUDB:genblk7:MODULE_1:b_30\
	\TEST:PWMUDB:genblk7:MODULE_1:b_29\
	\TEST:PWMUDB:genblk7:MODULE_1:b_28\
	\TEST:PWMUDB:genblk7:MODULE_1:b_27\
	\TEST:PWMUDB:genblk7:MODULE_1:b_26\
	\TEST:PWMUDB:genblk7:MODULE_1:b_25\
	\TEST:PWMUDB:genblk7:MODULE_1:b_24\
	\TEST:PWMUDB:genblk7:MODULE_1:b_23\
	\TEST:PWMUDB:genblk7:MODULE_1:b_22\
	\TEST:PWMUDB:genblk7:MODULE_1:b_21\
	\TEST:PWMUDB:genblk7:MODULE_1:b_20\
	\TEST:PWMUDB:genblk7:MODULE_1:b_19\
	\TEST:PWMUDB:genblk7:MODULE_1:b_18\
	\TEST:PWMUDB:genblk7:MODULE_1:b_17\
	\TEST:PWMUDB:genblk7:MODULE_1:b_16\
	\TEST:PWMUDB:genblk7:MODULE_1:b_15\
	\TEST:PWMUDB:genblk7:MODULE_1:b_14\
	\TEST:PWMUDB:genblk7:MODULE_1:b_13\
	\TEST:PWMUDB:genblk7:MODULE_1:b_12\
	\TEST:PWMUDB:genblk7:MODULE_1:b_11\
	\TEST:PWMUDB:genblk7:MODULE_1:b_10\
	\TEST:PWMUDB:genblk7:MODULE_1:b_9\
	\TEST:PWMUDB:genblk7:MODULE_1:b_8\
	\TEST:PWMUDB:genblk7:MODULE_1:b_7\
	\TEST:PWMUDB:genblk7:MODULE_1:b_6\
	\TEST:PWMUDB:genblk7:MODULE_1:b_5\
	\TEST:PWMUDB:genblk7:MODULE_1:b_4\
	\TEST:PWMUDB:genblk7:MODULE_1:b_3\
	\TEST:PWMUDB:genblk7:MODULE_1:b_2\
	\TEST:PWMUDB:genblk7:MODULE_1:b_1\
	\TEST:PWMUDB:genblk7:MODULE_1:b_0\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_31\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_30\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_29\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_28\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_27\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_26\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_25\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_24\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_31\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_30\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_29\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_28\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_27\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_26\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_25\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_24\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_23\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_22\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_21\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_20\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_19\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_18\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_17\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_16\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_15\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_14\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_13\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_12\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_11\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_10\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_9\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_8\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_7\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_6\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_5\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_4\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_3\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_2\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_1\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_0\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_31\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_30\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_29\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_28\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_27\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_26\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_25\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_24\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_23\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_22\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_21\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_20\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_19\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_18\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_17\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_16\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_15\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_14\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_13\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_12\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_11\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_10\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_9\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_8\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_7\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_6\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_5\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_4\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_3\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_2\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\TEST:PWMUDB:dith_sel\
	\TEST:Net_101\
	\TEST:Net_96\
	Net_11693
	Net_11694
	\TEST:PWMUDB:MODULE_2:b_31\
	\TEST:PWMUDB:MODULE_2:b_30\
	\TEST:PWMUDB:MODULE_2:b_29\
	\TEST:PWMUDB:MODULE_2:b_28\
	\TEST:PWMUDB:MODULE_2:b_27\
	\TEST:PWMUDB:MODULE_2:b_26\
	\TEST:PWMUDB:MODULE_2:b_25\
	\TEST:PWMUDB:MODULE_2:b_24\
	\TEST:PWMUDB:MODULE_2:b_23\
	\TEST:PWMUDB:MODULE_2:b_22\
	\TEST:PWMUDB:MODULE_2:b_21\
	\TEST:PWMUDB:MODULE_2:b_20\
	\TEST:PWMUDB:MODULE_2:b_19\
	\TEST:PWMUDB:MODULE_2:b_18\
	\TEST:PWMUDB:MODULE_2:b_17\
	\TEST:PWMUDB:MODULE_2:b_16\
	\TEST:PWMUDB:MODULE_2:b_15\
	\TEST:PWMUDB:MODULE_2:b_14\
	\TEST:PWMUDB:MODULE_2:b_13\
	\TEST:PWMUDB:MODULE_2:b_12\
	\TEST:PWMUDB:MODULE_2:b_11\
	\TEST:PWMUDB:MODULE_2:b_10\
	\TEST:PWMUDB:MODULE_2:b_9\
	\TEST:PWMUDB:MODULE_2:b_8\
	\TEST:PWMUDB:MODULE_2:b_7\
	\TEST:PWMUDB:MODULE_2:b_6\
	\TEST:PWMUDB:MODULE_2:b_5\
	\TEST:PWMUDB:MODULE_2:b_4\
	\TEST:PWMUDB:MODULE_2:b_3\
	\TEST:PWMUDB:MODULE_2:b_2\
	\TEST:PWMUDB:MODULE_2:b_1\
	\TEST:PWMUDB:MODULE_2:b_0\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_31\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_30\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_29\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_28\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_27\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_26\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_25\
	\TEST:PWMUDB:MODULE_2:g2:a0:a_24\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_31\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_30\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_29\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_28\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_27\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_26\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_25\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_24\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_23\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_22\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_21\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_20\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_19\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_18\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_17\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_16\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_15\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_14\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_13\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_12\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_11\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_10\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_9\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_8\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_7\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_6\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_5\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_4\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_3\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_2\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_1\
	\TEST:PWMUDB:MODULE_2:g2:a0:b_0\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_31\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_30\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_29\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_28\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_27\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_26\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_25\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_24\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_23\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_22\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_21\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_20\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_19\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_18\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_17\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_16\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_15\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_14\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_13\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_12\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_11\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_10\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_9\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_8\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_7\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_6\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_5\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_4\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_3\
	\TEST:PWMUDB:MODULE_2:g2:a0:s_2\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_11649
	Net_11532
	Net_11529
	\TEST:Net_113\
	\TEST:Net_107\
	\TEST:Net_114\
	Net_11567
	Net_11568
	Net_11569
	Net_11570
	Net_11571
	Net_11572
	\SPIM_MEMS:BSPIM:mosi_after_ld\
	\SPIM_MEMS:BSPIM:so_send\
	\SPIM_MEMS:BSPIM:mosi_fin\
	\SPIM_MEMS:BSPIM:mosi_cpha_1\
	\SPIM_MEMS:BSPIM:mosi_cpha_0\
	\SPIM_MEMS:BSPIM:pre_mosi\
	\SPIM_MEMS:BSPIM:dpcounter_zero\
	\SPIM_MEMS:BSPIM:control_7\
	\SPIM_MEMS:BSPIM:control_6\
	\SPIM_MEMS:BSPIM:control_5\
	\SPIM_MEMS:BSPIM:control_4\
	\SPIM_MEMS:BSPIM:control_3\
	\SPIM_MEMS:BSPIM:control_2\
	\SPIM_MEMS:BSPIM:control_1\
	\SPIM_MEMS:BSPIM:control_0\
	\SPIM_MEMS:Net_294\
	\usecCounter:MODULE_3:b_31\
	\usecCounter:MODULE_3:b_30\
	\usecCounter:MODULE_3:b_29\
	\usecCounter:MODULE_3:b_28\
	\usecCounter:MODULE_3:b_27\
	\usecCounter:MODULE_3:b_26\
	\usecCounter:MODULE_3:b_25\
	\usecCounter:MODULE_3:b_24\
	\usecCounter:MODULE_3:b_23\
	\usecCounter:MODULE_3:b_22\
	\usecCounter:MODULE_3:b_21\
	\usecCounter:MODULE_3:b_20\
	\usecCounter:MODULE_3:b_19\
	\usecCounter:MODULE_3:b_18\
	\usecCounter:MODULE_3:b_17\
	\usecCounter:MODULE_3:b_16\
	\usecCounter:MODULE_3:b_15\
	\usecCounter:MODULE_3:b_14\
	\usecCounter:MODULE_3:b_13\
	\usecCounter:MODULE_3:b_12\
	\usecCounter:MODULE_3:b_11\
	\usecCounter:MODULE_3:b_10\
	\usecCounter:MODULE_3:b_9\
	\usecCounter:MODULE_3:b_8\
	\usecCounter:MODULE_3:b_7\
	\usecCounter:MODULE_3:b_6\
	\usecCounter:MODULE_3:b_5\
	\usecCounter:MODULE_3:b_4\
	\usecCounter:MODULE_3:b_3\
	\usecCounter:MODULE_3:b_2\
	\usecCounter:MODULE_3:b_1\
	\usecCounter:MODULE_3:b_0\
	\usecCounter:MODULE_3:g2:a0:a_31\
	\usecCounter:MODULE_3:g2:a0:a_30\
	\usecCounter:MODULE_3:g2:a0:a_29\
	\usecCounter:MODULE_3:g2:a0:a_28\
	\usecCounter:MODULE_3:g2:a0:a_27\
	\usecCounter:MODULE_3:g2:a0:a_26\
	\usecCounter:MODULE_3:g2:a0:a_25\
	\usecCounter:MODULE_3:g2:a0:a_24\
	\usecCounter:MODULE_3:g2:a0:b_31\
	\usecCounter:MODULE_3:g2:a0:b_30\
	\usecCounter:MODULE_3:g2:a0:b_29\
	\usecCounter:MODULE_3:g2:a0:b_28\
	\usecCounter:MODULE_3:g2:a0:b_27\
	\usecCounter:MODULE_3:g2:a0:b_26\
	\usecCounter:MODULE_3:g2:a0:b_25\
	\usecCounter:MODULE_3:g2:a0:b_24\
	\usecCounter:MODULE_3:g2:a0:b_23\
	\usecCounter:MODULE_3:g2:a0:b_22\
	\usecCounter:MODULE_3:g2:a0:b_21\
	\usecCounter:MODULE_3:g2:a0:b_20\
	\usecCounter:MODULE_3:g2:a0:b_19\
	\usecCounter:MODULE_3:g2:a0:b_18\
	\usecCounter:MODULE_3:g2:a0:b_17\
	\usecCounter:MODULE_3:g2:a0:b_16\
	\usecCounter:MODULE_3:g2:a0:b_15\
	\usecCounter:MODULE_3:g2:a0:b_14\
	\usecCounter:MODULE_3:g2:a0:b_13\
	\usecCounter:MODULE_3:g2:a0:b_12\
	\usecCounter:MODULE_3:g2:a0:b_11\
	\usecCounter:MODULE_3:g2:a0:b_10\
	\usecCounter:MODULE_3:g2:a0:b_9\
	\usecCounter:MODULE_3:g2:a0:b_8\
	\usecCounter:MODULE_3:g2:a0:b_7\
	\usecCounter:MODULE_3:g2:a0:b_6\
	\usecCounter:MODULE_3:g2:a0:b_5\
	\usecCounter:MODULE_3:g2:a0:b_4\
	\usecCounter:MODULE_3:g2:a0:b_3\
	\usecCounter:MODULE_3:g2:a0:b_2\
	\usecCounter:MODULE_3:g2:a0:b_1\
	\usecCounter:MODULE_3:g2:a0:b_0\
	\usecCounter:MODULE_3:g2:a0:s_31\
	\usecCounter:MODULE_3:g2:a0:s_30\
	\usecCounter:MODULE_3:g2:a0:s_29\
	\usecCounter:MODULE_3:g2:a0:s_28\
	\usecCounter:MODULE_3:g2:a0:s_27\
	\usecCounter:MODULE_3:g2:a0:s_26\
	\usecCounter:MODULE_3:g2:a0:s_25\
	\usecCounter:MODULE_3:g2:a0:s_24\
	\usecCounter:MODULE_3:g2:a0:s_23\
	\usecCounter:MODULE_3:g2:a0:s_22\
	\usecCounter:MODULE_3:g2:a0:s_21\
	\usecCounter:MODULE_3:g2:a0:s_20\
	\usecCounter:MODULE_3:g2:a0:s_19\
	\usecCounter:MODULE_3:g2:a0:s_18\
	\usecCounter:MODULE_3:g2:a0:s_17\
	\usecCounter:MODULE_3:g2:a0:s_16\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Comp_high:control_bus_7\
	\Comp_high:control_bus_6\
	\Comp_high:control_bus_5\
	\Comp_high:control_bus_4\
	\Period:Net_1\
	\Period:Net_2\
	\Period:bSR:ctrl_f0_full\
	\MODULE_4:g1:a0:gx:u0:albi_4\
	\MODULE_4:g1:a0:gx:u0:agbi_4\
	\MODULE_4:g1:a0:gx:u0:albi_3\
	\MODULE_4:g1:a0:gx:u0:agbi_3\
	\MODULE_4:g1:a0:gx:u0:albi_2\
	\MODULE_4:g1:a0:gx:u0:agbi_2\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\

    Synthesized names
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_31\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_30\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_29\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_28\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_27\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_26\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_25\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_24\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_23\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_22\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_21\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_20\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_19\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_18\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_17\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_16\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_15\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_14\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_13\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_12\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_11\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_10\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_9\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_8\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_7\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_6\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_5\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_4\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_3\
	\TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_2\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_31\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_30\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_29\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_28\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_27\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_26\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_25\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_24\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_23\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_22\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_21\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_20\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_19\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_18\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_17\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_16\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_15\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_14\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_13\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_12\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_11\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_10\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_9\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_8\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_7\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_6\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_5\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_4\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_3\
	\TEST:PWMUDB:add_vi_vv_MODGEN_2_2\
	\usecCounter:add_vi_vv_MODGEN_3_31\
	\usecCounter:add_vi_vv_MODGEN_3_30\
	\usecCounter:add_vi_vv_MODGEN_3_29\
	\usecCounter:add_vi_vv_MODGEN_3_28\
	\usecCounter:add_vi_vv_MODGEN_3_27\
	\usecCounter:add_vi_vv_MODGEN_3_26\
	\usecCounter:add_vi_vv_MODGEN_3_25\
	\usecCounter:add_vi_vv_MODGEN_3_24\
	\usecCounter:add_vi_vv_MODGEN_3_23\
	\usecCounter:add_vi_vv_MODGEN_3_22\
	\usecCounter:add_vi_vv_MODGEN_3_21\
	\usecCounter:add_vi_vv_MODGEN_3_20\
	\usecCounter:add_vi_vv_MODGEN_3_19\
	\usecCounter:add_vi_vv_MODGEN_3_18\
	\usecCounter:add_vi_vv_MODGEN_3_17\
	\usecCounter:add_vi_vv_MODGEN_3_16\

Deleted 486 User equations/components.
Deleted 76 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__DInN_net_0
Aliasing \Comp_2:clock\ to zero
Aliasing tmpOE__Vout_1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DInP_net_0 to tmpOE__DInN_net_0
Aliasing \Comp_1:clock\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \FrameAllow:clk\ to zero
Aliasing \FrameAllow:rst\ to zero
Aliasing \Waiter:Net_89\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:ctrl_capmode_1\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:ctrl_capmode_0\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:status_4\ to \Waiter:CounterUDB:reload\
Aliasing cydff_2R to zero
Aliasing \BitCounterDec:Net_89\ to tmpOE__DInN_net_0
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterDec:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterDec:CounterUDB:tc_i\ to \BitCounterDec:CounterUDB:reload_tc\
Aliasing \RecieveShiftReg:bSR:status_2\ to zero
Aliasing \RecieveShiftReg:bSR:final_load\ to zero
Aliasing \RecieveShiftReg:bSR:reset\ to zero
Aliasing tmpOE__DOut1P_net_0 to tmpOE__DInN_net_0
Aliasing \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing tmpOE__EN1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DOut1N_net_0 to tmpOE__DInN_net_0
Aliasing Net_7404 to zero
Aliasing \TransmitShiftReg:Net_2\ to tmpOE__DInN_net_0
Aliasing \TransmitShiftReg:bSR:status_2\ to zero
Aliasing \TransmitShiftReg:bSR:status_1\ to zero
Aliasing \TransmitShiftReg:bSR:reset\ to zero
Aliasing \TransmitShiftReg:bSR:store\ to zero
Aliasing cydff_12S to zero
Aliasing \StartTransmit:clk\ to zero
Aliasing \StartTransmit:rst\ to zero
Aliasing Net_10452 to Net_10779
Aliasing \BitCounterEnc:Net_89\ to tmpOE__DInN_net_0
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterEnc:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterEnc:CounterUDB:reset\ to zero
Aliasing \BitCounterEnc:CounterUDB:tc_i\ to \BitCounterEnc:CounterUDB:reload_tc\
Aliasing cydff_11R to zero
Aliasing cydff_5R to zero
Aliasing cydff_5S to cydff_12R
Aliasing cydff_6R to zero
Aliasing cydff_6S to cydff_12R
Aliasing cydff_8R to zero
Aliasing cydff_8S to cydff_12R
Aliasing cydff_3R to zero
Aliasing cydff_3S to cydff_12R
Aliasing Net_11125 to Net_10779
Aliasing \StartButton_1:status_1\ to zero
Aliasing \StartButton_1:status_2\ to zero
Aliasing \StartButton_1:status_3\ to zero
Aliasing \StartButton_1:status_4\ to zero
Aliasing \StartButton_1:status_5\ to zero
Aliasing \StartButton_1:status_6\ to zero
Aliasing \StartButton_1:status_7\ to zero
Aliasing Net_11118 to zero
Aliasing tmpOE__Clock_tiktak_2_net_0 to tmpOE__DInN_net_0
Aliasing cydff_4S to zero
Aliasing \Boundary8bit:Net_82\ to zero
Aliasing \Boundary8bit:Net_91\ to zero
Aliasing tmpOE__Pin_test11_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Out_TikTak_net_0 to tmpOE__DInN_net_0
Aliasing \SigmaReg:bSR:status_2\ to zero
Aliasing \SigmaReg:bSR:final_load\ to zero
Aliasing \SigmaReg:bSR:status_1\ to zero
Aliasing \SigmaReg:bSR:reset\ to zero
Aliasing \SigmaReg:bSR:store\ to zero
Aliasing \Control_Period:clk\ to zero
Aliasing \Control_Period:rst\ to zero
Aliasing tmpOE__Pin_test22_net_0 to tmpOE__DInN_net_0
Aliasing Net_11351 to tmpOE__DInN_net_0
Aliasing cydff_16S to zero
Aliasing tmpOE__Pin_test21_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Pin_test12_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DOUT_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DIN_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__DInN_net_0
Aliasing \SPI_ADC:BSPIM:pol_supprt\ to zero
Aliasing \SPI_ADC:BSPIM:tx_status_3\ to \SPI_ADC:BSPIM:load_rx_data\
Aliasing \SPI_ADC:BSPIM:tx_status_6\ to zero
Aliasing \SPI_ADC:BSPIM:tx_status_5\ to zero
Aliasing \SPI_ADC:BSPIM:rx_status_3\ to zero
Aliasing \SPI_ADC:BSPIM:rx_status_2\ to zero
Aliasing \SPI_ADC:BSPIM:rx_status_1\ to zero
Aliasing \SPI_ADC:BSPIM:rx_status_0\ to zero
Aliasing \SPI_ADC:Net_289\ to zero
Aliasing \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing tmpOE__CSn_net_0 to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:hwCapture\ to zero
Aliasing \TEST:PWMUDB:trig_out\ to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:runmode_enable\\R\ to zero
Aliasing \TEST:PWMUDB:runmode_enable\\S\ to zero
Aliasing Net_11534 to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \TEST:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \TEST:PWMUDB:km_tc\ to zero
Aliasing \TEST:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \TEST:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \TEST:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \TEST:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \TEST:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \TEST:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \TEST:PWMUDB:db_cnt_1\\R\ to zero
Aliasing \TEST:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \TEST:PWMUDB:db_cnt_0\\R\ to zero
Aliasing \TEST:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\ to zero
Aliasing \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:dith_count_1\\R\ to zero
Aliasing \TEST:PWMUDB:dith_count_1\\S\ to zero
Aliasing \TEST:PWMUDB:dith_count_0\\R\ to zero
Aliasing \TEST:PWMUDB:dith_count_0\\S\ to zero
Aliasing \TEST:PWMUDB:reset\ to zero
Aliasing \TEST:PWMUDB:status_6\ to zero
Aliasing \TEST:PWMUDB:status_4\ to zero
Aliasing \TEST:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \TEST:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \TEST:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \TEST:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \TEST:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \TEST:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \TEST:PWMUDB:cs_addr_0\ to zero
Aliasing \TEST:PWMUDB:pwm_temp\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DInN_net_0
Aliasing Net_11974 to tmpOE__DInN_net_0
Aliasing cydff_18S to zero
Aliasing \Control_Capture_3:clk\ to zero
Aliasing \Control_Capture_3:rst\ to zero
Aliasing tmpOE__DRDYn_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__START_PIN_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__SDO2_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__SDI2_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__SCL2_net_0 to tmpOE__DInN_net_0
Aliasing \SPIM_MEMS:BSPIM:pol_supprt\ to tmpOE__DInN_net_0
Aliasing \SPIM_MEMS:BSPIM:tx_status_3\ to \SPIM_MEMS:BSPIM:load_rx_data\
Aliasing \SPIM_MEMS:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_MEMS:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_MEMS:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_MEMS:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_MEMS:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_MEMS:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_MEMS:Net_289\ to zero
Aliasing tmpOE__CS2_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__INT1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__INT2_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__CH32kHZ_IN_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__CH32kHZ_OUT_net_0 to tmpOE__DInN_net_0
Aliasing Net_11982 to zero
Aliasing Net_12105 to tmpOE__DInN_net_0
Aliasing \usecCounter:MODULE_3:g2:a0:a_23\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_22\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_21\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_20\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_19\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_18\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_17\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:a_16\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DInN_net_0
Aliasing Net_12045 to tmpOE__DInN_net_0
Aliasing \Comp_low:clk\ to zero
Aliasing \Comp_low:rst\ to zero
Aliasing tmpOE__TEST_1_net_0 to tmpOE__DInN_net_0
Aliasing \Comp_high:clk\ to zero
Aliasing \Comp_high:rst\ to zero
Aliasing tmpOE__TEST_2_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Clock_tiktak_1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Clock_tiktak_3_net_0 to tmpOE__DInN_net_0
Aliasing \Period:bSR:status_2\ to zero
Aliasing \Period:bSR:status_1\ to zero
Aliasing \Period:bSR:reset\ to zero
Aliasing \Period:bSR:store\ to zero
Aliasing MODIN4_11 to \usecCounter:MODIN3_11\
Aliasing MODIN4_10 to \usecCounter:MODIN3_10\
Aliasing MODIN4_9 to \usecCounter:MODIN3_9\
Aliasing MODIN4_8 to \usecCounter:MODIN3_8\
Aliasing MODIN4_7 to \usecCounter:MODIN3_7\
Aliasing MODIN4_6 to \usecCounter:MODIN3_6\
Aliasing MODIN4_5 to \usecCounter:MODIN3_5\
Aliasing MODIN4_4 to \usecCounter:MODIN3_4\
Aliasing MODIN4_3 to \usecCounter:MODIN3_3\
Aliasing MODIN4_2 to \usecCounter:MODIN3_2\
Aliasing MODIN4_1 to \usecCounter:MODIN3_1\
Aliasing MODIN4_0 to \usecCounter:MODIN3_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:cmp_out_reg_i\\D\ to \Waiter:CounterUDB:prevCompare\\D\
Aliasing \BitCounterDec:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterDec:CounterUDB:prevCompare\\D\
Aliasing \RecieveShiftReg:bSR:load_reg\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterEnc:CounterUDB:prevCompare\\D\
Aliasing \SigmaReg:bSR:load_reg\\D\ to zero
Aliasing cydff_9D to \Sigma:tmp__Sigma_ins_2\
Aliasing \SPI_ADC:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI_ADC:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI_ADC:BSPIM:dpcounter_one_reg\\D\ to \SPI_ADC:BSPIM:load_rx_data\
Aliasing \SPI_ADC:BSPIM:ld_ident\\D\ to zero
Aliasing \TEST:PWMUDB:prevCapture\\D\ to zero
Aliasing \TEST:PWMUDB:trig_last\\D\ to zero
Aliasing \TEST:PWMUDB:pwm1_i_reg\\D\ to \TEST:PWMUDB:pwm_db\
Aliasing \TEST:PWMUDB:tc_i_reg\\D\ to \TEST:PWMUDB:status_2\
Aliasing \SPIM_MEMS:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_MEMS:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_MEMS:BSPIM:dpcounter_one_reg\\D\ to \SPIM_MEMS:BSPIM:load_rx_data\
Aliasing \SPIM_MEMS:BSPIM:ld_ident\\D\ to zero
Aliasing cydff_14_15D to \usecCounter:MODIN3_15\
Aliasing cydff_14_14D to \usecCounter:MODIN3_14\
Aliasing cydff_14_13D to \usecCounter:MODIN3_13\
Aliasing cydff_14_12D to \usecCounter:MODIN3_12\
Aliasing cydff_14_11D to \usecCounter:MODIN3_11\
Aliasing cydff_14_10D to \usecCounter:MODIN3_10\
Aliasing cydff_14_9D to \usecCounter:MODIN3_9\
Aliasing cydff_14_8D to \usecCounter:MODIN3_8\
Aliasing cydff_14_7D to \usecCounter:MODIN3_7\
Aliasing cydff_14_6D to \usecCounter:MODIN3_6\
Aliasing cydff_14_5D to \usecCounter:MODIN3_5\
Aliasing cydff_14_4D to \usecCounter:MODIN3_4\
Aliasing cydff_14_3D to \usecCounter:MODIN3_3\
Aliasing cydff_14_2D to \usecCounter:MODIN3_2\
Aliasing cydff_14_1D to \usecCounter:MODIN3_1\
Aliasing cydff_14_0D to \usecCounter:MODIN3_0\
Removing Lhs of wire one[8] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_2:clock\[17] = zero[2]
Removing Rhs of wire n124[19] = \Comp_2:Net_1\[18]
Removing Lhs of wire tmpOE__Vout_1_net_0[22] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DInP_net_0[30] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_1:clock\[36] = zero[2]
Removing Rhs of wire n123[38] = \Comp_1:Net_1\[37]
Removing Lhs of wire \VDAC8_1:Net_83\[45] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[46] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[47] = zero[2]
Removing Rhs of wire Net_110[55] = cydff_1[57]
Removing Rhs of wire Data_sync_0[65] = \GlitchFilter_1:genblk1[0]:last_state\[64]
Removing Lhs of wire \FrameAllow:clk\[68] = zero[2]
Removing Lhs of wire \FrameAllow:rst\[69] = zero[2]
Removing Rhs of wire Net_7248[70] = \FrameAllow:control_out_0\[71]
Removing Rhs of wire Net_7248[70] = \FrameAllow:control_0\[94]
Removing Rhs of wire Net_10649[96] = \TransmitShiftReg:bSR:so_32_3\[794]
Removing Rhs of wire Net_10749[97] = cydff_3[962]
Removing Lhs of wire \Waiter:Net_89\[105] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:ctrl_capmode_1\[115] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:ctrl_capmode_0\[116] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:reload\[131] = \Waiter:CounterUDB:hwCapture\[130]
Removing Lhs of wire \Waiter:CounterUDB:final_enable\[132] = Net_10124[99]
Removing Lhs of wire \Waiter:CounterUDB:counter_enable\[133] = Net_10124[99]
Removing Rhs of wire \Waiter:CounterUDB:status_0\[134] = \Waiter:CounterUDB:cmp_out_status\[135]
Removing Rhs of wire \Waiter:CounterUDB:status_1\[136] = \Waiter:CounterUDB:per_zero\[137]
Removing Rhs of wire \Waiter:CounterUDB:status_2\[138] = \Waiter:CounterUDB:overflow_status\[139]
Removing Rhs of wire \Waiter:CounterUDB:status_3\[140] = \Waiter:CounterUDB:underflow_status\[141]
Removing Lhs of wire \Waiter:CounterUDB:status_4\[142] = \Waiter:CounterUDB:hwCapture\[130]
Removing Rhs of wire \Waiter:CounterUDB:status_5\[143] = \Waiter:CounterUDB:fifo_full\[144]
Removing Rhs of wire \Waiter:CounterUDB:status_6\[145] = \Waiter:CounterUDB:fifo_nempty\[146]
Removing Lhs of wire \Waiter:CounterUDB:dp_dir\[150] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_3003[161] = \Waiter:CounterUDB:cmp_out_reg_i\[160]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_2\[166] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_1\[167] = \Waiter:CounterUDB:count_enable\[164]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_0\[168] = \Waiter:CounterUDB:hwCapture\[130]
Removing Lhs of wire cydff_2R[200] = zero[2]
Removing Lhs of wire cydff_2S[201] = Net_10779[148]
Removing Lhs of wire Net_5580[202] = cydff_2[198]
Removing Lhs of wire \BitCounterDec:Net_89\[209] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_1\[219] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_0\[220] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_enable\[232] = \BitCounterDec:CounterUDB:control_7\[224]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_rising\[234] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_falling\[235] = \BitCounterDec:CounterUDB:prevCapture\[233]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[238] = \BitCounterDec:CounterUDB:reload_tc\[239]
Removing Lhs of wire \BitCounterDec:CounterUDB:counter_enable\[241] = \BitCounterDec:CounterUDB:final_enable\[240]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_0\[242] = \BitCounterDec:CounterUDB:cmp_out_status\[243]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_1\[244] = \BitCounterDec:CounterUDB:per_zero\[245]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_2\[246] = \BitCounterDec:CounterUDB:overflow_status\[247]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_3\[248] = \BitCounterDec:CounterUDB:underflow_status\[249]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_4\[250] = \BitCounterDec:CounterUDB:hwCapture\[237]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_5\[251] = \BitCounterDec:CounterUDB:fifo_full\[252]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_6\[253] = \BitCounterDec:CounterUDB:fifo_nempty\[254]
Removing Lhs of wire \BitCounterDec:CounterUDB:dp_dir\[257] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_i\[262] = \BitCounterDec:CounterUDB:reload\[238]
Removing Rhs of wire Net_7164[268] = \BitCounterDec:CounterUDB:cmp_out_reg_i\[267]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_2\[271] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_1\[272] = \BitCounterDec:CounterUDB:count_enable\[270]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_0\[273] = \BitCounterDec:CounterUDB:reload\[238]
Removing Lhs of wire \RecieveShiftReg:Net_350\[302] = cydff_2[198]
Removing Rhs of wire \RecieveShiftReg:bSR:ctrl_clk_enable\[305] = \RecieveShiftReg:bSR:control_0\[306]
Removing Lhs of wire \RecieveShiftReg:bSR:status_2\[318] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:status_0\[319] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:final_load\[320] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:status_1\[321] = Net_7164[268]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[322] = \RecieveShiftReg:bSR:f0_blk_stat_final\[323]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[322] = \RecieveShiftReg:bSR:f0_blk_stat_32_3\[333]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[324] = \RecieveShiftReg:bSR:f0_bus_stat_final\[325]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[324] = \RecieveShiftReg:bSR:f0_bus_stat_32_3\[334]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[326] = \RecieveShiftReg:bSR:f1_blk_stat_final\[327]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[326] = \RecieveShiftReg:bSR:f1_blk_stat_32_3\[335]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[328] = \RecieveShiftReg:bSR:f1_bus_stat_final\[329]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[328] = \RecieveShiftReg:bSR:f1_bus_stat_32_3\[336]
Removing Lhs of wire \RecieveShiftReg:bSR:reset\[338] = zero[2]
Removing Rhs of wire Net_10511[517] = cydff_11[940]
Removing Lhs of wire tmpOE__DOut1P_net_0[520] = tmpOE__DInN_net_0[1]
Removing Rhs of wire My_wire_1[521] = \GlitchFilter_3:genblk1[1]:last_state\[580]
Removing Rhs of wire Frame_clear_1[531] = \GlitchFilter_6:state_0\[529]
Removing Lhs of wire \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\[533] = zero[2]
Removing Rhs of wire preouts_2[566] = cydff_12[811]
Removing Rhs of wire My_wire_0[575] = \GlitchFilter_3:genblk1[0]:last_state\[574]
Removing Rhs of wire My_wire_2[586] = \GlitchFilter_3:genblk1[2]:last_state\[585]
Removing Lhs of wire tmpOE__EN1_net_0[588] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DOut1N_net_0[594] = tmpOE__DInN_net_0[1]
Removing Lhs of wire Net_7404[599] = zero[2]
Removing Lhs of wire \TransmitShiftReg:Net_350\[600] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TransmitShiftReg:Net_2\[601] = tmpOE__DInN_net_0[1]
Removing Rhs of wire \TransmitShiftReg:bSR:ctrl_clk_enable\[603] = \TransmitShiftReg:bSR:control_0\[604]
Removing Lhs of wire \TransmitShiftReg:bSR:status_2\[616] = zero[2]
Removing Rhs of wire \TransmitShiftReg:bSR:status_0\[617] = \TransmitShiftReg:bSR:final_load\[618]
Removing Lhs of wire \TransmitShiftReg:bSR:status_1\[619] = zero[2]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[620] = \TransmitShiftReg:bSR:f0_blk_stat_final\[621]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[620] = \TransmitShiftReg:bSR:f0_blk_stat_32_3\[632]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[622] = \TransmitShiftReg:bSR:f0_bus_stat_final\[623]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[622] = \TransmitShiftReg:bSR:f0_bus_stat_32_3\[633]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[624] = \TransmitShiftReg:bSR:f1_blk_stat_final\[625]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[624] = \TransmitShiftReg:bSR:f1_blk_stat_32_3\[634]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[626] = \TransmitShiftReg:bSR:f1_bus_stat_final\[627]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[626] = \TransmitShiftReg:bSR:f1_bus_stat_32_3\[635]
Removing Lhs of wire \TransmitShiftReg:bSR:reset\[637] = zero[2]
Removing Lhs of wire \TransmitShiftReg:bSR:store\[638] = zero[2]
Removing Lhs of wire cydff_12R[812] = Net_1463[516]
Removing Lhs of wire cydff_12S[813] = zero[2]
Removing Rhs of wire Net_10110[815] = \BitCounterEnc:Net_43\[847]
Removing Rhs of wire Net_10679[817] = \BitCounterEnc:CounterUDB:cmp_out_reg_i\[906]
Removing Rhs of wire Net_10457[818] = cydff_16[1139]
Removing Lhs of wire \StartTransmit:clk\[819] = zero[2]
Removing Lhs of wire \StartTransmit:rst\[820] = zero[2]
Removing Rhs of wire Net_11447[821] = \StartTransmit:control_out_0\[822]
Removing Rhs of wire Net_11447[821] = \StartTransmit:control_0\[845]
Removing Lhs of wire Net_10452[846] = Net_10779[148]
Removing Rhs of wire Net_10667[848] = \BitCounterEnc:Net_49\[849]
Removing Rhs of wire Net_10667[848] = \BitCounterEnc:CounterUDB:tc_reg_i\[902]
Removing Lhs of wire \BitCounterEnc:Net_89\[851] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_1\[860] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_0\[861] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_rising\[872] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_falling\[873] = \BitCounterEnc:CounterUDB:prevCapture\[871]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[876] = \BitCounterEnc:CounterUDB:reload_tc\[877]
Removing Lhs of wire \BitCounterEnc:CounterUDB:final_enable\[878] = Net_10511[517]
Removing Lhs of wire \BitCounterEnc:CounterUDB:counter_enable\[879] = Net_10511[517]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_0\[880] = \BitCounterEnc:CounterUDB:cmp_out_status\[881]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_1\[882] = \BitCounterEnc:CounterUDB:per_zero\[883]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_2\[884] = \BitCounterEnc:CounterUDB:overflow_status\[885]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_3\[886] = \BitCounterEnc:CounterUDB:underflow_status\[887]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_4\[888] = \BitCounterEnc:CounterUDB:hwCapture\[875]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_5\[889] = \BitCounterEnc:CounterUDB:fifo_full\[890]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_6\[891] = \BitCounterEnc:CounterUDB:fifo_nempty\[892]
Removing Lhs of wire \BitCounterEnc:CounterUDB:reset\[894] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:dp_dir\[896] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_i\[901] = \BitCounterEnc:CounterUDB:reload\[876]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_2\[909] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_1\[910] = \BitCounterEnc:CounterUDB:count_enable\[908]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_0\[911] = \BitCounterEnc:CounterUDB:reload\[876]
Removing Lhs of wire cydff_11R[941] = zero[2]
Removing Lhs of wire cydff_11S[942] = Net_10457[818]
Removing Rhs of wire Net_1037[948] = cydff_6[952]
Removing Lhs of wire cydff_5R[949] = zero[2]
Removing Lhs of wire cydff_5S[950] = Net_1463[516]
Removing Lhs of wire Net_1453[951] = cydff_5[947]
Removing Lhs of wire cydff_6R[954] = zero[2]
Removing Lhs of wire cydff_6S[955] = Net_1463[516]
Removing Lhs of wire cydff_8R[959] = zero[2]
Removing Lhs of wire cydff_8S[960] = Net_1463[516]
Removing Lhs of wire Net_10696[961] = cydff_8[957]
Removing Lhs of wire cydff_3R[964] = zero[2]
Removing Lhs of wire cydff_3S[965] = Net_1463[516]
Removing Lhs of wire \StartButton_1:status_0\[967] = Net_10779[148]
Removing Lhs of wire Net_11125[968] = Net_10779[148]
Removing Lhs of wire \StartButton_1:status_1\[969] = zero[2]
Removing Lhs of wire \StartButton_1:status_2\[970] = zero[2]
Removing Lhs of wire \StartButton_1:status_3\[971] = zero[2]
Removing Lhs of wire \StartButton_1:status_4\[972] = zero[2]
Removing Lhs of wire \StartButton_1:status_5\[973] = zero[2]
Removing Lhs of wire \StartButton_1:status_6\[974] = zero[2]
Removing Lhs of wire \StartButton_1:status_7\[975] = zero[2]
Removing Lhs of wire Net_11118[977] = zero[2]
Removing Lhs of wire tmpOE__Clock_tiktak_2_net_0[982] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_860[983] = cydff_4[989]
Removing Rhs of wire Net_12461[988] = \Control_Period:control_out_1\[1096]
Removing Rhs of wire Net_12461[988] = \Control_Period:control_1\[1116]
Removing Rhs of wire Net_12462[990] = \Control_Period:control_out_0\[1095]
Removing Rhs of wire Net_12462[990] = \Control_Period:control_0\[1117]
Removing Lhs of wire cydff_4R[991] = Net_12205[992]
Removing Lhs of wire cydff_4S[993] = zero[2]
Removing Lhs of wire \Boundary8bit:Net_82\[995] = zero[2]
Removing Lhs of wire \Boundary8bit:Net_91\[996] = zero[2]
Removing Rhs of wire Net_12456[1001] = \Boundary8bit:Net_48\[997]
Removing Lhs of wire tmpOE__Pin_test11_net_0[1006] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11735[1007] = \TEST:PWMUDB:ph1_i_reg\[1372]
Removing Lhs of wire tmpOE__Out_TikTak_net_0[1016] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11292[1017] = cydff_7[1023]
Removing Rhs of wire Mhz4_096[1022] = cydff_9[1129]
Removing Lhs of wire \SigmaReg:Net_350\[1025] = Net_12420[1026]
Removing Rhs of wire Net_12420[1026] = \Sigma:tmp__Sigma_reg_1\[1126]
Removing Rhs of wire \SigmaReg:bSR:ctrl_clk_enable\[1029] = \SigmaReg:bSR:control_0\[1030]
Removing Lhs of wire \SigmaReg:bSR:status_2\[1042] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:status_0\[1043] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:final_load\[1044] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:status_1\[1045] = zero[2]
Removing Rhs of wire \SigmaReg:bSR:status_3\[1046] = \SigmaReg:bSR:f0_blk_stat_final\[1047]
Removing Rhs of wire \SigmaReg:bSR:status_3\[1046] = \SigmaReg:bSR:f0_blk_stat_8\[1057]
Removing Rhs of wire \SigmaReg:bSR:status_4\[1048] = \SigmaReg:bSR:f0_bus_stat_final\[1049]
Removing Rhs of wire \SigmaReg:bSR:status_4\[1048] = \SigmaReg:bSR:f0_bus_stat_8\[1058]
Removing Rhs of wire \SigmaReg:bSR:status_5\[1050] = \SigmaReg:bSR:f1_blk_stat_final\[1051]
Removing Rhs of wire \SigmaReg:bSR:status_5\[1050] = \SigmaReg:bSR:f1_blk_stat_8\[1059]
Removing Rhs of wire \SigmaReg:bSR:status_6\[1052] = \SigmaReg:bSR:f1_bus_stat_final\[1053]
Removing Rhs of wire \SigmaReg:bSR:status_6\[1052] = \SigmaReg:bSR:f1_bus_stat_8\[1060]
Removing Lhs of wire \SigmaReg:bSR:reset\[1062] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:store\[1063] = zero[2]
Removing Rhs of wire Net_698[1092] = \SigmaReg:bSR:so_8\[1075]
Removing Lhs of wire \Control_Period:clk\[1093] = zero[2]
Removing Lhs of wire \Control_Period:rst\[1094] = zero[2]
Removing Lhs of wire Net_10916[1119] = cydff_10[1118]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_2\[1120] = Net_686[1121]
Removing Rhs of wire Net_686[1121] = \Sigma:tmp__Sigma_reg_2\[1125]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_1\[1122] = Net_698[1092]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_0\[1123] = Net_11393[1124]
Removing Rhs of wire Net_11393[1124] = \Period:bSR:so_8\[2565]
Removing Rhs of wire Net_10925[1128] = \Sigma:tmp__Sigma_reg_0\[1127]
Removing Lhs of wire tmpOE__Pin_test22_net_0[1131] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11701[1132] = \TEST:PWMUDB:ph2_i_reg\[1374]
Removing Lhs of wire Net_11351[1140] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_16R[1141] = Net_11446[1142]
Removing Lhs of wire cydff_16S[1143] = zero[2]
Removing Lhs of wire tmpOE__Pin_test21_net_0[1145] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Pin_test12_net_0[1151] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DOUT_net_0[1157] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DIN_net_0[1163] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_23[1164] = \SPI_ADC:BSPIM:mosi_reg\[1191]
Removing Lhs of wire tmpOE__SCLK_net_0[1170] = tmpOE__DInN_net_0[1]
Removing Rhs of wire \SPI_ADC:Net_276\[1176] = \SPI_ADC:Net_288\[1177]
Removing Rhs of wire \SPI_ADC:BSPIM:load_rx_data\[1183] = \SPI_ADC:BSPIM:dpcounter_one\[1184]
Removing Lhs of wire \SPI_ADC:BSPIM:pol_supprt\[1185] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:miso_to_dp\[1186] = \SPI_ADC:Net_244\[1187]
Removing Lhs of wire \SPI_ADC:Net_244\[1187] = Net_19[1158]
Removing Rhs of wire \SPI_ADC:BSPIM:tx_status_1\[1213] = \SPI_ADC:BSPIM:dpMOSI_fifo_empty\[1214]
Removing Rhs of wire \SPI_ADC:BSPIM:tx_status_2\[1215] = \SPI_ADC:BSPIM:dpMOSI_fifo_not_full\[1216]
Removing Lhs of wire \SPI_ADC:BSPIM:tx_status_3\[1217] = \SPI_ADC:BSPIM:load_rx_data\[1183]
Removing Rhs of wire \SPI_ADC:BSPIM:rx_status_4\[1219] = \SPI_ADC:BSPIM:dpMISO_fifo_full\[1220]
Removing Rhs of wire \SPI_ADC:BSPIM:rx_status_5\[1221] = \SPI_ADC:BSPIM:dpMISO_fifo_not_empty\[1222]
Removing Lhs of wire \SPI_ADC:BSPIM:tx_status_6\[1224] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:tx_status_5\[1225] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:rx_status_3\[1226] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:rx_status_2\[1227] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:rx_status_1\[1228] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:rx_status_0\[1229] = zero[2]
Removing Lhs of wire \SPI_ADC:Net_273\[1240] = zero[2]
Removing Lhs of wire \SPI_ADC:Net_289\[1278] = zero[2]
Removing Rhs of wire Net_11503[1285] = \GlitchFilter_2:state_0\[1283]
Removing Lhs of wire \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\[1287] = zero[2]
Removing Lhs of wire tmpOE__CSn_net_0[1320] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:ctrl_enable\[1338] = \TEST:PWMUDB:control_7\[1330]
Removing Lhs of wire \TEST:PWMUDB:hwCapture\[1348] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:hwEnable\[1349] = \TEST:PWMUDB:control_7\[1330]
Removing Lhs of wire \TEST:PWMUDB:trig_out\[1353] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:runmode_enable\\R\[1355] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:runmode_enable\\S\[1356] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:final_enable\[1357] = \TEST:PWMUDB:runmode_enable\[1354]
Removing Lhs of wire Net_11534[1360] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:ltch_kill_reg\\R\[1362] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:ltch_kill_reg\\S\[1363] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:km_tc\[1364] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:min_kill_reg\\R\[1365] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:min_kill_reg\\S\[1366] = zero[2]
Removing Rhs of wire \TEST:PWMUDB:pwm_db\[1371] = \TEST:PWMUDB:pwm1_i\[1385]
Removing Rhs of wire \TEST:PWMUDB:db_tc\[1379] = \TEST:PWMUDB:db_cnt_zero\[1401]
Removing Lhs of wire \TEST:PWMUDB:db_ph1_run_temp\\R\[1381] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_ph1_run_temp\\S\[1382] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_ph2_run_temp\\R\[1383] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_ph2_run_temp\\S\[1384] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_load_1\[1402] = \TEST:PWMUDB:dbcontrol_1\[1398]
Removing Lhs of wire \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_1\[1404] = \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\[1570]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_load_0\[1406] = \TEST:PWMUDB:dbcontrol_0\[1399]
Removing Lhs of wire \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_0\[1407] = \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\[1571]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_1\\R\[1408] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_1\\S\[1409] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_0\\R\[1410] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:db_cnt_0\\S\[1411] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\[1452] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\[1453] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\[1454] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\[1455] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\[1456] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\[1457] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\[1458] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\[1459] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\[1460] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\[1461] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\[1462] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\[1463] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\[1464] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\[1465] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\[1466] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\[1467] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\[1468] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\[1469] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\[1470] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\[1471] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\[1472] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\[1473] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_1\[1474] = \TEST:PWMUDB:genblk7:MODIN1_1\[1475]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODIN1_1\[1475] = \TEST:PWMUDB:db_cnt_1\[1400]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_0\[1476] = \TEST:PWMUDB:genblk7:MODIN1_0\[1477]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODIN1_0\[1477] = \TEST:PWMUDB:db_cnt_0\[1405]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1609] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1610] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:add_vi_vv_MODGEN_2_1\[1612] = \TEST:PWMUDB:MODULE_2:g2:a0:s_1\[1900]
Removing Lhs of wire \TEST:PWMUDB:add_vi_vv_MODGEN_2_0\[1614] = \TEST:PWMUDB:MODULE_2:g2:a0:s_0\[1901]
Removing Lhs of wire \TEST:PWMUDB:dith_count_1\\R\[1615] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:dith_count_1\\S\[1616] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:dith_count_0\\R\[1617] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:dith_count_0\\S\[1618] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:reset\[1621] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:status_6\[1622] = zero[2]
Removing Rhs of wire \TEST:PWMUDB:status_5\[1623] = \TEST:PWMUDB:final_kill_reg\[1638]
Removing Lhs of wire \TEST:PWMUDB:status_4\[1624] = zero[2]
Removing Rhs of wire \TEST:PWMUDB:status_3\[1625] = \TEST:PWMUDB:fifo_full\[1645]
Removing Rhs of wire \TEST:PWMUDB:status_1\[1627] = \TEST:PWMUDB:cmp2_status_reg\[1637]
Removing Rhs of wire \TEST:PWMUDB:status_0\[1628] = \TEST:PWMUDB:cmp1_status_reg\[1636]
Removing Lhs of wire \TEST:PWMUDB:cmp1_status_reg\\R\[1639] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp1_status_reg\\S\[1640] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp2_status_reg\\R\[1641] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp2_status_reg\\S\[1642] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:final_kill_reg\\R\[1643] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:final_kill_reg\\S\[1644] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cs_addr_2\[1646] = \TEST:PWMUDB:tc_i\[1359]
Removing Lhs of wire \TEST:PWMUDB:cs_addr_1\[1647] = \TEST:PWMUDB:runmode_enable\[1354]
Removing Lhs of wire \TEST:PWMUDB:cs_addr_0\[1648] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:compare1\[1729] = \TEST:PWMUDB:cmp1_less\[1700]
Removing Lhs of wire \TEST:PWMUDB:pwm_temp\[1741] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_23\[1782] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_22\[1783] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_21\[1784] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_20\[1785] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_19\[1786] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_18\[1787] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_17\[1788] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_16\[1789] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_15\[1790] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_14\[1791] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_13\[1792] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_12\[1793] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_11\[1794] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_10\[1795] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_9\[1796] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_8\[1797] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_7\[1798] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_6\[1799] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_5\[1800] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_4\[1801] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_3\[1802] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_2\[1803] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_1\[1804] = \TEST:PWMUDB:MODIN2_1\[1805]
Removing Lhs of wire \TEST:PWMUDB:MODIN2_1\[1805] = \TEST:PWMUDB:dith_count_1\[1611]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:a_0\[1806] = \TEST:PWMUDB:MODIN2_0\[1807]
Removing Lhs of wire \TEST:PWMUDB:MODIN2_0\[1807] = \TEST:PWMUDB:dith_count_0\[1613]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1939] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1940] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Capture_high:status_7\[1947] = captured_15[1948]
Removing Rhs of wire captured_15[1948] = cydff_14_15[2489]
Removing Lhs of wire \Capture_high:status_6\[1949] = captured_14[1950]
Removing Rhs of wire captured_14[1950] = cydff_14_14[2490]
Removing Lhs of wire \Capture_high:status_5\[1951] = captured_13[1952]
Removing Rhs of wire captured_13[1952] = cydff_14_13[2491]
Removing Lhs of wire \Capture_high:status_4\[1953] = captured_12[1954]
Removing Rhs of wire captured_12[1954] = cydff_14_12[2492]
Removing Lhs of wire \Capture_high:status_3\[1955] = captured_11[1956]
Removing Rhs of wire captured_11[1956] = cydff_14_11[2493]
Removing Lhs of wire \Capture_high:status_2\[1957] = captured_10[1958]
Removing Rhs of wire captured_10[1958] = cydff_14_10[2494]
Removing Lhs of wire \Capture_high:status_1\[1959] = captured_9[1960]
Removing Rhs of wire captured_9[1960] = cydff_14_9[2495]
Removing Lhs of wire \Capture_high:status_0\[1961] = captured_8[1962]
Removing Rhs of wire captured_8[1962] = cydff_14_8[2496]
Removing Lhs of wire Net_11974[1964] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11964[1965] = cmp_vv_vv_MODGEN_4[2418]
Removing Rhs of wire Net_11964[1965] = \MODULE_4:g1:a0:xeq\[2759]
Removing Rhs of wire Net_11964[1965] = \MODULE_4:g1:a0:gx:u0:aeqb_2\[2708]
Removing Rhs of wire Net_11565[1967] = \Control_Capture_3:control_out_0\[1974]
Removing Rhs of wire Net_11565[1967] = \Control_Capture_3:control_0\[1996]
Removing Lhs of wire cydff_18R[1968] = Net_11566[1969]
Removing Rhs of wire Net_11566[1969] = \Control_Capture_3:control_out_1\[1975]
Removing Rhs of wire Net_11566[1969] = \Control_Capture_3:control_1\[1995]
Removing Lhs of wire cydff_18S[1970] = zero[2]
Removing Lhs of wire Start_adc[1971] = cydff_18[1966]
Removing Lhs of wire \Control_Capture_3:clk\[1972] = zero[2]
Removing Lhs of wire \Control_Capture_3:rst\[1973] = zero[2]
Removing Lhs of wire tmpOE__DRDYn_net_0[2001] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__START_PIN_net_0[2006] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__SDO2_net_0[2017] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__SDI2_net_0[2023] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11882[2024] = \SPIM_MEMS:BSPIM:mosi_reg\[2049]
Removing Lhs of wire tmpOE__SCL2_net_0[2030] = tmpOE__DInN_net_0[1]
Removing Rhs of wire \SPIM_MEMS:Net_276\[2036] = \SPIM_MEMS:Net_288\[2037]
Removing Rhs of wire \SPIM_MEMS:BSPIM:load_rx_data\[2041] = \SPIM_MEMS:BSPIM:dpcounter_one\[2042]
Removing Lhs of wire \SPIM_MEMS:BSPIM:pol_supprt\[2043] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \SPIM_MEMS:BSPIM:miso_to_dp\[2044] = \SPIM_MEMS:Net_244\[2045]
Removing Lhs of wire \SPIM_MEMS:Net_244\[2045] = Net_11881[2018]
Removing Rhs of wire \SPIM_MEMS:BSPIM:tx_status_1\[2071] = \SPIM_MEMS:BSPIM:dpMOSI_fifo_empty\[2072]
Removing Rhs of wire \SPIM_MEMS:BSPIM:tx_status_2\[2073] = \SPIM_MEMS:BSPIM:dpMOSI_fifo_not_full\[2074]
Removing Lhs of wire \SPIM_MEMS:BSPIM:tx_status_3\[2075] = \SPIM_MEMS:BSPIM:load_rx_data\[2041]
Removing Rhs of wire \SPIM_MEMS:BSPIM:rx_status_4\[2077] = \SPIM_MEMS:BSPIM:dpMISO_fifo_full\[2078]
Removing Rhs of wire \SPIM_MEMS:BSPIM:rx_status_5\[2079] = \SPIM_MEMS:BSPIM:dpMISO_fifo_not_empty\[2080]
Removing Lhs of wire \SPIM_MEMS:BSPIM:tx_status_6\[2082] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:tx_status_5\[2083] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:rx_status_3\[2084] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:rx_status_2\[2085] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:rx_status_1\[2086] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:rx_status_0\[2087] = zero[2]
Removing Lhs of wire \SPIM_MEMS:Net_273\[2098] = zero[2]
Removing Lhs of wire \SPIM_MEMS:Net_289\[2136] = zero[2]
Removing Lhs of wire tmpOE__CS2_net_0[2138] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__INT1_net_0[2144] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__INT2_net_0[2150] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__CH32kHZ_IN_net_0[2156] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__CH32kHZ_OUT_net_0[2162] = tmpOE__DInN_net_0[1]
Removing Lhs of wire Net_11982[2168] = zero[2]
Removing Lhs of wire Net_12105[2169] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_15\[2170] = \usecCounter:MODULE_3:g2:a0:s_15\[2345]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_14\[2172] = \usecCounter:MODULE_3:g2:a0:s_14\[2346]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_13\[2174] = \usecCounter:MODULE_3:g2:a0:s_13\[2347]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_12\[2176] = \usecCounter:MODULE_3:g2:a0:s_12\[2348]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_11\[2178] = \usecCounter:MODULE_3:g2:a0:s_11\[2349]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_10\[2180] = \usecCounter:MODULE_3:g2:a0:s_10\[2350]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_9\[2182] = \usecCounter:MODULE_3:g2:a0:s_9\[2351]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_8\[2184] = \usecCounter:MODULE_3:g2:a0:s_8\[2352]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_7\[2186] = \usecCounter:MODULE_3:g2:a0:s_7\[2353]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_6\[2188] = \usecCounter:MODULE_3:g2:a0:s_6\[2354]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_5\[2190] = \usecCounter:MODULE_3:g2:a0:s_5\[2355]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_4\[2192] = \usecCounter:MODULE_3:g2:a0:s_4\[2356]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_3\[2194] = \usecCounter:MODULE_3:g2:a0:s_3\[2357]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_2\[2196] = \usecCounter:MODULE_3:g2:a0:s_2\[2358]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_1\[2198] = \usecCounter:MODULE_3:g2:a0:s_1\[2359]
Removing Lhs of wire \usecCounter:add_vi_vv_MODGEN_3_0\[2200] = \usecCounter:MODULE_3:g2:a0:s_0\[2360]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_23\[2241] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_22\[2242] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_21\[2243] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_20\[2244] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_19\[2245] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_18\[2246] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_17\[2247] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_16\[2248] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_15\[2249] = \usecCounter:MODIN3_15\[2250]
Removing Lhs of wire \usecCounter:MODIN3_15\[2250] = Net_12035_15[2167]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_14\[2251] = \usecCounter:MODIN3_14\[2252]
Removing Lhs of wire \usecCounter:MODIN3_14\[2252] = Net_12035_14[2171]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_13\[2253] = \usecCounter:MODIN3_13\[2254]
Removing Lhs of wire \usecCounter:MODIN3_13\[2254] = Net_12035_13[2173]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_12\[2255] = \usecCounter:MODIN3_12\[2256]
Removing Lhs of wire \usecCounter:MODIN3_12\[2256] = Net_12035_12[2175]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_11\[2257] = \usecCounter:MODIN3_11\[2258]
Removing Lhs of wire \usecCounter:MODIN3_11\[2258] = Net_12035_11[2177]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_10\[2259] = \usecCounter:MODIN3_10\[2260]
Removing Lhs of wire \usecCounter:MODIN3_10\[2260] = Net_12035_10[2179]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_9\[2261] = \usecCounter:MODIN3_9\[2262]
Removing Lhs of wire \usecCounter:MODIN3_9\[2262] = Net_12035_9[2181]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_8\[2263] = \usecCounter:MODIN3_8\[2264]
Removing Lhs of wire \usecCounter:MODIN3_8\[2264] = Net_12035_8[2183]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_7\[2265] = \usecCounter:MODIN3_7\[2266]
Removing Lhs of wire \usecCounter:MODIN3_7\[2266] = Net_12035_7[2185]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_6\[2267] = \usecCounter:MODIN3_6\[2268]
Removing Lhs of wire \usecCounter:MODIN3_6\[2268] = Net_12035_6[2187]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_5\[2269] = \usecCounter:MODIN3_5\[2270]
Removing Lhs of wire \usecCounter:MODIN3_5\[2270] = Net_12035_5[2189]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_4\[2271] = \usecCounter:MODIN3_4\[2272]
Removing Lhs of wire \usecCounter:MODIN3_4\[2272] = Net_12035_4[2191]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_3\[2273] = \usecCounter:MODIN3_3\[2274]
Removing Lhs of wire \usecCounter:MODIN3_3\[2274] = Net_12035_3[2193]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_2\[2275] = \usecCounter:MODIN3_2\[2276]
Removing Lhs of wire \usecCounter:MODIN3_2\[2276] = Net_12035_2[2195]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_1\[2277] = \usecCounter:MODIN3_1\[2278]
Removing Lhs of wire \usecCounter:MODIN3_1\[2278] = Net_12035_1[2197]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:a_0\[2279] = \usecCounter:MODIN3_0\[2280]
Removing Lhs of wire \usecCounter:MODIN3_0\[2280] = Net_12035_0[2199]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[2398] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[2399] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Capture_low:status_7\[2400] = captured_7[2401]
Removing Rhs of wire captured_7[2401] = cydff_14_7[2497]
Removing Lhs of wire \Capture_low:status_6\[2402] = captured_6[2403]
Removing Rhs of wire captured_6[2403] = cydff_14_6[2498]
Removing Lhs of wire \Capture_low:status_5\[2404] = captured_5[2405]
Removing Rhs of wire captured_5[2405] = cydff_14_5[2499]
Removing Lhs of wire \Capture_low:status_4\[2406] = captured_4[2407]
Removing Rhs of wire captured_4[2407] = cydff_14_4[2500]
Removing Lhs of wire \Capture_low:status_3\[2408] = captured_3[2409]
Removing Rhs of wire captured_3[2409] = cydff_14_3[2501]
Removing Lhs of wire \Capture_low:status_2\[2410] = captured_2[2411]
Removing Rhs of wire captured_2[2411] = cydff_14_2[2502]
Removing Lhs of wire \Capture_low:status_1\[2412] = captured_1[2413]
Removing Rhs of wire captured_1[2413] = cydff_14_1[2503]
Removing Lhs of wire \Capture_low:status_0\[2414] = captured_0[2415]
Removing Rhs of wire captured_0[2415] = cydff_14_0[2504]
Removing Lhs of wire Net_12045[2417] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_low:clk\[2419] = zero[2]
Removing Lhs of wire \Comp_low:rst\[2420] = zero[2]
Removing Rhs of wire mywire_2_7[2421] = \Comp_low:control_out_7\[2422]
Removing Rhs of wire mywire_2_7[2421] = \Comp_low:control_7\[2438]
Removing Rhs of wire mywire_2_6[2423] = \Comp_low:control_out_6\[2424]
Removing Rhs of wire mywire_2_6[2423] = \Comp_low:control_6\[2439]
Removing Rhs of wire mywire_2_5[2425] = \Comp_low:control_out_5\[2426]
Removing Rhs of wire mywire_2_5[2425] = \Comp_low:control_5\[2440]
Removing Rhs of wire mywire_2_4[2427] = \Comp_low:control_out_4\[2428]
Removing Rhs of wire mywire_2_4[2427] = \Comp_low:control_4\[2441]
Removing Rhs of wire mywire_2_3[2429] = \Comp_low:control_out_3\[2430]
Removing Rhs of wire mywire_2_3[2429] = \Comp_low:control_3\[2442]
Removing Rhs of wire mywire_2_2[2431] = \Comp_low:control_out_2\[2432]
Removing Rhs of wire mywire_2_2[2431] = \Comp_low:control_2\[2443]
Removing Rhs of wire mywire_2_1[2433] = \Comp_low:control_out_1\[2434]
Removing Rhs of wire mywire_2_1[2433] = \Comp_low:control_1\[2444]
Removing Rhs of wire mywire_2_0[2435] = \Comp_low:control_out_0\[2436]
Removing Rhs of wire mywire_2_0[2435] = \Comp_low:control_0\[2445]
Removing Lhs of wire tmpOE__TEST_1_net_0[2447] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_high:clk\[2453] = zero[2]
Removing Lhs of wire \Comp_high:rst\[2454] = zero[2]
Removing Rhs of wire mywire_2_11[2463] = \Comp_high:control_out_3\[2464]
Removing Rhs of wire mywire_2_11[2463] = \Comp_high:control_3\[2476]
Removing Rhs of wire mywire_2_10[2465] = \Comp_high:control_out_2\[2466]
Removing Rhs of wire mywire_2_10[2465] = \Comp_high:control_2\[2477]
Removing Rhs of wire mywire_2_9[2467] = \Comp_high:control_out_1\[2468]
Removing Rhs of wire mywire_2_9[2467] = \Comp_high:control_1\[2478]
Removing Rhs of wire mywire_2_8[2469] = \Comp_high:control_out_0\[2470]
Removing Rhs of wire mywire_2_8[2469] = \Comp_high:control_0\[2479]
Removing Lhs of wire tmpOE__TEST_2_net_0[2481] = tmpOE__DInN_net_0[1]
Removing Lhs of wire Net_12143[2488] = cydff_13[2487]
Removing Lhs of wire tmpOE__Clock_tiktak_1_net_0[2506] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Clock_tiktak_3_net_0[2512] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Period:Net_350\[2517] = Net_10925[1128]
Removing Rhs of wire \Period:bSR:ctrl_clk_enable\[2520] = \Period:bSR:control_0\[2521]
Removing Lhs of wire \Period:bSR:status_2\[2533] = zero[2]
Removing Rhs of wire \Period:bSR:status_0\[2534] = \Period:bSR:final_load\[2535]
Removing Lhs of wire \Period:bSR:status_1\[2536] = zero[2]
Removing Rhs of wire \Period:bSR:status_3\[2537] = \Period:bSR:f0_blk_stat_final\[2538]
Removing Rhs of wire \Period:bSR:status_3\[2537] = \Period:bSR:f0_blk_stat_8\[2547]
Removing Rhs of wire \Period:bSR:status_4\[2539] = \Period:bSR:f0_bus_stat_final\[2540]
Removing Rhs of wire \Period:bSR:status_4\[2539] = \Period:bSR:f0_bus_stat_8\[2548]
Removing Rhs of wire \Period:bSR:status_5\[2541] = \Period:bSR:f1_blk_stat_final\[2542]
Removing Rhs of wire \Period:bSR:status_5\[2541] = \Period:bSR:f1_blk_stat_8\[2549]
Removing Rhs of wire \Period:bSR:status_6\[2543] = \Period:bSR:f1_bus_stat_final\[2544]
Removing Rhs of wire \Period:bSR:status_6\[2543] = \Period:bSR:f1_bus_stat_8\[2550]
Removing Lhs of wire \Period:bSR:reset\[2552] = zero[2]
Removing Lhs of wire \Period:bSR:store\[2553] = zero[2]
Removing Lhs of wire \MODULE_4:g1:a0:newa_11\[2583] = Net_12035_11[2177]
Removing Lhs of wire MODIN4_11[2584] = Net_12035_11[2177]
Removing Lhs of wire \MODULE_4:g1:a0:newa_10\[2585] = Net_12035_10[2179]
Removing Lhs of wire MODIN4_10[2586] = Net_12035_10[2179]
Removing Lhs of wire \MODULE_4:g1:a0:newa_9\[2587] = Net_12035_9[2181]
Removing Lhs of wire MODIN4_9[2588] = Net_12035_9[2181]
Removing Lhs of wire \MODULE_4:g1:a0:newa_8\[2589] = Net_12035_8[2183]
Removing Lhs of wire MODIN4_8[2590] = Net_12035_8[2183]
Removing Lhs of wire \MODULE_4:g1:a0:newa_7\[2591] = Net_12035_7[2185]
Removing Lhs of wire MODIN4_7[2592] = Net_12035_7[2185]
Removing Lhs of wire \MODULE_4:g1:a0:newa_6\[2593] = Net_12035_6[2187]
Removing Lhs of wire MODIN4_6[2594] = Net_12035_6[2187]
Removing Lhs of wire \MODULE_4:g1:a0:newa_5\[2595] = Net_12035_5[2189]
Removing Lhs of wire MODIN4_5[2596] = Net_12035_5[2189]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[2597] = Net_12035_4[2191]
Removing Lhs of wire MODIN4_4[2598] = Net_12035_4[2191]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[2599] = Net_12035_3[2193]
Removing Lhs of wire MODIN4_3[2600] = Net_12035_3[2193]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[2601] = Net_12035_2[2195]
Removing Lhs of wire MODIN4_2[2602] = Net_12035_2[2195]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[2603] = Net_12035_1[2197]
Removing Lhs of wire MODIN4_1[2604] = Net_12035_1[2197]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[2605] = Net_12035_0[2199]
Removing Lhs of wire MODIN4_0[2606] = Net_12035_0[2199]
Removing Lhs of wire \MODULE_4:g1:a0:newb_11\[2607] = MODIN5_11[2608]
Removing Lhs of wire MODIN5_11[2608] = mywire_2_11[2463]
Removing Lhs of wire \MODULE_4:g1:a0:newb_10\[2609] = MODIN5_10[2610]
Removing Lhs of wire MODIN5_10[2610] = mywire_2_10[2465]
Removing Lhs of wire \MODULE_4:g1:a0:newb_9\[2611] = MODIN5_9[2612]
Removing Lhs of wire MODIN5_9[2612] = mywire_2_9[2467]
Removing Lhs of wire \MODULE_4:g1:a0:newb_8\[2613] = MODIN5_8[2614]
Removing Lhs of wire MODIN5_8[2614] = mywire_2_8[2469]
Removing Lhs of wire \MODULE_4:g1:a0:newb_7\[2615] = MODIN5_7[2616]
Removing Lhs of wire MODIN5_7[2616] = mywire_2_7[2421]
Removing Lhs of wire \MODULE_4:g1:a0:newb_6\[2617] = MODIN5_6[2618]
Removing Lhs of wire MODIN5_6[2618] = mywire_2_6[2423]
Removing Lhs of wire \MODULE_4:g1:a0:newb_5\[2619] = MODIN5_5[2620]
Removing Lhs of wire MODIN5_5[2620] = mywire_2_5[2425]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[2621] = MODIN5_4[2622]
Removing Lhs of wire MODIN5_4[2622] = mywire_2_4[2427]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[2623] = MODIN5_3[2624]
Removing Lhs of wire MODIN5_3[2624] = mywire_2_3[2429]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[2625] = MODIN5_2[2626]
Removing Lhs of wire MODIN5_2[2626] = mywire_2_2[2431]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[2627] = MODIN5_1[2628]
Removing Lhs of wire MODIN5_1[2628] = mywire_2_1[2433]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[2629] = MODIN5_0[2630]
Removing Lhs of wire MODIN5_0[2630] = mywire_2_0[2435]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_11\[2631] = Net_12035_11[2177]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_10\[2632] = Net_12035_10[2179]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_9\[2633] = Net_12035_9[2181]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_8\[2634] = Net_12035_8[2183]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_7\[2635] = Net_12035_7[2185]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_6\[2636] = Net_12035_6[2187]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_5\[2637] = Net_12035_5[2189]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[2638] = Net_12035_4[2191]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[2639] = Net_12035_3[2193]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[2640] = Net_12035_2[2195]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[2641] = Net_12035_1[2197]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[2642] = Net_12035_0[2199]
Removing Lhs of wire \MODULE_4:g1:a0:datab_11\[2643] = mywire_2_11[2463]
Removing Lhs of wire \MODULE_4:g1:a0:datab_10\[2644] = mywire_2_10[2465]
Removing Lhs of wire \MODULE_4:g1:a0:datab_9\[2645] = mywire_2_9[2467]
Removing Lhs of wire \MODULE_4:g1:a0:datab_8\[2646] = mywire_2_8[2469]
Removing Lhs of wire \MODULE_4:g1:a0:datab_7\[2647] = mywire_2_7[2421]
Removing Lhs of wire \MODULE_4:g1:a0:datab_6\[2648] = mywire_2_6[2423]
Removing Lhs of wire \MODULE_4:g1:a0:datab_5\[2649] = mywire_2_5[2425]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[2650] = mywire_2_4[2427]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[2651] = mywire_2_3[2429]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[2652] = mywire_2_2[2431]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[2653] = mywire_2_1[2433]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[2654] = mywire_2_0[2435]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_11\[2655] = Net_12035_11[2177]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_10\[2656] = Net_12035_10[2179]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_9\[2657] = Net_12035_9[2181]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_8\[2658] = Net_12035_8[2183]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_7\[2659] = Net_12035_7[2185]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_6\[2660] = Net_12035_6[2187]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_5\[2661] = Net_12035_5[2189]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[2662] = Net_12035_4[2191]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[2663] = Net_12035_3[2193]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[2664] = Net_12035_2[2195]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[2665] = Net_12035_1[2197]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[2666] = Net_12035_0[2199]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_11\[2667] = mywire_2_11[2463]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_10\[2668] = mywire_2_10[2465]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_9\[2669] = mywire_2_9[2467]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_8\[2670] = mywire_2_8[2469]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_7\[2671] = mywire_2_7[2421]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_6\[2672] = mywire_2_6[2423]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_5\[2673] = mywire_2_5[2425]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[2674] = mywire_2_4[2427]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[2675] = mywire_2_3[2429]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[2676] = mywire_2_2[2431]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[2677] = mywire_2_1[2433]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[2678] = mywire_2_0[2435]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[2691] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[2692] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[2690]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_8\[2703] = \MODULE_4:g1:a0:gx:u0:xnor_array_8\[2682]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_1\[2707] = \MODULE_4:g1:a0:gx:u0:eq_11\[2706]
Removing Lhs of wire cydff_1D[2770] = n124[19]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[2771] = Data_0[54]
Removing Lhs of wire \Waiter:CounterUDB:prevCapture\\D\[2773] = Net_1485[98]
Removing Lhs of wire \Waiter:CounterUDB:overflow_reg_i\\D\[2774] = \Waiter:CounterUDB:overflow\[149]
Removing Lhs of wire \Waiter:CounterUDB:underflow_reg_i\\D\[2775] = \Waiter:CounterUDB:underflow\[152]
Removing Lhs of wire \Waiter:CounterUDB:tc_reg_i\\D\[2776] = \Waiter:CounterUDB:tc_i\[155]
Removing Lhs of wire \Waiter:CounterUDB:prevCompare\\D\[2777] = \Waiter:CounterUDB:cmp_out_i\[157]
Removing Lhs of wire \Waiter:CounterUDB:cmp_out_reg_i\\D\[2778] = \Waiter:CounterUDB:cmp_out_i\[157]
Removing Lhs of wire \Waiter:CounterUDB:count_stored_i\\D\[2779] = Net_4484[163]
Removing Lhs of wire cydff_2D[2780] = Net_5249[199]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCapture\\D\[2781] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:overflow_reg_i\\D\[2782] = \BitCounterDec:CounterUDB:overflow\[256]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow_reg_i\\D\[2783] = \BitCounterDec:CounterUDB:underflow\[259]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_reg_i\\D\[2784] = \BitCounterDec:CounterUDB:reload\[238]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCompare\\D\[2785] = \BitCounterDec:CounterUDB:cmp_out_i\[264]
Removing Lhs of wire \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\[2786] = \BitCounterDec:CounterUDB:cmp_out_i\[264]
Removing Lhs of wire \BitCounterDec:CounterUDB:count_stored_i\\D\[2787] = Net_10771[203]
Removing Lhs of wire \RecieveShiftReg:bSR:load_reg\\D\[2788] = zero[2]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_1\\D\[2790] = \GlitchFilter_3:genblk1[0]:samples_0\[572]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_0\\D\[2791] = preouts_0[565]
Removing Lhs of wire \GlitchFilter_3:genblk1[1]:samples_1\\D\[2793] = \GlitchFilter_3:genblk1[1]:samples_0\[578]
Removing Lhs of wire \GlitchFilter_3:genblk1[1]:samples_0\\D\[2794] = preouts_1[567]
Removing Lhs of wire \GlitchFilter_3:genblk1[2]:samples_1\\D\[2796] = \GlitchFilter_3:genblk1[2]:samples_0\[583]
Removing Lhs of wire \GlitchFilter_3:genblk1[2]:samples_0\\D\[2797] = preouts_2[566]
Removing Lhs of wire \TransmitShiftReg:bSR:load_reg\\D\[2799] = Net_10625[631]
Removing Lhs of wire cydff_12D[2800] = Net_7248[70]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCapture\\D\[2801] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:overflow_reg_i\\D\[2802] = \BitCounterEnc:CounterUDB:overflow\[895]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow_reg_i\\D\[2803] = \BitCounterEnc:CounterUDB:underflow\[898]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_reg_i\\D\[2804] = \BitCounterEnc:CounterUDB:reload\[876]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCompare\\D\[2805] = \BitCounterEnc:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\[2806] = \BitCounterEnc:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \BitCounterEnc:CounterUDB:count_stored_i\\D\[2807] = Net_10749[97]
Removing Lhs of wire cydff_11D[2808] = zero[2]
Removing Lhs of wire cydff_5D[2809] = Net_1037[948]
Removing Lhs of wire cydff_6D[2810] = Net_10720[953]
Removing Lhs of wire cydff_8D[2811] = Net_10731[958]
Removing Lhs of wire cydff_3D[2812] = Net_10746[963]
Removing Lhs of wire cydff_4D[2813] = Net_12462[990]
Removing Lhs of wire cydff_7D[2814] = Net_11293[1024]
Removing Lhs of wire \SigmaReg:bSR:load_reg\\D\[2815] = zero[2]
Removing Lhs of wire cydff_10D[2816] = Net_860[983]
Removing Lhs of wire \Sigma:tmp__Sigma_reg_0\\D\[2819] = Net_11393[1124]
Removing Lhs of wire cydff_9D[2820] = Net_686[1121]
Removing Lhs of wire cydff_16D[2821] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \SPI_ADC:BSPIM:so_send_reg\\D\[2823] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:mosi_pre_reg\\D\[2829] = zero[2]
Removing Lhs of wire \SPI_ADC:BSPIM:dpcounter_one_reg\\D\[2831] = \SPI_ADC:BSPIM:load_rx_data\[1183]
Removing Lhs of wire \SPI_ADC:BSPIM:mosi_from_dp_reg\\D\[2832] = \SPI_ADC:BSPIM:mosi_from_dp\[1197]
Removing Lhs of wire \SPI_ADC:BSPIM:ld_ident\\D\[2833] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:prevCapture\\D\[2837] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:trig_last\\D\[2838] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:pwm_db_reg\\D\[2842] = \TEST:PWMUDB:pwm_db\[1371]
Removing Lhs of wire \TEST:PWMUDB:ph1_i_reg\\D\[2843] = \TEST:PWMUDB:ph1_i\[1373]
Removing Lhs of wire \TEST:PWMUDB:ph2_i_reg\\D\[2844] = \TEST:PWMUDB:ph2_i\[1375]
Removing Lhs of wire \TEST:PWMUDB:prevCompare1\\D\[2851] = \TEST:PWMUDB:cmp1\[1631]
Removing Lhs of wire \TEST:PWMUDB:prevCompare2\\D\[2852] = \TEST:PWMUDB:cmp2\[1634]
Removing Lhs of wire \TEST:PWMUDB:cmp1_status_reg\\D\[2853] = \TEST:PWMUDB:cmp1_status\[1632]
Removing Lhs of wire \TEST:PWMUDB:cmp2_status_reg\\D\[2854] = \TEST:PWMUDB:cmp2_status\[1635]
Removing Lhs of wire \TEST:PWMUDB:pwm_i_reg\\D\[2856] = \TEST:PWMUDB:pwm_i\[1732]
Removing Lhs of wire \TEST:PWMUDB:pwm1_i_reg\\D\[2857] = \TEST:PWMUDB:pwm_db\[1371]
Removing Lhs of wire \TEST:PWMUDB:pwm2_i_reg\\D\[2858] = \TEST:PWMUDB:pwm2_i\[1735]
Removing Lhs of wire \TEST:PWMUDB:tc_i_reg\\D\[2859] = \TEST:PWMUDB:status_2\[1626]
Removing Lhs of wire cydff_18D[2860] = Net_11565[1967]
Removing Lhs of wire \SPIM_MEMS:BSPIM:so_send_reg\\D\[2862] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:mosi_pre_reg\\D\[2868] = zero[2]
Removing Lhs of wire \SPIM_MEMS:BSPIM:dpcounter_one_reg\\D\[2870] = \SPIM_MEMS:BSPIM:load_rx_data\[2041]
Removing Lhs of wire \SPIM_MEMS:BSPIM:mosi_from_dp_reg\\D\[2871] = \SPIM_MEMS:BSPIM:mosi_from_dp\[2055]
Removing Lhs of wire \SPIM_MEMS:BSPIM:ld_ident\\D\[2872] = zero[2]
Removing Lhs of wire cydff_13D[2890] = Frame_clear_1[531]
Removing Lhs of wire cydff_14_15D[2891] = Net_12035_15[2167]
Removing Lhs of wire cydff_14_14D[2892] = Net_12035_14[2171]
Removing Lhs of wire cydff_14_13D[2893] = Net_12035_13[2173]
Removing Lhs of wire cydff_14_12D[2894] = Net_12035_12[2175]
Removing Lhs of wire cydff_14_11D[2895] = Net_12035_11[2177]
Removing Lhs of wire cydff_14_10D[2896] = Net_12035_10[2179]
Removing Lhs of wire cydff_14_9D[2897] = Net_12035_9[2181]
Removing Lhs of wire cydff_14_8D[2898] = Net_12035_8[2183]
Removing Lhs of wire cydff_14_7D[2899] = Net_12035_7[2185]
Removing Lhs of wire cydff_14_6D[2900] = Net_12035_6[2187]
Removing Lhs of wire cydff_14_5D[2901] = Net_12035_5[2189]
Removing Lhs of wire cydff_14_4D[2902] = Net_12035_4[2191]
Removing Lhs of wire cydff_14_3D[2903] = Net_12035_3[2193]
Removing Lhs of wire cydff_14_2D[2904] = Net_12035_2[2195]
Removing Lhs of wire cydff_14_1D[2905] = Net_12035_1[2197]
Removing Lhs of wire cydff_14_0D[2906] = Net_12035_0[2199]
Removing Lhs of wire \Period:bSR:load_reg\\D\[2907] = cydff_10[1118]

------------------------------------------------------
Aliased 0 equations, 710 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__DInN_net_0' (cost = 0):
tmpOE__DInN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'FrameRX_1' (cost = 4):
FrameRX_1 <= ((not n123 and n124)
	OR (not n124 and n123));

Note:  Expanding virtual equation for 'Data_0' (cost = 4):
Data_0 <= ((not Net_110 and n123)
	OR (not n123 and Net_110));

Note:  Expanding virtual equation for 'Net_10779' (cost = 0):
Net_10779 <= (not Frame_clear_1);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR (not Net_110 and n123)
	OR (not n123 and Net_110));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not Net_110 and n123 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not n123 and Net_110 and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for 'S' (cost = 4):
S <= ((not Net_10749 and Net_10649)
	OR (not Net_10649 and Net_10749));

Note:  Expanding virtual equation for 'Net_10124' (cost = 0):
Net_10124 <= (Frame_clear_1);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:cmp_out_i\' (cost = 0):
\Waiter:CounterUDB:cmp_out_i\ <= (not \Waiter:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:overflow\' (cost = 0):
\Waiter:CounterUDB:overflow\ <= (\Waiter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:underflow\' (cost = 0):
\Waiter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterDec:CounterUDB:capt_either_edge\ <= (\BitCounterDec:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:overflow\' (cost = 0):
\BitCounterDec:CounterUDB:overflow\ <= (\BitCounterDec:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:underflow\' (cost = 0):
\BitCounterDec:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:final_enable\' (cost = 1):
\BitCounterDec:CounterUDB:final_enable\ <= ((\BitCounterDec:CounterUDB:control_7\ and Frame_clear_1));

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_2241' (cost = 2):
Net_2241 <= ((Net_10649 and Net_10749)
	OR (not Net_10649 and not Net_10749));

Note:  Expanding virtual equation for 'preouts_0' (cost = 4):
preouts_0 <= ((Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for 'preouts_1' (cost = 4):
preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_3:genblk1[0]:or_term\ <= (\GlitchFilter_3:genblk1[0]:samples_0\
	OR \GlitchFilter_3:genblk1[0]:samples_1\
	OR (Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:or_term\' (cost = 4):
\GlitchFilter_3:genblk1[1]:or_term\ <= (\GlitchFilter_3:genblk1[1]:samples_0\
	OR \GlitchFilter_3:genblk1[1]:samples_1\
	OR (not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[1]:and_term\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[2]:or_term\ <= (\GlitchFilter_3:genblk1[2]:samples_0\
	OR \GlitchFilter_3:genblk1[2]:samples_1\
	OR preouts_2);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[2]:and_term\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:samples_1\ and \GlitchFilter_3:genblk1[2]:samples_0\));

Note:  Expanding virtual equation for 'Net_10625' (cost = 1):
Net_10625 <= ((Net_10679 and Net_10457));

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterEnc:CounterUDB:capt_either_edge\ <= (\BitCounterEnc:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:overflow\' (cost = 0):
\BitCounterEnc:CounterUDB:overflow\ <= (\BitCounterEnc:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:underflow\' (cost = 0):
\BitCounterEnc:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_11008' (cost = 2):
Net_11008 <= ((cydff_5 and Net_1037));

Note:  Expanding virtual equation for 'Net_12148' (cost = 0):
Net_12148 <= (not Net_7248);

Note:  Expanding virtual equation for '\SPI_ADC:BSPIM:load_rx_data\' (cost = 1):
\SPI_ADC:BSPIM:load_rx_data\ <= ((not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:count_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:final_kill\' (cost = 0):
\TEST:PWMUDB:final_kill\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:cmp1\' (cost = 0):
\TEST:PWMUDB:cmp1\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_tc\' (cost = 56):
\TEST:PWMUDB:db_tc\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \TEST:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\ <= (not \TEST:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:compare2\' (cost = 0):
\TEST:PWMUDB:compare2\ <= ((not \TEST:PWMUDB:cmp2_eq\ and not \TEST:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\TEST:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \TEST:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\TEST:PWMUDB:dith_count_1\ and \TEST:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_4:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\SPIM_MEMS:BSPIM:load_rx_data\' (cost = 1):
\SPIM_MEMS:BSPIM:load_rx_data\ <= ((not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:count_0\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_8\' (cost = 2):
\usecCounter:MODULE_3:g2:a0:s_8\ <= ((not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_8)
	OR (not Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_12035_0);

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_0\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:s_0\ <= (not Net_12035_0);

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_11\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_11\ <= ((not Net_12035_11 and not mywire_2_11)
	OR (Net_12035_11 and mywire_2_11));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_10\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_10\ <= ((not Net_12035_10 and not mywire_2_10)
	OR (Net_12035_10 and mywire_2_10));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_9\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_9\ <= ((not Net_12035_9 and not mywire_2_9)
	OR (Net_12035_9 and mywire_2_9));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_8\' (cost = 8):
\MODULE_4:g1:a0:gx:u0:xnor_array_8\ <= ((not Net_12035_8 and not mywire_2_8)
	OR (Net_12035_8 and mywire_2_8));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_12035_7 and not mywire_2_7)
	OR (Net_12035_7 and mywire_2_7));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_12035_6 and not mywire_2_6)
	OR (Net_12035_6 and mywire_2_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_12035_5 and not mywire_2_5)
	OR (Net_12035_5 and mywire_2_5));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_12035_4 and not mywire_2_4)
	OR (Net_12035_4 and mywire_2_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_12035_3 and not mywire_2_3)
	OR (Net_12035_3 and mywire_2_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_12035_2 and not mywire_2_2)
	OR (Net_12035_2 and mywire_2_2));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_12035_1 and not mywire_2_1)
	OR (Net_12035_1 and mywire_2_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_12035_0 and not mywire_2_0)
	OR (Net_12035_0 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not mywire_2_2 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_0 and not mywire_2_2 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (not Net_12035_2 and not mywire_2_2 and Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0 and Net_12035_2 and mywire_2_2)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_2 and Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_2 and Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_2 and not mywire_2_3 and not mywire_2_2 and Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_2 and mywire_2_2)
	OR (not Net_12035_3 and not Net_12035_1 and not mywire_2_3 and not mywire_2_1 and Net_12035_2 and Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_0 and not mywire_2_3 and not mywire_2_0 and Net_12035_2 and Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_3 and not mywire_2_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and mywire_2_3)
	OR (not Net_12035_2 and not Net_12035_1 and not mywire_2_2 and not mywire_2_1 and Net_12035_3 and Net_12035_0 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_0 and not mywire_2_2 and not mywire_2_0 and Net_12035_3 and Net_12035_1 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_2 and not mywire_2_2 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_2 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and Net_12035_2 and Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_0 and Net_12035_2 and Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not mywire_2_4 and not mywire_2_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and mywire_2_3)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and Net_12035_3 and Net_12035_0 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_0 and Net_12035_3 and Net_12035_1 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_2 and not mywire_2_4 and not mywire_2_2 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_1 and not mywire_2_4 and not mywire_2_1 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_0 and not mywire_2_4 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not mywire_2_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and mywire_2_4)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_0 and mywire_2_4 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_1 and mywire_2_4 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_2 and not mywire_2_3 and not mywire_2_2 and Net_12035_4 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and mywire_2_4 and mywire_2_2)
	OR (not Net_12035_3 and not Net_12035_1 and not mywire_2_3 and not mywire_2_1 and Net_12035_4 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_0 and not mywire_2_3 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_3 and not mywire_2_3 and Net_12035_4 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_2 and not Net_12035_1 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_0 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_2 and not mywire_2_2 and Net_12035_4 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and mywire_2_4 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0));

Note:  Virtual signal \MODULE_4:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and mywire_2_5)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and mywire_2_4)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and mywire_2_5 and mywire_2_4)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and mywire_2_3)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and mywire_2_5 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and mywire_2_5 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_2 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_2 and mywire_2_5 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and mywire_2_4 and mywire_2_2)
	OR (not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_2 and mywire_2_5 and mywire_2_4 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_2 and mywire_2_5 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and mywire_2_4 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_1 and mywire_2_5 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_1 and mywire_2_4 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_0 and Net_12035_3 and Net_12035_1 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_1 and mywire_2_5 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_2 and not Net_12035_0 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_0 and Net_12035_2 and Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_0 and Net_12035_5 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_0 and not mywire_2_3 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_0 and not mywire_2_4 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_0 and not mywire_2_5 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_0 and mywire_2_5 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_0 and mywire_2_4 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and Net_12035_3 and Net_12035_0 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_3 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and Net_12035_2 and Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and Net_12035_5 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_1 and not mywire_2_5 and not mywire_2_3 and not mywire_2_1 and Net_12035_4 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_1 and not mywire_2_3 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_1 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_1 and not mywire_2_4 and not mywire_2_1 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_1 and not mywire_2_5 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and Net_12035_5 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and Net_12035_4 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not mywire_2_3 and not mywire_2_2 and Net_12035_5 and Net_12035_4 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not mywire_2_4 and not mywire_2_2 and Net_12035_5 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_2 and not mywire_2_5 and not mywire_2_2 and Net_12035_4 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_2 and not mywire_2_2 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not mywire_2_4 and not mywire_2_3 and Net_12035_5 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not mywire_2_5 and not mywire_2_3 and Net_12035_4 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not mywire_2_3 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not mywire_2_5 and not mywire_2_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not mywire_2_4 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not mywire_2_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_6\ <= ((not Net_12035_6 and not mywire_2_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_12035_6 and mywire_2_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_9\' (cost = 8):
\MODULE_4:g1:a0:gx:u0:eq_9\ <= ((not Net_12035_9 and not Net_12035_8 and not mywire_2_9 and not mywire_2_8)
	OR (not Net_12035_9 and not mywire_2_9 and Net_12035_8 and mywire_2_8)
	OR (not Net_12035_8 and not mywire_2_8 and Net_12035_9 and mywire_2_9)
	OR (Net_12035_9 and Net_12035_8 and mywire_2_9 and mywire_2_8));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_10\' (cost = 16):
\MODULE_4:g1:a0:gx:u0:eq_10\ <= ((not Net_12035_10 and not Net_12035_9 and not Net_12035_8 and not mywire_2_10 and not mywire_2_9 and not mywire_2_8)
	OR (not Net_12035_10 and not Net_12035_9 and not mywire_2_10 and not mywire_2_9 and Net_12035_8 and mywire_2_8)
	OR (not Net_12035_10 and not Net_12035_8 and not mywire_2_10 and not mywire_2_8 and Net_12035_9 and mywire_2_9)
	OR (not Net_12035_10 and not mywire_2_10 and Net_12035_9 and Net_12035_8 and mywire_2_9 and mywire_2_8)
	OR (not Net_12035_9 and not Net_12035_8 and not mywire_2_9 and not mywire_2_8 and Net_12035_10 and mywire_2_10)
	OR (not Net_12035_9 and not mywire_2_9 and Net_12035_10 and Net_12035_8 and mywire_2_10 and mywire_2_8)
	OR (not Net_12035_8 and not mywire_2_8 and Net_12035_10 and Net_12035_9 and mywire_2_10 and mywire_2_9)
	OR (Net_12035_10 and Net_12035_9 and Net_12035_8 and mywire_2_10 and mywire_2_9 and mywire_2_8));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_9\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_9\ <= ((not Net_12035_9 and mywire_2_9));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_9\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_9\ <= ((not mywire_2_9 and Net_12035_9));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_10\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_10\ <= ((not Net_12035_10 and not Net_12035_9 and mywire_2_9)
	OR (not Net_12035_9 and mywire_2_10 and mywire_2_9)
	OR (not Net_12035_10 and mywire_2_10));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_10\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_10\ <= ((not mywire_2_10 and not mywire_2_9 and Net_12035_9)
	OR (not mywire_2_9 and Net_12035_10 and Net_12035_9)
	OR (not mywire_2_10 and Net_12035_10));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_12035_6 and mywire_2_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not mywire_2_6 and Net_12035_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_7\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_7\ <= ((not Net_12035_7 and not Net_12035_6 and mywire_2_6)
	OR (not Net_12035_6 and mywire_2_7 and mywire_2_6)
	OR (not Net_12035_7 and mywire_2_7));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_7\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_7\ <= ((not mywire_2_7 and not mywire_2_6 and Net_12035_6)
	OR (not mywire_2_6 and Net_12035_7 and Net_12035_6)
	OR (not mywire_2_7 and Net_12035_7));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_12035_3 and mywire_2_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not mywire_2_3 and Net_12035_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_12035_4 and not Net_12035_3 and mywire_2_3)
	OR (not Net_12035_3 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_4 and mywire_2_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not mywire_2_4 and not mywire_2_3 and Net_12035_3)
	OR (not mywire_2_3 and Net_12035_4 and Net_12035_3)
	OR (not mywire_2_4 and Net_12035_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_12035_0 and mywire_2_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not mywire_2_0 and Net_12035_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_12035_1 and not Net_12035_0 and mywire_2_0)
	OR (not Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_1 and mywire_2_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not mywire_2_1 and not mywire_2_0 and Net_12035_0)
	OR (not mywire_2_0 and Net_12035_1 and Net_12035_0)
	OR (not mywire_2_1 and Net_12035_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_1485' (cost = 6):
Net_1485 <= ((Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_rising\' (cost = 1):
\Waiter:CounterUDB:capt_rising\ <= ((not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_falling\' (cost = 2):
\Waiter:CounterUDB:capt_falling\ <= ((not Data_sync_0 and \Waiter:CounterUDB:prevCapture\)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_either_edge\' (cost = 3):
\Waiter:CounterUDB:capt_either_edge\ <= ((not Data_sync_0 and \Waiter:CounterUDB:prevCapture\)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\)
	OR (not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for 'Net_10771' (cost = 3):
Net_10771 <= ((not cydff_2 and Data_sync_0 and Frame_clear_1)
	OR (not Data_sync_0 and cydff_2)
	OR (not Frame_clear_1 and cydff_2));

Note:  Expanding virtual equation for '\TEST:PWMUDB:pwm_db\' (cost = 0):
\TEST:PWMUDB:pwm_db\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_edge_rise\' (cost = 0):
\TEST:PWMUDB:db_edge_rise\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_edge_fall\' (cost = 0):
\TEST:PWMUDB:db_edge_fall\ <= (\TEST:PWMUDB:pwm_db_reg\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\' (cost = 4):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\ <= ((\TEST:PWMUDB:db_cnt_1\ and \TEST:PWMUDB:db_cnt_0\)
	OR (not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:cmp2\' (cost = 0):
\TEST:PWMUDB:cmp2\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\TEST:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \TEST:PWMUDB:dith_count_0\ and \TEST:PWMUDB:dith_count_1\)
	OR (not \TEST:PWMUDB:dith_count_1\ and \TEST:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_11\' (cost = 16):
\MODULE_4:g1:a0:gx:u0:eq_11\ <= ((not Net_12035_11 and not Net_12035_10 and not Net_12035_9 and not Net_12035_8 and not mywire_2_11 and not mywire_2_10 and not mywire_2_9 and not mywire_2_8)
	OR (not Net_12035_11 and not Net_12035_10 and not Net_12035_9 and not mywire_2_11 and not mywire_2_10 and not mywire_2_9 and Net_12035_8 and mywire_2_8)
	OR (not Net_12035_11 and not Net_12035_10 and not Net_12035_8 and not mywire_2_11 and not mywire_2_10 and not mywire_2_8 and Net_12035_9 and mywire_2_9)
	OR (not Net_12035_11 and not Net_12035_10 and not mywire_2_11 and not mywire_2_10 and Net_12035_9 and Net_12035_8 and mywire_2_9 and mywire_2_8)
	OR (not Net_12035_11 and not Net_12035_9 and not Net_12035_8 and not mywire_2_11 and not mywire_2_9 and not mywire_2_8 and Net_12035_10 and mywire_2_10)
	OR (not Net_12035_11 and not Net_12035_9 and not mywire_2_11 and not mywire_2_9 and Net_12035_10 and Net_12035_8 and mywire_2_10 and mywire_2_8)
	OR (not Net_12035_11 and not Net_12035_8 and not mywire_2_11 and not mywire_2_8 and Net_12035_10 and Net_12035_9 and mywire_2_10 and mywire_2_9)
	OR (not Net_12035_11 and not mywire_2_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and mywire_2_10 and mywire_2_9 and mywire_2_8)
	OR (not Net_12035_10 and not Net_12035_9 and not Net_12035_8 and not mywire_2_10 and not mywire_2_9 and not mywire_2_8 and Net_12035_11 and mywire_2_11)
	OR (not Net_12035_10 and not Net_12035_9 and not mywire_2_10 and not mywire_2_9 and Net_12035_11 and Net_12035_8 and mywire_2_11 and mywire_2_8)
	OR (not Net_12035_10 and not Net_12035_8 and not mywire_2_10 and not mywire_2_8 and Net_12035_11 and Net_12035_9 and mywire_2_11 and mywire_2_9)
	OR (not Net_12035_10 and not mywire_2_10 and Net_12035_11 and Net_12035_9 and Net_12035_8 and mywire_2_11 and mywire_2_9 and mywire_2_8)
	OR (not Net_12035_9 and not Net_12035_8 and not mywire_2_9 and not mywire_2_8 and Net_12035_11 and Net_12035_10 and mywire_2_11 and mywire_2_10)
	OR (not Net_12035_9 and not mywire_2_9 and Net_12035_11 and Net_12035_10 and Net_12035_8 and mywire_2_11 and mywire_2_10 and mywire_2_8)
	OR (not Net_12035_8 and not mywire_2_8 and Net_12035_11 and Net_12035_10 and Net_12035_9 and mywire_2_11 and mywire_2_10 and mywire_2_9)
	OR (Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and mywire_2_11 and mywire_2_10 and mywire_2_9 and mywire_2_8));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_9\' (cost = 3):
\usecCounter:MODULE_3:g2:a0:s_9\ <= ((not Net_12035_8 and Net_12035_9)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_9)
	OR (not Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_1\' (cost = 2):
\usecCounter:MODULE_3:g2:a0:s_1\ <= ((not Net_12035_0 and Net_12035_1)
	OR (not Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_ph1_run\' (cost = 0):
\TEST:PWMUDB:db_ph1_run\ <= (\TEST:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_ph2_run\' (cost = 2):
\TEST:PWMUDB:db_ph2_run\ <= (\TEST:PWMUDB:db_ph2_run_temp\
	OR \TEST:PWMUDB:pwm_db_reg\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:db_run\' (cost = 5):
\TEST:PWMUDB:db_run\ <= (\TEST:PWMUDB:db_ph2_run_temp\
	OR \TEST:PWMUDB:pwm_db_reg\
	OR \TEST:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 6):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_10\' (cost = 4):
\usecCounter:MODULE_3:g2:a0:s_10\ <= ((not Net_12035_9 and Net_12035_10)
	OR (not Net_12035_8 and Net_12035_10)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_10)
	OR (not Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_2\' (cost = 3):
\usecCounter:MODULE_3:g2:a0:s_2\ <= ((not Net_12035_1 and Net_12035_2)
	OR (not Net_12035_0 and Net_12035_2)
	OR (not Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 7):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_11\' (cost = 5):
\usecCounter:MODULE_3:g2:a0:s_11\ <= ((not Net_12035_10 and Net_12035_11)
	OR (not Net_12035_9 and Net_12035_11)
	OR (not Net_12035_8 and Net_12035_11)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_11)
	OR (not Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_3\' (cost = 4):
\usecCounter:MODULE_3:g2:a0:s_3\ <= ((not Net_12035_2 and Net_12035_3)
	OR (not Net_12035_1 and Net_12035_3)
	OR (not Net_12035_0 and Net_12035_3)
	OR (not Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 8):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <= ((Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_12\' (cost = 6):
\usecCounter:MODULE_3:g2:a0:s_12\ <= ((not Net_12035_11 and Net_12035_12)
	OR (not Net_12035_10 and Net_12035_12)
	OR (not Net_12035_9 and Net_12035_12)
	OR (not Net_12035_8 and Net_12035_12)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_12)
	OR (not Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_4\' (cost = 5):
\usecCounter:MODULE_3:g2:a0:s_4\ <= ((not Net_12035_3 and Net_12035_4)
	OR (not Net_12035_2 and Net_12035_4)
	OR (not Net_12035_1 and Net_12035_4)
	OR (not Net_12035_0 and Net_12035_4)
	OR (not Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 9):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <= ((Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_13\' (cost = 7):
\usecCounter:MODULE_3:g2:a0:s_13\ <= ((not Net_12035_12 and Net_12035_13)
	OR (not Net_12035_11 and Net_12035_13)
	OR (not Net_12035_10 and Net_12035_13)
	OR (not Net_12035_9 and Net_12035_13)
	OR (not Net_12035_8 and Net_12035_13)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_13)
	OR (not Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_5\' (cost = 6):
\usecCounter:MODULE_3:g2:a0:s_5\ <= ((not Net_12035_4 and Net_12035_5)
	OR (not Net_12035_3 and Net_12035_5)
	OR (not Net_12035_2 and Net_12035_5)
	OR (not Net_12035_1 and Net_12035_5)
	OR (not Net_12035_0 and Net_12035_5)
	OR (not Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 10):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <= ((Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_14\' (cost = 8):
\usecCounter:MODULE_3:g2:a0:s_14\ <= ((not Net_12035_13 and Net_12035_14)
	OR (not Net_12035_12 and Net_12035_14)
	OR (not Net_12035_11 and Net_12035_14)
	OR (not Net_12035_10 and Net_12035_14)
	OR (not Net_12035_9 and Net_12035_14)
	OR (not Net_12035_8 and Net_12035_14)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_14)
	OR (not Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_6\' (cost = 7):
\usecCounter:MODULE_3:g2:a0:s_6\ <= ((not Net_12035_5 and Net_12035_6)
	OR (not Net_12035_4 and Net_12035_6)
	OR (not Net_12035_3 and Net_12035_6)
	OR (not Net_12035_2 and Net_12035_6)
	OR (not Net_12035_1 and Net_12035_6)
	OR (not Net_12035_0 and Net_12035_6)
	OR (not Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_15\' (cost = 9):
\usecCounter:MODULE_3:g2:a0:s_15\ <= ((not Net_12035_14 and Net_12035_15)
	OR (not Net_12035_13 and Net_12035_15)
	OR (not Net_12035_12 and Net_12035_15)
	OR (not Net_12035_11 and Net_12035_15)
	OR (not Net_12035_10 and Net_12035_15)
	OR (not Net_12035_9 and Net_12035_15)
	OR (not Net_12035_8 and Net_12035_15)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_15)
	OR (not Net_12035_15 and Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\usecCounter:MODULE_3:g2:a0:s_7\' (cost = 8):
\usecCounter:MODULE_3:g2:a0:s_7\ <= ((not Net_12035_6 and Net_12035_7)
	OR (not Net_12035_5 and Net_12035_7)
	OR (not Net_12035_4 and Net_12035_7)
	OR (not Net_12035_3 and Net_12035_7)
	OR (not Net_12035_2 and Net_12035_7)
	OR (not Net_12035_1 and Net_12035_7)
	OR (not Net_12035_0 and Net_12035_7)
	OR (not Net_12035_7 and Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 171 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Waiter:CounterUDB:status_3\ to zero
Aliasing \Waiter:CounterUDB:underflow\ to zero
Aliasing \BitCounterDec:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterDec:CounterUDB:status_3\ to zero
Aliasing \BitCounterDec:CounterUDB:underflow\ to zero
Aliasing \BitCounterEnc:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterEnc:CounterUDB:status_3\ to zero
Aliasing \BitCounterEnc:CounterUDB:underflow\ to zero
Aliasing \TEST:PWMUDB:pwm_db\ to zero
Aliasing \TEST:PWMUDB:ph1_i\ to zero
Aliasing \TEST:PWMUDB:ph2_i\ to zero
Aliasing \TEST:PWMUDB:cmp1\ to zero
Aliasing \TEST:PWMUDB:cmp1_status\ to zero
Aliasing \TEST:PWMUDB:cmp2\ to zero
Aliasing \TEST:PWMUDB:cmp2_status\ to zero
Aliasing \TEST:PWMUDB:final_capture\ to zero
Aliasing \TEST:PWMUDB:pwm_i\ to zero
Aliasing \TEST:PWMUDB:pwm2_i\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \TEST:PWMUDB:min_kill_reg\\D\ to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DInN_net_0
Aliasing \TEST:PWMUDB:final_kill_reg\\D\ to tmpOE__DInN_net_0
Removing Lhs of wire \Waiter:CounterUDB:status_3\[140] = zero[2]
Removing Lhs of wire \Waiter:CounterUDB:underflow\[152] = zero[2]
Removing Lhs of wire \Waiter:CounterUDB:tc_i\[155] = \Waiter:CounterUDB:per_equal\[151]
Removing Lhs of wire \BitCounterDec:CounterUDB:hwCapture\[237] = zero[2]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[238] = \BitCounterDec:CounterUDB:per_equal\[258]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_3\[248] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow\[259] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:hwCapture\[875] = zero[2]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[876] = \BitCounterEnc:CounterUDB:per_equal\[897]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_3\[886] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow\[898] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:pwm_db\[1371] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:ph1_i\[1373] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:ph2_i\[1375] = zero[2]
Removing Rhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1580] = \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[1589]
Removing Rhs of wire \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1590] = \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[1599]
Removing Lhs of wire \TEST:PWMUDB:cmp1\[1631] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp1_status\[1632] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp2\[1634] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:cmp2_status\[1635] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:final_capture\[1650] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:pwm_i\[1732] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:pwm2_i\[1735] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1910] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1920] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1930] = zero[2]
Removing Lhs of wire \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[2369] = zero[2]
Removing Lhs of wire \TEST:PWMUDB:min_kill_reg\\D\[2836] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:runmode_enable\\D\[2839] = \TEST:PWMUDB:control_7\[1330]
Removing Lhs of wire \TEST:PWMUDB:ltch_kill_reg\\D\[2841] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TEST:PWMUDB:final_kill_reg\\D\[2855] = tmpOE__DInN_net_0[1]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.727ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 18 August 2020 17:01:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:eqi_0\ kept \MODULE_4:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_3\ kept \MODULE_4:g1:a0:gx:u0:lt_11\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_3\ kept \MODULE_4:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \Waiter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \RecieveShiftReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SigmaReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_ADC:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_ADC:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_ADC:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:pwm_db_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_11735 from registered to combinatorial
    Converted constant MacroCell: Net_11701 from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:prevCompare1\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:prevCompare2\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:status_0\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TEST:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_MEMS:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_MEMS:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_MEMS:BSPIM:ld_ident\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock MC to clock BUS_CLK because it is a pass-through
Assigning clock Clock_9 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_4484
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_10896
    Digital Clock 2: Automatic-assigning  clock 'SPI_ADC_IntClock'. Fanout=1, Signal=\SPI_ADC:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'SPIM_MEMS_IntClock'. Fanout=1, Signal=\SPIM_MEMS:Net_276\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Waiter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RecieveShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10771:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_10771:macrocell.q
    UDB Clk/Enable \GlitchFilter_6:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TransmitShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10749:macrocell.q was determined to be a routed clock that is synchronous to Clock_5
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Net_10749:macrocell.q
    UDB Clk/Enable \BitCounterEnc:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SigmaReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SPI_ADC:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_ADC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TEST:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Mhz4_096:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Mhz4_096__SYNC:synccell.out
    UDB Clk/Enable \SPIM_MEMS:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_MEMS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_MEMS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Period:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_10449:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10449:macrocell.q
    Routed Clock: Net_3003:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3003:macrocell.q
    Routed Clock: Net_10749:macrocell.q
        Effective Clock: Clock_5
        Enable Signal: Net_10749:macrocell.q
    Routed Clock: Net_10667:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10667:macrocell.q
    Routed Clock: Net_1037:macrocell.q
        Effective Clock: Clock_5
        Enable Signal: Net_1037:macrocell.q
    Routed Clock: cydff_8:macrocell.q
        Effective Clock: Clock_5
        Enable Signal: cydff_8:macrocell.q
    Routed Clock: \Control_Period:Sync:ctrl_reg\:controlcell.control_1
        Effective Clock: BUS_CLK
        Enable Signal: \Control_Period:Sync:ctrl_reg\:controlcell.control_1
    Routed Clock: Mhz4_096:macrocell.q
        Effective Clock: Mhz4_096:macrocell.q
        Enable Signal: True
    Routed Clock: \Boundary8bit:CounterHW\:timercell.tc
        Effective Clock: \Boundary8bit:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: Net_11444:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11444:macrocell.q
    Routed Clock: Net_11964:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11964:macrocell.q
    Routed Clock: cydff_13:macrocell.q
        Effective Clock: cydff_13:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Clock_tiktak_1(0), Clock_tiktak_3(0)

Info: plm.M0038: The pin named Out_TikTak(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_10679, Duplicate of \BitCounterEnc:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_10679, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = Net_10679 (fanout=2)

    Removing Net_10667, Duplicate of \BitCounterEnc:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_10667, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = Net_10667 (fanout=1)

    Removing Net_7164, Duplicate of \BitCounterDec:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_7164, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = Net_7164 (fanout=5)

    Removing Net_3003, Duplicate of \Waiter:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_3003, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = Net_3003 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_12035_0, Duplicate of Net_11292 
    MacroCell: Name=Net_12035_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_12035_0 (fanout=10)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DInN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DInN(0)__PA ,
            analog_term => Net_58 ,
            annotation => Net_53 ,
            pad => DInN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_63 ,
            annotation => Net_70 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DInP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DInP(0)__PA ,
            analog_term => Net_10739 ,
            annotation => Net_54 ,
            pad => DInP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1P(0)__PA ,
            pin_input => My_wire_1 ,
            pad => DOut1P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN1(0)__PA ,
            pin_input => My_wire_2 ,
            pad => EN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1N(0)__PA ,
            pin_input => My_wire_0 ,
            pad => DOut1N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Clock_tiktak_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Clock_tiktak_2(0)__PA ,
            pin_input => Net_860 ,
            pad => Clock_tiktak_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_test11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_test11(0)__PA ,
            annotation => Net_11868 ,
            pad => Pin_test11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_TikTak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak(0)__PA ,
            pin_input => Net_11292 ,
            pad => Out_TikTak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_test22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_test22(0)__PA ,
            annotation => Net_11870 ,
            pad => Pin_test22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_test21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_test21(0)__PA ,
            annotation => Net_11870 ,
            pad => Pin_test21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_test12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_test12(0)__PA ,
            annotation => Net_11868 ,
            pad => Pin_test12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOUT(0)__PA ,
            fb => Net_19 ,
            pad => DOUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIN(0)__PA ,
            pin_input => Net_23 ,
            pad => DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CSn(0)__PA ,
            pin_input => Net_11503 ,
            pad => CSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DRDYn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DRDYn(0)__PA ,
            fb => Net_11575 ,
            pad => DRDYn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = START_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => START_PIN(0)__PA ,
            pin_input => cydff_18 ,
            pad => START_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDO2(0)__PA ,
            fb => Net_11881 ,
            pad => SDO2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDI2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDI2(0)__PA ,
            pin_input => Net_11882 ,
            pad => SDI2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL2(0)__PA ,
            pin_input => Net_11883 ,
            pad => SCL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            pin_input => Net_11884 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INT1(0)__PA ,
            pin_input => Net_11887 ,
            pad => INT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INT2(0)__PA ,
            pin_input => Net_11889 ,
            pad => INT2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH32kHZ_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH32kHZ_IN(0)__PA ,
            pad => CH32kHZ_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH32kHZ_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH32kHZ_OUT(0)__PA ,
            pad => CH32kHZ_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TEST_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TEST_1(0)__PA ,
            pin_input => Net_11964 ,
            pad => TEST_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TEST_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TEST_2(0)__PA ,
            pin_input => Frame_clear_1 ,
            pad => TEST_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Clock_tiktak_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Clock_tiktak_1(0)__PA ,
            pin_input => Net_10925 ,
            pad => Clock_tiktak_1(0)_PAD );

    Pin : Name = Clock_tiktak_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Clock_tiktak_3(0)__PA ,
            pin_input => Net_12420 ,
            pad => Clock_tiktak_3(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=FrameRX_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123
            + n124 * !n123
        );
        Output = FrameRX_1 (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * \Waiter:CounterUDB:prevCapture\
            + Data_sync_0 * !\Waiter:CounterUDB:prevCapture\ * Frame_clear_1
            + \Waiter:CounterUDB:prevCapture\ * !Frame_clear_1
        );
        Output = \Waiter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Waiter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\ * 
              !\Waiter:CounterUDB:prevCompare\
        );
        Output = \Waiter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\ * 
              !\Waiter:CounterUDB:overflow_reg_i\
        );
        Output = \Waiter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:count_stored_i\ * Frame_clear_1 * 
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_10771, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = Net_10771 (fanout=6)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Data_sync_0 * cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
            + Data_sync_0 * !cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)

    MacroCell: Name=Net_10779, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_10779 (fanout=2)

    MacroCell: Name=Net_10449, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123 * !Frame_clear_1
            + n124 * !n123 * !Frame_clear_1
        );
        Output = Net_10449 (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\SPI_ADC:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_ADC:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\
        );
        Output = \SPI_ADC:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_ADC:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
        );
        Output = \SPI_ADC:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_ADC:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\ * \SPI_ADC:BSPIM:rx_status_4\
        );
        Output = \SPI_ADC:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\TEST:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:runmode_enable\ * \TEST:PWMUDB:tc_i\
        );
        Output = \TEST:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_11576, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11575
        );
        Output = Net_11576 (fanout=1)

    MacroCell: Name=\SPIM_MEMS:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_MEMS:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\
        );
        Output = \SPIM_MEMS:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_MEMS:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
        );
        Output = \SPIM_MEMS:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_MEMS:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\ * \SPIM_MEMS:BSPIM:rx_status_4\
        );
        Output = \SPIM_MEMS:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_7 * Net_12035_6 * Net_12035_5 * 
              Net_12035_4 * Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=8)

    MacroCell: Name=Net_11964, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_12035_11 * mywire_2_11
            + Net_11964_split
        );
        Output = Net_11964 (fanout=2)

    MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=2)

    MacroCell: Name=Net_11444, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7248 * !Frame_clear_1
            + Net_7248 * Frame_clear_1
        );
        Output = Net_11444 (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_12035_5 * mywire_2_5
            + !Net_12035_4 * mywire_2_4
            + !Net_12035_3 * mywire_2_3
            + !Net_12035_2 * mywire_2_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12035_7 * !Net_12035_6 * !mywire_2_7 * !mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_12035_7 * Net_12035_6 * !mywire_2_7 * mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_12035_7 * !Net_12035_6 * mywire_2_7 * !mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_12035_7 * Net_12035_6 * mywire_2_7 * mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=Net_110, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10449)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * Net_110
            + n123 * !Net_110
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=Data_sync_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !n123 * !Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
            + !n123 * Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * !Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
        );
        Output = Data_sync_0 (fanout=6)

    MacroCell: Name=\Waiter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = \Waiter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\
        );
        Output = \Waiter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = \Waiter:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=Net_11964_split, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_12035_11 * !mywire_2_11
            + !Net_12035_10 * mywire_2_10
            + Net_12035_10 * !mywire_2_10
            + !Net_12035_9 * mywire_2_9
            + Net_12035_9 * !mywire_2_9
            + !Net_12035_8 * mywire_2_8
            + Net_12035_8 * !mywire_2_8
            + !\MODULE_4:g1:a0:gx:u0:eq_7\
        );
        Output = Net_11964_split (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cydff_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(\Waiter:CounterUDB:prevCompare\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=7)

    MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=6)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_11292 * mywire_2_0
            + Net_11292 * !mywire_2_0
            + Net_12035_5 * !mywire_2_5
            + Net_12035_4 * !mywire_2_4
            + Net_12035_3 * !mywire_2_3
            + Net_12035_2 * !mywire_2_2
            + !Net_12035_1 * mywire_2_1
            + Net_12035_1 * !mywire_2_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Frame_clear_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n124 * n123
            + n124 * !n123
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=17)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=My_wire_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * !My_wire_0
            + !Net_10649 * Net_10749 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
            + Net_10649 * !Net_10749 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * !My_wire_0
            + !preouts_2 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[1]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[1]:samples_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[1]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:samples_0\ (fanout=2)

    MacroCell: Name=My_wire_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * My_wire_1 * 
              !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
            + !Net_10649 * Net_10749 * !My_wire_1 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:samples_1\ * 
              \GlitchFilter_3:genblk1[1]:samples_0\
            + Net_10649 * !Net_10749 * !My_wire_1 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:samples_1\ * 
              \GlitchFilter_3:genblk1[1]:samples_0\
            + Net_10649 * Net_10749 * My_wire_1 * 
              !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
            + My_wire_1 * !preouts_2 * !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
        );
        Output = My_wire_1 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[2]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[2]:samples_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[2]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:samples_0\ (fanout=2)

    MacroCell: Name=My_wire_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:samples_1\ * 
              !\GlitchFilter_3:genblk1[2]:samples_0\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:samples_1\ * 
              \GlitchFilter_3:genblk1[2]:samples_0\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)

    MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)

    MacroCell: Name=preouts_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)

    MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_10511, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)

    MacroCell: Name=Net_1037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)

    MacroCell: Name=cydff_8, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=Net_10749, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=14)

    MacroCell: Name=Net_860, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_12205)
            Clock Enable: PosEdge(Net_12461)
        Main Equation            : 1 pterm
        (
              Net_12462
        );
        Output = Net_860 (fanout=2)

    MacroCell: Name=Net_11292, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11292 (fanout=11)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12456)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=2)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_698 * Net_686 * !Net_11393
            + Net_698 * !Net_686 * Net_11393
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_12420, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_698 * !Net_686 * Net_11393
            + !Net_698 * Net_686 * !Net_11393
            + Net_698 * !Net_686 * !Net_11393
            + Net_698 * Net_686 * Net_11393
        );
        Output = Net_12420 (fanout=2)

    MacroCell: Name=Net_10925, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = Net_10925 (fanout=2)

    MacroCell: Name=Mhz4_096, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_12456)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = Mhz4_096 (fanout=18)

    MacroCell: Name=Net_10457, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_11447)
            Clock Enable: PosEdge(Net_11444)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10457 (fanout=3)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
        );
        Output = Net_25 (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_23 * !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\
            + Net_23 * \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * \SPI_ADC:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPI_ADC:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              \SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              !\SPI_ADC:BSPIM:tx_status_1\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPI_ADC:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * \SPI_ADC:BSPIM:count_1\ * 
              !\SPI_ADC:BSPIM:count_0\ * !\SPI_ADC:BSPIM:tx_status_1\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\
            + \SPI_ADC:BSPIM:state_1\ * \SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPI_ADC:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * \SPI_ADC:BSPIM:count_0\
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:state_0\ * 
              \SPI_ADC:BSPIM:tx_status_1\
            + \SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * \SPI_ADC:BSPIM:count_1\ * 
              !\SPI_ADC:BSPIM:count_0\ * !\SPI_ADC:BSPIM:tx_status_1\
        );
        Output = \SPI_ADC:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_11504, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * !Net_11504
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * !Net_11504
        );
        Output = Net_11504 (fanout=3)

    MacroCell: Name=\SPI_ADC:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
        );
        Output = \SPI_ADC:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_ADC:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * \SPI_ADC:BSPIM:cnt_enable\
            + !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\ * 
              \SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_1\ * \SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\ * \SPI_ADC:BSPIM:cnt_enable\
        );
        Output = \SPI_ADC:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_11503, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_11504 * \GlitchFilter_2:counter_done_0\
            + Net_11504 * Net_11503
        );
        Output = Net_11503 (fanout=3)

    MacroCell: Name=\TEST:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:control_7\
        );
        Output = \TEST:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\TEST:PWMUDB:db_ph1_run_temp\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\TEST:PWMUDB:db_ph2_run_temp\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:db_ph2_run_temp\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\TEST:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_1\
            + \TEST:PWMUDB:dbcontrol_1\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
            + \TEST:PWMUDB:db_cnt_1\ * \TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_cnt_1\ (fanout=4)

    MacroCell: Name=\TEST:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 3 pterms
        !(
              !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_1\
            + !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_0\
            + !\TEST:PWMUDB:dbcontrol_0\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\TEST:PWMUDB:status_5\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \TEST:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=cydff_18, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_11566)
            Clock Enable: PosEdge(Net_11964)
        Main Equation            : 1 pterm
        (
              Net_11565
        );
        Output = cydff_18 (fanout=1)

    MacroCell: Name=Net_11883, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
        );
        Output = Net_11883 (fanout=1)

    MacroCell: Name=Net_11882, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_11882 * !\SPIM_MEMS:BSPIM:state_2\ * 
              \SPIM_MEMS:BSPIM:state_0\
            + Net_11882 * \SPIM_MEMS:BSPIM:state_2\ * 
              !\SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * \SPIM_MEMS:BSPIM:mosi_from_dp\
        );
        Output = Net_11882 (fanout=2)

    MacroCell: Name=\SPIM_MEMS:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              \SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              !\SPIM_MEMS:BSPIM:tx_status_1\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM_MEMS:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * \SPIM_MEMS:BSPIM:count_1\ * 
              !\SPIM_MEMS:BSPIM:count_0\ * !\SPIM_MEMS:BSPIM:tx_status_1\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_0\
            + \SPIM_MEMS:BSPIM:state_1\ * \SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM_MEMS:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * \SPIM_MEMS:BSPIM:count_0\
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              \SPIM_MEMS:BSPIM:tx_status_1\
            + \SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * \SPIM_MEMS:BSPIM:count_1\ * 
              !\SPIM_MEMS:BSPIM:count_0\ * !\SPIM_MEMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_MEMS:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_11884, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !Net_11884
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !Net_11884
        );
        Output = Net_11884 (fanout=2)

    MacroCell: Name=\SPIM_MEMS:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
        );
        Output = \SPIM_MEMS:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_MEMS:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * \SPIM_MEMS:BSPIM:cnt_enable\
            + !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_0\ * 
              \SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_1\ * \SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\ * \SPIM_MEMS:BSPIM:cnt_enable\
        );
        Output = \SPIM_MEMS:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_12035_15, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_14 * Net_12035_13 * Net_12035_12 * Net_12035_11 * 
              Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_15 (fanout=1)

    MacroCell: Name=Net_12035_14, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_13 * Net_12035_12 * Net_12035_11 * Net_12035_10 * 
              Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_14 (fanout=2)

    MacroCell: Name=Net_12035_13, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_12 * Net_12035_11 * Net_12035_10 * Net_12035_9 * 
              Net_12035_8 * \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_13 (fanout=3)

    MacroCell: Name=Net_12035_12, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_11 * Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_12 (fanout=4)

    MacroCell: Name=Net_12035_11, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_11 (fanout=7)

    MacroCell: Name=Net_12035_10, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_10 (fanout=7)

    MacroCell: Name=Net_12035_9, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_8 * \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_9 (fanout=8)

    MacroCell: Name=Net_12035_8, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_8 (fanout=9)

    MacroCell: Name=Net_12035_7, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_6 * Net_12035_5 * Net_12035_4 * 
              Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_7 (fanout=3)

    MacroCell: Name=Net_12035_6, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_5 * Net_12035_4 * Net_12035_3 * 
              Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_6 (fanout=4)

    MacroCell: Name=Net_12035_5, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_4 * Net_12035_3 * Net_12035_2 * 
              Net_12035_1
        );
        Output = Net_12035_5 (fanout=6)

    MacroCell: Name=Net_12035_4, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_4 (fanout=7)

    MacroCell: Name=Net_12035_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_3 (fanout=8)

    MacroCell: Name=Net_12035_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_1
        );
        Output = Net_12035_2 (fanout=9)

    MacroCell: Name=Net_12035_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292
        );
        Output = Net_12035_1 (fanout=9)

    MacroCell: Name=cydff_13, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1
        );
        Output = cydff_13 (fanout=16)

    MacroCell: Name=captured_15, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_15
        );
        Output = captured_15 (fanout=1)

    MacroCell: Name=captured_14, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_14
        );
        Output = captured_14 (fanout=1)

    MacroCell: Name=captured_13, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_13
        );
        Output = captured_13 (fanout=1)

    MacroCell: Name=captured_12, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_12
        );
        Output = captured_12 (fanout=1)

    MacroCell: Name=captured_11, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_11
        );
        Output = captured_11 (fanout=1)

    MacroCell: Name=captured_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_10
        );
        Output = captured_10 (fanout=1)

    MacroCell: Name=captured_9, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_9
        );
        Output = captured_9 (fanout=1)

    MacroCell: Name=captured_8, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_8
        );
        Output = captured_8 (fanout=1)

    MacroCell: Name=captured_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_7
        );
        Output = captured_7 (fanout=1)

    MacroCell: Name=captured_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_6
        );
        Output = captured_6 (fanout=1)

    MacroCell: Name=captured_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_5
        );
        Output = captured_5 (fanout=1)

    MacroCell: Name=captured_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_4
        );
        Output = captured_4 (fanout=1)

    MacroCell: Name=captured_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_3
        );
        Output = captured_3 (fanout=1)

    MacroCell: Name=captured_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_2
        );
        Output = captured_2 (fanout=1)

    MacroCell: Name=captured_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_1
        );
        Output = captured_1 (fanout=1)

    MacroCell: Name=captured_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292
        );
        Output = captured_0 (fanout=1)

    MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Waiter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Waiter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Waiter:CounterUDB:hwCapture\ ,
            f0_load => \Waiter:CounterUDB:hwCapture\ ,
            ce0_comb => \Waiter:CounterUDB:per_equal\ ,
            z0_comb => \Waiter:CounterUDB:status_1\ ,
            cl1_comb => \Waiter:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Waiter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Waiter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
            ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
            z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => FrameRX_1 ,
            cs_addr_0 => Frame_clear_1 ,
            z0_comb => \GlitchFilter_6:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_10896 ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_10896 ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_10896 ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_10896 ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_10649 ,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SigmaReg:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_12420 ,
            so_comb => Net_698 ,
            f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
            f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
            f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
            f1_blk_stat_comb => \SigmaReg:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SPI_ADC:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_ADC:Net_276\ ,
            cs_addr_2 => \SPI_ADC:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_ADC:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_ADC:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPI_ADC:BSPIM:load_rx_data\ ,
            so_comb => \SPI_ADC:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_ADC:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_ADC:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_ADC:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_ADC:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_11504 ,
            cs_addr_0 => Net_11503 ,
            z0_comb => \GlitchFilter_2:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "10001111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TEST:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TEST:PWMUDB:tc_i\ ,
            cs_addr_1 => \TEST:PWMUDB:runmode_enable\ ,
            chain_out => \TEST:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Mhz4_096__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Next in chain : \TEST:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\TEST:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TEST:PWMUDB:tc_i\ ,
            cs_addr_1 => \TEST:PWMUDB:runmode_enable\ ,
            z0_comb => \TEST:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \TEST:PWMUDB:status_3\ ,
            chain_in => \TEST:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Mhz4_096__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Previous in chain : \TEST:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIM_MEMS:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_MEMS:Net_276\ ,
            cs_addr_2 => \SPIM_MEMS:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_MEMS:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_MEMS:BSPIM:state_0\ ,
            route_si => Net_11881 ,
            f1_load => \SPIM_MEMS:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_MEMS:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_MEMS:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_MEMS:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_MEMS:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_MEMS:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Period:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => Net_10925 ,
            so_comb => Net_11393 ,
            f0_bus_stat_comb => \Period:bSR:status_4\ ,
            f0_blk_stat_comb => \Period:bSR:status_3\ ,
            f1_bus_stat_comb => \Period:bSR:status_6\ ,
            f1_blk_stat_comb => \Period:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StartButton_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_10779 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Capture_high:sts:sts_reg\
        PORT MAP (
            status_7 => captured_15 ,
            status_6 => captured_14 ,
            status_5 => captured_13 ,
            status_4 => captured_12 ,
            status_3 => captured_11 ,
            status_2 => captured_10 ,
            status_1 => captured_9 ,
            status_0 => captured_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Capture_low:sts:sts_reg\
        PORT MAP (
            status_7 => captured_7 ,
            status_6 => captured_6 ,
            status_5 => captured_5 ,
            status_4 => captured_4 ,
            status_3 => captured_3 ,
            status_2 => captured_2 ,
            status_1 => captured_1 ,
            status_0 => captured_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Waiter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Frame_clear_1 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Waiter:CounterUDB:status_6\ ,
            status_5 => \Waiter:CounterUDB:status_5\ ,
            status_4 => \Waiter:CounterUDB:hwCapture\ ,
            status_2 => \Waiter:CounterUDB:status_2\ ,
            status_1 => \Waiter:CounterUDB:status_1\ ,
            status_0 => \Waiter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Frame_clear_1 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterDec:CounterUDB:status_6\ ,
            status_5 => \BitCounterDec:CounterUDB:status_5\ ,
            status_2 => \BitCounterDec:CounterUDB:status_2\ ,
            status_1 => \BitCounterDec:CounterUDB:status_1\ ,
            status_0 => \BitCounterDec:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RecieveShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \RecieveShiftReg:bSR:status_6\ ,
            status_5 => \RecieveShiftReg:bSR:status_5\ ,
            status_4 => \RecieveShiftReg:bSR:status_4\ ,
            status_3 => \RecieveShiftReg:bSR:status_3\ ,
            status_1 => \BitCounterDec:CounterUDB:prevCompare\ ,
            interrupt => Net_7168 ,
            clk_en => Net_10771 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)

    statusicell: Name =\TransmitShiftReg:bSR:StsReg\
        PORT MAP (
            clock => Net_10896 ,
            status_6 => \TransmitShiftReg:bSR:status_6\ ,
            status_5 => \TransmitShiftReg:bSR:status_5\ ,
            status_4 => \TransmitShiftReg:bSR:status_4\ ,
            status_3 => \TransmitShiftReg:bSR:status_3\ ,
            status_0 => \TransmitShiftReg:bSR:status_0\ ,
            interrupt => Net_10480 ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
            status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
            status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
            status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
            status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
            interrupt => Net_10110 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SigmaReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \SigmaReg:bSR:status_6\ ,
            status_5 => \SigmaReg:bSR:status_5\ ,
            status_4 => \SigmaReg:bSR:status_4\ ,
            status_3 => \SigmaReg:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\SPI_ADC:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_ADC:Net_276\ ,
            status_4 => \SPI_ADC:BSPIM:tx_status_4\ ,
            status_3 => \SPI_ADC:BSPIM:load_rx_data\ ,
            status_2 => \SPI_ADC:BSPIM:tx_status_2\ ,
            status_1 => \SPI_ADC:BSPIM:tx_status_1\ ,
            status_0 => \SPI_ADC:BSPIM:tx_status_0\ ,
            interrupt => Net_11490 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_ADC:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_ADC:Net_276\ ,
            status_6 => \SPI_ADC:BSPIM:rx_status_6\ ,
            status_5 => \SPI_ADC:BSPIM:rx_status_5\ ,
            status_4 => \SPI_ADC:BSPIM:rx_status_4\ ,
            interrupt => Net_11488 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TEST:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => \TEST:PWMUDB:status_5\ ,
            status_3 => \TEST:PWMUDB:status_3\ ,
            status_2 => \TEST:PWMUDB:status_2\ ,
            clk_en => Mhz4_096__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

    statusicell: Name =\SPIM_MEMS:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_MEMS:Net_276\ ,
            status_4 => \SPIM_MEMS:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_MEMS:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_MEMS:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_MEMS:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_MEMS:BSPIM:tx_status_0\ ,
            interrupt => Net_11889 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_MEMS:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_MEMS:Net_276\ ,
            status_6 => \SPIM_MEMS:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_MEMS:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_MEMS:BSPIM:rx_status_4\ ,
            interrupt => Net_11887 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Period:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Period:bSR:status_6\ ,
            status_5 => \Period:bSR:status_5\ ,
            status_4 => \Period:bSR:status_4\ ,
            status_3 => \Period:bSR:status_3\ ,
            status_0 => \Period:bSR:status_0\ ,
            interrupt => Net_12205 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Mhz4_096__SYNC
        PORT MAP (
            in => Mhz4_096 ,
            out => Mhz4_096__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FrameAllow:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FrameAllow:control_7\ ,
            control_6 => \FrameAllow:control_6\ ,
            control_5 => \FrameAllow:control_5\ ,
            control_4 => \FrameAllow:control_4\ ,
            control_3 => \FrameAllow:control_3\ ,
            control_2 => \FrameAllow:control_2\ ,
            control_1 => \FrameAllow:control_1\ ,
            control_0 => Net_7248 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \BitCounterDec:CounterUDB:control_7\ ,
            control_6 => \BitCounterDec:CounterUDB:control_6\ ,
            control_5 => \BitCounterDec:CounterUDB:control_5\ ,
            control_4 => \BitCounterDec:CounterUDB:control_4\ ,
            control_3 => \BitCounterDec:CounterUDB:control_3\ ,
            control_2 => \BitCounterDec:CounterUDB:control_2\ ,
            control_1 => \BitCounterDec:CounterUDB:control_1\ ,
            control_0 => \BitCounterDec:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RecieveShiftReg:bSR:control_7\ ,
            control_6 => \RecieveShiftReg:bSR:control_6\ ,
            control_5 => \RecieveShiftReg:bSR:control_5\ ,
            control_4 => \RecieveShiftReg:bSR:control_4\ ,
            control_3 => \RecieveShiftReg:bSR:control_3\ ,
            control_2 => \RecieveShiftReg:bSR:control_2\ ,
            control_1 => \RecieveShiftReg:bSR:control_1\ ,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10771 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)

    controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_10896 ,
            control_7 => \TransmitShiftReg:bSR:control_7\ ,
            control_6 => \TransmitShiftReg:bSR:control_6\ ,
            control_5 => \TransmitShiftReg:bSR:control_5\ ,
            control_4 => \TransmitShiftReg:bSR:control_4\ ,
            control_3 => \TransmitShiftReg:bSR:control_3\ ,
            control_2 => \TransmitShiftReg:bSR:control_2\ ,
            control_1 => \TransmitShiftReg:bSR:control_1\ ,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    controlcell: Name =\StartTransmit:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StartTransmit:control_7\ ,
            control_6 => \StartTransmit:control_6\ ,
            control_5 => \StartTransmit:control_5\ ,
            control_4 => \StartTransmit:control_4\ ,
            control_3 => \StartTransmit:control_3\ ,
            control_2 => \StartTransmit:control_2\ ,
            control_1 => \StartTransmit:control_1\ ,
            control_0 => Net_11447 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SigmaReg:bSR:control_7\ ,
            control_6 => \SigmaReg:bSR:control_6\ ,
            control_5 => \SigmaReg:bSR:control_5\ ,
            control_4 => \SigmaReg:bSR:control_4\ ,
            control_3 => \SigmaReg:bSR:control_3\ ,
            control_2 => \SigmaReg:bSR:control_2\ ,
            control_1 => \SigmaReg:bSR:control_1\ ,
            control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\Control_Period:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Period:control_7\ ,
            control_6 => \Control_Period:control_6\ ,
            control_5 => \Control_Period:control_5\ ,
            control_4 => \Control_Period:control_4\ ,
            control_3 => \Control_Period:control_3\ ,
            control_2 => \Control_Period:control_2\ ,
            control_1 => Net_12461 ,
            control_0 => Net_12462 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TEST:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TEST:PWMUDB:control_7\ ,
            control_6 => \TEST:PWMUDB:control_6\ ,
            control_5 => \TEST:PWMUDB:control_5\ ,
            control_4 => \TEST:PWMUDB:control_4\ ,
            control_3 => \TEST:PWMUDB:control_3\ ,
            control_2 => \TEST:PWMUDB:control_2\ ,
            control_1 => \TEST:PWMUDB:control_1\ ,
            control_0 => \TEST:PWMUDB:control_0\ ,
            clk_en => Mhz4_096__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

    controlcell: Name =\TEST:PWMUDB:genblk7:dbctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TEST:PWMUDB:dbcontrol_7\ ,
            control_6 => \TEST:PWMUDB:dbcontrol_6\ ,
            control_5 => \TEST:PWMUDB:dbcontrol_5\ ,
            control_4 => \TEST:PWMUDB:dbcontrol_4\ ,
            control_3 => \TEST:PWMUDB:dbcontrol_3\ ,
            control_2 => \TEST:PWMUDB:dbcontrol_2\ ,
            control_1 => \TEST:PWMUDB:dbcontrol_1\ ,
            control_0 => \TEST:PWMUDB:dbcontrol_0\ ,
            clk_en => Mhz4_096__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

    controlcell: Name =\Control_Capture_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Capture_3:control_7\ ,
            control_6 => \Control_Capture_3:control_6\ ,
            control_5 => \Control_Capture_3:control_5\ ,
            control_4 => \Control_Capture_3:control_4\ ,
            control_3 => \Control_Capture_3:control_3\ ,
            control_2 => \Control_Capture_3:control_2\ ,
            control_1 => Net_11566 ,
            control_0 => Net_11565 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Comp_low:Sync:ctrl_reg\
        PORT MAP (
            control_7 => mywire_2_7 ,
            control_6 => mywire_2_6 ,
            control_5 => mywire_2_5 ,
            control_4 => mywire_2_4 ,
            control_3 => mywire_2_3 ,
            control_2 => mywire_2_2 ,
            control_1 => mywire_2_1 ,
            control_0 => mywire_2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Comp_high:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Comp_high:control_7\ ,
            control_6 => \Comp_high:control_6\ ,
            control_5 => \Comp_high:control_5\ ,
            control_4 => \Comp_high:control_4\ ,
            control_3 => mywire_2_11 ,
            control_2 => mywire_2_10 ,
            control_1 => mywire_2_9 ,
            control_0 => mywire_2_8 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Period:bSR:control_7\ ,
            control_6 => \Period:bSR:control_6\ ,
            control_5 => \Period:bSR:control_5\ ,
            control_4 => \Period:bSR:control_4\ ,
            control_3 => \Period:bSR:control_3\ ,
            control_2 => \Period:bSR:control_2\ ,
            control_1 => \Period:bSR:control_1\ ,
            control_0 => \Period:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_ADC:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_ADC:Net_276\ ,
            enable => \SPI_ADC:BSPIM:cnt_enable\ ,
            count_6 => \SPI_ADC:BSPIM:count_6\ ,
            count_5 => \SPI_ADC:BSPIM:count_5\ ,
            count_4 => \SPI_ADC:BSPIM:count_4\ ,
            count_3 => \SPI_ADC:BSPIM:count_3\ ,
            count_2 => \SPI_ADC:BSPIM:count_2\ ,
            count_1 => \SPI_ADC:BSPIM:count_1\ ,
            count_0 => \SPI_ADC:BSPIM:count_0\ ,
            tc => \SPI_ADC:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_MEMS:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_MEMS:Net_276\ ,
            enable => \SPIM_MEMS:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_MEMS:BSPIM:count_6\ ,
            count_5 => \SPIM_MEMS:BSPIM:count_5\ ,
            count_4 => \SPIM_MEMS:BSPIM:count_4\ ,
            count_3 => \SPIM_MEMS:BSPIM:count_3\ ,
            count_2 => \SPIM_MEMS:BSPIM:count_2\ ,
            count_1 => \SPIM_MEMS:BSPIM:count_1\ ,
            count_0 => \SPIM_MEMS:BSPIM:count_0\ ,
            tc => \SPIM_MEMS:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_10779 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SPI_ADC:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPI_ADC:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_11490 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DRDY
        PORT MAP (
            interrupt => Net_11576 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Frame_clear_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  131 :   61 :  192 : 68.23 %
  Unique P-terms              :  206 :  178 :  384 : 53.65 %
  Total P-terms               :  218 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :   18 :    6 :   24 : 75.00 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :   12 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   15 :    9 :   24 : 62.50 %
    Control Registers         :   13 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.239ms
Tech Mapping phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : CH32kHZ_IN(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : CH32kHZ_OUT(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CS2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CSn(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Clock_tiktak_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIN(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : DInN(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : DInP(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DOUT(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : DOut1N(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : DOut1P(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DRDYn(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : EN1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : INT1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : INT2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Out_TikTak(0) (fixed)
[IOP=(12)][IoId=(5)] : Pin_test11(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_test11_SIOREF_0 (fixed)
[IOP=(12)][IoId=(7)] : Pin_test12(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_test12_SIOREF_0 (fixed)
[IOP=(12)][IoId=(6)] : Pin_test21(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin_test21_SIOREF_0 (fixed)
[IOP=(12)][IoId=(4)] : Pin_test22(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_test22_SIOREF_0 (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SCL2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SDI2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SDO2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : START_PIN(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TEST_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : TEST_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_2:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : CH32kHZ_IN(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : CH32kHZ_OUT(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : CS2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CSn(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Clock_tiktak_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIN(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : DInN(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : DInP(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DOUT(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : DOut1N(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : DOut1P(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DRDYn(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : EN1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : INT1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : INT2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Out_TikTak(0) (fixed)
[IOP=(12)][IoId=(5)] : Pin_test11(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_test11_SIOREF_0 (fixed)
[IOP=(12)][IoId=(7)] : Pin_test12(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_test12_SIOREF_0 (fixed)
[IOP=(12)][IoId=(6)] : Pin_test21(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin_test21_SIOREF_0 (fixed)
[IOP=(12)][IoId=(4)] : Pin_test22(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_test22_SIOREF_0 (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SCL2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SDI2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SDO2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : START_PIN(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TEST_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : TEST_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_2:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.798ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_58 {
    comp_3_vminus
    agr5_x_comp_3_vminus
    agr5
    agr5_x_p15_1
    p15_1
  }
  Net: Net_10739 {
    comp_1_vminus
    agr4_x_comp_1_vminus
    agr4
    agr4_x_p15_0
    p15_0
  }
  Net: Net_63 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_73 {
    vidac_1_vout
    agr0_x_vidac_1_vout
    agr0
    agr0_x_comp_1_vplus
    comp_1_vplus
    agr0_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_43 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  comp_3_vminus                                    -> Net_58
  agr5_x_comp_3_vminus                             -> Net_58
  agr5                                             -> Net_58
  agr5_x_p15_1                                     -> Net_58
  p15_1                                            -> Net_58
  comp_1_vminus                                    -> Net_10739
  agr4_x_comp_1_vminus                             -> Net_10739
  agr4                                             -> Net_10739
  agr4_x_p15_0                                     -> Net_10739
  p15_0                                            -> Net_10739
  p0_1                                             -> Net_63
  opamp_0_vminus_x_p0_1                            -> Net_63
  opamp_0_vminus                                   -> Net_63
  vidac_1_vout                                     -> Net_73
  agr0_x_vidac_1_vout                              -> Net_73
  agr0                                             -> Net_73
  agr0_x_comp_1_vplus                              -> Net_73
  comp_1_vplus                                     -> Net_73
  agr0_x_comp_3_vplus                              -> Net_73
  comp_3_vplus                                     -> Net_73
  common_Vdda/2                                    -> Net_43
  common_Vdda/2_x_comp_vref_vdda                   -> Net_43
  comp_vref_vdda                                   -> Net_43
  abusl0_x_comp_vref_vdda                          -> Net_43
  abusl0                                           -> Net_43
  abusl0_x_opamp_0_vplus                           -> Net_43
  opamp_0_vplus                                    -> Net_43
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.35
                   Pterms :            4.48
               Macrocells :            2.73
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       8.79 :       5.46
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_MEMS:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * \SPIM_MEMS:BSPIM:count_0\
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              \SPIM_MEMS:BSPIM:tx_status_1\
            + \SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * \SPIM_MEMS:BSPIM:count_1\ * 
              !\SPIM_MEMS:BSPIM:count_0\ * !\SPIM_MEMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_MEMS:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_MEMS:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
            + \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              \SPIM_MEMS:BSPIM:load_cond\
        );
        Output = \SPIM_MEMS:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_MEMS:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * \SPIM_MEMS:BSPIM:count_1\ * 
              !\SPIM_MEMS:BSPIM:count_0\ * !\SPIM_MEMS:BSPIM:tx_status_1\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_0\
            + \SPIM_MEMS:BSPIM:state_1\ * \SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_MEMS:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              \SPIM_MEMS:BSPIM:count_1\ * !\SPIM_MEMS:BSPIM:count_0\ * 
              !\SPIM_MEMS:BSPIM:tx_status_1\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:count_4\ * 
              !\SPIM_MEMS:BSPIM:count_3\ * !\SPIM_MEMS:BSPIM:count_2\ * 
              !\SPIM_MEMS:BSPIM:count_1\ * \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_MEMS:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\
        );
        Output = \SPIM_MEMS:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_MEMS:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
        );
        Output = \SPIM_MEMS:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_MEMS:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_MEMS:Net_276\ ,
        status_4 => \SPIM_MEMS:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_MEMS:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_MEMS:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_MEMS:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_MEMS:BSPIM:tx_status_0\ ,
        interrupt => Net_11889 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_ADC:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\ * \SPI_ADC:BSPIM:rx_status_4\
        );
        Output = \SPI_ADC:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_ADC:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_MEMS:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\ * \SPIM_MEMS:BSPIM:rx_status_4\
        );
        Output = \SPIM_MEMS:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_MEMS:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\
        );
        Output = \SPIM_MEMS:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_23 * !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\
            + Net_23 * \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * \SPI_ADC:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11504, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * !Net_11504
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * !Net_11504
        );
        Output = Net_11504 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_ADC:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_ADC:Net_276\ ,
        cs_addr_2 => \SPI_ADC:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_ADC:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_ADC:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPI_ADC:BSPIM:load_rx_data\ ,
        so_comb => \SPI_ADC:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_ADC:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_ADC:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_ADC:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_ADC:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_ADC:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_ADC:Net_276\ ,
        status_6 => \SPI_ADC:BSPIM:rx_status_6\ ,
        status_5 => \SPI_ADC:BSPIM:rx_status_5\ ,
        status_4 => \SPI_ADC:BSPIM:rx_status_4\ ,
        interrupt => Net_11488 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_ADC:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * \SPI_ADC:BSPIM:cnt_enable\
            + !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\ * 
              \SPI_ADC:BSPIM:cnt_enable\
            + \SPI_ADC:BSPIM:state_1\ * \SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\ * \SPI_ADC:BSPIM:cnt_enable\
        );
        Output = \SPI_ADC:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_ADC:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              \SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              !\SPI_ADC:BSPIM:tx_status_1\
            + !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_ADC:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
        );
        Output = \SPI_ADC:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_ADC:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * \SPI_ADC:BSPIM:count_1\ * 
              !\SPI_ADC:BSPIM:count_0\ * !\SPI_ADC:BSPIM:tx_status_1\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\
            + \SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_0\
            + \SPI_ADC:BSPIM:state_1\ * \SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * !\SPI_ADC:BSPIM:count_1\ * 
              \SPI_ADC:BSPIM:count_0\
        );
        Output = \SPI_ADC:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\
        );
        Output = Net_25 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_ADC:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\
        );
        Output = \SPI_ADC:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_10896 ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SPI_ADC:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_ADC:Net_276\ ,
        status_4 => \SPI_ADC:BSPIM:tx_status_4\ ,
        status_3 => \SPI_ADC:BSPIM:load_rx_data\ ,
        status_2 => \SPI_ADC:BSPIM:tx_status_2\ ,
        status_1 => \SPI_ADC:BSPIM:tx_status_1\ ,
        status_0 => \SPI_ADC:BSPIM:tx_status_0\ ,
        interrupt => Net_11490 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\StartTransmit:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StartTransmit:control_7\ ,
        control_6 => \StartTransmit:control_6\ ,
        control_5 => \StartTransmit:control_5\ ,
        control_4 => \StartTransmit:control_4\ ,
        control_3 => \StartTransmit:control_3\ ,
        control_2 => \StartTransmit:control_2\ ,
        control_1 => \StartTransmit:control_1\ ,
        control_0 => Net_11447 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_ADC:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_ADC:BSPIM:state_2\ * \SPI_ADC:BSPIM:state_1\ * 
              \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * \SPI_ADC:BSPIM:count_0\
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_0\
            + !\SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:state_0\ * 
              \SPI_ADC:BSPIM:tx_status_1\
            + \SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:state_0\ * 
              !\SPI_ADC:BSPIM:count_4\ * !\SPI_ADC:BSPIM:count_3\ * 
              !\SPI_ADC:BSPIM:count_2\ * \SPI_ADC:BSPIM:count_1\ * 
              !\SPI_ADC:BSPIM:count_0\ * !\SPI_ADC:BSPIM:tx_status_1\
        );
        Output = \SPI_ADC:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_ADC:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_ADC:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_2\ * !\SPI_ADC:BSPIM:state_1\ * 
              !\SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_1\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
            + \SPI_ADC:BSPIM:state_0\ * !\SPI_ADC:BSPIM:count_4\ * 
              !\SPI_ADC:BSPIM:count_3\ * !\SPI_ADC:BSPIM:count_2\ * 
              !\SPI_ADC:BSPIM:count_1\ * !\SPI_ADC:BSPIM:count_0\ * 
              \SPI_ADC:BSPIM:load_cond\
        );
        Output = \SPI_ADC:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_10457, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_11447)
            Clock Enable: PosEdge(Net_11444)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10457 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_10896 ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

count7cell: Name =\SPI_ADC:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_ADC:Net_276\ ,
        enable => \SPI_ADC:BSPIM:cnt_enable\ ,
        count_6 => \SPI_ADC:BSPIM:count_6\ ,
        count_5 => \SPI_ADC:BSPIM:count_5\ ,
        count_4 => \SPI_ADC:BSPIM:count_4\ ,
        count_3 => \SPI_ADC:BSPIM:count_3\ ,
        count_2 => \SPI_ADC:BSPIM:count_2\ ,
        count_1 => \SPI_ADC:BSPIM:count_1\ ,
        count_0 => \SPI_ADC:BSPIM:count_0\ ,
        tc => \SPI_ADC:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\TEST:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:control_7\
        );
        Output = \TEST:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11576, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11575
        );
        Output = Net_11576 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TEST:PWMUDB:status_5\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \TEST:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TEST:PWMUDB:db_ph1_run_temp\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\TEST:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 3 pterms
        !(
              !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_1\
            + !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_0\
            + !\TEST:PWMUDB:dbcontrol_0\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TEST:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\TEST:PWMUDB:db_ph1_run_temp\ * !\TEST:PWMUDB:db_ph2_run_temp\ * 
              \TEST:PWMUDB:db_cnt_1\
            + \TEST:PWMUDB:dbcontrol_1\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
            + \TEST:PWMUDB:db_cnt_1\ * \TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_cnt_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TEST:PWMUDB:db_ph2_run_temp\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:db_ph2_run_temp\ * !\TEST:PWMUDB:db_cnt_1\ * 
              !\TEST:PWMUDB:db_cnt_0\
        );
        Output = \TEST:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }
}

statuscell: Name =\StartButton_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_10779 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\TEST:PWMUDB:genblk7:dbctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TEST:PWMUDB:dbcontrol_7\ ,
        control_6 => \TEST:PWMUDB:dbcontrol_6\ ,
        control_5 => \TEST:PWMUDB:dbcontrol_5\ ,
        control_4 => \TEST:PWMUDB:dbcontrol_4\ ,
        control_3 => \TEST:PWMUDB:dbcontrol_3\ ,
        control_2 => \TEST:PWMUDB:dbcontrol_2\ ,
        control_1 => \TEST:PWMUDB:dbcontrol_1\ ,
        control_0 => \TEST:PWMUDB:dbcontrol_0\ ,
        clk_en => Mhz4_096__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Mhz4_096, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_12456)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = Mhz4_096 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
        ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
        z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Frame_clear_1 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterDec:CounterUDB:status_6\ ,
        status_5 => \BitCounterDec:CounterUDB:status_5\ ,
        status_2 => \BitCounterDec:CounterUDB:status_2\ ,
        status_1 => \BitCounterDec:CounterUDB:status_1\ ,
        status_0 => \BitCounterDec:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_MEMS:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * \SPIM_MEMS:BSPIM:cnt_enable\
            + !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\ * !\SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_0\ * 
              \SPIM_MEMS:BSPIM:cnt_enable\
            + \SPIM_MEMS:BSPIM:state_1\ * \SPIM_MEMS:BSPIM:state_0\ * 
              !\SPIM_MEMS:BSPIM:count_4\ * !\SPIM_MEMS:BSPIM:count_3\ * 
              !\SPIM_MEMS:BSPIM:count_2\ * !\SPIM_MEMS:BSPIM:count_1\ * 
              \SPIM_MEMS:BSPIM:count_0\ * \SPIM_MEMS:BSPIM:cnt_enable\
        );
        Output = \SPIM_MEMS:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_10511, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_MEMS:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_MEMS:Net_276\ ,
        cs_addr_2 => \SPIM_MEMS:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_MEMS:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_MEMS:BSPIM:state_0\ ,
        route_si => Net_11881 ,
        f1_load => \SPIM_MEMS:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_MEMS:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_MEMS:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_MEMS:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_MEMS:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_MEMS:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM_MEMS:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_MEMS:Net_276\ ,
        enable => \SPIM_MEMS:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_MEMS:BSPIM:count_6\ ,
        count_5 => \SPIM_MEMS:BSPIM:count_5\ ,
        count_4 => \SPIM_MEMS:BSPIM:count_4\ ,
        count_3 => \SPIM_MEMS:BSPIM:count_3\ ,
        count_2 => \SPIM_MEMS:BSPIM:count_2\ ,
        count_1 => \SPIM_MEMS:BSPIM:count_1\ ,
        count_0 => \SPIM_MEMS:BSPIM:count_0\ ,
        tc => \SPIM_MEMS:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10749, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11503, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_11504 * \GlitchFilter_2:counter_done_0\
            + Net_11504 * Net_11503
        );
        Output = Net_11503 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
        ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
        z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_8, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_10896 ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
        status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
        status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
        status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
        status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
        interrupt => Net_10110 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=preouts_2, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_11444, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7248 * !Frame_clear_1
            + Net_7248 * Frame_clear_1
        );
        Output = Net_11444 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10449, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123 * !Frame_clear_1
            + n124 * !n123 * !Frame_clear_1
        );
        Output = Net_10449 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_110, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10449)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=FrameRX_1, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123
            + n124 * !n123
        );
        Output = FrameRX_1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_10896 ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_10649 ,
        f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\TransmitShiftReg:bSR:StsReg\
    PORT MAP (
        clock => Net_10896 ,
        status_6 => \TransmitShiftReg:bSR:status_6\ ,
        status_5 => \TransmitShiftReg:bSR:status_5\ ,
        status_4 => \TransmitShiftReg:bSR:status_4\ ,
        status_3 => \TransmitShiftReg:bSR:status_3\ ,
        status_0 => \TransmitShiftReg:bSR:status_0\ ,
        interrupt => Net_10480 ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

controlcell: Name =\FrameAllow:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FrameAllow:control_7\ ,
        control_6 => \FrameAllow:control_6\ ,
        control_5 => \FrameAllow:control_5\ ,
        control_4 => \FrameAllow:control_4\ ,
        control_3 => \FrameAllow:control_3\ ,
        control_2 => \FrameAllow:control_2\ ,
        control_1 => \FrameAllow:control_1\ ,
        control_0 => Net_7248 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Waiter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * Net_110
            + n123 * !Net_110
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Frame_clear_1, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n124 * n123
            + n124 * !n123
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:count_stored_i\ * Frame_clear_1 * 
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_860, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_12205)
            Clock Enable: PosEdge(Net_12461)
        Main Equation            : 1 pterm
        (
              Net_12462
        );
        Output = Net_860 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\ * 
              !\Waiter:CounterUDB:overflow_reg_i\
        );
        Output = \Waiter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Waiter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Waiter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Waiter:CounterUDB:hwCapture\ ,
        f0_load => \Waiter:CounterUDB:hwCapture\ ,
        ce0_comb => \Waiter:CounterUDB:per_equal\ ,
        z0_comb => \Waiter:CounterUDB:status_1\ ,
        cl1_comb => \Waiter:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Waiter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Waiter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Period:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Period:control_7\ ,
        control_6 => \Control_Period:control_6\ ,
        control_5 => \Control_Period:control_5\ ,
        control_4 => \Control_Period:control_4\ ,
        control_3 => \Control_Period:control_3\ ,
        control_2 => \Control_Period:control_2\ ,
        control_1 => Net_12461 ,
        control_0 => Net_12462 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Mhz4_096__SYNC
    PORT MAP (
        in => Mhz4_096 ,
        out => Mhz4_096__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12456)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10779, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_10779 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Waiter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * \Waiter:CounterUDB:prevCapture\
            + Data_sync_0 * !\Waiter:CounterUDB:prevCapture\ * Frame_clear_1
            + \Waiter:CounterUDB:prevCapture\ * !Frame_clear_1
        );
        Output = \Waiter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Data_sync_0 * cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
            + Data_sync_0 * !cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Data_sync_0, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !n123 * !Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
            + !n123 * Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * !Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
        );
        Output = Data_sync_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Waiter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = \Waiter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Waiter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Frame_clear_1 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Waiter:CounterUDB:status_6\ ,
        status_5 => \Waiter:CounterUDB:status_5\ ,
        status_4 => \Waiter:CounterUDB:hwCapture\ ,
        status_2 => \Waiter:CounterUDB:status_2\ ,
        status_1 => \Waiter:CounterUDB:status_1\ ,
        status_0 => \Waiter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \BitCounterDec:CounterUDB:control_7\ ,
        control_6 => \BitCounterDec:CounterUDB:control_6\ ,
        control_5 => \BitCounterDec:CounterUDB:control_5\ ,
        control_4 => \BitCounterDec:CounterUDB:control_4\ ,
        control_3 => \BitCounterDec:CounterUDB:control_3\ ,
        control_2 => \BitCounterDec:CounterUDB:control_2\ ,
        control_1 => \BitCounterDec:CounterUDB:control_1\ ,
        control_0 => \BitCounterDec:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_11884, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              \SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !Net_11884
            + \SPIM_MEMS:BSPIM:state_2\ * !\SPIM_MEMS:BSPIM:state_1\ * 
              !Net_11884
        );
        Output = Net_11884 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11882, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_11882 * !\SPIM_MEMS:BSPIM:state_2\ * 
              \SPIM_MEMS:BSPIM:state_0\
            + Net_11882 * \SPIM_MEMS:BSPIM:state_2\ * 
              !\SPIM_MEMS:BSPIM:state_1\ * !\SPIM_MEMS:BSPIM:state_0\
            + !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\ * \SPIM_MEMS:BSPIM:mosi_from_dp\
        );
        Output = Net_11882 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11883, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_MEMS:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_MEMS:BSPIM:state_2\ * \SPIM_MEMS:BSPIM:state_1\ * 
              !\SPIM_MEMS:BSPIM:state_0\
        );
        Output = Net_11883 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_12035_9, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_8 * \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_9 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_12035_11, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_11 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12035_8, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_8 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12035_10, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_10 (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_11964_split, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_12035_11 * !mywire_2_11
            + !Net_12035_10 * mywire_2_10
            + Net_12035_10 * !mywire_2_10
            + !Net_12035_9 * mywire_2_9
            + Net_12035_9 * !mywire_2_9
            + !Net_12035_8 * mywire_2_8
            + Net_12035_8 * !mywire_2_8
            + !\MODULE_4:g1:a0:gx:u0:eq_7\
        );
        Output = Net_11964_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_12035_15, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_14 * Net_12035_13 * Net_12035_12 * Net_12035_11 * 
              Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_12035_14, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_13 * Net_12035_12 * Net_12035_11 * Net_12035_10 * 
              Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_14 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12035_12, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_11 * Net_12035_10 * Net_12035_9 * Net_12035_8 * 
              \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_12 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12035_13, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_12 * Net_12035_11 * Net_12035_10 * Net_12035_9 * 
              Net_12035_8 * \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_12035_13 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => FrameRX_1 ,
        cs_addr_0 => Frame_clear_1 ,
        z0_comb => \GlitchFilter_6:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Comp_high:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Comp_high:control_7\ ,
        control_6 => \Comp_high:control_6\ ,
        control_5 => \Comp_high:control_5\ ,
        control_4 => \Comp_high:control_4\ ,
        control_3 => mywire_2_11 ,
        control_2 => mywire_2_10 ,
        control_1 => mywire_2_9 ,
        control_0 => mywire_2_8 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=captured_15, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_15
        );
        Output = captured_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=captured_11, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_11
        );
        Output = captured_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=captured_8, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_8
        );
        Output = captured_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=captured_12, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_12
        );
        Output = captured_12 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=captured_14, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_14
        );
        Output = captured_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=captured_9, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_9
        );
        Output = captured_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=captured_10, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_10
        );
        Output = captured_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=captured_13, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_13
        );
        Output = captured_13 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TEST:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TEST:PWMUDB:tc_i\ ,
        cs_addr_1 => \TEST:PWMUDB:runmode_enable\ ,
        z0_comb => \TEST:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \TEST:PWMUDB:status_3\ ,
        chain_in => \TEST:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Mhz4_096__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
    Previous in chain : \TEST:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\SPIM_MEMS:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_MEMS:Net_276\ ,
        status_6 => \SPIM_MEMS:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_MEMS:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_MEMS:BSPIM:rx_status_4\ ,
        interrupt => Net_11887 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1037, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10896) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\TEST:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TEST:PWMUDB:runmode_enable\ * \TEST:PWMUDB:tc_i\
        );
        Output = \TEST:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_13, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1
        );
        Output = cydff_13 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

statuscell: Name =\Capture_high:sts:sts_reg\
    PORT MAP (
        status_7 => captured_15 ,
        status_6 => captured_14 ,
        status_5 => captured_13 ,
        status_4 => captured_12 ,
        status_3 => captured_11 ,
        status_2 => captured_10 ,
        status_1 => captured_9 ,
        status_0 => captured_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_10896 ,
        control_7 => \TransmitShiftReg:bSR:control_7\ ,
        control_6 => \TransmitShiftReg:bSR:control_6\ ,
        control_5 => \TransmitShiftReg:bSR:control_5\ ,
        control_4 => \TransmitShiftReg:bSR:control_4\ ,
        control_3 => \TransmitShiftReg:bSR:control_3\ ,
        control_2 => \TransmitShiftReg:bSR:control_2\ ,
        control_1 => \TransmitShiftReg:bSR:control_1\ ,
        control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[1]:samples_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=My_wire_1, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * My_wire_1 * 
              !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
            + !Net_10649 * Net_10749 * !My_wire_1 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:samples_1\ * 
              \GlitchFilter_3:genblk1[1]:samples_0\
            + Net_10649 * !Net_10749 * !My_wire_1 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:samples_1\ * 
              \GlitchFilter_3:genblk1[1]:samples_0\
            + Net_10649 * Net_10749 * My_wire_1 * 
              !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
            + My_wire_1 * !preouts_2 * !\GlitchFilter_3:genblk1[1]:samples_1\ * 
              !\GlitchFilter_3:genblk1[1]:samples_0\
        );
        Output = My_wire_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[1]:samples_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[1]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Waiter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = \Waiter:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\
        );
        Output = \Waiter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\TEST:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => \TEST:PWMUDB:status_5\ ,
        status_3 => \TEST:PWMUDB:status_3\ ,
        status_2 => \TEST:PWMUDB:status_2\ ,
        clk_en => Mhz4_096__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

controlcell: Name =\TEST:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TEST:PWMUDB:control_7\ ,
        control_6 => \TEST:PWMUDB:control_6\ ,
        control_5 => \TEST:PWMUDB:control_5\ ,
        control_4 => \TEST:PWMUDB:control_4\ ,
        control_3 => \TEST:PWMUDB:control_3\ ,
        control_2 => \TEST:PWMUDB:control_2\ ,
        control_1 => \TEST:PWMUDB:control_1\ ,
        control_0 => \TEST:PWMUDB:control_0\ ,
        clk_en => Mhz4_096__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_10771, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = Net_10771 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(\Waiter:CounterUDB:prevCompare\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\ * 
              !\Waiter:CounterUDB:prevCompare\
        );
        Output = \Waiter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Period:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => Net_10925 ,
        so_comb => Net_11393 ,
        f0_bus_stat_comb => \Period:bSR:status_4\ ,
        f0_blk_stat_comb => \Period:bSR:status_3\ ,
        f1_bus_stat_comb => \Period:bSR:status_6\ ,
        f1_blk_stat_comb => \Period:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\Period:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Period:bSR:status_6\ ,
        status_5 => \Period:bSR:status_5\ ,
        status_4 => \Period:bSR:status_4\ ,
        status_3 => \Period:bSR:status_3\ ,
        status_0 => \Period:bSR:status_0\ ,
        interrupt => Net_12205 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Period:bSR:control_7\ ,
        control_6 => \Period:bSR:control_6\ ,
        control_5 => \Period:bSR:control_5\ ,
        control_4 => \Period:bSR:control_4\ ,
        control_3 => \Period:bSR:control_3\ ,
        control_2 => \Period:bSR:control_2\ ,
        control_1 => \Period:bSR:control_1\ ,
        control_0 => \Period:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_11292 * mywire_2_0
            + Net_11292 * !mywire_2_0
            + Net_12035_5 * !mywire_2_5
            + Net_12035_4 * !mywire_2_4
            + Net_12035_3 * !mywire_2_3
            + Net_12035_2 * !mywire_2_2
            + !Net_12035_1 * mywire_2_1
            + Net_12035_1 * !mywire_2_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_12035_5 * mywire_2_5
            + !Net_12035_4 * mywire_2_4
            + !Net_12035_3 * mywire_2_3
            + !Net_12035_2 * mywire_2_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_12035_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_1
        );
        Output = Net_12035_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12035_4, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12035_3, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_3 (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\Comp_low:Sync:ctrl_reg\
    PORT MAP (
        control_7 => mywire_2_7 ,
        control_6 => mywire_2_6 ,
        control_5 => mywire_2_5 ,
        control_4 => mywire_2_4 ,
        control_3 => mywire_2_3 ,
        control_2 => mywire_2_2 ,
        control_1 => mywire_2_1 ,
        control_0 => mywire_2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12035_7 * !Net_12035_6 * !mywire_2_7 * !mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_12035_7 * Net_12035_6 * !mywire_2_7 * mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_12035_7 * !Net_12035_6 * mywire_2_7 * !mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_12035_7 * Net_12035_6 * mywire_2_7 * mywire_2_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_12035_7, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_6 * Net_12035_5 * Net_12035_4 * 
              Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12035_5, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_4 * Net_12035_3 * Net_12035_2 * 
              Net_12035_1
        );
        Output = Net_12035_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12035_6, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_5 * Net_12035_4 * Net_12035_3 * 
              Net_12035_2 * Net_12035_1
        );
        Output = Net_12035_6 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_11292, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11292 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_12035_1, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mhz4_096)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292
        );
        Output = Net_12035_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11964, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_12035_11 * mywire_2_11
            + Net_11964_split
        );
        Output = Net_11964 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_11504 ,
        cs_addr_0 => Net_11503 ,
        z0_comb => \GlitchFilter_2:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "10001111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=captured_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_1
        );
        Output = captured_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=captured_6, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_6
        );
        Output = captured_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=captured_5, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_5
        );
        Output = captured_5 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_18, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_11566)
            Clock Enable: PosEdge(Net_11964)
        Main Equation            : 1 pterm
        (
              Net_11565
        );
        Output = cydff_18 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292 * Net_12035_7 * Net_12035_6 * Net_12035_5 * 
              Net_12035_4 * Net_12035_3 * Net_12035_2 * Net_12035_1
        );
        Output = \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\TEST:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TEST:PWMUDB:tc_i\ ,
        cs_addr_1 => \TEST:PWMUDB:runmode_enable\ ,
        chain_out => \TEST:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Mhz4_096__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Mhz4_096__SYNC_OUT)
    Next in chain : \TEST:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Control_Capture_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Capture_3:control_7\ ,
        control_6 => \Control_Capture_3:control_6\ ,
        control_5 => \Control_Capture_3:control_5\ ,
        control_4 => \Control_Capture_3:control_4\ ,
        control_3 => \Control_Capture_3:control_3\ ,
        control_2 => \Control_Capture_3:control_2\ ,
        control_1 => Net_11566 ,
        control_0 => Net_11565 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=captured_3, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_3
        );
        Output = captured_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=captured_4, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_4
        );
        Output = captured_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=captured_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11292
        );
        Output = captured_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=captured_2, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_2
        );
        Output = captured_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=captured_7, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_13)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12035_7
        );
        Output = captured_7 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\Capture_low:sts:sts_reg\
    PORT MAP (
        status_7 => captured_7 ,
        status_6 => captured_6 ,
        status_5 => captured_5 ,
        status_4 => captured_4 ,
        status_3 => captured_3 ,
        status_2 => captured_2 ,
        status_1 => captured_1 ,
        status_0 => captured_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=My_wire_0, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * !My_wire_0
            + !Net_10649 * Net_10749 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
            + Net_10649 * !Net_10749 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * !My_wire_0
            + !preouts_2 * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[2]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=My_wire_2, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:samples_1\ * 
              !\GlitchFilter_3:genblk1[2]:samples_0\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:samples_1\ * 
              \GlitchFilter_3:genblk1[2]:samples_0\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[2]:samples_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[2]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\RecieveShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \RecieveShiftReg:bSR:status_6\ ,
        status_5 => \RecieveShiftReg:bSR:status_5\ ,
        status_4 => \RecieveShiftReg:bSR:status_4\ ,
        status_3 => \RecieveShiftReg:bSR:status_3\ ,
        status_1 => \BitCounterDec:CounterUDB:prevCompare\ ,
        interrupt => Net_7168 ,
        clk_en => Net_10771 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)

controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RecieveShiftReg:bSR:control_7\ ,
        control_6 => \RecieveShiftReg:bSR:control_6\ ,
        control_5 => \RecieveShiftReg:bSR:control_5\ ,
        control_4 => \RecieveShiftReg:bSR:control_4\ ,
        control_3 => \RecieveShiftReg:bSR:control_3\ ,
        control_2 => \RecieveShiftReg:bSR:control_2\ ,
        control_1 => \RecieveShiftReg:bSR:control_1\ ,
        control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10771 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=3, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_12420, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_698 * !Net_686 * Net_11393
            + !Net_698 * Net_686 * !Net_11393
            + Net_698 * !Net_686 * !Net_11393
            + Net_698 * Net_686 * Net_11393
        );
        Output = Net_12420 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_698 * Net_686 * !Net_11393
            + Net_698 * !Net_686 * Net_11393
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_10925, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = Net_10925 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SigmaReg:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_12420 ,
        so_comb => Net_698 ,
        f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
        f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
        f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
        f1_blk_stat_comb => \SigmaReg:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\SigmaReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \SigmaReg:bSR:status_6\ ,
        status_5 => \SigmaReg:bSR:status_5\ ,
        status_4 => \SigmaReg:bSR:status_4\ ,
        status_3 => \SigmaReg:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SigmaReg:bSR:control_7\ ,
        control_6 => \SigmaReg:bSR:control_6\ ,
        control_5 => \SigmaReg:bSR:control_5\ ,
        control_4 => \SigmaReg:bSR:control_4\ ,
        control_3 => \SigmaReg:bSR:control_3\ ,
        control_2 => \SigmaReg:bSR:control_2\ ,
        control_1 => \SigmaReg:bSR:control_1\ ,
        control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_10779 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPI_ADC:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SPI_ADC:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_11490 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Frame_clear_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_DRDY
        PORT MAP (
            interrupt => Net_11576 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_TikTak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak(0)__PA ,
        pin_input => Net_11292 ,
        pad => Out_TikTak(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_63 ,
        annotation => Net_70 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Clock_tiktak_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Clock_tiktak_3(0)__PA ,
        pin_input => Net_12420 ,
        pad => Clock_tiktak_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Clock_tiktak_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Clock_tiktak_1(0)__PA ,
        pin_input => Net_10925 ,
        pad => Clock_tiktak_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN1(0)__PA ,
        pin_input => My_wire_2 ,
        pad => EN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Clock_tiktak_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Clock_tiktak_2(0)__PA ,
        pin_input => Net_860 ,
        pad => Clock_tiktak_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = TEST_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TEST_1(0)__PA ,
        pin_input => Net_11964 ,
        pad => TEST_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIN(0)__PA ,
        pin_input => Net_23 ,
        pad => DIN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TEST_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TEST_2(0)__PA ,
        pin_input => Frame_clear_1 ,
        pad => TEST_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = START_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => START_PIN(0)__PA ,
        pin_input => cydff_18 ,
        pad => START_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CSn(0)__PA ,
        pin_input => Net_11503 ,
        pad => CSn(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DOUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOUT(0)__PA ,
        fb => Net_19 ,
        pad => DOUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DRDYn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DRDYn(0)__PA ,
        fb => Net_11575 ,
        pad => DRDYn(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = INT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INT1(0)__PA ,
        pin_input => Net_11887 ,
        pad => INT1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = INT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INT2(0)__PA ,
        pin_input => Net_11889 ,
        pad => INT2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        pin_input => Net_11884 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL2(0)__PA ,
        pin_input => Net_11883 ,
        pad => SCL2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDO2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDO2(0)__PA ,
        fb => Net_11881 ,
        pad => SDO2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDI2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDI2(0)__PA ,
        pin_input => Net_11882 ,
        pad => SDI2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = DOut1P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1P(0)__PA ,
        pin_input => My_wire_1 ,
        pad => DOut1P(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DOut1N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1N(0)__PA ,
        pin_input => My_wire_0 ,
        pad => DOut1N(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_test22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_test22(0)__PA ,
        annotation => Net_11870 ,
        pad => Pin_test22(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_test11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_test11(0)__PA ,
        annotation => Net_11868 ,
        pad => Pin_test11(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_test21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_test21(0)__PA ,
        annotation => Net_11870 ,
        pad => Pin_test21(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_test12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_test12(0)__PA ,
        annotation => Net_11868 ,
        pad => Pin_test12(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = DInP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DInP(0)__PA ,
        analog_term => Net_10739 ,
        annotation => Net_54 ,
        pad => DInP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DInN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DInN(0)__PA ,
        analog_term => Net_58 ,
        annotation => Net_53 ,
        pad => DInN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CH32kHZ_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH32kHZ_IN(0)__PA ,
        pad => CH32kHZ_IN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CH32kHZ_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH32kHZ_OUT(0)__PA ,
        pad => CH32kHZ_OUT(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_4484 ,
            dclk_0 => Net_4484_local ,
            dclk_glb_1 => Net_10896 ,
            dclk_1 => Net_10896_local ,
            dclk_glb_2 => \SPI_ADC:Net_276\ ,
            dclk_2 => \SPI_ADC:Net_276_local\ ,
            dclk_glb_3 => \SPIM_MEMS:Net_276\ ,
            dclk_3 => \SPIM_MEMS:Net_276_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_10739 ,
            out => n124 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_58 ,
            out => n123 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Boundary8bit:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_12456 ,
            cmp => \Boundary8bit:Net_47\ ,
            irq => \Boundary8bit:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_73 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_43 ,
            vminus => Net_63 ,
            vout => Net_63 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_43 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------
   0 |   0 |     * |      NONE | RES_PULL_UP_DOWN |     Out_TikTak(0) | In(Net_11292)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         Vout_1(0) | Analog(Net_63)
     |   2 |       |      NONE | RES_PULL_UP_DOWN | Clock_tiktak_3(0) | In(Net_12420)
     |   3 |       |      NONE | RES_PULL_UP_DOWN | Clock_tiktak_1(0) | In(Net_10925)
     |   6 |     * |      NONE |         CMOS_OUT |            EN1(0) | In(My_wire_2)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN | Clock_tiktak_2(0) | In(Net_860)
-----+-----+-------+-----------+------------------+-------------------+------------------
   1 |   5 |     * |      NONE | RES_PULL_UP_DOWN |         TEST_1(0) | In(Net_11964)
-----+-----+-------+-----------+------------------+-------------------+------------------
   2 |   0 |     * |      NONE | RES_PULL_UP_DOWN |            DIN(0) | In(Net_23)
     |   1 |     * |      NONE | RES_PULL_UP_DOWN |         TEST_2(0) | In(Frame_clear_1)
     |   2 |     * |      NONE |         CMOS_OUT |      START_PIN(0) | In(cydff_18)
     |   3 |     * |      NONE | RES_PULL_UP_DOWN |            CSn(0) | In(Net_11503)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN |           SCLK(0) | In(Net_25)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           DOUT(0) | FB(Net_19)
     |   6 |     * |      NONE |      RES_PULL_UP |          DRDYn(0) | FB(Net_11575)
-----+-----+-------+-----------+------------------+-------------------+------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |           INT1(0) | In(Net_11887)
     |   1 |     * |      NONE |         CMOS_OUT |           INT2(0) | In(Net_11889)
     |   2 |     * |      NONE | RES_PULL_UP_DOWN |            CS2(0) | In(Net_11884)
     |   3 |     * |      NONE |         CMOS_OUT |           SCL2(0) | In(Net_11883)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           SDO2(0) | FB(Net_11881)
     |   5 |     * |      NONE |         CMOS_OUT |           SDI2(0) | In(Net_11882)
-----+-----+-------+-----------+------------------+-------------------+------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |         DOut1P(0) | In(My_wire_1)
     |   1 |     * |      NONE |         CMOS_OUT |         DOut1N(0) | In(My_wire_0)
     |   4 |     * |      NONE |         CMOS_OUT |     Pin_test22(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     Pin_test11(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     Pin_test21(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_test12(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |           DInP(0) | Analog(Net_10739)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           DInN(0) | Analog(Net_58)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     CH32kHZ_IN(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    CH32kHZ_OUT(0) | 
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.119ms
Digital Placement phase: Elapsed time ==> 4s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.969ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary8bit:CounterHW\/tc" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Boundary8bit:CounterHW\/tc". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Mhz4_096/q". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "Mhz4_096/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_5 ). (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( SPI_ADC_IntClock ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_5 ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\adc\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.701ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.616ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.616ms
API generation phase: Elapsed time ==> 1s.962ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.001ms
