#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x557211c5a4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557211d29990 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5e26b4b018 .functor BUFZ 1, C4<z>; HiZ drive
v0x557211d25fe0_0 .net "clk", 0 0, o0x7f5e26b4b018;  0 drivers
o0x7f5e26b4b048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557211d2a710_0 .net "data_address", 31 0, o0x7f5e26b4b048;  0 drivers
o0x7f5e26b4b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x557211d2f9d0_0 .net "data_read", 0 0, o0x7f5e26b4b078;  0 drivers
v0x557211d2fd00_0 .var "data_readdata", 31 0;
o0x7f5e26b4b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557211d30e10_0 .net "data_write", 0 0, o0x7f5e26b4b0d8;  0 drivers
o0x7f5e26b4b108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557211d32cd0_0 .net "data_writedata", 31 0, o0x7f5e26b4b108;  0 drivers
S_0x557211d04150 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5e26b4b258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557211d49990_0 .net "instr_address", 31 0, o0x7f5e26b4b258;  0 drivers
v0x557211d49a90_0 .var "instr_readdata", 31 0;
S_0x557211d16a40 .scope module, "sltui_tb" "sltui_tb" 5 1;
 .timescale 0 0;
v0x557211d57f20_0 .net "active", 0 0, L_0x557211d72280;  1 drivers
v0x557211d57fe0_0 .var "clk", 0 0;
v0x557211d58080_0 .var "clk_enable", 0 0;
v0x557211d58170_0 .net "data_address", 31 0, L_0x557211d6fe50;  1 drivers
v0x557211d58210_0 .net "data_read", 0 0, L_0x557211d6d9d0;  1 drivers
v0x557211d58300_0 .var "data_readdata", 31 0;
v0x557211d583d0_0 .net "data_write", 0 0, L_0x557211d6d7f0;  1 drivers
v0x557211d584a0_0 .net "data_writedata", 31 0, L_0x557211d6fb40;  1 drivers
v0x557211d58570_0 .net "instr_address", 31 0, L_0x557211d711b0;  1 drivers
v0x557211d586d0_0 .var "instr_readdata", 31 0;
v0x557211d58770_0 .net "register_v0", 31 0, L_0x557211d6fad0;  1 drivers
v0x557211d58860_0 .var "reset", 0 0;
S_0x557211d16e10 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x557211d16a40;
 .timescale 0 0;
v0x557211d49c60_0 .var "ex_imm", 31 0;
v0x557211d49d60_0 .var "expected", 31 0;
v0x557211d49e40_0 .var "i", 4 0;
v0x557211d49f00_0 .var "imm", 15 0;
v0x557211d49fe0_0 .var "imm_instr", 31 0;
v0x557211d4a110_0 .var "opcode", 5 0;
v0x557211d4a1f0_0 .var "rs", 4 0;
v0x557211d4a2d0_0 .var "rt", 4 0;
v0x557211d4a3b0_0 .var "test", 31 0;
v0x557211d4a490_0 .var "test_imm", 15 0;
E_0x557211ca3280 .event posedge, v0x557211d4c3c0_0;
S_0x557211d17240 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x557211d16a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x557211d25ec0 .functor OR 1, L_0x557211d691d0, L_0x557211d69450, C4<0>, C4<0>;
L_0x557211c90160 .functor BUFZ 1, L_0x557211d68c30, C4<0>, C4<0>, C4<0>;
L_0x557211d2fbe0 .functor BUFZ 1, L_0x557211d68dd0, C4<0>, C4<0>, C4<0>;
L_0x557211d30c70 .functor BUFZ 1, L_0x557211d68dd0, C4<0>, C4<0>, C4<0>;
L_0x557211d69990 .functor AND 1, L_0x557211d68c30, L_0x557211d69c90, C4<1>, C4<1>;
L_0x557211d32bb0 .functor OR 1, L_0x557211d69990, L_0x557211d69870, C4<0>, C4<0>;
L_0x557211cd4330 .functor OR 1, L_0x557211d32bb0, L_0x557211d69aa0, C4<0>, C4<0>;
L_0x557211d69f30 .functor OR 1, L_0x557211cd4330, L_0x557211d6b590, C4<0>, C4<0>;
L_0x557211d6a040 .functor OR 1, L_0x557211d69f30, L_0x557211d6acf0, C4<0>, C4<0>;
L_0x557211d6a100 .functor BUFZ 1, L_0x557211d68ef0, C4<0>, C4<0>, C4<0>;
L_0x557211d6abe0 .functor AND 1, L_0x557211d6a650, L_0x557211d6a9b0, C4<1>, C4<1>;
L_0x557211d6acf0 .functor OR 1, L_0x557211d6a350, L_0x557211d6abe0, C4<0>, C4<0>;
L_0x557211d6b590 .functor AND 1, L_0x557211d6b0c0, L_0x557211d6b370, C4<1>, C4<1>;
L_0x557211d6bd40 .functor OR 1, L_0x557211d6b7e0, L_0x557211d6bb00, C4<0>, C4<0>;
L_0x557211d6ae50 .functor OR 1, L_0x557211d6c2b0, L_0x557211d6c5b0, C4<0>, C4<0>;
L_0x557211d6c490 .functor AND 1, L_0x557211d6bfc0, L_0x557211d6ae50, C4<1>, C4<1>;
L_0x557211d6cdb0 .functor OR 1, L_0x557211d6ca40, L_0x557211d6ccc0, C4<0>, C4<0>;
L_0x557211d6d0b0 .functor OR 1, L_0x557211d6cdb0, L_0x557211d6cec0, C4<0>, C4<0>;
L_0x557211d6d260 .functor AND 1, L_0x557211d68c30, L_0x557211d6d0b0, C4<1>, C4<1>;
L_0x557211d6d410 .functor AND 1, L_0x557211d68c30, L_0x557211d6d320, C4<1>, C4<1>;
L_0x557211d6d730 .functor AND 1, L_0x557211d68c30, L_0x557211d6d1c0, C4<1>, C4<1>;
L_0x557211d6d9d0 .functor BUFZ 1, L_0x557211d2fbe0, C4<0>, C4<0>, C4<0>;
L_0x557211d6e660 .functor AND 1, L_0x557211d72280, L_0x557211d6a040, C4<1>, C4<1>;
L_0x557211d6e770 .functor OR 1, L_0x557211d6acf0, L_0x557211d6b590, C4<0>, C4<0>;
L_0x557211d6fb40 .functor BUFZ 32, L_0x557211d6f9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d6fc00 .functor BUFZ 32, L_0x557211d6e950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d6fd50 .functor BUFZ 32, L_0x557211d6f9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d6fe50 .functor BUFZ 32, v0x557211d4b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d70e50 .functor AND 1, v0x557211d58080_0, L_0x557211d6d260, C4<1>, C4<1>;
L_0x557211d70ec0 .functor AND 1, L_0x557211d70e50, v0x557211d550b0_0, C4<1>, C4<1>;
L_0x557211d711b0 .functor BUFZ 32, v0x557211d4c480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d72280 .functor BUFZ 1, v0x557211d550b0_0, C4<0>, C4<0>, C4<0>;
L_0x557211d72400 .functor AND 1, v0x557211d58080_0, v0x557211d550b0_0, C4<1>, C4<1>;
v0x557211d4f1a0_0 .net *"_ivl_100", 31 0, L_0x557211d6aec0;  1 drivers
L_0x7f5e26b02498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d4f2a0_0 .net *"_ivl_103", 25 0, L_0x7f5e26b02498;  1 drivers
L_0x7f5e26b024e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d4f380_0 .net/2u *"_ivl_104", 31 0, L_0x7f5e26b024e0;  1 drivers
v0x557211d4f440_0 .net *"_ivl_106", 0 0, L_0x557211d6b0c0;  1 drivers
v0x557211d4f500_0 .net *"_ivl_109", 5 0, L_0x557211d6b2d0;  1 drivers
L_0x7f5e26b02528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557211d4f5e0_0 .net/2u *"_ivl_110", 5 0, L_0x7f5e26b02528;  1 drivers
v0x557211d4f6c0_0 .net *"_ivl_112", 0 0, L_0x557211d6b370;  1 drivers
v0x557211d4f780_0 .net *"_ivl_116", 31 0, L_0x557211d6b6f0;  1 drivers
L_0x7f5e26b02570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d4f860_0 .net *"_ivl_119", 25 0, L_0x7f5e26b02570;  1 drivers
L_0x7f5e26b020a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x557211d4f940_0 .net/2u *"_ivl_12", 5 0, L_0x7f5e26b020a8;  1 drivers
L_0x7f5e26b025b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x557211d4fa20_0 .net/2u *"_ivl_120", 31 0, L_0x7f5e26b025b8;  1 drivers
v0x557211d4fb00_0 .net *"_ivl_122", 0 0, L_0x557211d6b7e0;  1 drivers
v0x557211d4fbc0_0 .net *"_ivl_124", 31 0, L_0x557211d6ba10;  1 drivers
L_0x7f5e26b02600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d4fca0_0 .net *"_ivl_127", 25 0, L_0x7f5e26b02600;  1 drivers
L_0x7f5e26b02648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557211d4fd80_0 .net/2u *"_ivl_128", 31 0, L_0x7f5e26b02648;  1 drivers
v0x557211d4fe60_0 .net *"_ivl_130", 0 0, L_0x557211d6bb00;  1 drivers
v0x557211d4ff20_0 .net *"_ivl_134", 31 0, L_0x557211d6bed0;  1 drivers
L_0x7f5e26b02690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d50110_0 .net *"_ivl_137", 25 0, L_0x7f5e26b02690;  1 drivers
L_0x7f5e26b026d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d501f0_0 .net/2u *"_ivl_138", 31 0, L_0x7f5e26b026d8;  1 drivers
v0x557211d502d0_0 .net *"_ivl_140", 0 0, L_0x557211d6bfc0;  1 drivers
v0x557211d50390_0 .net *"_ivl_143", 5 0, L_0x557211d6c210;  1 drivers
L_0x7f5e26b02720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557211d50470_0 .net/2u *"_ivl_144", 5 0, L_0x7f5e26b02720;  1 drivers
v0x557211d50550_0 .net *"_ivl_146", 0 0, L_0x557211d6c2b0;  1 drivers
v0x557211d50610_0 .net *"_ivl_149", 5 0, L_0x557211d6c510;  1 drivers
L_0x7f5e26b02768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x557211d506f0_0 .net/2u *"_ivl_150", 5 0, L_0x7f5e26b02768;  1 drivers
v0x557211d507d0_0 .net *"_ivl_152", 0 0, L_0x557211d6c5b0;  1 drivers
v0x557211d50890_0 .net *"_ivl_155", 0 0, L_0x557211d6ae50;  1 drivers
v0x557211d50950_0 .net *"_ivl_159", 1 0, L_0x557211d6c950;  1 drivers
L_0x7f5e26b020f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x557211d50a30_0 .net/2u *"_ivl_16", 5 0, L_0x7f5e26b020f0;  1 drivers
L_0x7f5e26b027b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x557211d50b10_0 .net/2u *"_ivl_160", 1 0, L_0x7f5e26b027b0;  1 drivers
v0x557211d50bf0_0 .net *"_ivl_162", 0 0, L_0x557211d6ca40;  1 drivers
L_0x7f5e26b027f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x557211d50cb0_0 .net/2u *"_ivl_164", 5 0, L_0x7f5e26b027f8;  1 drivers
v0x557211d50d90_0 .net *"_ivl_166", 0 0, L_0x557211d6ccc0;  1 drivers
v0x557211d51060_0 .net *"_ivl_169", 0 0, L_0x557211d6cdb0;  1 drivers
L_0x7f5e26b02840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x557211d51120_0 .net/2u *"_ivl_170", 5 0, L_0x7f5e26b02840;  1 drivers
v0x557211d51200_0 .net *"_ivl_172", 0 0, L_0x557211d6cec0;  1 drivers
v0x557211d512c0_0 .net *"_ivl_175", 0 0, L_0x557211d6d0b0;  1 drivers
L_0x7f5e26b02888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x557211d51380_0 .net/2u *"_ivl_178", 5 0, L_0x7f5e26b02888;  1 drivers
v0x557211d51460_0 .net *"_ivl_180", 0 0, L_0x557211d6d320;  1 drivers
L_0x7f5e26b028d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x557211d51520_0 .net/2u *"_ivl_184", 5 0, L_0x7f5e26b028d0;  1 drivers
v0x557211d51600_0 .net *"_ivl_186", 0 0, L_0x557211d6d1c0;  1 drivers
L_0x7f5e26b02918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557211d516c0_0 .net/2u *"_ivl_190", 0 0, L_0x7f5e26b02918;  1 drivers
v0x557211d517a0_0 .net *"_ivl_20", 31 0, L_0x557211d69090;  1 drivers
L_0x7f5e26b02960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557211d51880_0 .net/2u *"_ivl_200", 4 0, L_0x7f5e26b02960;  1 drivers
v0x557211d51960_0 .net *"_ivl_203", 4 0, L_0x557211d6def0;  1 drivers
v0x557211d51a40_0 .net *"_ivl_205", 4 0, L_0x557211d6e110;  1 drivers
v0x557211d51b20_0 .net *"_ivl_206", 4 0, L_0x557211d6e1b0;  1 drivers
v0x557211d51c00_0 .net *"_ivl_213", 0 0, L_0x557211d6e770;  1 drivers
L_0x7f5e26b029a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557211d51cc0_0 .net/2u *"_ivl_214", 31 0, L_0x7f5e26b029a8;  1 drivers
v0x557211d51da0_0 .net *"_ivl_216", 31 0, L_0x557211d6e8b0;  1 drivers
v0x557211d51e80_0 .net *"_ivl_218", 31 0, L_0x557211d6eb60;  1 drivers
v0x557211d51f60_0 .net *"_ivl_220", 31 0, L_0x557211d6ecf0;  1 drivers
v0x557211d52040_0 .net *"_ivl_222", 31 0, L_0x557211d6f030;  1 drivers
L_0x7f5e26b02138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d52120_0 .net *"_ivl_23", 25 0, L_0x7f5e26b02138;  1 drivers
v0x557211d52200_0 .net *"_ivl_235", 0 0, L_0x557211d70e50;  1 drivers
L_0x7f5e26b02ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557211d522c0_0 .net/2u *"_ivl_238", 31 0, L_0x7f5e26b02ac8;  1 drivers
L_0x7f5e26b02180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557211d523a0_0 .net/2u *"_ivl_24", 31 0, L_0x7f5e26b02180;  1 drivers
v0x557211d52480_0 .net *"_ivl_243", 15 0, L_0x557211d71310;  1 drivers
v0x557211d52560_0 .net *"_ivl_244", 17 0, L_0x557211d71580;  1 drivers
L_0x7f5e26b02b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557211d52640_0 .net *"_ivl_247", 1 0, L_0x7f5e26b02b10;  1 drivers
v0x557211d52720_0 .net *"_ivl_250", 15 0, L_0x557211d716c0;  1 drivers
L_0x7f5e26b02b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557211d52800_0 .net *"_ivl_252", 1 0, L_0x7f5e26b02b58;  1 drivers
v0x557211d528e0_0 .net *"_ivl_255", 0 0, L_0x557211d71ad0;  1 drivers
L_0x7f5e26b02ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x557211d529c0_0 .net/2u *"_ivl_256", 13 0, L_0x7f5e26b02ba0;  1 drivers
L_0x7f5e26b02be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d52aa0_0 .net/2u *"_ivl_258", 13 0, L_0x7f5e26b02be8;  1 drivers
v0x557211d52f90_0 .net *"_ivl_26", 0 0, L_0x557211d691d0;  1 drivers
v0x557211d53050_0 .net *"_ivl_260", 13 0, L_0x557211d71db0;  1 drivers
v0x557211d53130_0 .net *"_ivl_28", 31 0, L_0x557211d69360;  1 drivers
L_0x7f5e26b021c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d53210_0 .net *"_ivl_31", 25 0, L_0x7f5e26b021c8;  1 drivers
L_0x7f5e26b02210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557211d532f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f5e26b02210;  1 drivers
v0x557211d533d0_0 .net *"_ivl_34", 0 0, L_0x557211d69450;  1 drivers
v0x557211d53490_0 .net *"_ivl_4", 31 0, L_0x557211d58ad0;  1 drivers
v0x557211d53570_0 .net *"_ivl_45", 2 0, L_0x557211d69740;  1 drivers
L_0x7f5e26b02258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557211d53650_0 .net/2u *"_ivl_46", 2 0, L_0x7f5e26b02258;  1 drivers
v0x557211d53730_0 .net *"_ivl_51", 2 0, L_0x557211d69a00;  1 drivers
L_0x7f5e26b022a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x557211d53810_0 .net/2u *"_ivl_52", 2 0, L_0x7f5e26b022a0;  1 drivers
v0x557211d538f0_0 .net *"_ivl_57", 0 0, L_0x557211d69c90;  1 drivers
v0x557211d539b0_0 .net *"_ivl_59", 0 0, L_0x557211d69990;  1 drivers
v0x557211d53a70_0 .net *"_ivl_61", 0 0, L_0x557211d32bb0;  1 drivers
v0x557211d53b30_0 .net *"_ivl_63", 0 0, L_0x557211cd4330;  1 drivers
v0x557211d53bf0_0 .net *"_ivl_65", 0 0, L_0x557211d69f30;  1 drivers
L_0x7f5e26b02018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d53cb0_0 .net *"_ivl_7", 25 0, L_0x7f5e26b02018;  1 drivers
v0x557211d53d90_0 .net *"_ivl_70", 31 0, L_0x557211d6a220;  1 drivers
L_0x7f5e26b022e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d53e70_0 .net *"_ivl_73", 25 0, L_0x7f5e26b022e8;  1 drivers
L_0x7f5e26b02330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557211d53f50_0 .net/2u *"_ivl_74", 31 0, L_0x7f5e26b02330;  1 drivers
v0x557211d54030_0 .net *"_ivl_76", 0 0, L_0x557211d6a350;  1 drivers
v0x557211d540f0_0 .net *"_ivl_78", 31 0, L_0x557211d6a4c0;  1 drivers
L_0x7f5e26b02060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d541d0_0 .net/2u *"_ivl_8", 31 0, L_0x7f5e26b02060;  1 drivers
L_0x7f5e26b02378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d542b0_0 .net *"_ivl_81", 25 0, L_0x7f5e26b02378;  1 drivers
L_0x7f5e26b023c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557211d54390_0 .net/2u *"_ivl_82", 31 0, L_0x7f5e26b023c0;  1 drivers
v0x557211d54470_0 .net *"_ivl_84", 0 0, L_0x557211d6a650;  1 drivers
v0x557211d54530_0 .net *"_ivl_87", 0 0, L_0x557211d6a7c0;  1 drivers
v0x557211d54610_0 .net *"_ivl_88", 31 0, L_0x557211d6a560;  1 drivers
L_0x7f5e26b02408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d546f0_0 .net *"_ivl_91", 30 0, L_0x7f5e26b02408;  1 drivers
L_0x7f5e26b02450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557211d547d0_0 .net/2u *"_ivl_92", 31 0, L_0x7f5e26b02450;  1 drivers
v0x557211d548b0_0 .net *"_ivl_94", 0 0, L_0x557211d6a9b0;  1 drivers
v0x557211d54970_0 .net *"_ivl_97", 0 0, L_0x557211d6abe0;  1 drivers
v0x557211d54a30_0 .net "active", 0 0, L_0x557211d72280;  alias, 1 drivers
v0x557211d54af0_0 .net "alu_op1", 31 0, L_0x557211d6fc00;  1 drivers
v0x557211d54bb0_0 .net "alu_op2", 31 0, L_0x557211d6fd50;  1 drivers
v0x557211d54c70_0 .net "alui_instr", 0 0, L_0x557211d69870;  1 drivers
v0x557211d54d30_0 .net "b_flag", 0 0, v0x557211d4af80_0;  1 drivers
v0x557211d54dd0_0 .net "b_imm", 17 0, L_0x557211d71990;  1 drivers
v0x557211d54e90_0 .net "b_offset", 31 0, L_0x557211d71f40;  1 drivers
v0x557211d54f70_0 .net "clk", 0 0, v0x557211d57fe0_0;  1 drivers
v0x557211d55010_0 .net "clk_enable", 0 0, v0x557211d58080_0;  1 drivers
v0x557211d550b0_0 .var "cpu_active", 0 0;
v0x557211d55150_0 .net "curr_addr", 31 0, v0x557211d4c480_0;  1 drivers
v0x557211d55240_0 .net "curr_addr_p4", 31 0, L_0x557211d71110;  1 drivers
v0x557211d55300_0 .net "data_address", 31 0, L_0x557211d6fe50;  alias, 1 drivers
v0x557211d553e0_0 .net "data_read", 0 0, L_0x557211d6d9d0;  alias, 1 drivers
v0x557211d554a0_0 .net "data_readdata", 31 0, v0x557211d58300_0;  1 drivers
v0x557211d55580_0 .net "data_write", 0 0, L_0x557211d6d7f0;  alias, 1 drivers
v0x557211d55640_0 .net "data_writedata", 31 0, L_0x557211d6fb40;  alias, 1 drivers
v0x557211d55720_0 .net "funct_code", 5 0, L_0x557211d589a0;  1 drivers
v0x557211d55800_0 .net "hi_out", 31 0, v0x557211d4cb40_0;  1 drivers
v0x557211d558f0_0 .net "hl_reg_enable", 0 0, L_0x557211d70ec0;  1 drivers
v0x557211d55990_0 .net "instr_address", 31 0, L_0x557211d711b0;  alias, 1 drivers
v0x557211d55a50_0 .net "instr_opcode", 5 0, L_0x557211d58900;  1 drivers
v0x557211d55b30_0 .net "instr_readdata", 31 0, v0x557211d586d0_0;  1 drivers
v0x557211d55bf0_0 .net "j_imm", 0 0, L_0x557211d6bd40;  1 drivers
v0x557211d55c90_0 .net "j_reg", 0 0, L_0x557211d6c490;  1 drivers
v0x557211d55d50_0 .net "l_type", 0 0, L_0x557211d69aa0;  1 drivers
v0x557211d55e10_0 .net "link_const", 0 0, L_0x557211d6acf0;  1 drivers
v0x557211d55ed0_0 .net "link_reg", 0 0, L_0x557211d6b590;  1 drivers
v0x557211d55f90_0 .net "lo_out", 31 0, v0x557211d4d390_0;  1 drivers
v0x557211d56080_0 .net "lw", 0 0, L_0x557211d68dd0;  1 drivers
v0x557211d56120_0 .net "mem_read", 0 0, L_0x557211d2fbe0;  1 drivers
v0x557211d561e0_0 .net "mem_to_reg", 0 0, L_0x557211d30c70;  1 drivers
v0x557211d56ab0_0 .net "mem_write", 0 0, L_0x557211d6a100;  1 drivers
v0x557211d56b70_0 .net "memaddroffset", 31 0, v0x557211d4b450_0;  1 drivers
v0x557211d56c60_0 .net "mfhi", 0 0, L_0x557211d6d410;  1 drivers
v0x557211d56d00_0 .net "mflo", 0 0, L_0x557211d6d730;  1 drivers
v0x557211d56dc0_0 .net "movefrom", 0 0, L_0x557211d25ec0;  1 drivers
v0x557211d56e80_0 .net "muldiv", 0 0, L_0x557211d6d260;  1 drivers
v0x557211d56f40_0 .var "next_instr_addr", 31 0;
v0x557211d57030_0 .net "pc_enable", 0 0, L_0x557211d72400;  1 drivers
v0x557211d57100_0 .net "r_format", 0 0, L_0x557211d68c30;  1 drivers
v0x557211d571a0_0 .net "reg_a_read_data", 31 0, L_0x557211d6e950;  1 drivers
v0x557211d57270_0 .net "reg_a_read_index", 4 0, L_0x557211d6dba0;  1 drivers
v0x557211d57340_0 .net "reg_b_read_data", 31 0, L_0x557211d6f9c0;  1 drivers
v0x557211d57410_0 .net "reg_b_read_index", 4 0, L_0x557211d6de00;  1 drivers
v0x557211d574e0_0 .net "reg_dst", 0 0, L_0x557211c90160;  1 drivers
v0x557211d57580_0 .net "reg_write", 0 0, L_0x557211d6a040;  1 drivers
v0x557211d57640_0 .net "reg_write_data", 31 0, L_0x557211d6f1c0;  1 drivers
v0x557211d57730_0 .net "reg_write_enable", 0 0, L_0x557211d6e660;  1 drivers
v0x557211d57800_0 .net "reg_write_index", 4 0, L_0x557211d6e4d0;  1 drivers
v0x557211d578d0_0 .net "register_v0", 31 0, L_0x557211d6fad0;  alias, 1 drivers
v0x557211d579a0_0 .net "reset", 0 0, v0x557211d58860_0;  1 drivers
v0x557211d57ad0_0 .net "result", 31 0, v0x557211d4b8b0_0;  1 drivers
v0x557211d57ba0_0 .net "result_hi", 31 0, v0x557211d4b1b0_0;  1 drivers
v0x557211d57c40_0 .net "result_lo", 31 0, v0x557211d4b370_0;  1 drivers
v0x557211d57ce0_0 .net "sw", 0 0, L_0x557211d68ef0;  1 drivers
E_0x557211ca4d40/0 .event anyedge, v0x557211d4af80_0, v0x557211d55240_0, v0x557211d54e90_0, v0x557211d55bf0_0;
E_0x557211ca4d40/1 .event anyedge, v0x557211d4b290_0, v0x557211d55c90_0, v0x557211d4e180_0;
E_0x557211ca4d40 .event/or E_0x557211ca4d40/0, E_0x557211ca4d40/1;
L_0x557211d58900 .part v0x557211d586d0_0, 26, 6;
L_0x557211d589a0 .part v0x557211d586d0_0, 0, 6;
L_0x557211d58ad0 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02018;
L_0x557211d68c30 .cmp/eq 32, L_0x557211d58ad0, L_0x7f5e26b02060;
L_0x557211d68dd0 .cmp/eq 6, L_0x557211d58900, L_0x7f5e26b020a8;
L_0x557211d68ef0 .cmp/eq 6, L_0x557211d58900, L_0x7f5e26b020f0;
L_0x557211d69090 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02138;
L_0x557211d691d0 .cmp/eq 32, L_0x557211d69090, L_0x7f5e26b02180;
L_0x557211d69360 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b021c8;
L_0x557211d69450 .cmp/eq 32, L_0x557211d69360, L_0x7f5e26b02210;
L_0x557211d69740 .part L_0x557211d58900, 3, 3;
L_0x557211d69870 .cmp/eq 3, L_0x557211d69740, L_0x7f5e26b02258;
L_0x557211d69a00 .part L_0x557211d58900, 3, 3;
L_0x557211d69aa0 .cmp/eq 3, L_0x557211d69a00, L_0x7f5e26b022a0;
L_0x557211d69c90 .reduce/nor L_0x557211d6d260;
L_0x557211d6a220 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b022e8;
L_0x557211d6a350 .cmp/eq 32, L_0x557211d6a220, L_0x7f5e26b02330;
L_0x557211d6a4c0 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02378;
L_0x557211d6a650 .cmp/eq 32, L_0x557211d6a4c0, L_0x7f5e26b023c0;
L_0x557211d6a7c0 .part v0x557211d586d0_0, 20, 1;
L_0x557211d6a560 .concat [ 1 31 0 0], L_0x557211d6a7c0, L_0x7f5e26b02408;
L_0x557211d6a9b0 .cmp/eq 32, L_0x557211d6a560, L_0x7f5e26b02450;
L_0x557211d6aec0 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02498;
L_0x557211d6b0c0 .cmp/eq 32, L_0x557211d6aec0, L_0x7f5e26b024e0;
L_0x557211d6b2d0 .part v0x557211d586d0_0, 0, 6;
L_0x557211d6b370 .cmp/eq 6, L_0x557211d6b2d0, L_0x7f5e26b02528;
L_0x557211d6b6f0 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02570;
L_0x557211d6b7e0 .cmp/eq 32, L_0x557211d6b6f0, L_0x7f5e26b025b8;
L_0x557211d6ba10 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02600;
L_0x557211d6bb00 .cmp/eq 32, L_0x557211d6ba10, L_0x7f5e26b02648;
L_0x557211d6bed0 .concat [ 6 26 0 0], L_0x557211d58900, L_0x7f5e26b02690;
L_0x557211d6bfc0 .cmp/eq 32, L_0x557211d6bed0, L_0x7f5e26b026d8;
L_0x557211d6c210 .part v0x557211d586d0_0, 0, 6;
L_0x557211d6c2b0 .cmp/eq 6, L_0x557211d6c210, L_0x7f5e26b02720;
L_0x557211d6c510 .part v0x557211d586d0_0, 0, 6;
L_0x557211d6c5b0 .cmp/eq 6, L_0x557211d6c510, L_0x7f5e26b02768;
L_0x557211d6c950 .part L_0x557211d589a0, 3, 2;
L_0x557211d6ca40 .cmp/eq 2, L_0x557211d6c950, L_0x7f5e26b027b0;
L_0x557211d6ccc0 .cmp/eq 6, L_0x557211d589a0, L_0x7f5e26b027f8;
L_0x557211d6cec0 .cmp/eq 6, L_0x557211d589a0, L_0x7f5e26b02840;
L_0x557211d6d320 .cmp/eq 6, L_0x557211d589a0, L_0x7f5e26b02888;
L_0x557211d6d1c0 .cmp/eq 6, L_0x557211d589a0, L_0x7f5e26b028d0;
L_0x557211d6d7f0 .functor MUXZ 1, L_0x7f5e26b02918, L_0x557211d6a100, L_0x557211d72280, C4<>;
L_0x557211d6dba0 .part v0x557211d586d0_0, 21, 5;
L_0x557211d6de00 .part v0x557211d586d0_0, 16, 5;
L_0x557211d6def0 .part v0x557211d586d0_0, 11, 5;
L_0x557211d6e110 .part v0x557211d586d0_0, 16, 5;
L_0x557211d6e1b0 .functor MUXZ 5, L_0x557211d6e110, L_0x557211d6def0, L_0x557211c90160, C4<>;
L_0x557211d6e4d0 .functor MUXZ 5, L_0x557211d6e1b0, L_0x7f5e26b02960, L_0x557211d6acf0, C4<>;
L_0x557211d6e8b0 .arith/sum 32, L_0x557211d71110, L_0x7f5e26b029a8;
L_0x557211d6eb60 .functor MUXZ 32, v0x557211d4b8b0_0, v0x557211d58300_0, L_0x557211d30c70, C4<>;
L_0x557211d6ecf0 .functor MUXZ 32, L_0x557211d6eb60, v0x557211d4d390_0, L_0x557211d6d730, C4<>;
L_0x557211d6f030 .functor MUXZ 32, L_0x557211d6ecf0, v0x557211d4cb40_0, L_0x557211d6d410, C4<>;
L_0x557211d6f1c0 .functor MUXZ 32, L_0x557211d6f030, L_0x557211d6e8b0, L_0x557211d6e770, C4<>;
L_0x557211d71110 .arith/sum 32, v0x557211d4c480_0, L_0x7f5e26b02ac8;
L_0x557211d71310 .part v0x557211d586d0_0, 0, 16;
L_0x557211d71580 .concat [ 16 2 0 0], L_0x557211d71310, L_0x7f5e26b02b10;
L_0x557211d716c0 .part L_0x557211d71580, 0, 16;
L_0x557211d71990 .concat [ 2 16 0 0], L_0x7f5e26b02b58, L_0x557211d716c0;
L_0x557211d71ad0 .part L_0x557211d71990, 17, 1;
L_0x557211d71db0 .functor MUXZ 14, L_0x7f5e26b02be8, L_0x7f5e26b02ba0, L_0x557211d71ad0, C4<>;
L_0x557211d71f40 .concat [ 18 14 0 0], L_0x557211d71990, L_0x557211d71db0;
S_0x557211d295c0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x557211d17240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557211d4a910_0 .net *"_ivl_10", 15 0, L_0x557211d70810;  1 drivers
L_0x7f5e26b02a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557211d4aa10_0 .net/2u *"_ivl_14", 15 0, L_0x7f5e26b02a80;  1 drivers
v0x557211d4aaf0_0 .net *"_ivl_17", 15 0, L_0x557211d70a80;  1 drivers
v0x557211d4abb0_0 .net *"_ivl_5", 0 0, L_0x557211d700f0;  1 drivers
v0x557211d4ac90_0 .net *"_ivl_6", 15 0, L_0x557211d70190;  1 drivers
v0x557211d4adc0_0 .net *"_ivl_9", 15 0, L_0x557211d70560;  1 drivers
v0x557211d4aea0_0 .net "addr_rt", 4 0, L_0x557211d70db0;  1 drivers
v0x557211d4af80_0 .var "b_flag", 0 0;
v0x557211d4b040_0 .net "funct", 5 0, L_0x557211d70050;  1 drivers
v0x557211d4b1b0_0 .var "hi", 31 0;
v0x557211d4b290_0 .net "instructionword", 31 0, v0x557211d586d0_0;  alias, 1 drivers
v0x557211d4b370_0 .var "lo", 31 0;
v0x557211d4b450_0 .var "memaddroffset", 31 0;
v0x557211d4b530_0 .var "multresult", 63 0;
v0x557211d4b610_0 .net "op1", 31 0, L_0x557211d6fc00;  alias, 1 drivers
v0x557211d4b6f0_0 .net "op2", 31 0, L_0x557211d6fd50;  alias, 1 drivers
v0x557211d4b7d0_0 .net "opcode", 5 0, L_0x557211d6ffb0;  1 drivers
v0x557211d4b8b0_0 .var "result", 31 0;
v0x557211d4b990_0 .net "shamt", 4 0, L_0x557211d70cb0;  1 drivers
v0x557211d4ba70_0 .net/s "sign_op1", 31 0, L_0x557211d6fc00;  alias, 1 drivers
v0x557211d4bb30_0 .net/s "sign_op2", 31 0, L_0x557211d6fd50;  alias, 1 drivers
v0x557211d4bbd0_0 .net "simmediatedata", 31 0, L_0x557211d708f0;  1 drivers
v0x557211d4bc90_0 .net "simmediatedatas", 31 0, L_0x557211d708f0;  alias, 1 drivers
v0x557211d4bd50_0 .net "uimmediatedata", 31 0, L_0x557211d70b70;  1 drivers
v0x557211d4be10_0 .net "unsign_op1", 31 0, L_0x557211d6fc00;  alias, 1 drivers
v0x557211d4bed0_0 .net "unsign_op2", 31 0, L_0x557211d6fd50;  alias, 1 drivers
v0x557211d4bfe0_0 .var "unsigned_result", 31 0;
E_0x557211c7c7b0/0 .event anyedge, v0x557211d4b7d0_0, v0x557211d4b040_0, v0x557211d4b6f0_0, v0x557211d4b990_0;
E_0x557211c7c7b0/1 .event anyedge, v0x557211d4b610_0, v0x557211d4b530_0, v0x557211d4aea0_0, v0x557211d4bbd0_0;
E_0x557211c7c7b0/2 .event anyedge, v0x557211d4bd50_0, v0x557211d4bfe0_0;
E_0x557211c7c7b0 .event/or E_0x557211c7c7b0/0, E_0x557211c7c7b0/1, E_0x557211c7c7b0/2;
L_0x557211d6ffb0 .part v0x557211d586d0_0, 26, 6;
L_0x557211d70050 .part v0x557211d586d0_0, 0, 6;
L_0x557211d700f0 .part v0x557211d586d0_0, 15, 1;
LS_0x557211d70190_0_0 .concat [ 1 1 1 1], L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0;
LS_0x557211d70190_0_4 .concat [ 1 1 1 1], L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0;
LS_0x557211d70190_0_8 .concat [ 1 1 1 1], L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0;
LS_0x557211d70190_0_12 .concat [ 1 1 1 1], L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0, L_0x557211d700f0;
L_0x557211d70190 .concat [ 4 4 4 4], LS_0x557211d70190_0_0, LS_0x557211d70190_0_4, LS_0x557211d70190_0_8, LS_0x557211d70190_0_12;
L_0x557211d70560 .part v0x557211d586d0_0, 0, 16;
L_0x557211d70810 .concat [ 16 0 0 0], L_0x557211d70560;
L_0x557211d708f0 .concat [ 16 16 0 0], L_0x557211d70810, L_0x557211d70190;
L_0x557211d70a80 .part v0x557211d586d0_0, 0, 16;
L_0x557211d70b70 .concat [ 16 16 0 0], L_0x557211d70a80, L_0x7f5e26b02a80;
L_0x557211d70cb0 .part v0x557211d586d0_0, 6, 5;
L_0x557211d70db0 .part v0x557211d586d0_0, 16, 5;
S_0x557211d4c210 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x557211d17240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x557211d4c3c0_0 .net "clk", 0 0, v0x557211d57fe0_0;  alias, 1 drivers
v0x557211d4c480_0 .var "curr_addr", 31 0;
v0x557211d4c560_0 .net "enable", 0 0, L_0x557211d72400;  alias, 1 drivers
v0x557211d4c600_0 .net "next_addr", 31 0, v0x557211d56f40_0;  1 drivers
v0x557211d4c6e0_0 .net "reset", 0 0, v0x557211d58860_0;  alias, 1 drivers
S_0x557211d4c890 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x557211d17240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557211d4ca70_0 .net "clk", 0 0, v0x557211d57fe0_0;  alias, 1 drivers
v0x557211d4cb40_0 .var "data", 31 0;
v0x557211d4cc00_0 .net "data_in", 31 0, v0x557211d4b1b0_0;  alias, 1 drivers
v0x557211d4cd00_0 .net "data_out", 31 0, v0x557211d4cb40_0;  alias, 1 drivers
v0x557211d4cdc0_0 .net "enable", 0 0, L_0x557211d70ec0;  alias, 1 drivers
v0x557211d4ced0_0 .net "reset", 0 0, v0x557211d58860_0;  alias, 1 drivers
S_0x557211d4d020 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x557211d17240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557211d4d280_0 .net "clk", 0 0, v0x557211d57fe0_0;  alias, 1 drivers
v0x557211d4d390_0 .var "data", 31 0;
v0x557211d4d470_0 .net "data_in", 31 0, v0x557211d4b370_0;  alias, 1 drivers
v0x557211d4d540_0 .net "data_out", 31 0, v0x557211d4d390_0;  alias, 1 drivers
v0x557211d4d600_0 .net "enable", 0 0, L_0x557211d70ec0;  alias, 1 drivers
v0x557211d4d6f0_0 .net "reset", 0 0, v0x557211d58860_0;  alias, 1 drivers
S_0x557211d4d860 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x557211d17240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x557211d6e950 .functor BUFZ 32, L_0x557211d6f560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557211d6f9c0 .functor BUFZ 32, L_0x557211d6f7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557211d4e5e0_2 .array/port v0x557211d4e5e0, 2;
L_0x557211d6fad0 .functor BUFZ 32, v0x557211d4e5e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557211d4da90_0 .net *"_ivl_0", 31 0, L_0x557211d6f560;  1 drivers
v0x557211d4db90_0 .net *"_ivl_10", 6 0, L_0x557211d6f880;  1 drivers
L_0x7f5e26b02a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557211d4dc70_0 .net *"_ivl_13", 1 0, L_0x7f5e26b02a38;  1 drivers
v0x557211d4dd30_0 .net *"_ivl_2", 6 0, L_0x557211d6f600;  1 drivers
L_0x7f5e26b029f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557211d4de10_0 .net *"_ivl_5", 1 0, L_0x7f5e26b029f0;  1 drivers
v0x557211d4df40_0 .net *"_ivl_8", 31 0, L_0x557211d6f7e0;  1 drivers
v0x557211d4e020_0 .net "r_clk", 0 0, v0x557211d57fe0_0;  alias, 1 drivers
v0x557211d4e0c0_0 .net "r_clk_enable", 0 0, v0x557211d58080_0;  alias, 1 drivers
v0x557211d4e180_0 .net "read_data1", 31 0, L_0x557211d6e950;  alias, 1 drivers
v0x557211d4e260_0 .net "read_data2", 31 0, L_0x557211d6f9c0;  alias, 1 drivers
v0x557211d4e340_0 .net "read_reg1", 4 0, L_0x557211d6dba0;  alias, 1 drivers
v0x557211d4e420_0 .net "read_reg2", 4 0, L_0x557211d6de00;  alias, 1 drivers
v0x557211d4e500_0 .net "register_v0", 31 0, L_0x557211d6fad0;  alias, 1 drivers
v0x557211d4e5e0 .array "registers", 0 31, 31 0;
v0x557211d4ebb0_0 .net "reset", 0 0, v0x557211d58860_0;  alias, 1 drivers
v0x557211d4ec50_0 .net "write_control", 0 0, L_0x557211d6e660;  alias, 1 drivers
v0x557211d4ed10_0 .net "write_data", 31 0, L_0x557211d6f1c0;  alias, 1 drivers
v0x557211d4ef00_0 .net "write_reg", 4 0, L_0x557211d6e4d0;  alias, 1 drivers
L_0x557211d6f560 .array/port v0x557211d4e5e0, L_0x557211d6f600;
L_0x557211d6f600 .concat [ 5 2 0 0], L_0x557211d6dba0, L_0x7f5e26b029f0;
L_0x557211d6f7e0 .array/port v0x557211d4e5e0, L_0x557211d6f880;
L_0x557211d6f880 .concat [ 5 2 0 0], L_0x557211d6de00, L_0x7f5e26b02a38;
    .scope S_0x557211d4d860;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557211d4e5e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x557211d4d860;
T_1 ;
    %wait E_0x557211ca3280;
    %load/vec4 v0x557211d4ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557211d4e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x557211d4ec50_0;
    %load/vec4 v0x557211d4ef00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x557211d4ed10_0;
    %load/vec4 v0x557211d4ef00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557211d4e5e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557211d295c0;
T_2 ;
    %wait E_0x557211c7c7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %load/vec4 v0x557211d4b7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x557211d4b040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x557211d4bb30_0;
    %ix/getv 4, v0x557211d4b990_0;
    %shiftl 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x557211d4bb30_0;
    %ix/getv 4, v0x557211d4b990_0;
    %shiftr 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x557211d4bb30_0;
    %ix/getv 4, v0x557211d4b990_0;
    %shiftr/s 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x557211d4bb30_0;
    %load/vec4 v0x557211d4be10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x557211d4bb30_0;
    %load/vec4 v0x557211d4be10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x557211d4bb30_0;
    %load/vec4 v0x557211d4be10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x557211d4ba70_0;
    %pad/s 64;
    %load/vec4 v0x557211d4bb30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x557211d4b530_0, 0, 64;
    %load/vec4 v0x557211d4b530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557211d4b1b0_0, 0, 32;
    %load/vec4 v0x557211d4b530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557211d4b370_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x557211d4be10_0;
    %pad/u 64;
    %load/vec4 v0x557211d4bed0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557211d4b530_0, 0, 64;
    %load/vec4 v0x557211d4b530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557211d4b1b0_0, 0, 32;
    %load/vec4 v0x557211d4b530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557211d4b370_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bb30_0;
    %mod/s;
    %store/vec4 v0x557211d4b1b0_0, 0, 32;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bb30_0;
    %div/s;
    %store/vec4 v0x557211d4b370_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %mod;
    %store/vec4 v0x557211d4b1b0_0, 0, 32;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %div;
    %store/vec4 v0x557211d4b370_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x557211d4b610_0;
    %store/vec4 v0x557211d4b1b0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x557211d4b610_0;
    %store/vec4 v0x557211d4b370_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bb30_0;
    %add;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %add;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %sub;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %and;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %or;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %xor;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %or;
    %inv;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bb30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x557211d4aea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bb30_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4b6f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x557211d4ba70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d4af80_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bc90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bd50_0;
    %and;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bd50_0;
    %or;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x557211d4be10_0;
    %load/vec4 v0x557211d4bd50_0;
    %xor;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x557211d4bd50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557211d4bfe0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x557211d4ba70_0;
    %load/vec4 v0x557211d4bbd0_0;
    %add;
    %store/vec4 v0x557211d4b450_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x557211d4bfe0_0;
    %store/vec4 v0x557211d4b8b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557211d4d020;
T_3 ;
    %wait E_0x557211ca3280;
    %load/vec4 v0x557211d4d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557211d4d390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557211d4d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557211d4d470_0;
    %assign/vec4 v0x557211d4d390_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557211d4c890;
T_4 ;
    %wait E_0x557211ca3280;
    %load/vec4 v0x557211d4ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557211d4cb40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557211d4cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557211d4cc00_0;
    %assign/vec4 v0x557211d4cb40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557211d4c210;
T_5 ;
    %wait E_0x557211ca3280;
    %load/vec4 v0x557211d4c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x557211d4c480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557211d4c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557211d4c600_0;
    %assign/vec4 v0x557211d4c480_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557211d17240;
T_6 ;
    %wait E_0x557211ca3280;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x557211d579a0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x557211d55b30_0, v0x557211d54a30_0, v0x557211d57580_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x557211d57270_0, v0x557211d57410_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x557211d571a0_0, v0x557211d57340_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x557211d57640_0, v0x557211d57ad0_0, v0x557211d57800_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x557211d56e80_0, v0x557211d57c40_0, v0x557211d57ba0_0, v0x557211d55f90_0, v0x557211d55800_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x557211d55150_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x557211d17240;
T_7 ;
    %wait E_0x557211ca4d40;
    %load/vec4 v0x557211d54d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557211d55240_0;
    %load/vec4 v0x557211d54e90_0;
    %add;
    %store/vec4 v0x557211d56f40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557211d55bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x557211d55240_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557211d55b30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557211d56f40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557211d55c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x557211d571a0_0;
    %store/vec4 v0x557211d56f40_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x557211d55240_0;
    %store/vec4 v0x557211d56f40_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557211d17240;
T_8 ;
    %wait E_0x557211ca3280;
    %load/vec4 v0x557211d579a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d550b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557211d55150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x557211d550b0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557211d16a40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d57fe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x557211d57fe0_0;
    %inv;
    %store/vec4 v0x557211d57fe0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x557211d16a40;
T_10 ;
    %fork t_1, S_0x557211d16e10;
    %jmp t_0;
    .scope S_0x557211d16e10;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d58860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557211d58080_0, 0, 1;
    %wait E_0x557211ca3280;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557211d58860_0, 0, 1;
    %wait E_0x557211ca3280;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557211d58300_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x557211d4a110_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557211d4a1f0_0, 0, 5;
    %load/vec4 v0x557211d49e40_0;
    %store/vec4 v0x557211d4a2d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557211d49f00_0, 0, 16;
    %load/vec4 v0x557211d4a110_0;
    %load/vec4 v0x557211d4a1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d4a2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d49f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557211d49fe0_0, 0, 32;
    %load/vec4 v0x557211d49fe0_0;
    %store/vec4 v0x557211d586d0_0, 0, 32;
    %load/vec4 v0x557211d58300_0;
    %load/vec4 v0x557211d49e40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x557211d58300_0, 0, 32;
    %wait E_0x557211ca3280;
    %delay 2, 0;
    %load/vec4 v0x557211d583d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x557211d58210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x557211d49e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x557211d4a110_0, 0, 6;
    %load/vec4 v0x557211d49e40_0;
    %store/vec4 v0x557211d4a1f0_0, 0, 5;
    %load/vec4 v0x557211d49e40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x557211d4a2d0_0, 0, 5;
    %load/vec4 v0x557211d49e40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x557211d49f00_0, 0, 16;
    %load/vec4 v0x557211d4a110_0;
    %load/vec4 v0x557211d4a1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d4a2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d49f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557211d49fe0_0, 0, 32;
    %load/vec4 v0x557211d49fe0_0;
    %store/vec4 v0x557211d586d0_0, 0, 32;
    %wait E_0x557211ca3280;
    %delay 2, 0;
    %load/vec4 v0x557211d49e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557211d4a3b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557211d4a110_0, 0, 6;
    %load/vec4 v0x557211d49e40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x557211d4a1f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557211d4a2d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557211d49f00_0, 0, 16;
    %load/vec4 v0x557211d4a110_0;
    %load/vec4 v0x557211d4a1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d4a2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557211d49f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557211d49fe0_0, 0, 32;
    %load/vec4 v0x557211d49fe0_0;
    %store/vec4 v0x557211d586d0_0, 0, 32;
    %wait E_0x557211ca3280;
    %delay 2, 0;
    %load/vec4 v0x557211d49e40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x557211d4a490_0, 0, 16;
    %load/vec4 v0x557211d4a490_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x557211d4a490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557211d49c60_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x557211d49c60_0 {0 0 0};
    %load/vec4 v0x557211d4a3b0_0;
    %load/vec4 v0x557211d49e40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x557211d4a3b0_0, 0, 32;
    %load/vec4 v0x557211d4a3b0_0;
    %load/vec4 v0x557211d49c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x557211d49d60_0, 0, 32;
    %load/vec4 v0x557211d58770_0;
    %load/vec4 v0x557211d49d60_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x557211d49d60_0, v0x557211d58770_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x557211d49e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557211d49e40_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557211d16a40;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
