Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 10:42:12 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               81          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2081)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2081)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.235       -1.971                     22                14573        0.027        0.000                      0                14573        4.500        0.000                       0                  5670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.235       -1.971                     22                14573        0.027        0.000                      0                14573        4.500        0.000                       0                  5670  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -0.235ns,  Total Violation       -1.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/idxr/o_vals_reg[alpha_y][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 4.810ns (46.741%)  route 5.481ns (53.258%))
  Logic Levels:           20  (CARRY4=16 LUT2=3 LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.558     5.079    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[alpha_y][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Complete_Mat_Mul/idxr/o_vals_reg[alpha_y][0]/Q
                         net (fo=48, routed)          1.291     6.826    Complete_Mat_Mul/pipe_gen[0].Pipeline/n1_y_carry__6[0]
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.950 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/n1_y_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.950    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/y[0]_i_2__0[0]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.482 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry/CO[3]
                         net (fo=1, routed)           0.000     7.482    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry_n_2
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.596    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__0_n_2
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__1_n_2
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__2_n_2
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.938    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__3_n_2
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.052    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__4_n_2
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.386 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/n1_y_carry__5/O[1]
                         net (fo=3, routed)           0.942     9.328    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/y_reg[27]_0[1]
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.303     9.631 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x1_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000     9.631    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x1_carry__2_i_8__0_n_2
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.163 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x1_carry__2/CO[3]
                         net (fo=37, routed)          2.663    12.826    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/CO[0]
    SLICE_X45Y140        LUT2 (Prop_lut2_I1_O)        0.124    12.950 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.950    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry_i_4__0_n_2
    SLICE_X45Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.482 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry/CO[3]
                         net (fo=1, routed)           0.000    13.482    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry_n_2
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.596    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__0_n_2
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.710    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__1_n_2
    SLICE_X45Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.824 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.824    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__2_n_2
    SLICE_X45Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.938 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.938    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__3_n_2
    SLICE_X45Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.052 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.052    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__4_n_2
    SLICE_X45Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.166 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.166    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__5_n_2
    SLICE_X45Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.479 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__6/O[3]
                         net (fo=1, routed)           0.584    15.064    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x0__15_carry__6_n_6
    SLICE_X44Y149        LUT4 (Prop_lut4_I2_O)        0.306    15.370 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.370    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x[31]_i_2__1_n_2
    SLICE_X44Y149        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.610    14.951    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/i_clk_IBUF_BUFG
    SLICE_X44Y149        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x_reg[31]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    15.135    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/x_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.180ns  (logic 2.359ns (23.172%)  route 7.821ns (76.828%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.934    15.301    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X19Y135        LUT6 (Prop_lut6_I2_O)        0.124    15.425 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.425    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep__1_1
    SLICE_X19Y135        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.609    14.950    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X19Y135        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep__1/C
                         clock pessimism              0.281    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)        0.031    15.227    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.154ns  (logic 2.359ns (23.233%)  route 7.795ns (76.767%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.907    15.274    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.124    15.398 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.398    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep_1
    SLICE_X9Y126         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.600    14.941    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.031    15.204    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.359ns (23.200%)  route 7.809ns (76.800%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.921    15.288    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X12Y127        LUT3 (Prop_lut3_I0_O)        0.124    15.412 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[1]_rep__3_i_1/O
                         net (fo=1, routed)           0.000    15.412    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__3_1
    SLICE_X12Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.601    14.942    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__3/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X12Y127        FDRE (Setup_fdre_C_D)        0.077    15.251    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.359ns (23.305%)  route 7.763ns (76.695%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.876    15.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X15Y131        LUT5 (Prop_lut5_I0_O)        0.124    15.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.367    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__0_1
    SLICE_X15Y131        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.605    14.946    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X15Y131        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__0/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X15Y131        FDRE (Setup_fdre_C_D)        0.031    15.209    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 2.359ns (23.328%)  route 7.753ns (76.672%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.866    15.233    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.124    15.357 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.357    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__1_1
    SLICE_X9Y126         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.600    14.941    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__1/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.029    15.202    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 2.532ns (25.041%)  route 7.579ns (74.959%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.534     5.055    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419     5.474 r  Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[0]_rep__1/Q
                         net (fo=112, routed)         1.641     7.115    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/next_R_addr_sel[3]_i_243
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.299     7.414 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/next_R_addr_sel[3]_i_518/O
                         net (fo=4, routed)           1.013     8.427    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_139_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.551 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_247/O
                         net (fo=2, routed)           1.000     9.551    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/input_mem/p_0_in33_in[17]
    SLICE_X49Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.675 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_139/O
                         net (fo=1, routed)           0.000     9.675    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_139_n_2
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.225    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel_reg[3]_i_63_n_2
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.496 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel_reg[3]_i_18/CO[0]
                         net (fo=2, routed)           0.697    11.193    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/input_mem/next_R_addr_sel334_out
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.373    11.566 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_4/O
                         net (fo=6, routed)           0.941    12.507    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel_reg[3]_rep
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/next_R_addr_sel[3]_i_40/O
                         net (fo=1, routed)           1.182    13.813    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_R_addr_sel_reg[2]_rep__2_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_R_addr_sel[3]_i_9/O
                         net (fo=13, routed)          1.105    15.042    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_R_addr_sel[3]_i_9_n_2
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.124    15.166 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_R_addr_sel[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.166    Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[2]_rep__0_1
    SLICE_X47Y67         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.430    14.771    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[2]_rep__0/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.031    15.025    Complete_Mat_Mul/input_mem/next_R_addr_sel_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.359ns (23.252%)  route 7.786ns (76.748%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.899    15.266    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.124    15.390 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_2/O
                         net (fo=1, routed)           0.000    15.390    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_2[3]
    SLICE_X8Y132         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.607    14.948    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X8Y132         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.081    15.261    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.135ns  (logic 2.359ns (23.277%)  route 7.776ns (76.723%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.888    15.255    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X12Y129        LUT3 (Prop_lut3_I0_O)        0.124    15.379 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.379    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__0_1
    SLICE_X12Y129        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.604    14.945    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__0/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X12Y129        FDRE (Setup_fdre_C_D)        0.077    15.254    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 2.359ns (23.262%)  route 7.782ns (76.738%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.723     5.244    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[0]_rep/Q
                         net (fo=112, routed)         1.935     7.635    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_95_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_856/O
                         net (fo=4, routed)           0.830     8.589    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/L_dex_reg[16]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.713 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_1090/O
                         net (fo=2, routed)           1.137     9.850    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/p_0_in66_in[11]
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789/O
                         net (fo=1, routed)           0.000     9.974    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_789_n_2
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.375 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    10.375    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_430_n_2
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    10.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_205_n_2
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.760 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel_reg[3]_i_103/CO[0]
                         net (fo=1, routed)           1.153    11.913    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/input_mem/next_L_addr_sel368_out
    SLICE_X17Y134        LUT3 (Prop_lut3_I0_O)        0.373    12.286 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/next_L_addr_sel[3]_i_34/O
                         net (fo=9, routed)           0.666    12.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel123_out
    SLICE_X19Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.076 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/next_L_addr_sel[3]_i_46/O
                         net (fo=2, routed)           1.167    14.243    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel_reg[1]_rep__3_5
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10/O
                         net (fo=15, routed)          0.894    15.261    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[3]_i_10_n_2
    SLICE_X8Y135         LUT5 (Prop_lut5_I0_O)        0.124    15.385 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/next_L_addr_sel[2]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    15.385    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__2_1
    SLICE_X8Y135         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.610    14.951    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__2/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y135         FDRE (Setup_fdre_C_D)        0.081    15.264    Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -15.385    
  -------------------------------------------------------------------
                         slack                                 -0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/gamma_z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.367ns (86.640%)  route 0.057ns (13.360%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.569     1.452    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/Q
                         net (fo=2, routed)           0.056     1.672    Complete_Mat_Mul/idxr/gamma_z[26]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.822 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.823    Complete_Mat_Mul/idxr/n_gamma_z_carry__5_n_2
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.876 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__6/O[0]
                         net (fo=3, routed)           0.000     1.876    Complete_Mat_Mul/idxr/in9[29]
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.835     1.963    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[29]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.130     1.849    Complete_Mat_Mul/idxr/gamma_z_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.371ns (70.787%)  route 0.153ns (29.213%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.565     1.448    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/Q
                         net (fo=6, routed)           0.152     1.765    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[30]_0[5]
    SLICE_X10Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     1.810    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_i_5__3_n_2
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.919 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.919    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_n_2
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.972 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.972    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__1_n_9
    SLICE_X10Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.922     2.050    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[8]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/gamma_z_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.380ns (87.038%)  route 0.057ns (12.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.569     1.452    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/Q
                         net (fo=2, routed)           0.056     1.672    Complete_Mat_Mul/idxr/gamma_z[26]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.822 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.823    Complete_Mat_Mul/idxr/n_gamma_z_carry__5_n_2
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.889 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__6/O[2]
                         net (fo=3, routed)           0.000     1.889    Complete_Mat_Mul/idxr/in9[31]
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.835     1.963    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[31]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.130     1.849    Complete_Mat_Mul/idxr/gamma_z_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/step_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/step_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.367ns (82.324%)  route 0.079ns (17.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.595     1.478    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  Complete_Mat_Mul/idxr/step_count_reg[22]/Q
                         net (fo=3, routed)           0.078     1.720    Complete_Mat_Mul/idxr/step_count_reg_n_2_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.870 r  Complete_Mat_Mul/idxr/step_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.871    Complete_Mat_Mul/idxr/step_count0_carry__4_n_2
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.924 r  Complete_Mat_Mul/idxr/step_count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.924    Complete_Mat_Mul/idxr/in7[25]
    SLICE_X60Y50         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.863     1.990    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[25]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    Complete_Mat_Mul/idxr/step_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.384ns (71.494%)  route 0.153ns (28.506%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.565     1.448    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[7]/Q
                         net (fo=6, routed)           0.152     1.765    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/part_L_reg[30]_0[5]
    SLICE_X10Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     1.810    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_i_5__3_n_2
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.919 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.919    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__0_n_2
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.985 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.985    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/full_L__0_carry__1_n_7
    SLICE_X10Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.922     2.050    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[10]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/L_dex_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/vals_reg[x_step][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/vals_reg[x_step][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.562     1.445    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]/Q
                         net (fo=2, routed)           0.117     1.704    Complete_Mat_Mul/idxr/vals_reg[x_step][4]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    Complete_Mat_Mul/idxr/vals_reg[x_step][4]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  Complete_Mat_Mul/idxr/vals_reg[x_step][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    Complete_Mat_Mul/idxr/vals_reg[x_step][8]_i_1_n_9
    SLICE_X29Y100        FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.918     2.046    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][8]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    Complete_Mat_Mul/idxr/vals_reg[x_step][8]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/step_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/step_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.380ns (82.825%)  route 0.079ns (17.175%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.595     1.478    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  Complete_Mat_Mul/idxr/step_count_reg[22]/Q
                         net (fo=3, routed)           0.078     1.720    Complete_Mat_Mul/idxr/step_count_reg_n_2_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.870 r  Complete_Mat_Mul/idxr/step_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.871    Complete_Mat_Mul/idxr/step_count0_carry__4_n_2
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.937 r  Complete_Mat_Mul/idxr/step_count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.937    Complete_Mat_Mul/idxr/in7[27]
    SLICE_X60Y50         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.863     1.990    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  Complete_Mat_Mul/idxr/step_count_reg[27]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    Complete_Mat_Mul/idxr/step_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/dim_M_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.643     1.527    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/Q
                         net (fo=2, routed)           0.251     1.919    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/dim_M_reg[31]_0[8]
    SLICE_X37Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/dim_M_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.916     2.044    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/i_clk_IBUF_BUFG
    SLICE_X37Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/dim_M_reg[8]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.070     1.860    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/dim_M_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/gamma_z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.403ns (87.687%)  route 0.057ns (12.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.569     1.452    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  Complete_Mat_Mul/idxr/gamma_z_reg[26]/Q
                         net (fo=2, routed)           0.056     1.672    Complete_Mat_Mul/idxr/gamma_z[26]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.822 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.823    Complete_Mat_Mul/idxr/n_gamma_z_carry__5_n_2
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.912 r  Complete_Mat_Mul/idxr/n_gamma_z_carry__6/O[1]
                         net (fo=3, routed)           0.000     1.912    Complete_Mat_Mul/idxr/in9[30]
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.835     1.963    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  Complete_Mat_Mul/idxr/gamma_z_reg[30]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.130     1.849    Complete_Mat_Mul/idxr/gamma_z_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/vals_reg[x_step][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/vals_reg[x_step][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.562     1.445    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]/Q
                         net (fo=2, routed)           0.117     1.704    Complete_Mat_Mul/idxr/vals_reg[x_step][4]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  Complete_Mat_Mul/idxr/vals_reg[x_step][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    Complete_Mat_Mul/idxr/vals_reg[x_step][4]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  Complete_Mat_Mul/idxr/vals_reg[x_step][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    Complete_Mat_Mul/idxr/vals_reg[x_step][8]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.918     2.046    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[x_step][10]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    Complete_Mat_Mul/idxr/vals_reg[x_step][10]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Complete_Mat_Mul/index_rdy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Complete_Mat_Mul/split_rdy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Complete_Mat_Mul/start_pipe_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y98   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   Complete_Mat_Mul/idxr/all_set_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/index_rdy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/index_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/split_rdy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/split_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/start_pipe_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/start_pipe_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/index_rdy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/index_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/split_rdy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/split_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/start_pipe_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Complete_Mat_Mul/start_pipe_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 1.559ns (31.590%)  route 3.377ns (68.410%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           2.759     4.200    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.118     4.318 r  Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1/O
                         net (fo=1, routed)           0.618     4.936    Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1_n_2
    SLICE_X37Y44         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 0.258ns (14.755%)  route 1.488ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           1.268     1.477    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.048     1.525 r  Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1/O
                         net (fo=1, routed)           0.220     1.745    Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1_n_2
    SLICE_X37Y44         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 3.986ns (42.750%)  route 5.338ns (57.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.740     5.261    Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X17Y144        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/Q
                         net (fo=27, routed)          5.338    11.055    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.585 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.585    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 0.718ns (8.015%)  route 8.240ns (91.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.561    14.043    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y132        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 0.718ns (8.015%)  route 8.240ns (91.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.561    14.043    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y132        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 0.718ns (8.015%)  route 8.240ns (91.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.561    14.043    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y132        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 0.718ns (8.015%)  route 8.240ns (91.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.561    14.043    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y132        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 0.718ns (8.457%)  route 7.772ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.092    13.575    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y135        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 0.718ns (8.457%)  route 7.772ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.092    13.575    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y135        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 0.718ns (8.457%)  route 7.772ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.092    13.575    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y135        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 0.718ns (8.457%)  route 7.772ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.092    13.575    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X46Y135        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 0.718ns (8.494%)  route 7.735ns (91.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.564     5.085    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         5.679    11.184    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X46Y148        LUT1 (Prop_lut1_I0_O)        0.299    11.483 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.056    13.539    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X29Y146        LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.251ns (79.104%)  route 0.066ns (20.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.639     1.523    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y134        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/Q
                         net (fo=2, routed)           0.066     1.730    Complete_Mat_Mul/pipe_splitter/Q[11]
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_7
    SLICE_X46Y134        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.287ns (81.234%)  route 0.066ns (18.766%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.639     1.523    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y134        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/Q
                         net (fo=2, routed)           0.066     1.730    Complete_Mat_Mul/pipe_splitter/Q[11]
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.876 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_6
    SLICE_X46Y134        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.250ns (69.458%)  route 0.110ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.637     1.521    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X44Y132        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/Q
                         net (fo=2, routed)           0.110     1.772    Complete_Mat_Mul/pipe_splitter/Q[4]
    SLICE_X46Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.881 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1_n_6
    SLICE_X46Y132        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.256ns (72.068%)  route 0.099ns (27.932%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.642     1.526    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y142        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y142        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/Q
                         net (fo=2, routed)           0.099     1.766    Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][31]_0[1]
    SLICE_X29Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]_i_1_n_9
    SLICE_X29Y142        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.250ns (69.023%)  route 0.112ns (30.977%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.638     1.522    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X44Y133        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/Q
                         net (fo=2, routed)           0.112     1.775    Complete_Mat_Mul/pipe_splitter/Q[8]
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.884 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1_n_6
    SLICE_X46Y133        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.887%)  route 0.116ns (31.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.638     1.522    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X44Y133        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/Q
                         net (fo=2, routed)           0.116     1.778    Complete_Mat_Mul/pipe_splitter/Q[5]
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1_n_9
    SLICE_X46Y133        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.250ns (66.753%)  route 0.125ns (33.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.639     1.523    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y135        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/Q
                         net (fo=2, routed)           0.125     1.788    Complete_Mat_Mul/pipe_splitter/Q[16]
    SLICE_X46Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1_n_6
    SLICE_X46Y135        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.251ns (67.438%)  route 0.121ns (32.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.643     1.527    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y146        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][14]/Q
                         net (fo=2, routed)           0.121     1.789    Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][31]_0[14]
    SLICE_X29Y145        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.899 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.899    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][16]_i_1_n_8
    SLICE_X29Y145        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/dim_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.186ns (40.806%)  route 0.270ns (59.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/i_clk_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/dim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/dim_reg[0]/Q
                         net (fo=84, routed)          0.125     1.710    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/DI[0]
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_1__0/O
                         net (fo=1, routed)           0.145     1.900    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull__0
    SLICE_X29Y56         LDCE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.249ns (66.660%)  route 0.125ns (33.340%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.643     1.527    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/Q
                         net (fo=2, routed)           0.125     1.792    Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][31]_0[8]
    SLICE_X29Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]_i_1_n_6
    SLICE_X29Y143        LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.063ns  (logic 1.565ns (25.815%)  route 4.498ns (74.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.908     5.349    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.473 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.591     6.063    Complete_Mat_Mul/idxr/FSM_onehot_curr_state[1]_i_1_n_2
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.452     4.793    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.881ns  (logic 1.593ns (27.091%)  route 4.288ns (72.909%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.906     5.347    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X53Y46         LUT3 (Prop_lut3_I0_O)        0.152     5.499 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.382     5.881    Complete_Mat_Mul/idxr/FSM_onehot_curr_state[0]_i_1_n_2
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.452     4.793    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/all_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 1.565ns (28.611%)  route 3.906ns (71.389%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.906     5.347    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X53Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.471 r  Complete_Mat_Mul/idxr/all_set_i_1/O
                         net (fo=1, routed)           0.000     5.471    Complete_Mat_Mul/idxr/all_set_i_1_n_2
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/all_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.452     4.793    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  Complete_Mat_Mul/idxr/all_set_reg/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/wait_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.565ns (36.198%)  route 2.759ns (63.802%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           2.759     4.200    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.324 r  Complete_Mat_Mul/pipe_splitter/wait_reset_i_1/O
                         net (fo=1, routed)           0.000     4.324    Complete_Mat_Mul/pipe_splitter/wait_reset_i_1_n_2
    SLICE_X37Y43         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/wait_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.445     4.786    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/wait_reset_reg/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.443ns  (logic 2.251ns (65.382%)  route 1.192ns (34.618%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.109 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.109    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.443 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.443    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_8
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.422ns  (logic 2.230ns (65.170%)  route 1.192ns (34.830%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.109 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.109    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.422 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.422    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 2.156ns (64.400%)  route 1.192ns (35.600%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.109 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.109    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.348 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.348    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 2.140ns (64.229%)  route 1.192ns (35.771%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.109 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.109    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.332 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.332    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_9
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 2.137ns (64.197%)  route 1.192ns (35.803%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.329 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.329    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_8
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.308ns  (logic 2.116ns (63.970%)  route 1.192ns (36.030%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X37Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.192     1.751    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.875 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     1.875    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.425 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.425    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.539 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.539    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.653 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.767 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.881 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.881    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.995    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.308 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.308    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        1.446     4.787    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/G
    SLICE_X29Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/Q
                         net (fo=1, routed)           0.095     0.253    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][4]
    SLICE_X28Y142        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.916     2.044    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y142        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y143        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/G
    SLICE_X29Y143        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/Q
                         net (fo=1, routed)           0.095     0.253    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][8]
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.917     2.045    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][1]/G
    SLICE_X29Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][1]/Q
                         net (fo=1, routed)           0.097     0.255    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][1]
    SLICE_X28Y142        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.916     2.044    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y142        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][1]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][21]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y147        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][21]/G
    SLICE_X29Y147        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][21]/Q
                         net (fo=1, routed)           0.097     0.255    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][21]
    SLICE_X28Y147        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.918     2.046    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y147        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][21]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y143        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/G
    SLICE_X29Y143        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/Q
                         net (fo=1, routed)           0.097     0.255    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][5]
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.917     2.045    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.178ns (68.434%)  route 0.082ns (31.566%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][0]/G
    SLICE_X46Y147        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][0]/Q
                         net (fo=1, routed)           0.082     0.260    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][0]
    SLICE_X47Y147        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.918     2.046    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y147        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][0]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][11]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.327%)  route 0.113ns (41.673%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][11]/G
    SLICE_X29Y144        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][11]/Q
                         net (fo=1, routed)           0.113     0.271    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][11]
    SLICE_X30Y144        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.916     2.044    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X30Y144        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][11]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][19]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.516%)  route 0.117ns (42.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][19]/G
    SLICE_X29Y146        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][19]/Q
                         net (fo=1, routed)           0.117     0.275    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][19]
    SLICE_X31Y146        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.916     2.044    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X31Y146        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][19]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.178ns (63.306%)  route 0.103ns (36.694%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/G
    SLICE_X46Y136        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/Q
                         net (fo=1, routed)           0.103     0.281    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][19]
    SLICE_X47Y137        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.913     2.041    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y137        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/G
    SLICE_X46Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/Q
                         net (fo=1, routed)           0.112     0.290    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][25]
    SLICE_X47Y139        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5669, routed)        0.915     2.043    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X47Y139        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/C





