/*
  selects the DFLL48M as the source of the generic clock generator 1 
  usses it as the clock source for TCC0, TCC1, TCC2, TC3, TC4, TC5, TC6, and TC7
 */
{
REG_GCLK_GENDIV = GCLK_GENDIV_DIV (1) + GCLK_GENDIV_ID (0x1);
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
	REG_GCLK_GENCTRL = GCLK_GENCTRL_RUNSTDBY + GCLK_GENCTRL_IDC + 
		GCLK_GENCTRL_GENEN + GCLK_GENCTRL_SRC_DFLL48M + 
		GCLK_GENCTRL_ID(0x1);
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
	REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN + GCLK_CLKCTRL_GEN_GCLK1 +
		GCLK_CLKCTRL_ID_TCC0_TCC1;
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
  REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN + GCLK_CLKCTRL_GEN_GCLK1 +
		GCLK_CLKCTRL_ID_TCC2_TC3;
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
	REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN + GCLK_CLKCTRL_GEN_GCLK1 +
		GCLK_CLKCTRL_ID_TC4_TC5;
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
	REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN + GCLK_CLKCTRL_GEN_GCLK1 +
		GCLK_CLKCTRL_ID_TC6_TC7;
	while (REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
  }
