# Draw AND gate

### Description of exercise
Based on the previous exercises draw an AND gate.

In CMOS technologies AND gate is just a NAND plus INV, so this exercise should be very easy if you have NAND gate and inverter from previous exercises. 

Create hierarchical layout.
Label all inputs, output and supplies.

## Solution
<p align="center">
  <img src ="And (1).png" width = "700" title="photo">  
</p>


<p align="center">
  <img src ="And 2.png" width = "700" title="photo">  
</p>
