I 000049 55 1059          1443323592528 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1443323592529 2015.09.27 10:13:12)
	(_source (\./src/dff_r.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7939092c69095d290c8d59d92)
	(_entity
		(_time 1443323592512)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 1444          1443323592616 demo_arch
(_unit VHDL (demo 0 26 (demo_arch 0 34 ))
	(_version v63)
	(_time 1443323592617 2015.09.27 10:13:12)
	(_source (\./compile/fsm_demo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16424611154116004515024c42)
	(_entity
		(_time 1443323592606)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal LA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 38 (_enum1 s2 s3 s4 s5 s7 s1 s6 s8 (_to (i 0)(i 7)))))
		(_signal (_internal Sreg0 Sreg0_type 0 51 (_architecture (_uni ))))
		(_process
			(Sreg0_machine(_architecture 0 0 59 (_process (_target(4))(_sensitivity(0)(4)(1)(2))(_dssslsensitivity 1))))
			(LA_assignment(_architecture 1 0 100 (_assignment (_simple)(_target(3))(_sensitivity(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo_arch 2 -1
	)
)
I 000049 55 1743          1443323592711 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443323592712 2015.09.27 10:13:12)
	(_source (\./src/multiplier_signed.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 732773737524746476276a2822)
	(_entity
		(_time 1443323592709)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 1776          1443323592744 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443323592745 2015.09.27 10:13:12)
	(_source (\./src/multiplier_signed.vhd\(\./src/multiplier_unsigned.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code a2f6a2f4a5f5a5b5a7f6bbf9f3)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 2800          1443323592778 behavior
(_unit VHDL (operands 0 26 (behavior 0 40 ))
	(_version v63)
	(_time 1443323592779 2015.09.27 10:13:12)
	(_source (\./src/operands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_code c195c395c09690d6c191d09bc5)
	(_entity
		(_time 1443323592776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Av ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Bv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal Cv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal MERGER ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_variable (_internal varA ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varB ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varC ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(2))(_monitor))))
			(line__60(_architecture 6 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 11 -1
	)
)
I 000055 55 2791          1443323592949 Shift_Register
(_unit VHDL (shift_register 0 25 (shift_register 0 34 ))
	(_version v63)
	(_time 1443323592950 2015.09.27 10:13:12)
	(_source (\./compile/shift_register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d383b6d313a307b6f6a79346a)
	(_entity
		(_time 1443323592945)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_R
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 56 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(DIN))
			((Rst)(Reset))
			((Q)(NET179))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 64 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET179))
			((Rst)(Reset))
			((Q)(NET192))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U3 0 72 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET192))
			((Rst)(Reset))
			((Q)(DOUT(2)))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal DIN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_signal (_internal NET179 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal NET192 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((DOUT(0))(NET179)))(_target(3(0)))(_sensitivity(4)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((DOUT(1))(NET192)))(_target(3(1)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Shift_Register 2 -1
	)
)
I 000058 55 2806          1443323593013 Traffic_Lamp_arch
(_unit VHDL (traffic_lamp 0 26 (traffic_lamp_arch 0 36 ))
	(_version v63)
	(_time 1443323593014 2015.09.27 10:13:13)
	(_source (\./compile/traffic_lamp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acf9fdfafdfbf9baafa3baf6f4)
	(_entity
		(_time 1443323593010)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LB ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 40 (_enum1 s2 s3 s4 s0 (_to (i 0)(i 3)))))
		(_signal (_internal Sreg0 Sreg0_type 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_process 0 (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal VANG ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_process 0 (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal XANHG ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_process 0 (_string \"11"\))))
		(_process
			(Sreg0_machine(_architecture 0 0 57 (_process (_target(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(LA_assignment(_architecture 1 0 96 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(LB_assignment(_architecture 2 0 103 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
		(770 )
	)
	(_model . Traffic_Lamp_arch 3 -1
	)
)
I 000049 55 3068          1443323620872 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1443323620873 2015.09.27 10:13:40)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f7b297e2c2828692a2a6b252b)
	(_entity
		(_time 1443323620870)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1845          1443323620885 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1443323620886 2015.09.27 10:13:40)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f8bd981dcd8d899dddd9bd5db)
	(_entity
		(_time 1443323620870)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000049 55 1059          1443323786308 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1443323786309 2015.09.27 10:16:26)
	(_source (\./src/dff_r.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bde9b8e9efeaefa8eab2afe7e8)
	(_entity
		(_time 1443323592511)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 1444          1443323786387 demo_arch
(_unit VHDL (demo 0 26 (demo_arch 0 34 ))
	(_version v63)
	(_time 1443323786388 2015.09.27 10:16:26)
	(_source (\./compile/fsm_demo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b5f0d0d5c5c0b1d58081f515f)
	(_entity
		(_time 1443323592605)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal LA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 38 (_enum1 s2 s3 s4 s5 s7 s1 s6 s8 (_to (i 0)(i 7)))))
		(_signal (_internal Sreg0 Sreg0_type 0 51 (_architecture (_uni ))))
		(_process
			(Sreg0_machine(_architecture 0 0 59 (_process (_target(4))(_sensitivity(0)(4)(1)(2))(_dssslsensitivity 1))))
			(LA_assignment(_architecture 1 0 100 (_assignment (_simple)(_target(3))(_sensitivity(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo_arch 2 -1
	)
)
I 000049 55 1743          1443323786449 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443323786450 2015.09.27 10:16:26)
	(_source (\./src/multiplier_signed.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 491d1f4a451e4e5e4c1d501218)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 1776          1443323786512 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 1 27 ))
	(_version v63)
	(_time 1443323786513 2015.09.27 10:16:26)
	(_source (\./src/multiplier_signed.vhd\(\./src/multiplier_unsigned.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 97c3c19995c0908092c38eccc6)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 2800          1443323786700 behavior
(_unit VHDL (operands 0 26 (behavior 0 40 ))
	(_version v63)
	(_time 1443323786701 2015.09.27 10:16:26)
	(_source (\./src/operands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_code 43171640401412544313521947)
	(_entity
		(_time 1443323592775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Av ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Bv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal Cv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal MERGER ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_variable (_internal varA ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varB ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varC ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(2))(_monitor))))
			(line__60(_architecture 6 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 11 -1
	)
)
I 000055 55 2791          1443323786791 Shift_Register
(_unit VHDL (shift_register 0 25 (shift_register 0 34 ))
	(_version v63)
	(_time 1443323786792 2015.09.27 10:16:26)
	(_source (\./compile/shift_register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f4a1f6a8f6fcb7a3a6b5f8a6)
	(_entity
		(_time 1443323592944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_R
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 56 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(DIN))
			((Rst)(Reset))
			((Q)(NET179))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 64 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET179))
			((Rst)(Reset))
			((Q)(NET192))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U3 0 72 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET192))
			((Rst)(Reset))
			((Q)(DOUT(2)))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal DIN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_signal (_internal NET179 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal NET192 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((DOUT(0))(NET179)))(_target(3(0)))(_sensitivity(4)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((DOUT(1))(NET192)))(_target(3(1)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Shift_Register 2 -1
	)
)
I 000058 55 2806          1443323786820 Traffic_Lamp_arch
(_unit VHDL (traffic_lamp 0 26 (traffic_lamp_arch 0 36 ))
	(_version v63)
	(_time 1443323786821 2015.09.27 10:16:26)
	(_source (\./compile/traffic_lamp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1e4b6e4b2e6e4a7b2bea7ebe9)
	(_entity
		(_time 1443323593009)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LB ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 40 (_enum1 s2 s3 s4 s0 (_to (i 0)(i 3)))))
		(_signal (_internal Sreg0 Sreg0_type 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_process 0 (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal VANG ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_process 0 (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal XANHG ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_process 0 (_string \"11"\))))
		(_process
			(Sreg0_machine(_architecture 0 0 57 (_process (_target(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(LA_assignment(_architecture 1 0 96 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(LB_assignment(_architecture 2 0 103 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
		(770 )
	)
	(_model . Traffic_Lamp_arch 3 -1
	)
)
I 000049 55 3068          1443323786862 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1443323786863 2015.09.27 10:16:26)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0b4e7b3e5b7b7f6b5b5f4bab4)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1845          1443323786866 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1443323786867 2015.09.27 10:16:26)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0b4e7b3e5b7b7f6b2b2f4bab4)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000051 55 2441          1443323786909 MyDataflow
(_unit VHDL (adder 0 29 (mydataflow 0 47 ))
	(_version v63)
	(_time 1443323786910 2015.09.27 10:16:26)
	(_source (\./src/adder/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e5a0b085f595e180a011c545e)
	(_entity
		(_time 1443323786907)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_entity (_out ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Aex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_internal (_uni ))))
		(_signal (_internal Bex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 49 (_internal (_uni ))))
		(_signal (_internal Sex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 50 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(4))(_sensitivity(7(_index 6)))(_read(7(_index 7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . MyDataflow 8 -1
	)
)
I 000049 55 3303          1443323786956 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443323786957 2015.09.27 10:16:26)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6938386d6a6d2b3c682f643a)
	(_entity
		(_time 1443323786954)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Ci)(Ci))
				((Co)(Co))
				((S)(S))
			)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Ci)(Ci))
				((Co)(Co))
				((S)(S))
			)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Ci)(Ci))
				((Co)(Co))
				((S)(S))
			)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Ci)(Ci))
				((Co)(Co))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2263          1443323786972 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443323786973 2015.09.27 10:16:26)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d194f4e1c1a4a5b1d435c1718)
	(_entity
		(_time 1443323786970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((S)(S))
			)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000050 55 1151          1443323787003 HalfAdder
(_unit VHDL (halfadder 0 25 (halfadder 0 34 ))
	(_version v63)
	(_time 1443323787004 2015.09.27 10:16:27)
	(_source (\./compile/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c38606c3e3b6b7a6b627d3639)
	(_entity
		(_time 1443323787001)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . HalfAdder 2 -1
	)
)
I 000049 55 2979          1443323793723 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443323793724 2015.09.27 10:16:33)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfefffcfdfcfbbdaafeb9f2ac)
	(_entity
		(_time 1443323786953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2137          1443323796604 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443323796605 2015.09.27 10:16:36)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6a4f9a7f5a1f1e0a6f8e7aca3)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000050 55 2137          1443323828547 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443323828548 2015.09.27 10:17:08)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b4b7e2b5e0b0a1e7b9a6ede2)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000052 55 2502          1443323833384 dualportram
(_unit VHDL (dualportram 0 31 (dualportram 0 43 ))
	(_version v63)
	(_time 1443323833385 2015.09.27 10:17:13)
	(_source (\./src/Memory/dualportram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a3a3aef5a5f4f6b5f2a1b3f9a4)
	(_entity
		(_time 1443323833380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clkA ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clkB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrA ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrB ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_t 0 44 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1023))))))
		(_shared (_internal ram ram_t 0 45 (_architecture )))
		(_process
			(line__47(_architecture 0 0 47 (_process (_simple)(_sensitivity(0))(_monitor)(_read(2)(3)(5)))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6))(_sensitivity(1))(_monitor)(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dualportram 2 -1
	)
)
I 000049 55 2561          1443323834803 ram_arch
(_unit VHDL (ram 0 5 (ram_arch 0 19 ))
	(_version v63)
	(_time 1443323834804 2015.09.27 10:17:14)
	(_source (\./src/Memory/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2120752521762136212f307b24)
	(_entity
		(_time 1443323834787)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal ram_mem_type 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram_mem ram_mem_type 0 22 (_architecture (_uni ))))
		(_process
			(WRITE(_architecture 0 0 25 (_process (_target(6))(_sensitivity(2)(0)(3)(4))(_dssslsensitivity 1)(_monitor))))
			(READ(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(1))(_monitor)(_read(6)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . ram_arch 6 -1
	)
)
I 000049 55 1645          1443323836126 behavior
(_unit VHDL (rom16x8 0 4 (behavior 0 13 ))
	(_version v63)
	(_time 1443323836127 2015.09.27 10:17:16)
	(_source (\./src/Memory/ROM16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51515752060651425250470a08)
	(_entity
		(_time 1443323836110)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_process
			(main(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686018 33686019 )
		(50463234 33686274 )
		(33751554 33751554 )
		(33686274 50463234 )
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1645          1443323918540 behavior
(_unit VHDL (rom16x8 0 4 (behavior 0 13 ))
	(_version v63)
	(_time 1443323918541 2015.09.27 10:18:38)
	(_source (\./src/Memory/ROM16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37623332666037243436216c6e)
	(_entity
		(_time 1443323836109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_process
			(main(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686018 33686019 )
		(50463234 33686274 )
		(33751554 33751554 )
		(33686274 50463234 )
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1059          1443323923115 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1443323923116 2015.09.27 10:18:43)
	(_source (\./src/dff_r.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a4f161d4d4d480f4d1508404f)
	(_entity
		(_time 1443323592511)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 1444          1443323923205 demo_arch
(_unit VHDL (demo 0 26 (demo_arch 0 34 ))
	(_version v63)
	(_time 1443323923206 2015.09.27 10:18:43)
	(_source (\./compile/fsm_demo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77227b76752077612474632d23)
	(_entity
		(_time 1443323592605)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal LA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 38 (_enum1 s2 s3 s4 s5 s7 s1 s6 s8 (_to (i 0)(i 7)))))
		(_signal (_internal Sreg0 Sreg0_type 0 51 (_architecture (_uni ))))
		(_process
			(Sreg0_machine(_architecture 0 0 59 (_process (_target(4))(_sensitivity(0)(4)(1)(2))(_dssslsensitivity 1))))
			(LA_assignment(_architecture 1 0 100 (_assignment (_simple)(_target(3))(_sensitivity(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo_arch 2 -1
	)
)
I 000049 55 1743          1443323923255 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443323923256 2015.09.27 10:18:43)
	(_source (\./src/multiplier_signed.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code b6e3eae3b5e1b1a1b3e2afede7)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 1776          1443323923330 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443323923331 2015.09.27 10:18:43)
	(_source (\./src/multiplier_signed.vhd\(\./src/multiplier_unsigned.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code f4a1a8a5f5a3f3e3f1a0edafa5)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 2800          1443323923396 behavior
(_unit VHDL (operands 0 26 (behavior 0 40 ))
	(_version v63)
	(_time 1443323923397 2015.09.27 10:18:43)
	(_source (\./src/operands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_code 33666c37306462243363226937)
	(_entity
		(_time 1443323592775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Av ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Bv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal Cv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal MERGER ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_variable (_internal varA ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varB ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varC ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(2))(_monitor))))
			(line__60(_architecture 6 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 11 -1
	)
)
I 000055 55 2791          1443323923456 Shift_Register
(_unit VHDL (shift_register 0 25 (shift_register 0 34 ))
	(_version v63)
	(_time 1443323923457 2015.09.27 10:18:43)
	(_source (\./compile/shift_register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71257b7078262c677376652876)
	(_entity
		(_time 1443323592944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_R
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 56 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(DIN))
			((Rst)(Reset))
			((Q)(NET179))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 64 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET179))
			((Rst)(Reset))
			((Q)(NET192))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U3 0 72 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET192))
			((Rst)(Reset))
			((Q)(DOUT(2)))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal DIN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_signal (_internal NET179 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal NET192 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((DOUT(0))(NET179)))(_target(3(0)))(_sensitivity(4)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((DOUT(1))(NET192)))(_target(3(1)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Shift_Register 2 -1
	)
)
I 000058 55 2806          1443323923494 Traffic_Lamp_arch
(_unit VHDL (traffic_lamp 0 26 (traffic_lamp_arch 0 36 ))
	(_version v63)
	(_time 1443323923495 2015.09.27 10:18:43)
	(_source (\./compile/traffic_lamp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0f4adf6a2f7f5b6a3afb6faf8)
	(_entity
		(_time 1443323593009)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LB ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 40 (_enum1 s2 s3 s4 s0 (_to (i 0)(i 3)))))
		(_signal (_internal Sreg0 Sreg0_type 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_process 0 (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal VANG ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_process 0 (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal XANHG ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_process 0 (_string \"11"\))))
		(_process
			(Sreg0_machine(_architecture 0 0 57 (_process (_target(6))(_sensitivity(0)(1)(6)(2)(3))(_dssslsensitivity 2))))
			(LA_assignment(_architecture 1 0 96 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(LB_assignment(_architecture 2 0 103 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
		(770 )
	)
	(_model . Traffic_Lamp_arch 3 -1
	)
)
I 000049 55 3068          1443323923542 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1443323923543 2015.09.27 10:18:43)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cf9ac29a9c9898d99a9adb959b)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1845          1443323923549 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1443323923550 2015.09.27 10:18:43)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cf9ac29a9c9898d99d9ddb959b)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000051 55 2441          1443323923596 MyDataflow
(_unit VHDL (adder 0 29 (mydataflow 0 47 ))
	(_version v63)
	(_time 1443323923597 2015.09.27 10:18:43)
	(_source (\./src/adder/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code feabf6aeafa9aee8faf1eca4ae)
	(_entity
		(_time 1443323786906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_entity (_out ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Aex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_internal (_uni ))))
		(_signal (_internal Bex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 49 (_internal (_uni ))))
		(_signal (_internal Sex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 50 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(4))(_sensitivity(7(_index 6)))(_read(7(_index 7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . MyDataflow 8 -1
	)
)
I 000049 55 2979          1443323923633 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443323923634 2015.09.27 10:18:43)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d484d1a4d4a4d0b1c480f441a)
	(_entity
		(_time 1443323786953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2137          1443323923641 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443323923642 2015.09.27 10:18:43)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d787a287c7a2a3b7d233c7778)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000050 55 1151          1443323923679 HalfAdder
(_unit VHDL (halfadder 0 25 (halfadder 0 34 ))
	(_version v63)
	(_time 1443323923680 2015.09.27 10:18:43)
	(_source (\./compile/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c19154e1e1b4b5a4b425d1619)
	(_entity
		(_time 1443323787000)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . HalfAdder 2 -1
	)
)
I 000052 55 2502          1443323923718 dualportram
(_unit VHDL (dualportram 0 31 (dualportram 0 43 ))
	(_version v63)
	(_time 1443323923719 2015.09.27 10:18:43)
	(_source (\./src/Memory/dualportram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 7b2e2e7b2c2c2e6d2a796b217c)
	(_entity
		(_time 1443323833379)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clkA ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clkB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrA ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrB ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_t 0 44 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1023))))))
		(_shared (_internal ram ram_t 0 45 (_architecture )))
		(_process
			(line__47(_architecture 0 0 47 (_process (_simple)(_sensitivity(0))(_monitor)(_read(2)(3)(5)))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6))(_sensitivity(1))(_monitor)(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dualportram 2 -1
	)
)
I 000049 55 2561          1443323923761 ram_arch
(_unit VHDL (ram 0 5 (ram_arch 0 19 ))
	(_version v63)
	(_time 1443323923762 2015.09.27 10:18:43)
	(_source (\./src/Memory/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aafef9fdfafdaabdaaa4bbf0af)
	(_entity
		(_time 1443323834786)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal ram_mem_type 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram_mem ram_mem_type 0 22 (_architecture (_uni ))))
		(_process
			(WRITE(_architecture 0 0 25 (_process (_target(6))(_sensitivity(2)(0)(3)(4))(_dssslsensitivity 1)(_monitor))))
			(READ(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(1))(_monitor)(_read(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . ram_arch 6 -1
	)
)
I 000049 55 1645          1443323923803 behavior
(_unit VHDL (rom16x8 0 4 (behavior 0 13 ))
	(_version v63)
	(_time 1443323923804 2015.09.27 10:18:43)
	(_source (\./src/Memory/ROM16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99d9a9c969ec9dacac8df9290)
	(_entity
		(_time 1443323836109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_process
			(main(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686018 33686019 )
		(50463234 33686274 )
		(33751554 33751554 )
		(33686274 50463234 )
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 2137          1443323924208 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443323924209 2015.09.27 10:18:44)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0a0a5d0c0858490f514e050a)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000049 55 2979          1443323924262 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443323924263 2015.09.27 10:18:44)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ecbcc91cfc9ce889fcb8cc799)
	(_entity
		(_time 1443323786953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2800          1443324364767 behavior
(_unit VHDL (operands 0 26 (behavior 0 40 ))
	(_version v63)
	(_time 1443324364768 2015.09.27 10:26:04)
	(_source (\./src/operands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_code 525c0150500503455202430856)
	(_entity
		(_time 1443323592775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Av ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Bv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal Cv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal MERGER ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_variable (_internal varA ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varB ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varC ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(2))(_monitor))))
			(line__60(_architecture 6 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 11 -1
	)
)
I 000058 55 2806          1443324364830 Traffic_Lamp_arch
(_unit VHDL (traffic_lamp 0 26 (traffic_lamp_arch 0 36 ))
	(_version v63)
	(_time 1443324364831 2015.09.27 10:26:04)
	(_source (\./compile/traffic_lamp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 909f919e92c7c586939f86cac8)
	(_entity
		(_time 1443323593009)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LB ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 40 (_enum1 s2 s3 s4 s0 (_to (i 0)(i 3)))))
		(_signal (_internal Sreg0 Sreg0_type 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_process 0 (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal VANG ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_process 0 (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal XANHG ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_process 0 (_string \"11"\))))
		(_process
			(Sreg0_machine(_architecture 0 0 57 (_process (_target(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(LA_assignment(_architecture 1 0 96 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(LB_assignment(_architecture 2 0 103 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
		(770 )
	)
	(_model . Traffic_Lamp_arch 3 -1
	)
)
I 000050 55 1444          1443324364877 demo_arch
(_unit VHDL (demo 0 26 (demo_arch 0 34 ))
	(_version v63)
	(_time 1443324364878 2015.09.27 10:26:04)
	(_source (\./compile/fsm_demo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfb1beebece8bfa9ecbcabe5eb)
	(_entity
		(_time 1443323592605)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal LA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 38 (_enum1 s2 s3 s4 s5 s7 s1 s6 s8 (_to (i 0)(i 7)))))
		(_signal (_internal Sreg0 Sreg0_type 0 51 (_architecture (_uni ))))
		(_process
			(Sreg0_machine(_architecture 0 0 59 (_process (_target(4))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(LA_assignment(_architecture 1 0 100 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo_arch 2 -1
	)
)
I 000049 55 1059          1443324364924 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1443324364925 2015.09.27 10:26:04)
	(_source (\./src/dff_r.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee0efbdbdb9bcfbb9e1fcb4bb)
	(_entity
		(_time 1443323592511)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1743          1443324364971 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443324364972 2015.09.27 10:26:04)
	(_source (\./src/multiplier_signed.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 1d134f1b4c4a1a0a184904464c)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000055 55 2791          1443324365033 Shift_Register
(_unit VHDL (shift_register 0 25 (shift_register 0 34 ))
	(_version v63)
	(_time 1443324365034 2015.09.27 10:26:05)
	(_source (\./compile/shift_register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b545e58010c064d595c4f025c)
	(_entity
		(_time 1443323592944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_R
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 56 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(DIN))
			((Rst)(Reset))
			((Q)(NET179))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 64 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET179))
			((Rst)(Reset))
			((Q)(NET192))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U3 0 72 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET192))
			((Rst)(Reset))
			((Q)(DOUT(2)))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal DIN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_signal (_internal NET179 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal NET192 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((DOUT(0))(NET179)))(_target(3(0)))(_sensitivity(4)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((DOUT(1))(NET192)))(_target(3(1)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Shift_Register 2 -1
	)
)
I 000049 55 1776          1443324365064 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443324365065 2015.09.27 10:26:05)
	(_source (\./src/multiplier_signed.vhd\(\./src/multiplier_unsigned.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 7b75297b2c2c7c6c7e2f62202a)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 3068          1443324365612 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1443324365613 2015.09.27 10:26:05)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9e909291cec9c988cbcb8ac4ca)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1845          1443324365625 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1443324365626 2015.09.27 10:26:05)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ada3a1fafcfafabbffffb9f7f9)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000051 55 2441          1443324365674 MyDataflow
(_unit VHDL (adder 0 29 (mydataflow 0 47 ))
	(_version v63)
	(_time 1443324365675 2015.09.27 10:26:05)
	(_source (\./src/adder/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd2d58e8b8b8ccad8d3ce868c)
	(_entity
		(_time 1443323786906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_entity (_out ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Aex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_internal (_uni ))))
		(_signal (_internal Bex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 49 (_internal (_uni ))))
		(_signal (_internal Sex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 50 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(4))(_sensitivity(7(_index 6)))(_read(7(_index 7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . MyDataflow 8 -1
	)
)
I 000050 55 1151          1443324365705 HalfAdder
(_unit VHDL (halfadder 0 25 (halfadder 0 34 ))
	(_version v63)
	(_time 1443324365706 2015.09.27 10:26:05)
	(_source (\./compile/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf5fbaba8acfcedfcf5eaa1ae)
	(_entity
		(_time 1443323787000)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . HalfAdder 2 -1
	)
)
I 000050 55 2137          1443324365737 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443324365738 2015.09.27 10:26:05)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b15141d4c4c1c0d4b150a414e)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000049 55 2979          1443324365768 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443324365769 2015.09.27 10:26:05)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a34323f6f6d6a2c3b6f28633d)
	(_entity
		(_time 1443323786953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2561          1443324365781 ram_arch
(_unit VHDL (ram 0 5 (ram_arch 0 19 ))
	(_version v63)
	(_time 1443324365782 2015.09.27 10:26:05)
	(_source (\./src/Memory/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4946424b411e495e494758134c)
	(_entity
		(_time 1443323834786)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal ram_mem_type 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram_mem ram_mem_type 0 22 (_architecture (_uni ))))
		(_process
			(WRITE(_architecture 0 0 25 (_process (_target(6))(_sensitivity(2)(0)(3)(4))(_dssslsensitivity 1)(_monitor))))
			(READ(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(1))(_monitor)(_read(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . ram_arch 6 -1
	)
)
I 000049 55 1645          1443324365815 behavior
(_unit VHDL (rom16x8 0 4 (behavior 0 13 ))
	(_version v63)
	(_time 1443324365816 2015.09.27 10:26:05)
	(_source (\./src/Memory/ROM16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69666269363e697a6a687f3230)
	(_entity
		(_time 1443323836109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_process
			(main(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686018 33686019 )
		(50463234 33686274 )
		(33751554 33751554 )
		(33686274 50463234 )
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000052 55 2502          1443324365846 dualportram
(_unit VHDL (dualportram 0 31 (dualportram 0 43 ))
	(_version v63)
	(_time 1443324365847 2015.09.27 10:26:05)
	(_source (\./src/Memory/dualportram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8886858785dfdd9ed98a98d28f)
	(_entity
		(_time 1443323833379)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clkA ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clkB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrA ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrB ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_t 0 44 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1023))))))
		(_shared (_internal ram ram_t 0 45 (_architecture )))
		(_process
			(line__47(_architecture 0 0 47 (_process (_simple)(_sensitivity(0))(_monitor)(_read(2)(3)(5)))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6))(_sensitivity(1))(_monitor)(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dualportram 2 -1
	)
)
V 000049 55 2800          1443324633631 behavior
(_unit VHDL (operands 0 26 (behavior 0 40 ))
	(_version v63)
	(_time 1443324633632 2015.09.27 10:30:33)
	(_source (\./src/operands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_code 8d828d82d9dadc9a8ddd9cd789)
	(_entity
		(_time 1443323592775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Av ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Bv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal Cv ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal MERGER ~STD_LOGIC_VECTOR{BUS_WIDTH*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_variable (_internal varA ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varB ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_variable (_internal varC ~extSTD.STANDARD.INTEGER 0 61 (_process 6 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(2))(_monitor))))
			(line__60(_architecture 6 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 11 -1
	)
)
V 000058 55 2806          1443324633694 Traffic_Lamp_arch
(_unit VHDL (traffic_lamp 0 26 (traffic_lamp_arch 0 36 ))
	(_version v63)
	(_time 1443324633695 2015.09.27 10:30:33)
	(_source (\./compile/traffic_lamp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ccc29e989d9b99dacfc3da9694)
	(_entity
		(_time 1443323593009)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal LB ~STD_LOGIC_VECTOR{1~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 40 (_enum1 s2 s3 s4 s0 (_to (i 0)(i 3)))))
		(_signal (_internal Sreg0 Sreg0_type 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_process 0 (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal VANG ~STD_LOGIC_VECTOR{1~downto~0}~132 0 59 (_process 0 (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal XANHG ~STD_LOGIC_VECTOR{1~downto~0}~134 0 60 (_process 0 (_string \"11"\))))
		(_process
			(Sreg0_machine(_architecture 0 0 57 (_process (_target(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(LA_assignment(_architecture 1 0 96 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(LB_assignment(_architecture 2 0 103 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
		(770 )
	)
	(_model . Traffic_Lamp_arch 3 -1
	)
)
V 000050 55 1444          1443324633725 demo_arch
(_unit VHDL (demo 0 26 (demo_arch 0 34 ))
	(_version v63)
	(_time 1443324633726 2015.09.27 10:30:33)
	(_source (\./compile/fsm_demo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebe4b9b8bcbcebfdb8e8ffb1bf)
	(_entity
		(_time 1443323592605)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TA ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal LA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal Sreg0_type 0 38 (_enum1 s2 s3 s4 s5 s7 s1 s6 s8 (_to (i 0)(i 7)))))
		(_signal (_internal Sreg0 Sreg0_type 0 51 (_architecture (_uni ))))
		(_process
			(Sreg0_machine(_architecture 0 0 59 (_process (_target(4))(_sensitivity(0)(1)(2)(4))(_dssslsensitivity 1))))
			(LA_assignment(_architecture 1 0 100 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo_arch 2 -1
	)
)
V 000049 55 1059          1443324633756 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1443324633757 2015.09.27 10:30:33)
	(_source (\./src/dff_r.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5d0e0c5d5d581f5d0518505f)
	(_entity
		(_time 1443323592511)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1743          1443324633788 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443324633789 2015.09.27 10:30:33)
	(_source (\./src/multiplier_signed.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 297e7d2c257e2e3e2c7d307278)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
V 000055 55 2791          1443324633819 Shift_Register
(_unit VHDL (shift_register 0 25 (shift_register 0 34 ))
	(_version v63)
	(_time 1443324633820 2015.09.27 10:30:33)
	(_source (\./compile/shift_register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 491f4a4b481e145f4b4e5d104e)
	(_entity
		(_time 1443323592944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_R
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 56 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(DIN))
			((Rst)(Reset))
			((Q)(NET179))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 64 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET179))
			((Rst)(Reset))
			((Q)(NET192))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U3 0 72 (_component DFF_R )
		(_port
			((CLK)(CLK))
			((D)(NET192))
			((Rst)(Reset))
			((Q)(DOUT(2)))
		)
		(_use (_entity . DFF_R)
			(_port
				((D)(D))
				((Rst)(Rst))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal DIN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_signal (_internal NET179 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal NET192 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((DOUT(0))(NET179)))(_target(3(0)))(_sensitivity(4)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_alias((DOUT(1))(NET192)))(_target(3(1)))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Shift_Register 2 -1
	)
)
V 000049 55 1776          1443324633850 dataflow
(_unit VHDL (multiplier_signed 0 11 (dataflow 0 27 ))
	(_version v63)
	(_time 1443324633851 2015.09.27 10:30:33)
	(_source (\./src/multiplier_signed.vhd\(\./src/multiplier_unsigned.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_code 683f3c69653f6f7f6d3c713339)
	(_entity
		(_time 1443323592708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 15 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BUS_WIDTH*2-2~downto~0}~12 0 21 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
V 000049 55 3068          1443324633881 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1443324633882 2015.09.27 10:30:33)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d0838985d0d091d2d293ddd3)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
V 000048 55 1845          1443324633885 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1443324633886 2015.09.27 10:30:33)
	(_source (\./src/7SEG/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d0838985d0d091d5d593ddd3)
	(_entity
		(_time 1443323620869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
V 000051 55 2441          1443324633928 MyDataflow
(_unit VHDL (adder 0 29 (mydataflow 0 47 ))
	(_version v63)
	(_time 1443324633929 2015.09.27 10:30:33)
	(_source (\./src/adder/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e1b7e2b4e1e6a0b2b9a4ece6)
	(_entity
		(_time 1443323786906)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_WIDTH ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{BUS_WIDTH-1~downto~0}~124 0 35 (_entity (_out ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Aex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 48 (_internal (_uni ))))
		(_signal (_internal Bex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 49 (_internal (_uni ))))
		(_signal (_internal Sex ~STD_LOGIC_VECTOR{BUS_WIDTH~downto~0}~13 0 50 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(4))(_sensitivity(7(_index 6)))(_read(7(_index 7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . MyDataflow 8 -1
	)
)
V 000050 55 1151          1443324633960 HalfAdder
(_unit VHDL (halfadder 0 25 (halfadder 0 34 ))
	(_version v63)
	(_time 1443324633961 2015.09.27 10:30:33)
	(_source (\./compile/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d582dd87d182d2c3d2dbc48f80)
	(_entity
		(_time 1443323787000)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . HalfAdder 2 -1
	)
)
V 000050 55 2137          1443324633991 FullAdder
(_unit VHDL (fulladder 0 25 (fulladder 0 35 ))
	(_version v63)
	(_time 1443324633992 2015.09.27 10:30:33)
	(_source (\./compile/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a2f3a4f5a2f2e3a5fbe4afa0)
	(_entity
		(_time 1443323786969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(HalfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component HalfAdder )
		(_port
			((A)(A))
			((B)(B))
			((C)(NET3))
			((S)(NET1))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation U2 0 66 (_component HalfAdder )
		(_port
			((A)(NET1))
			((B)(Ci))
			((C)(NET2))
			((S)(S))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
V 000049 55 2979          1443324634022 Adder_BD
(_unit VHDL (adder_bd 0 25 (adder_bd 0 35 ))
	(_version v63)
	(_time 1443324634023 2015.09.27 10:30:34)
	(_source (\./compile/adder_bd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14431413144344021541064d13)
	(_entity
		(_time 1443323786953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 59 (_component FullAdder )
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((Ci)(Ci))
			((Co)(NET1))
			((S)(S(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U2 0 68 (_component FullAdder )
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((Ci)(NET1))
			((Co)(NET2))
			((S)(S(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U3 0 77 (_component FullAdder )
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((Ci)(NET2))
			((Co)(NET3))
			((S)(S(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation U4 0 86 (_component FullAdder )
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((Ci)(NET3))
			((Co)(Co))
			((S)(S(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_port (_internal Ci ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 29 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{3~downto~0}~124 0 31 (_entity (_out ))))
		(_signal (_internal NET1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal NET2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal NET3 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 2561          1443324634028 ram_arch
(_unit VHDL (ram 0 5 (ram_arch 0 19 ))
	(_version v63)
	(_time 1443324634029 2015.09.27 10:30:34)
	(_source (\./src/Memory/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1442171311431403141a054e11)
	(_entity
		(_time 1443323834786)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ADDR ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal ram_mem_type 0 21 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram_mem ram_mem_type 0 22 (_architecture (_uni ))))
		(_process
			(WRITE(_architecture 0 0 25 (_process (_target(6))(_sensitivity(2)(0)(3)(4))(_dssslsensitivity 1)(_monitor))))
			(READ(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(1))(_monitor)(_read(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . ram_arch 6 -1
	)
)
V 000049 55 1645          1443324634053 behavior
(_unit VHDL (rom16x8 0 4 (behavior 0 13 ))
	(_version v63)
	(_time 1443324634054 2015.09.27 10:30:34)
	(_source (\./src/Memory/ROM16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3365303666643320303225686a)
	(_entity
		(_time 1443323836109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_process
			(main(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686018 33686019 )
		(50463234 33686274 )
		(33751554 33751554 )
		(33686274 50463234 )
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000052 55 2502          1443324634085 dualportram
(_unit VHDL (dualportram 0 31 (dualportram 0 43 ))
	(_version v63)
	(_time 1443324634086 2015.09.27 10:30:34)
	(_source (\./src/Memory/dualportram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 52055750550507440350420855)
	(_entity
		(_time 1443323833379)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clkA ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clkB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrA ~STD_LOGIC_VECTOR{9~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrB ~STD_LOGIC_VECTOR{9~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{7~downto~0}~124 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_t 0 44 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 1023))))))
		(_shared (_internal ram ram_t 0 45 (_architecture )))
		(_process
			(line__47(_architecture 0 0 47 (_process (_simple)(_sensitivity(0))(_monitor)(_read(2)(3)(5)))))
			(line__56(_architecture 1 0 56 (_process (_simple)(_target(6))(_sensitivity(1))(_monitor)(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dualportram 2 -1
	)
)
I 000045 55 1445          1443324634192 AND8
(_unit VHDL (and8 0 28 (and8 0 38 ))
	(_version v63)
	(_time 1443324634193 2015.09.27 10:30:34)
	(_source (\./src/minialu/and8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c097c095959790d3c9c6d19ac4)
	(_entity
		(_time 1443324634176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . AND8 1 -1
	)
)
I 000048 55 6056          1443324634286 miniALU
(_unit VHDL (minialu 0 25 (minialu 0 34 ))
	(_version v63)
	(_time 1443324634287 2015.09.27 10:30:34)
	(_source (\./compile/minialu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4a4b1a404a1c0b121f0c471f)
	(_entity
		(_time 1443324634270)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND8
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 42 (_entity (_out ))))
			)
		)
		(mux4x1
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 49 (_entity (_in ))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 50 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 52 (_entity (_out ))))
			)
		)
		(SUB8
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation com_ADD 0 78 (_component AND8 )
		(_port
			((A)(A))
			((B)(B))
			((O)(BUS55))
		)
		(_use (_entity . AND8)
		)
	)
	(_instantiation com_MUX 0 85 (_component mux4x1 )
		(_port
			((I0)(BUS55))
			((I1)(BUS59))
			((I2(7))(Dangling_Input_Signal))
			((I2(6))(Dangling_Input_Signal))
			((I2(5))(Dangling_Input_Signal))
			((I2(4))(Dangling_Input_Signal))
			((I2(3))(Dangling_Input_Signal))
			((I2(2))(Dangling_Input_Signal))
			((I2(1))(Dangling_Input_Signal))
			((I2(0))(Dangling_Input_Signal))
			((I3(7))(Dangling_Input_Signal))
			((I3(6))(Dangling_Input_Signal))
			((I3(5))(Dangling_Input_Signal))
			((I3(4))(Dangling_Input_Signal))
			((I3(3))(Dangling_Input_Signal))
			((I3(2))(Dangling_Input_Signal))
			((I3(1))(Dangling_Input_Signal))
			((I3(0))(Dangling_Input_Signal))
			((S)(Sel))
			((O)(O))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_instantiation com_SUB 0 109 (_component SUB8 )
		(_port
			((A)(A))
			((B)(B))
			((O)(BUS59))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((O)(O))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS55 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 68 (_architecture (_uni ))))
		(_signal (_internal BUS59 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 69 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . miniALU 1 -1
	)
)
V 000049 55 1504          1443324634428 dataflow
(_unit VHDL (sub8 0 29 (dataflow 0 39 ))
	(_version v63)
	(_time 1443324634429 2015.09.27 10:30:34)
	(_source (\./src/minialu/sub.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aafcabfcfefdfcb9a3acb9f1fe)
	(_entity
		(_time 1443324634426)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 1196          1443324634491 behavior
(_unit VHDL (mux2x1 0 8 (behavior 0 17 ))
	(_version v63)
	(_time 1443324634492 2015.09.27 10:30:34)
	(_source (\./src/mux/mux2x1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9bebfbbe5bfb5faeabcf1b6b9)
	(_entity
		(_time 1443324634489)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal I0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_variable (_internal x ~extSTD.STANDARD.INTEGER 0 20 (_process 0 )))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 1055          1443324634504 dataflow
(_unit VHDL (mux2x1 0 8 (dataflow 0 31 ))
	(_version v63)
	(_time 1443324634505 2015.09.27 10:30:34)
	(_source (\./src/mux/mux2x1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8afaea9f5aea4ebfbfce0a7a8)
	(_entity
		(_time 1443324634489)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal I0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 2169          1443324634538 mux_arch
(_unit VHDL (mux4x1 0 26 (mux_arch 0 42 ))
	(_version v63)
	(_time 1443324634539 2015.09.27 10:30:34)
	(_source (\./src/mux/mux4x1.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1740401115414b0412460f4847)
	(_entity
		(_time 1443324634536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33 (_entity (_out ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . mux_arch 1 -1
	)
)
V 000045 55 1445          1443324643780 AND8
(_unit VHDL (and8 0 28 (and8 0 38 ))
	(_version v63)
	(_time 1443324643781 2015.09.27 10:30:43)
	(_source (\./src/minialu/and8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396c3f3c656e692a303f28633d)
	(_entity
		(_time 1443324634175)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . AND8 1 -1
	)
)
V 000048 55 6009          1443324648004 miniALU
(_unit VHDL (minialu 0 25 (minialu 0 34 ))
	(_version v63)
	(_time 1443324648005 2015.09.27 10:30:48)
	(_source (\./compile/minialu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e6e7e0b9e3b5a2bbb6a5eeb6)
	(_entity
		(_time 1443324634269)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND8
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 42 (_entity (_out ))))
			)
		)
		(mux4x1
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 49 (_entity (_in ))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 50 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 52 (_entity (_out ))))
			)
		)
		(SUB8
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation com_ADD 0 78 (_component AND8 )
		(_port
			((A)(A))
			((B)(B))
			((O)(BUS55))
		)
		(_use (_entity . AND8)
		)
	)
	(_instantiation com_MUX 0 85 (_component mux4x1 )
		(_port
			((I0)(BUS55))
			((I1)(BUS59))
			((I2(7))(Dangling_Input_Signal))
			((I2(6))(Dangling_Input_Signal))
			((I2(5))(Dangling_Input_Signal))
			((I2(4))(Dangling_Input_Signal))
			((I2(3))(Dangling_Input_Signal))
			((I2(2))(Dangling_Input_Signal))
			((I2(1))(Dangling_Input_Signal))
			((I2(0))(Dangling_Input_Signal))
			((I3(7))(Dangling_Input_Signal))
			((I3(6))(Dangling_Input_Signal))
			((I3(5))(Dangling_Input_Signal))
			((I3(4))(Dangling_Input_Signal))
			((I3(3))(Dangling_Input_Signal))
			((I3(2))(Dangling_Input_Signal))
			((I3(1))(Dangling_Input_Signal))
			((I3(0))(Dangling_Input_Signal))
			((S)(Sel))
			((O)(O))
		)
		(_use (_entity . mux4x1)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_instantiation com_SUB 0 109 (_component SUB8 )
		(_port
			((A)(A))
			((B)(B))
			((O)(BUS59))
		)
		(_use (_entity . SUB8)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{7~downto~0}~124 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS55 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 68 (_architecture (_uni ))))
		(_signal (_internal BUS59 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 69 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . miniALU 1 -1
	)
)
