

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 09:59:43 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      180|      180|  1.800 us|  1.800 us|  181|  181|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1411|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    2386|   2456|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1012|    -|
|Register         |        -|    -|     779|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    3165|   4879|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U5  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U6   |ddiv_64ns_64ns_64_59_no_dsp_1   |        0|   0|    0|     0|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fpext_32ns_64_2_no_dsp_1_U3        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U4        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|     0|    0|
    |sdiv_17ns_17ns_9_21_seq_1_U10      |sdiv_17ns_17ns_9_21_seq_1       |        0|   0|  214|   130|    0|
    |sdiv_64ns_11ns_16_68_seq_1_U11     |sdiv_64ns_11ns_16_68_seq_1      |        0|   0|  779|   469|    0|
    |sitodp_32s_64_6_no_dsp_1_U7        |sitodp_32s_64_6_no_dsp_1        |        0|   0|    0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U2       |sitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |srem_16ns_11ns_16_20_seq_1_U12     |srem_16ns_11ns_16_20_seq_1      |        0|   0|  202|   123|    0|
    |srem_8s_11ns_11_12_seq_1_U8        |srem_8s_11ns_11_12_seq_1        |        0|   0|  142|    73|    0|
    |srem_9s_17ns_17_13_seq_1_U9        |srem_9s_17ns_17_13_seq_1        |        0|   0|  214|   130|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   5| 2386|  2456|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln19_fu_154_p2     |         +|   0|  0|   13|          10|           9|
    |add_ln20_1_fu_328_p2   |         +|   0|  0|   13|          10|           9|
    |add_ln510_fu_239_p2    |         +|   0|  0|   12|          12|          11|
    |grp_fu_188_p1          |         +|   0|  0|   24|          17|           8|
    |grp_fu_199_p1          |         -|   0|  0|   24|           8|          17|
    |sub_ln1311_fu_253_p2   |         -|   0|  0|   12|          10|          11|
    |sub_ln19_fu_353_p2     |         -|   0|  0|   23|           1|          16|
    |r_V_fu_279_p2          |      lshr|   0|  0|  591|         169|         169|
    |select_ln19_fu_359_p3  |    select|   0|  0|   16|           1|          16|
    |ush_fu_263_p3          |    select|   0|  0|   12|           1|          12|
    |val_fu_313_p3          |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_285_p2        |       shl|   0|  0|  591|         169|         169|
    |grp_fu_373_p0          |       xor|   0|  0|   16|          16|          14|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1411|         425|         525|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  970|        182|    1|        182|
    |grp_fu_132_p0  |   14|          3|   64|        192|
    |grp_fu_132_p1  |   14|          3|   64|        192|
    |grp_fu_141_p0  |   14|          3|   32|         96|
    +---------------+-----+-----------+-----+-----------+
    |Total          | 1012|        191|  161|        662|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+-----+----+-----+-----------+
    |        Name       |  FF | LUT| Bits| Const Bits|
    +-------------------+-----+----+-----+-----------+
    |add_reg_398        |   32|   0|   32|          0|
    |ap_CS_fsm          |  181|   0|  181|          0|
    |conv1_reg_388      |   32|   0|   32|          0|
    |conv5_reg_428      |   64|   0|   64|          0|
    |conv6_reg_413      |   64|   0|   64|          0|
    |data_V_reg_463     |   64|   0|   64|          0|
    |dc_reg_458         |   64|   0|   64|          0|
    |reg_144            |   64|   0|   64|          0|
    |sdiv_ln19_reg_483  |   16|   0|   16|          0|
    |sdiv_ln20_reg_473  |    9|   0|    9|          0|
    |sext_ln17_reg_433  |   17|   0|   17|          0|
    |srem_ln19_reg_418  |   11|   0|   11|          0|
    |srem_ln20_reg_448  |   17|   0|   17|          0|
    |srem_ln21_reg_493  |   16|   0|   16|          0|
    |v_7_reg_408        |   64|   0|   64|          0|
    |val_reg_468        |   64|   0|   64|          0|
    +-------------------+-----+----+-----+-----------+
    |Total              |  779|   0|  779|          0|
    +-------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|    8|     ap_none|             p|        scalar|
|p_9        |   in|   32|     ap_none|           p_9|        scalar|
|p_11       |   in|    8|     ap_none|          p_11|        scalar|
|p_13       |   in|   16|     ap_none|          p_13|        scalar|
|p_19       |   in|   32|     ap_none|          p_19|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 181
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19" [dfg_199.c:7]   --->   Operation 182 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [6/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 183 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 184 [5/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 184 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 185 [4/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 185 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 186 [3/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 186 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 187 [2/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 187 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 188 [1/6] (6.41ns)   --->   "%conv1 = sitofp i32 %p_19_read" [dfg_199.c:17]   --->   Operation 188 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 189 [5/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 -1.8285e+38" [dfg_199.c:17]   --->   Operation 189 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 190 [4/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 -1.8285e+38" [dfg_199.c:17]   --->   Operation 190 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 191 [3/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 -1.8285e+38" [dfg_199.c:17]   --->   Operation 191 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 192 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [2/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 -1.8285e+38" [dfg_199.c:17]   --->   Operation 193 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %p_read" [dfg_199.c:19]   --->   Operation 194 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.82ns)   --->   "%add_ln19 = add i10 %sext_ln19, i10 878" [dfg_199.c:19]   --->   Operation 195 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %add_ln19" [dfg_199.c:19]   --->   Operation 196 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [12/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 197 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 198 [1/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 -1.8285e+38" [dfg_199.c:17]   --->   Operation 198 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [11/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 199 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.43>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_9" [dfg_199.c:7]   --->   Operation 200 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [2/2] (4.43ns)   --->   "%v_7 = fpext i32 %add" [dfg_199.c:17]   --->   Operation 201 'fpext' 'v_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 202 [10/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 202 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [2/2] (4.43ns)   --->   "%conv6 = fpext i32 %p_9_read" [dfg_199.c:19]   --->   Operation 203 'fpext' 'conv6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.43>
ST_13 : Operation 204 [1/2] (4.43ns)   --->   "%v_7 = fpext i32 %add" [dfg_199.c:17]   --->   Operation 204 'fpext' 'v_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 205 [9/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 205 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/2] (4.43ns)   --->   "%conv6 = fpext i32 %p_9_read" [dfg_199.c:19]   --->   Operation 206 'fpext' 'conv6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 207 [8/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 207 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [7/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 208 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 209 [7/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 209 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [6/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 210 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 211 [6/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 211 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [5/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 212 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 213 [5/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 213 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [4/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 214 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 215 [4/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 215 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [3/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 216 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 217 [3/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 217 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [2/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 218 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 219 [2/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 219 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/7] (7.29ns)   --->   "%add7 = dadd i64 %v_7, i64 %conv6" [dfg_199.c:19]   --->   Operation 220 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 221 [1/12] (3.50ns)   --->   "%srem_ln19 = srem i11 2012, i11 %zext_ln19" [dfg_199.c:19]   --->   Operation 221 'srem' 'srem_ln19' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 11> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [7/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 222 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i11 %srem_ln19" [dfg_199.c:19]   --->   Operation 223 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [6/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 224 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 225 [6/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 225 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 226 [5/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 226 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 227 [5/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 227 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 228 [4/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 228 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 229 [4/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 229 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 230 [3/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 230 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 231 [3/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 231 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 232 [2/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 232 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 233 [2/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 233 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 234 [1/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 234 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 235 [1/7] (7.29ns)   --->   "%add8 = dadd i64 %add7, i64 908" [dfg_199.c:19]   --->   Operation 235 'dadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 236 [59/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 236 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 237 [58/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 237 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 238 [57/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 238 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 239 [56/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 239 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 240 [55/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 240 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 241 [54/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 241 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 242 [53/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 242 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 243 [52/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 243 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 244 [51/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 244 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 245 [50/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 245 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 246 [49/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 246 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 247 [48/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 247 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 248 [47/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 248 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 249 [46/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 249 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 250 [45/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 250 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 251 [44/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 251 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 252 [43/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 252 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 253 [42/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 253 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 254 [41/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 254 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 255 [40/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 255 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 256 [39/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 256 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 257 [38/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 257 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 258 [37/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 258 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 259 [36/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 259 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 260 [35/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 260 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 261 [34/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 261 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.75>
ST_54 : Operation 262 [1/1] (0.00ns)   --->   "%p_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_13" [dfg_199.c:7]   --->   Operation 262 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 263 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:7]   --->   Operation 263 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %p_13_read" [dfg_199.c:17]   --->   Operation 264 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 265 [33/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 265 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %p_11_read" [dfg_199.c:20]   --->   Operation 266 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 267 [1/1] (2.07ns)   --->   "%add_ln20 = add i17 %sext_ln17, i17 197" [dfg_199.c:20]   --->   Operation 267 'add' 'add_ln20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 268 [13/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 268 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 269 [32/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 269 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 270 [12/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 270 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 271 [31/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 271 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 272 [11/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 272 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 273 [30/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 273 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 274 [10/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 274 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 275 [29/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 275 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 276 [9/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 276 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 277 [28/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 277 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 278 [8/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 278 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 279 [27/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 279 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 280 [7/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 280 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 281 [26/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 281 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 282 [6/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 282 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 283 [25/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 283 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 284 [5/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 284 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 285 [24/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 285 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 286 [4/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 286 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 287 [23/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 287 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 288 [3/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 288 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 289 [22/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 289 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 290 [2/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 290 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 291 [21/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 291 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 292 [1/13] (3.68ns)   --->   "%srem_ln20 = srem i17 %sext_ln20, i17 %add_ln20" [dfg_199.c:20]   --->   Operation 292 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 17> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.75>
ST_67 : Operation 293 [20/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 293 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 294 [1/1] (2.07ns)   --->   "%sub_ln20 = sub i17 152, i17 %sext_ln17" [dfg_199.c:20]   --->   Operation 294 'sub' 'sub_ln20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 295 [21/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 295 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 296 [19/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 296 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 297 [20/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 297 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 298 [18/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 298 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 299 [19/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 299 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 300 [17/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 300 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 301 [18/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 301 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 302 [16/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 302 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 303 [17/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 303 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 304 [15/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 304 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 305 [16/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 305 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 306 [14/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 306 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 307 [15/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 307 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 308 [13/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 308 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 309 [14/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 309 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 310 [12/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 310 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 311 [13/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 311 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 312 [11/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 312 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 313 [12/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 313 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 314 [10/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 314 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 315 [11/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 315 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 316 [9/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 316 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 317 [10/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 317 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.55>
ST_79 : Operation 318 [8/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 318 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 319 [9/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 319 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 320 [7/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 320 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 321 [8/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 321 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.55>
ST_81 : Operation 322 [6/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 322 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 323 [7/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 323 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.55>
ST_82 : Operation 324 [5/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 324 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 325 [6/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 325 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.55>
ST_83 : Operation 326 [4/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 326 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 327 [5/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 327 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.55>
ST_84 : Operation 328 [3/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 328 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 329 [4/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 329 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.55>
ST_85 : Operation 330 [2/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 330 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 331 [3/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 331 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.55>
ST_86 : Operation 332 [1/59] (4.55ns)   --->   "%dc = ddiv i64 %conv5, i64 %add8" [dfg_199.c:19]   --->   Operation 332 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 333 [2/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 333 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.94>
ST_87 : Operation 334 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 334 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 335 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 336 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 337 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 337 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 338 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 339 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 340 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 340 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 341 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 341 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 342 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 342 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 343 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 344 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 344 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 345 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 345 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 346 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 346 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 347 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 348 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 349 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 350 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 351 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 352 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 352 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 353 [1/21] (3.68ns)   --->   "%sdiv_ln20 = sdiv i17 %srem_ln20, i17 %sub_ln20" [dfg_199.c:20]   --->   Operation 353 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 9> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.80>
ST_88 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i9 %sdiv_ln20" [dfg_199.c:20]   --->   Operation 354 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i9 %trunc_ln20" [dfg_199.c:20]   --->   Operation 355 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 356 [1/1] (1.73ns)   --->   "%add_ln20_1 = add i10 %sext_ln20_1, i10 455" [dfg_199.c:20]   --->   Operation 356 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %add_ln20_1" [dfg_199.c:19]   --->   Operation 357 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 358 [68/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 358 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 359 [67/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 359 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 360 [66/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 360 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 361 [65/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 361 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 362 [64/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 362 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 363 [63/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 363 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 364 [62/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 364 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 365 [61/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 365 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 366 [60/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 366 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 367 [59/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 367 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 368 [58/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 368 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 369 [57/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 369 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 370 [56/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 370 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 371 [55/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 371 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 372 [54/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 372 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 373 [53/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 373 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 374 [52/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 374 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 375 [51/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 375 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 376 [50/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 376 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 377 [49/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 377 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 378 [48/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 378 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 379 [47/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 379 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 380 [46/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 380 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 381 [45/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 381 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 382 [44/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 382 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 383 [43/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 383 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 384 [42/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 384 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 385 [41/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 385 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 386 [40/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 386 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 387 [39/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 387 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 388 [38/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 388 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 389 [37/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 389 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 390 [36/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 390 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 391 [35/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 391 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 392 [34/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 392 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 393 [33/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 393 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 394 [32/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 394 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 395 [31/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 395 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 396 [30/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 396 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 397 [29/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 397 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 398 [28/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 398 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 399 [27/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 399 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 400 [26/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 400 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 401 [25/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 401 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 402 [24/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 402 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 403 [23/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 403 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 404 [22/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 404 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 405 [21/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 405 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 406 [20/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 406 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 407 [19/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 407 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 408 [18/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 408 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 409 [17/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 409 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 410 [16/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 410 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 411 [15/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 411 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 412 [14/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 412 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.07>
ST_143 : Operation 413 [13/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 413 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.07>
ST_144 : Operation 414 [12/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 414 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.07>
ST_145 : Operation 415 [11/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 415 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.07>
ST_146 : Operation 416 [10/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 416 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.07>
ST_147 : Operation 417 [9/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 417 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.07>
ST_148 : Operation 418 [8/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 418 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.07>
ST_149 : Operation 419 [7/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 419 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.07>
ST_150 : Operation 420 [6/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 420 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.07>
ST_151 : Operation 421 [5/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 421 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.07>
ST_152 : Operation 422 [4/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 422 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.07>
ST_153 : Operation 423 [3/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 423 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.07>
ST_154 : Operation 424 [2/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 424 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.07>
ST_155 : Operation 425 [1/68] (5.07ns)   --->   "%sdiv_ln19 = sdiv i64 %val, i64 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 425 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.71>
ST_156 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 426 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i16 %sdiv_ln19" [dfg_199.c:19]   --->   Operation 427 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 428 [1/1] (2.07ns)   --->   "%sub_ln19 = sub i16 0, i16 %trunc_ln19" [dfg_199.c:19]   --->   Operation 428 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%select_ln19 = select i1 %p_Result_s, i16 %sub_ln19, i16 %trunc_ln19" [dfg_199.c:19]   --->   Operation 429 'select' 'select_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 430 [1/1] (0.99ns) (out node of the LUT)   --->   "%v = xor i16 %select_ln19, i16 14694" [dfg_199.c:19]   --->   Operation 430 'xor' 'v' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 431 [20/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 431 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.64>
ST_157 : Operation 432 [19/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 432 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.64>
ST_158 : Operation 433 [18/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 433 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.64>
ST_159 : Operation 434 [17/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 434 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.64>
ST_160 : Operation 435 [16/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 435 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.64>
ST_161 : Operation 436 [15/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 436 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.64>
ST_162 : Operation 437 [14/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 437 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.64>
ST_163 : Operation 438 [13/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 438 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.64>
ST_164 : Operation 439 [12/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 439 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.64>
ST_165 : Operation 440 [11/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 440 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.64>
ST_166 : Operation 441 [10/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 441 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.64>
ST_167 : Operation 442 [9/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 442 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.64>
ST_168 : Operation 443 [8/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 443 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.64>
ST_169 : Operation 444 [7/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 444 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.64>
ST_170 : Operation 445 [6/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 445 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.64>
ST_171 : Operation 446 [5/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 446 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.64>
ST_172 : Operation 447 [4/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 447 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.64>
ST_173 : Operation 448 [3/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 448 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.64>
ST_174 : Operation 449 [2/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 449 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.64>
ST_175 : Operation 450 [1/20] (3.64ns)   --->   "%srem_ln21 = srem i16 %v, i16 695" [dfg_199.c:21]   --->   Operation 450 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.28>
ST_176 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %srem_ln21" [dfg_199.c:21]   --->   Operation 451 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 452 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 452 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.28>
ST_177 : Operation 453 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 453 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.28>
ST_178 : Operation 454 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 454 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.28>
ST_179 : Operation 455 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 455 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.28>
ST_180 : Operation 456 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 456 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.28>
ST_181 : Operation 457 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 457 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 458 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 458 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 459 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 459 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 461 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 461 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 462 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 462 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 463 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 463 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 464 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 465 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_13"   --->   Operation 465 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 467 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19"   --->   Operation 467 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 469 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 469 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 470 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i64 %result" [dfg_199.c:22]   --->   Operation 470 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_19_read                             (read          ) [ 00111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1                                 (sitofp        ) [ 00000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19                             (zext          ) [ 00000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                                   (fadd          ) [ 00000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_9_read                              (read          ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_7                                   (fpext         ) [ 00000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv6                                 (fpext         ) [ 00000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add7                                  (dadd          ) [ 00000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln19                             (srem          ) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19_1                           (sext          ) [ 00000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv5                                 (sitodp        ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add8                                  (dadd          ) [ 00000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read                             (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_11_read                             (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln17                             (sext          ) [ 00000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20                             (sext          ) [ 00000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20                              (add           ) [ 00000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln20                             (srem          ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln20                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                                    (ddiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
tmp_2                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                 (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
sdiv_ln20                             (sdiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln20                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20_1                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20_1                            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_1                           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
sdiv_ln19                             (sdiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
p_Result_s                            (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln19                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln19                           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                                     (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000]
srem_ln21                             (srem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
sext_ln21                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                (sitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln22                              (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="p_19_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_19_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_9_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/12 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_13_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/54 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_11_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/54 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="v_7/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv6/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add7/14 add8/21 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="0" index="1" bw="64" slack="1"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc/28 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv5/22 result/176 "/>
</bind>
</comp>

<comp id="144" class="1005" name="reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7 add8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln19_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln19_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln19_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln19/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln19_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/22 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/54 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln20_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/54 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln20_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/54 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="17" slack="0"/>
<pin id="191" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln20/54 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln20_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="13"/>
<pin id="197" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/67 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="17" slack="1"/>
<pin id="201" dir="0" index="1" bw="17" slack="0"/>
<pin id="202" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20/67 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/87 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="7" slack="0"/>
<pin id="212" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/87 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/87 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mantissa_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="54" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="52" slack="0"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/87 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln15_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="54" slack="0"/>
<pin id="233" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/87 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln510_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/87 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln510_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/87 "/>
</bind>
</comp>

<comp id="245" class="1004" name="isNeg_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/87 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln1311_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="0"/>
<pin id="256" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/87 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln1311_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/87 "/>
</bind>
</comp>

<comp id="263" class="1004" name="ush_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/87 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/87 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/87 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="54" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/87 "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_V_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="54" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/87 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="169" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/87 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln662_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/87 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="169" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="8" slack="0"/>
<pin id="308" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/87 "/>
</bind>
</comp>

<comp id="313" class="1004" name="val_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="64" slack="0"/>
<pin id="317" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/87 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln20_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/88 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln20_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/88 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln20_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/88 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln19_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/88 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln19/88 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="69"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/156 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln19_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/156 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln19_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/156 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln19_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/156 "/>
</bind>
</comp>

<comp id="367" class="1004" name="v_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v/156 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln21/156 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln21_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/176 "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_19_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_19_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="conv1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="zext_ln19_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="1"/>
<pin id="395" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_9_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_9_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="v_7_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_7 "/>
</bind>
</comp>

<comp id="413" class="1005" name="conv6_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="srem_ln19_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="1"/>
<pin id="420" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln19 "/>
</bind>
</comp>

<comp id="423" class="1005" name="sext_ln19_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="conv5_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv5 "/>
</bind>
</comp>

<comp id="433" class="1005" name="sext_ln17_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="17" slack="13"/>
<pin id="435" dir="1" index="1" bw="17" slack="13"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="438" class="1005" name="sext_ln20_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="17" slack="1"/>
<pin id="440" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="443" class="1005" name="add_ln20_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="1"/>
<pin id="445" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="448" class="1005" name="srem_ln20_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="1"/>
<pin id="450" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln20 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sub_ln20_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="1"/>
<pin id="455" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="458" class="1005" name="dc_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="463" class="1005" name="data_V_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="69"/>
<pin id="465" dir="1" index="1" bw="64" slack="69"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="468" class="1005" name="val_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="473" class="1005" name="sdiv_ln20_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="1"/>
<pin id="475" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln20 "/>
</bind>
</comp>

<comp id="478" class="1005" name="zext_ln19_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sdiv_ln19_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln19 "/>
</bind>
</comp>

<comp id="488" class="1005" name="v_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="493" class="1005" name="srem_ln21_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln21 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sext_ln21_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="86" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="98" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="92" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="177"><net_src comp="104" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="110" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="178" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="207" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="207" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="245" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="239" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="231" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="231" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="275" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="285" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="318"><net_src comp="245" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="299" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="303" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="343" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="350" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="386"><net_src comp="86" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="391"><net_src comp="121" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="396"><net_src comp="160" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="401"><net_src comp="116" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="406"><net_src comp="98" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="411"><net_src comp="125" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="416"><net_src comp="128" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="421"><net_src comp="164" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="426"><net_src comp="170" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="431"><net_src comp="141" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="436"><net_src comp="174" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="441"><net_src comp="178" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="446"><net_src comp="182" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="451"><net_src comp="188" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="456"><net_src comp="194" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="461"><net_src comp="137" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="466"><net_src comp="204" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="471"><net_src comp="313" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="476"><net_src comp="199" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="481"><net_src comp="334" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="486"><net_src comp="338" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="491"><net_src comp="367" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="496"><net_src comp="373" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="501"><net_src comp="379" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {10 }
	Port: fn1 : p_9 | {12 }
	Port: fn1 : p_11 | {54 }
	Port: fn1 : p_13 | {54 }
	Port: fn1 : p_19 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln19 : 1
		zext_ln19 : 2
		srem_ln19 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		conv5 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		add_ln20 : 1
		srem_ln20 : 2
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		sdiv_ln20 : 1
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		tmp_2 : 1
		tmp_3 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		val : 11
	State 88
		sext_ln20_1 : 1
		add_ln20_1 : 2
		zext_ln19_1 : 3
		sdiv_ln19 : 4
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
		sub_ln19 : 1
		select_ln19 : 2
		v : 3
		srem_ln21 : 3
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
		result : 1
	State 177
	State 178
	State 179
	State 180
	State 181
		ret_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_132                  |    3    |   630   |   1141  |
|----------|----------------------------------------------|---------|---------|---------|
|   sdiv   |                  grp_fu_199                  |    0    |   214   |   130   |
|          |                  grp_fu_338                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_164                  |    0    |   142   |    73   |
|   srem   |                  grp_fu_188                  |    0    |   214   |   130   |
|          |                  grp_fu_373                  |    0    |   202   |   123   |
|----------|----------------------------------------------|---------|---------|---------|
|   fadd   |                  grp_fu_116                  |    2    |   205   |   390   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_279                  |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_285                 |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_263                  |    0    |    0    |    12   |
|  select  |                  val_fu_313                  |    0    |    0    |    64   |
|          |              select_ln19_fu_359              |    0    |    0    |    16   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln19_fu_154               |    0    |    0    |    14   |
|    add   |                add_ln20_fu_182               |    0    |    0    |    23   |
|          |               add_ln510_fu_239               |    0    |    0    |    12   |
|          |               add_ln20_1_fu_328              |    0    |    0    |    13   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                sub_ln20_fu_194               |    0    |    0    |    23   |
|    sub   |               sub_ln1311_fu_253              |    0    |    0    |    12   |
|          |                sub_ln19_fu_353               |    0    |    0    |    23   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                   v_fu_367                   |    0    |    0    |    16   |
|----------|----------------------------------------------|---------|---------|---------|
|          |             p_19_read_read_fu_86             |    0    |    0    |    0    |
|          |               p_read_read_fu_92              |    0    |    0    |    0    |
|   read   |              p_9_read_read_fu_98             |    0    |    0    |    0    |
|          |             p_13_read_read_fu_104            |    0    |    0    |    0    |
|          |             p_11_read_read_fu_110            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitofp  |                  grp_fu_121                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   fpext  |                  grp_fu_125                  |    0    |    0    |    0    |
|          |                  grp_fu_128                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   ddiv   |                  grp_fu_137                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitodp  |                  grp_fu_141                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln19_fu_150               |    0    |    0    |    0    |
|          |              sext_ln19_1_fu_170              |    0    |    0    |    0    |
|          |               sext_ln17_fu_174               |    0    |    0    |    0    |
|   sext   |               sext_ln20_fu_178               |    0    |    0    |    0    |
|          |              sext_ln1311_fu_259              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_271   |    0    |    0    |    0    |
|          |              sext_ln20_1_fu_324              |    0    |    0    |    0    |
|          |               sext_ln21_fu_379               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln19_fu_160               |    0    |    0    |    0    |
|          |               zext_ln15_fu_231               |    0    |    0    |    0    |
|   zext   |               zext_ln510_fu_235              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_275 |    0    |    0    |    0    |
|          |               zext_ln662_fu_299              |    0    |    0    |    0    |
|          |              zext_ln19_1_fu_334              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_2_fu_207                 |    0    |    0    |    0    |
|          |                 tmp_1_fu_303                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_3_fu_217                 |    0    |    0    |    0    |
|   trunc  |               trunc_ln20_fu_321              |    0    |    0    |    0    |
|          |               trunc_ln19_fu_350              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_221               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 isNeg_fu_245                 |    0    |    0    |    0    |
| bitselect|                  tmp_fu_291                  |    0    |    0    |    0    |
|          |               p_Result_s_fu_343              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    5    |   2386  |   3006  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln20_reg_443 |   17   |
|    add_reg_398    |   32   |
|   conv1_reg_388   |   32   |
|   conv5_reg_428   |   64   |
|   conv6_reg_413   |   64   |
|   data_V_reg_463  |   64   |
|     dc_reg_458    |   64   |
| p_19_read_reg_383 |   32   |
|  p_9_read_reg_403 |   32   |
|      reg_144      |   64   |
| sdiv_ln19_reg_483 |   16   |
| sdiv_ln20_reg_473 |    9   |
| sext_ln17_reg_433 |   17   |
|sext_ln19_1_reg_423|   32   |
| sext_ln20_reg_438 |   17   |
| sext_ln21_reg_498 |   32   |
| srem_ln19_reg_418 |   11   |
| srem_ln20_reg_448 |   17   |
| srem_ln21_reg_493 |   16   |
|  sub_ln20_reg_453 |   17   |
|    v_7_reg_408    |   64   |
|     v_reg_488     |   16   |
|    val_reg_468    |   64   |
|zext_ln19_1_reg_478|   64   |
| zext_ln19_reg_393 |   11   |
+-------------------+--------+
|       Total       |   868  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_132 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_132 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_141 |  p0  |   4  |  11  |   44   ||    20   |
| grp_fu_164 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_188 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_188 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_199 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_338 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_373 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   590  || 17.7066 ||   110   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  2386  |  3006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   110  |
|  Register |    -   |    -   |   868  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |  3254  |  3116  |
+-----------+--------+--------+--------+--------+
