self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:300.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:300000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000333333333333:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu "
self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_UC/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x5ed638989aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x5ed638989962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x5ed6389897d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 29910
gpu_sim_insn = 19880
gpu_ipc =       0.6647
gpu_tot_sim_cycle = 29910
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6647
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0462 GB/Sec
L2_BW_total  =       0.0462 GB/Sec
gpu_total_sim_rate=3313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 504
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34965	W0_Scoreboard:21904	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 247 
max_icnt2mem_latency = 50 
maxmrqlatency = 7 
max_icnt2sh_latency = 7 
averagemflatency = 238 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 10 
mrq_lat_table:83 	21 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2319         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4783         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6900         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/9 = 12.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        247         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       243         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        243         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92080 n_act=4 n_pre=3 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007165
n_activity=302 dram_eff=0.2185
bk0: 33a 92018i bk1: 0a 92117i bk2: 0a 92117i bk3: 0a 92117i bk4: 0a 92117i bk5: 0a 92119i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92121i bk13: 0a 92123i bk14: 0a 92123i bk15: 0a 92123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000716 
total_CMD = 92120 
util_bw = 66 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 91961 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92080 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 33 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92111 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001737
n_activity=61 dram_eff=0.2623
bk0: 8a 92102i bk1: 0a 92120i bk2: 0a 92120i bk3: 0a 92120i bk4: 0a 92120i bk5: 0a 92120i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92120i bk13: 0a 92120i bk14: 0a 92120i bk15: 0a 92120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 92120 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 92089 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000325662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92090 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006079
n_activity=188 dram_eff=0.2979
bk0: 8a 92102i bk1: 20a 92101i bk2: 0a 92119i bk3: 0a 92120i bk4: 0a 92120i bk5: 0a 92120i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92120i bk13: 0a 92120i bk14: 0a 92120i bk15: 0a 92120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000608 
total_CMD = 92120 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 92034 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92090 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000651324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92111 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001737
n_activity=62 dram_eff=0.2581
bk0: 8a 92102i bk1: 0a 92120i bk2: 0a 92120i bk3: 0a 92120i bk4: 0a 92120i bk5: 0a 92120i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92120i bk13: 0a 92120i bk14: 0a 92120i bk15: 0a 92120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 92120 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 92089 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000293096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92089 n_act=2 n_pre=1 n_ref_event=463904 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006079
n_activity=197 dram_eff=0.2843
bk0: 28a 92072i bk1: 0a 92119i bk2: 0a 92119i bk3: 0a 92119i bk4: 0a 92119i bk5: 0a 92120i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92120i bk13: 0a 92121i bk14: 0a 92121i bk15: 0a 92121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000608 
total_CMD = 92120 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 12 
Idle = 92022 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92089 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 463904 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92120 n_nop=92111 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001737
n_activity=61 dram_eff=0.2623
bk0: 8a 92102i bk1: 0a 92120i bk2: 0a 92120i bk3: 0a 92120i bk4: 0a 92120i bk5: 0a 92120i bk6: 0a 92120i bk7: 0a 92120i bk8: 0a 92120i bk9: 0a 92120i bk10: 0a 92120i bk11: 0a 92120i bk12: 0a 92120i bk13: 0a 92120i bk14: 0a 92120i bk15: 0a 92120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 92120 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 92089 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92120 
n_nop = 92111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000325662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232797
	minimum = 0 (at node 1)
	maximum = 0.00147108 (at node 0)
Accepted packet rate average = 0.000232797
	minimum = 0 (at node 1)
	maximum = 0.00481444 (at node 0)
Injected flit rate average = 0.000251371
	minimum = 0 (at node 1)
	maximum = 0.00197258 (at node 0)
Accepted flit rate average= 0.000251371
	minimum = 0 (at node 1)
	maximum = 0.00481444 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000232797 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00147108 (1 samples)
Accepted packet rate average = 0.000232797 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00481444 (1 samples)
Injected flit rate average = 0.000251371 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00197258 (1 samples)
Accepted flit rate average = 0.000251371 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00481444 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 3313 (inst/sec)
gpgpu_simulation_rate = 4985 (cycle/sec)
gpgpu_silicon_slowdown = 60180x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
kernel_stream_id = 104275143911216
gpu_sim_cycle = 33052
gpu_sim_insn = 610080
gpu_ipc =      18.4582
gpu_tot_sim_cycle = 62962
gpu_tot_sim_insn = 629960
gpu_tot_ipc =      10.0054
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3054% 
gpu_tot_occupancy = 4.1788% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1017
partiton_level_parallism_total  =       0.0541
partiton_level_parallism_util =       1.1945
partiton_level_parallism_util_total  =       1.1915
L2_BW  =       3.3373 GB/Sec
L2_BW_total  =       1.7739 GB/Sec
gpu_total_sim_rate=22498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2316
	L1I_total_cache_miss_rate = 0.1125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 240
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 87
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 73
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1135
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 961
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18910

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8973	W0_Idle:510229	W0_Scoreboard:490643	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 256 
max_icnt2mem_latency = 131 
maxmrqlatency = 11 
max_icnt2sh_latency = 15 
averagemflatency = 181 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:1977 	107 	571 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6909 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1105 	66 	24 	1938 	268 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6413 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88         8         0        34         0        34         0        32         0        32         0         4         0        12         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0         8         0        39         0        34         0        32         0        32         0         4         0        12 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48         8         0        39         0        35         0        32         0        32         0         4         0        16         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13423     11967     17917         0     22023         0     32808         0     22033         0     32825         0     10449         0     12922         0 
dram[1]:      9051     12689         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      9604     16095         0     17542         0     32879         0     32825         0     22003         0     32851         0     10460         0     13335 
dram[3]:     10188     11682         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     10712     10910     17830         0     32902         0     32856         0     32485         0     32884         0     10765         0     13645         0 
dram[5]:     29407      7089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.212121 40.000000  4.666667      -nan  7.000000      -nan 10.000000      -nan 13.666667      -nan 35.000000      -nan  4.000000      -nan  7.333333      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  6.433333      -nan  4.611111      -nan 14.000000      -nan  9.750000      -nan 14.000000      -nan 34.000000      -nan  4.000000      -nan  7.333333 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.333333 20.799999  4.388889      -nan 20.500000      -nan  9.750000      -nan 39.000000      -nan 34.000000      -nan  4.000000      -nan 10.000000      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2680/279 = 9.605735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        11         0         8         0         9         0         8         0         5         0         3         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        13         0         7         0        10         0         7         0         6         0         2         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        13         0         7         0         9         0         7         0         7         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10990    none        3471    none        2598    none        2815    none        4590    none        6185    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        8216    none        3966    none        2246    none        3213    none        3827    none        9276    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8526    none        3903    none        2494    none        3212    none        3208    none        8883    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       250       250         0       250         0       243         0       256         0       243         0       250         0       250         0
dram[1]:        250       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        251       252         0       251         0       248         0       243         0       251         0       243         0       250         0       255
dram[3]:        250       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        251       250       250         0       245         0       243         0       244         0       246         0       250         0       248         0
dram[5]:        250       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 63016 -   mf: uid= 35116, sid4294967295:w4294967295, part=0, addr=0xc0007900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62916), 
Ready @ 63033 -   mf: uid= 35119, sid4294967295:w4294967295, part=0, addr=0xc001f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62933), 
Ready @ 63036 -   mf: uid= 35120, sid4294967295:w4294967295, part=0, addr=0xc0097800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62936), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193056 n_act=95 n_pre=86 n_ref_event=0 n_req=682 n_rd=638 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.007034
n_activity=5611 dram_eff=0.2431
bk0: 194a 192899i bk1: 120a 193794i bk2: 76a 193344i bk3: 0a 193861i bk4: 40a 193712i bk5: 0a 193887i bk6: 32a 193795i bk7: 0a 193905i bk8: 36a 193820i bk9: 0a 193931i bk10: 32a 193902i bk11: 0a 193953i bk12: 64a 193467i bk13: 0a 193928i bk14: 44a 193740i bk15: 0a 193945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866569
Row_Buffer_Locality_read = 0.893417
Row_Buffer_Locality_write = 0.477273
Bank_Level_Parallism = 1.168970
Bank_Level_Parallism_Col = 1.104167
Bank_Level_Parallism_Ready = 1.010264
write_to_read_ratio_blp_rw_average = 0.124238
GrpLevelPara = 1.000508 

BW Util details:
bwutil = 0.007034 
total_CMD = 193918 
util_bw = 1364 
Wasted_Col = 1110 
Wasted_Row = 840 
Idle = 190604 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 149 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 193918 
n_nop = 193056 
Read = 638 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 95 
n_pre = 86 
n_ref = 0 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 181 
issued_total_col = 682 
Row_Bus_Util =  0.000933 
CoL_Bus_Util = 0.003517 
Either_Row_CoL_Bus_Util = 0.004445 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001160 
queue_avg = 0.022912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0229117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193668 n_act=6 n_pre=4 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002475
n_activity=1415 dram_eff=0.3392
bk0: 120a 193843i bk1: 120a 193838i bk2: 0a 193913i bk3: 0a 193913i bk4: 0a 193913i bk5: 0a 193913i bk6: 0a 193913i bk7: 0a 193913i bk8: 0a 193915i bk9: 0a 193918i bk10: 0a 193920i bk11: 0a 193923i bk12: 0a 193923i bk13: 0a 193923i bk14: 0a 193923i bk15: 0a 193923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002475 
total_CMD = 193918 
util_bw = 480 
Wasted_Col = 90 
Wasted_Row = 48 
Idle = 193300 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193918 
n_nop = 193668 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.001238 
Either_Row_CoL_Bus_Util = 0.001289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164503
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 63047 -   mf: uid= 35121, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62947), 
Ready @ 63050 -   mf: uid= 35122, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62950), 
Ready @ 63053 -   mf: uid= 35123, sid4294967295:w4294967295, part=2, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62953), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193088 n_act=90 n_pre=81 n_ref_event=0 n_req=661 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006817
n_activity=5449 dram_eff=0.2426
bk0: 120a 193848i bk1: 180a 192972i bk2: 0a 193880i bk3: 76a 193358i bk4: 0a 193865i bk5: 32a 193793i bk6: 0a 193890i bk7: 32a 193798i bk8: 0a 193903i bk9: 36a 193823i bk10: 0a 193931i bk11: 32a 193903i bk12: 0a 193959i bk13: 64a 193469i bk14: 0a 193932i bk15: 44a 193733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872920
Row_Buffer_Locality_read = 0.899351
Row_Buffer_Locality_write = 0.511111
Bank_Level_Parallism = 1.166788
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.004532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006817 
total_CMD = 193918 
util_bw = 1322 
Wasted_Col = 1081 
Wasted_Row = 749 
Idle = 190766 

BW Util Bottlenecks: 
RCDc_limit = 740 
RCDWRc_limit = 142 
WTRc_limit = 0 
RTWc_limit = 74 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 193918 
n_nop = 193088 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 90 
n_pre = 81 
n_ref = 0 
n_req = 661 
total_req = 661 

Dual Bus Interface Util: 
issued_total_row = 171 
issued_total_col = 661 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.003409 
Either_Row_CoL_Bus_Util = 0.004280 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002410 
queue_avg = 0.021741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0217411
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193678 n_act=9 n_pre=7 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1382 dram_eff=0.3242
bk0: 120a 193846i bk1: 104a 193731i bk2: 0a 193910i bk3: 0a 193910i bk4: 0a 193913i bk5: 0a 193913i bk6: 0a 193914i bk7: 0a 193914i bk8: 0a 193914i bk9: 0a 193918i bk10: 0a 193920i bk11: 0a 193922i bk12: 0a 193922i bk13: 0a 193922i bk14: 0a 193924i bk15: 0a 193924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008282
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002310 
total_CMD = 193918 
util_bw = 448 
Wasted_Col = 138 
Wasted_Row = 82 
Idle = 193250 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193918 
n_nop = 193678 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001155 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00295486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 63025 -   mf: uid= 35117, sid4294967295:w4294967295, part=4, addr=0xc0017800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62925), 
Ready @ 63028 -   mf: uid= 35118, sid4294967295:w4294967295, part=4, addr=0xc002f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62928), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193094 n_act=92 n_pre=83 n_ref_event=463904 n_req=649 n_rd=604 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006694
n_activity=5407 dram_eff=0.2401
bk0: 196a 192886i bk1: 104a 193708i bk2: 72a 193352i bk3: 0a 193854i bk4: 32a 193819i bk5: 0a 193897i bk6: 32a 193802i bk7: 0a 193900i bk8: 32a 193869i bk9: 0a 193929i bk10: 32a 193908i bk11: 0a 193960i bk12: 64a 193467i bk13: 0a 193934i bk14: 40a 193807i bk15: 0a 193947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870570
Row_Buffer_Locality_read = 0.900662
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.149677
Bank_Level_Parallism_Col = 1.087692
Bank_Level_Parallism_Ready = 1.003077
write_to_read_ratio_blp_rw_average = 0.132858
GrpLevelPara = 1.001057 

BW Util details:
bwutil = 0.006694 
total_CMD = 193918 
util_bw = 1298 
Wasted_Col = 1096 
Wasted_Row = 804 
Idle = 190720 

BW Util Bottlenecks: 
RCDc_limit = 742 
RCDWRc_limit = 157 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 193918 
n_nop = 193094 
Read = 604 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 92 
n_pre = 83 
n_ref = 463904 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 175 
issued_total_col = 649 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.003347 
Either_Row_CoL_Bus_Util = 0.004249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193918 n_nop=193682 n_act=7 n_pre=5 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1349 dram_eff=0.3321
bk0: 120a 193844i bk1: 104a 193808i bk2: 0a 193912i bk3: 0a 193912i bk4: 0a 193913i bk5: 0a 193913i bk6: 0a 193914i bk7: 0a 193914i bk8: 0a 193914i bk9: 0a 193917i bk10: 0a 193921i bk11: 0a 193922i bk12: 0a 193922i bk13: 0a 193922i bk14: 0a 193924i bk15: 0a 193924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002310 
total_CMD = 193918 
util_bw = 448 
Wasted_Col = 105 
Wasted_Row = 60 
Idle = 193305 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193918 
n_nop = 193682 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001155 
Either_Row_CoL_Bus_Util = 0.001217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 752, Miss_rate = 0.369, Pending_hits = 104, Reservation_fails = 426
L2_cache_bank[1]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 148, Reservation_fails = 328
L2_cache_bank[2]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 132, Reservation_fails = 328
L2_cache_bank[3]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 152, Reservation_fails = 433
L2_cache_bank[4]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 136, Reservation_fails = 320
L2_cache_bank[5]: Access = 1876, Miss = 722, Miss_rate = 0.385, Pending_hits = 104, Reservation_fails = 332
L2_cache_bank[6]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 120, Reservation_fails = 327
L2_cache_bank[7]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 336
L2_cache_bank[8]: Access = 1894, Miss = 734, Miss_rate = 0.388, Pending_hits = 96, Reservation_fails = 335
L2_cache_bank[9]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 336
L2_cache_bank[10]: Access = 680, Miss = 140, Miss_rate = 0.206, Pending_hits = 136, Reservation_fails = 331
L2_cache_bank[11]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 124, Reservation_fails = 328
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3420
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1508
L2_total_cache_reservation_fails = 4160
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 880
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3748
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 624
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4070
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 624
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1922
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 90
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4070
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.01684
	minimum = 5
	maximum = 93
Network latency average = 5.99178
	minimum = 5
	maximum = 92
Slowest packet = 14300
Flit latency average = 6.64322
	minimum = 5
	maximum = 91
Slowest flit = 15159
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166404
	minimum = 0.00662592 (at node 0)
	maximum = 0.0603897 (at node 15)
Accepted packet rate average = 0.0166404
	minimum = 0.00514341 (at node 22)
	maximum = 0.0267457 (at node 1)
Injected flit rate average = 0.0177173
	minimum = 0.00850175 (at node 0)
	maximum = 0.0603897 (at node 15)
Accepted flit rate average= 0.0177173
	minimum = 0.00635362 (at node 22)
	maximum = 0.0267457 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.65735 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52.5 (2 samples)
Network latency average = 5.53579 (2 samples)
	minimum = 5 (2 samples)
	maximum = 49 (2 samples)
Flit latency average = 5.82161 (2 samples)
	minimum = 5 (2 samples)
	maximum = 48 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00843662 (2 samples)
	minimum = 0.00331296 (2 samples)
	maximum = 0.0309304 (2 samples)
Accepted packet rate average = 0.00843662 (2 samples)
	minimum = 0.00257171 (2 samples)
	maximum = 0.0157801 (2 samples)
Injected flit rate average = 0.00898434 (2 samples)
	minimum = 0.00425088 (2 samples)
	maximum = 0.0311811 (2 samples)
Accepted flit rate average = 0.00898434 (2 samples)
	minimum = 0.00317681 (2 samples)
	maximum = 0.0157801 (2 samples)
Injected packet size average = 1.06492 (2 samples)
Accepted packet size average = 1.06492 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 22498 (inst/sec)
gpgpu_simulation_rate = 2248 (cycle/sec)
gpgpu_silicon_slowdown = 133451x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
kernel_stream_id = 32
gpu_sim_cycle = 36228
gpu_sim_insn = 22879488
gpu_ipc =     631.5416
gpu_tot_sim_cycle = 99190
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     237.0143
gpu_tot_issued_cta = 993
gpu_occupancy = 78.7957% 
gpu_tot_occupancy = 42.0047% 
max_total_param_size = 0
gpu_stall_dramfull = 8172
gpu_stall_icnt2sh    = 28231
partiton_level_parallism =       1.3978
partiton_level_parallism_total  =       0.5449
partiton_level_parallism_util =       1.8870
partiton_level_parallism_util_total  =       1.8201
L2_BW  =      45.5271 GB/Sec
L2_BW_total  =      17.7542 GB/Sec
gpu_total_sim_rate=114123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4122
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2128
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2541, Miss_rate = 0.576, Pending_hits = 294, Reservation_fails = 481
	L1D_cache_core[1]: Access = 4269, Miss = 2414, Miss_rate = 0.565, Pending_hits = 319, Reservation_fails = 538
	L1D_cache_core[2]: Access = 4254, Miss = 2534, Miss_rate = 0.596, Pending_hits = 224, Reservation_fails = 1031
	L1D_cache_core[3]: Access = 4318, Miss = 2500, Miss_rate = 0.579, Pending_hits = 245, Reservation_fails = 373
	L1D_cache_core[4]: Access = 4190, Miss = 2445, Miss_rate = 0.584, Pending_hits = 291, Reservation_fails = 2306
	L1D_cache_core[5]: Access = 4254, Miss = 2552, Miss_rate = 0.600, Pending_hits = 271, Reservation_fails = 1055
	L1D_cache_core[6]: Access = 4318, Miss = 2545, Miss_rate = 0.589, Pending_hits = 203, Reservation_fails = 794
	L1D_cache_core[7]: Access = 4318, Miss = 2365, Miss_rate = 0.548, Pending_hits = 367, Reservation_fails = 1009
	L1D_cache_core[8]: Access = 4190, Miss = 2540, Miss_rate = 0.606, Pending_hits = 211, Reservation_fails = 1373
	L1D_cache_core[9]: Access = 4190, Miss = 2405, Miss_rate = 0.574, Pending_hits = 323, Reservation_fails = 1729
	L1D_cache_core[10]: Access = 4254, Miss = 2443, Miss_rate = 0.574, Pending_hits = 282, Reservation_fails = 764
	L1D_cache_core[11]: Access = 4318, Miss = 2466, Miss_rate = 0.571, Pending_hits = 222, Reservation_fails = 924
	L1D_cache_core[12]: Access = 4126, Miss = 2510, Miss_rate = 0.608, Pending_hits = 238, Reservation_fails = 1758
	L1D_cache_core[13]: Access = 4318, Miss = 2578, Miss_rate = 0.597, Pending_hits = 298, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 4254, Miss = 2546, Miss_rate = 0.598, Pending_hits = 267, Reservation_fails = 1677
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37384
	L1D_total_cache_miss_rate = 0.5843
	L1D_total_cache_pending_hits = 4055
	L1D_total_cache_reservation_fails = 16861
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3815
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 359530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1806
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2128
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1731
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 361336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16846
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2128
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 40068
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36421
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 1868
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1868
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149261	W0_Idle:519436	W0_Scoreboard:705882	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 291368 {8:36421,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5827360 {40:145684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 58 
max_icnt2sh_latency = 251 
averagemflatency = 248 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 61 
mrq_lat_table:23015 	1599 	6498 	4418 	4059 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110491 	62697 	5086 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1161 	84 	25 	48643 	2203 	1569 	356 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17139 	25585 	25766 	33109 	59540 	17279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       126        66       137       121       128 
dram[1]:        88        88       128       124       139       129       128       128       139       131       128       112       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        60       139        55       124       124       135        64       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       116       128       139       138       128       128 
dram[4]:        80        49       125       128        85       128       108       128        63       138       127       122        72       136       121       128 
dram[5]:        88        64       128       124       138       130       128       128       138       127       128       117       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     11967     17917     15283     22023     17422     32808     18569     22033     20944     32825     21994     11056     24387     16400     25246 
dram[1]:     10864     12689     15185     15583     17401     17438     18751     18828     20892     21026     21848     22183     24449     24275     25123     25299 
dram[2]:     11093     16095     15282     17542     17394     32879     18548     32825     20919     22003     21973     32851     24375     11054     25201     16506 
dram[3]:     11192     11682     15555     15188     17437     17400     18827     18730     21022     20889     22154     21875     24274     24448     25296     25125 
dram[4]:     10712     11077     17830     15290     32902     17393     32856     18546     32485     20918     32884     21972     11100     24372     16609     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22153     24469     24334     25160     25316 
average row accesses per activate:
dram[0]:  6.148936  6.661765  6.725000  5.590362  7.217391  7.344262  7.692307  6.000000  7.415385  6.835821  9.119047  8.425000  6.588235 10.620689 10.466666  9.000000 
dram[1]:  8.574074  7.276923  7.269841  5.555555  8.730769  7.423729  6.356164  6.186666  8.000000  7.344262  6.436364  7.975610 12.400000 14.761905 10.285714 11.916667 
dram[2]:  7.483333  6.366667  6.105263  6.255814  7.225806  7.809524  5.604939  7.246377  6.969697  7.194030  8.600000  9.564102  9.272727  6.836735  8.470589 10.466666 
dram[3]:  7.059701  7.396825  5.700000  7.076923  6.888889  7.354839  6.356164  6.356164  7.719298  8.000000  7.772727  7.622222 13.478261 10.620689 10.071428 10.285714 
dram[4]:  6.500000  6.366197  6.700000  5.590362  8.032787  7.344262  7.875000  6.878788  7.104477  7.269841  9.842105  7.697674  7.622222 10.551724 11.071428  9.000000 
dram[5]:  9.039216  9.936171  6.637681  6.521739  8.730769  8.384615  7.733333  5.658536  8.923077  8.222222  8.390244  7.195652  9.424242 13.347826 13.090909 14.200000 
average row locality = 39795/5282 = 7.534078
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        75        62       104        96       104        96       104        96       104        96        63        52        67        65        40        32 
dram[1]:        62        62        96        96        96        96        96        96        96        96        56        52        65        65        32        32 
dram[2]:        62        79        96       104        96       104        96       104        96       104        56        60        65        65        32        40 
dram[3]:        62        66        96        96        96        96        96        96        96        96        56        52        65        62        32        32 
dram[4]:        75        66       104        96       104        96       104        96       104        96        59        52        68        62        40        32 
dram[5]:        62        65        96        96        96        96        96        96        96        96        53        52        66        61        32        32 
total dram writes = 7349
bank skew: 104/32 = 3.25
chip skew: 1259/1191 = 1.06
average mf latency per bank:
dram[0]:      27932     17843      9477      2680      9929      2529      8165      2714      8191      2531     11017      3882      8887      2404     15039      5149
dram[1]:      16611     17353      2661      2785      2463      2514      2605      2474      2434      2482      3208      3504      2457      2367      4633      5020
dram[2]:      17265     20739      2725      8889      2526      8846      2573      7428      2539      6359      3580      9224      2378      7023      4854     11846
dram[3]:      16951     14224      2609      2734      2412      2430      2455      2651      2552      2346      3368      3481      2365      2547      4941      4642
dram[4]:      27802     14783     10188      2533     10609      2422      9137      2610      8068      2479     10217      3623      7522      2454     13557      5024
dram[5]:      16348     15105      2586      2831      2404      2438      2655      2448      2396      2417      3433      3506      2364      2432      4594      4974
maximum mf latency per bank:
dram[0]:        598       427       908       411      1016       378       695       408       621       387       628       397       589       351       610       397
dram[1]:        429       474       408       450       394       392       369       386       347       376       355       384       339       347       342       394
dram[2]:        414       670       437      1026       402      1078       378       629       383       675       390       598       380       533       358       581
dram[3]:        472       378       387       403       356       379       368       357       383       331       394       372       334       342       396       361
dram[4]:        678       374      1012       397      1073       353       735       401       711       403       556       406       551       343       572       384
dram[5]:        411       453       372       450       400       383       404       373       328       361       340       392       362       366       357       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 99190 -   mf: uid=663015, sid4294967295:w4294967295, part=0, addr=0xc009fd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (99090), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=296582 n_act=963 n_pre=947 n_ref_event=0 n_req=6841 n_rd=5756 n_rd_L2_A=0 n_write=0 n_wr_bk=1256 bw_util=0.04591
n_activity=53325 dram_eff=0.263
bk0: 508a 302234i bk1: 396a 302804i bk2: 450a 302496i bk3: 384a 302303i bk4: 410a 302766i bk5: 368a 302893i bk6: 412a 302838i bk7: 376a 302618i bk8: 394a 302680i bk9: 378a 302653i bk10: 326a 303632i bk11: 290a 303901i bk12: 280a 303555i bk13: 254a 304077i bk14: 274a 304111i bk15: 256a 304435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860839
Row_Buffer_Locality_read = 0.918172
Row_Buffer_Locality_write = 0.556682
Bank_Level_Parallism = 1.245591
Bank_Level_Parallism_Col = 1.183127
Bank_Level_Parallism_Ready = 1.033248
write_to_read_ratio_blp_rw_average = 0.322246
GrpLevelPara = 1.137703 

BW Util details:
bwutil = 0.045905 
total_CMD = 305498 
util_bw = 14024 
Wasted_Col = 12435 
Wasted_Row = 11435 
Idle = 267604 

BW Util Bottlenecks: 
RCDc_limit = 5146 
RCDWRc_limit = 3022 
WTRc_limit = 736 
RTWc_limit = 2783 
CCDLc_limit = 3041 
rwq = 0 
CCDLc_limit_alone = 2704 
WTRc_limit_alone = 709 
RTWc_limit_alone = 2473 

Commands details: 
total_CMD = 305498 
n_nop = 296582 
Read = 5756 
Write = 0 
L2_Alloc = 0 
L2_WB = 1256 
n_act = 963 
n_pre = 947 
n_ref = 0 
n_req = 6841 
total_req = 7012 

Dual Bus Interface Util: 
issued_total_row = 1910 
issued_total_col = 7012 
Row_Bus_Util =  0.006252 
CoL_Bus_Util = 0.022953 
Either_Row_CoL_Bus_Util = 0.029185 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000673 
queue_avg = 0.321403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.321403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=297199 n_act=849 n_pre=833 n_ref_event=0 n_req=6451 n_rd=5428 n_rd_L2_A=0 n_write=0 n_wr_bk=1194 bw_util=0.04335
n_activity=47487 dram_eff=0.2789
bk0: 406a 303394i bk1: 416a 303012i bk2: 378a 302943i bk3: 370a 302363i bk4: 374a 303030i bk5: 358a 302975i bk6: 384a 302653i bk7: 384a 302622i bk8: 384a 303180i bk9: 368a 302977i bk10: 304a 303489i bk11: 280a 303899i bk12: 256a 304127i bk13: 256a 304423i bk14: 256a 304434i bk15: 254a 304441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870563
Row_Buffer_Locality_read = 0.925755
Row_Buffer_Locality_write = 0.577713
Bank_Level_Parallism = 1.268536
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.027230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043352 
total_CMD = 305498 
util_bw = 13244 
Wasted_Col = 10806 
Wasted_Row = 9843 
Idle = 271605 

BW Util Bottlenecks: 
RCDc_limit = 4530 
RCDWRc_limit = 2719 
WTRc_limit = 707 
RTWc_limit = 2134 
CCDLc_limit = 2625 
rwq = 0 
CCDLc_limit_alone = 2462 
WTRc_limit_alone = 687 
RTWc_limit_alone = 1991 

Commands details: 
total_CMD = 305498 
n_nop = 297199 
Read = 5428 
Write = 0 
L2_Alloc = 0 
L2_WB = 1194 
n_act = 849 
n_pre = 833 
n_ref = 0 
n_req = 6451 
total_req = 6622 

Dual Bus Interface Util: 
issued_total_row = 1682 
issued_total_col = 6622 
Row_Bus_Util =  0.005506 
CoL_Bus_Util = 0.021676 
Either_Row_CoL_Bus_Util = 0.027165 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000602 
queue_avg = 0.321910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.32191
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=296616 n_act=958 n_pre=942 n_ref_event=0 n_req=6820 n_rd=5732 n_rd_L2_A=0 n_write=0 n_wr_bk=1259 bw_util=0.04577
n_activity=52819 dram_eff=0.2647
bk0: 392a 303288i bk1: 500a 302333i bk2: 384a 302613i bk3: 450a 302193i bk4: 368a 303001i bk5: 404a 302713i bk6: 374a 302513i bk7: 412a 302920i bk8: 380a 302729i bk9: 394a 302803i bk10: 294a 303763i bk11: 318a 303833i bk12: 252a 303970i bk13: 280a 303493i bk14: 256a 304288i bk15: 274a 304213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861437
Row_Buffer_Locality_read = 0.919051
Row_Buffer_Locality_write = 0.557904
Bank_Level_Parallism = 1.248052
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.034488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045768 
total_CMD = 305498 
util_bw = 13982 
Wasted_Col = 12329 
Wasted_Row = 10957 
Idle = 268230 

BW Util Bottlenecks: 
RCDc_limit = 5169 
RCDWRc_limit = 2966 
WTRc_limit = 700 
RTWc_limit = 2743 
CCDLc_limit = 2961 
rwq = 0 
CCDLc_limit_alone = 2621 
WTRc_limit_alone = 674 
RTWc_limit_alone = 2429 

Commands details: 
total_CMD = 305498 
n_nop = 296616 
Read = 5732 
Write = 0 
L2_Alloc = 0 
L2_WB = 1259 
n_act = 958 
n_pre = 942 
n_ref = 0 
n_req = 6820 
total_req = 6991 

Dual Bus Interface Util: 
issued_total_row = 1900 
issued_total_col = 6991 
Row_Bus_Util =  0.006219 
CoL_Bus_Util = 0.022884 
Either_Row_CoL_Bus_Util = 0.029074 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001013 
queue_avg = 0.294565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.294565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=297153 n_act=873 n_pre=857 n_ref_event=0 n_req=6450 n_rd=5426 n_rd_L2_A=0 n_write=0 n_wr_bk=1195 bw_util=0.04335
n_activity=48265 dram_eff=0.2744
bk0: 416a 303004i bk1: 406a 302950i bk2: 376a 302344i bk3: 380a 302904i bk4: 354a 302915i bk5: 376a 302817i bk6: 384a 302664i bk7: 384a 302787i bk8: 360a 303098i bk9: 384a 302910i bk10: 292a 303761i bk11: 296a 303830i bk12: 256a 304440i bk13: 256a 304198i bk14: 250a 304433i bk15: 256a 304550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866977
Row_Buffer_Locality_read = 0.923701
Row_Buffer_Locality_write = 0.566406
Bank_Level_Parallism = 1.247287
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.023263
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043346 
total_CMD = 305498 
util_bw = 13242 
Wasted_Col = 10922 
Wasted_Row = 10555 
Idle = 270779 

BW Util Bottlenecks: 
RCDc_limit = 4666 
RCDWRc_limit = 2768 
WTRc_limit = 649 
RTWc_limit = 2133 
CCDLc_limit = 2688 
rwq = 0 
CCDLc_limit_alone = 2492 
WTRc_limit_alone = 633 
RTWc_limit_alone = 1953 

Commands details: 
total_CMD = 305498 
n_nop = 297153 
Read = 5426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1195 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6450 
total_req = 6621 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 6621 
Row_Bus_Util =  0.005663 
CoL_Bus_Util = 0.021673 
Either_Row_CoL_Bus_Util = 0.027316 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000719 
queue_avg = 0.313328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.313328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 99191 -   mf: uid=663016, sid4294967295:w4294967295, part=4, addr=0xc009f500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (99091), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=296674 n_act=934 n_pre=918 n_ref_event=463904 n_req=6806 n_rd=5722 n_rd_L2_A=0 n_write=0 n_wr_bk=1254 bw_util=0.04567
n_activity=52752 dram_eff=0.2645
bk0: 502a 302503i bk1: 392a 302812i bk2: 448a 302690i bk3: 384a 302355i bk4: 402a 302809i bk5: 368a 303043i bk6: 416a 302935i bk7: 374a 302725i bk8: 388a 302841i bk9: 378a 302820i bk10: 320a 303839i bk11: 284a 303830i bk12: 286a 303533i bk13: 254a 304066i bk14: 270a 304360i bk15: 256a 304450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864972
Row_Buffer_Locality_read = 0.922230
Row_Buffer_Locality_write = 0.562731
Bank_Level_Parallism = 1.230338
Bank_Level_Parallism_Col = 1.171773
Bank_Level_Parallism_Ready = 1.022721
write_to_read_ratio_blp_rw_average = 0.321747
GrpLevelPara = 1.136706 

BW Util details:
bwutil = 0.045670 
total_CMD = 305498 
util_bw = 13952 
Wasted_Col = 12059 
Wasted_Row = 11017 
Idle = 268470 

BW Util Bottlenecks: 
RCDc_limit = 5006 
RCDWRc_limit = 2922 
WTRc_limit = 778 
RTWc_limit = 2595 
CCDLc_limit = 2905 
rwq = 0 
CCDLc_limit_alone = 2622 
WTRc_limit_alone = 757 
RTWc_limit_alone = 2333 

Commands details: 
total_CMD = 305498 
n_nop = 296674 
Read = 5722 
Write = 0 
L2_Alloc = 0 
L2_WB = 1254 
n_act = 934 
n_pre = 918 
n_ref = 463904 
n_req = 6806 
total_req = 6976 

Dual Bus Interface Util: 
issued_total_row = 1852 
issued_total_col = 6976 
Row_Bus_Util =  0.006062 
CoL_Bus_Util = 0.022835 
Either_Row_CoL_Bus_Util = 0.028884 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000453 
queue_avg = 0.308248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.308248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305498 n_nop=297344 n_act=788 n_pre=772 n_ref_event=0 n_req=6427 n_rd=5406 n_rd_L2_A=0 n_write=0 n_wr_bk=1191 bw_util=0.04319
n_activity=46762 dram_eff=0.2822
bk0: 404a 303552i bk1: 408a 303473i bk2: 378a 302730i bk3: 370a 302705i bk4: 374a 303022i bk5: 356a 303246i bk6: 384a 302991i bk7: 384a 302508i bk8: 384a 303144i bk9: 364a 303055i bk10: 296a 303951i bk11: 284a 303690i bk12: 256a 303907i bk13: 256a 304272i bk14: 256a 304624i bk15: 252a 304542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879726
Row_Buffer_Locality_read = 0.932297
Row_Buffer_Locality_write = 0.601371
Bank_Level_Parallism = 1.272039
Bank_Level_Parallism_Col = 1.191299
Bank_Level_Parallism_Ready = 1.029310
write_to_read_ratio_blp_rw_average = 0.351597
GrpLevelPara = 1.172639 

BW Util details:
bwutil = 0.043188 
total_CMD = 305498 
util_bw = 13194 
Wasted_Col = 10914 
Wasted_Row = 8662 
Idle = 272728 

BW Util Bottlenecks: 
RCDc_limit = 4182 
RCDWRc_limit = 2520 
WTRc_limit = 819 
RTWc_limit = 3069 
CCDLc_limit = 2448 
rwq = 0 
CCDLc_limit_alone = 2274 
WTRc_limit_alone = 802 
RTWc_limit_alone = 2912 

Commands details: 
total_CMD = 305498 
n_nop = 297344 
Read = 5406 
Write = 0 
L2_Alloc = 0 
L2_WB = 1191 
n_act = 788 
n_pre = 772 
n_ref = 0 
n_req = 6427 
total_req = 6597 

Dual Bus Interface Util: 
issued_total_row = 1560 
issued_total_col = 6597 
Row_Bus_Util =  0.005106 
CoL_Bus_Util = 0.021594 
Either_Row_CoL_Bus_Util = 0.026691 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000368 
queue_avg = 0.271403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.271403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22438, Miss = 4034, Miss_rate = 0.180, Pending_hits = 1315, Reservation_fails = 741
L2_cache_bank[1]: Access = 13244, Miss = 3440, Miss_rate = 0.260, Pending_hits = 926, Reservation_fails = 332
L2_cache_bank[2]: Access = 12976, Miss = 3450, Miss_rate = 0.266, Pending_hits = 817, Reservation_fails = 346
L2_cache_bank[3]: Access = 13112, Miss = 3440, Miss_rate = 0.262, Pending_hits = 761, Reservation_fails = 440
L2_cache_bank[4]: Access = 13100, Miss = 3450, Miss_rate = 0.263, Pending_hits = 925, Reservation_fails = 328
L2_cache_bank[5]: Access = 22220, Miss = 4006, Miss_rate = 0.180, Pending_hits = 1343, Reservation_fails = 991
L2_cache_bank[6]: Access = 13016, Miss = 3450, Miss_rate = 0.265, Pending_hits = 766, Reservation_fails = 331
L2_cache_bank[7]: Access = 12672, Miss = 3442, Miss_rate = 0.272, Pending_hits = 815, Reservation_fails = 443
L2_cache_bank[8]: Access = 22312, Miss = 4004, Miss_rate = 0.179, Pending_hits = 1340, Reservation_fails = 633
L2_cache_bank[9]: Access = 12756, Miss = 3438, Miss_rate = 0.270, Pending_hits = 943, Reservation_fails = 409
L2_cache_bank[10]: Access = 13004, Miss = 3440, Miss_rate = 0.265, Pending_hits = 833, Reservation_fails = 334
L2_cache_bank[11]: Access = 12592, Miss = 3434, Miss_rate = 0.273, Pending_hits = 776, Reservation_fails = 334
L2_total_cache_accesses = 183442
L2_total_cache_misses = 43028
L2_total_cache_miss_rate = 0.2346
L2_total_cache_pending_hits = 11560
L2_total_cache_reservation_fails = 5662
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9368
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 341
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 140756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 88
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1073
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 341
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=183442
icnt_total_pkts_simt_to_mem=70396
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.7778
	minimum = 5
	maximum = 249
Network latency average = 45.8594
	minimum = 5
	maximum = 234
Slowest packet = 17415
Flit latency average = 43.1934
	minimum = 5
	maximum = 234
Slowest flit = 207611
Fragmentation average = 0.00286809
	minimum = 0
	maximum = 162
Injected packet rate average = 0.227416
	minimum = 0.0894336 (at node 9)
	maximum = 0.563597 (at node 23)
Accepted packet rate average = 0.227416
	minimum = 0.101027 (at node 26)
	maximum = 0.327261 (at node 6)
Injected flit rate average = 0.243135
	minimum = 0.117257 (at node 9)
	maximum = 0.563597 (at node 23)
Accepted flit rate average= 0.243135
	minimum = 0.137573 (at node 26)
	maximum = 0.327261 (at node 6)
Injected packet length average = 1.06912
Accepted packet length average = 1.06912
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0308 (3 samples)
	minimum = 5 (3 samples)
	maximum = 118 (3 samples)
Network latency average = 18.977 (3 samples)
	minimum = 5 (3 samples)
	maximum = 110.667 (3 samples)
Flit latency average = 18.2789 (3 samples)
	minimum = 5 (3 samples)
	maximum = 110 (3 samples)
Fragmentation average = 0.000956029 (3 samples)
	minimum = 0 (3 samples)
	maximum = 54 (3 samples)
Injected packet rate average = 0.0814296 (3 samples)
	minimum = 0.0320198 (3 samples)
	maximum = 0.208486 (3 samples)
Accepted packet rate average = 0.0814296 (3 samples)
	minimum = 0.0353901 (3 samples)
	maximum = 0.119607 (3 samples)
Injected flit rate average = 0.0870346 (3 samples)
	minimum = 0.0419197 (3 samples)
	maximum = 0.208653 (3 samples)
Accepted flit rate average = 0.0870346 (3 samples)
	minimum = 0.0479756 (3 samples)
	maximum = 0.119607 (3 samples)
Injected packet size average = 1.06883 (3 samples)
Accepted packet size average = 1.06883 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 26 sec (206 sec)
gpgpu_simulation_rate = 114123 (inst/sec)
gpgpu_simulation_rate = 481 (cycle/sec)
gpgpu_silicon_slowdown = 623700x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 29808
gpu_sim_insn = 19880
gpu_ipc =       0.6669
gpu_tot_sim_cycle = 128998
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     182.4007
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.9178% 
max_total_param_size = 0
gpu_stall_dramfull = 8172
gpu_stall_icnt2sh    = 28231
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4193
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8189
L2_BW  =       0.0457 GB/Sec
L2_BW_total  =      13.6623 GB/Sec
gpu_total_sim_rate=102748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4134
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2128
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2541, Miss_rate = 0.576, Pending_hits = 294, Reservation_fails = 481
	L1D_cache_core[1]: Access = 4269, Miss = 2414, Miss_rate = 0.565, Pending_hits = 319, Reservation_fails = 538
	L1D_cache_core[2]: Access = 4254, Miss = 2534, Miss_rate = 0.596, Pending_hits = 224, Reservation_fails = 1031
	L1D_cache_core[3]: Access = 4318, Miss = 2500, Miss_rate = 0.579, Pending_hits = 245, Reservation_fails = 373
	L1D_cache_core[4]: Access = 4190, Miss = 2445, Miss_rate = 0.584, Pending_hits = 291, Reservation_fails = 2306
	L1D_cache_core[5]: Access = 4254, Miss = 2552, Miss_rate = 0.600, Pending_hits = 271, Reservation_fails = 1055
	L1D_cache_core[6]: Access = 4318, Miss = 2545, Miss_rate = 0.589, Pending_hits = 203, Reservation_fails = 794
	L1D_cache_core[7]: Access = 4349, Miss = 2381, Miss_rate = 0.547, Pending_hits = 367, Reservation_fails = 1009
	L1D_cache_core[8]: Access = 4190, Miss = 2540, Miss_rate = 0.606, Pending_hits = 211, Reservation_fails = 1373
	L1D_cache_core[9]: Access = 4190, Miss = 2405, Miss_rate = 0.574, Pending_hits = 323, Reservation_fails = 1729
	L1D_cache_core[10]: Access = 4254, Miss = 2443, Miss_rate = 0.574, Pending_hits = 282, Reservation_fails = 764
	L1D_cache_core[11]: Access = 4318, Miss = 2466, Miss_rate = 0.571, Pending_hits = 222, Reservation_fails = 924
	L1D_cache_core[12]: Access = 4126, Miss = 2510, Miss_rate = 0.608, Pending_hits = 238, Reservation_fails = 1758
	L1D_cache_core[13]: Access = 4318, Miss = 2578, Miss_rate = 0.597, Pending_hits = 298, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 4254, Miss = 2546, Miss_rate = 0.598, Pending_hits = 267, Reservation_fails = 1677
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37400
	L1D_total_cache_miss_rate = 0.5842
	L1D_total_cache_pending_hits = 4055
	L1D_total_cache_reservation_fails = 16861
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3344

Total_core_cache_fail_stats:
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 40572
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36437
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 7952
gpgpu_n_l1cache_bkconflict = 1868
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1868
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149261	W0_Idle:554440	W0_Scoreboard:727543	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 291496 {8:36437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5829920 {40:145748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 58 
max_icnt2sh_latency = 251 
averagemflatency = 248 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 60 
mrq_lat_table:23091 	1599 	6540 	4418 	4071 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110585 	62697 	5086 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1173 	84 	25 	48674 	2203 	1569 	356 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17225 	25593 	25766 	33109 	59540 	17279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       126        66       137       121       128 
dram[1]:        88        88       128       124       139       129       128       128       139       131       128       112       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        60       139        55       124       124       135        64       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       116       128       139       138       128       128 
dram[4]:        80        49       125       128        85       128       108       128        63       138       127       122        72       136       121       128 
dram[5]:        88        64       128       124       138       130       128       128       138       127       128       117       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     11967     17917     15283     22023     17422     32808     18569     22033     20944     32825     21994     11056     24387     16400     25246 
dram[1]:     10864     12689     15185     15583     17401     17438     18751     18828     20892     21026     21848     22183     24449     24275     25123     25299 
dram[2]:     11093     16095     15282     17542     17394     32879     18548     32825     20919     22003     21973     32851     24375     11054     25201     16506 
dram[3]:     11192     11682     15555     15188     17437     17400     18827     18730     21022     20889     22154     21875     24274     24448     25296     25125 
dram[4]:     10712     11077     17830     15290     32902     17393     32856     18546     32485     20918     32884     21972     11100     24372     16609     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22153     24469     24334     25160     25316 
average row accesses per activate:
dram[0]:  6.071429  6.661765  6.790123  5.590362  7.217391  7.344262  7.692307  6.000000  7.415385  6.835821  9.142858  8.425000  6.500000 10.620689 10.466666  9.000000 
dram[1]:  8.280702  7.276923  7.269841  5.555555  8.730769  7.423729  6.356164  6.186666  8.000000  7.344262  6.436364  7.975610 12.440000 14.761905 10.285714 11.916667 
dram[2]:  7.269841  6.428571  6.105263  6.321839  7.225806  7.809524  5.604939  7.246377  6.969697  7.194030  8.600000  9.564102  9.303030  6.720000  8.470589 10.466666 
dram[3]:  6.885714  7.396825  5.700000  7.076923  6.888889  7.354839  6.356164  6.356164  7.719298  8.000000  7.772727  7.622222 13.521739 10.620689 10.071428 10.285714 
dram[4]:  6.445652  6.366197  6.716049  5.590362  8.032787  7.344262  7.875000  6.878788  7.104477  7.269841  9.868421  7.697674  7.521739 10.551724 11.071428  9.000000 
dram[5]:  8.703704  9.936171  6.637681  6.521739  8.730769  8.384615  7.733333  5.658536  8.923077  8.222222  8.390244  7.195652  9.424242 13.391304 13.090909 14.200000 
average row locality = 39925/5309 = 7.520248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        62       104        96       104        96       104        96       104        96        64        52        70        65        40        32 
dram[1]:        64        62        96        96        96        96        96        96        96        96        56        52        66        65        32        32 
dram[2]:        64        79        96       104        96       104        96       104        96       104        56        60        66        67        32        40 
dram[3]:        64        66        96        96        96        96        96        96        96        96        56        52        66        62        32        32 
dram[4]:        77        66       104        96       104        96       104        96       104        96        60        52        73        62        40        32 
dram[5]:        64        65        96        96        96        96        96        96        96        96        53        52        66        62        32        32 
total dram writes = 7377
bank skew: 104/32 = 3.25
chip skew: 1264/1194 = 1.06
average mf latency per bank:
dram[0]:      27239     17843      9512      2680      9929      2529      8165      2714      8191      2531     10844      3882      8506      2404     15039      5149
dram[1]:      16092     17353      2661      2785      2463      2514      2605      2474      2434      2482      3208      3504      2419      2367      4633      5020
dram[2]:      16725     20782      2725      8924      2526      8846      2573      7428      2539      6359      3580      9224      2342      6814      4854     11846
dram[3]:      16421     14224      2609      2734      2412      2430      2455      2651      2552      2346      3368      3481      2330      2547      4941      4642
dram[4]:      27127     14783     10211      2533     10609      2422      9137      2610      8068      2479     10047      3623      7006      2454     13557      5024
dram[5]:      15838     15105      2586      2831      2404      2438      2655      2448      2396      2417      3433      3506      2364      2393      4594      4974
maximum mf latency per bank:
dram[0]:        598       427       908       411      1016       378       695       408       621       387       628       397       589       351       610       397
dram[1]:        429       474       408       450       394       392       369       386       347       376       355       384       339       347       342       394
dram[2]:        414       670       437      1026       402      1078       378       629       383       675       390       598       380       533       358       581
dram[3]:        472       378       387       403       356       379       368       357       383       331       394       372       334       342       396       361
dram[4]:        678       374      1012       397      1073       353       735       401       711       403       556       406       551       343       572       384
dram[5]:        411       453       372       450       400       383       404       373       328       361       340       392       362       366       357       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 129069 -   mf: uid=664885, sid4294967295:w4294967295, part=0, addr=0xc0052880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128969), 
Ready @ 129074 -   mf: uid=664887, sid4294967295:w4294967295, part=0, addr=0xc0054080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128974), 
Ready @ 129079 -   mf: uid=664890, sid4294967295:w4294967295, part=0, addr=0xc0055880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128979), 
Ready @ 129085 -   mf: uid=664893, sid4294967295:w4294967295, part=0, addr=0xc0057080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128985), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=388342 n_act=969 n_pre=953 n_ref_event=0 n_req=6873 n_rd=5784 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.03547
n_activity=53703 dram_eff=0.2624
bk0: 524a 393914i bk1: 396a 394606i bk2: 462a 394270i bk3: 384a 394106i bk4: 410a 394570i bk5: 368a 394697i bk6: 412a 394643i bk7: 376a 394423i bk8: 394a 394485i bk9: 378a 394459i bk10: 326a 395438i bk11: 290a 395708i bk12: 280a 395340i bk13: 254a 395884i bk14: 274a 395919i bk15: 256a 396244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860614
Row_Buffer_Locality_read = 0.917877
Row_Buffer_Locality_write = 0.556474
Bank_Level_Parallism = 1.244161
Bank_Level_Parallism_Col = 1.182182
Bank_Level_Parallism_Ready = 1.033088
write_to_read_ratio_blp_rw_average = 0.321561
GrpLevelPara = 1.136992 

BW Util details:
bwutil = 0.035469 
total_CMD = 397304 
util_bw = 14092 
Wasted_Col = 12510 
Wasted_Row = 11521 
Idle = 359181 

BW Util Bottlenecks: 
RCDc_limit = 5194 
RCDWRc_limit = 3036 
WTRc_limit = 738 
RTWc_limit = 2783 
CCDLc_limit = 3054 
rwq = 0 
CCDLc_limit_alone = 2717 
WTRc_limit_alone = 711 
RTWc_limit_alone = 2473 

Commands details: 
total_CMD = 397304 
n_nop = 388342 
Read = 5784 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 969 
n_pre = 953 
n_ref = 0 
n_req = 6873 
total_req = 7046 

Dual Bus Interface Util: 
issued_total_row = 1922 
issued_total_col = 7046 
Row_Bus_Util =  0.004838 
CoL_Bus_Util = 0.017735 
Either_Row_CoL_Bus_Util = 0.022557 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000669 
queue_avg = 0.247959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.247959
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=388988 n_act=852 n_pre=836 n_ref_event=0 n_req=6461 n_rd=5436 n_rd_L2_A=0 n_write=0 n_wr_bk=1197 bw_util=0.03339
n_activity=47634 dram_eff=0.2785
bk0: 414a 395103i bk1: 416a 394814i bk2: 378a 394748i bk3: 370a 394168i bk4: 374a 394835i bk5: 358a 394780i bk6: 384a 394459i bk7: 384a 394428i bk8: 384a 394986i bk9: 368a 394783i bk10: 304a 395295i bk11: 280a 395705i bk12: 256a 395934i bk13: 256a 396230i bk14: 256a 396241i bk15: 254a 396248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870299
Row_Buffer_Locality_read = 0.925497
Row_Buffer_Locality_write = 0.577561
Bank_Level_Parallism = 1.267658
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.027185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033390 
total_CMD = 397304 
util_bw = 13266 
Wasted_Col = 10843 
Wasted_Row = 9893 
Idle = 363302 

BW Util Bottlenecks: 
RCDc_limit = 4554 
RCDWRc_limit = 2726 
WTRc_limit = 709 
RTWc_limit = 2134 
CCDLc_limit = 2631 
rwq = 0 
CCDLc_limit_alone = 2468 
WTRc_limit_alone = 689 
RTWc_limit_alone = 1991 

Commands details: 
total_CMD = 397304 
n_nop = 388988 
Read = 5436 
Write = 0 
L2_Alloc = 0 
L2_WB = 1197 
n_act = 852 
n_pre = 836 
n_ref = 0 
n_req = 6461 
total_req = 6633 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 6633 
Row_Bus_Util =  0.004249 
CoL_Bus_Util = 0.016695 
Either_Row_CoL_Bus_Util = 0.020931 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000601 
queue_avg = 0.248017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.248017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 129067 -   mf: uid=664884, sid4294967295:w4294967295, part=2, addr=0xc0053080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128967), 
Ready @ 129075 -   mf: uid=664888, sid4294967295:w4294967295, part=2, addr=0xc0054880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128975), 
Ready @ 129081 -   mf: uid=664891, sid4294967295:w4294967295, part=2, addr=0xc0056080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128981), 
Ready @ 129087 -   mf: uid=664894, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128987), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=388373 n_act=964 n_pre=948 n_ref_event=0 n_req=6855 n_rd=5764 n_rd_L2_A=0 n_write=0 n_wr_bk=1264 bw_util=0.03538
n_activity=53207 dram_eff=0.2642
bk0: 400a 394997i bk1: 512a 394105i bk2: 384a 394416i bk3: 462a 393966i bk4: 368a 394804i bk5: 404a 394516i bk6: 374a 394316i bk7: 412a 394723i bk8: 380a 394535i bk9: 394a 394609i bk10: 294a 395572i bk11: 318a 395642i bk12: 252a 395779i bk13: 280a 395279i bk14: 256a 396096i bk15: 274a 396021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861269
Row_Buffer_Locality_read = 0.918806
Row_Buffer_Locality_write = 0.557287
Bank_Level_Parallism = 1.246559
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.034307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035378 
total_CMD = 397304 
util_bw = 14056 
Wasted_Col = 12404 
Wasted_Row = 11043 
Idle = 359801 

BW Util Bottlenecks: 
RCDc_limit = 5217 
RCDWRc_limit = 2980 
WTRc_limit = 702 
RTWc_limit = 2743 
CCDLc_limit = 2974 
rwq = 0 
CCDLc_limit_alone = 2634 
WTRc_limit_alone = 676 
RTWc_limit_alone = 2429 

Commands details: 
total_CMD = 397304 
n_nop = 388373 
Read = 5764 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264 
n_act = 964 
n_pre = 948 
n_ref = 0 
n_req = 6855 
total_req = 7028 

Dual Bus Interface Util: 
issued_total_row = 1912 
issued_total_col = 7028 
Row_Bus_Util =  0.004812 
CoL_Bus_Util = 0.017689 
Either_Row_CoL_Bus_Util = 0.022479 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001008 
queue_avg = 0.227312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.227312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=388942 n_act=876 n_pre=860 n_ref_event=0 n_req=6460 n_rd=5434 n_rd_L2_A=0 n_write=0 n_wr_bk=1198 bw_util=0.03339
n_activity=48412 dram_eff=0.274
bk0: 424a 394713i bk1: 406a 394752i bk2: 376a 394148i bk3: 380a 394709i bk4: 354a 394720i bk5: 376a 394622i bk6: 384a 394470i bk7: 384a 394593i bk8: 360a 394904i bk9: 384a 394716i bk10: 292a 395567i bk11: 296a 395636i bk12: 256a 396247i bk13: 256a 396005i bk14: 250a 396240i bk15: 256a 396358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866718
Row_Buffer_Locality_read = 0.923445
Row_Buffer_Locality_write = 0.566277
Bank_Level_Parallism = 1.246501
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.023224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033385 
total_CMD = 397304 
util_bw = 13264 
Wasted_Col = 10959 
Wasted_Row = 10605 
Idle = 362476 

BW Util Bottlenecks: 
RCDc_limit = 4690 
RCDWRc_limit = 2775 
WTRc_limit = 651 
RTWc_limit = 2133 
CCDLc_limit = 2694 
rwq = 0 
CCDLc_limit_alone = 2498 
WTRc_limit_alone = 635 
RTWc_limit_alone = 1953 

Commands details: 
total_CMD = 397304 
n_nop = 388942 
Read = 5434 
Write = 0 
L2_Alloc = 0 
L2_WB = 1198 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 6460 
total_req = 6632 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 6632 
Row_Bus_Util =  0.004369 
CoL_Bus_Util = 0.016693 
Either_Row_CoL_Bus_Util = 0.021047 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000718 
queue_avg = 0.241410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.24141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 129071 -   mf: uid=664886, sid4294967295:w4294967295, part=4, addr=0xc0053880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128971), 
Ready @ 129077 -   mf: uid=664889, sid4294967295:w4294967295, part=4, addr=0xc0055080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128977), 
Ready @ 129083 -   mf: uid=664892, sid4294967295:w4294967295, part=4, addr=0xc0056880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (128983), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=388432 n_act=940 n_pre=924 n_ref_event=463904 n_req=6839 n_rd=5750 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.0353
n_activity=53136 dram_eff=0.2639
bk0: 522a 394182i bk1: 392a 394613i bk2: 456a 394463i bk3: 384a 394157i bk4: 402a 394612i bk5: 368a 394846i bk6: 416a 394740i bk7: 374a 394531i bk8: 388a 394647i bk9: 378a 394627i bk10: 320a 395646i bk11: 284a 395638i bk12: 286a 395316i bk13: 254a 395874i bk14: 270a 396168i bk15: 256a 396258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864746
Row_Buffer_Locality_read = 0.921913
Row_Buffer_Locality_write = 0.562902
Bank_Level_Parallism = 1.228937
Bank_Level_Parallism_Col = 1.170837
Bank_Level_Parallism_Ready = 1.022604
write_to_read_ratio_blp_rw_average = 0.321174
GrpLevelPara = 1.135961 

BW Util details:
bwutil = 0.035298 
total_CMD = 397304 
util_bw = 14024 
Wasted_Col = 12135 
Wasted_Row = 11103 
Idle = 360042 

BW Util Bottlenecks: 
RCDc_limit = 5054 
RCDWRc_limit = 2936 
WTRc_limit = 780 
RTWc_limit = 2595 
CCDLc_limit = 2919 
rwq = 0 
CCDLc_limit_alone = 2636 
WTRc_limit_alone = 759 
RTWc_limit_alone = 2333 

Commands details: 
total_CMD = 397304 
n_nop = 388432 
Read = 5750 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 940 
n_pre = 924 
n_ref = 463904 
n_req = 6839 
total_req = 7012 

Dual Bus Interface Util: 
issued_total_row = 1864 
issued_total_col = 7012 
Row_Bus_Util =  0.004692 
CoL_Bus_Util = 0.017649 
Either_Row_CoL_Bus_Util = 0.022331 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000451 
queue_avg = 0.237843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.237843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397304 n_nop=389133 n_act=791 n_pre=775 n_ref_event=0 n_req=6437 n_rd=5414 n_rd_L2_A=0 n_write=0 n_wr_bk=1194 bw_util=0.03326
n_activity=46909 dram_eff=0.2817
bk0: 412a 395261i bk1: 408a 395276i bk2: 378a 394535i bk3: 370a 394510i bk4: 374a 394827i bk5: 356a 395051i bk6: 384a 394797i bk7: 384a 394314i bk8: 384a 394950i bk9: 364a 394861i bk10: 296a 395757i bk11: 284a 395496i bk12: 256a 395714i bk13: 256a 396079i bk14: 256a 396431i bk15: 252a 396349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879447
Row_Buffer_Locality_read = 0.932028
Row_Buffer_Locality_write = 0.601173
Bank_Level_Parallism = 1.271113
Bank_Level_Parallism_Col = 1.190817
Bank_Level_Parallism_Ready = 1.029261
write_to_read_ratio_blp_rw_average = 0.351255
GrpLevelPara = 1.172204 

BW Util details:
bwutil = 0.033264 
total_CMD = 397304 
util_bw = 13216 
Wasted_Col = 10951 
Wasted_Row = 8712 
Idle = 364425 

BW Util Bottlenecks: 
RCDc_limit = 4206 
RCDWRc_limit = 2527 
WTRc_limit = 821 
RTWc_limit = 3069 
CCDLc_limit = 2454 
rwq = 0 
CCDLc_limit_alone = 2280 
WTRc_limit_alone = 804 
RTWc_limit_alone = 2912 

Commands details: 
total_CMD = 397304 
n_nop = 389133 
Read = 5414 
Write = 0 
L2_Alloc = 0 
L2_WB = 1194 
n_act = 791 
n_pre = 775 
n_ref = 0 
n_req = 6437 
total_req = 6608 

Dual Bus Interface Util: 
issued_total_row = 1566 
issued_total_col = 6608 
Row_Bus_Util =  0.003942 
CoL_Bus_Util = 0.016632 
Either_Row_CoL_Bus_Util = 0.020566 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000367 
queue_avg = 0.209180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.20918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22476, Miss = 4072, Miss_rate = 0.181, Pending_hits = 1315, Reservation_fails = 741
L2_cache_bank[1]: Access = 13244, Miss = 3440, Miss_rate = 0.260, Pending_hits = 926, Reservation_fails = 332
L2_cache_bank[2]: Access = 12984, Miss = 3458, Miss_rate = 0.266, Pending_hits = 817, Reservation_fails = 346
L2_cache_bank[3]: Access = 13112, Miss = 3440, Miss_rate = 0.262, Pending_hits = 761, Reservation_fails = 440
L2_cache_bank[4]: Access = 13108, Miss = 3458, Miss_rate = 0.264, Pending_hits = 925, Reservation_fails = 328
L2_cache_bank[5]: Access = 22254, Miss = 4040, Miss_rate = 0.182, Pending_hits = 1343, Reservation_fails = 991
L2_cache_bank[6]: Access = 13024, Miss = 3458, Miss_rate = 0.266, Pending_hits = 766, Reservation_fails = 331
L2_cache_bank[7]: Access = 12672, Miss = 3442, Miss_rate = 0.272, Pending_hits = 815, Reservation_fails = 443
L2_cache_bank[8]: Access = 22350, Miss = 4042, Miss_rate = 0.181, Pending_hits = 1340, Reservation_fails = 633
L2_cache_bank[9]: Access = 12756, Miss = 3438, Miss_rate = 0.270, Pending_hits = 943, Reservation_fails = 409
L2_cache_bank[10]: Access = 13012, Miss = 3448, Miss_rate = 0.265, Pending_hits = 833, Reservation_fails = 334
L2_cache_bank[11]: Access = 12592, Miss = 3434, Miss_rate = 0.273, Pending_hits = 776, Reservation_fails = 334
L2_total_cache_accesses = 183584
L2_total_cache_misses = 43170
L2_total_cache_miss_rate = 0.2352
L2_total_cache_pending_hits = 11560
L2_total_cache_reservation_fails = 5662
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=183584
icnt_total_pkts_simt_to_mem=70454
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 237622
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 253985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229866
	minimum = 0 (at node 0)
	maximum = 0.00144257 (at node 7)
Accepted packet rate average = 0.000229866
	minimum = 0 (at node 0)
	maximum = 0.00476382 (at node 7)
Injected flit rate average = 0.000248504
	minimum = 0 (at node 0)
	maximum = 0.00194579 (at node 7)
Accepted flit rate average= 0.000248504
	minimum = 0 (at node 0)
	maximum = 0.00476382 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3596 (4 samples)
	minimum = 5 (4 samples)
	maximum = 91.5 (4 samples)
Network latency average = 15.5138 (4 samples)
	minimum = 5 (4 samples)
	maximum = 84.5 (4 samples)
Flit latency average = 14.9691 (4 samples)
	minimum = 5 (4 samples)
	maximum = 84 (4 samples)
Fragmentation average = 0.000717022 (4 samples)
	minimum = 0 (4 samples)
	maximum = 40.5 (4 samples)
Injected packet rate average = 0.0611297 (4 samples)
	minimum = 0.0240149 (4 samples)
	maximum = 0.156725 (4 samples)
Accepted packet rate average = 0.0611297 (4 samples)
	minimum = 0.0265426 (4 samples)
	maximum = 0.0908962 (4 samples)
Injected flit rate average = 0.0653381 (4 samples)
	minimum = 0.0314398 (4 samples)
	maximum = 0.156976 (4 samples)
Accepted flit rate average = 0.0653381 (4 samples)
	minimum = 0.0359817 (4 samples)
	maximum = 0.0908962 (4 samples)
Injected packet size average = 1.06884 (4 samples)
Accepted packet size average = 1.06884 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 102748 (inst/sec)
gpgpu_simulation_rate = 563 (cycle/sec)
gpgpu_silicon_slowdown = 532859x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 36475
gpu_sim_insn = 590400
gpu_ipc =      16.1864
gpu_tot_sim_cycle = 165473
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     145.7623
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1663% 
gpu_tot_occupancy = 28.6771% 
max_total_param_size = 0
gpu_stall_dramfull = 8280
gpu_stall_icnt2sh    = 28231
partiton_level_parallism =       0.0904
partiton_level_parallism_total  =       0.3468
partiton_level_parallism_util =       1.1559
partiton_level_parallism_util_total  =       1.7608
L2_BW  =       2.9836 GB/Sec
L2_BW_total  =      11.3084 GB/Sec
gpu_total_sim_rate=86450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6429
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2128
L1D_cache:
	L1D_cache_core[0]: Access = 4571, Miss = 2621, Miss_rate = 0.573, Pending_hits = 310, Reservation_fails = 481
	L1D_cache_core[1]: Access = 4427, Miss = 2494, Miss_rate = 0.563, Pending_hits = 335, Reservation_fails = 538
	L1D_cache_core[2]: Access = 4412, Miss = 2614, Miss_rate = 0.592, Pending_hits = 240, Reservation_fails = 1031
	L1D_cache_core[3]: Access = 4476, Miss = 2580, Miss_rate = 0.576, Pending_hits = 261, Reservation_fails = 373
	L1D_cache_core[4]: Access = 4348, Miss = 2525, Miss_rate = 0.581, Pending_hits = 307, Reservation_fails = 2306
	L1D_cache_core[5]: Access = 4412, Miss = 2632, Miss_rate = 0.597, Pending_hits = 287, Reservation_fails = 1055
	L1D_cache_core[6]: Access = 4476, Miss = 2625, Miss_rate = 0.586, Pending_hits = 219, Reservation_fails = 794
	L1D_cache_core[7]: Access = 4507, Miss = 2461, Miss_rate = 0.546, Pending_hits = 383, Reservation_fails = 1009
	L1D_cache_core[8]: Access = 4348, Miss = 2628, Miss_rate = 0.604, Pending_hits = 227, Reservation_fails = 1373
	L1D_cache_core[9]: Access = 4348, Miss = 2493, Miss_rate = 0.573, Pending_hits = 339, Reservation_fails = 1729
	L1D_cache_core[10]: Access = 4412, Miss = 2530, Miss_rate = 0.573, Pending_hits = 298, Reservation_fails = 764
	L1D_cache_core[11]: Access = 4476, Miss = 2546, Miss_rate = 0.569, Pending_hits = 238, Reservation_fails = 924
	L1D_cache_core[12]: Access = 4284, Miss = 2590, Miss_rate = 0.605, Pending_hits = 254, Reservation_fails = 1758
	L1D_cache_core[13]: Access = 4476, Miss = 2658, Miss_rate = 0.594, Pending_hits = 314, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 4412, Miss = 2626, Miss_rate = 0.595, Pending_hits = 283, Reservation_fails = 1677
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38623
	L1D_total_cache_miss_rate = 0.5818
	L1D_total_cache_pending_hits = 4295
	L1D_total_cache_reservation_fails = 16861
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19325
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2319
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1126
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21644

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6663, 3714, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 47292
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37637
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 1868
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1868
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:158421	W0_Idle:1126941	W0_Scoreboard:1203140	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 301096 {8:37637,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6021920 {40:150548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 58 
max_icnt2sh_latency = 251 
averagemflatency = 246 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 59 
mrq_lat_table:25401 	1661 	7416 	4651 	4227 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117078 	62864 	5086 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2254 	146 	51 	50548 	2459 	1569 	356 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23479 	25999 	25766 	33109 	59540 	17279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       126        66       137       121       128 
dram[1]:        88        88       128       124       139       129       128       128       139       131       128       112       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        60       139        55       124       124       135        64       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       116       128       139       138       128       128 
dram[4]:        80        49       125       128        85       128       108       128        63       138       127       122        72       136       121       128 
dram[5]:        88        64       128       124       138       130       128       128       138       127       128       117       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     21994     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     21848     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     21973     32851     24375     20694     25575     16506 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     21875     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21972     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22153     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  5.253731  6.696203  6.140187  6.000000  5.913462  7.344262  6.308511  6.000000  6.053763  6.835821  6.647887  8.425000  5.618421  8.384615  7.769231  7.390244 
dram[1]:  8.292308  7.223684  7.906250  5.975610  8.730769  7.423729  6.356164  6.186666  8.000000  7.344262  6.436364  7.975610  9.939394 11.344828  8.270270  9.121212 
dram[2]:  7.394366  5.303030  6.649351  5.767857  7.225806  6.100000  5.604939  6.051021  6.969697  6.000000  8.600000  6.850746  7.534883  5.631579  6.800000  8.446809 
dram[3]:  7.038462  7.619718  6.222222  7.575758  6.888889  7.354839  6.356164  6.356164  7.719298  8.000000  7.772727  7.622222  9.939394  8.410256  7.692307  8.657143 
dram[4]:  5.310606  6.670886  5.918182  6.000000  6.224490  7.344262  6.434783  6.878788  6.043478  7.269841  6.880597  7.697674  6.200000  7.951220  8.081633  7.769231 
dram[5]:  8.661290 10.037037  7.114286  7.000000  8.730769  8.384615  7.733333  5.658536  8.923077  8.222222  8.390244  7.217391  8.461538  9.878788 11.222222  9.645162 
average row locality = 43567/6250 = 6.970720
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       119        70       141        96       136        96       130        96       130        96       104        52       101        89        77        52 
dram[1]:        70        70        96        96        96        96        96        96        96        96        56        52        88        89        56        52 
dram[2]:        70       125        96       135        96       137        96       130        96       132        56        96        88       103        56        66 
dram[3]:        70        72        96        96        96        96        96        96        96        96        56        52        88        88        56        52 
dram[4]:       129        72       137        96       142        96       128        96       128        96        96        52       103        88        70        52 
dram[5]:        70        71        96        96        96        96        96        96        96        96        53        53        90        86        52        52 
total dram writes = 8642
bank skew: 142/52 = 2.73
chip skew: 1585/1295 = 1.22
average mf latency per bank:
dram[0]:      18053     16152      7504      2935      7831      2529      6763      2714      6772      2531      6908      3882      6106      1755      8096      3169
dram[1]:      15044     15718      2966      3039      2463      2514      2605      2474      2434      2482      3208      3504      1814      1728      2647      3089
dram[2]:      15624     13634      3026      7344      2526      6949      2573      6174      2539      5224      3580      6015      1756      4637      2774      7504
dram[3]:      15342     13430      2911      2989      2412      2430      2455      2651      2552      2346      3368      3481      1747      1794      2823      2856
dram[4]:      16653     13943      8194      2785      8001      2422      7658      2610      6781      2479      6526      3623      5172      1729      8057      3092
dram[5]:      14824     14225      2867      3092      2404      2438      2655      2448      2396      2417      3433      3440      1733      1725      2827      3061
maximum mf latency per bank:
dram[0]:        598       427       908       411      1016       378       695       408       621       387       628       397       589       351       610       397
dram[1]:        429       474       408       450       394       392       369       386       347       376       355       384       339       347       342       394
dram[2]:        414       670       437      1026       402      1078       378       629       383       675       390       598       380       533       358       581
dram[3]:        472       378       387       403       356       379       368       357       383       331       394       372       334       342       396       361
dram[4]:        678       374      1012       397      1073       353       735       401       711       403       556       406       551       343       572       384
dram[5]:        411       453       372       450       400       383       404       373       328       361       340       392       362       366       357       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 165514 -   mf: uid=698033, sid4294967295:w4294967295, part=0, addr=0xc0067880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165414), 
Ready @ 165535 -   mf: uid=698038, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165435), 
Ready @ 165540 -   mf: uid=698040, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165440), 
Ready @ 165545 -   mf: uid=698042, sid4294967295:w4294967295, part=0, addr=0xc0007880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165445), 
Ready @ 165553 -   mf: uid=698045, sid4294967295:w4294967295, part=0, addr=0xc004f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165453), 
Ready @ 165556 -   mf: uid=698047, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165456), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=499145 n_act=1229 n_pre=1213 n_ref_event=0 n_req=7797 n_rd=6490 n_rd_L2_A=0 n_write=0 n_wr_bk=1585 bw_util=0.03169
n_activity=62672 dram_eff=0.2577
bk0: 608a 505035i bk1: 468a 506540i bk2: 544a 505745i bk3: 424a 506389i bk4: 506a 505808i bk5: 368a 506992i bk6: 488a 506009i bk7: 376a 506715i bk8: 458a 505818i bk9: 378a 506762i bk10: 390a 506853i bk11: 290a 508043i bk12: 344a 506918i bk13: 254a 507895i bk14: 338a 507336i bk15: 256a 508276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843786
Row_Buffer_Locality_read = 0.909553
Row_Buffer_Locality_write = 0.517215
Bank_Level_Parallism = 1.280450
Bank_Level_Parallism_Col = 1.202351
Bank_Level_Parallism_Ready = 1.038988
write_to_read_ratio_blp_rw_average = 0.345705
GrpLevelPara = 1.117186 

BW Util details:
bwutil = 0.031689 
total_CMD = 509644 
util_bw = 16150 
Wasted_Col = 15318 
Wasted_Row = 13375 
Idle = 464801 

BW Util Bottlenecks: 
RCDc_limit = 6324 
RCDWRc_limit = 3912 
WTRc_limit = 955 
RTWc_limit = 3849 
CCDLc_limit = 4015 
rwq = 0 
CCDLc_limit_alone = 3388 
WTRc_limit_alone = 907 
RTWc_limit_alone = 3270 

Commands details: 
total_CMD = 509644 
n_nop = 499145 
Read = 6490 
Write = 0 
L2_Alloc = 0 
L2_WB = 1585 
n_act = 1229 
n_pre = 1213 
n_ref = 0 
n_req = 7797 
total_req = 8075 

Dual Bus Interface Util: 
issued_total_row = 2442 
issued_total_col = 8075 
Row_Bus_Util =  0.004792 
CoL_Bus_Util = 0.015844 
Either_Row_CoL_Bus_Util = 0.020601 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001714 
queue_avg = 0.212870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.21287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=500890 n_act=907 n_pre=891 n_ref_event=0 n_req=6761 n_rd=5660 n_rd_L2_A=0 n_write=0 n_wr_bk=1301 bw_util=0.02732
n_activity=50815 dram_eff=0.274
bk0: 478a 507125i bk1: 488a 506757i bk2: 426a 507019i bk3: 410a 506448i bk4: 374a 507158i bk5: 358a 507107i bk6: 384a 506791i bk7: 384a 506771i bk8: 384a 507329i bk9: 368a 507127i bk10: 304a 507654i bk11: 280a 508080i bk12: 256a 508045i bk13: 256a 508337i bk14: 256a 508237i bk15: 254a 508336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867919
Row_Buffer_Locality_read = 0.925972
Row_Buffer_Locality_write = 0.569482
Bank_Level_Parallism = 1.260108
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.026613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027317 
total_CMD = 509644 
util_bw = 13922 
Wasted_Col = 11562 
Wasted_Row = 10473 
Idle = 473687 

BW Util Bottlenecks: 
RCDc_limit = 4722 
RCDWRc_limit = 2992 
WTRc_limit = 740 
RTWc_limit = 2567 
CCDLc_limit = 2740 
rwq = 0 
CCDLc_limit_alone = 2537 
WTRc_limit_alone = 720 
RTWc_limit_alone = 2384 

Commands details: 
total_CMD = 509644 
n_nop = 500890 
Read = 5660 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301 
n_act = 907 
n_pre = 891 
n_ref = 0 
n_req = 6761 
total_req = 6961 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 6961 
Row_Bus_Util =  0.003528 
CoL_Bus_Util = 0.013659 
Either_Row_CoL_Bus_Util = 0.017177 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000571 
queue_avg = 0.196162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.196162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 165506 -   mf: uid=698032, sid4294967295:w4294967295, part=2, addr=0xc006f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165406), 
Ready @ 165525 -   mf: uid=698035, sid4294967295:w4294967295, part=2, addr=0xc0087880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165425), 
Ready @ 165530 -   mf: uid=698036, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165430), 
Ready @ 165535 -   mf: uid=698039, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165435), 
Ready @ 165545 -   mf: uid=698043, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165445), 
Ready @ 165550 -   mf: uid=698044, sid4294967295:w4294967295, part=2, addr=0xc000f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165450), 
Ready @ 165555 -   mf: uid=698046, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165455), 
Ready @ 165558 -   mf: uid=698048, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165458), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=499185 n_act=1224 n_pre=1208 n_ref_event=0 n_req=7770 n_rd=6466 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.03157
n_activity=62058 dram_eff=0.2592
bk0: 464a 507056i bk1: 600a 505131i bk2: 432a 506653i bk3: 536a 505480i bk4: 368a 507119i bk5: 500a 505600i bk6: 374a 506621i bk7: 488a 506111i bk8: 380a 506844i bk9: 458a 505980i bk10: 294a 507891i bk11: 382a 507097i bk12: 252a 507775i bk13: 344a 506672i bk14: 256a 508082i bk15: 338a 507512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844144
Row_Buffer_Locality_read = 0.909681
Row_Buffer_Locality_write = 0.519172
Bank_Level_Parallism = 1.289883
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.042224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031567 
total_CMD = 509644 
util_bw = 16088 
Wasted_Col = 15247 
Wasted_Row = 12806 
Idle = 465503 

BW Util Bottlenecks: 
RCDc_limit = 6400 
RCDWRc_limit = 3828 
WTRc_limit = 1006 
RTWc_limit = 3797 
CCDLc_limit = 3962 
rwq = 0 
CCDLc_limit_alone = 3329 
WTRc_limit_alone = 952 
RTWc_limit_alone = 3218 

Commands details: 
total_CMD = 509644 
n_nop = 499185 
Read = 6466 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 1224 
n_pre = 1208 
n_ref = 0 
n_req = 7770 
total_req = 8044 

Dual Bus Interface Util: 
issued_total_row = 2432 
issued_total_col = 8044 
Row_Bus_Util =  0.004772 
CoL_Bus_Util = 0.015784 
Either_Row_CoL_Bus_Util = 0.020522 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001625 
queue_avg = 0.197985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.197985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=500842 n_act=932 n_pre=916 n_ref_event=0 n_req=6760 n_rd=5658 n_rd_L2_A=0 n_write=0 n_wr_bk=1302 bw_util=0.02731
n_activity=51488 dram_eff=0.2704
bk0: 488a 506739i bk1: 478a 506782i bk2: 424a 506415i bk3: 420a 506942i bk4: 354a 507041i bk5: 376a 506945i bk6: 384a 506802i bk7: 384a 506932i bk8: 360a 507250i bk9: 384a 507065i bk10: 292a 507940i bk11: 296a 508022i bk12: 256a 508359i bk13: 256a 508016i bk14: 250a 508290i bk15: 256a 508363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864349
Row_Buffer_Locality_read = 0.924355
Row_Buffer_Locality_write = 0.556261
Bank_Level_Parallism = 1.244684
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.022708
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027313 
total_CMD = 509644 
util_bw = 13920 
Wasted_Col = 11689 
Wasted_Row = 11108 
Idle = 472927 

BW Util Bottlenecks: 
RCDc_limit = 4823 
RCDWRc_limit = 3068 
WTRc_limit = 716 
RTWc_limit = 2591 
CCDLc_limit = 2806 
rwq = 0 
CCDLc_limit_alone = 2566 
WTRc_limit_alone = 696 
RTWc_limit_alone = 2371 

Commands details: 
total_CMD = 509644 
n_nop = 500842 
Read = 5658 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302 
n_act = 932 
n_pre = 916 
n_ref = 0 
n_req = 6760 
total_req = 6960 

Dual Bus Interface Util: 
issued_total_row = 1848 
issued_total_col = 6960 
Row_Bus_Util =  0.003626 
CoL_Bus_Util = 0.013657 
Either_Row_CoL_Bus_Util = 0.017271 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000682 
queue_avg = 0.190990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.19099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 165519 -   mf: uid=698034, sid4294967295:w4294967295, part=4, addr=0xc0047880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165419), 
Ready @ 165530 -   mf: uid=698037, sid4294967295:w4294967295, part=4, addr=0xc0077880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165430), 
Ready @ 165543 -   mf: uid=698041, sid4294967295:w4294967295, part=4, addr=0xc00a7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165443), 
Ready @ 165559 -   mf: uid=698049, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165459), 
Ready @ 165562 -   mf: uid=698050, sid4294967295:w4294967295, part=4, addr=0xc00d7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165462), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=499239 n_act=1201 n_pre=1185 n_ref_event=463904 n_req=7752 n_rd=6448 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.0315
n_activity=61956 dram_eff=0.2592
bk0: 600a 505203i bk1: 464a 506617i bk2: 540a 505828i bk3: 424a 506441i bk4: 498a 505703i bk5: 368a 507132i bk6: 488a 506067i bk7: 374a 506822i bk8: 452a 506035i bk9: 378a 506933i bk10: 384a 507049i bk11: 284a 507971i bk12: 350a 506861i bk13: 254a 507854i bk14: 334a 507605i bk15: 256a 508320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847007
Row_Buffer_Locality_read = 0.912841
Row_Buffer_Locality_write = 0.521472
Bank_Level_Parallism = 1.273781
Bank_Level_Parallism_Col = 1.198650
Bank_Level_Parallism_Ready = 1.030653
write_to_read_ratio_blp_rw_average = 0.345708
GrpLevelPara = 1.115551 

BW Util details:
bwutil = 0.031504 
total_CMD = 509644 
util_bw = 16055 
Wasted_Col = 14996 
Wasted_Row = 12994 
Idle = 465599 

BW Util Bottlenecks: 
RCDc_limit = 6227 
RCDWRc_limit = 3798 
WTRc_limit = 1061 
RTWc_limit = 3698 
CCDLc_limit = 3905 
rwq = 0 
CCDLc_limit_alone = 3306 
WTRc_limit_alone = 1014 
RTWc_limit_alone = 3146 

Commands details: 
total_CMD = 509644 
n_nop = 499239 
Read = 6448 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 1201 
n_pre = 1185 
n_ref = 463904 
n_req = 7752 
total_req = 8028 

Dual Bus Interface Util: 
issued_total_row = 2386 
issued_total_col = 8028 
Row_Bus_Util =  0.004682 
CoL_Bus_Util = 0.015752 
Either_Row_CoL_Bus_Util = 0.020416 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000865 
queue_avg = 0.205467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.205467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509644 n_nop=501058 n_act=840 n_pre=824 n_ref_event=0 n_req=6727 n_rd=5630 n_rd_L2_A=0 n_write=0 n_wr_bk=1295 bw_util=0.02718
n_activity=49929 dram_eff=0.2774
bk0: 476a 507299i bk1: 480a 507327i bk2: 418a 506783i bk3: 410a 506796i bk4: 374a 507148i bk5: 356a 507378i bk6: 384a 507128i bk7: 384a 506652i bk8: 384a 507295i bk9: 364a 507207i bk10: 296a 508120i bk11: 284a 507872i bk12: 256a 507786i bk13: 256a 508068i bk14: 256a 508586i bk15: 252a 508345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877360
Row_Buffer_Locality_read = 0.932682
Row_Buffer_Locality_write = 0.593437
Bank_Level_Parallism = 1.265235
Bank_Level_Parallism_Col = 1.187944
Bank_Level_Parallism_Ready = 1.028358
write_to_read_ratio_blp_rw_average = 0.367315
GrpLevelPara = 1.166854 

BW Util details:
bwutil = 0.027176 
total_CMD = 509644 
util_bw = 13850 
Wasted_Col = 11688 
Wasted_Row = 9226 
Idle = 474880 

BW Util Bottlenecks: 
RCDc_limit = 4338 
RCDWRc_limit = 2786 
WTRc_limit = 852 
RTWc_limit = 3569 
CCDLc_limit = 2553 
rwq = 0 
CCDLc_limit_alone = 2340 
WTRc_limit_alone = 833 
RTWc_limit_alone = 3375 

Commands details: 
total_CMD = 509644 
n_nop = 501058 
Read = 5630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 6727 
total_req = 6925 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 6925 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.013588 
Either_Row_CoL_Bus_Util = 0.016847 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000349 
queue_avg = 0.165470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.16547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24352, Miss = 4886, Miss_rate = 0.201, Pending_hits = 1445, Reservation_fails = 1333
L2_cache_bank[1]: Access = 13964, Miss = 3572, Miss_rate = 0.256, Pending_hits = 1090, Reservation_fails = 995
L2_cache_bank[2]: Access = 13600, Miss = 3590, Miss_rate = 0.264, Pending_hits = 977, Reservation_fails = 919
L2_cache_bank[3]: Access = 13832, Miss = 3572, Miss_rate = 0.258, Pending_hits = 937, Reservation_fails = 1197
L2_cache_bank[4]: Access = 13724, Miss = 3590, Miss_rate = 0.262, Pending_hits = 1085, Reservation_fails = 911
L2_cache_bank[5]: Access = 24122, Miss = 4846, Miss_rate = 0.201, Pending_hits = 1469, Reservation_fails = 1570
L2_cache_bank[6]: Access = 13640, Miss = 3590, Miss_rate = 0.263, Pending_hits = 926, Reservation_fails = 907
L2_cache_bank[7]: Access = 13288, Miss = 3574, Miss_rate = 0.269, Pending_hits = 975, Reservation_fails = 1021
L2_cache_bank[8]: Access = 24150, Miss = 4844, Miss_rate = 0.201, Pending_hits = 1462, Reservation_fails = 1210
L2_cache_bank[9]: Access = 13372, Miss = 3570, Miss_rate = 0.267, Pending_hits = 1103, Reservation_fails = 994
L2_cache_bank[10]: Access = 13668, Miss = 3572, Miss_rate = 0.261, Pending_hits = 985, Reservation_fails = 910
L2_cache_bank[11]: Access = 13208, Miss = 3566, Miss_rate = 0.270, Pending_hits = 936, Reservation_fails = 899
L2_total_cache_accesses = 194920
L2_total_cache_misses = 46772
L2_total_cache_miss_rate = 0.2400
L2_total_cache_pending_hits = 13390
L2_total_cache_reservation_fails = 12866
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 930
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7200
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 300
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 900
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7200
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=194920
icnt_total_pkts_simt_to_mem=74683
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.92279
	minimum = 5
	maximum = 74
Network latency average = 5.90147
	minimum = 5
	maximum = 73
Slowest packet = 251633
Flit latency average = 6.49618
	minimum = 5
	maximum = 72
Slowest flit = 268857
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148605
	minimum = 0.00600411 (at node 7)
	maximum = 0.0514325 (at node 15)
Accepted packet rate average = 0.0148605
	minimum = 0.00477039 (at node 17)
	maximum = 0.0207265 (at node 0)
Injected flit rate average = 0.0158048
	minimum = 0.00770391 (at node 7)
	maximum = 0.0514325 (at node 15)
Accepted flit rate average= 0.0158048
	minimum = 0.00586703 (at node 17)
	maximum = 0.0207265 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2722 (5 samples)
	minimum = 5 (5 samples)
	maximum = 88 (5 samples)
Network latency average = 13.5913 (5 samples)
	minimum = 5 (5 samples)
	maximum = 82.2 (5 samples)
Flit latency average = 13.2746 (5 samples)
	minimum = 5 (5 samples)
	maximum = 81.6 (5 samples)
Fragmentation average = 0.000573617 (5 samples)
	minimum = 0 (5 samples)
	maximum = 32.4 (5 samples)
Injected packet rate average = 0.0518759 (5 samples)
	minimum = 0.0204127 (5 samples)
	maximum = 0.135667 (5 samples)
Accepted packet rate average = 0.0518759 (5 samples)
	minimum = 0.0221881 (5 samples)
	maximum = 0.0768622 (5 samples)
Injected flit rate average = 0.0554314 (5 samples)
	minimum = 0.0266926 (5 samples)
	maximum = 0.135868 (5 samples)
Accepted flit rate average = 0.0554314 (5 samples)
	minimum = 0.0299588 (5 samples)
	maximum = 0.0768622 (5 samples)
Injected packet size average = 1.06854 (5 samples)
Accepted packet size average = 1.06854 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 39 sec (279 sec)
gpgpu_simulation_rate = 86450 (inst/sec)
gpgpu_simulation_rate = 593 (cycle/sec)
gpgpu_silicon_slowdown = 505902x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
kernel_stream_id = 104275143917232
gpu_sim_cycle = 33966
gpu_sim_insn = 21427200
gpu_ipc =     630.8426
gpu_tot_sim_cycle = 199439
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     228.3752
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.8076% 
gpu_tot_occupancy = 40.4537% 
max_total_param_size = 0
gpu_stall_dramfull = 13491
gpu_stall_icnt2sh    = 53306
partiton_level_parallism =       1.3969
partiton_level_parallism_total  =       0.5256
partiton_level_parallism_util =       1.9105
partiton_level_parallism_util_total  =       1.8255
L2_BW  =      45.5021 GB/Sec
L2_BW_total  =      17.1318 GB/Sec
gpu_total_sim_rate=93143

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8273
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4678
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4882, Miss_rate = 0.580, Pending_hits = 530, Reservation_fails = 1661
	L1D_cache_core[1]: Access = 8203, Miss = 4773, Miss_rate = 0.582, Pending_hits = 613, Reservation_fails = 1699
	L1D_cache_core[2]: Access = 8252, Miss = 4842, Miss_rate = 0.587, Pending_hits = 517, Reservation_fails = 1866
	L1D_cache_core[3]: Access = 8316, Miss = 4805, Miss_rate = 0.578, Pending_hits = 568, Reservation_fails = 518
	L1D_cache_core[4]: Access = 8060, Miss = 4622, Miss_rate = 0.573, Pending_hits = 617, Reservation_fails = 3164
	L1D_cache_core[5]: Access = 8188, Miss = 4908, Miss_rate = 0.599, Pending_hits = 551, Reservation_fails = 2624
	L1D_cache_core[6]: Access = 8380, Miss = 4931, Miss_rate = 0.588, Pending_hits = 472, Reservation_fails = 1495
	L1D_cache_core[7]: Access = 8347, Miss = 4733, Miss_rate = 0.567, Pending_hits = 659, Reservation_fails = 2175
	L1D_cache_core[8]: Access = 8252, Miss = 4972, Miss_rate = 0.603, Pending_hits = 492, Reservation_fails = 1765
	L1D_cache_core[9]: Access = 8188, Miss = 4821, Miss_rate = 0.589, Pending_hits = 618, Reservation_fails = 3104
	L1D_cache_core[10]: Access = 8380, Miss = 4848, Miss_rate = 0.579, Pending_hits = 607, Reservation_fails = 1798
	L1D_cache_core[11]: Access = 8316, Miss = 4786, Miss_rate = 0.576, Pending_hits = 510, Reservation_fails = 1625
	L1D_cache_core[12]: Access = 7996, Miss = 4690, Miss_rate = 0.587, Pending_hits = 594, Reservation_fails = 2139
	L1D_cache_core[13]: Access = 8444, Miss = 4935, Miss_rate = 0.584, Pending_hits = 689, Reservation_fails = 1915
	L1D_cache_core[14]: Access = 8252, Miss = 4970, Miss_rate = 0.602, Pending_hits = 521, Reservation_fails = 3009
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72518
	L1D_total_cache_miss_rate = 0.5849
	L1D_total_cache_pending_hits = 8558
	L1D_total_cache_reservation_fails = 30557
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4263
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21600
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 336556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1844
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2550
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1769
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 338400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13646
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2550
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 77067
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70610
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 2843
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2843
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289655	W0_Idle:1137082	W0_Scoreboard:1400201	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 564880 {8:70610,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11297600 {40:282440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 60 
mrq_lat_table:46878 	3411 	13629 	9791 	8679 	831 	386 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	214240 	122242 	9238 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2317 	157 	52 	94493 	4071 	3158 	583 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33054 	48651 	50616 	65189 	114678 	33676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	190 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       128        67       137       121       128 
dram[1]:        88        88       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        86       139        55       128       124       135        65       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80        59       125       128        85       128       108       128        71       138       127       128        72       136       121       128 
dram[5]:        88        64       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     21994     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     21848     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     21973     32851     24375     20694     25575     16506 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     21875     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21972     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22153     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  5.563536  6.787879  6.685534  6.493333  6.058139  6.585034  6.848684  6.666667  6.111111  6.577181  7.615385  8.292135  6.828571  8.151898  9.266666  8.087500 
dram[1]:  7.272000  6.932331  6.625850  6.050000  6.825175  6.652778  6.800000  6.188679  7.220588  6.496644  7.359223  7.978261  9.098592  9.701492  8.693334  8.415585 
dram[2]:  7.087302  5.638889  6.816901  6.120690  6.554054  6.075582  6.177215  6.594937  6.680272  6.085889  8.894117  7.623763  7.913580  6.828571  7.726191  9.547945 
dram[3]:  6.772059  6.722628  5.963190  6.520000  6.209150  6.189873  6.604027  6.457516  6.666667  7.028572  7.600000  8.292135  9.701492  8.640000  7.783133  8.904110 
dram[4]:  5.798851  6.915385  6.385542  6.736111  6.220238  6.978417  6.979866  7.072464  6.320513  6.392157  7.475728  7.765957  7.391753  7.890244  9.520548  8.307693 
dram[5]:  7.450819  9.346939  6.825175  7.446154  6.936170  7.555555  7.763780  6.813793  7.671875  7.590551 10.542857  8.021739 10.269841  9.434783 12.705882 10.622951 
average row locality = 83624/11813 = 7.078981
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       220       225       263       273       274       288       275       288       272       288       200       200       165       173       158       172 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       175       175       178       175 
dram[2]:       224       225       270       266       288       276       288       276       288       272       208       192       172       170       175       155 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       175       178       178       175 
dram[4]:       223       229       263       273       278       288       274       288       272       288       192       200       163       175       157       173 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       176       177       173       177 
total dram writes = 22715
bank skew: 288/155 = 1.86
chip skew: 3838/3734 = 1.03
average mf latency per bank:
dram[0]:      13999      7209      8681      3181      7001      1787      6246      1725      5726      1692      5969      1946      6316      1852      7419      1850
dram[1]:       6902      6942      3521      3167      1710      1763      1739      1665      1655      1613      1848      1781      1803      1740      1706      1822
dram[2]:       7123     11939      3472      7858      1764      6549      1682      6059      1688      5091      1865      6103      1881      5847      1747      7148
dram[3]:       6929      6604      3398      3150      1648      1670      1649      1801      1680      1623      1748      1930      1851      1790      1780      1721
dram[4]:      13840      6860      8928      3149      7189      1688      6517      1692      5658      1665      6360      1881      6825      1854      7847      1836
dram[5]:       6780      6817      3204      3220      1721      1693      1795      1686      1594      1606      1896      1784      1788      1794      1748      1808
maximum mf latency per bank:
dram[0]:        628       427       955       421      1016       445       991       408       698       459       628       397       620       385       610       397
dram[1]:        429       474       421       450       418       450       389       386       368       401       476       426       389       347       342       394
dram[2]:        414       690       437      1026       413      1078       378       954       453       675       390       598       397       632       358       612
dram[3]:        472       416       444       421       395       412       368       419       431       406       394       494       407       404       396       361
dram[4]:        678       374      1012       451      1073       473      1005       401       711       451       587       417       659       413       621       407
dram[5]:        411       453       387       450       443       446       428       378       328       397       482       397       434       373       357       370
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 199469 -   mf: uid=1290727, sid4294967295:w4294967295, part=0, addr=0xc00b1700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199369), 
Ready @ 199481 -   mf: uid=1290729, sid4294967295:w4294967295, part=0, addr=0xc00b4700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199381), 
Ready @ 199490 -   mf: uid=1290730, sid4294967295:w4294967295, part=0, addr=0xc00b5f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199390), 
Ready @ 199505 -   mf: uid=1290735, sid4294967295:w4294967295, part=0, addr=0xc00b7700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199405), 
Ready @ 199514 -   mf: uid=1290736, sid4294967295:w4294967295, part=0, addr=0xc00b2f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199414), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=595132 n_act=2094 n_pre=2078 n_ref_event=0 n_req=14174 n_rd=11248 n_rd_L2_A=0 n_write=0 n_wr_bk=3734 bw_util=0.04878
n_activity=111166 dram_eff=0.2695
bk0: 836a 607006i bk1: 718a 607776i bk2: 856a 607436i bk3: 760a 607603i bk4: 826a 607045i bk5: 744a 607378i bk6: 828a 607091i bk7: 756a 607346i bk8: 782a 607095i bk9: 756a 607149i bk10: 636a 608743i bk11: 580a 609568i bk12: 584a 609855i bk13: 508a 610138i bk14: 566a 610220i bk15: 512a 610612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853041
Row_Buffer_Locality_read = 0.917052
Row_Buffer_Locality_write = 0.606972
Bank_Level_Parallism = 1.373741
Bank_Level_Parallism_Col = 1.327502
Bank_Level_Parallism_Ready = 1.051389
write_to_read_ratio_blp_rw_average = 0.444676
GrpLevelPara = 1.184295 

BW Util details:
bwutil = 0.048781 
total_CMD = 614257 
util_bw = 29964 
Wasted_Col = 30303 
Wasted_Row = 22503 
Idle = 531487 

BW Util Bottlenecks: 
RCDc_limit = 9968 
RCDWRc_limit = 6913 
WTRc_limit = 2672 
RTWc_limit = 12641 
CCDLc_limit = 8438 
rwq = 0 
CCDLc_limit_alone = 6251 
WTRc_limit_alone = 2481 
RTWc_limit_alone = 10645 

Commands details: 
total_CMD = 614257 
n_nop = 595132 
Read = 11248 
Write = 0 
L2_Alloc = 0 
L2_WB = 3734 
n_act = 2094 
n_pre = 2078 
n_ref = 0 
n_req = 14174 
total_req = 14982 

Dual Bus Interface Util: 
issued_total_row = 4172 
issued_total_col = 14982 
Row_Bus_Util =  0.006792 
CoL_Bus_Util = 0.024390 
Either_Row_CoL_Bus_Util = 0.031135 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001516 
queue_avg = 0.384396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=595871 n_act=1940 n_pre=1924 n_ref_event=0 n_req=13715 n_rd=10714 n_rd_L2_A=0 n_write=0 n_wr_bk=3831 bw_util=0.04736
n_activity=103283 dram_eff=0.2817
bk0: 732a 608728i bk1: 744a 608081i bk2: 762a 607763i bk3: 754a 606953i bk4: 752a 607146i bk5: 734a 607119i bk6: 762a 607216i bk7: 760a 607242i bk8: 758a 607645i bk9: 744a 607286i bk10: 594a 608872i bk11: 576a 609387i bk12: 508a 610285i bk13: 512a 610772i bk14: 512a 610525i bk15: 510a 610208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859570
Row_Buffer_Locality_read = 0.922345
Row_Buffer_Locality_write = 0.635455
Bank_Level_Parallism = 1.413760
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.051696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047358 
total_CMD = 614257 
util_bw = 29090 
Wasted_Col = 28111 
Wasted_Row = 20559 
Idle = 536497 

BW Util Bottlenecks: 
RCDc_limit = 9099 
RCDWRc_limit = 6483 
WTRc_limit = 3092 
RTWc_limit = 11530 
CCDLc_limit = 7918 
rwq = 0 
CCDLc_limit_alone = 5845 
WTRc_limit_alone = 2840 
RTWc_limit_alone = 9709 

Commands details: 
total_CMD = 614257 
n_nop = 595871 
Read = 10714 
Write = 0 
L2_Alloc = 0 
L2_WB = 3831 
n_act = 1940 
n_pre = 1924 
n_ref = 0 
n_req = 13715 
total_req = 14545 

Dual Bus Interface Util: 
issued_total_row = 3864 
issued_total_col = 14545 
Row_Bus_Util =  0.006291 
CoL_Bus_Util = 0.023679 
Either_Row_CoL_Bus_Util = 0.029932 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001251 
queue_avg = 0.387286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 199460 -   mf: uid=1290725, sid4294967295:w4294967295, part=2, addr=0xc00b0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199360), 
Ready @ 199467 -   mf: uid=1290726, sid4294967295:w4294967295, part=2, addr=0xc00b1f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199367), 
Ready @ 199479 -   mf: uid=1290728, sid4294967295:w4294967295, part=2, addr=0xc00b4f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199379), 
Ready @ 199496 -   mf: uid=1290733, sid4294967295:w4294967295, part=2, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199396), 
Ready @ 199503 -   mf: uid=1290734, sid4294967295:w4294967295, part=2, addr=0xc00b7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199403), 
Ready @ 199520 -   mf: uid=1290739, sid4294967295:w4294967295, part=2, addr=0xc00b3700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199420), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=595095 n_act=2110 n_pre=2094 n_ref_event=0 n_req=14178 n_rd=11248 n_rd_L2_A=0 n_write=0 n_wr_bk=3745 bw_util=0.04882
n_activity=110074 dram_eff=0.2724
bk0: 716a 608257i bk1: 840a 607503i bk2: 756a 607540i bk3: 856a 606852i bk4: 746a 607238i bk5: 828a 606553i bk6: 752a 607113i bk7: 828a 607434i bk8: 758a 607385i bk9: 784a 607185i bk10: 592a 609614i bk11: 620a 609333i bk12: 506a 610073i bk13: 584a 609742i bk14: 512a 610504i bk15: 570a 610499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852095
Row_Buffer_Locality_read = 0.916341
Row_Buffer_Locality_write = 0.605461
Bank_Level_Parallism = 1.379671
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056470
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048817 
total_CMD = 614257 
util_bw = 29986 
Wasted_Col = 30219 
Wasted_Row = 21661 
Idle = 532391 

BW Util Bottlenecks: 
RCDc_limit = 10143 
RCDWRc_limit = 6898 
WTRc_limit = 2816 
RTWc_limit = 12213 
CCDLc_limit = 8391 
rwq = 0 
CCDLc_limit_alone = 6161 
WTRc_limit_alone = 2625 
RTWc_limit_alone = 10174 

Commands details: 
total_CMD = 614257 
n_nop = 595095 
Read = 11248 
Write = 0 
L2_Alloc = 0 
L2_WB = 3745 
n_act = 2110 
n_pre = 2094 
n_ref = 0 
n_req = 14178 
total_req = 14993 

Dual Bus Interface Util: 
issued_total_row = 4204 
issued_total_col = 14993 
Row_Bus_Util =  0.006844 
CoL_Bus_Util = 0.024408 
Either_Row_CoL_Bus_Util = 0.031195 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001827 
queue_avg = 0.370633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370633
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=595767 n_act=1985 n_pre=1969 n_ref_event=0 n_req=13728 n_rd=10722 n_rd_L2_A=0 n_write=0 n_wr_bk=3838 bw_util=0.04741
n_activity=104069 dram_eff=0.2798
bk0: 744a 607796i bk1: 740a 607891i bk2: 760a 606925i bk3: 764a 607294i bk4: 726a 606982i bk5: 754a 606555i bk6: 760a 607238i bk7: 764a 607116i bk8: 736a 607383i bk9: 760a 607487i bk10: 596a 609063i bk11: 580a 609300i bk12: 512a 610666i bk13: 508a 610499i bk14: 506a 610336i bk15: 512a 610756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856498
Row_Buffer_Locality_read = 0.920817
Row_Buffer_Locality_write = 0.627079
Bank_Level_Parallism = 1.414931
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.048767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047407 
total_CMD = 614257 
util_bw = 29120 
Wasted_Col = 28685 
Wasted_Row = 21238 
Idle = 535214 

BW Util Bottlenecks: 
RCDc_limit = 9238 
RCDWRc_limit = 6634 
WTRc_limit = 2987 
RTWc_limit = 12754 
CCDLc_limit = 8103 
rwq = 0 
CCDLc_limit_alone = 5855 
WTRc_limit_alone = 2762 
RTWc_limit_alone = 10731 

Commands details: 
total_CMD = 614257 
n_nop = 595767 
Read = 10722 
Write = 0 
L2_Alloc = 0 
L2_WB = 3838 
n_act = 1985 
n_pre = 1969 
n_ref = 0 
n_req = 13728 
total_req = 14560 

Dual Bus Interface Util: 
issued_total_row = 3954 
issued_total_col = 14560 
Row_Bus_Util =  0.006437 
CoL_Bus_Util = 0.023703 
Either_Row_CoL_Bus_Util = 0.030101 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001298 
queue_avg = 0.379724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 199458 -   mf: uid=1290724, sid4294967295:w4294967295, part=4, addr=0xc00b0f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199358), 
Ready @ 199492 -   mf: uid=1290731, sid4294967295:w4294967295, part=4, addr=0xc00b5700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199392), 
Ready @ 199495 -   mf: uid=1290732, sid4294967295:w4294967295, part=4, addr=0xc00b6f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199395), 
Ready @ 199516 -   mf: uid=1290737, sid4294967295:w4294967295, part=4, addr=0xc00b2700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199416), 
Ready @ 199519 -   mf: uid=1290738, sid4294967295:w4294967295, part=4, addr=0xc00b3f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (199419), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=595226 n_act=2059 n_pre=2043 n_ref_event=463904 n_req=14140 n_rd=11214 n_rd_L2_A=0 n_write=0 n_wr_bk=3736 bw_util=0.04868
n_activity=109592 dram_eff=0.2728
bk0: 836a 607400i bk1: 718a 607696i bk2: 852a 607260i bk3: 756a 607373i bk4: 826a 606617i bk5: 746a 607507i bk6: 828a 607586i bk7: 752a 607460i bk8: 778a 607207i bk9: 754a 607221i bk10: 620a 609117i bk11: 572a 609221i bk12: 586a 609837i bk13: 510a 610080i bk14: 568a 610340i bk15: 512a 610559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855446
Row_Buffer_Locality_read = 0.919565
Row_Buffer_Locality_write = 0.609706
Bank_Level_Parallism = 1.394295
Bank_Level_Parallism_Col = 1.354278
Bank_Level_Parallism_Ready = 1.048969
write_to_read_ratio_blp_rw_average = 0.445367
GrpLevelPara = 1.203031 

BW Util details:
bwutil = 0.048677 
total_CMD = 614257 
util_bw = 29900 
Wasted_Col = 29767 
Wasted_Row = 21648 
Idle = 532942 

BW Util Bottlenecks: 
RCDc_limit = 9852 
RCDWRc_limit = 6744 
WTRc_limit = 2936 
RTWc_limit = 12981 
CCDLc_limit = 8240 
rwq = 0 
CCDLc_limit_alone = 5995 
WTRc_limit_alone = 2712 
RTWc_limit_alone = 10960 

Commands details: 
total_CMD = 614257 
n_nop = 595226 
Read = 11214 
Write = 0 
L2_Alloc = 0 
L2_WB = 3736 
n_act = 2059 
n_pre = 2043 
n_ref = 463904 
n_req = 14140 
total_req = 14950 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 14950 
Row_Bus_Util =  0.006678 
CoL_Bus_Util = 0.024338 
Either_Row_CoL_Bus_Util = 0.030982 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001103 
queue_avg = 0.377596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614257 n_nop=596351 n_act=1708 n_pre=1692 n_ref_event=0 n_req=13689 n_rd=10688 n_rd_L2_A=0 n_write=0 n_wr_bk=3831 bw_util=0.04727
n_activity=100251 dram_eff=0.2897
bk0: 732a 608293i bk1: 736a 609102i bk2: 762a 607452i bk3: 754a 607518i bk4: 754a 607102i bk5: 728a 607267i bk6: 762a 607417i bk7: 764a 607234i bk8: 758a 607618i bk9: 740a 607718i bk10: 578a 609525i bk11: 580a 609262i bk12: 508a 610613i bk13: 512a 610467i bk14: 512a 611050i bk15: 508a 610772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876324
Row_Buffer_Locality_read = 0.933570
Row_Buffer_Locality_write = 0.672442
Bank_Level_Parallism = 1.442423
Bank_Level_Parallism_Col = 1.402877
Bank_Level_Parallism_Ready = 1.060344
write_to_read_ratio_blp_rw_average = 0.492799
GrpLevelPara = 1.274656 

BW Util details:
bwutil = 0.047273 
total_CMD = 614257 
util_bw = 29038 
Wasted_Col = 28161 
Wasted_Row = 17187 
Idle = 539871 

BW Util Bottlenecks: 
RCDc_limit = 7842 
RCDWRc_limit = 5812 
WTRc_limit = 3355 
RTWc_limit = 15231 
CCDLc_limit = 7251 
rwq = 0 
CCDLc_limit_alone = 5240 
WTRc_limit_alone = 3111 
RTWc_limit_alone = 13464 

Commands details: 
total_CMD = 614257 
n_nop = 596351 
Read = 10688 
Write = 0 
L2_Alloc = 0 
L2_WB = 3831 
n_act = 1708 
n_pre = 1692 
n_ref = 0 
n_req = 13689 
total_req = 14519 

Dual Bus Interface Util: 
issued_total_row = 3400 
issued_total_col = 14519 
Row_Bus_Util =  0.005535 
CoL_Bus_Util = 0.023637 
Either_Row_CoL_Bus_Util = 0.029151 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000726 
queue_avg = 0.338489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43072, Miss = 7764, Miss_rate = 0.180, Pending_hits = 2453, Reservation_fails = 1451
L2_cache_bank[1]: Access = 25392, Miss = 6772, Miss_rate = 0.267, Pending_hits = 1948, Reservation_fails = 1048
L2_cache_bank[2]: Access = 25440, Miss = 6790, Miss_rate = 0.267, Pending_hits = 1788, Reservation_fails = 961
L2_cache_bank[3]: Access = 25240, Miss = 6772, Miss_rate = 0.268, Pending_hits = 1731, Reservation_fails = 1238
L2_cache_bank[4]: Access = 25532, Miss = 6790, Miss_rate = 0.266, Pending_hits = 1907, Reservation_fails = 946
L2_cache_bank[5]: Access = 42822, Miss = 7750, Miss_rate = 0.181, Pending_hits = 2526, Reservation_fails = 1878
L2_cache_bank[6]: Access = 25428, Miss = 6790, Miss_rate = 0.267, Pending_hits = 1734, Reservation_fails = 958
L2_cache_bank[7]: Access = 25200, Miss = 6782, Miss_rate = 0.269, Pending_hits = 1833, Reservation_fails = 1063
L2_cache_bank[8]: Access = 42494, Miss = 7732, Miss_rate = 0.182, Pending_hits = 2530, Reservation_fails = 1329
L2_cache_bank[9]: Access = 25208, Miss = 6774, Miss_rate = 0.269, Pending_hits = 1920, Reservation_fails = 1060
L2_cache_bank[10]: Access = 25104, Miss = 6772, Miss_rate = 0.270, Pending_hits = 1805, Reservation_fails = 952
L2_cache_bank[11]: Access = 24980, Miss = 6766, Miss_rate = 0.271, Pending_hits = 1707, Reservation_fails = 946
L2_total_cache_accesses = 355912
L2_total_cache_misses = 84254
L2_total_cache_miss_rate = 0.2367
L2_total_cache_pending_hits = 23882
L2_total_cache_reservation_fails = 13830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10017
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 233
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 187
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 47
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 446
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 331
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 187
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=355912
icnt_total_pkts_simt_to_mem=136531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.6973
	minimum = 5
	maximum = 283
Network latency average = 45.8954
	minimum = 5
	maximum = 283
Slowest packet = 272423
Flit latency average = 43.215
	minimum = 5
	maximum = 283
Slowest flit = 290912
Fragmentation average = 0.00144886
	minimum = 0
	maximum = 151
Injected packet rate average = 0.227286
	minimum = 0.0871754 (at node 12)
	maximum = 0.551139 (at node 15)
Accepted packet rate average = 0.227286
	minimum = 0.102809 (at node 18)
	maximum = 0.331272 (at node 8)
Injected flit rate average = 0.242988
	minimum = 0.114497 (at node 12)
	maximum = 0.551139 (at node 15)
Accepted flit rate average= 0.242988
	minimum = 0.140493 (at node 18)
	maximum = 0.331272 (at node 8)
Injected packet length average = 1.06908
Accepted packet length average = 1.06908
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0098 (6 samples)
	minimum = 5 (6 samples)
	maximum = 120.5 (6 samples)
Network latency average = 18.9754 (6 samples)
	minimum = 5 (6 samples)
	maximum = 115.667 (6 samples)
Flit latency average = 18.2646 (6 samples)
	minimum = 5 (6 samples)
	maximum = 115.167 (6 samples)
Fragmentation average = 0.000719491 (6 samples)
	minimum = 0 (6 samples)
	maximum = 52.1667 (6 samples)
Injected packet rate average = 0.0811109 (6 samples)
	minimum = 0.0315398 (6 samples)
	maximum = 0.204912 (6 samples)
Accepted packet rate average = 0.0811109 (6 samples)
	minimum = 0.0356249 (6 samples)
	maximum = 0.119264 (6 samples)
Injected flit rate average = 0.0866909 (6 samples)
	minimum = 0.0413266 (6 samples)
	maximum = 0.20508 (6 samples)
Accepted flit rate average = 0.0866909 (6 samples)
	minimum = 0.0483812 (6 samples)
	maximum = 0.119264 (6 samples)
Injected packet size average = 1.06879 (6 samples)
Accepted packet size average = 1.06879 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 9 sec (489 sec)
gpgpu_simulation_rate = 93143 (inst/sec)
gpgpu_simulation_rate = 407 (cycle/sec)
gpgpu_silicon_slowdown = 737100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 29694
gpu_sim_insn = 19880
gpu_ipc =       0.6695
gpu_tot_sim_cycle = 229133
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     198.8662
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.9300% 
max_total_param_size = 0
gpu_stall_dramfull = 13491
gpu_stall_icnt2sh    = 53306
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4577
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8249
L2_BW  =       0.0459 GB/Sec
L2_BW_total  =      14.9176 GB/Sec
gpu_total_sim_rate=85651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8285
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4678
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4882, Miss_rate = 0.580, Pending_hits = 530, Reservation_fails = 1661
	L1D_cache_core[1]: Access = 8203, Miss = 4773, Miss_rate = 0.582, Pending_hits = 613, Reservation_fails = 1699
	L1D_cache_core[2]: Access = 8252, Miss = 4842, Miss_rate = 0.587, Pending_hits = 517, Reservation_fails = 1866
	L1D_cache_core[3]: Access = 8316, Miss = 4805, Miss_rate = 0.578, Pending_hits = 568, Reservation_fails = 518
	L1D_cache_core[4]: Access = 8091, Miss = 4638, Miss_rate = 0.573, Pending_hits = 617, Reservation_fails = 3164
	L1D_cache_core[5]: Access = 8188, Miss = 4908, Miss_rate = 0.599, Pending_hits = 551, Reservation_fails = 2624
	L1D_cache_core[6]: Access = 8380, Miss = 4931, Miss_rate = 0.588, Pending_hits = 472, Reservation_fails = 1495
	L1D_cache_core[7]: Access = 8347, Miss = 4733, Miss_rate = 0.567, Pending_hits = 659, Reservation_fails = 2175
	L1D_cache_core[8]: Access = 8252, Miss = 4972, Miss_rate = 0.603, Pending_hits = 492, Reservation_fails = 1765
	L1D_cache_core[9]: Access = 8188, Miss = 4821, Miss_rate = 0.589, Pending_hits = 618, Reservation_fails = 3104
	L1D_cache_core[10]: Access = 8380, Miss = 4848, Miss_rate = 0.579, Pending_hits = 607, Reservation_fails = 1798
	L1D_cache_core[11]: Access = 8316, Miss = 4786, Miss_rate = 0.576, Pending_hits = 510, Reservation_fails = 1625
	L1D_cache_core[12]: Access = 7996, Miss = 4690, Miss_rate = 0.587, Pending_hits = 594, Reservation_fails = 2139
	L1D_cache_core[13]: Access = 8444, Miss = 4935, Miss_rate = 0.584, Pending_hits = 689, Reservation_fails = 1915
	L1D_cache_core[14]: Access = 8252, Miss = 4970, Miss_rate = 0.602, Pending_hits = 521, Reservation_fails = 3009
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72534
	L1D_total_cache_miss_rate = 0.5849
	L1D_total_cache_pending_hits = 8558
	L1D_total_cache_reservation_fails = 30557
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20985
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2331
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1126
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23316

Total_core_cache_fail_stats:
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 77571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70626
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 15176
gpgpu_n_l1cache_bkconflict = 2843
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2843
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289655	W0_Idle:1171849	W0_Scoreboard:1421871	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 565008 {8:70626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11300160 {40:282504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 60 
mrq_lat_table:47005 	3411 	13657 	9791 	8679 	831 	386 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	214334 	122242 	9238 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2329 	157 	52 	94524 	4071 	3158 	583 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33148 	48651 	50616 	65189 	114678 	33676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	204 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       128        67       137       121       128 
dram[1]:        88        88       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        86       139        55       128       124       135        65       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80        59       125       128        85       128       108       128        71       138       127       128        72       136       121       128 
dram[5]:        88        64       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     21994     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     21848     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     21973     32851     24375     20694     25575     16506 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     21875     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21972     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22153     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  5.576923  6.787879  6.768750  6.493333  6.058139  6.585034  6.848684  6.666667  6.111111  6.577181  7.590476  8.292135  6.773585  8.177216  9.266666  8.024692 
dram[1]:  7.277778  6.932331  6.625850  6.050000  6.825175  6.652778  6.800000  6.188679  7.220588  6.496644  7.359223  7.978261  9.000000  9.701492  8.693334  8.415585 
dram[2]:  7.094488  5.638889  6.816901  6.200000  6.554054  6.075582  6.177215  6.594937  6.680272  6.085889  8.894117  7.598039  7.878049  6.828571  7.670588  9.547945 
dram[3]:  6.781022  6.722628  5.963190  6.520000  6.209150  6.189873  6.604027  6.457516  6.666667  7.028572  7.600000  8.292135  9.588235  8.640000  7.783133  8.904110 
dram[4]:  5.811429  6.915385  6.491018  6.736111  6.220238  6.978417  6.979866  7.072464  6.320513  6.392157  7.461538  7.765957  7.336735  7.831326  9.520548  8.227848 
dram[5]:  7.455285  9.346939  6.825175  7.446154  6.936170  7.555555  7.763780  6.813793  7.671875  7.590551 10.542857  8.021739 10.140625  9.434783 12.705882 10.622951 
average row locality = 83779/11835 = 7.078918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       220       225       263       273       274       288       275       288       272       288       210       200       166       175       158       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       178       175       178       175 
dram[2]:       224       225       270       266       288       276       288       276       288       272       208       202       178       170       178       155 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       178       178       178       175 
dram[4]:       223       229       263       273       278       288       274       288       272       288       204       200       166       178       157       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       179       177       173       177 
total dram writes = 22779
bank skew: 288/155 = 1.86
chip skew: 3841/3750 = 1.02
average mf latency per bank:
dram[0]:      13999      7209      8704      3181      7001      1787      6246      1725      5726      1692      5685      1946      6278      1830      7419      1819
dram[1]:       6902      6942      3521      3167      1710      1763      1739      1665      1655      1613      1848      1781      1773      1740      1706      1822
dram[2]:       7123     11939      3472      7881      1764      6549      1682      6059      1688      5091      1865      5801      1818      5847      1718      7148
dram[3]:       6929      6604      3398      3150      1648      1670      1649      1801      1680      1623      1748      1930      1820      1790      1780      1721
dram[4]:      13840      6860      8955      3149      7189      1688      6517      1692      5658      1665      5986      1881      6702      1823      7847      1815
dram[5]:       6780      6817      3204      3220      1721      1693      1795      1686      1594      1606      1896      1784      1758      1794      1748      1808
maximum mf latency per bank:
dram[0]:        628       427       955       421      1016       445       991       408       698       459       628       397       620       385       610       397
dram[1]:        429       474       421       450       418       450       389       386       368       401       476       426       389       347       342       394
dram[2]:        414       690       437      1026       413      1078       378       954       453       675       390       598       397       632       358       612
dram[3]:        472       416       444       421       395       412       368       419       431       406       394       494       407       404       396       361
dram[4]:        678       374      1012       451      1073       473      1005       401       711       451       587       417       659       413       621       407
dram[5]:        411       453       387       450       443       446       428       378       328       397       482       397       434       373       357       370
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=686533 n_act=2099 n_pre=2083 n_ref_event=0 n_req=14213 n_rd=11276 n_rd_L2_A=0 n_write=0 n_wr_bk=3750 bw_util=0.04258
n_activity=111570 dram_eff=0.2694
bk0: 844a 698430i bk1: 718a 699229i bk2: 876a 698859i bk3: 760a 699055i bk4: 826a 698500i bk5: 744a 698833i bk6: 828a 698547i bk7: 756a 698802i bk8: 782a 698552i bk9: 756a 698606i bk10: 636a 700058i bk11: 580a 701024i bk12: 584a 701288i bk13: 508a 701590i bk14: 566a 701674i bk15: 512a 702047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853092
Row_Buffer_Locality_read = 0.917081
Row_Buffer_Locality_write = 0.607423
Bank_Level_Parallism = 1.373209
Bank_Level_Parallism_Col = 1.326866
Bank_Level_Parallism_Ready = 1.051240
write_to_read_ratio_blp_rw_average = 0.445704
GrpLevelPara = 1.183652 

BW Util details:
bwutil = 0.042584 
total_CMD = 705712 
util_bw = 30052 
Wasted_Col = 30425 
Wasted_Row = 22545 
Idle = 622690 

BW Util Bottlenecks: 
RCDc_limit = 9992 
RCDWRc_limit = 6933 
WTRc_limit = 2672 
RTWc_limit = 12724 
CCDLc_limit = 8465 
rwq = 0 
CCDLc_limit_alone = 6262 
WTRc_limit_alone = 2481 
RTWc_limit_alone = 10712 

Commands details: 
total_CMD = 705712 
n_nop = 686533 
Read = 11276 
Write = 0 
L2_Alloc = 0 
L2_WB = 3750 
n_act = 2099 
n_pre = 2083 
n_ref = 0 
n_req = 14213 
total_req = 15026 

Dual Bus Interface Util: 
issued_total_row = 4182 
issued_total_col = 15026 
Row_Bus_Util =  0.005926 
CoL_Bus_Util = 0.021292 
Either_Row_CoL_Bus_Util = 0.027177 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001512 
queue_avg = 0.334756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=687311 n_act=1942 n_pre=1926 n_ref_event=0 n_req=13725 n_rd=10722 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.04125
n_activity=103390 dram_eff=0.2816
bk0: 740a 700152i bk1: 744a 699534i bk2: 762a 699217i bk3: 754a 698407i bk4: 752a 698601i bk5: 734a 698574i bk6: 762a 698672i bk7: 760a 698698i bk8: 758a 699101i bk9: 744a 698742i bk10: 594a 700329i bk11: 576a 700844i bk12: 508a 701716i bk13: 512a 702225i bk14: 512a 701978i bk15: 510a 701661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859526
Row_Buffer_Locality_read = 0.922309
Row_Buffer_Locality_write = 0.635365
Bank_Level_Parallism = 1.413478
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.051657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041252 
total_CMD = 705712 
util_bw = 29112 
Wasted_Col = 28136 
Wasted_Row = 20575 
Idle = 627889 

BW Util Bottlenecks: 
RCDc_limit = 9111 
RCDWRc_limit = 6490 
WTRc_limit = 3094 
RTWc_limit = 11539 
CCDLc_limit = 7922 
rwq = 0 
CCDLc_limit_alone = 5849 
WTRc_limit_alone = 2842 
RTWc_limit_alone = 9718 

Commands details: 
total_CMD = 705712 
n_nop = 687311 
Read = 10722 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 1942 
n_pre = 1926 
n_ref = 0 
n_req = 13725 
total_req = 14556 

Dual Bus Interface Util: 
issued_total_row = 3868 
issued_total_col = 14556 
Row_Bus_Util =  0.005481 
CoL_Bus_Util = 0.020626 
Either_Row_CoL_Bus_Util = 0.026074 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001250 
queue_avg = 0.337177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337177
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=686493 n_act=2115 n_pre=2099 n_ref_event=0 n_req=14219 n_rd=11276 n_rd_L2_A=0 n_write=0 n_wr_bk=3764 bw_util=0.04262
n_activity=110500 dram_eff=0.2722
bk0: 724a 699680i bk1: 840a 698954i bk2: 756a 698993i bk3: 876a 698276i bk4: 746a 698691i bk5: 828a 698008i bk6: 752a 698568i bk7: 828a 698889i bk8: 758a 698841i bk9: 784a 698641i bk10: 592a 701072i bk11: 620a 700649i bk12: 506a 701505i bk13: 584a 701196i bk14: 512a 701938i bk15: 570a 701952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852170
Row_Buffer_Locality_read = 0.916371
Row_Buffer_Locality_write = 0.606184
Bank_Level_Parallism = 1.379109
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042624 
total_CMD = 705712 
util_bw = 30080 
Wasted_Col = 30342 
Wasted_Row = 21701 
Idle = 623589 

BW Util Bottlenecks: 
RCDc_limit = 10167 
RCDWRc_limit = 6918 
WTRc_limit = 2818 
RTWc_limit = 12296 
CCDLc_limit = 8419 
rwq = 0 
CCDLc_limit_alone = 6173 
WTRc_limit_alone = 2627 
RTWc_limit_alone = 10241 

Commands details: 
total_CMD = 705712 
n_nop = 686493 
Read = 11276 
Write = 0 
L2_Alloc = 0 
L2_WB = 3764 
n_act = 2115 
n_pre = 2099 
n_ref = 0 
n_req = 14219 
total_req = 15040 

Dual Bus Interface Util: 
issued_total_row = 4214 
issued_total_col = 15040 
Row_Bus_Util =  0.005971 
CoL_Bus_Util = 0.021312 
Either_Row_CoL_Bus_Util = 0.027233 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001821 
queue_avg = 0.322763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322763
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=687207 n_act=1987 n_pre=1971 n_ref_event=0 n_req=13738 n_rd=10730 n_rd_L2_A=0 n_write=0 n_wr_bk=3841 bw_util=0.04129
n_activity=104177 dram_eff=0.2797
bk0: 752a 699220i bk1: 740a 699344i bk2: 760a 698379i bk3: 764a 698748i bk4: 726a 698437i bk5: 754a 698010i bk6: 760a 698694i bk7: 764a 698572i bk8: 736a 698839i bk9: 760a 698943i bk10: 596a 700520i bk11: 580a 700757i bk12: 512a 702097i bk13: 508a 701952i bk14: 506a 701789i bk15: 512a 702209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856457
Row_Buffer_Locality_read = 0.920783
Row_Buffer_Locality_write = 0.626995
Bank_Level_Parallism = 1.414653
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.048730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041294 
total_CMD = 705712 
util_bw = 29142 
Wasted_Col = 28710 
Wasted_Row = 21254 
Idle = 626606 

BW Util Bottlenecks: 
RCDc_limit = 9250 
RCDWRc_limit = 6641 
WTRc_limit = 2989 
RTWc_limit = 12763 
CCDLc_limit = 8107 
rwq = 0 
CCDLc_limit_alone = 5859 
WTRc_limit_alone = 2764 
RTWc_limit_alone = 10740 

Commands details: 
total_CMD = 705712 
n_nop = 687207 
Read = 10730 
Write = 0 
L2_Alloc = 0 
L2_WB = 3841 
n_act = 1987 
n_pre = 1971 
n_ref = 0 
n_req = 13738 
total_req = 14571 

Dual Bus Interface Util: 
issued_total_row = 3958 
issued_total_col = 14571 
Row_Bus_Util =  0.005609 
CoL_Bus_Util = 0.020647 
Either_Row_CoL_Bus_Util = 0.026222 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001297 
queue_avg = 0.330592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=686617 n_act=2065 n_pre=2049 n_ref_event=463904 n_req=14185 n_rd=11246 n_rd_L2_A=0 n_write=0 n_wr_bk=3756 bw_util=0.04252
n_activity=110075 dram_eff=0.2726
bk0: 844a 698821i bk1: 718a 699146i bk2: 876a 698682i bk3: 756a 698824i bk4: 826a 698071i bk5: 746a 698961i bk6: 828a 699043i bk7: 752a 698917i bk8: 778a 698665i bk9: 754a 698679i bk10: 620a 700410i bk11: 572a 700679i bk12: 586a 701268i bk13: 510a 701514i bk14: 568a 701792i bk15: 512a 701990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855481
Row_Buffer_Locality_read = 0.919616
Row_Buffer_Locality_write = 0.610071
Bank_Level_Parallism = 1.393466
Bank_Level_Parallism_Col = 1.353330
Bank_Level_Parallism_Ready = 1.048800
write_to_read_ratio_blp_rw_average = 0.446775
GrpLevelPara = 1.202163 

BW Util details:
bwutil = 0.042516 
total_CMD = 705712 
util_bw = 30004 
Wasted_Col = 29916 
Wasted_Row = 21700 
Idle = 624092 

BW Util Bottlenecks: 
RCDc_limit = 9876 
RCDWRc_limit = 6771 
WTRc_limit = 2938 
RTWc_limit = 13081 
CCDLc_limit = 8274 
rwq = 0 
CCDLc_limit_alone = 6009 
WTRc_limit_alone = 2714 
RTWc_limit_alone = 11040 

Commands details: 
total_CMD = 705712 
n_nop = 686617 
Read = 11246 
Write = 0 
L2_Alloc = 0 
L2_WB = 3756 
n_act = 2065 
n_pre = 2049 
n_ref = 463904 
n_req = 14185 
total_req = 15002 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 15002 
Row_Bus_Util =  0.005830 
CoL_Bus_Util = 0.021258 
Either_Row_CoL_Bus_Util = 0.027058 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001100 
queue_avg = 0.328834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705712 n_nop=687791 n_act=1710 n_pre=1694 n_ref_event=0 n_req=13699 n_rd=10696 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.04118
n_activity=100358 dram_eff=0.2896
bk0: 740a 699717i bk1: 736a 700554i bk2: 762a 698905i bk3: 754a 698972i bk4: 754a 698557i bk5: 728a 698722i bk6: 762a 698873i bk7: 764a 698690i bk8: 758a 699074i bk9: 740a 699174i bk10: 578a 700982i bk11: 580a 700719i bk12: 508a 702043i bk13: 512a 701920i bk14: 512a 702503i bk15: 508a 702226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876268
Row_Buffer_Locality_read = 0.933527
Row_Buffer_Locality_write = 0.672328
Bank_Level_Parallism = 1.442096
Bank_Level_Parallism_Col = 1.402567
Bank_Level_Parallism_Ready = 1.060299
write_to_read_ratio_blp_rw_average = 0.492696
GrpLevelPara = 1.274444 

BW Util details:
bwutil = 0.041178 
total_CMD = 705712 
util_bw = 29060 
Wasted_Col = 28187 
Wasted_Row = 17203 
Idle = 631262 

BW Util Bottlenecks: 
RCDc_limit = 7854 
RCDWRc_limit = 5819 
WTRc_limit = 3357 
RTWc_limit = 15241 
CCDLc_limit = 7256 
rwq = 0 
CCDLc_limit_alone = 5244 
WTRc_limit_alone = 3113 
RTWc_limit_alone = 13473 

Commands details: 
total_CMD = 705712 
n_nop = 687791 
Read = 10696 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 1710 
n_pre = 1694 
n_ref = 0 
n_req = 13699 
total_req = 14530 

Dual Bus Interface Util: 
issued_total_row = 3404 
issued_total_col = 14530 
Row_Bus_Util =  0.004823 
CoL_Bus_Util = 0.020589 
Either_Row_CoL_Bus_Util = 0.025394 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000725 
queue_avg = 0.294701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43110, Miss = 7792, Miss_rate = 0.181, Pending_hits = 2453, Reservation_fails = 1451
L2_cache_bank[1]: Access = 25392, Miss = 6772, Miss_rate = 0.267, Pending_hits = 1948, Reservation_fails = 1048
L2_cache_bank[2]: Access = 25448, Miss = 6798, Miss_rate = 0.267, Pending_hits = 1788, Reservation_fails = 961
L2_cache_bank[3]: Access = 25240, Miss = 6772, Miss_rate = 0.268, Pending_hits = 1731, Reservation_fails = 1238
L2_cache_bank[4]: Access = 25540, Miss = 6798, Miss_rate = 0.266, Pending_hits = 1907, Reservation_fails = 946
L2_cache_bank[5]: Access = 42852, Miss = 7770, Miss_rate = 0.181, Pending_hits = 2526, Reservation_fails = 1878
L2_cache_bank[6]: Access = 25436, Miss = 6798, Miss_rate = 0.267, Pending_hits = 1734, Reservation_fails = 958
L2_cache_bank[7]: Access = 25200, Miss = 6782, Miss_rate = 0.269, Pending_hits = 1833, Reservation_fails = 1063
L2_cache_bank[8]: Access = 42536, Miss = 7764, Miss_rate = 0.183, Pending_hits = 2530, Reservation_fails = 1329
L2_cache_bank[9]: Access = 25208, Miss = 6774, Miss_rate = 0.269, Pending_hits = 1920, Reservation_fails = 1060
L2_cache_bank[10]: Access = 25112, Miss = 6780, Miss_rate = 0.270, Pending_hits = 1805, Reservation_fails = 952
L2_cache_bank[11]: Access = 24980, Miss = 6766, Miss_rate = 0.271, Pending_hits = 1707, Reservation_fails = 946
L2_total_cache_accesses = 356054
L2_total_cache_misses = 84366
L2_total_cache_miss_rate = 0.2369
L2_total_cache_pending_hits = 23882
L2_total_cache_reservation_fails = 13830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 930
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7200
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 336
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 900
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1950
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7200
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=356054
icnt_total_pkts_simt_to_mem=136589
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 460882
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 492443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230749
	minimum = 0 (at node 0)
	maximum = 0.0014481 (at node 4)
Accepted packet rate average = 0.000230749
	minimum = 0 (at node 0)
	maximum = 0.00478211 (at node 4)
Injected flit rate average = 0.000249458
	minimum = 0 (at node 0)
	maximum = 0.00195326 (at node 4)
Accepted flit rate average= 0.000249458
	minimum = 0 (at node 0)
	maximum = 0.00478211 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9087 (7 samples)
	minimum = 5 (7 samples)
	maximum = 105 (7 samples)
Network latency average = 16.9905 (7 samples)
	minimum = 5 (7 samples)
	maximum = 100 (7 samples)
Flit latency average = 16.3697 (7 samples)
	minimum = 5 (7 samples)
	maximum = 99.4286 (7 samples)
Fragmentation average = 0.000616706 (7 samples)
	minimum = 0 (7 samples)
	maximum = 44.7143 (7 samples)
Injected packet rate average = 0.0695566 (7 samples)
	minimum = 0.0270341 (7 samples)
	maximum = 0.175846 (7 samples)
Accepted packet rate average = 0.0695566 (7 samples)
	minimum = 0.0305356 (7 samples)
	maximum = 0.102909 (7 samples)
Injected flit rate average = 0.0743421 (7 samples)
	minimum = 0.0354228 (7 samples)
	maximum = 0.176061 (7 samples)
Accepted flit rate average = 0.0743421 (7 samples)
	minimum = 0.0414696 (7 samples)
	maximum = 0.102909 (7 samples)
Injected packet size average = 1.0688 (7 samples)
Accepted packet size average = 1.0688 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 52 sec (532 sec)
gpgpu_simulation_rate = 85651 (inst/sec)
gpgpu_simulation_rate = 430 (cycle/sec)
gpgpu_silicon_slowdown = 697674x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 33016
gpu_sim_insn = 570720
gpu_ipc =      17.2862
gpu_tot_sim_cycle = 262149
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     175.9973
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0277% 
gpu_tot_occupancy = 33.2767% 
max_total_param_size = 0
gpu_stall_dramfull = 13491
gpu_stall_icnt2sh    = 53306
partiton_level_parallism =       0.0975
partiton_level_parallism_total  =       0.4123
partiton_level_parallism_util =       1.1298
partiton_level_parallism_util_total  =       1.7921
L2_BW  =       3.2223 GB/Sec
L2_BW_total  =      13.4447 GB/Sec
gpu_total_sim_rate=77803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10400
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4678
L1D_cache:
	L1D_cache_core[0]: Access = 8569, Miss = 4962, Miss_rate = 0.579, Pending_hits = 546, Reservation_fails = 1661
	L1D_cache_core[1]: Access = 8361, Miss = 4853, Miss_rate = 0.580, Pending_hits = 629, Reservation_fails = 1699
	L1D_cache_core[2]: Access = 8410, Miss = 4922, Miss_rate = 0.585, Pending_hits = 533, Reservation_fails = 1866
	L1D_cache_core[3]: Access = 8474, Miss = 4885, Miss_rate = 0.576, Pending_hits = 584, Reservation_fails = 518
	L1D_cache_core[4]: Access = 8170, Miss = 4686, Miss_rate = 0.574, Pending_hits = 617, Reservation_fails = 3164
	L1D_cache_core[5]: Access = 8346, Miss = 4972, Miss_rate = 0.596, Pending_hits = 559, Reservation_fails = 2624
	L1D_cache_core[6]: Access = 8538, Miss = 5011, Miss_rate = 0.587, Pending_hits = 488, Reservation_fails = 1495
	L1D_cache_core[7]: Access = 8505, Miss = 4813, Miss_rate = 0.566, Pending_hits = 675, Reservation_fails = 2175
	L1D_cache_core[8]: Access = 8410, Miss = 5052, Miss_rate = 0.601, Pending_hits = 508, Reservation_fails = 1765
	L1D_cache_core[9]: Access = 8346, Miss = 4901, Miss_rate = 0.587, Pending_hits = 634, Reservation_fails = 3104
	L1D_cache_core[10]: Access = 8538, Miss = 4928, Miss_rate = 0.577, Pending_hits = 623, Reservation_fails = 1798
	L1D_cache_core[11]: Access = 8474, Miss = 4866, Miss_rate = 0.574, Pending_hits = 526, Reservation_fails = 1625
	L1D_cache_core[12]: Access = 8154, Miss = 4770, Miss_rate = 0.585, Pending_hits = 610, Reservation_fails = 2139
	L1D_cache_core[13]: Access = 8602, Miss = 5015, Miss_rate = 0.583, Pending_hits = 705, Reservation_fails = 1915
	L1D_cache_core[14]: Access = 8410, Miss = 5050, Miss_rate = 0.600, Pending_hits = 537, Reservation_fails = 3009
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73686
	L1D_total_cache_miss_rate = 0.5834
	L1D_total_cache_pending_hits = 8774
	L1D_total_cache_reservation_fails = 30557
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 456
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4446
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2072
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2880
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1874
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41006

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8985, 6036, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 84067
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71778
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 2843
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2843
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:297356	W0_Idle:1670196	W0_Scoreboard:1870433	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 574224 {8:71778,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11484480 {40:287112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1078 
max_icnt2mem_latency = 549 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 245 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 59 
mrq_lat_table:49559 	3452 	14133 	9829 	8709 	831 	386 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220696 	122286 	9238 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3435 	203 	68 	96344 	4303 	3158 	583 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38982 	49223 	50616 	65189 	114678 	33676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       122       128        74       127       105       128        63       139        84       128        67       137       121       128 
dram[1]:        88        88       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:        88        68       128       122       129        76       128        86       139        55       128       124       135        65       128       121 
dram[3]:        88        49       128       128       127       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80        59       125       128        85       128       108       128        71       138       127       128        72       136       121       128 
dram[5]:        88        64       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     17343 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  5.736842  6.977444  6.808139  7.033113  5.886010  6.585034  6.714286  6.666667  5.512821  6.577181  6.304348  6.875000  6.745614  7.604651  8.951807  8.024692 
dram[1]:  7.468254  7.119403  7.121622  6.559006  6.825175  6.652778  6.800000  6.188679  7.220588  6.496644  6.512397  7.092593  8.384615  8.891891  8.693334  8.415585 
dram[2]:  7.283464  5.865592  7.328671  6.310161  6.554054  5.953125  6.177215  6.414773  6.680272  5.467005  7.415094  6.242647  7.409091  6.736842  7.670588  9.185185 
dram[3]:  6.956204  6.847826  6.414634  7.059603  6.209150  6.189873  6.604027  6.457516  6.666667  7.028572  7.053571  6.936937  8.891891  8.175000  7.783133  8.904110 
dram[4]:  5.983517  7.045802  6.541899  7.296552  6.090909  6.978417  6.800000  7.072464  5.612566  6.392157  6.338346  6.512821  7.000000  7.454545  9.379746  8.227848 
dram[5]:  7.650406  9.494949  7.388889  8.061069  6.936170  7.555555  7.763780  6.813793  7.671875  7.590551  8.738636  6.936937  9.385715  8.986301 12.705882 10.622951 
average row locality = 86918/12489 = 6.959564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       243       225       287       273       298       288       286       288       299       288       249       243       191       187       182       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[2]:       224       249       270       289       288       299       288       287       288       298       248       243       187       194       178       176 
dram[3]:       224       229       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[4]:       247       229       286       273       301       288       284       288       299       288       241       243       192       187       177       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       244       243       190       185       173       177 
total dram writes = 23824
bank skew: 301/173 = 1.74
chip skew: 4006/3938 = 1.02
average mf latency per bank:
dram[0]:      12743      7209      8260      3373      6531      1787      6102      1725      5297      1692      4876      1601      5542      1713      6530      1819
dram[1]:       6902      6942      3700      3360      1710      1763      1739      1665      1655      1613      1550      1466      1687      1628      1706      1822
dram[2]:       7123     10856      3652      7543      1764      6140      1682      5924      1688      4736      1564      4905      1731      5208      1718      6388
dram[3]:       6929      6604      3578      3339      1648      1670      1649      1801      1680      1623      1466      1589      1732      1704      1780      1721
dram[4]:      12561      6860      8553      3340      6732      1688      6384      1692      5236      1665      5145      1548      5879      1735      7053      1815
dram[5]:       6780      6817      3393      3413      1722      1693      1795      1686      1594      1606      1570      1468      1656      1717      1748      1808
maximum mf latency per bank:
dram[0]:        628       427       955       421      1016       445       991       408       698       459       628       397       620       385       610       397
dram[1]:        429       474       421       450       418       450       389       386       368       401       476       426       389       347       342       394
dram[2]:        414       690       437      1026       413      1078       378       954       453       675       390       598       397       632       358       612
dram[3]:        472       416       444       421       395       412       368       419       431       406       394       494       407       404       396       361
dram[4]:        678       374      1012       451      1073       473      1005       401       711       451       587       417       659       413       621       407
dram[5]:        411       453       387       450       443       446       428       378       328       397       482       397       434       373       357       370
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 262187 -   mf: uid=1324713, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262087), 
Ready @ 262192 -   mf: uid=1324714, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262092), 
Ready @ 262195 -   mf: uid=1324715, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262095), 
Ready @ 262233 -   mf: uid=1324718, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262133), 
Ready @ 262236 -   mf: uid=1324719, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262136), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=787051 n_act=2270 n_pre=2254 n_ref_event=0 n_req=14974 n_rd=11852 n_rd_L2_A=0 n_write=0 n_wr_bk=4002 bw_util=0.03927
n_activity=119389 dram_eff=0.2656
bk0: 904a 799792i bk1: 750a 800896i bk2: 948a 800096i bk3: 848a 800731i bk4: 902a 799485i bk5: 744a 800523i bk6: 904a 799706i bk7: 756a 800494i bk8: 846a 799268i bk9: 756a 800277i bk10: 680a 800739i bk11: 580a 802057i bk12: 616a 802514i bk13: 508a 803035i bk14: 598a 802925i bk15: 512a 803703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849138
Row_Buffer_Locality_read = 0.916554
Row_Buffer_Locality_write = 0.593210
Bank_Level_Parallism = 1.371131
Bank_Level_Parallism_Col = 1.320423
Bank_Level_Parallism_Ready = 1.050961
write_to_read_ratio_blp_rw_average = 0.452185
GrpLevelPara = 1.173792 

BW Util details:
bwutil = 0.039272 
total_CMD = 807399 
util_bw = 31708 
Wasted_Col = 32577 
Wasted_Row = 23737 
Idle = 719377 

BW Util Bottlenecks: 
RCDc_limit = 10612 
RCDWRc_limit = 7671 
WTRc_limit = 2881 
RTWc_limit = 13910 
CCDLc_limit = 8983 
rwq = 0 
CCDLc_limit_alone = 6579 
WTRc_limit_alone = 2678 
RTWc_limit_alone = 11709 

Commands details: 
total_CMD = 807399 
n_nop = 787051 
Read = 11852 
Write = 0 
L2_Alloc = 0 
L2_WB = 4002 
n_act = 2270 
n_pre = 2254 
n_ref = 0 
n_req = 14974 
total_req = 15854 

Dual Bus Interface Util: 
issued_total_row = 4524 
issued_total_col = 15854 
Row_Bus_Util =  0.005603 
CoL_Bus_Util = 0.019636 
Either_Row_CoL_Bus_Util = 0.025202 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001474 
queue_avg = 0.297527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=788570 n_act=1992 n_pre=1976 n_ref_event=0 n_req=14025 n_rd=10946 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.03687
n_activity=106501 dram_eff=0.2795
bk0: 764a 801821i bk1: 776a 801181i bk2: 842a 800839i bk3: 842a 800042i bk4: 752a 800288i bk5: 734a 800264i bk6: 762a 800369i bk7: 760a 800398i bk8: 758a 800826i bk9: 744a 800483i bk10: 594a 801534i bk11: 576a 801927i bk12: 508a 803218i bk13: 512a 803690i bk14: 512a 803615i bk15: 510a 803315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858966
Row_Buffer_Locality_read = 0.923625
Row_Buffer_Locality_write = 0.629100
Bank_Level_Parallism = 1.408028
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.050591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036869 
total_CMD = 807399 
util_bw = 29768 
Wasted_Col = 28820 
Wasted_Row = 20947 
Idle = 727864 

BW Util Bottlenecks: 
RCDc_limit = 9147 
RCDWRc_limit = 6811 
WTRc_limit = 3123 
RTWc_limit = 12071 
CCDLc_limit = 8022 
rwq = 0 
CCDLc_limit_alone = 5899 
WTRc_limit_alone = 2869 
RTWc_limit_alone = 10202 

Commands details: 
total_CMD = 807399 
n_nop = 788570 
Read = 10946 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1992 
n_pre = 1976 
n_ref = 0 
n_req = 14025 
total_req = 14884 

Dual Bus Interface Util: 
issued_total_row = 3968 
issued_total_col = 14884 
Row_Bus_Util =  0.004915 
CoL_Bus_Util = 0.018435 
Either_Row_CoL_Bus_Util = 0.023321 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001222 
queue_avg = 0.295067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 262200 -   mf: uid=1324716, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262100), 
Ready @ 262237 -   mf: uid=1324720, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262137), 
Ready @ 262240 -   mf: uid=1324721, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262140), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=787028 n_act=2284 n_pre=2268 n_ref_event=0 n_req=14972 n_rd=11848 n_rd_L2_A=0 n_write=0 n_wr_bk=4006 bw_util=0.03927
n_activity=118299 dram_eff=0.268
bk0: 748a 801355i bk1: 900a 800389i bk2: 836a 800669i bk3: 956a 799537i bk4: 746a 800419i bk5: 908a 799011i bk6: 752a 800262i bk7: 904a 799991i bk8: 758a 800554i bk9: 848a 799358i bk10: 592a 802213i bk11: 664a 801196i bk12: 506a 802907i bk13: 616a 802469i bk14: 512a 803571i bk15: 602a 803197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848317
Row_Buffer_Locality_read = 0.916020
Row_Buffer_Locality_write = 0.591549
Bank_Level_Parallism = 1.376795
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039272 
total_CMD = 807399 
util_bw = 31708 
Wasted_Col = 32410 
Wasted_Row = 22934 
Idle = 720347 

BW Util Bottlenecks: 
RCDc_limit = 10759 
RCDWRc_limit = 7666 
WTRc_limit = 2958 
RTWc_limit = 13501 
CCDLc_limit = 8915 
rwq = 0 
CCDLc_limit_alone = 6474 
WTRc_limit_alone = 2760 
RTWc_limit_alone = 11258 

Commands details: 
total_CMD = 807399 
n_nop = 787028 
Read = 11848 
Write = 0 
L2_Alloc = 0 
L2_WB = 4006 
n_act = 2284 
n_pre = 2268 
n_ref = 0 
n_req = 14972 
total_req = 15854 

Dual Bus Interface Util: 
issued_total_row = 4552 
issued_total_col = 15854 
Row_Bus_Util =  0.005638 
CoL_Bus_Util = 0.019636 
Either_Row_CoL_Bus_Util = 0.025230 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001718 
queue_avg = 0.286975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=788482 n_act=2035 n_pre=2019 n_ref_event=0 n_req=14028 n_rd=10946 n_rd_L2_A=0 n_write=0 n_wr_bk=3942 bw_util=0.03688
n_activity=107149 dram_eff=0.2779
bk0: 776a 800894i bk1: 764a 800995i bk2: 840a 800003i bk3: 852a 800389i bk4: 726a 800126i bk5: 754a 799702i bk6: 760a 800390i bk7: 764a 800271i bk8: 736a 800548i bk9: 760a 800674i bk10: 596a 801746i bk11: 580a 801823i bk12: 512a 803593i bk13: 508a 803440i bk14: 506a 803426i bk15: 512a 803870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856002
Row_Buffer_Locality_read = 0.922072
Row_Buffer_Locality_write = 0.621350
Bank_Level_Parallism = 1.410053
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.047899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036879 
total_CMD = 807399 
util_bw = 29776 
Wasted_Col = 29365 
Wasted_Row = 21609 
Idle = 726649 

BW Util Bottlenecks: 
RCDc_limit = 9286 
RCDWRc_limit = 6948 
WTRc_limit = 3013 
RTWc_limit = 13302 
CCDLc_limit = 8204 
rwq = 0 
CCDLc_limit_alone = 5903 
WTRc_limit_alone = 2786 
RTWc_limit_alone = 11228 

Commands details: 
total_CMD = 807399 
n_nop = 788482 
Read = 10946 
Write = 0 
L2_Alloc = 0 
L2_WB = 3942 
n_act = 2035 
n_pre = 2019 
n_ref = 0 
n_req = 14028 
total_req = 14888 

Dual Bus Interface Util: 
issued_total_row = 4054 
issued_total_col = 14888 
Row_Bus_Util =  0.005021 
CoL_Bus_Util = 0.018439 
Either_Row_CoL_Bus_Util = 0.023430 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001322 
queue_avg = 0.289302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 262221 -   mf: uid=1324717, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (262121), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=787175 n_act=2231 n_pre=2215 n_ref_event=463904 n_req=14920 n_rd=11802 n_rd_L2_A=0 n_write=0 n_wr_bk=3998 bw_util=0.03914
n_activity=117659 dram_eff=0.2686
bk0: 900a 800228i bk1: 742a 800822i bk2: 948a 799896i bk3: 844a 800489i bk4: 902a 799152i bk5: 746a 800653i bk6: 900a 800251i bk7: 752a 800611i bk8: 842a 799329i bk9: 754a 800343i bk10: 660a 801240i bk11: 572a 801711i bk12: 618a 802402i bk13: 510a 803000i bk14: 600a 803080i bk15: 512a 803657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851475
Row_Buffer_Locality_read = 0.918912
Row_Buffer_Locality_write = 0.596216
Bank_Level_Parallism = 1.390326
Bank_Level_Parallism_Col = 1.346090
Bank_Level_Parallism_Ready = 1.048615
write_to_read_ratio_blp_rw_average = 0.452508
GrpLevelPara = 1.192288 

BW Util details:
bwutil = 0.039138 
total_CMD = 807399 
util_bw = 31600 
Wasted_Col = 31940 
Wasted_Row = 22875 
Idle = 720984 

BW Util Bottlenecks: 
RCDc_limit = 10485 
RCDWRc_limit = 7503 
WTRc_limit = 3111 
RTWc_limit = 14174 
CCDLc_limit = 8746 
rwq = 0 
CCDLc_limit_alone = 6306 
WTRc_limit_alone = 2880 
RTWc_limit_alone = 11965 

Commands details: 
total_CMD = 807399 
n_nop = 787175 
Read = 11802 
Write = 0 
L2_Alloc = 0 
L2_WB = 3998 
n_act = 2231 
n_pre = 2215 
n_ref = 463904 
n_req = 14920 
total_req = 15800 

Dual Bus Interface Util: 
issued_total_row = 4446 
issued_total_col = 15800 
Row_Bus_Util =  0.005507 
CoL_Bus_Util = 0.019569 
Either_Row_CoL_Bus_Util = 0.025048 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001088 
queue_avg = 0.291982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291982
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=807399 n_nop=789050 n_act=1760 n_pre=1744 n_ref_event=0 n_req=13999 n_rd=10920 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.0368
n_activity=103395 dram_eff=0.2874
bk0: 764a 801387i bk1: 760a 802199i bk2: 850a 800549i bk3: 842a 800613i bk4: 754a 800242i bk5: 728a 800417i bk6: 762a 800571i bk7: 764a 800391i bk8: 758a 800804i bk9: 740a 800926i bk10: 578a 802202i bk11: 580a 801722i bk12: 508a 803463i bk13: 512a 803427i bk14: 512a 804145i bk15: 508a 803887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875348
Row_Buffer_Locality_read = 0.934615
Row_Buffer_Locality_write = 0.665151
Bank_Level_Parallism = 1.437258
Bank_Level_Parallism_Col = 1.397118
Bank_Level_Parallism_Ready = 1.059375
write_to_read_ratio_blp_rw_average = 0.498504
GrpLevelPara = 1.270095 

BW Util details:
bwutil = 0.036805 
total_CMD = 807399 
util_bw = 29716 
Wasted_Col = 28874 
Wasted_Row = 17527 
Idle = 731282 

BW Util Bottlenecks: 
RCDc_limit = 7890 
RCDWRc_limit = 6145 
WTRc_limit = 3361 
RTWc_limit = 15875 
CCDLc_limit = 7348 
rwq = 0 
CCDLc_limit_alone = 5284 
WTRc_limit_alone = 3117 
RTWc_limit_alone = 14055 

Commands details: 
total_CMD = 807399 
n_nop = 789050 
Read = 10920 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1760 
n_pre = 1744 
n_ref = 0 
n_req = 13999 
total_req = 14858 

Dual Bus Interface Util: 
issued_total_row = 3504 
issued_total_col = 14858 
Row_Bus_Util =  0.004340 
CoL_Bus_Util = 0.018402 
Either_Row_CoL_Bus_Util = 0.022726 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000708 
queue_avg = 0.257870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44890, Miss = 8478, Miss_rate = 0.189, Pending_hits = 2537, Reservation_fails = 1790
L2_cache_bank[1]: Access = 26128, Miss = 6912, Miss_rate = 0.265, Pending_hits = 2100, Reservation_fails = 1453
L2_cache_bank[2]: Access = 26048, Miss = 6922, Miss_rate = 0.266, Pending_hits = 1916, Reservation_fails = 1293
L2_cache_bank[3]: Access = 25976, Miss = 6912, Miss_rate = 0.266, Pending_hits = 1911, Reservation_fails = 1741
L2_cache_bank[4]: Access = 26140, Miss = 6922, Miss_rate = 0.265, Pending_hits = 2035, Reservation_fails = 1274
L2_cache_bank[5]: Access = 44588, Miss = 8466, Miss_rate = 0.190, Pending_hits = 2610, Reservation_fails = 2138
L2_cache_bank[6]: Access = 26036, Miss = 6922, Miss_rate = 0.266, Pending_hits = 1862, Reservation_fails = 1290
L2_cache_bank[7]: Access = 25816, Miss = 6914, Miss_rate = 0.268, Pending_hits = 1961, Reservation_fails = 1391
L2_cache_bank[8]: Access = 44310, Miss = 8414, Miss_rate = 0.190, Pending_hits = 2618, Reservation_fails = 1668
L2_cache_bank[9]: Access = 25824, Miss = 6906, Miss_rate = 0.267, Pending_hits = 2056, Reservation_fails = 1391
L2_cache_bank[10]: Access = 25784, Miss = 6912, Miss_rate = 0.268, Pending_hits = 1925, Reservation_fails = 1286
L2_cache_bank[11]: Access = 25596, Miss = 6898, Miss_rate = 0.269, Pending_hits = 1843, Reservation_fails = 1278
L2_total_cache_accesses = 367136
L2_total_cache_misses = 87578
L2_total_cache_miss_rate = 0.2385
L2_total_cache_pending_hits = 25374
L2_total_cache_reservation_fails = 17993
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1786
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 188
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11363
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 564
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1536
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11363
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=367136
icnt_total_pkts_simt_to_mem=140708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.86876
	minimum = 5
	maximum = 71
Network latency average = 5.84799
	minimum = 5
	maximum = 70
Slowest packet = 474566
Flit latency average = 6.38399
	minimum = 5
	maximum = 69
Slowest flit = 507092
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0160438
	minimum = 0.00472498 (at node 4)
	maximum = 0.0539133 (at node 15)
Accepted packet rate average = 0.0160438
	minimum = 0.00514902 (at node 17)
	maximum = 0.022898 (at node 0)
Injected flit rate average = 0.0170523
	minimum = 0.00566392 (at node 4)
	maximum = 0.0539133 (at node 15)
Accepted flit rate average= 0.0170523
	minimum = 0.00636055 (at node 17)
	maximum = 0.022898 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4037 (8 samples)
	minimum = 5 (8 samples)
	maximum = 100.75 (8 samples)
Network latency average = 15.5977 (8 samples)
	minimum = 5 (8 samples)
	maximum = 96.25 (8 samples)
Flit latency average = 15.1215 (8 samples)
	minimum = 5 (8 samples)
	maximum = 95.625 (8 samples)
Fragmentation average = 0.000539618 (8 samples)
	minimum = 0 (8 samples)
	maximum = 39.125 (8 samples)
Injected packet rate average = 0.0628675 (8 samples)
	minimum = 0.0242455 (8 samples)
	maximum = 0.160604 (8 samples)
Accepted packet rate average = 0.0628675 (8 samples)
	minimum = 0.0273623 (8 samples)
	maximum = 0.092908 (8 samples)
Injected flit rate average = 0.0671809 (8 samples)
	minimum = 0.031703 (8 samples)
	maximum = 0.160793 (8 samples)
Accepted flit rate average = 0.0671809 (8 samples)
	minimum = 0.037081 (8 samples)
	maximum = 0.092908 (8 samples)
Injected packet size average = 1.06861 (8 samples)
Accepted packet size average = 1.06861 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 53 sec (593 sec)
gpgpu_simulation_rate = 77803 (inst/sec)
gpgpu_simulation_rate = 442 (cycle/sec)
gpgpu_silicon_slowdown = 678733x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
kernel_stream_id = 73014444040
gpu_sim_cycle = 31389
gpu_sim_insn = 20022528
gpu_ipc =     637.8836
gpu_tot_sim_cycle = 293538
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     225.3884
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.7785% 
gpu_tot_occupancy = 40.0462% 
max_total_param_size = 0
gpu_stall_dramfull = 18029
gpu_stall_icnt2sh    = 76788
partiton_level_parallism =       1.4251
partiton_level_parallism_total  =       0.5206
partiton_level_parallism_util =       1.9329
partiton_level_parallism_util_total  =       1.8311
L2_BW  =      46.4925 GB/Sec
L2_BW_total  =      16.9786 GB/Sec
gpu_total_sim_rate=81177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12377
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7326
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7158, Miss_rate = 0.589, Pending_hits = 733, Reservation_fails = 2314
	L1D_cache_core[1]: Access = 11945, Miss = 6988, Miss_rate = 0.585, Pending_hits = 837, Reservation_fails = 2543
	L1D_cache_core[2]: Access = 11866, Miss = 7022, Miss_rate = 0.592, Pending_hits = 689, Reservation_fails = 3042
	L1D_cache_core[3]: Access = 12186, Miss = 6993, Miss_rate = 0.574, Pending_hits = 759, Reservation_fails = 1189
	L1D_cache_core[4]: Access = 11818, Miss = 6905, Miss_rate = 0.584, Pending_hits = 815, Reservation_fails = 4654
	L1D_cache_core[5]: Access = 11866, Miss = 7069, Miss_rate = 0.596, Pending_hits = 783, Reservation_fails = 3928
	L1D_cache_core[6]: Access = 12122, Miss = 7059, Miss_rate = 0.582, Pending_hits = 754, Reservation_fails = 2343
	L1D_cache_core[7]: Access = 12025, Miss = 6917, Miss_rate = 0.575, Pending_hits = 875, Reservation_fails = 3163
	L1D_cache_core[8]: Access = 11930, Miss = 7193, Miss_rate = 0.603, Pending_hits = 723, Reservation_fails = 2619
	L1D_cache_core[9]: Access = 11994, Miss = 7068, Miss_rate = 0.589, Pending_hits = 792, Reservation_fails = 3874
	L1D_cache_core[10]: Access = 12122, Miss = 7054, Miss_rate = 0.582, Pending_hits = 816, Reservation_fails = 2067
	L1D_cache_core[11]: Access = 12122, Miss = 6946, Miss_rate = 0.573, Pending_hits = 714, Reservation_fails = 1921
	L1D_cache_core[12]: Access = 11802, Miss = 6907, Miss_rate = 0.585, Pending_hits = 848, Reservation_fails = 2555
	L1D_cache_core[13]: Access = 12122, Miss = 7166, Miss_rate = 0.591, Pending_hits = 971, Reservation_fails = 3199
	L1D_cache_core[14]: Access = 12058, Miss = 7298, Miss_rate = 0.605, Pending_hits = 753, Reservation_fails = 4405
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105743
	L1D_total_cache_miss_rate = 0.5870
	L1D_total_cache_pending_hits = 11862
	L1D_total_cache_reservation_fails = 43816
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 314239
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1977
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2648
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1902
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 316216

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13241
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2648
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 112413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102979
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 4277
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4277
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:417627	W0_Idle:1680055	W0_Scoreboard:2047909	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 823832 {8:102979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16476640 {40:411916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 245 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 60 
mrq_lat_table:70606 	5121 	19876 	14343 	12367 	1366 	518 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313681 	177922 	11973 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3494 	219 	68 	138288 	5768 	4157 	808 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	48029 	71329 	73928 	94610 	166201 	49983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	287 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       126       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        64       128       124       135        84       128       121 
dram[3]:       126       128       128       128       128       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       124       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     17343 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.200000  7.371428  6.942029  7.316327  5.913386  6.365957  6.626667  6.840183  5.629344  6.309623  6.497175  7.245283  7.560606  8.517241  9.304762  9.100918 
dram[1]:  7.641177  7.300000  6.970588  6.601852  6.502164  6.175732  7.098591  6.156379  6.711111  6.607143  6.696629  7.160494  9.500000  9.686275  8.701755  8.945455 
dram[2]:  7.740964  6.390476  7.367876  6.568182  6.294117  5.996016  6.225000  6.495652  6.681416  5.710938  7.541401  6.505814  8.355932  7.470149  8.626087  9.495146 
dram[3]:  7.324022  7.365169  6.385650  6.932039  6.194093  6.337553  6.458874  6.913242  6.537778  6.904109  7.113095  6.893491  9.480769  8.666667  8.166667  8.936937 
dram[4]:  6.487805  7.450867  6.662037  7.222222  5.956349  6.599119  6.606194  6.781818  5.777778  6.197531  6.502924  6.969697  7.684616  8.250000  9.747475  9.100918 
dram[5]:  8.314102 10.301587  7.393783  8.376471  7.265700  7.231527  8.364641  6.880734  7.285024  7.363184  8.241135  7.345912 10.977777 10.378947 12.717949 12.455696 
average row locality = 124243/17416 = 7.133842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       328       368       386       426       424       480       417       480       430       480       342       378       256       288       249       288 
dram[1]:       364       368       426       426       480       480       480       480       480       478       390       378       288       288       288       288 
dram[2]:       364       335       426       386       480       425       480       418       480       429       388       333       288       259       288       246 
dram[3]:       364       372       426       426       480       480       480       480       477       480       387       381       288       288       288       288 
dram[4]:       330       372       385       426       427       480       417       480       429       480       331       380       257       288       244       288 
dram[5]:       367       371       425       426       480       480       480       480       478       480       380       382       288       288       288       288 
total dram writes = 37207
bank skew: 480/244 = 1.97
chip skew: 6385/6014 = 1.06
average mf latency per bank:
dram[0]:      10849      4830      8949      4345      6324      1624      6242      1562      5036      1485      4961      1497      5650      1693      6580      1666
dram[1]:       4687      4697      4383      4323      1630      1636      1656      1542      1472      1489      1468      1434      1677      1608      1607      1629
dram[2]:       4804      9600      4326      9151      1641      6166      1561      6301      1493      4814      1457      5109      1704      5482      1618      6585
dram[3]:       4727      4497      4196      4451      1526      1588      1519      1661      1510      1472      1416      1522      1656      1700      1610      1641
dram[4]:      10758      4644      9395      4402      6530      1583      6400      1560      5110      1478      5013      1457      5762      1702      6837      1649
dram[5]:       4567      4610      4467      4400      1624      1581      1686      1550      1448      1461      1498      1427      1663      1644      1649      1648
maximum mf latency per bank:
dram[0]:        628       427       955       506      1016       445      1182       408       698       459       628       397       620       412       610       397
dram[1]:        429       474       454       509       546       450       548       422       368       401       476       426       389       403       388       394
dram[2]:        414       690       445      1026       413      1078       456      1166       453       675       390       629       426       632       388       612
dram[3]:        472       416       475       508       395       473       386       492       431       410       394       494       407       404       396       407
dram[4]:        678       374      1012       490      1073       473      1101       500       711       451       587       417       659       419       621       407
dram[5]:        411       453       480       510       497       446       533       438       370       397       482       397       434       373       405       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 293547 -   mf: uid=1881215, sid4294967295:w4294967295, part=0, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293447), 
Ready @ 293565 -   mf: uid=1881217, sid4294967295:w4294967295, part=0, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293465), 
Ready @ 293570 -   mf: uid=1881220, sid4294967295:w4294967295, part=0, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293470), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=876028 n_act=3033 n_pre=3017 n_ref_event=0 n_req=20704 n_rd=16022 n_rd_L2_A=0 n_write=0 n_wr_bk=6020 bw_util=0.04876
n_activity=162903 dram_eff=0.2706
bk0: 1080a 894606i bk1: 1006a 894867i bk2: 1134a 894540i bk3: 1104a 894800i bk4: 1166a 893250i bk5: 1128a 892558i bk6: 1160a 893493i bk7: 1130a 893123i bk8: 1122a 892886i bk9: 1140a 892556i bk10: 886a 895199i bk11: 864a 895927i bk12: 792a 897285i bk13: 764a 897307i bk14: 778a 898134i bk15: 768a 898194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854038
Row_Buffer_Locality_read = 0.919548
Row_Buffer_Locality_write = 0.629859
Bank_Level_Parallism = 1.408995
Bank_Level_Parallism_Col = 1.366606
Bank_Level_Parallism_Ready = 1.056652
write_to_read_ratio_blp_rw_average = 0.487475
GrpLevelPara = 1.201400 

BW Util details:
bwutil = 0.048761 
total_CMD = 904075 
util_bw = 44084 
Wasted_Col = 46259 
Wasted_Row = 31427 
Idle = 782305 

BW Util Bottlenecks: 
RCDc_limit = 13770 
RCDWRc_limit = 10336 
WTRc_limit = 4526 
RTWc_limit = 22624 
CCDLc_limit = 13017 
rwq = 0 
CCDLc_limit_alone = 8991 
WTRc_limit_alone = 4196 
RTWc_limit_alone = 18928 

Commands details: 
total_CMD = 904075 
n_nop = 876028 
Read = 16022 
Write = 0 
L2_Alloc = 0 
L2_WB = 6020 
n_act = 3033 
n_pre = 3017 
n_ref = 0 
n_req = 20704 
total_req = 22042 

Dual Bus Interface Util: 
issued_total_row = 6050 
issued_total_col = 22042 
Row_Bus_Util =  0.006692 
CoL_Bus_Util = 0.024381 
Either_Row_CoL_Bus_Util = 0.031023 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001604 
queue_avg = 0.364314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 293568 -   mf: uid=1881219, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293468), 
Ready @ 293590 -   mf: uid=1881225, sid4294967295:w4294967295, part=1, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293490), 
Ready @ 293593 -   mf: uid=1881226, sid4294967295:w4294967295, part=1, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293493), 
Ready @ 293609 -   mf: uid=1881229, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293509), 
Ready @ 293618 -   mf: uid=1881232, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293518), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=876059 n_act=2929 n_pre=2913 n_ref_event=0 n_req=20741 n_rd=15828 n_rd_L2_A=0 n_write=0 n_wr_bk=6382 bw_util=0.04913
n_activity=156708 dram_eff=0.2835
bk0: 1018a 895390i bk1: 1030a 894882i bk2: 1092a 894212i bk3: 1096a 893825i bk4: 1134a 892434i bk5: 1108a 892257i bk6: 1144a 893170i bk7: 1128a 892660i bk8: 1142a 893255i bk9: 1114a 892792i bk10: 894a 894975i bk11: 872a 895545i bk12: 764a 897154i bk13: 764a 897599i bk14: 768a 897833i bk15: 760a 897511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859457
Row_Buffer_Locality_read = 0.924059
Row_Buffer_Locality_write = 0.651333
Bank_Level_Parallism = 1.462950
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.060768
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049133 
total_CMD = 904075 
util_bw = 44420 
Wasted_Col = 45189 
Wasted_Row = 29690 
Idle = 784776 

BW Util Bottlenecks: 
RCDc_limit = 12931 
RCDWRc_limit = 10076 
WTRc_limit = 5262 
RTWc_limit = 22326 
CCDLc_limit = 13019 
rwq = 0 
CCDLc_limit_alone = 8960 
WTRc_limit_alone = 4797 
RTWc_limit_alone = 18732 

Commands details: 
total_CMD = 904075 
n_nop = 876059 
Read = 15828 
Write = 0 
L2_Alloc = 0 
L2_WB = 6382 
n_act = 2929 
n_pre = 2913 
n_ref = 0 
n_req = 20741 
total_req = 22210 

Dual Bus Interface Util: 
issued_total_row = 5842 
issued_total_col = 22210 
Row_Bus_Util =  0.006462 
CoL_Bus_Util = 0.024567 
Either_Row_CoL_Bus_Util = 0.030989 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001285 
queue_avg = 0.398193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 293545 -   mf: uid=1881214, sid4294967295:w4294967295, part=2, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293445), 
Ready @ 293563 -   mf: uid=1881216, sid4294967295:w4294967295, part=2, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293463), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=875998 n_act=3042 n_pre=3026 n_ref_event=0 n_req=20717 n_rd=16032 n_rd_L2_A=0 n_write=0 n_wr_bk=6024 bw_util=0.04879
n_activity=161817 dram_eff=0.2726
bk0: 1004a 895540i bk1: 1084a 895332i bk2: 1092a 894514i bk3: 1142a 894325i bk4: 1130a 892454i bk5: 1168a 892664i bk6: 1126a 892388i bk7: 1162a 893667i bk8: 1142a 893227i bk9: 1126a 892703i bk10: 888a 895874i bk11: 862a 895810i bk12: 762a 897193i bk13: 796a 897536i bk14: 768a 898112i bk15: 780a 898440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853792
Row_Buffer_Locality_read = 0.918850
Row_Buffer_Locality_write = 0.631163
Bank_Level_Parallism = 1.412284
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.060182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048792 
total_CMD = 904075 
util_bw = 44112 
Wasted_Col = 46165 
Wasted_Row = 30507 
Idle = 783291 

BW Util Bottlenecks: 
RCDc_limit = 13949 
RCDWRc_limit = 10283 
WTRc_limit = 4853 
RTWc_limit = 21720 
CCDLc_limit = 12997 
rwq = 0 
CCDLc_limit_alone = 8939 
WTRc_limit_alone = 4460 
RTWc_limit_alone = 18055 

Commands details: 
total_CMD = 904075 
n_nop = 875998 
Read = 16032 
Write = 0 
L2_Alloc = 0 
L2_WB = 6024 
n_act = 3042 
n_pre = 3026 
n_ref = 0 
n_req = 20717 
total_req = 22056 

Dual Bus Interface Util: 
issued_total_row = 6068 
issued_total_col = 22056 
Row_Bus_Util =  0.006712 
CoL_Bus_Util = 0.024396 
Either_Row_CoL_Bus_Util = 0.031056 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001674 
queue_avg = 0.353503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 293566 -   mf: uid=1881218, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293466), 
Ready @ 293579 -   mf: uid=1881223, sid4294967295:w4294967295, part=3, addr=0xc0098700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293479), 
Ready @ 293588 -   mf: uid=1881224, sid4294967295:w4294967295, part=3, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293488), 
Ready @ 293607 -   mf: uid=1881228, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293507), 
Ready @ 293616 -   mf: uid=1881231, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293516), 
Ready @ 293624 -   mf: uid=1881235, sid4294967295:w4294967295, part=3, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293524), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=876010 n_act=2955 n_pre=2939 n_ref_event=0 n_req=20739 n_rd=15824 n_rd_L2_A=0 n_write=0 n_wr_bk=6385 bw_util=0.04913
n_activity=156573 dram_eff=0.2837
bk0: 1030a 894790i bk1: 1024a 894692i bk2: 1094a 893705i bk3: 1098a 894157i bk4: 1100a 892365i bk5: 1134a 892062i bk6: 1124a 892847i bk7: 1146a 892923i bk8: 1106a 892795i bk9: 1144a 892986i bk10: 900a 895249i bk11: 874a 895602i bk12: 762a 897657i bk13: 764a 897480i bk14: 756a 897722i bk15: 768a 897985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858238
Row_Buffer_Locality_read = 0.923344
Row_Buffer_Locality_write = 0.648627
Bank_Level_Parallism = 1.457590
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.056978
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049131 
total_CMD = 904075 
util_bw = 44418 
Wasted_Col = 45494 
Wasted_Row = 30131 
Idle = 784032 

BW Util Bottlenecks: 
RCDc_limit = 13007 
RCDWRc_limit = 10062 
WTRc_limit = 5098 
RTWc_limit = 23141 
CCDLc_limit = 13260 
rwq = 0 
CCDLc_limit_alone = 8973 
WTRc_limit_alone = 4657 
RTWc_limit_alone = 19295 

Commands details: 
total_CMD = 904075 
n_nop = 876010 
Read = 15824 
Write = 0 
L2_Alloc = 0 
L2_WB = 6385 
n_act = 2955 
n_pre = 2939 
n_ref = 0 
n_req = 20739 
total_req = 22209 

Dual Bus Interface Util: 
issued_total_row = 5894 
issued_total_col = 22209 
Row_Bus_Util =  0.006519 
CoL_Bus_Util = 0.024565 
Either_Row_CoL_Bus_Util = 0.031043 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001354 
queue_avg = 0.400562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 293570 -   mf: uid=1881221, sid4294967295:w4294967295, part=4, addr=0xc009d700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293470), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=876102 n_act=3021 n_pre=3005 n_ref_event=463904 n_req=20642 n_rd=15966 n_rd_L2_A=0 n_write=0 n_wr_bk=6014 bw_util=0.04862
n_activity=161917 dram_eff=0.2715
bk0: 1076a 895112i bk1: 1002a 894681i bk2: 1136a 894565i bk3: 1100a 894304i bk4: 1162a 892684i bk5: 1130a 892677i bk6: 1162a 893822i bk7: 1124a 893012i bk8: 1120a 892979i bk9: 1138a 892923i bk10: 858a 895727i bk11: 860a 895429i bk12: 794a 897317i bk13: 766a 897415i bk14: 770a 898376i bk15: 768a 898335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854375
Row_Buffer_Locality_read = 0.920205
Row_Buffer_Locality_write = 0.629598
Bank_Level_Parallism = 1.419016
Bank_Level_Parallism_Col = 1.375786
Bank_Level_Parallism_Ready = 1.052572
write_to_read_ratio_blp_rw_average = 0.485735
GrpLevelPara = 1.207805 

BW Util details:
bwutil = 0.048624 
total_CMD = 904075 
util_bw = 43960 
Wasted_Col = 45893 
Wasted_Row = 30661 
Idle = 783561 

BW Util Bottlenecks: 
RCDc_limit = 13772 
RCDWRc_limit = 10275 
WTRc_limit = 4884 
RTWc_limit = 22515 
CCDLc_limit = 12833 
rwq = 0 
CCDLc_limit_alone = 8747 
WTRc_limit_alone = 4476 
RTWc_limit_alone = 18837 

Commands details: 
total_CMD = 904075 
n_nop = 876102 
Read = 15966 
Write = 0 
L2_Alloc = 0 
L2_WB = 6014 
n_act = 3021 
n_pre = 3005 
n_ref = 463904 
n_req = 20642 
total_req = 21980 

Dual Bus Interface Util: 
issued_total_row = 6026 
issued_total_col = 21980 
Row_Bus_Util =  0.006665 
CoL_Bus_Util = 0.024312 
Either_Row_CoL_Bus_Util = 0.030941 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001180 
queue_avg = 0.358057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 293577 -   mf: uid=1881222, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293477), 
Ready @ 293594 -   mf: uid=1881227, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293494), 
Ready @ 293614 -   mf: uid=1881230, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293514), 
Ready @ 293620 -   mf: uid=1881233, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293520), 
Ready @ 293623 -   mf: uid=1881234, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (293523), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904075 n_nop=876903 n_act=2519 n_pre=2503 n_ref_event=0 n_req=20700 n_rd=15788 n_rd_L2_A=0 n_write=0 n_wr_bk=6381 bw_util=0.04904
n_activity=150799 dram_eff=0.294
bk0: 1014a 895149i bk1: 1012a 895935i bk2: 1098a 894397i bk3: 1094a 894255i bk4: 1136a 893063i bk5: 1100a 892956i bk6: 1146a 893466i bk7: 1132a 892990i bk8: 1142a 893528i bk9: 1112a 893519i bk10: 872a 895610i bk11: 876a 895435i bk12: 764a 897617i bk13: 762a 897686i bk14: 768a 898510i bk15: 760a 898634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879034
Row_Buffer_Locality_read = 0.937167
Row_Buffer_Locality_write = 0.692182
Bank_Level_Parallism = 1.486334
Bank_Level_Parallism_Col = 1.443974
Bank_Level_Parallism_Ready = 1.064086
write_to_read_ratio_blp_rw_average = 0.533007
GrpLevelPara = 1.284142 

BW Util details:
bwutil = 0.049042 
total_CMD = 904075 
util_bw = 44338 
Wasted_Col = 44796 
Wasted_Row = 23980 
Idle = 790961 

BW Util Bottlenecks: 
RCDc_limit = 10748 
RCDWRc_limit = 8847 
WTRc_limit = 5855 
RTWc_limit = 27450 
CCDLc_limit = 12006 
rwq = 0 
CCDLc_limit_alone = 8017 
WTRc_limit_alone = 5408 
RTWc_limit_alone = 23908 

Commands details: 
total_CMD = 904075 
n_nop = 876903 
Read = 15788 
Write = 0 
L2_Alloc = 0 
L2_WB = 6381 
n_act = 2519 
n_pre = 2503 
n_ref = 0 
n_req = 20700 
total_req = 22169 

Dual Bus Interface Util: 
issued_total_row = 5022 
issued_total_col = 22169 
Row_Bus_Util =  0.005555 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.030055 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000699 
queue_avg = 0.336752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61288, Miss = 10818, Miss_rate = 0.177, Pending_hits = 3471, Reservation_fails = 1895
L2_cache_bank[1]: Access = 37644, Miss = 10002, Miss_rate = 0.266, Pending_hits = 2963, Reservation_fails = 1487
L2_cache_bank[2]: Access = 37192, Miss = 10022, Miss_rate = 0.269, Pending_hits = 2828, Reservation_fails = 1323
L2_cache_bank[3]: Access = 37320, Miss = 10002, Miss_rate = 0.268, Pending_hits = 2609, Reservation_fails = 1771
L2_cache_bank[4]: Access = 37320, Miss = 10022, Miss_rate = 0.269, Pending_hits = 2901, Reservation_fails = 1304
L2_cache_bank[5]: Access = 61458, Miss = 10806, Miss_rate = 0.176, Pending_hits = 3542, Reservation_fails = 2408
L2_cache_bank[6]: Access = 37044, Miss = 10022, Miss_rate = 0.271, Pending_hits = 2569, Reservation_fails = 1335
L2_cache_bank[7]: Access = 37456, Miss = 10012, Miss_rate = 0.267, Pending_hits = 2877, Reservation_fails = 1592
L2_cache_bank[8]: Access = 60778, Miss = 10740, Miss_rate = 0.177, Pending_hits = 3576, Reservation_fails = 1781
L2_cache_bank[9]: Access = 37416, Miss = 10000, Miss_rate = 0.267, Pending_hits = 2915, Reservation_fails = 1501
L2_cache_bank[10]: Access = 37240, Miss = 10002, Miss_rate = 0.269, Pending_hits = 2810, Reservation_fails = 1325
L2_cache_bank[11]: Access = 36996, Miss = 9988, Miss_rate = 0.270, Pending_hits = 2575, Reservation_fails = 1318
L2_total_cache_accesses = 519152
L2_total_cache_misses = 122436
L2_total_cache_miss_rate = 0.2358
L2_total_cache_pending_hits = 35636
L2_total_cache_reservation_fails = 19040
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9816
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 419
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 124804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26912
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 370
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 419
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=519152
icnt_total_pkts_simt_to_mem=198896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.646
	minimum = 5
	maximum = 873
Network latency average = 45.863
	minimum = 5
	maximum = 873
Slowest packet = 480279
Flit latency average = 43.2053
	minimum = 5
	maximum = 873
Slowest flit = 512890
Fragmentation average = 0.00044219
	minimum = 0
	maximum = 87
Injected packet rate average = 0.23215
	minimum = 0.0919112 (at node 6)
	maximum = 0.537449 (at node 20)
Accepted packet rate average = 0.23215
	minimum = 0.107426 (at node 21)
	maximum = 0.335404 (at node 4)
Injected flit rate average = 0.248027
	minimum = 0.119628 (at node 2)
	maximum = 0.537449 (at node 20)
Accepted flit rate average= 0.248027
	minimum = 0.14693 (at node 21)
	maximum = 0.335404 (at node 4)
Injected packet length average = 1.06839
Accepted packet length average = 1.06839
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9862 (9 samples)
	minimum = 5 (9 samples)
	maximum = 186.556 (9 samples)
Network latency average = 18.9605 (9 samples)
	minimum = 5 (9 samples)
	maximum = 182.556 (9 samples)
Flit latency average = 18.2419 (9 samples)
	minimum = 5 (9 samples)
	maximum = 182 (9 samples)
Fragmentation average = 0.000528793 (9 samples)
	minimum = 0 (9 samples)
	maximum = 44.4444 (9 samples)
Injected packet rate average = 0.0816767 (9 samples)
	minimum = 0.0317639 (9 samples)
	maximum = 0.202476 (9 samples)
Accepted packet rate average = 0.0816767 (9 samples)
	minimum = 0.0362583 (9 samples)
	maximum = 0.119852 (9 samples)
Injected flit rate average = 0.0872749 (9 samples)
	minimum = 0.0414724 (9 samples)
	maximum = 0.202644 (9 samples)
Accepted flit rate average = 0.0872749 (9 samples)
	minimum = 0.0492865 (9 samples)
	maximum = 0.119852 (9 samples)
Injected packet size average = 1.06854 (9 samples)
Accepted packet size average = 1.06854 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 35 sec (815 sec)
gpgpu_simulation_rate = 81177 (inst/sec)
gpgpu_simulation_rate = 360 (cycle/sec)
gpgpu_silicon_slowdown = 833333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
kernel_stream_id = 6
gpu_sim_cycle = 29708
gpu_sim_insn = 19880
gpu_ipc =       0.6692
gpu_tot_sim_cycle = 323246
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     204.7355
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.6901% 
max_total_param_size = 0
gpu_stall_dramfull = 18029
gpu_stall_icnt2sh    = 76788
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4729
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8307
L2_BW  =       0.0459 GB/Sec
L2_BW_total  =      15.4224 GB/Sec
gpu_total_sim_rate=75547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12389
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7326
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7158, Miss_rate = 0.589, Pending_hits = 733, Reservation_fails = 2314
	L1D_cache_core[1]: Access = 11945, Miss = 6988, Miss_rate = 0.585, Pending_hits = 837, Reservation_fails = 2543
	L1D_cache_core[2]: Access = 11866, Miss = 7022, Miss_rate = 0.592, Pending_hits = 689, Reservation_fails = 3042
	L1D_cache_core[3]: Access = 12186, Miss = 6993, Miss_rate = 0.574, Pending_hits = 759, Reservation_fails = 1189
	L1D_cache_core[4]: Access = 11849, Miss = 6921, Miss_rate = 0.584, Pending_hits = 815, Reservation_fails = 4654
	L1D_cache_core[5]: Access = 11866, Miss = 7069, Miss_rate = 0.596, Pending_hits = 783, Reservation_fails = 3928
	L1D_cache_core[6]: Access = 12122, Miss = 7059, Miss_rate = 0.582, Pending_hits = 754, Reservation_fails = 2343
	L1D_cache_core[7]: Access = 12025, Miss = 6917, Miss_rate = 0.575, Pending_hits = 875, Reservation_fails = 3163
	L1D_cache_core[8]: Access = 11930, Miss = 7193, Miss_rate = 0.603, Pending_hits = 723, Reservation_fails = 2619
	L1D_cache_core[9]: Access = 11994, Miss = 7068, Miss_rate = 0.589, Pending_hits = 792, Reservation_fails = 3874
	L1D_cache_core[10]: Access = 12122, Miss = 7054, Miss_rate = 0.582, Pending_hits = 816, Reservation_fails = 2067
	L1D_cache_core[11]: Access = 12122, Miss = 6946, Miss_rate = 0.573, Pending_hits = 714, Reservation_fails = 1921
	L1D_cache_core[12]: Access = 11802, Miss = 6907, Miss_rate = 0.585, Pending_hits = 848, Reservation_fails = 2555
	L1D_cache_core[13]: Access = 12122, Miss = 7166, Miss_rate = 0.591, Pending_hits = 971, Reservation_fails = 3199
	L1D_cache_core[14]: Access = 12058, Miss = 7298, Miss_rate = 0.605, Pending_hits = 753, Reservation_fails = 4405
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105759
	L1D_total_cache_miss_rate = 0.5870
	L1D_total_cache_pending_hits = 11862
	L1D_total_cache_reservation_fails = 43816
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 112917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102995
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 22176
gpgpu_n_l1cache_bkconflict = 4277
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4277
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:417627	W0_Idle:1714857	W0_Scoreboard:2069572	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 823960 {8:102995,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16479200 {40:411980,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 245 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 60 
mrq_lat_table:70734 	5121 	19905 	14343 	12369 	1366 	518 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313775 	177922 	11973 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3506 	219 	68 	138319 	5768 	4157 	808 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	48111 	71341 	73928 	94610 	166201 	49983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       126       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        64       128       124       135        84       128       121 
dram[3]:       126       128       128       128       128       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       124       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14541     20128     15283     22023     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15231     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12422     16095     15282     19853     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     17343 
dram[3]:     13023     13041     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     10712     11492     19728     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     19849     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.155963  7.371428  6.942029  7.316327  5.984313  6.365957  6.626667  6.840183  5.629344  6.309623  6.497175  7.218750  7.606061  8.517241  9.304762  9.100918 
dram[1]:  7.643275  7.300000  6.970588  6.601852  6.502164  6.175732  7.098591  6.156379  6.711111  6.586667  6.696629  7.134969  9.339622  9.686275  8.701755  8.945455 
dram[2]:  7.742515  6.390476  7.367876  6.568182  6.294117  6.051587  6.225000  6.495652  6.681416  5.710938  7.554140  6.505814  8.233334  7.500000  8.626087  9.495146 
dram[3]:  7.327778  7.365169  6.385650  6.932039  6.194093  6.337553  6.458874  6.913242  6.551111  6.904109  7.130952  6.893491  9.320755  8.666667  8.166667  8.936937 
dram[4]:  6.495146  7.450867  6.662037  7.222222  6.011858  6.599119  6.606194  6.781818  5.777778  6.197531  6.502924  6.975758  7.613636  8.250000  9.747475  9.100918 
dram[5]:  8.312102 10.301587  7.393783  8.376471  7.265700  7.231527  8.364641  6.880734  7.294686  7.363184  8.204226  7.345912 10.988889 10.389474 12.717949 12.455696 
average row locality = 124402/17439 = 7.133551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       329       368       386       426       424       480       417       480       430       480       342       381       262       288       249       288 
dram[1]:       364       368       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[2]:       364       335       426       386       480       425       480       418       480       429       390       333       291       263       288       246 
dram[3]:       364       372       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[4]:       330       372       385       426       427       480       417       480       429       480       331       381       264       288       244       288 
dram[5]:       367       371       425       426       480       480       480       480       480       480       383       382       290       289       288       288 
total dram writes = 37259
bank skew: 480/244 = 1.97
chip skew: 6394/6022 = 1.06
average mf latency per bank:
dram[0]:      10816      4830      8949      4345      6340      1624      6242      1562      5036      1485      4961      1486      5521      1693      6580      1666
dram[1]:       4687      4697      4383      4323      1630      1636      1656      1542      1472      1483      1468      1422      1659      1608      1607      1629
dram[2]:       4804      9600      4326      9151      1641      6180      1561      6301      1493      4814      1449      5109      1686      5399      1618      6585
dram[3]:       4727      4497      4196      4451      1526      1588      1519      1661      1500      1472      1405      1522      1639      1700      1610      1641
dram[4]:      10758      4644      9395      4402      6544      1583      6400      1560      5110      1478      5013      1453      5609      1702      6837      1649
dram[5]:       4567      4610      4467      4400      1624      1581      1686      1550      1442      1461      1486      1427      1652      1639      1649      1648
maximum mf latency per bank:
dram[0]:        628       427       955       506      1016       445      1182       408       698       459       628       397       620       412       610       397
dram[1]:        429       474       454       509       546       450       548       422       368       401       476       426       389       403       388       394
dram[2]:        414       690       445      1026       413      1078       456      1166       453       675       390       629       426       632       388       612
dram[3]:        472       416       475       508       395       473       386       492       431       410       394       494       407       404       396       407
dram[4]:        678       374      1012       490      1073       473      1101       500       711       451       587       417       659       419       621       407
dram[5]:        411       453       480       510       497       446       533       438       370       397       482       397       434       373       405       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 323317 -   mf: uid=1883112, sid4294967295:w4294967295, part=0, addr=0xc004b100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323217), 
Ready @ 323325 -   mf: uid=1883116, sid4294967295:w4294967295, part=0, addr=0xc004c900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323225), 
Ready @ 323331 -   mf: uid=1883119, sid4294967295:w4294967295, part=0, addr=0xc004e100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323231), 
Ready @ 323337 -   mf: uid=1883122, sid4294967295:w4294967295, part=0, addr=0xc004f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323237), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=967474 n_act=3038 n_pre=3022 n_ref_event=0 n_req=20746 n_rd=16054 n_rd_L2_A=0 n_write=0 n_wr_bk=6030 bw_util=0.04436
n_activity=163335 dram_eff=0.2704
bk0: 1088a 986007i bk1: 1006a 986361i bk2: 1134a 986036i bk3: 1104a 986297i bk4: 1190a 984717i bk5: 1128a 984054i bk6: 1160a 984990i bk7: 1130a 984620i bk8: 1122a 984384i bk9: 1140a 984054i bk10: 886a 986698i bk11: 864a 987407i bk12: 792a 988720i bk13: 764a 988806i bk14: 778a 989633i bk15: 768a 989694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854092
Row_Buffer_Locality_read = 0.919522
Row_Buffer_Locality_write = 0.630222
Bank_Level_Parallism = 1.408243
Bank_Level_Parallism_Col = 1.365999
Bank_Level_Parallism_Ready = 1.056545
write_to_read_ratio_blp_rw_average = 0.487531
GrpLevelPara = 1.201005 

BW Util details:
bwutil = 0.044364 
total_CMD = 995573 
util_bw = 44168 
Wasted_Col = 46363 
Wasted_Row = 31502 
Idle = 873540 

BW Util Bottlenecks: 
RCDc_limit = 13806 
RCDWRc_limit = 10350 
WTRc_limit = 4531 
RTWc_limit = 22670 
CCDLc_limit = 13034 
rwq = 0 
CCDLc_limit_alone = 8999 
WTRc_limit_alone = 4201 
RTWc_limit_alone = 18965 

Commands details: 
total_CMD = 995573 
n_nop = 967474 
Read = 16054 
Write = 0 
L2_Alloc = 0 
L2_WB = 6030 
n_act = 3038 
n_pre = 3022 
n_ref = 0 
n_req = 20746 
total_req = 22084 

Dual Bus Interface Util: 
issued_total_row = 6060 
issued_total_col = 22084 
Row_Bus_Util =  0.006087 
CoL_Bus_Util = 0.022182 
Either_Row_CoL_Bus_Util = 0.028224 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001601 
queue_avg = 0.331079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=967531 n_act=2934 n_pre=2918 n_ref_event=0 n_req=20756 n_rd=15836 n_rd_L2_A=0 n_write=0 n_wr_bk=6390 bw_util=0.04465
n_activity=156947 dram_eff=0.2832
bk0: 1026a 986857i bk1: 1030a 986376i bk2: 1092a 985708i bk3: 1096a 985321i bk4: 1134a 983931i bk5: 1108a 983755i bk6: 1144a 984668i bk7: 1128a 984159i bk8: 1142a 984756i bk9: 1114a 984272i bk10: 894a 986476i bk11: 872a 987027i bk12: 764a 988583i bk13: 764a 989094i bk14: 768a 989329i bk15: 760a 989007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859318
Row_Buffer_Locality_read = 0.924034
Row_Buffer_Locality_write = 0.651016
Bank_Level_Parallism = 1.462769
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.060724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044650 
total_CMD = 995573 
util_bw = 44452 
Wasted_Col = 45240 
Wasted_Row = 29732 
Idle = 876149 

BW Util Bottlenecks: 
RCDc_limit = 12943 
RCDWRc_limit = 10103 
WTRc_limit = 5262 
RTWc_limit = 22349 
CCDLc_limit = 13029 
rwq = 0 
CCDLc_limit_alone = 8965 
WTRc_limit_alone = 4797 
RTWc_limit_alone = 18750 

Commands details: 
total_CMD = 995573 
n_nop = 967531 
Read = 15836 
Write = 0 
L2_Alloc = 0 
L2_WB = 6390 
n_act = 2934 
n_pre = 2918 
n_ref = 0 
n_req = 20756 
total_req = 22226 

Dual Bus Interface Util: 
issued_total_row = 5852 
issued_total_col = 22226 
Row_Bus_Util =  0.005878 
CoL_Bus_Util = 0.022325 
Either_Row_CoL_Bus_Util = 0.028167 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001284 
queue_avg = 0.361665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 323321 -   mf: uid=1883114, sid4294967295:w4294967295, part=2, addr=0xc004b900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323221), 
Ready @ 323327 -   mf: uid=1883117, sid4294967295:w4294967295, part=2, addr=0xc004d100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323227), 
Ready @ 323333 -   mf: uid=1883120, sid4294967295:w4294967295, part=2, addr=0xc004e900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323233), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=967450 n_act=3046 n_pre=3030 n_ref_event=0 n_req=20753 n_rd=16060 n_rd_L2_A=0 n_write=0 n_wr_bk=6034 bw_util=0.04438
n_activity=162151 dram_eff=0.2725
bk0: 1012a 987008i bk1: 1084a 986827i bk2: 1092a 986010i bk3: 1142a 985821i bk4: 1130a 983951i bk5: 1188a 984131i bk6: 1126a 983884i bk7: 1162a 985165i bk8: 1142a 984726i bk9: 1126a 984203i bk10: 888a 987371i bk11: 862a 987312i bk12: 762a 988625i bk13: 796a 989010i bk14: 768a 989609i bk15: 780a 989937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853852
Row_Buffer_Locality_read = 0.918867
Row_Buffer_Locality_write = 0.631366
Bank_Level_Parallism = 1.412077
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.060079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044384 
total_CMD = 995573 
util_bw = 44188 
Wasted_Col = 46234 
Wasted_Row = 30535 
Idle = 874616 

BW Util Bottlenecks: 
RCDc_limit = 13973 
RCDWRc_limit = 10300 
WTRc_limit = 4855 
RTWc_limit = 21757 
CCDLc_limit = 13011 
rwq = 0 
CCDLc_limit_alone = 8946 
WTRc_limit_alone = 4462 
RTWc_limit_alone = 18085 

Commands details: 
total_CMD = 995573 
n_nop = 967450 
Read = 16060 
Write = 0 
L2_Alloc = 0 
L2_WB = 6034 
n_act = 3046 
n_pre = 3030 
n_ref = 0 
n_req = 20753 
total_req = 22094 

Dual Bus Interface Util: 
issued_total_row = 6076 
issued_total_col = 22094 
Row_Bus_Util =  0.006103 
CoL_Bus_Util = 0.022192 
Either_Row_CoL_Bus_Util = 0.028248 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001671 
queue_avg = 0.321126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=967485 n_act=2958 n_pre=2942 n_ref_event=0 n_req=20755 n_rd=15832 n_rd_L2_A=0 n_write=0 n_wr_bk=6394 bw_util=0.04465
n_activity=156753 dram_eff=0.2836
bk0: 1038a 986257i bk1: 1024a 986186i bk2: 1094a 985202i bk3: 1098a 985654i bk4: 1100a 983862i bk5: 1134a 983560i bk6: 1124a 984345i bk7: 1146a 984421i bk8: 1106a 984295i bk9: 1144a 984487i bk10: 900a 986751i bk11: 874a 987104i bk12: 762a 989089i bk13: 764a 988975i bk14: 756a 989217i bk15: 768a 989480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858203
Row_Buffer_Locality_read = 0.923320
Row_Buffer_Locality_write = 0.648791
Bank_Level_Parallism = 1.457575
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.056935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044650 
total_CMD = 995573 
util_bw = 44452 
Wasted_Col = 45529 
Wasted_Row = 30149 
Idle = 875443 

BW Util Bottlenecks: 
RCDc_limit = 13019 
RCDWRc_limit = 10075 
WTRc_limit = 5098 
RTWc_limit = 23163 
CCDLc_limit = 13268 
rwq = 0 
CCDLc_limit_alone = 8977 
WTRc_limit_alone = 4657 
RTWc_limit_alone = 19313 

Commands details: 
total_CMD = 995573 
n_nop = 967485 
Read = 15832 
Write = 0 
L2_Alloc = 0 
L2_WB = 6394 
n_act = 2958 
n_pre = 2942 
n_ref = 0 
n_req = 20755 
total_req = 22226 

Dual Bus Interface Util: 
issued_total_row = 5900 
issued_total_col = 22226 
Row_Bus_Util =  0.005926 
CoL_Bus_Util = 0.022325 
Either_Row_CoL_Bus_Util = 0.028213 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001353 
queue_avg = 0.363804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 323319 -   mf: uid=1883113, sid4294967295:w4294967295, part=4, addr=0xc004a900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323219), 
Ready @ 323323 -   mf: uid=1883115, sid4294967295:w4294967295, part=4, addr=0xc004c100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323223), 
Ready @ 323329 -   mf: uid=1883118, sid4294967295:w4294967295, part=4, addr=0xc004d900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323229), 
Ready @ 323335 -   mf: uid=1883121, sid4294967295:w4294967295, part=4, addr=0xc004f100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (323235), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=967556 n_act=3025 n_pre=3009 n_ref_event=463904 n_req=20677 n_rd=15994 n_rd_L2_A=0 n_write=0 n_wr_bk=6022 bw_util=0.04423
n_activity=162249 dram_eff=0.2714
bk0: 1084a 986580i bk1: 1002a 986176i bk2: 1136a 986062i bk3: 1100a 985801i bk4: 1182a 984150i bk5: 1130a 984172i bk6: 1162a 985318i bk7: 1124a 984509i bk8: 1120a 984478i bk9: 1138a 984423i bk10: 858a 987228i bk11: 860a 986931i bk12: 794a 988706i bk13: 766a 988911i bk14: 770a 989873i bk15: 768a 989832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854428
Row_Buffer_Locality_read = 0.920220
Row_Buffer_Locality_write = 0.629725
Bank_Level_Parallism = 1.418775
Bank_Level_Parallism_Col = 1.375443
Bank_Level_Parallism_Ready = 1.052487
write_to_read_ratio_blp_rw_average = 0.485921
GrpLevelPara = 1.207470 

BW Util details:
bwutil = 0.044228 
total_CMD = 995573 
util_bw = 44032 
Wasted_Col = 45975 
Wasted_Row = 30689 
Idle = 874877 

BW Util Bottlenecks: 
RCDc_limit = 13796 
RCDWRc_limit = 10288 
WTRc_limit = 4886 
RTWc_limit = 22569 
CCDLc_limit = 12851 
rwq = 0 
CCDLc_limit_alone = 8754 
WTRc_limit_alone = 4478 
RTWc_limit_alone = 18880 

Commands details: 
total_CMD = 995573 
n_nop = 967556 
Read = 15994 
Write = 0 
L2_Alloc = 0 
L2_WB = 6022 
n_act = 3025 
n_pre = 3009 
n_ref = 463904 
n_req = 20677 
total_req = 22016 

Dual Bus Interface Util: 
issued_total_row = 6034 
issued_total_col = 22016 
Row_Bus_Util =  0.006061 
CoL_Bus_Util = 0.022114 
Either_Row_CoL_Bus_Util = 0.028142 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001178 
queue_avg = 0.325262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995573 n_nop=968381 n_act=2521 n_pre=2505 n_ref_event=0 n_req=20715 n_rd=15796 n_rd_L2_A=0 n_write=0 n_wr_bk=6389 bw_util=0.04457
n_activity=150964 dram_eff=0.2939
bk0: 1022a 986617i bk1: 1012a 987431i bk2: 1098a 985894i bk3: 1094a 985752i bk4: 1136a 984561i bk5: 1100a 984454i bk6: 1146a 984964i bk7: 1132a 984489i bk8: 1142a 985027i bk9: 1112a 985018i bk10: 872a 987087i bk11: 876a 986932i bk12: 764a 989089i bk13: 762a 989183i bk14: 768a 990008i bk15: 760a 990133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879025
Row_Buffer_Locality_read = 0.937136
Row_Buffer_Locality_write = 0.692417
Bank_Level_Parallism = 1.485978
Bank_Level_Parallism_Col = 1.443668
Bank_Level_Parallism_Ready = 1.064040
write_to_read_ratio_blp_rw_average = 0.533075
GrpLevelPara = 1.283922 

BW Util details:
bwutil = 0.044567 
total_CMD = 995573 
util_bw = 44370 
Wasted_Col = 44836 
Wasted_Row = 24002 
Idle = 882365 

BW Util Bottlenecks: 
RCDc_limit = 10760 
RCDWRc_limit = 8854 
WTRc_limit = 5857 
RTWc_limit = 27466 
CCDLc_limit = 12014 
rwq = 0 
CCDLc_limit_alone = 8022 
WTRc_limit_alone = 5410 
RTWc_limit_alone = 23921 

Commands details: 
total_CMD = 995573 
n_nop = 968381 
Read = 15796 
Write = 0 
L2_Alloc = 0 
L2_WB = 6389 
n_act = 2521 
n_pre = 2505 
n_ref = 0 
n_req = 20715 
total_req = 22185 

Dual Bus Interface Util: 
issued_total_row = 5026 
issued_total_col = 22185 
Row_Bus_Util =  0.005048 
CoL_Bus_Util = 0.022284 
Either_Row_CoL_Bus_Util = 0.027313 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000699 
queue_avg = 0.305859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61330, Miss = 10860, Miss_rate = 0.177, Pending_hits = 3471, Reservation_fails = 1895
L2_cache_bank[1]: Access = 37644, Miss = 10002, Miss_rate = 0.266, Pending_hits = 2963, Reservation_fails = 1487
L2_cache_bank[2]: Access = 37200, Miss = 10030, Miss_rate = 0.270, Pending_hits = 2828, Reservation_fails = 1323
L2_cache_bank[3]: Access = 37320, Miss = 10002, Miss_rate = 0.268, Pending_hits = 2609, Reservation_fails = 1771
L2_cache_bank[4]: Access = 37328, Miss = 10030, Miss_rate = 0.269, Pending_hits = 2901, Reservation_fails = 1304
L2_cache_bank[5]: Access = 61488, Miss = 10836, Miss_rate = 0.176, Pending_hits = 3542, Reservation_fails = 2408
L2_cache_bank[6]: Access = 37052, Miss = 10030, Miss_rate = 0.271, Pending_hits = 2569, Reservation_fails = 1335
L2_cache_bank[7]: Access = 37456, Miss = 10012, Miss_rate = 0.267, Pending_hits = 2877, Reservation_fails = 1592
L2_cache_bank[8]: Access = 60816, Miss = 10778, Miss_rate = 0.177, Pending_hits = 3576, Reservation_fails = 1781
L2_cache_bank[9]: Access = 37416, Miss = 10000, Miss_rate = 0.267, Pending_hits = 2915, Reservation_fails = 1501
L2_cache_bank[10]: Access = 37248, Miss = 10010, Miss_rate = 0.269, Pending_hits = 2810, Reservation_fails = 1325
L2_cache_bank[11]: Access = 36996, Miss = 9988, Miss_rate = 0.270, Pending_hits = 2575, Reservation_fails = 1318
L2_total_cache_accesses = 519294
L2_total_cache_misses = 122578
L2_total_cache_miss_rate = 0.2360
L2_total_cache_pending_hits = 35636
L2_total_cache_reservation_fails = 19040
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=519294
icnt_total_pkts_simt_to_mem=198954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 672117
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 718193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00023064
	minimum = 0 (at node 0)
	maximum = 0.00144742 (at node 4)
Accepted packet rate average = 0.00023064
	minimum = 0 (at node 0)
	maximum = 0.00477986 (at node 4)
Injected flit rate average = 0.00024934
	minimum = 0 (at node 0)
	maximum = 0.00195234 (at node 4)
Accepted flit rate average= 0.00024934
	minimum = 0 (at node 0)
	maximum = 0.00477986 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5244 (10 samples)
	minimum = 5 (10 samples)
	maximum = 169.1 (10 samples)
Network latency average = 17.579 (10 samples)
	minimum = 5 (10 samples)
	maximum = 164.9 (10 samples)
Flit latency average = 16.9237 (10 samples)
	minimum = 5 (10 samples)
	maximum = 164.4 (10 samples)
Fragmentation average = 0.000475913 (10 samples)
	minimum = 0 (10 samples)
	maximum = 40 (10 samples)
Injected packet rate average = 0.0735321 (10 samples)
	minimum = 0.0285875 (10 samples)
	maximum = 0.182373 (10 samples)
Accepted packet rate average = 0.0735321 (10 samples)
	minimum = 0.0326325 (10 samples)
	maximum = 0.108345 (10 samples)
Injected flit rate average = 0.0785724 (10 samples)
	minimum = 0.0373252 (10 samples)
	maximum = 0.182575 (10 samples)
Accepted flit rate average = 0.0785724 (10 samples)
	minimum = 0.0443578 (10 samples)
	maximum = 0.108345 (10 samples)
Injected packet size average = 1.06855 (10 samples)
Accepted packet size average = 1.06855 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 36 sec (876 sec)
gpgpu_simulation_rate = 75547 (inst/sec)
gpgpu_simulation_rate = 369 (cycle/sec)
gpgpu_silicon_slowdown = 813008x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
kernel_stream_id = 60221
gpu_sim_cycle = 36407
gpu_sim_insn = 551040
gpu_ipc =      15.1356
gpu_tot_sim_cycle = 359653
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     185.5427
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 34.4271% 
max_total_param_size = 0
gpu_stall_dramfull = 18029
gpu_stall_icnt2sh    = 76788
partiton_level_parallism =       0.0872
partiton_level_parallism_total  =       0.4339
partiton_level_parallism_util =       1.1627
partiton_level_parallism_util_total  =       1.8096
L2_BW  =       2.8889 GB/Sec
L2_BW_total  =      14.1536 GB/Sec
gpu_total_sim_rate=67678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14535
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7326
L1D_cache:
	L1D_cache_core[0]: Access = 12311, Miss = 7238, Miss_rate = 0.588, Pending_hits = 749, Reservation_fails = 2314
	L1D_cache_core[1]: Access = 12103, Miss = 7068, Miss_rate = 0.584, Pending_hits = 853, Reservation_fails = 2543
	L1D_cache_core[2]: Access = 12024, Miss = 7102, Miss_rate = 0.591, Pending_hits = 705, Reservation_fails = 3042
	L1D_cache_core[3]: Access = 12265, Miss = 7041, Miss_rate = 0.574, Pending_hits = 759, Reservation_fails = 1189
	L1D_cache_core[4]: Access = 11928, Miss = 6969, Miss_rate = 0.584, Pending_hits = 815, Reservation_fails = 4654
	L1D_cache_core[5]: Access = 12024, Miss = 7156, Miss_rate = 0.595, Pending_hits = 799, Reservation_fails = 3928
	L1D_cache_core[6]: Access = 12280, Miss = 7139, Miss_rate = 0.581, Pending_hits = 770, Reservation_fails = 2343
	L1D_cache_core[7]: Access = 12183, Miss = 6997, Miss_rate = 0.574, Pending_hits = 891, Reservation_fails = 3163
	L1D_cache_core[8]: Access = 12088, Miss = 7273, Miss_rate = 0.602, Pending_hits = 739, Reservation_fails = 2619
	L1D_cache_core[9]: Access = 12152, Miss = 7148, Miss_rate = 0.588, Pending_hits = 808, Reservation_fails = 3874
	L1D_cache_core[10]: Access = 12280, Miss = 7134, Miss_rate = 0.581, Pending_hits = 832, Reservation_fails = 2067
	L1D_cache_core[11]: Access = 12280, Miss = 7026, Miss_rate = 0.572, Pending_hits = 730, Reservation_fails = 1921
	L1D_cache_core[12]: Access = 11960, Miss = 6987, Miss_rate = 0.584, Pending_hits = 864, Reservation_fails = 2555
	L1D_cache_core[13]: Access = 12280, Miss = 7246, Miss_rate = 0.590, Pending_hits = 987, Reservation_fails = 3199
	L1D_cache_core[14]: Access = 12216, Miss = 7378, Miss_rate = 0.604, Pending_hits = 769, Reservation_fails = 4405
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 106902
	L1D_total_cache_miss_rate = 0.5862
	L1D_total_cache_pending_hits = 12070
	L1D_total_cache_reservation_fails = 43816
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 208
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 977
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 868
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17080

Total_core_cache_fail_stats:
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11214, 8265, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 119189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104131
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 4277
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4277
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425711	W0_Idle:2336086	W0_Scoreboard:2497859	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 833048 {8:104131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16660960 {40:416524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 244 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 60 
mrq_lat_table:72677 	5172 	20485 	14478 	12440 	1366 	518 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319985 	177992 	11973 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4607 	267 	87 	140114 	5978 	4157 	808 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54066 	71666 	73928 	94610 	166201 	49983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	338 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       126       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        64       128       124       135        84       128       121 
dram[3]:       126       128       128       128       128       138       128       128       127       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       124       128       128       138       130       128       128       138       127       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14864     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15559     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24408 
dram[3]:     13023     13047     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     13622     11500     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.043668  7.106952  6.779343  7.316327  6.075472  6.711864  6.520833  6.840183  5.416084  6.309623  6.288660  7.218750  6.855346  7.345324  9.443397  9.100918 
dram[1]:  7.433333  7.046875  6.970588  6.601852  6.853448  6.516667  7.098591  6.156379  6.711111  6.586667  6.696629  7.134969  8.300813  8.168000  8.701755  8.945455 
dram[2]:  7.522727  6.247748  7.367876  6.477679  6.635983  6.071429  6.225000  6.369919  6.681416  5.451049  7.554140  6.313830  7.548148  6.849057  8.626087  9.268518 
dram[3]:  7.142857  7.209677  6.385650  6.932039  6.537815  6.647059  6.458874  6.913242  6.551111  6.904109  7.130952  6.893491  8.023623  7.891473  8.166667  8.936937 
dram[4]:  6.263637  7.287293  6.568182  7.222222  6.063671  6.921052  6.466942  6.781818  5.507092  6.197531  6.434066  6.975758  6.855346  7.445255  9.647058  9.100918 
dram[5]:  7.958333  9.895522  7.393783  8.376471  7.653846  7.588235  8.364641  6.880734  7.294686  7.363184  8.204226  7.345912  9.542056  9.685715 12.717949 12.455696 
average row locality = 127182/18047 = 7.047266
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       345       379       393       426       440       480       427       480       437       480       356       381       297       332       261       288 
dram[1]:       375       379       426       426       480       480       480       480       480       480       390       381       332       332       288       288 
dram[2]:       375       353       426       392       480       443       480       427       480       438       390       345       332       300       288       257 
dram[3]:       375       381       426       426       480       480       480       480       480       480       390       381       332       328       288       288 
dram[4]:       348       381       391       426       445       480       425       480       438       480       342       381       302       328       255       288 
dram[5]:       379       378       425       426       480       480       480       480       480       480       383       382       332       329       288       288 
total dram writes = 38080
bank skew: 480/255 = 1.88
chip skew: 6497/6190 = 1.05
average mf latency per bank:
dram[0]:      10353      4689      8822      4345      6315      1733      6159      1562      5023      1485      4828      1486      4937      1468      6333      1666
dram[1]:       4549      4561      4383      4323      1739      1745      1656      1542      1472      1483      1468      1422      1454      1395      1607      1629
dram[2]:       4663      9148      4326      9044      1750      6121      1561      6231      1493      4783      1449      4994      1478      4796      1618      6359
dram[3]:       4589      4390      4196      4451      1635      1690      1519      1661      1500      1472      1405      1522      1436      1493      1610      1641
dram[4]:      10239      4534      9284      4402      6478      1684      6342      1560      5073      1478      4910      1453      4965      1495      6596      1649
dram[5]:       4423      4524      4467      4400      1737      1684      1686      1550      1442      1461      1486      1427      1443      1439      1649      1648
maximum mf latency per bank:
dram[0]:        628       427       955       506      1016       445      1182       408       698       459       628       397       620       412       610       397
dram[1]:        429       474       454       509       546       450       548       422       368       401       476       426       389       403       388       394
dram[2]:        414       690       445      1026       413      1078       456      1166       453       675       390       629       426       632       388       612
dram[3]:        472       416       475       508       395       473       386       492       431       410       394       494       407       404       396       407
dram[4]:        678       374      1012       490      1073       473      1101       500       711       451       587       417       659       419       621       407
dram[5]:        411       453       480       510       497       446       533       438       370       397       482       397       434       373       405       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 359713 -   mf: uid=1914290, sid4294967295:w4294967295, part=0, addr=0xc007f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359613), 
Ready @ 359723 -   mf: uid=1914292, sid4294967295:w4294967295, part=0, addr=0xc00af900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359623), 
Ready @ 359741 -   mf: uid=1914297, sid4294967295:w4294967295, part=0, addr=0xc001f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359641), 
Ready @ 359744 -   mf: uid=1914299, sid4294967295:w4294967295, part=0, addr=0xc0067900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359644), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1078647 n_act=3188 n_pre=3172 n_ref_event=0 n_req=21384 n_rd=16542 n_rd_L2_A=0 n_write=0 n_wr_bk=6202 bw_util=0.04107
n_activity=169908 dram_eff=0.2677
bk0: 1116a 1097772i bk1: 1038a 1098135i bk2: 1134a 1098018i bk3: 1104a 1098439i bk4: 1258a 1096556i bk5: 1216a 1096162i bk6: 1224a 1096550i bk7: 1130a 1096764i bk8: 1206a 1095673i bk9: 1140a 1096160i bk10: 942a 1098357i bk11: 864a 1099532i bk12: 848a 1099978i bk13: 764a 1100090i bk14: 790a 1101578i bk15: 768a 1101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851431
Row_Buffer_Locality_read = 0.917543
Row_Buffer_Locality_write = 0.625568
Bank_Level_Parallism = 1.402838
Bank_Level_Parallism_Col = 1.359044
Bank_Level_Parallism_Ready = 1.055733
write_to_read_ratio_blp_rw_average = 0.485870
GrpLevelPara = 1.194578 

BW Util details:
bwutil = 0.041065 
total_CMD = 1107704 
util_bw = 45488 
Wasted_Col = 48164 
Wasted_Row = 32916 
Idle = 981136 

BW Util Bottlenecks: 
RCDc_limit = 14525 
RCDWRc_limit = 10856 
WTRc_limit = 4577 
RTWc_limit = 23269 
CCDLc_limit = 13492 
rwq = 0 
CCDLc_limit_alone = 9353 
WTRc_limit_alone = 4244 
RTWc_limit_alone = 19463 

Commands details: 
total_CMD = 1107704 
n_nop = 1078647 
Read = 16542 
Write = 0 
L2_Alloc = 0 
L2_WB = 6202 
n_act = 3188 
n_pre = 3172 
n_ref = 0 
n_req = 21384 
total_req = 22744 

Dual Bus Interface Util: 
issued_total_row = 6360 
issued_total_col = 22744 
Row_Bus_Util =  0.005742 
CoL_Bus_Util = 0.020533 
Either_Row_CoL_Bus_Util = 0.026232 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001618 
queue_avg = 0.302979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1079198 n_act=2997 n_pre=2981 n_ref_event=0 n_req=21066 n_rd=16068 n_rd_L2_A=0 n_write=0 n_wr_bk=6497 bw_util=0.04074
n_activity=160251 dram_eff=0.2816
bk0: 1050a 1098677i bk1: 1062a 1098124i bk2: 1092a 1097807i bk3: 1096a 1097431i bk4: 1222a 1095987i bk5: 1196a 1095821i bk6: 1144a 1096800i bk7: 1128a 1096295i bk8: 1142a 1096895i bk9: 1114a 1096416i bk10: 894a 1098642i bk11: 872a 1099217i bk12: 764a 1100151i bk13: 764a 1100481i bk14: 768a 1101397i bk15: 760a 1101095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858397
Row_Buffer_Locality_read = 0.924384
Row_Buffer_Locality_write = 0.646259
Bank_Level_Parallism = 1.458990
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.060034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040742 
total_CMD = 1107704 
util_bw = 45130 
Wasted_Col = 46028 
Wasted_Row = 30315 
Idle = 986231 

BW Util Bottlenecks: 
RCDc_limit = 13087 
RCDWRc_limit = 10434 
WTRc_limit = 5285 
RTWc_limit = 22879 
CCDLc_limit = 13180 
rwq = 0 
CCDLc_limit_alone = 9044 
WTRc_limit_alone = 4818 
RTWc_limit_alone = 19210 

Commands details: 
total_CMD = 1107704 
n_nop = 1079198 
Read = 16068 
Write = 0 
L2_Alloc = 0 
L2_WB = 6497 
n_act = 2997 
n_pre = 2981 
n_ref = 0 
n_req = 21066 
total_req = 22565 

Dual Bus Interface Util: 
issued_total_row = 5978 
issued_total_col = 22565 
Row_Bus_Util =  0.005397 
CoL_Bus_Util = 0.020371 
Either_Row_CoL_Bus_Util = 0.025734 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001298 
queue_avg = 0.326215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 359712 -   mf: uid=1914289, sid4294967295:w4294967295, part=2, addr=0xc006f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359612), 
Ready @ 359727 -   mf: uid=1914293, sid4294967295:w4294967295, part=2, addr=0xc0087900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359627), 
Ready @ 359733 -   mf: uid=1914295, sid4294967295:w4294967295, part=2, addr=0xc009f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359633), 
Ready @ 359738 -   mf: uid=1914296, sid4294967295:w4294967295, part=2, addr=0xc00cf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359638), 
Ready @ 359741 -   mf: uid=1914298, sid4294967295:w4294967295, part=2, addr=0xc0057900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359641), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1078635 n_act=3193 n_pre=3177 n_ref_event=0 n_req=21389 n_rd=16544 n_rd_L2_A=0 n_write=0 n_wr_bk=6206 bw_util=0.04108
n_activity=168681 dram_eff=0.2697
bk0: 1036a 1098816i bk1: 1112a 1098565i bk2: 1092a 1098134i bk3: 1142a 1097860i bk4: 1218a 1096048i bk5: 1260a 1095824i bk6: 1126a 1096040i bk7: 1226a 1096771i bk8: 1142a 1096879i bk9: 1214a 1095436i bk10: 888a 1099482i bk11: 918a 1099025i bk12: 762a 1100007i bk13: 848a 1100329i bk14: 768a 1101654i bk15: 792a 1101811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851325
Row_Buffer_Locality_read = 0.917070
Row_Buffer_Locality_write = 0.626832
Bank_Level_Parallism = 1.407064
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041076 
total_CMD = 1107704 
util_bw = 45500 
Wasted_Col = 48066 
Wasted_Row = 31869 
Idle = 982269 

BW Util Bottlenecks: 
RCDc_limit = 14665 
RCDWRc_limit = 10812 
WTRc_limit = 4933 
RTWc_limit = 22403 
CCDLc_limit = 13463 
rwq = 0 
CCDLc_limit_alone = 9278 
WTRc_limit_alone = 4534 
RTWc_limit_alone = 18617 

Commands details: 
total_CMD = 1107704 
n_nop = 1078635 
Read = 16544 
Write = 0 
L2_Alloc = 0 
L2_WB = 6206 
n_act = 3193 
n_pre = 3177 
n_ref = 0 
n_req = 21389 
total_req = 22750 

Dual Bus Interface Util: 
issued_total_row = 6370 
issued_total_col = 22750 
Row_Bus_Util =  0.005751 
CoL_Bus_Util = 0.020538 
Either_Row_CoL_Bus_Util = 0.026243 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001754 
queue_avg = 0.293773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1079190 n_act=3013 n_pre=2997 n_ref_event=0 n_req=21045 n_rd=16048 n_rd_L2_A=0 n_write=0 n_wr_bk=6495 bw_util=0.0407
n_activity=159886 dram_eff=0.282
bk0: 1062a 1098082i bk1: 1048a 1098043i bk2: 1094a 1097307i bk3: 1098a 1097766i bk4: 1188a 1095924i bk5: 1214a 1095629i bk6: 1124a 1096474i bk7: 1146a 1096555i bk8: 1106a 1096437i bk9: 1144a 1096631i bk10: 900a 1098921i bk11: 874a 1099294i bk12: 762a 1100547i bk13: 764a 1100428i bk14: 756a 1101291i bk15: 768a 1101570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857543
Row_Buffer_Locality_read = 0.923729
Row_Buffer_Locality_write = 0.644987
Bank_Level_Parallism = 1.453868
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.056445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040702 
total_CMD = 1107704 
util_bw = 45086 
Wasted_Col = 46303 
Wasted_Row = 30713 
Idle = 985602 

BW Util Bottlenecks: 
RCDc_limit = 13139 
RCDWRc_limit = 10376 
WTRc_limit = 5120 
RTWc_limit = 23717 
CCDLc_limit = 13411 
rwq = 0 
CCDLc_limit_alone = 9046 
WTRc_limit_alone = 4677 
RTWc_limit_alone = 19795 

Commands details: 
total_CMD = 1107704 
n_nop = 1079190 
Read = 16048 
Write = 0 
L2_Alloc = 0 
L2_WB = 6495 
n_act = 3013 
n_pre = 2997 
n_ref = 0 
n_req = 21045 
total_req = 22543 

Dual Bus Interface Util: 
issued_total_row = 6010 
issued_total_col = 22543 
Row_Bus_Util =  0.005426 
CoL_Bus_Util = 0.020351 
Either_Row_CoL_Bus_Util = 0.025742 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001368 
queue_avg = 0.328087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328087
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 359709 -   mf: uid=1914288, sid4294967295:w4294967295, part=4, addr=0xc0047900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359609), 
Ready @ 359719 -   mf: uid=1914291, sid4294967295:w4294967295, part=4, addr=0xc005f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359619), 
Ready @ 359731 -   mf: uid=1914294, sid4294967295:w4294967295, part=4, addr=0xc0077900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (359631), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1078764 n_act=3170 n_pre=3154 n_ref_event=463904 n_req=21293 n_rd=16462 n_rd_L2_A=0 n_write=0 n_wr_bk=6190 bw_util=0.0409
n_activity=168627 dram_eff=0.2687
bk0: 1108a 1098309i bk1: 1026a 1098048i bk2: 1136a 1098087i bk3: 1100a 1097942i bk4: 1262a 1095854i bk5: 1210a 1096240i bk6: 1226a 1096921i bk7: 1124a 1096653i bk8: 1208a 1095692i bk9: 1138a 1096518i bk10: 906a 1099042i bk11: 860a 1099068i bk12: 846a 1100037i bk13: 766a 1100272i bk14: 778a 1101836i bk15: 768a 1101912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851829
Row_Buffer_Locality_read = 0.918357
Row_Buffer_Locality_write = 0.625129
Bank_Level_Parallism = 1.413084
Bank_Level_Parallism_Col = 1.367390
Bank_Level_Parallism_Ready = 1.051225
write_to_read_ratio_blp_rw_average = 0.483898
GrpLevelPara = 1.200967 

BW Util details:
bwutil = 0.040899 
total_CMD = 1107704 
util_bw = 45304 
Wasted_Col = 47744 
Wasted_Row = 32009 
Idle = 982647 

BW Util Bottlenecks: 
RCDc_limit = 14485 
RCDWRc_limit = 10800 
WTRc_limit = 4997 
RTWc_limit = 23097 
CCDLc_limit = 13262 
rwq = 0 
CCDLc_limit_alone = 9075 
WTRc_limit_alone = 4580 
RTWc_limit_alone = 19327 

Commands details: 
total_CMD = 1107704 
n_nop = 1078764 
Read = 16462 
Write = 0 
L2_Alloc = 0 
L2_WB = 6190 
n_act = 3170 
n_pre = 3154 
n_ref = 463904 
n_req = 21293 
total_req = 22652 

Dual Bus Interface Util: 
issued_total_row = 6324 
issued_total_col = 22652 
Row_Bus_Util =  0.005709 
CoL_Bus_Util = 0.020450 
Either_Row_CoL_Bus_Util = 0.026126 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001244 
queue_avg = 0.297049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107704 n_nop=1080099 n_act=2569 n_pre=2553 n_ref_event=0 n_req=21005 n_rd=16012 n_rd_L2_A=0 n_write=0 n_wr_bk=6490 bw_util=0.04063
n_activity=153898 dram_eff=0.2924
bk0: 1046a 1098388i bk1: 1036a 1099285i bk2: 1098a 1097997i bk3: 1094a 1097861i bk4: 1224a 1096633i bk5: 1180a 1096500i bk6: 1146a 1097095i bk7: 1132a 1096626i bk8: 1142a 1097166i bk9: 1112a 1097161i bk10: 872a 1099254i bk11: 876a 1099113i bk12: 764a 1100675i bk13: 762a 1100831i bk14: 768a 1102099i bk15: 760a 1102236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878410
Row_Buffer_Locality_read = 0.937297
Row_Buffer_Locality_write = 0.689565
Bank_Level_Parallism = 1.480167
Bank_Level_Parallism_Col = 1.438328
Bank_Level_Parallism_Ready = 1.063274
write_to_read_ratio_blp_rw_average = 0.534675
GrpLevelPara = 1.280025 

BW Util details:
bwutil = 0.040628 
total_CMD = 1107704 
util_bw = 45004 
Wasted_Col = 45610 
Wasted_Row = 24492 
Idle = 992598 

BW Util Bottlenecks: 
RCDc_limit = 10892 
RCDWRc_limit = 9103 
WTRc_limit = 5900 
RTWc_limit = 27951 
CCDLc_limit = 12147 
rwq = 0 
CCDLc_limit_alone = 8091 
WTRc_limit_alone = 5450 
RTWc_limit_alone = 24345 

Commands details: 
total_CMD = 1107704 
n_nop = 1080099 
Read = 16012 
Write = 0 
L2_Alloc = 0 
L2_WB = 6490 
n_act = 2569 
n_pre = 2553 
n_ref = 0 
n_req = 21005 
total_req = 22502 

Dual Bus Interface Util: 
issued_total_row = 5122 
issued_total_col = 22502 
Row_Bus_Util =  0.004624 
CoL_Bus_Util = 0.020314 
Either_Row_CoL_Bus_Util = 0.024921 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000688 
queue_avg = 0.276018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276018

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63124, Miss = 11386, Miss_rate = 0.180, Pending_hits = 3583, Reservation_fails = 2478
L2_cache_bank[1]: Access = 38380, Miss = 10142, Miss_rate = 0.264, Pending_hits = 3135, Reservation_fails = 2131
L2_cache_bank[2]: Access = 37816, Miss = 10162, Miss_rate = 0.269, Pending_hits = 2988, Reservation_fails = 1894
L2_cache_bank[3]: Access = 38056, Miss = 10142, Miss_rate = 0.267, Pending_hits = 2793, Reservation_fails = 2494
L2_cache_bank[4]: Access = 37944, Miss = 10162, Miss_rate = 0.268, Pending_hits = 3061, Reservation_fails = 1890
L2_cache_bank[5]: Access = 63168, Miss = 11372, Miss_rate = 0.180, Pending_hits = 3654, Reservation_fails = 2987
L2_cache_bank[6]: Access = 37668, Miss = 10162, Miss_rate = 0.270, Pending_hits = 2729, Reservation_fails = 1920
L2_cache_bank[7]: Access = 38056, Miss = 10136, Miss_rate = 0.266, Pending_hits = 3029, Reservation_fails = 2168
L2_cache_bank[8]: Access = 62506, Miss = 11300, Miss_rate = 0.181, Pending_hits = 3696, Reservation_fails = 2364
L2_cache_bank[9]: Access = 38016, Miss = 10124, Miss_rate = 0.266, Pending_hits = 3067, Reservation_fails = 2089
L2_cache_bank[10]: Access = 37920, Miss = 10142, Miss_rate = 0.267, Pending_hits = 2970, Reservation_fails = 1897
L2_cache_bank[11]: Access = 37596, Miss = 10112, Miss_rate = 0.269, Pending_hits = 2727, Reservation_fails = 1889
L2_total_cache_accesses = 530250
L2_total_cache_misses = 125342
L2_total_cache_miss_rate = 0.2364
L2_total_cache_pending_hits = 37432
L2_total_cache_reservation_fails = 26201
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7161
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 900
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7161
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=530250
icnt_total_pkts_simt_to_mem=202995
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.74811
	minimum = 5
	maximum = 71
Network latency average = 5.72928
	minimum = 5
	maximum = 71
Slowest packet = 685639
Flit latency average = 6.19197
	minimum = 5
	maximum = 70
Slowest flit = 732498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0143735
	minimum = 0.00428489 (at node 4)
	maximum = 0.0492762 (at node 15)
Accepted packet rate average = 0.0143735
	minimum = 0.00466943 (at node 22)
	maximum = 0.0207652 (at node 0)
Injected flit rate average = 0.0152565
	minimum = 0.00513637 (at node 4)
	maximum = 0.0492762 (at node 15)
Accepted flit rate average= 0.0152565
	minimum = 0.00576812 (at node 22)
	maximum = 0.0207652 (at node 0)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3629 (11 samples)
	minimum = 5 (11 samples)
	maximum = 160.182 (11 samples)
Network latency average = 16.5018 (11 samples)
	minimum = 5 (11 samples)
	maximum = 156.364 (11 samples)
Flit latency average = 15.9481 (11 samples)
	minimum = 5 (11 samples)
	maximum = 155.818 (11 samples)
Fragmentation average = 0.000432649 (11 samples)
	minimum = 0 (11 samples)
	maximum = 36.3636 (11 samples)
Injected packet rate average = 0.068154 (11 samples)
	minimum = 0.0263782 (11 samples)
	maximum = 0.170273 (11 samples)
Accepted packet rate average = 0.068154 (11 samples)
	minimum = 0.0300904 (11 samples)
	maximum = 0.100383 (11 samples)
Injected flit rate average = 0.0728164 (11 samples)
	minimum = 0.0343989 (11 samples)
	maximum = 0.170457 (11 samples)
Accepted flit rate average = 0.0728164 (11 samples)
	minimum = 0.0408497 (11 samples)
	maximum = 0.100383 (11 samples)
Injected packet size average = 1.06841 (11 samples)
Accepted packet size average = 1.06841 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 26 sec (986 sec)
gpgpu_simulation_rate = 67678 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
gpgpu_silicon_slowdown = 824175x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
kernel_stream_id = 60232
gpu_sim_cycle = 29232
gpu_sim_insn = 18665472
gpu_ipc =     638.5287
gpu_tot_sim_cycle = 388885
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     219.5931
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.5290% 
gpu_tot_occupancy = 39.0177% 
max_total_param_size = 0
gpu_stall_dramfull = 20941
gpu_stall_icnt2sh    = 100683
partiton_level_parallism =       1.4508
partiton_level_parallism_total  =       0.5103
partiton_level_parallism_util =       1.9560
partiton_level_parallism_util_total  =       1.8390
L2_BW  =      47.4732 GB/Sec
L2_BW_total  =      16.6582 GB/Sec
gpu_total_sim_rate=68481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 16040
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9201
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9425, Miss_rate = 0.600, Pending_hits = 829, Reservation_fails = 2844
	L1D_cache_core[1]: Access = 15367, Miss = 9097, Miss_rate = 0.592, Pending_hits = 1013, Reservation_fails = 3460
	L1D_cache_core[2]: Access = 15416, Miss = 9125, Miss_rate = 0.592, Pending_hits = 919, Reservation_fails = 3428
	L1D_cache_core[3]: Access = 15529, Miss = 9034, Miss_rate = 0.582, Pending_hits = 1003, Reservation_fails = 2081
	L1D_cache_core[4]: Access = 15256, Miss = 8961, Miss_rate = 0.587, Pending_hits = 1001, Reservation_fails = 5826
	L1D_cache_core[5]: Access = 15352, Miss = 9164, Miss_rate = 0.597, Pending_hits = 896, Reservation_fails = 4640
	L1D_cache_core[6]: Access = 15672, Miss = 9171, Miss_rate = 0.585, Pending_hits = 957, Reservation_fails = 2756
	L1D_cache_core[7]: Access = 15575, Miss = 9077, Miss_rate = 0.583, Pending_hits = 964, Reservation_fails = 3302
	L1D_cache_core[8]: Access = 15416, Miss = 9266, Miss_rate = 0.601, Pending_hits = 864, Reservation_fails = 3280
	L1D_cache_core[9]: Access = 15544, Miss = 9151, Miss_rate = 0.589, Pending_hits = 999, Reservation_fails = 4568
	L1D_cache_core[10]: Access = 15672, Miss = 9219, Miss_rate = 0.588, Pending_hits = 993, Reservation_fails = 2645
	L1D_cache_core[11]: Access = 15608, Miss = 9012, Miss_rate = 0.577, Pending_hits = 863, Reservation_fails = 2792
	L1D_cache_core[12]: Access = 15224, Miss = 9003, Miss_rate = 0.591, Pending_hits = 1055, Reservation_fails = 4046
	L1D_cache_core[13]: Access = 15608, Miss = 9260, Miss_rate = 0.593, Pending_hits = 1158, Reservation_fails = 4211
	L1D_cache_core[14]: Access = 15608, Miss = 9398, Miss_rate = 0.602, Pending_hits = 1025, Reservation_fails = 4752
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137363
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 14539
	L1D_total_cache_reservation_fails = 54631
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2469
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 293279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1505
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1875
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1430
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 294784

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 9678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1134
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1875
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 144684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133923
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 4684
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4684
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:533023	W0_Idle:2345116	W0_Scoreboard:2660783	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1071384 {8:133923,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21427680 {40:535692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 245 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 61 
mrq_lat_table:92481 	6798 	25315 	18572 	16188 	1795 	589 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	405629 	232833 	15744 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4669 	280 	87 	180607 	6981 	4914 	891 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61843 	89677 	94542 	122588 	218613 	67447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	382 	71 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14864     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15559     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24408 
dram[3]:     13023     13047     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     13622     11500     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.265873  7.520362  6.804979  7.401639  6.234900  6.647840  6.575972  6.787879  5.712074  6.438095  6.625000  7.000000  7.118644  7.782857  9.653226  8.763158 
dram[1]:  7.755760  7.580357  7.352459  6.549450  6.558824  6.308917  7.187279  6.196923  6.982818  6.931035  6.844828  7.096330  8.181818  8.810457  8.960000  8.866667 
dram[2]:  7.788733  6.500000  7.569620  6.357692  6.610561  6.081699  6.319749  6.494773  6.760000  5.725308  7.190909  6.600000  8.023668  7.129943  8.443038  9.460318 
dram[3]:  7.635135  7.369565  6.340425  7.171315  6.263492  6.380952  6.442307  6.941979  6.879725  7.087108  7.152466  7.292453  8.547771  8.083833  8.185185  9.333333 
dram[4]:  6.551867  7.540909  6.592000  7.446281  6.118812  6.846416  6.529825  6.797297  5.742236  6.305296  6.598086  6.972727  7.039106  7.849711  9.991526  8.893333 
dram[5]:  8.489899  9.565714  7.590717  8.268518  7.552631  7.481061  8.310205  7.013889  8.168674  7.782946  8.104712  7.320755 10.195489  9.911111 11.789474 11.100000 
average row locality = 161784/22515 = 7.185610
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       404       496       472       584       523       638       523       672       533       672       417       496       357       449       325       416 
dram[1]:       492       496       584       584       638       638       672       672       672       672       512       495       449       449       416       416 
dram[2]:       492       414       584       473       638       524       672       524       672       534       512       400       449       359       416       322 
dram[3]:       492       500       584       584       638       642       672       672       672       672       511       496       449       446       416       416 
dram[4]:       407       500       471       584       522       642       521       672       534       672       404       496       360       446       320       416 
dram[5]:       495       499       583       584       638       641       672       672       672       672       498       496       453       442       416       416 
total dram writes = 50497
bank skew: 672/320 = 2.10
chip skew: 8862/7967 = 1.11
average mf latency per bank:
dram[0]:       9693      3912      8079      3488      6940      2965      6177      1528      5399      1411      5303      1554      5143      1472      6254      1582
dram[1]:       3831      3792      3491      3440      3211      3048      1627      1520      1469      1441      1590      1519      1428      1386      1527      1564
dram[2]:       3897      8693      3483      8396      2938      7160      1517      6458      1426      5271      1488      5523      1452      5124      1530      6429
dram[3]:       3830      3689      3357      3527      2946      2926      1504      1630      1445      1467      1496      1592      1406      1444      1541      1554
dram[4]:       9541      3766      8619      3510      7701      2680      6646      1536      5557      1414      5427      1504      5165      1447      6492      1539
dram[5]:       3724      3736      3549      3490      3119      2793      1638      1504      1422      1412      1614      1500      1404      1420      1550      1579
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       424       739       591       633       481       620       480       610       397
dram[1]:        476       474       454       509       679       620       548       450       503       542       606       429       409       403       431       449
dram[2]:        414       690       528      1026       596      1078       456      1166       562       907       420       629       434       632       388       612
dram[3]:        472       451       475       508       635       583       452       492       431       491       435       542       407       404       455       449
dram[4]:        678       415      1012       506      1073       473      1101       500       926       534       684       417       659       419       621       407
dram[5]:        467       453       480       510       633       562       533       438       420       482       571       450       434       373       474       444
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1161894 n_act=3850 n_pre=3834 n_ref_event=0 n_req=26418 n_rd=20242 n_rd_L2_A=0 n_write=0 n_wr_bk=7977 bw_util=0.04712
n_activity=208662 dram_eff=0.2705
bk0: 1266a 1186418i bk1: 1282a 1185868i bk2: 1272a 1186236i bk3: 1360a 1185461i bk4: 1442a 1184888i bk5: 1512a 1182813i bk6: 1448a 1184185i bk7: 1504a 1182777i bk8: 1430a 1183679i bk9: 1516a 1182291i bk10: 1106a 1186689i bk11: 1160a 1186449i bk12: 974a 1188622i bk13: 1020a 1187640i bk14: 938a 1190019i bk15: 1012a 1189104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854682
Row_Buffer_Locality_read = 0.920018
Row_Buffer_Locality_write = 0.640544
Bank_Level_Parallism = 1.419103
Bank_Level_Parallism_Col = 1.379959
Bank_Level_Parallism_Ready = 1.059272
write_to_read_ratio_blp_rw_average = 0.504057
GrpLevelPara = 1.209753 

BW Util details:
bwutil = 0.047121 
total_CMD = 1197736 
util_bw = 56438 
Wasted_Col = 60262 
Wasted_Row = 39906 
Idle = 1041130 

BW Util Bottlenecks: 
RCDc_limit = 17193 
RCDWRc_limit = 13206 
WTRc_limit = 6144 
RTWc_limit = 30430 
CCDLc_limit = 17142 
rwq = 0 
CCDLc_limit_alone = 11472 
WTRc_limit_alone = 5665 
RTWc_limit_alone = 25239 

Commands details: 
total_CMD = 1197736 
n_nop = 1161894 
Read = 20242 
Write = 0 
L2_Alloc = 0 
L2_WB = 7977 
n_act = 3850 
n_pre = 3834 
n_ref = 0 
n_req = 26418 
total_req = 28219 

Dual Bus Interface Util: 
issued_total_row = 7684 
issued_total_col = 28219 
Row_Bus_Util =  0.006415 
CoL_Bus_Util = 0.023560 
Either_Row_CoL_Bus_Util = 0.029925 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001702 
queue_avg = 0.345507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 388901 -   mf: uid=2434228, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (388801), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1160463 n_act=3849 n_pre=3833 n_ref_event=0 n_req=27548 n_rd=20778 n_rd_L2_A=0 n_write=0 n_wr_bk=8857 bw_util=0.04949
n_activity=206863 dram_eff=0.2865
bk0: 1306a 1185882i bk1: 1318a 1185847i bk2: 1348a 1185132i bk3: 1342a 1184514i bk4: 1518a 1182185i bk5: 1492a 1182168i bk6: 1522a 1182741i bk7: 1502a 1182189i bk8: 1520a 1182996i bk9: 1498a 1182232i bk10: 1196a 1185243i bk11: 1168a 1185945i bk12: 1008a 1187542i bk13: 1006a 1188097i bk14: 1024a 1188428i bk15: 1010a 1187979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860788
Row_Buffer_Locality_read = 0.925642
Row_Buffer_Locality_write = 0.661743
Bank_Level_Parallism = 1.489362
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049485 
total_CMD = 1197736 
util_bw = 59270 
Wasted_Col = 61368 
Wasted_Row = 38491 
Idle = 1038607 

BW Util Bottlenecks: 
RCDc_limit = 16530 
RCDWRc_limit = 13283 
WTRc_limit = 7486 
RTWc_limit = 33096 
CCDLc_limit = 18196 
rwq = 0 
CCDLc_limit_alone = 11987 
WTRc_limit_alone = 6797 
RTWc_limit_alone = 27576 

Commands details: 
total_CMD = 1197736 
n_nop = 1160463 
Read = 20778 
Write = 0 
L2_Alloc = 0 
L2_WB = 8857 
n_act = 3849 
n_pre = 3833 
n_ref = 0 
n_req = 27548 
total_req = 29635 

Dual Bus Interface Util: 
issued_total_row = 7682 
issued_total_col = 29635 
Row_Bus_Util =  0.006414 
CoL_Bus_Util = 0.024743 
Either_Row_CoL_Bus_Util = 0.031120 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001180 
queue_avg = 0.390288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1161826 n_act=3868 n_pre=3852 n_ref_event=0 n_req=26444 n_rd=20262 n_rd_L2_A=0 n_write=0 n_wr_bk=7985 bw_util=0.04717
n_activity=208007 dram_eff=0.2716
bk0: 1282a 1186499i bk1: 1278a 1187120i bk2: 1348a 1185394i bk3: 1284a 1186050i bk4: 1514a 1182604i bk5: 1444a 1183864i bk6: 1504a 1182068i bk7: 1450a 1184439i bk8: 1516a 1183149i bk9: 1438a 1183298i bk10: 1190a 1186051i bk11: 1074a 1187379i bk12: 1014a 1187598i bk13: 978a 1189125i bk14: 1014a 1188749i bk15: 934a 1190312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854220
Row_Buffer_Locality_read = 0.919356
Row_Buffer_Locality_write = 0.640731
Bank_Level_Parallism = 1.424067
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047167 
total_CMD = 1197736 
util_bw = 56494 
Wasted_Col = 60278 
Wasted_Row = 39024 
Idle = 1041940 

BW Util Bottlenecks: 
RCDc_limit = 17434 
RCDWRc_limit = 13172 
WTRc_limit = 6185 
RTWc_limit = 29954 
CCDLc_limit = 16932 
rwq = 0 
CCDLc_limit_alone = 11288 
WTRc_limit_alone = 5634 
RTWc_limit_alone = 24861 

Commands details: 
total_CMD = 1197736 
n_nop = 1161826 
Read = 20262 
Write = 0 
L2_Alloc = 0 
L2_WB = 7985 
n_act = 3868 
n_pre = 3852 
n_ref = 0 
n_req = 26444 
total_req = 28247 

Dual Bus Interface Util: 
issued_total_row = 7720 
issued_total_col = 28247 
Row_Bus_Util =  0.006445 
CoL_Bus_Util = 0.023584 
Either_Row_CoL_Bus_Util = 0.029982 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001587 
queue_avg = 0.333277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 388973 -   mf: uid=2434231, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (388873), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1160415 n_act=3878 n_pre=3862 n_ref_event=0 n_req=27544 n_rd=20770 n_rd_L2_A=0 n_write=0 n_wr_bk=8862 bw_util=0.04948
n_activity=206589 dram_eff=0.2869
bk0: 1318a 1185727i bk1: 1312a 1184988i bk2: 1342a 1184075i bk3: 1354a 1184761i bk4: 1484a 1182204i bk5: 1518a 1181455i bk6: 1498a 1182198i bk7: 1522a 1182299i bk8: 1490a 1182353i bk9: 1522a 1182518i bk10: 1204a 1185515i bk11: 1166a 1186357i bk12: 1000a 1187948i bk13: 1010a 1187834i bk14: 1006a 1188101i bk15: 1024a 1188894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859752
Row_Buffer_Locality_read = 0.924747
Row_Buffer_Locality_write = 0.660466
Bank_Level_Parallism = 1.498721
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049480 
total_CMD = 1197736 
util_bw = 59264 
Wasted_Col = 61223 
Wasted_Row = 38900 
Idle = 1038349 

BW Util Bottlenecks: 
RCDc_limit = 16688 
RCDWRc_limit = 13249 
WTRc_limit = 7579 
RTWc_limit = 33688 
CCDLc_limit = 18223 
rwq = 0 
CCDLc_limit_alone = 11895 
WTRc_limit_alone = 6878 
RTWc_limit_alone = 28061 

Commands details: 
total_CMD = 1197736 
n_nop = 1160415 
Read = 20770 
Write = 0 
L2_Alloc = 0 
L2_WB = 8862 
n_act = 3878 
n_pre = 3862 
n_ref = 0 
n_req = 27544 
total_req = 29632 

Dual Bus Interface Util: 
issued_total_row = 7740 
issued_total_col = 29632 
Row_Bus_Util =  0.006462 
CoL_Bus_Util = 0.024740 
Either_Row_CoL_Bus_Util = 0.031160 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001367 
queue_avg = 0.404585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1161986 n_act=3837 n_pre=3821 n_ref_event=463904 n_req=26338 n_rd=20172 n_rd_L2_A=0 n_write=0 n_wr_bk=7967 bw_util=0.04699
n_activity=207632 dram_eff=0.271
bk0: 1264a 1186894i bk1: 1276a 1185769i bk2: 1280a 1186454i bk3: 1356a 1185572i bk4: 1438a 1184070i bk5: 1514a 1182916i bk6: 1450a 1184608i bk7: 1500a 1182992i bk8: 1432a 1183340i bk9: 1512a 1182698i bk10: 1066a 1187326i bk11: 1154a 1185975i bk12: 974a 1188807i bk13: 1018a 1187187i bk14: 924a 1190327i bk15: 1014a 1189163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854886
Row_Buffer_Locality_read = 0.920633
Row_Buffer_Locality_write = 0.639799
Bank_Level_Parallism = 1.424856
Bank_Level_Parallism_Col = 1.385055
Bank_Level_Parallism_Ready = 1.054360
write_to_read_ratio_blp_rw_average = 0.503844
GrpLevelPara = 1.214997 

BW Util details:
bwutil = 0.046987 
total_CMD = 1197736 
util_bw = 56278 
Wasted_Col = 59974 
Wasted_Row = 39071 
Idle = 1042413 

BW Util Bottlenecks: 
RCDc_limit = 17201 
RCDWRc_limit = 13177 
WTRc_limit = 6375 
RTWc_limit = 30787 
CCDLc_limit = 16781 
rwq = 0 
CCDLc_limit_alone = 11143 
WTRc_limit_alone = 5832 
RTWc_limit_alone = 25692 

Commands details: 
total_CMD = 1197736 
n_nop = 1161986 
Read = 20172 
Write = 0 
L2_Alloc = 0 
L2_WB = 7967 
n_act = 3837 
n_pre = 3821 
n_ref = 463904 
n_req = 26338 
total_req = 28139 

Dual Bus Interface Util: 
issued_total_row = 7658 
issued_total_col = 28139 
Row_Bus_Util =  0.006394 
CoL_Bus_Util = 0.023493 
Either_Row_CoL_Bus_Util = 0.029848 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001315 
queue_avg = 0.334340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 388903 -   mf: uid=2434229, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (388803), 
Ready @ 388971 -   mf: uid=2434230, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (388871), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1197736 n_nop=1161572 n_act=3316 n_pre=3300 n_ref_event=0 n_req=27492 n_rd=20728 n_rd_L2_A=0 n_write=0 n_wr_bk=8849 bw_util=0.04939
n_activity=198877 dram_eff=0.2974
bk0: 1302a 1185878i bk1: 1292a 1186435i bk2: 1354a 1184957i bk3: 1340a 1184821i bk4: 1520a 1183081i bk5: 1484a 1183101i bk6: 1524a 1183352i bk7: 1508a 1182756i bk8: 1522a 1183958i bk9: 1496a 1183181i bk10: 1166a 1186224i bk11: 1172a 1185924i bk12: 1010a 1188134i bk13: 1002a 1187931i bk14: 1024a 1189147i bk15: 1012a 1189065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879929
Row_Buffer_Locality_read = 0.938055
Row_Buffer_Locality_write = 0.701804
Bank_Level_Parallism = 1.522210
Bank_Level_Parallism_Col = 1.480993
Bank_Level_Parallism_Ready = 1.072121
write_to_read_ratio_blp_rw_average = 0.550815
GrpLevelPara = 1.304189 

BW Util details:
bwutil = 0.049388 
total_CMD = 1197736 
util_bw = 59154 
Wasted_Col = 60639 
Wasted_Row = 30883 
Idle = 1047060 

BW Util Bottlenecks: 
RCDc_limit = 13812 
RCDWRc_limit = 11672 
WTRc_limit = 8200 
RTWc_limit = 39285 
CCDLc_limit = 16522 
rwq = 0 
CCDLc_limit_alone = 10715 
WTRc_limit_alone = 7545 
RTWc_limit_alone = 34133 

Commands details: 
total_CMD = 1197736 
n_nop = 1161572 
Read = 20728 
Write = 0 
L2_Alloc = 0 
L2_WB = 8849 
n_act = 3316 
n_pre = 3300 
n_ref = 0 
n_req = 27492 
total_req = 29577 

Dual Bus Interface Util: 
issued_total_row = 6616 
issued_total_col = 29577 
Row_Bus_Util =  0.005524 
CoL_Bus_Util = 0.024694 
Either_Row_CoL_Bus_Util = 0.030194 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000802 
queue_avg = 0.335284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78052, Miss = 13074, Miss_rate = 0.168, Pending_hits = 4137, Reservation_fails = 2514
L2_cache_bank[1]: Access = 49436, Miss = 13122, Miss_rate = 0.265, Pending_hits = 4077, Reservation_fails = 2147
L2_cache_bank[2]: Access = 49048, Miss = 13152, Miss_rate = 0.268, Pending_hits = 3700, Reservation_fails = 1931
L2_cache_bank[3]: Access = 49152, Miss = 13122, Miss_rate = 0.267, Pending_hits = 3708, Reservation_fails = 2524
L2_cache_bank[4]: Access = 48992, Miss = 13152, Miss_rate = 0.268, Pending_hits = 3995, Reservation_fails = 1916
L2_cache_bank[5]: Access = 78224, Miss = 13066, Miss_rate = 0.167, Pending_hits = 4283, Reservation_fails = 3249
L2_cache_bank[6]: Access = 48792, Miss = 13152, Miss_rate = 0.270, Pending_hits = 3627, Reservation_fails = 1959
L2_cache_bank[7]: Access = 49048, Miss = 13134, Miss_rate = 0.268, Pending_hits = 3754, Reservation_fails = 2206
L2_cache_bank[8]: Access = 77762, Miss = 12986, Miss_rate = 0.167, Pending_hits = 4273, Reservation_fails = 2441
L2_cache_bank[9]: Access = 48768, Miss = 13118, Miss_rate = 0.269, Pending_hits = 4032, Reservation_fails = 2208
L2_cache_bank[10]: Access = 49168, Miss = 13122, Miss_rate = 0.267, Pending_hits = 3630, Reservation_fails = 1932
L2_cache_bank[11]: Access = 48364, Miss = 13102, Miss_rate = 0.271, Pending_hits = 3647, Reservation_fails = 1926
L2_total_cache_accesses = 674806
L2_total_cache_misses = 157302
L2_total_cache_miss_rate = 0.2331
L2_total_cache_pending_hits = 46863
L2_total_cache_reservation_fails = 26953
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8883
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 282
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 119168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25088
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 340
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 130
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 282
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=674806
icnt_total_pkts_simt_to_mem=257950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.658
	minimum = 5
	maximum = 229
Network latency average = 48.7093
	minimum = 5
	maximum = 225
Slowest packet = 797226
Flit latency average = 45.914
	minimum = 5
	maximum = 225
Slowest flit = 851170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.236888
	minimum = 0.0938013 (at node 3)
	maximum = 0.521894 (at node 23)
Accepted packet rate average = 0.236888
	minimum = 0.112411 (at node 24)
	maximum = 0.356596 (at node 0)
Injected flit rate average = 0.252781
	minimum = 0.121716 (at node 3)
	maximum = 0.521894 (at node 23)
Accepted flit rate average= 0.252781
	minimum = 0.153325 (at node 24)
	maximum = 0.356596 (at node 0)
Injected packet length average = 1.06709
Accepted packet length average = 1.06709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2208 (12 samples)
	minimum = 5 (12 samples)
	maximum = 165.917 (12 samples)
Network latency average = 19.1857 (12 samples)
	minimum = 5 (12 samples)
	maximum = 162.083 (12 samples)
Flit latency average = 18.4453 (12 samples)
	minimum = 5 (12 samples)
	maximum = 161.583 (12 samples)
Fragmentation average = 0.000396595 (12 samples)
	minimum = 0 (12 samples)
	maximum = 33.3333 (12 samples)
Injected packet rate average = 0.0822152 (12 samples)
	minimum = 0.0319968 (12 samples)
	maximum = 0.199575 (12 samples)
Accepted packet rate average = 0.0822152 (12 samples)
	minimum = 0.0369504 (12 samples)
	maximum = 0.121734 (12 samples)
Injected flit rate average = 0.0878134 (12 samples)
	minimum = 0.0416753 (12 samples)
	maximum = 0.199743 (12 samples)
Accepted flit rate average = 0.0878134 (12 samples)
	minimum = 0.0502226 (12 samples)
	maximum = 0.121734 (12 samples)
Injected packet size average = 1.06809 (12 samples)
Accepted packet size average = 1.06809 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 47 sec (1247 sec)
gpgpu_simulation_rate = 68481 (inst/sec)
gpgpu_simulation_rate = 311 (cycle/sec)
gpgpu_silicon_slowdown = 964630x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
kernel_stream_id = 60605
gpu_sim_cycle = 29794
gpu_sim_insn = 19880
gpu_ipc =       0.6672
gpu_tot_sim_cycle = 418679
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     204.0139
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.7540% 
max_total_param_size = 0
gpu_stall_dramfull = 20941
gpu_stall_icnt2sh    = 100683
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4741
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8387
L2_BW  =       0.0458 GB/Sec
L2_BW_total  =      15.4761 GB/Sec
gpu_total_sim_rate=63553

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16052
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9201
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9425, Miss_rate = 0.600, Pending_hits = 829, Reservation_fails = 2844
	L1D_cache_core[1]: Access = 15367, Miss = 9097, Miss_rate = 0.592, Pending_hits = 1013, Reservation_fails = 3460
	L1D_cache_core[2]: Access = 15416, Miss = 9125, Miss_rate = 0.592, Pending_hits = 919, Reservation_fails = 3428
	L1D_cache_core[3]: Access = 15529, Miss = 9034, Miss_rate = 0.582, Pending_hits = 1003, Reservation_fails = 2081
	L1D_cache_core[4]: Access = 15256, Miss = 8961, Miss_rate = 0.587, Pending_hits = 1001, Reservation_fails = 5826
	L1D_cache_core[5]: Access = 15352, Miss = 9164, Miss_rate = 0.597, Pending_hits = 896, Reservation_fails = 4640
	L1D_cache_core[6]: Access = 15672, Miss = 9171, Miss_rate = 0.585, Pending_hits = 957, Reservation_fails = 2756
	L1D_cache_core[7]: Access = 15606, Miss = 9093, Miss_rate = 0.583, Pending_hits = 964, Reservation_fails = 3302
	L1D_cache_core[8]: Access = 15416, Miss = 9266, Miss_rate = 0.601, Pending_hits = 864, Reservation_fails = 3280
	L1D_cache_core[9]: Access = 15544, Miss = 9151, Miss_rate = 0.589, Pending_hits = 999, Reservation_fails = 4568
	L1D_cache_core[10]: Access = 15672, Miss = 9219, Miss_rate = 0.588, Pending_hits = 993, Reservation_fails = 2645
	L1D_cache_core[11]: Access = 15608, Miss = 9012, Miss_rate = 0.577, Pending_hits = 863, Reservation_fails = 2792
	L1D_cache_core[12]: Access = 15224, Miss = 9003, Miss_rate = 0.591, Pending_hits = 1055, Reservation_fails = 4046
	L1D_cache_core[13]: Access = 15608, Miss = 9260, Miss_rate = 0.593, Pending_hits = 1158, Reservation_fails = 4211
	L1D_cache_core[14]: Access = 15608, Miss = 9398, Miss_rate = 0.602, Pending_hits = 1025, Reservation_fails = 4752
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137379
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 14539
	L1D_total_cache_reservation_fails = 54631
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 145188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133939
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 28952
gpgpu_n_l1cache_bkconflict = 4684
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4684
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:533023	W0_Idle:2380082	W0_Scoreboard:2682454	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1071512 {8:133939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21430240 {40:535756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 245 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 61 
mrq_lat_table:92573 	6798 	25356 	18572 	16198 	1795 	589 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	405723 	232833 	15744 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4681 	280 	87 	180638 	6981 	4914 	891 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61937 	89677 	94542 	122588 	218613 	67447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	396 	71 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     13423     14864     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     20051     26155 
dram[1]:     11857     15559     15185     15583     17401     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24408 
dram[3]:     13023     13047     15555     15188     17437     17400     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     13622     11500     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     17443     18726     18861     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.272727  7.520362  6.804979  7.401639  6.234900  6.647840  6.575972  6.787879  5.715170  6.438095  6.625000  7.000000  7.118644  7.782857  9.653226  8.763158 
dram[1]:  7.690909  7.580357  7.352459  6.549450  6.563518  6.308917  7.204226  6.196923  6.982818  6.931035  6.844828  7.100917  8.200000  8.810457  8.920529  8.866667 
dram[2]:  7.722222  6.500000  7.569620  6.357692  6.610561  6.081699  6.319749  6.494773  6.760000  5.725308  7.190909  6.600000  8.029586  7.129943  8.443038  9.460318 
dram[3]:  7.573333  7.369565  6.340425  7.171315  6.263492  6.398734  6.442307  6.959184  6.879725  7.087108  7.156950  7.292453  8.554140  8.101796  8.185185  9.289655 
dram[4]:  6.508197  7.540909  6.592000  7.446281  6.118812  6.846416  6.529825  6.797297  5.742236  6.305296  6.598086  6.972727  7.044693  7.849711  9.991526  8.893333 
dram[5]:  8.407960  9.565714  7.590717  8.268518  7.569288  7.481061  8.308943  7.013889  8.168674  7.782946  8.115183  7.320755 10.225564  9.911111 11.695652 11.016529 
average row locality = 161927/22541 = 7.183665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       404       496       472       584       523       638       523       672       534       672       417       496       357       449       325       416 
dram[1]:       494       496       584       584       638       638       672       672       672       672       512       496       452       449       419       416 
dram[2]:       494       414       584       473       638       524       672       524       672       534       512       400       450       359       416       322 
dram[3]:       494       500       584       584       638       642       672       672       672       672       512       496       450       449       416       419 
dram[4]:       409       500       471       584       522       642       521       672       534       672       404       496       361       446       320       416 
dram[5]:       497       499       583       584       638       641       672       672       672       672       500       496       457       442       417       417 
total dram writes = 50533
bank skew: 672/320 = 2.10
chip skew: 8872/7970 = 1.11
average mf latency per bank:
dram[0]:       9693      3912      8079      3488      6940      2965      6177      1528      5389      1411      5303      1554      5143      1472      6254      1582
dram[1]:       3815      3792      3491      3440      3215      3048      1632      1520      1469      1441      1590      1516      1419      1386      1517      1564
dram[2]:       3881      8693      3483      8396      2938      7160      1517      6458      1426      5271      1488      5523      1449      5124      1530      6429
dram[3]:       3814      3689      3357      3527      2946      2932      1504      1635      1445      1467      1493      1592      1403      1435      1541      1543
dram[4]:       9494      3766      8619      3510      7701      2680      6646      1536      5557      1414      5427      1504      5151      1447      6492      1539
dram[5]:       3709      3736      3549      3490      3124      2793      1641      1504      1422      1412      1608      1500      1392      1420      1546      1576
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       424       739       591       633       481       620       480       610       397
dram[1]:        476       474       454       509       679       620       548       450       503       542       606       429       409       403       431       449
dram[2]:        414       690       528      1026       596      1078       456      1166       562       907       420       629       434       632       388       612
dram[3]:        472       451       475       508       635       583       452       492       431       491       435       542       407       404       455       449
dram[4]:        678       415      1012       506      1073       473      1101       500       926       534       684       417       659       419       621       407
dram[5]:        467       453       480       510       633       562       533       438       420       482       571       450       434       373       474       444
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1253646 n_act=3851 n_pre=3835 n_ref_event=0 n_req=26427 n_rd=20250 n_rd_L2_A=0 n_write=0 n_wr_bk=7978 bw_util=0.04378
n_activity=208735 dram_eff=0.2705
bk0: 1274a 1278151i bk1: 1282a 1277629i bk2: 1272a 1277998i bk3: 1360a 1277224i bk4: 1442a 1276651i bk5: 1512a 1274576i bk6: 1448a 1275948i bk7: 1504a 1274540i bk8: 1430a 1275442i bk9: 1516a 1274054i bk10: 1106a 1278452i bk11: 1160a 1278212i bk12: 974a 1280385i bk13: 1020a 1279403i bk14: 938a 1281782i bk15: 1012a 1280868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854694
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = 0.640602
Bank_Level_Parallism = 1.419003
Bank_Level_Parallism_Col = 1.379864
Bank_Level_Parallism_Ready = 1.059253
write_to_read_ratio_blp_rw_average = 0.503941
GrpLevelPara = 1.209700 

BW Util details:
bwutil = 0.043781 
total_CMD = 1289499 
util_bw = 56456 
Wasted_Col = 60277 
Wasted_Row = 39916 
Idle = 1132850 

BW Util Bottlenecks: 
RCDc_limit = 17205 
RCDWRc_limit = 13206 
WTRc_limit = 6146 
RTWc_limit = 30430 
CCDLc_limit = 17145 
rwq = 0 
CCDLc_limit_alone = 11475 
WTRc_limit_alone = 5667 
RTWc_limit_alone = 25239 

Commands details: 
total_CMD = 1289499 
n_nop = 1253646 
Read = 20250 
Write = 0 
L2_Alloc = 0 
L2_WB = 7978 
n_act = 3851 
n_pre = 3835 
n_ref = 0 
n_req = 26427 
total_req = 28228 

Dual Bus Interface Util: 
issued_total_row = 7686 
issued_total_col = 28228 
Row_Bus_Util =  0.005960 
CoL_Bus_Util = 0.021891 
Either_Row_CoL_Bus_Util = 0.027804 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001701 
queue_avg = 0.320964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1252177 n_act=3855 n_pre=3839 n_ref_event=0 n_req=27584 n_rd=20806 n_rd_L2_A=0 n_write=0 n_wr_bk=8866 bw_util=0.04602
n_activity=207236 dram_eff=0.2864
bk0: 1314a 1277548i bk1: 1318a 1277606i bk2: 1348a 1276893i bk3: 1342a 1276275i bk4: 1526a 1273916i bk5: 1492a 1273927i bk6: 1534a 1274471i bk7: 1502a 1273949i bk8: 1520a 1274757i bk9: 1498a 1273995i bk10: 1196a 1277007i bk11: 1168a 1277711i bk12: 1008a 1279287i bk13: 1006a 1279863i bk14: 1024a 1280109i bk15: 1010a 1279744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860753
Row_Buffer_Locality_read = 0.925550
Row_Buffer_Locality_write = 0.661847
Bank_Level_Parallism = 1.488819
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046021 
total_CMD = 1289499 
util_bw = 59344 
Wasted_Col = 61490 
Wasted_Row = 38563 
Idle = 1130102 

BW Util Bottlenecks: 
RCDc_limit = 16578 
RCDWRc_limit = 13296 
WTRc_limit = 7490 
RTWc_limit = 33154 
CCDLc_limit = 18221 
rwq = 0 
CCDLc_limit_alone = 11999 
WTRc_limit_alone = 6801 
RTWc_limit_alone = 27621 

Commands details: 
total_CMD = 1289499 
n_nop = 1252177 
Read = 20806 
Write = 0 
L2_Alloc = 0 
L2_WB = 8866 
n_act = 3855 
n_pre = 3839 
n_ref = 0 
n_req = 27584 
total_req = 29672 

Dual Bus Interface Util: 
issued_total_row = 7694 
issued_total_col = 29672 
Row_Bus_Util =  0.005967 
CoL_Bus_Util = 0.023010 
Either_Row_CoL_Bus_Util = 0.028943 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001179 
queue_avg = 0.362754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1253572 n_act=3871 n_pre=3855 n_ref_event=0 n_req=26454 n_rd=20270 n_rd_L2_A=0 n_write=0 n_wr_bk=7988 bw_util=0.04383
n_activity=208154 dram_eff=0.2715
bk0: 1290a 1278165i bk1: 1278a 1278879i bk2: 1348a 1277155i bk3: 1284a 1277812i bk4: 1514a 1274366i bk5: 1444a 1275626i bk6: 1504a 1273831i bk7: 1450a 1276202i bk8: 1516a 1274912i bk9: 1438a 1275061i bk10: 1190a 1277814i bk11: 1074a 1279142i bk12: 1014a 1279362i bk13: 978a 1280889i bk14: 1014a 1280513i bk15: 934a 1282077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854162
Row_Buffer_Locality_read = 0.919290
Row_Buffer_Locality_write = 0.640686
Bank_Level_Parallism = 1.423772
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043828 
total_CMD = 1289499 
util_bw = 56516 
Wasted_Col = 60315 
Wasted_Row = 39074 
Idle = 1133594 

BW Util Bottlenecks: 
RCDc_limit = 17458 
RCDWRc_limit = 13179 
WTRc_limit = 6187 
RTWc_limit = 29954 
CCDLc_limit = 16938 
rwq = 0 
CCDLc_limit_alone = 11294 
WTRc_limit_alone = 5636 
RTWc_limit_alone = 24861 

Commands details: 
total_CMD = 1289499 
n_nop = 1253572 
Read = 20270 
Write = 0 
L2_Alloc = 0 
L2_WB = 7988 
n_act = 3871 
n_pre = 3855 
n_ref = 0 
n_req = 26454 
total_req = 28258 

Dual Bus Interface Util: 
issued_total_row = 7726 
issued_total_col = 28258 
Row_Bus_Util =  0.005991 
CoL_Bus_Util = 0.021914 
Either_Row_CoL_Bus_Util = 0.027861 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001587 
queue_avg = 0.309709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1252124 n_act=3884 n_pre=3868 n_ref_event=0 n_req=27585 n_rd=20802 n_rd_L2_A=0 n_write=0 n_wr_bk=8872 bw_util=0.04602
n_activity=206999 dram_eff=0.2867
bk0: 1326a 1277393i bk1: 1312a 1276747i bk2: 1342a 1275836i bk3: 1354a 1276522i bk4: 1484a 1273967i bk5: 1530a 1273187i bk6: 1498a 1273959i bk7: 1534a 1274031i bk8: 1490a 1274114i bk9: 1522a 1274280i bk10: 1204a 1277277i bk11: 1166a 1278119i bk12: 1000a 1279712i bk13: 1010a 1279555i bk14: 1006a 1279867i bk15: 1024a 1280576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859743
Row_Buffer_Locality_read = 0.924671
Row_Buffer_Locality_write = 0.660622
Bank_Level_Parallism = 1.498101
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046024 
total_CMD = 1289499 
util_bw = 59348 
Wasted_Col = 61362 
Wasted_Row = 38972 
Idle = 1129817 

BW Util Bottlenecks: 
RCDc_limit = 16736 
RCDWRc_limit = 13262 
WTRc_limit = 7585 
RTWc_limit = 33763 
CCDLc_limit = 18251 
rwq = 0 
CCDLc_limit_alone = 11907 
WTRc_limit_alone = 6884 
RTWc_limit_alone = 28120 

Commands details: 
total_CMD = 1289499 
n_nop = 1252124 
Read = 20802 
Write = 0 
L2_Alloc = 0 
L2_WB = 8872 
n_act = 3884 
n_pre = 3868 
n_ref = 0 
n_req = 27585 
total_req = 29674 

Dual Bus Interface Util: 
issued_total_row = 7752 
issued_total_col = 29674 
Row_Bus_Util =  0.006012 
CoL_Bus_Util = 0.023012 
Either_Row_CoL_Bus_Util = 0.028984 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001365 
queue_avg = 0.376029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376029
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1253732 n_act=3840 n_pre=3824 n_ref_event=463904 n_req=26348 n_rd=20180 n_rd_L2_A=0 n_write=0 n_wr_bk=7970 bw_util=0.04366
n_activity=207779 dram_eff=0.271
bk0: 1272a 1278560i bk1: 1276a 1277528i bk2: 1280a 1278215i bk3: 1356a 1277334i bk4: 1438a 1275832i bk5: 1514a 1274678i bk6: 1450a 1276371i bk7: 1500a 1274755i bk8: 1432a 1275103i bk9: 1512a 1274461i bk10: 1066a 1279089i bk11: 1154a 1277738i bk12: 974a 1280571i bk13: 1018a 1278951i bk14: 924a 1282091i bk15: 1014a 1280928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854828
Row_Buffer_Locality_read = 0.920565
Row_Buffer_Locality_write = 0.639754
Bank_Level_Parallism = 1.424559
Bank_Level_Parallism_Col = 1.384866
Bank_Level_Parallism_Ready = 1.054339
write_to_read_ratio_blp_rw_average = 0.503703
GrpLevelPara = 1.214892 

BW Util details:
bwutil = 0.043660 
total_CMD = 1289499 
util_bw = 56300 
Wasted_Col = 60011 
Wasted_Row = 39121 
Idle = 1134067 

BW Util Bottlenecks: 
RCDc_limit = 17225 
RCDWRc_limit = 13184 
WTRc_limit = 6377 
RTWc_limit = 30787 
CCDLc_limit = 16787 
rwq = 0 
CCDLc_limit_alone = 11149 
WTRc_limit_alone = 5834 
RTWc_limit_alone = 25692 

Commands details: 
total_CMD = 1289499 
n_nop = 1253732 
Read = 20180 
Write = 0 
L2_Alloc = 0 
L2_WB = 7970 
n_act = 3840 
n_pre = 3824 
n_ref = 463904 
n_req = 26348 
total_req = 28150 

Dual Bus Interface Util: 
issued_total_row = 7664 
issued_total_col = 28150 
Row_Bus_Util =  0.005943 
CoL_Bus_Util = 0.021830 
Either_Row_CoL_Bus_Util = 0.027737 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001314 
queue_avg = 0.310699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1289499 n_nop=1253283 n_act=3323 n_pre=3307 n_ref_event=0 n_req=27529 n_rd=20756 n_rd_L2_A=0 n_write=0 n_wr_bk=8859 bw_util=0.04593
n_activity=199281 dram_eff=0.2972
bk0: 1310a 1277541i bk1: 1292a 1278192i bk2: 1354a 1276717i bk3: 1340a 1276583i bk4: 1532a 1274813i bk5: 1484a 1274861i bk6: 1532a 1275084i bk7: 1508a 1274517i bk8: 1522a 1275721i bk9: 1496a 1274944i bk10: 1166a 1277987i bk11: 1172a 1277688i bk12: 1010a 1279858i bk13: 1002a 1279698i bk14: 1024a 1280871i bk15: 1012a 1280806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879836
Row_Buffer_Locality_read = 0.937946
Row_Buffer_Locality_write = 0.701757
Bank_Level_Parallism = 1.521567
Bank_Level_Parallism_Col = 1.480442
Bank_Level_Parallism_Ready = 1.072029
write_to_read_ratio_blp_rw_average = 0.550741
GrpLevelPara = 1.303718 

BW Util details:
bwutil = 0.045933 
total_CMD = 1289499 
util_bw = 59230 
Wasted_Col = 60756 
Wasted_Row = 30961 
Idle = 1138552 

BW Util Bottlenecks: 
RCDc_limit = 13860 
RCDWRc_limit = 11692 
WTRc_limit = 8204 
RTWc_limit = 39338 
CCDLc_limit = 16544 
rwq = 0 
CCDLc_limit_alone = 10727 
WTRc_limit_alone = 7549 
RTWc_limit_alone = 34176 

Commands details: 
total_CMD = 1289499 
n_nop = 1253283 
Read = 20756 
Write = 0 
L2_Alloc = 0 
L2_WB = 8859 
n_act = 3323 
n_pre = 3307 
n_ref = 0 
n_req = 27529 
total_req = 29615 

Dual Bus Interface Util: 
issued_total_row = 6630 
issued_total_col = 29615 
Row_Bus_Util =  0.005142 
CoL_Bus_Util = 0.022966 
Either_Row_CoL_Bus_Util = 0.028085 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000801 
queue_avg = 0.311664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78060, Miss = 13082, Miss_rate = 0.168, Pending_hits = 4137, Reservation_fails = 2514
L2_cache_bank[1]: Access = 49436, Miss = 13122, Miss_rate = 0.265, Pending_hits = 4077, Reservation_fails = 2147
L2_cache_bank[2]: Access = 49086, Miss = 13180, Miss_rate = 0.269, Pending_hits = 3700, Reservation_fails = 1931
L2_cache_bank[3]: Access = 49152, Miss = 13122, Miss_rate = 0.267, Pending_hits = 3708, Reservation_fails = 2524
L2_cache_bank[4]: Access = 49000, Miss = 13160, Miss_rate = 0.269, Pending_hits = 3995, Reservation_fails = 1916
L2_cache_bank[5]: Access = 78224, Miss = 13066, Miss_rate = 0.167, Pending_hits = 4283, Reservation_fails = 3249
L2_cache_bank[6]: Access = 48800, Miss = 13160, Miss_rate = 0.270, Pending_hits = 3627, Reservation_fails = 1959
L2_cache_bank[7]: Access = 49082, Miss = 13158, Miss_rate = 0.268, Pending_hits = 3754, Reservation_fails = 2206
L2_cache_bank[8]: Access = 77770, Miss = 12994, Miss_rate = 0.167, Pending_hits = 4273, Reservation_fails = 2441
L2_cache_bank[9]: Access = 48768, Miss = 13118, Miss_rate = 0.269, Pending_hits = 4032, Reservation_fails = 2208
L2_cache_bank[10]: Access = 49206, Miss = 13150, Miss_rate = 0.267, Pending_hits = 3630, Reservation_fails = 1932
L2_cache_bank[11]: Access = 48364, Miss = 13102, Miss_rate = 0.271, Pending_hits = 3647, Reservation_fails = 1926
L2_total_cache_accesses = 674948
L2_total_cache_misses = 157414
L2_total_cache_miss_rate = 0.2332
L2_total_cache_pending_hits = 46863
L2_total_cache_reservation_fails = 26953
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=674948
icnt_total_pkts_simt_to_mem=258008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 873398
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 932756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229974
	minimum = 0 (at node 0)
	maximum = 0.00144324 (at node 7)
Accepted packet rate average = 0.000229974
	minimum = 0 (at node 0)
	maximum = 0.00476606 (at node 7)
Injected flit rate average = 0.000248621
	minimum = 0 (at node 0)
	maximum = 0.0019467 (at node 7)
Accepted flit rate average= 0.000248621
	minimum = 0 (at node 0)
	maximum = 0.00476606 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0733 (13 samples)
	minimum = 5 (13 samples)
	maximum = 154.077 (13 samples)
Network latency average = 18.1008 (13 samples)
	minimum = 5 (13 samples)
	maximum = 150.077 (13 samples)
Flit latency average = 17.411 (13 samples)
	minimum = 5 (13 samples)
	maximum = 149.538 (13 samples)
Fragmentation average = 0.000366087 (13 samples)
	minimum = 0 (13 samples)
	maximum = 30.7692 (13 samples)
Injected packet rate average = 0.0759086 (13 samples)
	minimum = 0.0295355 (13 samples)
	maximum = 0.184334 (13 samples)
Accepted packet rate average = 0.0759086 (13 samples)
	minimum = 0.0341081 (13 samples)
	maximum = 0.112737 (13 samples)
Injected flit rate average = 0.0810777 (13 samples)
	minimum = 0.0384695 (13 samples)
	maximum = 0.184528 (13 samples)
Accepted flit rate average = 0.0810777 (13 samples)
	minimum = 0.0463593 (13 samples)
	maximum = 0.112737 (13 samples)
Injected packet size average = 1.0681 (13 samples)
Accepted packet size average = 1.0681 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 24 sec (1344 sec)
gpgpu_simulation_rate = 63553 (inst/sec)
gpgpu_simulation_rate = 311 (cycle/sec)
gpgpu_silicon_slowdown = 964630x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
kernel_stream_id = 60605
gpu_sim_cycle = 34330
gpu_sim_insn = 531360
gpu_ipc =      15.4780
gpu_tot_sim_cycle = 453009
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     189.7262
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 34.9118% 
max_total_param_size = 0
gpu_stall_dramfull = 20941
gpu_stall_icnt2sh    = 100683
partiton_level_parallism =       0.0901
partiton_level_parallism_total  =       0.4450
partiton_level_parallism_util =       1.1259
partiton_level_parallism_util_total  =       1.8210
L2_BW  =       2.9927 GB/Sec
L2_BW_total  =      14.5300 GB/Sec
gpu_total_sim_rate=57567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 18081
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9201
L1D_cache:
	L1D_cache_core[0]: Access = 15861, Miss = 9505, Miss_rate = 0.599, Pending_hits = 845, Reservation_fails = 2844
	L1D_cache_core[1]: Access = 15525, Miss = 9177, Miss_rate = 0.591, Pending_hits = 1029, Reservation_fails = 3460
	L1D_cache_core[2]: Access = 15574, Miss = 9205, Miss_rate = 0.591, Pending_hits = 935, Reservation_fails = 3428
	L1D_cache_core[3]: Access = 15687, Miss = 9114, Miss_rate = 0.581, Pending_hits = 1019, Reservation_fails = 2081
	L1D_cache_core[4]: Access = 15414, Miss = 9041, Miss_rate = 0.587, Pending_hits = 1017, Reservation_fails = 5826
	L1D_cache_core[5]: Access = 15431, Miss = 9212, Miss_rate = 0.597, Pending_hits = 896, Reservation_fails = 4640
	L1D_cache_core[6]: Access = 15751, Miss = 9219, Miss_rate = 0.585, Pending_hits = 957, Reservation_fails = 2756
	L1D_cache_core[7]: Access = 15685, Miss = 9141, Miss_rate = 0.583, Pending_hits = 964, Reservation_fails = 3302
	L1D_cache_core[8]: Access = 15574, Miss = 9330, Miss_rate = 0.599, Pending_hits = 872, Reservation_fails = 3280
	L1D_cache_core[9]: Access = 15702, Miss = 9239, Miss_rate = 0.588, Pending_hits = 1015, Reservation_fails = 4568
	L1D_cache_core[10]: Access = 15830, Miss = 9307, Miss_rate = 0.588, Pending_hits = 1009, Reservation_fails = 2645
	L1D_cache_core[11]: Access = 15766, Miss = 9092, Miss_rate = 0.577, Pending_hits = 879, Reservation_fails = 2792
	L1D_cache_core[12]: Access = 15382, Miss = 9083, Miss_rate = 0.590, Pending_hits = 1071, Reservation_fails = 4046
	L1D_cache_core[13]: Access = 15766, Miss = 9340, Miss_rate = 0.592, Pending_hits = 1174, Reservation_fails = 4211
	L1D_cache_core[14]: Access = 15766, Miss = 9478, Miss_rate = 0.601, Pending_hits = 1041, Reservation_fails = 4752
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 138483
	L1D_total_cache_miss_rate = 0.5900
	L1D_total_cache_pending_hits = 14723
	L1D_total_cache_reservation_fails = 54631
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16101
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2041
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 860
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 852
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18142

Total_core_cache_fail_stats:
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13443, 10494, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 151236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135027
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 4684
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4684
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:540179	W0_Idle:2942758	W0_Scoreboard:3109124	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1080216 {8:135027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21604320 {40:540108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 231 
max_icnt2sh_latency = 251 
averagemflatency = 244 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 61 
mrq_lat_table:94759 	6889 	26115 	18719 	16343 	1795 	589 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	411629 	232953 	15744 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5772 	344 	101 	182372 	7172 	4914 	891 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	67566 	90074 	94542 	122588 	218613 	67447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	432 	71 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     23895     26155 
dram[1]:     11857     15559     15185     15583     18353     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     13047     15555     15188     17437     19106     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     22957     18726     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.276265  7.382609  6.804979  7.401639  6.294314  6.758278  6.637324  6.899329  5.718266  6.438095  6.625000  7.000000  6.939891  7.464865  9.348837  8.263803 
dram[1]:  7.306122  7.442060  7.189189  6.549450  6.338279  6.415873  6.811912  6.300613  6.666667  6.931035  6.737903  7.100917  7.846994  8.386503  8.251462  8.354037 
dram[2]:  7.635135  6.522089  7.569620  6.357692  6.720395  6.140065  6.450000  6.527778  6.760000  5.731482  7.190909  6.600000  7.675978  6.950819  7.906433  9.286821 
dram[3]:  7.493506  7.067194  6.340425  6.970149  6.370253  6.205202  6.575080  6.577507  6.879725  6.845161  7.156950  7.109170  8.143713  7.772973  7.680000  8.638037 
dram[4]:  6.556911  7.427313  6.592000  7.446281  6.151316  6.986394  6.590909  6.909091  5.748447  6.305296  6.598086  6.972727  6.928962  7.448648  9.658537  8.378882 
dram[5]:  8.000000  9.288043  7.334646  8.305555  7.216949  7.617978  8.003717  7.113402  7.981132  7.783784  7.883495  7.260465  9.657718  9.645391 11.192000 10.653543 
average row locality = 165255/23287 = 7.096449
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       408       504       472       584       523       638       523       672       535       672       417       496       370       473       337       436 
dram[1]:       515       504       600       584       663       638       699       672       692       672       531       496       476       473       445       436 
dram[2]:       500       416       584       473       638       524       672       524       672       536       512       400       472       372       440       330 
dram[3]:       500       520       584       600       638       667       672       698       672       692       512       514       472       476       440       441 
dram[4]:       411       506       471       584       522       642       521       672       536       672       404       496       370       472       332       436 
dram[5]:       510       513       591       592       654       652       685       682       685       680       510       505       477       470       436       442 
total dram writes = 51450
bank skew: 699/330 = 2.12
chip skew: 9098/8047 = 1.13
average mf latency per bank:
dram[0]:       9598      3850      8079      3488      6965      3003      6205      1564      5378      1411      5303      1554      4963      1397      6032      1510
dram[1]:       3697      3732      3429      3440      3177      3087      1666      1556      1465      1441      1575      1516      1389      1316      1467      1492
dram[2]:       3835      8651      3483      8396      2974      7188      1560      6477      1426      5251      1488      5523      1381      4945      1447      6274
dram[3]:       3768      3583      3357      3464      2982      2921      1547      1665      1445      1463      1493      1580      1337      1395      1457      1506
dram[4]:       9448      3722      8619      3510      7721      2723      6674      1571      5536      1414      5427      1504      5026      1367      6257      1468
dram[5]:       3651      3634      3534      3443      3142      2790      1701      1519      1434      1396      1618      1474      1375      1336      1518      1487
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       424       739       591       633       481       620       480       610       397
dram[1]:        476       474       454       509       679       620       548       450       503       542       606       429       409       403       431       449
dram[2]:        414       690       528      1026       596      1078       456      1166       562       907       420       629       434       632       388       612
dram[3]:        472       451       475       508       635       583       452       492       431       491       435       542       407       404       455       449
dram[4]:        678       415      1012       506      1073       473      1101       500       926       534       684       417       659       419       621       407
dram[5]:        467       453       480       510       633       562       533       438       420       482       571       450       434       373       474       444
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1359016 n_act=3900 n_pre=3884 n_ref_event=0 n_req=26671 n_rd=20434 n_rd_L2_A=0 n_write=0 n_wr_bk=8060 bw_util=0.04084
n_activity=211526 dram_eff=0.2694
bk0: 1298a 1383717i bk1: 1314a 1383036i bk2: 1272a 1383706i bk3: 1360a 1382947i bk4: 1466a 1382348i bk5: 1552a 1380253i bk6: 1472a 1381647i bk7: 1544a 1380226i bk8: 1430a 1381153i bk9: 1516a 1379791i bk10: 1106a 1384198i bk11: 1160a 1383975i bk12: 974a 1385949i bk13: 1020a 1384855i bk14: 938a 1387338i bk15: 1012a 1386257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854186
Row_Buffer_Locality_read = 0.920182
Row_Buffer_Locality_write = 0.637967
Bank_Level_Parallism = 1.415928
Bank_Level_Parallism_Col = 1.376997
Bank_Level_Parallism_Ready = 1.058737
write_to_read_ratio_blp_rw_average = 0.504939
GrpLevelPara = 1.207803 

BW Util details:
bwutil = 0.040845 
total_CMD = 1395233 
util_bw = 56988 
Wasted_Col = 60922 
Wasted_Row = 40453 
Idle = 1236870 

BW Util Bottlenecks: 
RCDc_limit = 17337 
RCDWRc_limit = 13466 
WTRc_limit = 6173 
RTWc_limit = 30786 
CCDLc_limit = 17246 
rwq = 0 
CCDLc_limit_alone = 11534 
WTRc_limit_alone = 5692 
RTWc_limit_alone = 25555 

Commands details: 
total_CMD = 1395233 
n_nop = 1359016 
Read = 20434 
Write = 0 
L2_Alloc = 0 
L2_WB = 8060 
n_act = 3900 
n_pre = 3884 
n_ref = 0 
n_req = 26671 
total_req = 28494 

Dual Bus Interface Util: 
issued_total_row = 7784 
issued_total_col = 28494 
Row_Bus_Util =  0.005579 
CoL_Bus_Util = 0.020422 
Either_Row_CoL_Bus_Util = 0.025958 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001684 
queue_avg = 0.297504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 453095 -   mf: uid=2466432, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (452995), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1356568 n_act=4073 n_pre=4057 n_ref_event=0 n_req=28466 n_rd=21486 n_rd_L2_A=0 n_write=0 n_wr_bk=9096 bw_util=0.04384
n_activity=216533 dram_eff=0.2825
bk0: 1394a 1382281i bk1: 1350a 1383004i bk2: 1400a 1381967i bk3: 1342a 1382008i bk4: 1622a 1378528i bk5: 1532a 1379591i bk6: 1634a 1378974i bk7: 1542a 1379605i bk8: 1588a 1379654i bk9: 1498a 1379679i bk10: 1260a 1382007i bk11: 1168a 1383437i bk12: 1072a 1384239i bk13: 1006a 1385311i bk14: 1068a 1385113i bk15: 1010a 1385146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857409
Row_Buffer_Locality_read = 0.923904
Row_Buffer_Locality_write = 0.652722
Bank_Level_Parallism = 1.484579
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043838 
total_CMD = 1395233 
util_bw = 61164 
Wasted_Col = 64410 
Wasted_Row = 40440 
Idle = 1229219 

BW Util Bottlenecks: 
RCDc_limit = 17529 
RCDWRc_limit = 14095 
WTRc_limit = 7774 
RTWc_limit = 34621 
CCDLc_limit = 18956 
rwq = 0 
CCDLc_limit_alone = 12421 
WTRc_limit_alone = 7056 
RTWc_limit_alone = 28804 

Commands details: 
total_CMD = 1395233 
n_nop = 1356568 
Read = 21486 
Write = 0 
L2_Alloc = 0 
L2_WB = 9096 
n_act = 4073 
n_pre = 4057 
n_ref = 0 
n_req = 28466 
total_req = 30582 

Dual Bus Interface Util: 
issued_total_row = 8130 
issued_total_col = 30582 
Row_Bus_Util =  0.005827 
CoL_Bus_Util = 0.021919 
Either_Row_CoL_Bus_Util = 0.027712 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001216 
queue_avg = 0.342020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1358964 n_act=3916 n_pre=3900 n_ref_event=0 n_req=26687 n_rd=20446 n_rd_L2_A=0 n_write=0 n_wr_bk=8065 bw_util=0.04087
n_activity=210786 dram_eff=0.2705
bk0: 1314a 1383668i bk1: 1302a 1384490i bk2: 1348a 1382872i bk3: 1284a 1383537i bk4: 1554a 1380063i bk5: 1468a 1381323i bk6: 1552a 1379529i bk7: 1466a 1381899i bk8: 1516a 1380647i bk9: 1438a 1380778i bk10: 1190a 1383568i bk11: 1074a 1384911i bk12: 1014a 1384821i bk13: 978a 1386452i bk14: 1014a 1385832i bk15: 934a 1387634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853749
Row_Buffer_Locality_read = 0.919544
Row_Buffer_Locality_write = 0.638199
Bank_Level_Parallism = 1.420795
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.061920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040869 
total_CMD = 1395233 
util_bw = 57022 
Wasted_Col = 60899 
Wasted_Row = 39577 
Idle = 1237735 

BW Util Bottlenecks: 
RCDc_limit = 17566 
RCDWRc_limit = 13422 
WTRc_limit = 6198 
RTWc_limit = 30307 
CCDLc_limit = 17033 
rwq = 0 
CCDLc_limit_alone = 11342 
WTRc_limit_alone = 5647 
RTWc_limit_alone = 25167 

Commands details: 
total_CMD = 1395233 
n_nop = 1358964 
Read = 20446 
Write = 0 
L2_Alloc = 0 
L2_WB = 8065 
n_act = 3916 
n_pre = 3900 
n_ref = 0 
n_req = 26687 
total_req = 28511 

Dual Bus Interface Util: 
issued_total_row = 7816 
issued_total_col = 28511 
Row_Bus_Util =  0.005602 
CoL_Bus_Util = 0.020435 
Either_Row_CoL_Bus_Util = 0.025995 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001599 
queue_avg = 0.286918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 453097 -   mf: uid=2466433, sid4294967295:w4294967295, part=3, addr=0xc0027a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (452997), 
Ready @ 453100 -   mf: uid=2466434, sid4294967295:w4294967295, part=3, addr=0xc00ff900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453000), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1356542 n_act=4096 n_pre=4080 n_ref_event=0 n_req=28455 n_rd=21474 n_rd_L2_A=0 n_write=0 n_wr_bk=9098 bw_util=0.04382
n_activity=216079 dram_eff=0.283
bk0: 1350a 1382891i bk1: 1388a 1381589i bk2: 1342a 1381545i bk3: 1406a 1381535i bk4: 1524a 1379664i bk5: 1630a 1377870i bk6: 1546a 1379633i bk7: 1626a 1378579i bk8: 1490a 1379809i bk9: 1590a 1379202i bk10: 1204a 1382982i bk11: 1230a 1383149i bk12: 1000a 1385161i bk13: 1074a 1384490i bk14: 1006a 1385237i bk15: 1068a 1385537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856581
Row_Buffer_Locality_read = 0.923070
Row_Buffer_Locality_write = 0.652056
Bank_Level_Parallism = 1.493251
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043824 
total_CMD = 1395233 
util_bw = 61144 
Wasted_Col = 64265 
Wasted_Row = 40756 
Idle = 1229068 

BW Util Bottlenecks: 
RCDc_limit = 17680 
RCDWRc_limit = 14044 
WTRc_limit = 7835 
RTWc_limit = 35191 
CCDLc_limit = 18973 
rwq = 0 
CCDLc_limit_alone = 12323 
WTRc_limit_alone = 7110 
RTWc_limit_alone = 29266 

Commands details: 
total_CMD = 1395233 
n_nop = 1356542 
Read = 21474 
Write = 0 
L2_Alloc = 0 
L2_WB = 9098 
n_act = 4096 
n_pre = 4080 
n_ref = 0 
n_req = 28455 
total_req = 30572 

Dual Bus Interface Util: 
issued_total_row = 8176 
issued_total_col = 30572 
Row_Bus_Util =  0.005860 
CoL_Bus_Util = 0.021912 
Either_Row_CoL_Bus_Util = 0.027731 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001473 
queue_avg = 0.353410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35341
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1359123 n_act=3885 n_pre=3869 n_ref_event=463904 n_req=26581 n_rd=20356 n_rd_L2_A=0 n_write=0 n_wr_bk=8047 bw_util=0.04071
n_activity=210419 dram_eff=0.27
bk0: 1296a 1384190i bk1: 1300a 1383006i bk2: 1280a 1383927i bk3: 1356a 1383057i bk4: 1454a 1381532i bk5: 1562a 1380377i bk6: 1474a 1382051i bk7: 1540a 1380446i bk8: 1432a 1380794i bk9: 1512a 1380199i bk10: 1066a 1384836i bk11: 1154a 1383499i bk12: 974a 1386206i bk13: 1018a 1384304i bk14: 924a 1387623i bk15: 1014a 1386310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854407
Row_Buffer_Locality_read = 0.920810
Row_Buffer_Locality_write = 0.637269
Bank_Level_Parallism = 1.421761
Bank_Level_Parallism_Col = 1.382369
Bank_Level_Parallism_Ready = 1.053927
write_to_read_ratio_blp_rw_average = 0.505114
GrpLevelPara = 1.213028 

BW Util details:
bwutil = 0.040714 
total_CMD = 1395233 
util_bw = 56806 
Wasted_Col = 60630 
Wasted_Row = 39616 
Idle = 1238181 

BW Util Bottlenecks: 
RCDc_limit = 17333 
RCDWRc_limit = 13430 
WTRc_limit = 6395 
RTWc_limit = 31170 
CCDLc_limit = 16891 
rwq = 0 
CCDLc_limit_alone = 11201 
WTRc_limit_alone = 5850 
RTWc_limit_alone = 26025 

Commands details: 
total_CMD = 1395233 
n_nop = 1359123 
Read = 20356 
Write = 0 
L2_Alloc = 0 
L2_WB = 8047 
n_act = 3885 
n_pre = 3869 
n_ref = 463904 
n_req = 26581 
total_req = 28403 

Dual Bus Interface Util: 
issued_total_row = 7754 
issued_total_col = 28403 
Row_Bus_Util =  0.005557 
CoL_Bus_Util = 0.020357 
Either_Row_CoL_Bus_Util = 0.025881 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001302 
queue_avg = 0.287881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 453065 -   mf: uid=2466430, sid4294967295:w4294967295, part=5, addr=0xc00ef900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (452965), 
Ready @ 453091 -   mf: uid=2466431, sid4294967295:w4294967295, part=5, addr=0xc00bf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (452991), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395233 n_nop=1357775 n_act=3500 n_pre=3484 n_ref_event=0 n_req=28395 n_rd=21424 n_rd_L2_A=0 n_write=0 n_wr_bk=9084 bw_util=0.04373
n_activity=207859 dram_eff=0.2935
bk0: 1386a 1382528i bk1: 1316a 1383560i bk2: 1410a 1381895i bk3: 1340a 1382214i bk4: 1624a 1379439i bk5: 1532a 1380405i bk6: 1628a 1380119i bk7: 1548a 1380010i bk8: 1590a 1380925i bk9: 1496a 1380600i bk10: 1230a 1383193i bk11: 1172a 1383255i bk12: 1074a 1385052i bk13: 1002a 1385139i bk14: 1064a 1386238i bk15: 1012a 1386304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877267
Row_Buffer_Locality_read = 0.935913
Row_Buffer_Locality_write = 0.697031
Bank_Level_Parallism = 1.511985
Bank_Level_Parallism_Col = 1.471100
Bank_Level_Parallism_Ready = 1.071359
write_to_read_ratio_blp_rw_average = 0.547661
GrpLevelPara = 1.295817 

BW Util details:
bwutil = 0.043732 
total_CMD = 1395233 
util_bw = 61016 
Wasted_Col = 63360 
Wasted_Row = 32597 
Idle = 1238260 

BW Util Bottlenecks: 
RCDc_limit = 14822 
RCDWRc_limit = 12276 
WTRc_limit = 8478 
RTWc_limit = 40557 
CCDLc_limit = 17049 
rwq = 0 
CCDLc_limit_alone = 11097 
WTRc_limit_alone = 7813 
RTWc_limit_alone = 35270 

Commands details: 
total_CMD = 1395233 
n_nop = 1357775 
Read = 21424 
Write = 0 
L2_Alloc = 0 
L2_WB = 9084 
n_act = 3500 
n_pre = 3484 
n_ref = 0 
n_req = 28395 
total_req = 30508 

Dual Bus Interface Util: 
issued_total_row = 6984 
issued_total_col = 30508 
Row_Bus_Util =  0.005006 
CoL_Bus_Util = 0.021866 
Either_Row_CoL_Bus_Util = 0.026847 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000908 
queue_avg = 0.293726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78616, Miss = 13164, Miss_rate = 0.167, Pending_hits = 4233, Reservation_fails = 2871
L2_cache_bank[1]: Access = 50156, Miss = 13254, Miss_rate = 0.264, Pending_hits = 4241, Reservation_fails = 2813
L2_cache_bank[2]: Access = 50816, Miss = 13922, Miss_rate = 0.274, Pending_hits = 3796, Reservation_fails = 2315
L2_cache_bank[3]: Access = 49872, Miss = 13254, Miss_rate = 0.266, Pending_hits = 3884, Reservation_fails = 3293
L2_cache_bank[4]: Access = 49616, Miss = 13292, Miss_rate = 0.268, Pending_hits = 4131, Reservation_fails = 2307
L2_cache_bank[5]: Access = 78704, Miss = 13140, Miss_rate = 0.167, Pending_hits = 4371, Reservation_fails = 3610
L2_cache_bank[6]: Access = 49416, Miss = 13292, Miss_rate = 0.269, Pending_hits = 3763, Reservation_fails = 2350
L2_cache_bank[7]: Access = 50864, Miss = 13888, Miss_rate = 0.273, Pending_hits = 3854, Reservation_fails = 2591
L2_cache_bank[8]: Access = 78250, Miss = 13068, Miss_rate = 0.167, Pending_hits = 4369, Reservation_fails = 2811
L2_cache_bank[9]: Access = 49384, Miss = 13250, Miss_rate = 0.268, Pending_hits = 4164, Reservation_fails = 2588
L2_cache_bank[10]: Access = 50976, Miss = 13884, Miss_rate = 0.272, Pending_hits = 3758, Reservation_fails = 2454
L2_cache_bank[11]: Access = 48980, Miss = 13234, Miss_rate = 0.270, Pending_hits = 3783, Reservation_fails = 2313
L2_total_cache_accesses = 685650
L2_total_cache_misses = 160642
L2_total_cache_miss_rate = 0.2343
L2_total_cache_pending_hits = 48347
L2_total_cache_reservation_fails = 32316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 792
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5362
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 692
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5361
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=685650
icnt_total_pkts_simt_to_mem=261939
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.68933
	minimum = 5
	maximum = 60
Network latency average = 5.67201
	minimum = 5
	maximum = 59
Slowest packet = 886612
Flit latency average = 6.09328
	minimum = 5
	maximum = 58
Slowest flit = 946874
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148839
	minimum = 0.00454413 (at node 7)
	maximum = 0.051908 (at node 22)
Accepted packet rate average = 0.0148839
	minimum = 0.00378678 (at node 20)
	maximum = 0.0220216 (at node 0)
Injected flit rate average = 0.0157869
	minimum = 0.00544713 (at node 7)
	maximum = 0.051908 (at node 22)
Accepted flit rate average= 0.0157869
	minimum = 0.00436936 (at node 20)
	maximum = 0.0220216 (at node 0)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1173 (14 samples)
	minimum = 5 (14 samples)
	maximum = 147.357 (14 samples)
Network latency average = 17.213 (14 samples)
	minimum = 5 (14 samples)
	maximum = 143.571 (14 samples)
Flit latency average = 16.6026 (14 samples)
	minimum = 5 (14 samples)
	maximum = 143 (14 samples)
Fragmentation average = 0.000339938 (14 samples)
	minimum = 0 (14 samples)
	maximum = 28.5714 (14 samples)
Injected packet rate average = 0.0715497 (14 samples)
	minimum = 0.0277504 (14 samples)
	maximum = 0.174875 (14 samples)
Accepted packet rate average = 0.0715497 (14 samples)
	minimum = 0.0319423 (14 samples)
	maximum = 0.106257 (14 samples)
Injected flit rate average = 0.0764141 (14 samples)
	minimum = 0.0361108 (14 samples)
	maximum = 0.175055 (14 samples)
Accepted flit rate average = 0.0764141 (14 samples)
	minimum = 0.0433601 (14 samples)
	maximum = 0.106257 (14 samples)
Injected packet size average = 1.06799 (14 samples)
Accepted packet size average = 1.06799 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 53 sec (1493 sec)
gpgpu_simulation_rate = 57567 (inst/sec)
gpgpu_simulation_rate = 303 (cycle/sec)
gpgpu_silicon_slowdown = 990099x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
kernel_stream_id = 60605
gpu_sim_cycle = 30225
gpu_sim_insn = 17356032
gpu_ipc =     574.2277
gpu_tot_sim_cycle = 483234
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     213.7758
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.7929% 
gpu_tot_occupancy = 38.7321% 
max_total_param_size = 0
gpu_stall_dramfull = 39097
gpu_stall_icnt2sh    = 128052
partiton_level_parallism =       1.2922
partiton_level_parallism_total  =       0.4980
partiton_level_parallism_util =       1.8802
partiton_level_parallism_util_total  =       1.8303
L2_BW  =      42.2101 GB/Sec
L2_BW_total  =      16.2614 GB/Sec
gpu_total_sim_rate=58166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20170
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11365
L1D_cache:
	L1D_cache_core[0]: Access = 18997, Miss = 11374, Miss_rate = 0.599, Pending_hits = 1052, Reservation_fails = 3571
	L1D_cache_core[1]: Access = 18789, Miss = 11158, Miss_rate = 0.594, Pending_hits = 1264, Reservation_fails = 4287
	L1D_cache_core[2]: Access = 18646, Miss = 11049, Miss_rate = 0.593, Pending_hits = 1166, Reservation_fails = 4603
	L1D_cache_core[3]: Access = 18887, Miss = 10940, Miss_rate = 0.579, Pending_hits = 1215, Reservation_fails = 2587
	L1D_cache_core[4]: Access = 18614, Miss = 11030, Miss_rate = 0.593, Pending_hits = 1178, Reservation_fails = 7027
	L1D_cache_core[5]: Access = 18375, Miss = 11036, Miss_rate = 0.601, Pending_hits = 1133, Reservation_fails = 5878
	L1D_cache_core[6]: Access = 18823, Miss = 11083, Miss_rate = 0.589, Pending_hits = 1157, Reservation_fails = 3364
	L1D_cache_core[7]: Access = 18693, Miss = 10988, Miss_rate = 0.588, Pending_hits = 1261, Reservation_fails = 4255
	L1D_cache_core[8]: Access = 18582, Miss = 11054, Miss_rate = 0.595, Pending_hits = 1131, Reservation_fails = 4108
	L1D_cache_core[9]: Access = 18710, Miss = 11015, Miss_rate = 0.589, Pending_hits = 1252, Reservation_fails = 5377
	L1D_cache_core[10]: Access = 18966, Miss = 11272, Miss_rate = 0.594, Pending_hits = 1255, Reservation_fails = 4199
	L1D_cache_core[11]: Access = 18966, Miss = 11019, Miss_rate = 0.581, Pending_hits = 1088, Reservation_fails = 4391
	L1D_cache_core[12]: Access = 18454, Miss = 10941, Miss_rate = 0.593, Pending_hits = 1335, Reservation_fails = 5336
	L1D_cache_core[13]: Access = 18902, Miss = 11225, Miss_rate = 0.594, Pending_hits = 1425, Reservation_fails = 5545
	L1D_cache_core[14]: Access = 18966, Miss = 11397, Miss_rate = 0.601, Pending_hits = 1250, Reservation_fails = 5398
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 166581
	L1D_total_cache_miss_rate = 0.5920
	L1D_total_cache_pending_hits = 18162
	L1D_total_cache_reservation_fails = 69926
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3623
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17745
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 288116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4130
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2164
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2874
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 292246

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13200
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2090
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2164
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 175998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162344
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 6118
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6118
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:651109	W0_Idle:2953542	W0_Scoreboard:3339090	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1298752 {8:162344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25975040 {40:649376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 62 
mrq_lat_table:113389 	8238 	30696 	22347 	19648 	2238 	715 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	479420 	284257 	29128 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5817 	362 	102 	216588 	8885 	7043 	1694 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75832 	107333 	111232 	144080 	272603 	82346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	454 	105 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     23895     26155 
dram[1]:     11857     15559     15185     15583     18353     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     13047     15555     15188     17437     19106     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     22957     18726     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.314487  7.779468  6.957854  7.598591  6.197605  6.662983  6.646688  6.721925  5.815427  6.468194  6.693878  7.058182  7.124378  7.665158  9.255033  8.204878 
dram[1]:  7.555555  7.916350  7.322148  6.719243  6.396420  6.418231  7.026810  6.372796  6.682990  7.030471  6.754967  7.215613  8.123222  8.816754  8.180095  8.735751 
dram[2]:  7.949416  6.547101  7.691756  6.579137  6.816384  6.117994  6.541667  6.579439  6.666667  5.779292  7.096086  6.711864  7.788018  7.134328  7.716895  9.333333 
dram[3]:  7.728624  7.169491  6.586420  6.946032  6.314815  6.303258  6.533679  6.708440  7.207977  6.928000  7.049296  6.875432  8.358209  7.930876  7.985782  8.512315 
dram[4]:  6.643123  7.842308  6.755556  7.531468  6.143283  6.855932  6.563863  6.700535  5.875000  6.376884  6.700422  6.942652  7.104477  7.555555  9.386207  8.066986 
dram[5]:  8.526316  9.669811  7.536082  8.287938  7.284883  7.481250  8.033742  7.044445  7.644118  7.851393  7.669231  7.272388 10.171597  9.958580 10.836478 10.916129 
average row locality = 197340/27495 = 7.177305
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       468       624       536       712       604       801       610       849       631       864       493       644       415       559       398       559 
dram[1]:       627       624       720       712       810       801       857       849       869       864       672       644       565       559       562       559 
dram[2]:       620       478       712       537       800       606       846       614       864       632       664       472       559       417       562       392 
dram[3]:       620       634       712       720       800       815       846       860       864       868       664       652       559       567       561       559 
dram[4]:       471       628       535       712       603       805       608       849       632       864       480       644       412       562       393       559 
dram[5]:       630       627       719       712       811       804       858       849       869       864       657       644       566       561       558       559 
total dram writes = 63182
bank skew: 869/392 = 2.22
chip skew: 11301/9757 = 1.16
average mf latency per bank:
dram[0]:       8519      3363      7251      3092      6454      3059      5829      1996      4751      1454      4675      1501      4604      1487      5294      1481
dram[1]:       4082      3304      3788      3051      4177      3125      3377      2004      2455      1490      2362      1474      2323      1403      2228      1431
dram[2]:       3349      7678      3074      7533      3093      6630      2116      5919      1457      4650      1449      4877      1498      4587      1429      5474
dram[3]:       3325      3852      2996      3635      3069      3946      2079      3132      1481      2437      1452      2371      1434      2336      1426      2271
dram[4]:       8394      3251      7727      3113      7001      3005      6222      2048      4893      1452      4766      1467      4696      1479      5474      1460
dram[5]:       3835      3268      3617      3126      3729      3099      3040      2054      2396      1469      2246      1466      2133      1429      2133      1466
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       559       739       629       633       621       620       480       610       397
dram[1]:        811       474       839       509       753       620       929       590      1033       628      1042       596       780       403       747       449
dram[2]:        414       690       528      1026       596      1078       581      1166       598       907       607       629       479       632       441       612
dram[3]:        472       814       475       836       663       750       670       868       595       947       531       952       407       752       455       773
dram[4]:        678       415      1012       506      1073       601      1101       622       926       605       684       658       659       462       621       437
dram[5]:        677       527       667       510       743       697       994       691      1060       657      1060       583       794       541       787       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1445745 n_act=4541 n_pre=4525 n_ref_event=0 n_req=31331 n_rd=23812 n_rd_L2_A=0 n_write=0 n_wr_bk=9767 bw_util=0.04512
n_activity=247452 dram_eff=0.2714
bk0: 1426a 1474986i bk1: 1570a 1473802i bk2: 1400a 1475382i bk3: 1616a 1473758i bk4: 1594a 1473568i bk5: 1802a 1470172i bk6: 1628a 1472849i bk7: 1868a 1469549i bk8: 1622a 1472040i bk9: 1886a 1468822i bk10: 1258a 1475311i bk11: 1450a 1473922i bk12: 1102a 1477831i bk13: 1268a 1475580i bk14: 1066a 1479109i bk15: 1256a 1476721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855415
Row_Buffer_Locality_read = 0.921468
Row_Buffer_Locality_write = 0.646230
Bank_Level_Parallism = 1.435226
Bank_Level_Parallism_Col = 1.396832
Bank_Level_Parallism_Ready = 1.059668
write_to_read_ratio_blp_rw_average = 0.515825
GrpLevelPara = 1.215920 

BW Util details:
bwutil = 0.045123 
total_CMD = 1488323 
util_bw = 67158 
Wasted_Col = 72175 
Wasted_Row = 46680 
Idle = 1302310 

BW Util Bottlenecks: 
RCDc_limit = 19843 
RCDWRc_limit = 15820 
WTRc_limit = 7661 
RTWc_limit = 37854 
CCDLc_limit = 20736 
rwq = 0 
CCDLc_limit_alone = 13498 
WTRc_limit_alone = 6992 
RTWc_limit_alone = 31285 

Commands details: 
total_CMD = 1488323 
n_nop = 1445745 
Read = 23812 
Write = 0 
L2_Alloc = 0 
L2_WB = 9767 
n_act = 4541 
n_pre = 4525 
n_ref = 0 
n_req = 31331 
total_req = 33579 

Dual Bus Interface Util: 
issued_total_row = 9066 
issued_total_col = 33579 
Row_Bus_Util =  0.006091 
CoL_Bus_Util = 0.022562 
Either_Row_CoL_Bus_Util = 0.028608 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001574 
queue_avg = 0.327950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1441582 n_act=4831 n_pre=4815 n_ref_event=0 n_req=34470 n_rd=25858 n_rd_L2_A=0 n_write=0 n_wr_bk=11294 bw_util=0.04992
n_activity=259186 dram_eff=0.2867
bk0: 1628a 1472883i bk1: 1606a 1473430i bk2: 1632a 1472711i bk3: 1588a 1472694i bk4: 1882a 1468535i bk5: 1784a 1469239i bk6: 1966a 1468679i bk7: 1884a 1468912i bk8: 1932a 1468487i bk9: 1882a 1468514i bk10: 1526a 1471603i bk11: 1450a 1473165i bk12: 1282a 1475133i bk13: 1258a 1476173i bk14: 1298a 1475786i bk15: 1260a 1475893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860255
Row_Buffer_Locality_read = 0.925748
Row_Buffer_Locality_write = 0.663609
Bank_Level_Parallism = 1.512231
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049925 
total_CMD = 1488323 
util_bw = 74304 
Wasted_Col = 77956 
Wasted_Row = 47116 
Idle = 1288947 

BW Util Bottlenecks: 
RCDc_limit = 20415 
RCDWRc_limit = 16765 
WTRc_limit = 9896 
RTWc_limit = 43487 
CCDLc_limit = 23314 
rwq = 0 
CCDLc_limit_alone = 14954 
WTRc_limit_alone = 8967 
RTWc_limit_alone = 36056 

Commands details: 
total_CMD = 1488323 
n_nop = 1441582 
Read = 25858 
Write = 0 
L2_Alloc = 0 
L2_WB = 11294 
n_act = 4831 
n_pre = 4815 
n_ref = 0 
n_req = 34470 
total_req = 37152 

Dual Bus Interface Util: 
issued_total_row = 9646 
issued_total_col = 37152 
Row_Bus_Util =  0.006481 
CoL_Bus_Util = 0.024962 
Either_Row_CoL_Bus_Util = 0.031405 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001219 
queue_avg = 0.389688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1445689 n_act=4550 n_pre=4534 n_ref_event=0 n_req=31361 n_rd=23836 n_rd_L2_A=0 n_write=0 n_wr_bk=9775 bw_util=0.04517
n_activity=247478 dram_eff=0.2716
bk0: 1570a 1474473i bk1: 1438a 1475978i bk2: 1604a 1473314i bk3: 1412a 1475243i bk4: 1804a 1470381i bk5: 1596a 1472490i bk6: 1868a 1469175i bk7: 1630a 1473217i bk8: 1884a 1469629i bk9: 1630a 1471516i bk10: 1488a 1473335i bk11: 1218a 1476382i bk12: 1264a 1475582i bk13: 1106a 1478281i bk14: 1262a 1476428i bk15: 1062a 1479567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855330
Row_Buffer_Locality_read = 0.921170
Row_Buffer_Locality_write = 0.646777
Bank_Level_Parallism = 1.432744
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.061924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045166 
total_CMD = 1488323 
util_bw = 67222 
Wasted_Col = 72373 
Wasted_Row = 45790 
Idle = 1302938 

BW Util Bottlenecks: 
RCDc_limit = 20128 
RCDWRc_limit = 15762 
WTRc_limit = 7479 
RTWc_limit = 37509 
CCDLc_limit = 20445 
rwq = 0 
CCDLc_limit_alone = 13281 
WTRc_limit_alone = 6808 
RTWc_limit_alone = 31016 

Commands details: 
total_CMD = 1488323 
n_nop = 1445689 
Read = 23836 
Write = 0 
L2_Alloc = 0 
L2_WB = 9775 
n_act = 4550 
n_pre = 4534 
n_ref = 0 
n_req = 31361 
total_req = 33611 

Dual Bus Interface Util: 
issued_total_row = 9084 
issued_total_col = 33611 
Row_Bus_Util =  0.006104 
CoL_Bus_Util = 0.022583 
Either_Row_CoL_Bus_Util = 0.028646 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001431 
queue_avg = 0.317913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 483325 -   mf: uid=2949934, sid4294967295:w4294967295, part=3, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (483225), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1441423 n_act=4903 n_pre=4887 n_ref_event=0 n_req=34494 n_rd=25878 n_rd_L2_A=0 n_write=0 n_wr_bk=11301 bw_util=0.04996
n_activity=259672 dram_eff=0.2864
bk0: 1606a 1473107i bk1: 1630a 1472029i bk2: 1592a 1471951i bk3: 1638a 1472172i bk4: 1778a 1469354i bk5: 1892a 1467215i bk6: 1878a 1468663i bk7: 1966a 1467948i bk8: 1874a 1468761i bk9: 1938a 1468350i bk10: 1496a 1472335i bk11: 1488a 1472545i bk12: 1254a 1475743i bk13: 1288a 1475197i bk14: 1258a 1476165i bk15: 1302a 1476392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858294
Row_Buffer_Locality_read = 0.924299
Row_Buffer_Locality_write = 0.660051
Bank_Level_Parallism = 1.523456
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.071950
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049961 
total_CMD = 1488323 
util_bw = 74358 
Wasted_Col = 77942 
Wasted_Row = 48174 
Idle = 1287849 

BW Util Bottlenecks: 
RCDc_limit = 20827 
RCDWRc_limit = 16780 
WTRc_limit = 9808 
RTWc_limit = 44640 
CCDLc_limit = 23140 
rwq = 0 
CCDLc_limit_alone = 14781 
WTRc_limit_alone = 8893 
RTWc_limit_alone = 37196 

Commands details: 
total_CMD = 1488323 
n_nop = 1441423 
Read = 25878 
Write = 0 
L2_Alloc = 0 
L2_WB = 11301 
n_act = 4903 
n_pre = 4887 
n_ref = 0 
n_req = 34494 
total_req = 37179 

Dual Bus Interface Util: 
issued_total_row = 9790 
issued_total_col = 37179 
Row_Bus_Util =  0.006578 
CoL_Bus_Util = 0.024980 
Either_Row_CoL_Bus_Util = 0.031512 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001471 
queue_avg = 0.401983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1445816 n_act=4538 n_pre=4522 n_ref_event=463904 n_req=31255 n_rd=23746 n_rd_L2_A=0 n_write=0 n_wr_bk=9757 bw_util=0.04502
n_activity=246917 dram_eff=0.2714
bk0: 1424a 1475622i bk1: 1560a 1473687i bk2: 1408a 1475591i bk3: 1612a 1473638i bk4: 1582a 1472807i bk5: 1814a 1470436i bk6: 1630a 1473522i bk7: 1860a 1469767i bk8: 1624a 1471772i bk9: 1882a 1469289i bk10: 1218a 1476089i bk11: 1446a 1473371i bk12: 1102a 1478143i bk13: 1272a 1474924i bk14: 1052a 1479334i bk15: 1260a 1476852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855287
Row_Buffer_Locality_read = 0.921882
Row_Buffer_Locality_write = 0.644693
Bank_Level_Parallism = 1.437174
Bank_Level_Parallism_Col = 1.398400
Bank_Level_Parallism_Ready = 1.055036
write_to_read_ratio_blp_rw_average = 0.516348
GrpLevelPara = 1.219742 

BW Util details:
bwutil = 0.045021 
total_CMD = 1488323 
util_bw = 67006 
Wasted_Col = 71942 
Wasted_Row = 45841 
Idle = 1303534 

BW Util Bottlenecks: 
RCDc_limit = 19968 
RCDWRc_limit = 15785 
WTRc_limit = 7785 
RTWc_limit = 38151 
CCDLc_limit = 20410 
rwq = 0 
CCDLc_limit_alone = 13203 
WTRc_limit_alone = 7100 
RTWc_limit_alone = 31629 

Commands details: 
total_CMD = 1488323 
n_nop = 1445816 
Read = 23746 
Write = 0 
L2_Alloc = 0 
L2_WB = 9757 
n_act = 4538 
n_pre = 4522 
n_ref = 463904 
n_req = 31255 
total_req = 33503 

Dual Bus Interface Util: 
issued_total_row = 9060 
issued_total_col = 33503 
Row_Bus_Util =  0.006087 
CoL_Bus_Util = 0.022511 
Either_Row_CoL_Bus_Util = 0.028560 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001317 
queue_avg = 0.318280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 483323 -   mf: uid=2949933, sid4294967295:w4294967295, part=5, addr=0xc00b7b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (483223), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1488323 n_nop=1442845 n_act=4215 n_pre=4199 n_ref_event=0 n_req=34429 n_rd=25822 n_rd_L2_A=0 n_write=0 n_wr_bk=11288 bw_util=0.04987
n_activity=250516 dram_eff=0.2963
bk0: 1624a 1473158i bk1: 1572a 1474318i bk2: 1644a 1472607i bk3: 1588a 1472873i bk4: 1886a 1469034i bk5: 1782a 1470170i bk6: 1964a 1469729i bk7: 1890a 1469338i bk8: 1938a 1469699i bk9: 1880a 1469253i bk10: 1490a 1472276i bk11: 1458a 1472357i bk12: 1286a 1476306i bk13: 1256a 1475707i bk14: 1298a 1476750i bk15: 1266a 1477444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878010
Row_Buffer_Locality_read = 0.936450
Row_Buffer_Locality_write = 0.702684
Bank_Level_Parallism = 1.543476
Bank_Level_Parallism_Col = 1.507621
Bank_Level_Parallism_Ready = 1.078054
write_to_read_ratio_blp_rw_average = 0.556304
GrpLevelPara = 1.312553 

BW Util details:
bwutil = 0.049868 
total_CMD = 1488323 
util_bw = 74220 
Wasted_Col = 77200 
Wasted_Row = 38855 
Idle = 1298048 

BW Util Bottlenecks: 
RCDc_limit = 17586 
RCDWRc_limit = 14802 
WTRc_limit = 10626 
RTWc_limit = 50999 
CCDLc_limit = 21227 
rwq = 0 
CCDLc_limit_alone = 13511 
WTRc_limit_alone = 9767 
RTWc_limit_alone = 44142 

Commands details: 
total_CMD = 1488323 
n_nop = 1442845 
Read = 25822 
Write = 0 
L2_Alloc = 0 
L2_WB = 11288 
n_act = 4215 
n_pre = 4199 
n_ref = 0 
n_req = 34429 
total_req = 37110 

Dual Bus Interface Util: 
issued_total_row = 8414 
issued_total_col = 37110 
Row_Bus_Util =  0.005653 
CoL_Bus_Util = 0.024934 
Either_Row_CoL_Bus_Util = 0.030557 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001011 
queue_avg = 0.342651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84268, Miss = 14604, Miss_rate = 0.173, Pending_hits = 4777, Reservation_fails = 2891
L2_cache_bank[1]: Access = 60696, Miss = 16134, Miss_rate = 0.266, Pending_hits = 5092, Reservation_fails = 2845
L2_cache_bank[2]: Access = 68212, Miss = 16684, Miss_rate = 0.245, Pending_hits = 4808, Reservation_fails = 2621
L2_cache_bank[3]: Access = 60408, Miss = 16134, Miss_rate = 0.267, Pending_hits = 4868, Reservation_fails = 3336
L2_cache_bank[4]: Access = 60532, Miss = 16172, Miss_rate = 0.267, Pending_hits = 4965, Reservation_fails = 2349
L2_cache_bank[5]: Access = 84100, Miss = 14588, Miss_rate = 0.173, Pending_hits = 4949, Reservation_fails = 3803
L2_cache_bank[6]: Access = 60332, Miss = 16172, Miss_rate = 0.268, Pending_hits = 4727, Reservation_fails = 2392
L2_cache_bank[7]: Access = 68248, Miss = 16666, Miss_rate = 0.244, Pending_hits = 4900, Reservation_fails = 3074
L2_cache_bank[8]: Access = 83530, Miss = 14508, Miss_rate = 0.174, Pending_hits = 4917, Reservation_fails = 2827
L2_cache_bank[9]: Access = 60340, Miss = 16134, Miss_rate = 0.267, Pending_hits = 4972, Reservation_fails = 2717
L2_cache_bank[10]: Access = 68000, Miss = 16650, Miss_rate = 0.245, Pending_hits = 4792, Reservation_fails = 2630
L2_cache_bank[11]: Access = 59880, Miss = 16114, Miss_rate = 0.269, Pending_hits = 4773, Reservation_fails = 2360
L2_total_cache_accesses = 818546
L2_total_cache_misses = 190560
L2_total_cache_miss_rate = 0.2328
L2_total_cache_pending_hits = 58540
L2_total_cache_reservation_fails = 33845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5829
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 752
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 113684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 395
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 668
	L2_cache_stats_fail_breakdown[INST_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5828
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=818546
icnt_total_pkts_simt_to_mem=312659
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.5238
	minimum = 5
	maximum = 744
Network latency average = 50.6861
	minimum = 5
	maximum = 744
Slowest packet = 894085
Flit latency average = 47.9357
	minimum = 5
	maximum = 744
Slowest flit = 954431
Fragmentation average = 0.00511771
	minimum = 0
	maximum = 314
Injected packet rate average = 0.210706
	minimum = 0.0802978 (at node 8)
	maximum = 0.57555 (at node 17)
Accepted packet rate average = 0.210706
	minimum = 0.053201 (at node 23)
	maximum = 0.311398 (at node 4)
Injected flit rate average = 0.224999
	minimum = 0.105178 (at node 8)
	maximum = 0.57555 (at node 17)
Accepted flit rate average= 0.224999
	minimum = 0.0722581 (at node 23)
	maximum = 0.311398 (at node 4)
Injected packet length average = 1.06783
Accepted packet length average = 1.06783
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5444 (15 samples)
	minimum = 5 (15 samples)
	maximum = 187.133 (15 samples)
Network latency average = 19.4445 (15 samples)
	minimum = 5 (15 samples)
	maximum = 183.6 (15 samples)
Flit latency average = 18.6915 (15 samples)
	minimum = 5 (15 samples)
	maximum = 183.067 (15 samples)
Fragmentation average = 0.000658456 (15 samples)
	minimum = 0 (15 samples)
	maximum = 47.6 (15 samples)
Injected packet rate average = 0.0808268 (15 samples)
	minimum = 0.0312536 (15 samples)
	maximum = 0.201587 (15 samples)
Accepted packet rate average = 0.0808268 (15 samples)
	minimum = 0.0333595 (15 samples)
	maximum = 0.119933 (15 samples)
Injected flit rate average = 0.0863197 (15 samples)
	minimum = 0.0407153 (15 samples)
	maximum = 0.201755 (15 samples)
Accepted flit rate average = 0.0863197 (15 samples)
	minimum = 0.0452866 (15 samples)
	maximum = 0.119933 (15 samples)
Injected packet size average = 1.06796 (15 samples)
Accepted packet size average = 1.06796 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 36 sec (1776 sec)
gpgpu_simulation_rate = 58166 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 1102941x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
kernel_stream_id = 60205
gpu_sim_cycle = 29461
gpu_sim_insn = 19880
gpu_ipc =       0.6748
gpu_tot_sim_cycle = 512695
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     201.5303
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.5231% 
max_total_param_size = 0
gpu_stall_dramfull = 39097
gpu_stall_icnt2sh    = 128052
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4695
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8301
L2_BW  =       0.0463 GB/Sec
L2_BW_total  =      15.3296 GB/Sec
gpu_total_sim_rate=54610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20182
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11365
L1D_cache:
	L1D_cache_core[0]: Access = 18997, Miss = 11374, Miss_rate = 0.599, Pending_hits = 1052, Reservation_fails = 3571
	L1D_cache_core[1]: Access = 18789, Miss = 11158, Miss_rate = 0.594, Pending_hits = 1264, Reservation_fails = 4287
	L1D_cache_core[2]: Access = 18646, Miss = 11049, Miss_rate = 0.593, Pending_hits = 1166, Reservation_fails = 4603
	L1D_cache_core[3]: Access = 18887, Miss = 10940, Miss_rate = 0.579, Pending_hits = 1215, Reservation_fails = 2587
	L1D_cache_core[4]: Access = 18614, Miss = 11030, Miss_rate = 0.593, Pending_hits = 1178, Reservation_fails = 7027
	L1D_cache_core[5]: Access = 18375, Miss = 11036, Miss_rate = 0.601, Pending_hits = 1133, Reservation_fails = 5878
	L1D_cache_core[6]: Access = 18823, Miss = 11083, Miss_rate = 0.589, Pending_hits = 1157, Reservation_fails = 3364
	L1D_cache_core[7]: Access = 18693, Miss = 10988, Miss_rate = 0.588, Pending_hits = 1261, Reservation_fails = 4255
	L1D_cache_core[8]: Access = 18582, Miss = 11054, Miss_rate = 0.595, Pending_hits = 1131, Reservation_fails = 4108
	L1D_cache_core[9]: Access = 18710, Miss = 11015, Miss_rate = 0.589, Pending_hits = 1252, Reservation_fails = 5377
	L1D_cache_core[10]: Access = 18966, Miss = 11272, Miss_rate = 0.594, Pending_hits = 1255, Reservation_fails = 4199
	L1D_cache_core[11]: Access = 18966, Miss = 11019, Miss_rate = 0.581, Pending_hits = 1088, Reservation_fails = 4391
	L1D_cache_core[12]: Access = 18485, Miss = 10957, Miss_rate = 0.593, Pending_hits = 1335, Reservation_fails = 5336
	L1D_cache_core[13]: Access = 18902, Miss = 11225, Miss_rate = 0.594, Pending_hits = 1425, Reservation_fails = 5545
	L1D_cache_core[14]: Access = 18966, Miss = 11397, Miss_rate = 0.601, Pending_hits = 1250, Reservation_fails = 5398
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 166597
	L1D_total_cache_miss_rate = 0.5920
	L1D_total_cache_pending_hits = 18162
	L1D_total_cache_reservation_fails = 69926
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 176502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162360
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 35504
gpgpu_n_l1cache_bkconflict = 6118
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6118
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:651109	W0_Idle:2987856	W0_Scoreboard:3360747	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1298880 {8:162360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25977600 {40:649440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 62 
mrq_lat_table:113484 	8238 	30720 	22347 	19648 	2238 	715 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	479514 	284257 	29128 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5829 	362 	102 	216619 	8885 	7043 	1694 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75918 	107341 	111232 	144080 	272603 	82346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	105 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     22012     20025     24387     23895     26155 
dram[1]:     11857     15559     15185     15583     18353     17438     18751     18828     20892     21026     22462     22183     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     13047     15555     15188     17437     19106     18827     18730     21022     20889     22154     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     21996     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     17440     22957     18726     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.314487  7.779468  6.957854  7.598591  6.197605  6.662983  6.646688  6.721925  5.815427  6.468194  6.693878  7.058182  7.124378  7.665158  9.255033  8.204878 
dram[1]:  7.557143  7.916350  7.322148  6.719243  6.396420  6.418231  7.061497  6.372796  6.682990  7.030471  6.739274  7.215613  8.089622  8.816754  8.180095  8.735751 
dram[2]:  7.949613  6.547101  7.691756  6.579137  6.816384  6.117994  6.541667  6.579439  6.666667  5.779292  7.096086  6.711864  7.761468  7.134328  7.716895  9.333333 
dram[3]:  7.729630  7.169491  6.586420  6.946032  6.314815  6.303258  6.533679  6.742347  7.207977  6.928000  7.049296  6.855173  8.326733  7.930876  7.990521  8.512315 
dram[4]:  6.648148  7.842308  6.755556  7.531468  6.143283  6.855932  6.563863  6.700535  5.875000  6.376884  6.700422  6.942652  7.079208  7.555555  9.386207  8.066986 
dram[5]:  8.524194  9.669811  7.536082  8.287938  7.284883  7.481250  8.082569  7.044445  7.644118  7.851393  7.643678  7.272388 10.117647  9.964497 10.836478 10.922581 
average row locality = 197459/27511 = 7.177456
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       468       624       536       712       604       801       610       849       631       864       493       644       415       559       398       559 
dram[1]:       627       624       720       712       810       801       857       849       869       864       676       644       567       559       562       559 
dram[2]:       620       478       712       537       800       606       846       614       864       632       664       472       562       417       562       392 
dram[3]:       620       634       712       720       800       815       846       860       864       868       664       654       562       567       562       559 
dram[4]:       471       628       535       712       603       805       608       849       632       864       480       644       415       562       393       559 
dram[5]:       630       627       719       712       811       804       858       849       869       864       659       644       568       562       558       560 
total dram writes = 63206
bank skew: 869/392 = 2.22
chip skew: 11307/9760 = 1.16
average mf latency per bank:
dram[0]:       8519      3363      7251      3092      6454      3059      5829      1996      4751      1454      4675      1501      4604      1487      5294      1481
dram[1]:       4082      3304      3788      3051      4177      3125      3384      2004      2455      1490      2348      1474      2314      1403      2228      1431
dram[2]:       3349      7678      3074      7533      3093      6630      2116      5919      1457      4650      1449      4877      1490      4587      1429      5474
dram[3]:       3325      3852      2996      3635      3069      3946      2079      3139      1481      2437      1452      2364      1427      2336      1423      2271
dram[4]:       8394      3251      7727      3113      7001      3005      6222      2048      4893      1452      4766      1467      4663      1479      5474      1460
dram[5]:       3835      3268      3617      3126      3729      3099      3048      2054      2396      1469      2239      1466      2126      1426      2133      1464
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       559       739       629       633       621       620       480       610       397
dram[1]:        811       474       839       509       753       620       929       590      1033       628      1042       596       780       403       747       449
dram[2]:        414       690       528      1026       596      1078       581      1166       598       907       607       629       479       632       441       612
dram[3]:        472       814       475       836       663       750       670       868       595       947       531       952       407       752       455       773
dram[4]:        678       415      1012       506      1073       601      1101       622       926       605       684       658       659       462       621       437
dram[5]:        677       527       667       510       743       697       994       691      1060       657      1060       583       794       541       787       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1536482 n_act=4541 n_pre=4525 n_ref_event=0 n_req=31331 n_rd=23812 n_rd_L2_A=0 n_write=0 n_wr_bk=9767 bw_util=0.04253
n_activity=247452 dram_eff=0.2714
bk0: 1426a 1565723i bk1: 1570a 1564539i bk2: 1400a 1566119i bk3: 1616a 1564495i bk4: 1594a 1564305i bk5: 1802a 1560909i bk6: 1628a 1563586i bk7: 1868a 1560286i bk8: 1622a 1562777i bk9: 1886a 1559559i bk10: 1258a 1566048i bk11: 1450a 1564659i bk12: 1102a 1568568i bk13: 1268a 1566317i bk14: 1066a 1569846i bk15: 1256a 1567458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855415
Row_Buffer_Locality_read = 0.921468
Row_Buffer_Locality_write = 0.646230
Bank_Level_Parallism = 1.435226
Bank_Level_Parallism_Col = 1.396832
Bank_Level_Parallism_Ready = 1.059668
write_to_read_ratio_blp_rw_average = 0.515825
GrpLevelPara = 1.215920 

BW Util details:
bwutil = 0.042530 
total_CMD = 1579060 
util_bw = 67158 
Wasted_Col = 72175 
Wasted_Row = 46680 
Idle = 1393047 

BW Util Bottlenecks: 
RCDc_limit = 19843 
RCDWRc_limit = 15820 
WTRc_limit = 7661 
RTWc_limit = 37854 
CCDLc_limit = 20736 
rwq = 0 
CCDLc_limit_alone = 13498 
WTRc_limit_alone = 6992 
RTWc_limit_alone = 31285 

Commands details: 
total_CMD = 1579060 
n_nop = 1536482 
Read = 23812 
Write = 0 
L2_Alloc = 0 
L2_WB = 9767 
n_act = 4541 
n_pre = 4525 
n_ref = 0 
n_req = 31331 
total_req = 33579 

Dual Bus Interface Util: 
issued_total_row = 9066 
issued_total_col = 33579 
Row_Bus_Util =  0.005741 
CoL_Bus_Util = 0.021265 
Either_Row_CoL_Bus_Util = 0.026964 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001574 
queue_avg = 0.309105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 512768 -   mf: uid=2951801, sid4294967295:w4294967295, part=1, addr=0xc0043980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512668), 
Ready @ 512774 -   mf: uid=2951804, sid4294967295:w4294967295, part=1, addr=0xc0045180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512674), 
Ready @ 512780 -   mf: uid=2951807, sid4294967295:w4294967295, part=1, addr=0xc0046980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512680), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1532277 n_act=4835 n_pre=4819 n_ref_event=0 n_req=34501 n_rd=25886 n_rd_L2_A=0 n_write=0 n_wr_bk=11300 bw_util=0.0471
n_activity=259486 dram_eff=0.2866
bk0: 1636a 1563590i bk1: 1606a 1564166i bk2: 1632a 1563447i bk3: 1588a 1563430i bk4: 1882a 1559271i bk5: 1784a 1559975i bk6: 1986a 1559385i bk7: 1884a 1559648i bk8: 1932a 1559224i bk9: 1882a 1559251i bk10: 1526a 1562317i bk11: 1450a 1563904i bk12: 1282a 1565847i bk13: 1258a 1566909i bk14: 1298a 1566522i bk15: 1260a 1566629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860265
Row_Buffer_Locality_read = 0.925751
Row_Buffer_Locality_write = 0.663494
Bank_Level_Parallism = 1.511881
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071983
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047099 
total_CMD = 1579060 
util_bw = 74372 
Wasted_Col = 78005 
Wasted_Row = 47158 
Idle = 1379525 

BW Util Bottlenecks: 
RCDc_limit = 20439 
RCDWRc_limit = 16779 
WTRc_limit = 9896 
RTWc_limit = 43496 
CCDLc_limit = 23323 
rwq = 0 
CCDLc_limit_alone = 14963 
WTRc_limit_alone = 8967 
RTWc_limit_alone = 36065 

Commands details: 
total_CMD = 1579060 
n_nop = 1532277 
Read = 25886 
Write = 0 
L2_Alloc = 0 
L2_WB = 11300 
n_act = 4835 
n_pre = 4819 
n_ref = 0 
n_req = 34501 
total_req = 37186 

Dual Bus Interface Util: 
issued_total_row = 9654 
issued_total_col = 37186 
Row_Bus_Util =  0.006114 
CoL_Bus_Util = 0.023549 
Either_Row_CoL_Bus_Util = 0.029627 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001218 
queue_avg = 0.367379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1536411 n_act=4552 n_pre=4536 n_ref_event=0 n_req=31371 n_rd=23844 n_rd_L2_A=0 n_write=0 n_wr_bk=9778 bw_util=0.04258
n_activity=247585 dram_eff=0.2716
bk0: 1578a 1565179i bk1: 1438a 1566712i bk2: 1604a 1564050i bk3: 1412a 1565979i bk4: 1804a 1561118i bk5: 1596a 1563227i bk6: 1868a 1559913i bk7: 1630a 1563955i bk8: 1884a 1560367i bk9: 1630a 1562254i bk10: 1488a 1564074i bk11: 1218a 1567121i bk12: 1264a 1566295i bk13: 1106a 1569016i bk14: 1262a 1567163i bk15: 1062a 1570302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855312
Row_Buffer_Locality_read = 0.921154
Row_Buffer_Locality_write = 0.646738
Bank_Level_Parallism = 1.432620
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.061904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042585 
total_CMD = 1579060 
util_bw = 67244 
Wasted_Col = 72398 
Wasted_Row = 45806 
Idle = 1393612 

BW Util Bottlenecks: 
RCDc_limit = 20140 
RCDWRc_limit = 15769 
WTRc_limit = 7481 
RTWc_limit = 37518 
CCDLc_limit = 20449 
rwq = 0 
CCDLc_limit_alone = 13285 
WTRc_limit_alone = 6810 
RTWc_limit_alone = 31025 

Commands details: 
total_CMD = 1579060 
n_nop = 1536411 
Read = 23844 
Write = 0 
L2_Alloc = 0 
L2_WB = 9778 
n_act = 4552 
n_pre = 4536 
n_ref = 0 
n_req = 31371 
total_req = 33622 

Dual Bus Interface Util: 
issued_total_row = 9088 
issued_total_col = 33622 
Row_Bus_Util =  0.005755 
CoL_Bus_Util = 0.021292 
Either_Row_CoL_Bus_Util = 0.027009 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001430 
queue_avg = 0.299681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 512766 -   mf: uid=2951800, sid4294967295:w4294967295, part=3, addr=0xc0042980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512666), 
Ready @ 512771 -   mf: uid=2951802, sid4294967295:w4294967295, part=3, addr=0xc0044180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512671), 
Ready @ 512776 -   mf: uid=2951805, sid4294967295:w4294967295, part=3, addr=0xc0045980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512676), 
Ready @ 512782 -   mf: uid=2951808, sid4294967295:w4294967295, part=3, addr=0xc0047180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512682), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1532118 n_act=4907 n_pre=4891 n_ref_event=0 n_req=34526 n_rd=25906 n_rd_L2_A=0 n_write=0 n_wr_bk=11307 bw_util=0.04713
n_activity=259978 dram_eff=0.2863
bk0: 1614a 1563813i bk1: 1630a 1562763i bk2: 1592a 1562686i bk3: 1638a 1562907i bk4: 1778a 1560090i bk5: 1892a 1557951i bk6: 1878a 1559401i bk7: 1986a 1558656i bk8: 1874a 1559499i bk9: 1938a 1559088i bk10: 1496a 1563075i bk11: 1488a 1563262i bk12: 1254a 1566456i bk13: 1288a 1565932i bk14: 1258a 1566901i bk15: 1302a 1567128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858310
Row_Buffer_Locality_read = 0.924303
Row_Buffer_Locality_write = 0.659977
Bank_Level_Parallism = 1.523113
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.071885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047133 
total_CMD = 1579060 
util_bw = 74426 
Wasted_Col = 77990 
Wasted_Row = 48214 
Idle = 1378430 

BW Util Bottlenecks: 
RCDc_limit = 20851 
RCDWRc_limit = 16794 
WTRc_limit = 9810 
RTWc_limit = 44649 
CCDLc_limit = 23148 
rwq = 0 
CCDLc_limit_alone = 14789 
WTRc_limit_alone = 8895 
RTWc_limit_alone = 37205 

Commands details: 
total_CMD = 1579060 
n_nop = 1532118 
Read = 25906 
Write = 0 
L2_Alloc = 0 
L2_WB = 11307 
n_act = 4907 
n_pre = 4891 
n_ref = 0 
n_req = 34526 
total_req = 37213 

Dual Bus Interface Util: 
issued_total_row = 9798 
issued_total_col = 37213 
Row_Bus_Util =  0.006205 
CoL_Bus_Util = 0.023567 
Either_Row_CoL_Bus_Util = 0.029728 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001470 
queue_avg = 0.378959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1536538 n_act=4540 n_pre=4524 n_ref_event=463904 n_req=31265 n_rd=23754 n_rd_L2_A=0 n_write=0 n_wr_bk=9760 bw_util=0.04245
n_activity=247025 dram_eff=0.2713
bk0: 1432a 1566328i bk1: 1560a 1564421i bk2: 1408a 1566327i bk3: 1612a 1564374i bk4: 1582a 1563544i bk5: 1814a 1561173i bk6: 1630a 1564260i bk7: 1860a 1560505i bk8: 1624a 1562510i bk9: 1882a 1560027i bk10: 1218a 1566828i bk11: 1446a 1564110i bk12: 1102a 1568856i bk13: 1272a 1565659i bk14: 1052a 1570069i bk15: 1260a 1567587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855269
Row_Buffer_Locality_read = 0.921866
Row_Buffer_Locality_write = 0.644655
Bank_Level_Parallism = 1.437048
Bank_Level_Parallism_Col = 1.398278
Bank_Level_Parallism_Ready = 1.055018
write_to_read_ratio_blp_rw_average = 0.516295
GrpLevelPara = 1.219675 

BW Util details:
bwutil = 0.042448 
total_CMD = 1579060 
util_bw = 67028 
Wasted_Col = 71967 
Wasted_Row = 45857 
Idle = 1394208 

BW Util Bottlenecks: 
RCDc_limit = 19980 
RCDWRc_limit = 15792 
WTRc_limit = 7787 
RTWc_limit = 38160 
CCDLc_limit = 20414 
rwq = 0 
CCDLc_limit_alone = 13207 
WTRc_limit_alone = 7102 
RTWc_limit_alone = 31638 

Commands details: 
total_CMD = 1579060 
n_nop = 1536538 
Read = 23754 
Write = 0 
L2_Alloc = 0 
L2_WB = 9760 
n_act = 4540 
n_pre = 4524 
n_ref = 463904 
n_req = 31265 
total_req = 33514 

Dual Bus Interface Util: 
issued_total_row = 9064 
issued_total_col = 33514 
Row_Bus_Util =  0.005740 
CoL_Bus_Util = 0.021224 
Either_Row_CoL_Bus_Util = 0.026929 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001317 
queue_avg = 0.300025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 512764 -   mf: uid=2951799, sid4294967295:w4294967295, part=5, addr=0xc0043180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512664), 
Ready @ 512772 -   mf: uid=2951803, sid4294967295:w4294967295, part=5, addr=0xc0044980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512672), 
Ready @ 512778 -   mf: uid=2951806, sid4294967295:w4294967295, part=5, addr=0xc0046180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512678), 
Ready @ 512784 -   mf: uid=2951809, sid4294967295:w4294967295, part=5, addr=0xc0047980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512684), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579060 n_nop=1533536 n_act=4219 n_pre=4203 n_ref_event=0 n_req=34465 n_rd=25854 n_rd_L2_A=0 n_write=0 n_wr_bk=11294 bw_util=0.04705
n_activity=250845 dram_eff=0.2962
bk0: 1632a 1563864i bk1: 1572a 1565053i bk2: 1644a 1563343i bk3: 1588a 1563610i bk4: 1886a 1559772i bk5: 1782a 1560908i bk6: 1988a 1560437i bk7: 1890a 1560075i bk8: 1938a 1560437i bk9: 1880a 1559991i bk10: 1490a 1562992i bk11: 1458a 1563094i bk12: 1286a 1567017i bk13: 1256a 1566441i bk14: 1298a 1567485i bk15: 1266a 1568180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878021
Row_Buffer_Locality_read = 0.936451
Row_Buffer_Locality_write = 0.702590
Bank_Level_Parallism = 1.543087
Bank_Level_Parallism_Col = 1.507289
Bank_Level_Parallism_Ready = 1.077975
write_to_read_ratio_blp_rw_average = 0.556115
GrpLevelPara = 1.312348 

BW Util details:
bwutil = 0.047051 
total_CMD = 1579060 
util_bw = 74296 
Wasted_Col = 77248 
Wasted_Row = 38895 
Idle = 1388621 

BW Util Bottlenecks: 
RCDc_limit = 17610 
RCDWRc_limit = 14816 
WTRc_limit = 10629 
RTWc_limit = 51008 
CCDLc_limit = 21235 
rwq = 0 
CCDLc_limit_alone = 13519 
WTRc_limit_alone = 9770 
RTWc_limit_alone = 44151 

Commands details: 
total_CMD = 1579060 
n_nop = 1533536 
Read = 25854 
Write = 0 
L2_Alloc = 0 
L2_WB = 11294 
n_act = 4219 
n_pre = 4203 
n_ref = 0 
n_req = 34465 
total_req = 37148 

Dual Bus Interface Util: 
issued_total_row = 8422 
issued_total_col = 37148 
Row_Bus_Util =  0.005334 
CoL_Bus_Util = 0.023525 
Either_Row_CoL_Bus_Util = 0.028830 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001010 
queue_avg = 0.323036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84276, Miss = 14604, Miss_rate = 0.173, Pending_hits = 4777, Reservation_fails = 2891
L2_cache_bank[1]: Access = 60696, Miss = 16134, Miss_rate = 0.266, Pending_hits = 5092, Reservation_fails = 2845
L2_cache_bank[2]: Access = 68250, Miss = 16722, Miss_rate = 0.245, Pending_hits = 4808, Reservation_fails = 2621
L2_cache_bank[3]: Access = 60408, Miss = 16134, Miss_rate = 0.267, Pending_hits = 4868, Reservation_fails = 3336
L2_cache_bank[4]: Access = 60540, Miss = 16180, Miss_rate = 0.267, Pending_hits = 4965, Reservation_fails = 2349
L2_cache_bank[5]: Access = 84100, Miss = 14588, Miss_rate = 0.173, Pending_hits = 4949, Reservation_fails = 3803
L2_cache_bank[6]: Access = 60340, Miss = 16180, Miss_rate = 0.268, Pending_hits = 4727, Reservation_fails = 2392
L2_cache_bank[7]: Access = 68278, Miss = 16696, Miss_rate = 0.245, Pending_hits = 4900, Reservation_fails = 3074
L2_cache_bank[8]: Access = 83538, Miss = 14516, Miss_rate = 0.174, Pending_hits = 4917, Reservation_fails = 2827
L2_cache_bank[9]: Access = 60340, Miss = 16134, Miss_rate = 0.267, Pending_hits = 4972, Reservation_fails = 2717
L2_cache_bank[10]: Access = 68042, Miss = 16692, Miss_rate = 0.245, Pending_hits = 4792, Reservation_fails = 2630
L2_cache_bank[11]: Access = 59880, Miss = 16114, Miss_rate = 0.269, Pending_hits = 4773, Reservation_fails = 2360
L2_total_cache_accesses = 818688
L2_total_cache_misses = 190694
L2_total_cache_miss_rate = 0.2329
L2_total_cache_pending_hits = 58540
L2_total_cache_reservation_fails = 33845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=818688
icnt_total_pkts_simt_to_mem=312717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 1059331
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 1131351
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232574
	minimum = 0 (at node 0)
	maximum = 0.00145956 (at node 12)
Accepted packet rate average = 0.000232574
	minimum = 0 (at node 0)
	maximum = 0.00481993 (at node 12)
Injected flit rate average = 0.000251431
	minimum = 0 (at node 0)
	maximum = 0.0019687 (at node 12)
Accepted flit rate average= 0.000251431
	minimum = 0 (at node 0)
	maximum = 0.00481993 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5945 (16 samples)
	minimum = 5 (16 samples)
	maximum = 176.188 (16 samples)
Network latency average = 18.5495 (16 samples)
	minimum = 5 (16 samples)
	maximum = 172.5 (16 samples)
Flit latency average = 17.8383 (16 samples)
	minimum = 5 (16 samples)
	maximum = 172 (16 samples)
Fragmentation average = 0.000617303 (16 samples)
	minimum = 0 (16 samples)
	maximum = 44.625 (16 samples)
Injected packet rate average = 0.0757897 (16 samples)
	minimum = 0.0293002 (16 samples)
	maximum = 0.189079 (16 samples)
Accepted packet rate average = 0.0757897 (16 samples)
	minimum = 0.0312745 (16 samples)
	maximum = 0.112738 (16 samples)
Injected flit rate average = 0.0809404 (16 samples)
	minimum = 0.0381706 (16 samples)
	maximum = 0.189268 (16 samples)
Accepted flit rate average = 0.0809404 (16 samples)
	minimum = 0.0424562 (16 samples)
	maximum = 0.112738 (16 samples)
Injected packet size average = 1.06796 (16 samples)
Accepted packet size average = 1.06796 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 32 sec (1892 sec)
gpgpu_simulation_rate = 54610 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 1111111x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
kernel_stream_id = 60205
gpu_sim_cycle = 34644
gpu_sim_insn = 511680
gpu_ipc =      14.7697
gpu_tot_sim_cycle = 547339
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     189.7093
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6111% 
gpu_tot_occupancy = 35.3336% 
max_total_param_size = 0
gpu_stall_dramfull = 39097
gpu_stall_icnt2sh    = 128052
partiton_level_parallism =       0.0880
partiton_level_parallism_total  =       0.4453
partiton_level_parallism_util =       1.1157
partiton_level_parallism_util_total  =       1.8155
L2_BW  =       2.9307 GB/Sec
L2_BW_total  =      14.5448 GB/Sec
gpu_total_sim_rate=49944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22153
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11365
L1D_cache:
	L1D_cache_core[0]: Access = 19155, Miss = 11454, Miss_rate = 0.598, Pending_hits = 1068, Reservation_fails = 3571
	L1D_cache_core[1]: Access = 18947, Miss = 11238, Miss_rate = 0.593, Pending_hits = 1280, Reservation_fails = 4287
	L1D_cache_core[2]: Access = 18804, Miss = 11129, Miss_rate = 0.592, Pending_hits = 1182, Reservation_fails = 4603
	L1D_cache_core[3]: Access = 19045, Miss = 11020, Miss_rate = 0.579, Pending_hits = 1231, Reservation_fails = 2587
	L1D_cache_core[4]: Access = 18772, Miss = 11110, Miss_rate = 0.592, Pending_hits = 1194, Reservation_fails = 7027
	L1D_cache_core[5]: Access = 18533, Miss = 11116, Miss_rate = 0.600, Pending_hits = 1149, Reservation_fails = 5878
	L1D_cache_core[6]: Access = 18981, Miss = 11163, Miss_rate = 0.588, Pending_hits = 1173, Reservation_fails = 3364
	L1D_cache_core[7]: Access = 18851, Miss = 11068, Miss_rate = 0.587, Pending_hits = 1277, Reservation_fails = 4255
	L1D_cache_core[8]: Access = 18740, Miss = 11134, Miss_rate = 0.594, Pending_hits = 1147, Reservation_fails = 4108
	L1D_cache_core[9]: Access = 18789, Miss = 11063, Miss_rate = 0.589, Pending_hits = 1252, Reservation_fails = 5377
	L1D_cache_core[10]: Access = 19045, Miss = 11320, Miss_rate = 0.594, Pending_hits = 1255, Reservation_fails = 4199
	L1D_cache_core[11]: Access = 19045, Miss = 11067, Miss_rate = 0.581, Pending_hits = 1088, Reservation_fails = 4391
	L1D_cache_core[12]: Access = 18564, Miss = 11005, Miss_rate = 0.593, Pending_hits = 1335, Reservation_fails = 5336
	L1D_cache_core[13]: Access = 19060, Miss = 11313, Miss_rate = 0.594, Pending_hits = 1441, Reservation_fails = 5545
	L1D_cache_core[14]: Access = 19124, Miss = 11485, Miss_rate = 0.601, Pending_hits = 1266, Reservation_fails = 5398
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 167685
	L1D_total_cache_miss_rate = 0.5916
	L1D_total_cache_pending_hits = 18338
	L1D_total_cache_reservation_fails = 69926
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 176
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 802
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 821
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17532

Total_core_cache_fail_stats:
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
15579, 12630, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 182326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163432
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 6118
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6118
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:657875	W0_Idle:3575961	W0_Scoreboard:3772944	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1307456 {8:163432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26149120 {40:653728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1182 
max_icnt2mem_latency = 928 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 62 
mrq_lat_table:115488 	8308 	31318 	22571 	19745 	2238 	715 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	485262 	284409 	29128 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6929 	418 	115 	218339 	9043 	7043 	1694 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81488 	107671 	111232 	144080 	272603 	82346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	506 	105 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.348591  7.871212  6.957854  7.598591  6.197605  6.662983  6.751572  6.938667  5.815427  6.468194  6.464844  6.826990  7.039216  7.464912  9.255033  8.204878 
dram[1]:  7.416107  8.007576  6.990596  6.719243  6.199513  6.418231  6.906801  6.577889  6.398104  7.030471  6.441088  6.756849  7.745690  8.545455  7.786026  8.735751 
dram[2]:  8.042636  6.552347  7.691756  6.579137  6.816384  6.117994  6.732468  6.708075  6.666667  5.779292  6.907850  6.429719  7.580357  7.108911  7.716895  9.333333 
dram[3]:  7.818519  7.080128  6.586420  6.671642  6.314815  6.138756  6.723514  6.658596  7.207977  6.620098  6.662295  6.503125  8.115385  7.575630  7.990521  8.040541 
dram[4]:  6.677778  7.904214  6.755556  7.531468  6.143283  6.855932  6.667702  6.917333  5.875000  6.376884  6.489879  6.652027  7.019608  7.417391  9.386207  8.066986 
dram[5]:  8.385496  9.594470  7.591837  8.286821  7.235795  7.506250  8.219219  7.270718  7.261456  7.876161  7.286713  6.957895  9.650537  9.697143 10.715152 10.974194 
average row locality = 200452/28184 = 7.112262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       468       624       536       712       604       801       610       849       631       864       513       687       421       571       398       559 
dram[1]:       647       624       744       712       832       801       887       849       899       864       710       687       593       571       580       559 
dram[2]:       620       478       712       537       800       606       846       614       864       632       704       495       571       420       562       392 
dram[3]:       620       662       712       742       800       837       846       886       864       898       704       693       571       594       562       577 
dram[4]:       471       628       535       712       603       805       608       849       632       864       500       687       418       571       393       559 
dram[5]:       644       635       733       720       829       812       874       857       891       872       694       689       588       578       568       568 
total dram writes = 64215
bank skew: 899/392 = 2.29
chip skew: 11568/9835 = 1.18
average mf latency per bank:
dram[0]:       8519      3363      7251      3092      6454      3059      5869      2057      4751      1454      4492      1407      4538      1456      5294      1481
dram[1]:       3987      3304      3690      3051      4087      3125      3373      2066      2408      1490      2268      1382      2249      1373      2191      1431
dram[2]:       3349      7678      3074      7533      3093      6630      2173      5965      1457      4650      1366      4650      1467      4555      1429      5474
dram[3]:       3325      3718      2996      3551      3069      3863      2136      3154      1481      2389      1369      2264      1404      2265      1423      2232
dram[4]:       8394      3251      7727      3113      7001      3005      6262      2109      4893      1452      4575      1375      4629      1456      5474      1460
dram[5]:       3782      3227      3571      3091      3668      3068      3109      2096      2371      1456      2158      1370      2089      1387      2126      1443
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       559       739       629       633       621       620       480       610       397
dram[1]:        811       474       839       509       753       620       929       590      1033       628      1042       596       780       403       747       449
dram[2]:        414       690       528      1026       596      1078       581      1166       598       907       607       629       479       632       441       612
dram[3]:        472       814       475       836       663       750       670       868       595       947       531       952       407       752       455       773
dram[4]:        678       415      1012       506      1073       601      1101       622       926       605       684       658       659       462       621       437
dram[5]:        677       527       667       510       743       697       994       691      1060       657      1060       583       794       541       787       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1642848 n_act=4580 n_pre=4564 n_ref_event=0 n_req=31566 n_rd=23988 n_rd_L2_A=0 n_write=0 n_wr_bk=9848 bw_util=0.04014
n_activity=250005 dram_eff=0.2707
bk0: 1442a 1672373i bk1: 1602a 1671197i bk2: 1400a 1672811i bk3: 1616a 1671197i bk4: 1594a 1671009i bk5: 1802a 1667620i bk6: 1668a 1670255i bk7: 1956a 1666922i bk8: 1622a 1669502i bk9: 1886a 1666295i bk10: 1258a 1672421i bk11: 1450a 1670710i bk12: 1102a 1675171i bk13: 1268a 1672814i bk14: 1066a 1676504i bk15: 1256a 1674128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855256
Row_Buffer_Locality_read = 0.921878
Row_Buffer_Locality_write = 0.644365
Bank_Level_Parallism = 1.433187
Bank_Level_Parallism_Col = 1.394538
Bank_Level_Parallism_Ready = 1.059275
write_to_read_ratio_blp_rw_average = 0.517233
GrpLevelPara = 1.214344 

BW Util details:
bwutil = 0.040143 
total_CMD = 1685761 
util_bw = 67672 
Wasted_Col = 72782 
Wasted_Row = 47046 
Idle = 1498261 

BW Util Bottlenecks: 
RCDc_limit = 19891 
RCDWRc_limit = 16063 
WTRc_limit = 7699 
RTWc_limit = 38268 
CCDLc_limit = 20841 
rwq = 0 
CCDLc_limit_alone = 13544 
WTRc_limit_alone = 7027 
RTWc_limit_alone = 31643 

Commands details: 
total_CMD = 1685761 
n_nop = 1642848 
Read = 23988 
Write = 0 
L2_Alloc = 0 
L2_WB = 9848 
n_act = 4580 
n_pre = 4564 
n_ref = 0 
n_req = 31566 
total_req = 33836 

Dual Bus Interface Util: 
issued_total_row = 9144 
issued_total_col = 33836 
Row_Bus_Util =  0.005424 
CoL_Bus_Util = 0.020072 
Either_Row_CoL_Bus_Util = 0.025456 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001561 
queue_avg = 0.289757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 547404 -   mf: uid=2981231, sid4294967295:w4294967295, part=1, addr=0xc004f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547304), 
Ready @ 547416 -   mf: uid=2981234, sid4294967295:w4294967295, part=1, addr=0xc007f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547316), 
Ready @ 547423 -   mf: uid=2981237, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547323), 
Ready @ 547428 -   mf: uid=2981238, sid4294967295:w4294967295, part=1, addr=0xc0097980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547328), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1637696 n_act=5049 n_pre=5033 n_ref_event=0 n_req=35287 n_rd=26492 n_rd_L2_A=0 n_write=0 n_wr_bk=11559 bw_util=0.04514
n_activity=267810 dram_eff=0.2842
bk0: 1716a 1669514i bk1: 1638a 1670828i bk2: 1664a 1669423i bk3: 1588a 1670119i bk4: 1914a 1665290i bk5: 1784a 1666671i bk6: 2068a 1665328i bk7: 1972a 1666289i bk8: 2020a 1664730i bk9: 1882a 1665974i bk10: 1590a 1668059i bk11: 1450a 1669905i bk12: 1346a 1671664i bk13: 1258a 1673371i bk14: 1342a 1672608i bk15: 1260a 1673273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857313
Row_Buffer_Locality_read = 0.924166
Row_Buffer_Locality_write = 0.655941
Bank_Level_Parallism = 1.507366
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045144 
total_CMD = 1685761 
util_bw = 76102 
Wasted_Col = 80608 
Wasted_Row = 49024 
Idle = 1480027 

BW Util Bottlenecks: 
RCDc_limit = 21384 
RCDWRc_limit = 17577 
WTRc_limit = 10183 
RTWc_limit = 44448 
CCDLc_limit = 24001 
rwq = 0 
CCDLc_limit_alone = 15441 
WTRc_limit_alone = 9222 
RTWc_limit_alone = 36849 

Commands details: 
total_CMD = 1685761 
n_nop = 1637696 
Read = 26492 
Write = 0 
L2_Alloc = 0 
L2_WB = 11559 
n_act = 5049 
n_pre = 5033 
n_ref = 0 
n_req = 35287 
total_req = 38051 

Dual Bus Interface Util: 
issued_total_row = 10082 
issued_total_col = 38051 
Row_Bus_Util =  0.005981 
CoL_Bus_Util = 0.022572 
Either_Row_CoL_Bus_Util = 0.028512 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001415 
queue_avg = 0.350390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1642807 n_act=4587 n_pre=4571 n_ref_event=0 n_req=31586 n_rd=24004 n_rd_L2_A=0 n_write=0 n_wr_bk=9853 bw_util=0.04017
n_activity=249855 dram_eff=0.271
bk0: 1602a 1671867i bk1: 1446a 1673376i bk2: 1604a 1670746i bk3: 1412a 1672683i bk4: 1804a 1667828i bk5: 1596a 1669939i bk6: 1948a 1666563i bk7: 1678a 1670598i bk8: 1884a 1667092i bk9: 1630a 1668988i bk10: 1488a 1670297i bk11: 1218a 1673365i bk12: 1264a 1672819i bk13: 1106a 1675645i bk14: 1262a 1673828i bk15: 1062a 1676979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855189
Row_Buffer_Locality_read = 0.921555
Row_Buffer_Locality_write = 0.645080
Bank_Level_Parallism = 1.430972
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.061535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040168 
total_CMD = 1685761 
util_bw = 67714 
Wasted_Col = 72938 
Wasted_Row = 46113 
Idle = 1498996 

BW Util Bottlenecks: 
RCDc_limit = 20176 
RCDWRc_limit = 15991 
WTRc_limit = 7518 
RTWc_limit = 37897 
CCDLc_limit = 20543 
rwq = 0 
CCDLc_limit_alone = 13330 
WTRc_limit_alone = 6844 
RTWc_limit_alone = 31358 

Commands details: 
total_CMD = 1685761 
n_nop = 1642807 
Read = 24004 
Write = 0 
L2_Alloc = 0 
L2_WB = 9853 
n_act = 4587 
n_pre = 4571 
n_ref = 0 
n_req = 31586 
total_req = 33857 

Dual Bus Interface Util: 
issued_total_row = 9158 
issued_total_col = 33857 
Row_Bus_Util =  0.005433 
CoL_Bus_Util = 0.020084 
Either_Row_CoL_Bus_Util = 0.025480 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001420 
queue_avg = 0.280906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 547406 -   mf: uid=2981232, sid4294967295:w4294967295, part=3, addr=0xc00b7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547306), 
Ready @ 547411 -   mf: uid=2981233, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547311), 
Ready @ 547416 -   mf: uid=2981235, sid4294967295:w4294967295, part=3, addr=0xc0027980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547316), 
Ready @ 547421 -   mf: uid=2981236, sid4294967295:w4294967295, part=3, addr=0xc00e7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547321), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1637552 n_act=5115 n_pre=5099 n_ref_event=0 n_req=35300 n_rd=26500 n_rd_L2_A=0 n_write=0 n_wr_bk=11568 bw_util=0.04516
n_activity=268531 dram_eff=0.2835
bk0: 1638a 1670478i bk1: 1706a 1668747i bk2: 1592a 1669376i bk3: 1670a 1669044i bk4: 1778a 1666774i bk5: 1928a 1663915i bk6: 1958a 1666042i bk7: 2076a 1664683i bk8: 1874a 1666239i bk9: 2022a 1664625i bk10: 1496a 1669162i bk11: 1552a 1668808i bk12: 1254a 1672964i bk13: 1352a 1671721i bk14: 1258a 1673538i bk15: 1346a 1673222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855524
Row_Buffer_Locality_read = 0.922906
Row_Buffer_Locality_write = 0.652614
Bank_Level_Parallism = 1.516631
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.071475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045164 
total_CMD = 1685761 
util_bw = 76136 
Wasted_Col = 80571 
Wasted_Row = 50214 
Idle = 1478840 

BW Util Bottlenecks: 
RCDc_limit = 21761 
RCDWRc_limit = 17597 
WTRc_limit = 10066 
RTWc_limit = 45557 
CCDLc_limit = 23799 
rwq = 0 
CCDLc_limit_alone = 15233 
WTRc_limit_alone = 9123 
RTWc_limit_alone = 37934 

Commands details: 
total_CMD = 1685761 
n_nop = 1637552 
Read = 26500 
Write = 0 
L2_Alloc = 0 
L2_WB = 11568 
n_act = 5115 
n_pre = 5099 
n_ref = 0 
n_req = 35300 
total_req = 38068 

Dual Bus Interface Util: 
issued_total_row = 10214 
issued_total_col = 38068 
Row_Bus_Util =  0.006059 
CoL_Bus_Util = 0.022582 
Either_Row_CoL_Bus_Util = 0.028598 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001514 
queue_avg = 0.360559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1642930 n_act=4577 n_pre=4561 n_ref_event=463904 n_req=31480 n_rd=23914 n_rd_L2_A=0 n_write=0 n_wr_bk=9835 bw_util=0.04004
n_activity=249366 dram_eff=0.2707
bk0: 1440a 1673016i bk1: 1584a 1671086i bk2: 1408a 1673023i bk3: 1612a 1671075i bk4: 1582a 1670248i bk5: 1814a 1667881i bk6: 1670a 1670933i bk7: 1948a 1667179i bk8: 1624a 1669234i bk9: 1882a 1666761i bk10: 1218a 1673237i bk11: 1446a 1670133i bk12: 1102a 1675474i bk13: 1272a 1672199i bk14: 1052a 1676732i bk15: 1260a 1674264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855083
Row_Buffer_Locality_read = 0.922263
Row_Buffer_Locality_write = 0.642744
Bank_Level_Parallism = 1.434829
Bank_Level_Parallism_Col = 1.396314
Bank_Level_Parallism_Ready = 1.054696
write_to_read_ratio_blp_rw_average = 0.517793
GrpLevelPara = 1.218293 

BW Util details:
bwutil = 0.040040 
total_CMD = 1685761 
util_bw = 67498 
Wasted_Col = 72481 
Wasted_Row = 46250 
Idle = 1499532 

BW Util Bottlenecks: 
RCDc_limit = 20016 
RCDWRc_limit = 16021 
WTRc_limit = 7793 
RTWc_limit = 38538 
CCDLc_limit = 20505 
rwq = 0 
CCDLc_limit_alone = 13244 
WTRc_limit_alone = 7108 
RTWc_limit_alone = 31962 

Commands details: 
total_CMD = 1685761 
n_nop = 1642930 
Read = 23914 
Write = 0 
L2_Alloc = 0 
L2_WB = 9835 
n_act = 4577 
n_pre = 4561 
n_ref = 463904 
n_req = 31480 
total_req = 33749 

Dual Bus Interface Util: 
issued_total_row = 9138 
issued_total_col = 33749 
Row_Bus_Util =  0.005421 
CoL_Bus_Util = 0.020020 
Either_Row_CoL_Bus_Util = 0.025408 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001307 
queue_avg = 0.281256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 547388 -   mf: uid=2981230, sid4294967295:w4294967295, part=5, addr=0xc0077980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547288), 
Ready @ 547428 -   mf: uid=2981239, sid4294967295:w4294967295, part=5, addr=0xc002f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (547328), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1685761 n_nop=1639113 n_act=4359 n_pre=4343 n_ref_event=0 n_req=35233 n_rd=26444 n_rd_L2_A=0 n_write=0 n_wr_bk=11552 bw_util=0.04508
n_activity=257831 dram_eff=0.2947
bk0: 1708a 1670113i bk1: 1596a 1671500i bk2: 1676a 1669914i bk3: 1588a 1670195i bk4: 1918a 1666237i bk5: 1782a 1667575i bk6: 2074a 1666948i bk7: 1978a 1666622i bk8: 2022a 1666249i bk9: 1880a 1666592i bk10: 1554a 1668811i bk11: 1458a 1668968i bk12: 1350a 1673044i bk13: 1256a 1672871i bk14: 1338a 1673915i bk15: 1266a 1674654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876706
Row_Buffer_Locality_read = 0.935222
Row_Buffer_Locality_write = 0.700649
Bank_Level_Parallism = 1.537464
Bank_Level_Parallism_Col = 1.501539
Bank_Level_Parallism_Ready = 1.077498
write_to_read_ratio_blp_rw_average = 0.555570
GrpLevelPara = 1.308961 

BW Util details:
bwutil = 0.045079 
total_CMD = 1685761 
util_bw = 75992 
Wasted_Col = 79392 
Wasted_Row = 40054 
Idle = 1490323 

BW Util Bottlenecks: 
RCDc_limit = 18346 
RCDWRc_limit = 15265 
WTRc_limit = 10805 
RTWc_limit = 52136 
CCDLc_limit = 21689 
rwq = 0 
CCDLc_limit_alone = 13916 
WTRc_limit_alone = 9944 
RTWc_limit_alone = 45224 

Commands details: 
total_CMD = 1685761 
n_nop = 1639113 
Read = 26444 
Write = 0 
L2_Alloc = 0 
L2_WB = 11552 
n_act = 4359 
n_pre = 4343 
n_ref = 0 
n_req = 35233 
total_req = 37996 

Dual Bus Interface Util: 
issued_total_row = 8702 
issued_total_col = 37996 
Row_Bus_Util =  0.005162 
CoL_Bus_Util = 0.022539 
Either_Row_CoL_Bus_Util = 0.027672 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001072 
queue_avg = 0.305328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84816, Miss = 14670, Miss_rate = 0.173, Pending_hits = 4865, Reservation_fails = 3237
L2_cache_bank[1]: Access = 61432, Miss = 16274, Miss_rate = 0.265, Pending_hits = 5264, Reservation_fails = 3416
L2_cache_bank[2]: Access = 69924, Miss = 17346, Miss_rate = 0.248, Pending_hits = 4930, Reservation_fails = 3143
L2_cache_bank[3]: Access = 61144, Miss = 16274, Miss_rate = 0.266, Pending_hits = 5052, Reservation_fails = 4005
L2_cache_bank[4]: Access = 61140, Miss = 16304, Miss_rate = 0.267, Pending_hits = 5117, Reservation_fails = 2859
L2_cache_bank[5]: Access = 84596, Miss = 14654, Miss_rate = 0.173, Pending_hits = 5021, Reservation_fails = 3976
L2_cache_bank[6]: Access = 60940, Miss = 16304, Miss_rate = 0.268, Pending_hits = 4879, Reservation_fails = 2891
L2_cache_bank[7]: Access = 69968, Miss = 17330, Miss_rate = 0.248, Pending_hits = 5030, Reservation_fails = 3588
L2_cache_bank[8]: Access = 84018, Miss = 14574, Miss_rate = 0.173, Pending_hits = 4981, Reservation_fails = 2994
L2_cache_bank[9]: Access = 60956, Miss = 16266, Miss_rate = 0.267, Pending_hits = 5132, Reservation_fails = 3225
L2_cache_bank[10]: Access = 69834, Miss = 17306, Miss_rate = 0.248, Pending_hits = 4918, Reservation_fails = 3126
L2_cache_bank[11]: Access = 60496, Miss = 16246, Miss_rate = 0.269, Pending_hits = 4933, Reservation_fails = 2874
L2_total_cache_accesses = 829264
L2_total_cache_misses = 193548
L2_total_cache_miss_rate = 0.2334
L2_total_cache_pending_hits = 60122
L2_total_cache_reservation_fails = 39334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 780
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5486
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 780
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1642
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5486
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=829264
icnt_total_pkts_simt_to_mem=316570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.61682
	minimum = 5
	maximum = 60
Network latency average = 5.60031
	minimum = 5
	maximum = 59
Slowest packet = 1072389
Flit latency average = 5.94469
	minimum = 5
	maximum = 58
Slowest flit = 1145136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.014564
	minimum = 0.00450294 (at node 12)
	maximum = 0.0517261 (at node 25)
Accepted packet rate average = 0.014564
	minimum = 0.00375245 (at node 23)
	maximum = 0.021822 (at node 0)
Injected flit rate average = 0.0154257
	minimum = 0.00539776 (at node 12)
	maximum = 0.0517261 (at node 25)
Accepted flit rate average= 0.0154257
	minimum = 0.00432975 (at node 23)
	maximum = 0.021822 (at node 0)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7722 (17 samples)
	minimum = 5 (17 samples)
	maximum = 169.353 (17 samples)
Network latency average = 17.7878 (17 samples)
	minimum = 5 (17 samples)
	maximum = 165.824 (17 samples)
Flit latency average = 17.1386 (17 samples)
	minimum = 5 (17 samples)
	maximum = 165.294 (17 samples)
Fragmentation average = 0.000580991 (17 samples)
	minimum = 0 (17 samples)
	maximum = 42 (17 samples)
Injected packet rate average = 0.0721882 (17 samples)
	minimum = 0.0278415 (17 samples)
	maximum = 0.180999 (17 samples)
Accepted packet rate average = 0.0721882 (17 samples)
	minimum = 0.0296556 (17 samples)
	maximum = 0.10739 (17 samples)
Injected flit rate average = 0.0770866 (17 samples)
	minimum = 0.0362427 (17 samples)
	maximum = 0.181177 (17 samples)
Accepted flit rate average = 0.0770866 (17 samples)
	minimum = 0.0402135 (17 samples)
	maximum = 0.10739 (17 samples)
Injected packet size average = 1.06786 (17 samples)
Accepted packet size average = 1.06786 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 39 sec (2079 sec)
gpgpu_simulation_rate = 49944 (inst/sec)
gpgpu_simulation_rate = 263 (cycle/sec)
gpgpu_silicon_slowdown = 1140684x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
kernel_stream_id = 60205
gpu_sim_cycle = 28601
gpu_sim_insn = 16094208
gpu_ipc =     562.7148
gpu_tot_sim_cycle = 575940
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     208.2326
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.5620% 
gpu_tot_occupancy = 38.3289% 
max_total_param_size = 0
gpu_stall_dramfull = 55296
gpu_stall_icnt2sh    = 157235
partiton_level_parallism =       1.2753
partiton_level_parallism_total  =       0.4865
partiton_level_parallism_util =       1.8922
partiton_level_parallism_util_total  =       1.8251
L2_BW  =      41.7095 GB/Sec
L2_BW_total  =      15.8938 GB/Sec
gpu_total_sim_rate=50517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24331
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15175
L1D_cache:
	L1D_cache_core[0]: Access = 22163, Miss = 13215, Miss_rate = 0.596, Pending_hits = 1231, Reservation_fails = 3892
	L1D_cache_core[1]: Access = 21827, Miss = 13001, Miss_rate = 0.596, Pending_hits = 1468, Reservation_fails = 5368
	L1D_cache_core[2]: Access = 21812, Miss = 12885, Miss_rate = 0.591, Pending_hits = 1413, Reservation_fails = 5369
	L1D_cache_core[3]: Access = 21861, Miss = 12759, Miss_rate = 0.584, Pending_hits = 1533, Reservation_fails = 3882
	L1D_cache_core[4]: Access = 21524, Miss = 12938, Miss_rate = 0.601, Pending_hits = 1364, Reservation_fails = 8023
	L1D_cache_core[5]: Access = 21349, Miss = 12913, Miss_rate = 0.605, Pending_hits = 1358, Reservation_fails = 8200
	L1D_cache_core[6]: Access = 21925, Miss = 12959, Miss_rate = 0.591, Pending_hits = 1362, Reservation_fails = 4612
	L1D_cache_core[7]: Access = 21603, Miss = 12772, Miss_rate = 0.591, Pending_hits = 1399, Reservation_fails = 5965
	L1D_cache_core[8]: Access = 21620, Miss = 12828, Miss_rate = 0.593, Pending_hits = 1356, Reservation_fails = 4700
	L1D_cache_core[9]: Access = 21733, Miss = 12820, Miss_rate = 0.590, Pending_hits = 1426, Reservation_fails = 6741
	L1D_cache_core[10]: Access = 21861, Miss = 12995, Miss_rate = 0.594, Pending_hits = 1406, Reservation_fails = 6291
	L1D_cache_core[11]: Access = 21925, Miss = 12821, Miss_rate = 0.585, Pending_hits = 1328, Reservation_fails = 5194
	L1D_cache_core[12]: Access = 21572, Miss = 12786, Miss_rate = 0.593, Pending_hits = 1575, Reservation_fails = 6930
	L1D_cache_core[13]: Access = 21940, Miss = 13132, Miss_rate = 0.599, Pending_hits = 1584, Reservation_fails = 7307
	L1D_cache_core[14]: Access = 22004, Miss = 13177, Miss_rate = 0.599, Pending_hits = 1476, Reservation_fails = 6300
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 194001
	L1D_total_cache_miss_rate = 0.5938
	L1D_total_cache_pending_hits = 21279
	L1D_total_cache_reservation_fails = 88774
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3117
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 267547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4161
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3810
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2905
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33712
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11637
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 271708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15734
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3076
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3810
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16509, 13560, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 205365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189015
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 7525
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7525
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:758962	W0_Idle:3590630	W0_Scoreboard:4000490	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1512120 {8:189015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30242400 {40:756060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:132481 	9594 	35634 	26093 	22603 	2662 	797 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	545493 	334830 	42326 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6979 	440 	115 	249716 	11164 	9108 	2415 	264 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	88829 	123192 	126629 	161835 	323368 	99531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	523 	141 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.475410  8.148149  7.042553  7.867925  6.244444  6.757946  6.739884  6.782609  5.907960  6.504237  6.432526  6.970588  7.216216  7.770992  8.849711  8.398340 
dram[1]:  7.628483  8.172757  7.229651  6.820937  6.625581  6.609113  6.995402  6.450216  6.547917  6.889888  6.537433  6.785100  7.898438  8.658119  7.878906  8.406639 
dram[2]:  8.363322  6.778912  8.110749  6.584158  6.919799  6.209366  6.662162  6.675214  6.713348  5.903465  7.049275  6.407143  8.063492  7.192825  8.023715  8.797688 
dram[3]:  8.062295  7.297059  6.916201  6.944290  6.530952  6.540046  6.704289  6.705494  6.950000  6.673036  6.695055  6.510929  8.286885  7.593284  7.937255  8.315574 
dram[4]:  6.874565  8.300000  6.892734  7.968153  6.216667  6.861728  6.657143  6.757991  5.962406  6.400835  6.407802  6.818444  7.272727  7.669173  9.157576  8.277551 
dram[5]:  8.560976  9.680000  7.631098  8.680702  7.348837  7.602210  8.074074  7.262136  7.183066  7.602978  7.193354  7.250000  9.580189  9.921569 10.233502 11.092896 
average row locality = 229961/31891 = 7.210843
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       532       752       600       840       674       944       688      1002       727      1056       584       825       470       672       453       672 
dram[1]:       719       752       826       840       928       944       988      1002      1043      1056       820       823       652       672       647       672 
dram[2]:       748       542       840       601       940       679      1002       689      1056       728       846       562       672       472       672       450 
dram[3]:       748       734       840       826       940       934      1002       988      1056      1041       843       799       672       654       672       651 
dram[4]:       535       756       599       840       673       948       686      1002       728      1056       571       825       470       672       448       672 
dram[5]:       724       755       827       840       929       947       988      1002      1040      1056       802       825       654       672       646       672 
total dram writes = 74634
bank skew: 1056/448 = 2.36
chip skew: 13400/11481 = 1.17
average mf latency per bank:
dram[0]:       7635      2992      6607      2810      5900      2767      5759      2871      4290      1506      4119      1556      4209      1516      4800      1513
dram[1]:       4419      2940      4072      2771      4236      2826      4529      2835      3007      1521      3071      1492      3022      1435      3038      1467
dram[2]:       2984      6923      2800      6866      2808      6031      2785      6016      1485      4202      1492      4266      1498      4196      1444      4923
dram[3]:       2957      4226      2719      4027      2778      4111      2705      4624      1506      3004      1457      3102      1451      3034      1452      3061
dram[4]:       7533      2907      7031      2837      6387      2727      6105      2899      4418      1490      4184      1527      4267      1514      4952      1497
dram[5]:       3957      2939      3845      2855      3862      2820      4218      2854      2902      1494      2830      1466      2660      1456      2706      1493
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       738       739       663       633       719       620       482       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       685      1048       711       981       403       901       489
dram[2]:        414       690       528      1026       596      1078       648      1166       625       907       661       629       479       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       632       984       671      1044       412      1021       462       929
dram[4]:        678       415      1012       506      1073       601      1101       675       926       640       684       706       659       476       621       437
dram[5]:        795       684       783       594       743       697       994       706      1060       657      1060       673      1035       541       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1724871 n_act=5166 n_pre=5150 n_ref_event=0 n_req=36058 n_rd=27246 n_rd_L2_A=0 n_write=0 n_wr_bk=11491 bw_util=0.04368
n_activity=283801 dram_eff=0.273
bk0: 1566a 1758699i bk1: 1848a 1756239i bk2: 1522a 1759549i bk3: 1864a 1757048i bk4: 1720a 1757769i bk5: 2048a 1753142i bk6: 1794a 1756762i bk7: 2202a 1751460i bk8: 1814a 1755406i bk9: 2270a 1750134i bk10: 1410a 1758460i bk11: 1746a 1755637i bk12: 1230a 1761718i bk13: 1524a 1758534i bk14: 1176a 1763022i bk15: 1512a 1759820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857036
Row_Buffer_Locality_read = 0.922814
Row_Buffer_Locality_write = 0.653654
Bank_Level_Parallism = 1.454455
Bank_Level_Parallism_Col = 1.422330
Bank_Level_Parallism_Ready = 1.064483
write_to_read_ratio_blp_rw_average = 0.524116
GrpLevelPara = 1.230331 

BW Util details:
bwutil = 0.043676 
total_CMD = 1773850 
util_bw = 77474 
Wasted_Col = 83208 
Wasted_Row = 52986 
Idle = 1560182 

BW Util Bottlenecks: 
RCDc_limit = 22369 
RCDWRc_limit = 18095 
WTRc_limit = 9198 
RTWc_limit = 45008 
CCDLc_limit = 24131 
rwq = 0 
CCDLc_limit_alone = 15445 
WTRc_limit_alone = 8363 
RTWc_limit_alone = 37157 

Commands details: 
total_CMD = 1773850 
n_nop = 1724871 
Read = 27246 
Write = 0 
L2_Alloc = 0 
L2_WB = 11491 
n_act = 5166 
n_pre = 5150 
n_ref = 0 
n_req = 36058 
total_req = 38737 

Dual Bus Interface Util: 
issued_total_row = 10316 
issued_total_col = 38737 
Row_Bus_Util =  0.005816 
CoL_Bus_Util = 0.021838 
Either_Row_CoL_Bus_Util = 0.027612 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001511 
queue_avg = 0.318697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318697
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 575953 -   mf: uid=3432187, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575853), 
Ready @ 575975 -   mf: uid=3432189, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575875), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1718644 n_act=5724 n_pre=5708 n_ref_event=0 n_req=40628 n_rd=30466 n_rd_L2_A=0 n_write=0 n_wr_bk=13384 bw_util=0.04944
n_activity=306231 dram_eff=0.2864
bk0: 1914a 1756052i bk1: 1888a 1755959i bk2: 1860a 1755816i bk3: 1838a 1755388i bk4: 2146a 1751946i bk5: 2040a 1751980i bk6: 2292a 1751381i bk7: 2218a 1751207i bk8: 2356a 1749729i bk9: 2266a 1749798i bk10: 1826a 1753420i bk11: 1746a 1754694i bk12: 1524a 1758001i bk13: 1514a 1758764i bk14: 1524a 1758970i bk15: 1514a 1758710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859457
Row_Buffer_Locality_read = 0.925491
Row_Buffer_Locality_write = 0.661484
Bank_Level_Parallism = 1.514015
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049440 
total_CMD = 1773850 
util_bw = 87700 
Wasted_Col = 92654 
Wasted_Row = 55324 
Idle = 1538172 

BW Util Bottlenecks: 
RCDc_limit = 24147 
RCDWRc_limit = 19928 
WTRc_limit = 12107 
RTWc_limit = 51513 
CCDLc_limit = 27806 
rwq = 0 
CCDLc_limit_alone = 17724 
WTRc_limit_alone = 10930 
RTWc_limit_alone = 42608 

Commands details: 
total_CMD = 1773850 
n_nop = 1718644 
Read = 30466 
Write = 0 
L2_Alloc = 0 
L2_WB = 13384 
n_act = 5724 
n_pre = 5708 
n_ref = 0 
n_req = 40628 
total_req = 43850 

Dual Bus Interface Util: 
issued_total_row = 11432 
issued_total_col = 43850 
Row_Bus_Util =  0.006445 
CoL_Bus_Util = 0.024720 
Either_Row_CoL_Bus_Util = 0.031122 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001377 
queue_avg = 0.376128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1724872 n_act=5150 n_pre=5134 n_ref_event=0 n_req=36078 n_rd=27260 n_rd_L2_A=0 n_write=0 n_wr_bk=11499 bw_util=0.0437
n_activity=283062 dram_eff=0.2739
bk0: 1848a 1756810i bk1: 1576a 1759516i bk2: 1852a 1756452i bk3: 1530a 1759342i bk4: 2048a 1753227i bk5: 1722a 1756762i bk6: 2196a 1751170i bk7: 1804a 1757274i bk8: 2268a 1751024i bk9: 1822a 1754909i bk10: 1792a 1755485i bk11: 1362a 1759747i bk12: 1520a 1758288i bk13: 1234a 1761940i bk14: 1518a 1759421i bk15: 1168a 1763055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857614
Row_Buffer_Locality_read = 0.922854
Row_Buffer_Locality_write = 0.655931
Bank_Level_Parallism = 1.459286
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043700 
total_CMD = 1773850 
util_bw = 77518 
Wasted_Col = 83375 
Wasted_Row = 51607 
Idle = 1561350 

BW Util Bottlenecks: 
RCDc_limit = 22515 
RCDWRc_limit = 17982 
WTRc_limit = 8845 
RTWc_limit = 45645 
CCDLc_limit = 24126 
rwq = 0 
CCDLc_limit_alone = 15330 
WTRc_limit_alone = 8026 
RTWc_limit_alone = 37668 

Commands details: 
total_CMD = 1773850 
n_nop = 1724872 
Read = 27260 
Write = 0 
L2_Alloc = 0 
L2_WB = 11499 
n_act = 5150 
n_pre = 5134 
n_ref = 0 
n_req = 36078 
total_req = 38759 

Dual Bus Interface Util: 
issued_total_row = 10284 
issued_total_col = 38759 
Row_Bus_Util =  0.005798 
CoL_Bus_Util = 0.021850 
Either_Row_CoL_Bus_Util = 0.027611 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001327 
queue_avg = 0.311062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 575951 -   mf: uid=3432186, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575851), 
Ready @ 575973 -   mf: uid=3432188, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575873), 
Ready @ 576031 -   mf: uid=3432191, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575931), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1718489 n_act=5784 n_pre=5768 n_ref_event=0 n_req=40662 n_rd=30492 n_rd_L2_A=0 n_write=0 n_wr_bk=13400 bw_util=0.04949
n_activity=306084 dram_eff=0.2868
bk0: 1890a 1755408i bk1: 1922a 1754908i bk2: 1838a 1754523i bk3: 1866a 1755472i bk4: 2030a 1752027i bk5: 2150a 1750377i bk6: 2208a 1750923i bk7: 2300a 1750575i bk8: 2258a 1749747i bk9: 2358a 1749311i bk10: 1800a 1753733i bk11: 1780a 1753993i bk12: 1510a 1758370i bk13: 1536a 1757894i bk14: 1512a 1759206i bk15: 1534a 1759690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858123
Row_Buffer_Locality_read = 0.924538
Row_Buffer_Locality_write = 0.658997
Bank_Level_Parallism = 1.533759
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.074222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049488 
total_CMD = 1773850 
util_bw = 87784 
Wasted_Col = 92292 
Wasted_Row = 56329 
Idle = 1537445 

BW Util Bottlenecks: 
RCDc_limit = 24418 
RCDWRc_limit = 19848 
WTRc_limit = 11641 
RTWc_limit = 53515 
CCDLc_limit = 27542 
rwq = 0 
CCDLc_limit_alone = 17412 
WTRc_limit_alone = 10553 
RTWc_limit_alone = 44473 

Commands details: 
total_CMD = 1773850 
n_nop = 1718489 
Read = 30492 
Write = 0 
L2_Alloc = 0 
L2_WB = 13400 
n_act = 5784 
n_pre = 5768 
n_ref = 0 
n_req = 40662 
total_req = 43892 

Dual Bus Interface Util: 
issued_total_row = 11552 
issued_total_col = 43892 
Row_Bus_Util =  0.006512 
CoL_Bus_Util = 0.024744 
Either_Row_CoL_Bus_Util = 0.031210 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001499 
queue_avg = 0.393514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1724970 n_act=5151 n_pre=5135 n_ref_event=463904 n_req=35978 n_rd=27176 n_rd_L2_A=0 n_write=0 n_wr_bk=11481 bw_util=0.04359
n_activity=282923 dram_eff=0.2733
bk0: 1562a 1759688i bk1: 1832a 1756233i bk2: 1528a 1759839i bk3: 1864a 1756997i bk4: 1710a 1756671i bk5: 2060a 1753147i bk6: 1794a 1757550i bk7: 2198a 1751908i bk8: 1816a 1755129i bk9: 2266a 1750379i bk10: 1370a 1759219i bk11: 1742a 1755171i bk12: 1230a 1762037i bk13: 1528a 1757792i bk14: 1160a 1763186i bk15: 1516a 1759824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857246
Row_Buffer_Locality_read = 0.923278
Row_Buffer_Locality_write = 0.653374
Bank_Level_Parallism = 1.457839
Bank_Level_Parallism_Col = 1.425992
Bank_Level_Parallism_Ready = 1.060226
write_to_read_ratio_blp_rw_average = 0.525896
GrpLevelPara = 1.233723 

BW Util details:
bwutil = 0.043585 
total_CMD = 1773850 
util_bw = 77314 
Wasted_Col = 83094 
Wasted_Row = 51886 
Idle = 1561556 

BW Util Bottlenecks: 
RCDc_limit = 22474 
RCDWRc_limit = 17998 
WTRc_limit = 9134 
RTWc_limit = 45944 
CCDLc_limit = 24011 
rwq = 0 
CCDLc_limit_alone = 15222 
WTRc_limit_alone = 8314 
RTWc_limit_alone = 37975 

Commands details: 
total_CMD = 1773850 
n_nop = 1724970 
Read = 27176 
Write = 0 
L2_Alloc = 0 
L2_WB = 11481 
n_act = 5151 
n_pre = 5135 
n_ref = 463904 
n_req = 35978 
total_req = 38657 

Dual Bus Interface Util: 
issued_total_row = 10286 
issued_total_col = 38657 
Row_Bus_Util =  0.005799 
CoL_Bus_Util = 0.021793 
Either_Row_CoL_Bus_Util = 0.027556 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001289 
queue_avg = 0.311381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 576029 -   mf: uid=3432190, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (575929), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1773850 n_nop=1720147 n_act=4999 n_pre=4983 n_ref_event=0 n_req=40557 n_rd=30400 n_rd_L2_A=0 n_write=0 n_wr_bk=13379 bw_util=0.04936
n_activity=295136 dram_eff=0.2967
bk0: 1904a 1755910i bk1: 1846a 1756252i bk2: 1876a 1755730i bk3: 1836a 1755817i bk4: 2140a 1752308i bk5: 2034a 1752896i bk6: 2302a 1752495i bk7: 2230a 1751874i bk8: 2354a 1751105i bk9: 2264a 1750355i bk10: 1774a 1754133i bk11: 1754a 1754091i bk12: 1532a 1758997i bk13: 1512a 1758349i bk14: 1524a 1759863i bk15: 1518a 1760669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877111
Row_Buffer_Locality_read = 0.935789
Row_Buffer_Locality_write = 0.701487
Bank_Level_Parallism = 1.559522
Bank_Level_Parallism_Col = 1.527162
Bank_Level_Parallism_Ready = 1.080293
write_to_read_ratio_blp_rw_average = 0.561525
GrpLevelPara = 1.319329 

BW Util details:
bwutil = 0.049360 
total_CMD = 1773850 
util_bw = 87558 
Wasted_Col = 91060 
Wasted_Row = 45526 
Idle = 1549706 

BW Util Bottlenecks: 
RCDc_limit = 20818 
RCDWRc_limit = 17489 
WTRc_limit = 12420 
RTWc_limit = 61243 
CCDLc_limit = 25065 
rwq = 0 
CCDLc_limit_alone = 15836 
WTRc_limit_alone = 11450 
RTWc_limit_alone = 52984 

Commands details: 
total_CMD = 1773850 
n_nop = 1720147 
Read = 30400 
Write = 0 
L2_Alloc = 0 
L2_WB = 13379 
n_act = 4999 
n_pre = 4983 
n_ref = 0 
n_req = 40557 
total_req = 43779 

Dual Bus Interface Util: 
issued_total_row = 9982 
issued_total_col = 43779 
Row_Bus_Util =  0.005627 
CoL_Bus_Util = 0.024680 
Either_Row_CoL_Bus_Util = 0.030275 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001080 
queue_avg = 0.331697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89808, Miss = 16060, Miss_rate = 0.179, Pending_hits = 5265, Reservation_fails = 3248
L2_cache_bank[1]: Access = 71728, Miss = 19044, Miss_rate = 0.266, Pending_hits = 5991, Reservation_fails = 3455
L2_cache_bank[2]: Access = 85400, Miss = 19688, Miss_rate = 0.231, Pending_hits = 5693, Reservation_fails = 3168
L2_cache_bank[3]: Access = 71684, Miss = 19044, Miss_rate = 0.266, Pending_hits = 5739, Reservation_fails = 4046
L2_cache_bank[4]: Access = 71136, Miss = 19084, Miss_rate = 0.268, Pending_hits = 5842, Reservation_fails = 2905
L2_cache_bank[5]: Access = 90020, Miss = 16042, Miss_rate = 0.178, Pending_hits = 5429, Reservation_fails = 4140
L2_cache_bank[6]: Access = 71140, Miss = 19084, Miss_rate = 0.268, Pending_hits = 5560, Reservation_fails = 2941
L2_cache_bank[7]: Access = 85844, Miss = 19682, Miss_rate = 0.229, Pending_hits = 5858, Reservation_fails = 3715
L2_cache_bank[8]: Access = 89010, Miss = 15964, Miss_rate = 0.179, Pending_hits = 5368, Reservation_fails = 3014
L2_cache_bank[9]: Access = 71336, Miss = 19040, Miss_rate = 0.267, Pending_hits = 5887, Reservation_fails = 3351
L2_cache_bank[10]: Access = 85414, Miss = 19626, Miss_rate = 0.230, Pending_hits = 5756, Reservation_fails = 3172
L2_cache_bank[11]: Access = 71008, Miss = 19016, Miss_rate = 0.268, Pending_hits = 5648, Reservation_fails = 2926
L2_total_cache_accesses = 953528
L2_total_cache_misses = 221374
L2_total_cache_miss_rate = 0.2322
L2_total_cache_pending_hits = 68036
L2_total_cache_reservation_fails = 40081
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8342
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5833
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 840
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 365
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5833
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=953528
icnt_total_pkts_simt_to_mem=363860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.1032
	minimum = 5
	maximum = 478
Network latency average = 52.9158
	minimum = 5
	maximum = 478
Slowest packet = 1099580
Flit latency average = 50.0541
	minimum = 5
	maximum = 478
Slowest flit = 1173611
Fragmentation average = 0.00175441
	minimum = 0
	maximum = 282
Injected packet rate average = 0.208149
	minimum = 0.081186 (at node 10)
	maximum = 0.555085 (at node 22)
Accepted packet rate average = 0.208149
	minimum = 0.0533548 (at node 15)
	maximum = 0.29971 (at node 13)
Injected flit rate average = 0.222155
	minimum = 0.1058 (at node 10)
	maximum = 0.555085 (at node 22)
Accepted flit rate average= 0.222155
	minimum = 0.0727947 (at node 15)
	maximum = 0.29971 (at node 13)
Injected packet length average = 1.06729
Accepted packet length average = 1.06729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9017 (18 samples)
	minimum = 5 (18 samples)
	maximum = 186.5 (18 samples)
Network latency average = 19.7394 (18 samples)
	minimum = 5 (18 samples)
	maximum = 183.167 (18 samples)
Flit latency average = 18.9673 (18 samples)
	minimum = 5 (18 samples)
	maximum = 182.667 (18 samples)
Fragmentation average = 0.000646181 (18 samples)
	minimum = 0 (18 samples)
	maximum = 55.3333 (18 samples)
Injected packet rate average = 0.0797415 (18 samples)
	minimum = 0.0308051 (18 samples)
	maximum = 0.201782 (18 samples)
Accepted packet rate average = 0.0797415 (18 samples)
	minimum = 0.0309722 (18 samples)
	maximum = 0.118075 (18 samples)
Injected flit rate average = 0.085146 (18 samples)
	minimum = 0.0401071 (18 samples)
	maximum = 0.20195 (18 samples)
Accepted flit rate average = 0.085146 (18 samples)
	minimum = 0.0420235 (18 samples)
	maximum = 0.118075 (18 samples)
Injected packet size average = 1.06777 (18 samples)
Accepted packet size average = 1.06777 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 34 sec (2374 sec)
gpgpu_simulation_rate = 50517 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 1239669x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
kernel_stream_id = 60205
gpu_sim_cycle = 29471
gpu_sim_insn = 19880
gpu_ipc =       0.6746
gpu_tot_sim_cycle = 605411
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     198.1288
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.1549% 
max_total_param_size = 0
gpu_stall_dramfull = 55296
gpu_stall_icnt2sh    = 157235
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4629
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8249
L2_BW  =       0.0463 GB/Sec
L2_BW_total  =      15.1223 GB/Sec
gpu_total_sim_rate=47788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24343
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15175
L1D_cache:
	L1D_cache_core[0]: Access = 22163, Miss = 13215, Miss_rate = 0.596, Pending_hits = 1231, Reservation_fails = 3892
	L1D_cache_core[1]: Access = 21827, Miss = 13001, Miss_rate = 0.596, Pending_hits = 1468, Reservation_fails = 5368
	L1D_cache_core[2]: Access = 21812, Miss = 12885, Miss_rate = 0.591, Pending_hits = 1413, Reservation_fails = 5369
	L1D_cache_core[3]: Access = 21861, Miss = 12759, Miss_rate = 0.584, Pending_hits = 1533, Reservation_fails = 3882
	L1D_cache_core[4]: Access = 21524, Miss = 12938, Miss_rate = 0.601, Pending_hits = 1364, Reservation_fails = 8023
	L1D_cache_core[5]: Access = 21349, Miss = 12913, Miss_rate = 0.605, Pending_hits = 1358, Reservation_fails = 8200
	L1D_cache_core[6]: Access = 21925, Miss = 12959, Miss_rate = 0.591, Pending_hits = 1362, Reservation_fails = 4612
	L1D_cache_core[7]: Access = 21603, Miss = 12772, Miss_rate = 0.591, Pending_hits = 1399, Reservation_fails = 5965
	L1D_cache_core[8]: Access = 21620, Miss = 12828, Miss_rate = 0.593, Pending_hits = 1356, Reservation_fails = 4700
	L1D_cache_core[9]: Access = 21733, Miss = 12820, Miss_rate = 0.590, Pending_hits = 1426, Reservation_fails = 6741
	L1D_cache_core[10]: Access = 21861, Miss = 12995, Miss_rate = 0.594, Pending_hits = 1406, Reservation_fails = 6291
	L1D_cache_core[11]: Access = 21925, Miss = 12821, Miss_rate = 0.585, Pending_hits = 1328, Reservation_fails = 5194
	L1D_cache_core[12]: Access = 21572, Miss = 12786, Miss_rate = 0.593, Pending_hits = 1575, Reservation_fails = 6930
	L1D_cache_core[13]: Access = 21971, Miss = 13148, Miss_rate = 0.598, Pending_hits = 1584, Reservation_fails = 7307
	L1D_cache_core[14]: Access = 22004, Miss = 13177, Miss_rate = 0.599, Pending_hits = 1476, Reservation_fails = 6300
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 194017
	L1D_total_cache_miss_rate = 0.5938
	L1D_total_cache_pending_hits = 21279
	L1D_total_cache_reservation_fails = 88774
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3117
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 269207
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4173
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3810
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2905
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11652
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 273380

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15734
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3076
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3810
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16509, 13560, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 205869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189031
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 41832
gpgpu_n_l1cache_bkconflict = 7525
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7525
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:758962	W0_Idle:3624971	W0_Scoreboard:4022140	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1512248 {8:189031,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30244960 {40:756124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:132589 	9594 	35659 	26093 	22605 	2662 	797 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	545587 	334830 	42326 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6991 	440 	115 	249747 	11164 	9108 	2415 	264 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	88923 	123192 	126629 	161835 	323368 	99531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	537 	141 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     15359     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     15188     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.475410  8.148149  7.042553  7.867925  6.244444  6.757946  6.739884  6.782609  5.907960  6.504237  6.432526  6.970588  7.216216  7.770992  8.849711  8.398340 
dram[1]:  7.585889  8.172757  7.229651  6.820937  6.625581  6.609113  6.995402  6.450216  6.584199  6.889888  6.537433  6.790831  7.921875  8.658119  7.878906  8.406639 
dram[2]:  8.362069  6.778912  8.110749  6.584158  6.919799  6.209366  6.662162  6.675214  6.713348  5.903465  7.049275  6.407143  8.007874  7.192825  8.023715  8.797688 
dram[3]:  8.062092  7.297059  6.916201  6.944290  6.530952  6.540046  6.704289  6.705494  6.950000  6.701271  6.684931  6.510929  8.227642  7.611940  7.937255  8.315574 
dram[4]:  6.878472  8.300000  6.892734  7.968153  6.216667  6.861728  6.657143  6.757991  5.962406  6.400835  6.407802  6.818444  7.216216  7.669173  9.157576  8.277551 
dram[5]:  8.559028  9.680000  7.631098  8.680702  7.348837  7.602210  8.074074  7.262136  7.212329  7.602978  7.196374  7.250000  9.523364  9.921569 10.233502 11.092896 
average row locality = 230096/31910 = 7.210780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       532       752       600       840       674       944       688      1002       727      1056       584       825       470       672       453       672 
dram[1]:       720       752       826       840       928       944       988      1002      1043      1056       820       825       664       672       647       672 
dram[2]:       748       542       840       601       940       679      1002       689      1056       728       846       562       675       472       672       450 
dram[3]:       748       734       840       826       940       934      1002       988      1056      1041       846       799       675       664       672       651 
dram[4]:       535       756       599       840       673       948       686      1002       728      1056       571       825       473       672       448       672 
dram[5]:       724       755       827       840       929       947       988      1002      1040      1056       803       825       667       672       646       672 
total dram writes = 74685
bank skew: 1056/448 = 2.36
chip skew: 13416/11484 = 1.17
average mf latency per bank:
dram[0]:       7635      2992      6607      2810      5900      2767      5759      2871      4290      1506      4119      1556      4209      1516      4800      1513
dram[1]:       4413      2940      4072      2771      4236      2826      4529      2835      3014      1521      3071      1488      2968      1435      3038      1467
dram[2]:       2984      6923      2800      6866      2808      6031      2785      6016      1485      4202      1492      4266      1491      4196      1444      4923
dram[3]:       2957      4226      2719      4027      2778      4111      2705      4624      1506      3009      1452      3102      1444      2988      1452      3061
dram[4]:       7533      2907      7031      2837      6387      2727      6105      2899      4418      1490      4184      1527      4240      1514      4952      1497
dram[5]:       3957      2939      3845      2855      3862      2820      4218      2854      2907      1494      2827      1466      2608      1456      2706      1493
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       738       739       663       633       719       620       482       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       685      1048       711       981       403       901       489
dram[2]:        414       690       528      1026       596      1078       648      1166       625       907       661       629       479       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       632       984       671      1044       412      1021       462       929
dram[4]:        678       415      1012       506      1073       601      1101       675       926       640       684       706       659       476       621       437
dram[5]:        795       684       783       594       743       697       994       706      1060       657      1060       673      1035       541       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1815639 n_act=5166 n_pre=5150 n_ref_event=0 n_req=36058 n_rd=27246 n_rd_L2_A=0 n_write=0 n_wr_bk=11491 bw_util=0.04155
n_activity=283801 dram_eff=0.273
bk0: 1566a 1849467i bk1: 1848a 1847007i bk2: 1522a 1850317i bk3: 1864a 1847816i bk4: 1720a 1848537i bk5: 2048a 1843910i bk6: 1794a 1847530i bk7: 2202a 1842228i bk8: 1814a 1846174i bk9: 2270a 1840902i bk10: 1410a 1849228i bk11: 1746a 1846405i bk12: 1230a 1852486i bk13: 1524a 1849302i bk14: 1176a 1853790i bk15: 1512a 1850588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857036
Row_Buffer_Locality_read = 0.922814
Row_Buffer_Locality_write = 0.653654
Bank_Level_Parallism = 1.454455
Bank_Level_Parallism_Col = 1.422330
Bank_Level_Parallism_Ready = 1.064483
write_to_read_ratio_blp_rw_average = 0.524116
GrpLevelPara = 1.230331 

BW Util details:
bwutil = 0.041550 
total_CMD = 1864618 
util_bw = 77474 
Wasted_Col = 83208 
Wasted_Row = 52986 
Idle = 1650950 

BW Util Bottlenecks: 
RCDc_limit = 22369 
RCDWRc_limit = 18095 
WTRc_limit = 9198 
RTWc_limit = 45008 
CCDLc_limit = 24131 
rwq = 0 
CCDLc_limit_alone = 15445 
WTRc_limit_alone = 8363 
RTWc_limit_alone = 37157 

Commands details: 
total_CMD = 1864618 
n_nop = 1815639 
Read = 27246 
Write = 0 
L2_Alloc = 0 
L2_WB = 11491 
n_act = 5166 
n_pre = 5150 
n_ref = 0 
n_req = 36058 
total_req = 38737 

Dual Bus Interface Util: 
issued_total_row = 10316 
issued_total_col = 38737 
Row_Bus_Util =  0.005533 
CoL_Bus_Util = 0.020775 
Either_Row_CoL_Bus_Util = 0.026268 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001511 
queue_avg = 0.303183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1809357 n_act=5728 n_pre=5712 n_ref_event=0 n_req=40669 n_rd=30498 n_rd_L2_A=0 n_write=0 n_wr_bk=13399 bw_util=0.04708
n_activity=306644 dram_eff=0.2863
bk0: 1922a 1846723i bk1: 1888a 1846724i bk2: 1860a 1846583i bk3: 1838a 1846156i bk4: 2146a 1842714i bk5: 2040a 1842748i bk6: 2292a 1842149i bk7: 2218a 1841976i bk8: 2380a 1840467i bk9: 2266a 1840564i bk10: 1826a 1844187i bk11: 1746a 1845462i bk12: 1524a 1848645i bk13: 1514a 1849532i bk14: 1524a 1849738i bk15: 1514a 1849479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859500
Row_Buffer_Locality_read = 0.925471
Row_Buffer_Locality_write = 0.661685
Bank_Level_Parallism = 1.513481
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071995
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047084 
total_CMD = 1864618 
util_bw = 87794 
Wasted_Col = 92787 
Wasted_Row = 55386 
Idle = 1628651 

BW Util Bottlenecks: 
RCDc_limit = 24183 
RCDWRc_limit = 19935 
WTRc_limit = 12112 
RTWc_limit = 51589 
CCDLc_limit = 27835 
rwq = 0 
CCDLc_limit_alone = 17738 
WTRc_limit_alone = 10935 
RTWc_limit_alone = 42669 

Commands details: 
total_CMD = 1864618 
n_nop = 1809357 
Read = 30498 
Write = 0 
L2_Alloc = 0 
L2_WB = 13399 
n_act = 5728 
n_pre = 5712 
n_ref = 0 
n_req = 40669 
total_req = 43897 

Dual Bus Interface Util: 
issued_total_row = 11440 
issued_total_col = 43897 
Row_Bus_Util =  0.006135 
CoL_Bus_Util = 0.023542 
Either_Row_CoL_Bus_Util = 0.029637 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001375 
queue_avg = 0.357956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1815623 n_act=5153 n_pre=5137 n_ref_event=0 n_req=36088 n_rd=27268 n_rd_L2_A=0 n_write=0 n_wr_bk=11502 bw_util=0.04158
n_activity=283175 dram_eff=0.2738
bk0: 1856a 1847547i bk1: 1576a 1850280i bk2: 1852a 1847218i bk3: 1530a 1850108i bk4: 2048a 1843994i bk5: 1722a 1847530i bk6: 2196a 1841938i bk7: 1804a 1848042i bk8: 2268a 1841794i bk9: 1822a 1845680i bk10: 1792a 1846257i bk11: 1362a 1850519i bk12: 1520a 1848990i bk13: 1234a 1852705i bk14: 1518a 1850187i bk15: 1168a 1853821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857570
Row_Buffer_Locality_read = 0.922840
Row_Buffer_Locality_write = 0.655782
Bank_Level_Parallism = 1.459290
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041585 
total_CMD = 1864618 
util_bw = 77540 
Wasted_Col = 83410 
Wasted_Row = 51625 
Idle = 1652043 

BW Util Bottlenecks: 
RCDc_limit = 22527 
RCDWRc_limit = 17995 
WTRc_limit = 8845 
RTWc_limit = 45667 
CCDLc_limit = 24134 
rwq = 0 
CCDLc_limit_alone = 15334 
WTRc_limit_alone = 8026 
RTWc_limit_alone = 37686 

Commands details: 
total_CMD = 1864618 
n_nop = 1815623 
Read = 27268 
Write = 0 
L2_Alloc = 0 
L2_WB = 11502 
n_act = 5153 
n_pre = 5137 
n_ref = 0 
n_req = 36088 
total_req = 38770 

Dual Bus Interface Util: 
issued_total_row = 10290 
issued_total_col = 38770 
Row_Bus_Util =  0.005519 
CoL_Bus_Util = 0.020792 
Either_Row_CoL_Bus_Util = 0.026276 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001327 
queue_avg = 0.295950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1809203 n_act=5789 n_pre=5773 n_ref_event=0 n_req=40700 n_rd=30520 n_rd_L2_A=0 n_write=0 n_wr_bk=13416 bw_util=0.04713
n_activity=306477 dram_eff=0.2867
bk0: 1898a 1846145i bk1: 1922a 1845672i bk2: 1838a 1845290i bk3: 1866a 1846239i bk4: 2030a 1842794i bk5: 2150a 1841145i bk6: 2208a 1841692i bk7: 2300a 1841344i bk8: 2258a 1840519i bk9: 2378a 1840053i bk10: 1800a 1844484i bk11: 1780a 1844763i bk12: 1510a 1849071i bk13: 1536a 1848556i bk14: 1512a 1849971i bk15: 1534a 1850455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858133
Row_Buffer_Locality_read = 0.924541
Row_Buffer_Locality_write = 0.659037
Bank_Level_Parallism = 1.533426
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.074148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047126 
total_CMD = 1864618 
util_bw = 87872 
Wasted_Col = 92416 
Wasted_Row = 56366 
Idle = 1627964 

BW Util Bottlenecks: 
RCDc_limit = 24442 
RCDWRc_limit = 19868 
WTRc_limit = 11646 
RTWc_limit = 53599 
CCDLc_limit = 27570 
rwq = 0 
CCDLc_limit_alone = 17424 
WTRc_limit_alone = 10558 
RTWc_limit_alone = 44541 

Commands details: 
total_CMD = 1864618 
n_nop = 1809203 
Read = 30520 
Write = 0 
L2_Alloc = 0 
L2_WB = 13416 
n_act = 5789 
n_pre = 5773 
n_ref = 0 
n_req = 40700 
total_req = 43936 

Dual Bus Interface Util: 
issued_total_row = 11562 
issued_total_col = 43936 
Row_Bus_Util =  0.006201 
CoL_Bus_Util = 0.023563 
Either_Row_CoL_Bus_Util = 0.029719 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001498 
queue_avg = 0.374418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1815721 n_act=5154 n_pre=5138 n_ref_event=463904 n_req=35988 n_rd=27184 n_rd_L2_A=0 n_write=0 n_wr_bk=11484 bw_util=0.04148
n_activity=283036 dram_eff=0.2732
bk0: 1570a 1850425i bk1: 1832a 1846997i bk2: 1528a 1850605i bk3: 1864a 1847763i bk4: 1710a 1847438i bk5: 2060a 1843915i bk6: 1794a 1848318i bk7: 2198a 1842676i bk8: 1816a 1845899i bk9: 2266a 1841150i bk10: 1370a 1849991i bk11: 1742a 1845943i bk12: 1230a 1852739i bk13: 1528a 1848557i bk14: 1160a 1853952i bk15: 1516a 1850590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857202
Row_Buffer_Locality_read = 0.923264
Row_Buffer_Locality_write = 0.653226
Bank_Level_Parallism = 1.457844
Bank_Level_Parallism_Col = 1.425951
Bank_Level_Parallism_Ready = 1.060209
write_to_read_ratio_blp_rw_average = 0.525936
GrpLevelPara = 1.233644 

BW Util details:
bwutil = 0.041476 
total_CMD = 1864618 
util_bw = 77336 
Wasted_Col = 83129 
Wasted_Row = 51904 
Idle = 1652249 

BW Util Bottlenecks: 
RCDc_limit = 22486 
RCDWRc_limit = 18011 
WTRc_limit = 9134 
RTWc_limit = 45966 
CCDLc_limit = 24019 
rwq = 0 
CCDLc_limit_alone = 15226 
WTRc_limit_alone = 8314 
RTWc_limit_alone = 37993 

Commands details: 
total_CMD = 1864618 
n_nop = 1815721 
Read = 27184 
Write = 0 
L2_Alloc = 0 
L2_WB = 11484 
n_act = 5154 
n_pre = 5138 
n_ref = 463904 
n_req = 35988 
total_req = 38668 

Dual Bus Interface Util: 
issued_total_row = 10292 
issued_total_col = 38668 
Row_Bus_Util =  0.005520 
CoL_Bus_Util = 0.020738 
Either_Row_CoL_Bus_Util = 0.026224 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001288 
queue_avg = 0.296253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1864618 n_nop=1810865 n_act=5003 n_pre=4987 n_ref_event=0 n_req=40593 n_rd=30428 n_rd_L2_A=0 n_write=0 n_wr_bk=13393 bw_util=0.047
n_activity=295464 dram_eff=0.2966
bk0: 1912a 1846647i bk1: 1846a 1847017i bk2: 1876a 1846497i bk3: 1836a 1846585i bk4: 2140a 1843076i bk5: 2034a 1843665i bk6: 2302a 1843264i bk7: 2230a 1842643i bk8: 2374a 1841845i bk9: 2264a 1841124i bk10: 1774a 1844904i bk11: 1754a 1844862i bk12: 1532a 1849600i bk13: 1512a 1849113i bk14: 1524a 1850627i bk15: 1518a 1851434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877122
Row_Buffer_Locality_read = 0.935783
Row_Buffer_Locality_write = 0.701525
Bank_Level_Parallism = 1.559201
Bank_Level_Parallism_Col = 1.526748
Bank_Level_Parallism_Ready = 1.080216
write_to_read_ratio_blp_rw_average = 0.561710
GrpLevelPara = 1.318977 

BW Util details:
bwutil = 0.047003 
total_CMD = 1864618 
util_bw = 87642 
Wasted_Col = 91175 
Wasted_Row = 45551 
Idle = 1640250 

BW Util Bottlenecks: 
RCDc_limit = 20842 
RCDWRc_limit = 17502 
WTRc_limit = 12425 
RTWc_limit = 61325 
CCDLc_limit = 25093 
rwq = 0 
CCDLc_limit_alone = 15848 
WTRc_limit_alone = 11455 
RTWc_limit_alone = 53050 

Commands details: 
total_CMD = 1864618 
n_nop = 1810865 
Read = 30428 
Write = 0 
L2_Alloc = 0 
L2_WB = 13393 
n_act = 5003 
n_pre = 4987 
n_ref = 0 
n_req = 40593 
total_req = 43821 

Dual Bus Interface Util: 
issued_total_row = 9990 
issued_total_col = 43821 
Row_Bus_Util =  0.005358 
CoL_Bus_Util = 0.023501 
Either_Row_CoL_Bus_Util = 0.028828 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001079 
queue_avg = 0.315609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315609

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89816, Miss = 16060, Miss_rate = 0.179, Pending_hits = 5265, Reservation_fails = 3248
L2_cache_bank[1]: Access = 71728, Miss = 19044, Miss_rate = 0.266, Pending_hits = 5991, Reservation_fails = 3455
L2_cache_bank[2]: Access = 85442, Miss = 19720, Miss_rate = 0.231, Pending_hits = 5693, Reservation_fails = 3168
L2_cache_bank[3]: Access = 71684, Miss = 19044, Miss_rate = 0.266, Pending_hits = 5739, Reservation_fails = 4046
L2_cache_bank[4]: Access = 71144, Miss = 19092, Miss_rate = 0.268, Pending_hits = 5842, Reservation_fails = 2905
L2_cache_bank[5]: Access = 90020, Miss = 16042, Miss_rate = 0.178, Pending_hits = 5429, Reservation_fails = 4140
L2_cache_bank[6]: Access = 71148, Miss = 19092, Miss_rate = 0.268, Pending_hits = 5560, Reservation_fails = 2941
L2_cache_bank[7]: Access = 85874, Miss = 19702, Miss_rate = 0.229, Pending_hits = 5858, Reservation_fails = 3715
L2_cache_bank[8]: Access = 89018, Miss = 15972, Miss_rate = 0.179, Pending_hits = 5368, Reservation_fails = 3014
L2_cache_bank[9]: Access = 71336, Miss = 19040, Miss_rate = 0.267, Pending_hits = 5887, Reservation_fails = 3351
L2_cache_bank[10]: Access = 85452, Miss = 19654, Miss_rate = 0.230, Pending_hits = 5756, Reservation_fails = 3172
L2_cache_bank[11]: Access = 71008, Miss = 19016, Miss_rate = 0.268, Pending_hits = 5648, Reservation_fails = 2926
L2_total_cache_accesses = 953670
L2_total_cache_misses = 221478
L2_total_cache_miss_rate = 0.2322
L2_total_cache_pending_hits = 68036
L2_total_cache_reservation_fails = 40081
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8342
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3868
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5833
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 840
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 365
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5833
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=953670
icnt_total_pkts_simt_to_mem=363918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1233877
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1317388
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232495
	minimum = 0 (at node 0)
	maximum = 0.00145906 (at node 13)
Accepted packet rate average = 0.000232495
	minimum = 0 (at node 0)
	maximum = 0.0048183 (at node 13)
Injected flit rate average = 0.000251346
	minimum = 0 (at node 0)
	maximum = 0.00196804 (at node 13)
Accepted flit rate average= 0.000251346
	minimum = 0 (at node 0)
	maximum = 0.0048183 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0807 (19 samples)
	minimum = 5 (19 samples)
	maximum = 177.316 (19 samples)
Network latency average = 18.9679 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.842 (19 samples)
Flit latency average = 18.2321 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.316 (19 samples)
Fragmentation average = 0.000612171 (19 samples)
	minimum = 0 (19 samples)
	maximum = 52.4211 (19 samples)
Injected packet rate average = 0.0755568 (19 samples)
	minimum = 0.0291838 (19 samples)
	maximum = 0.191239 (19 samples)
Accepted packet rate average = 0.0755568 (19 samples)
	minimum = 0.0293421 (19 samples)
	maximum = 0.112114 (19 samples)
Injected flit rate average = 0.0806778 (19 samples)
	minimum = 0.0379962 (19 samples)
	maximum = 0.191425 (19 samples)
Accepted flit rate average = 0.0806778 (19 samples)
	minimum = 0.0398118 (19 samples)
	maximum = 0.112114 (19 samples)
Injected packet size average = 1.06778 (19 samples)
Accepted packet size average = 1.06778 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 50 sec (2510 sec)
gpgpu_simulation_rate = 47788 (inst/sec)
gpgpu_simulation_rate = 241 (cycle/sec)
gpgpu_silicon_slowdown = 1244813x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
kernel_stream_id = 60205
gpu_sim_cycle = 32603
gpu_sim_insn = 492000
gpu_ipc =      15.0906
gpu_tot_sim_cycle = 638014
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     188.7754
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4724% 
gpu_tot_occupancy = 35.5966% 
max_total_param_size = 0
gpu_stall_dramfull = 55296
gpu_stall_icnt2sh    = 157235
partiton_level_parallism =       0.0910
partiton_level_parallism_total  =       0.4439
partiton_level_parallism_util =       1.1120
partiton_level_parallism_util_total  =       1.8127
L2_BW  =       3.0393 GB/Sec
L2_BW_total  =      14.5049 GB/Sec
gpu_total_sim_rate=44674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26161
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15175
L1D_cache:
	L1D_cache_core[0]: Access = 22321, Miss = 13295, Miss_rate = 0.596, Pending_hits = 1247, Reservation_fails = 3892
	L1D_cache_core[1]: Access = 21985, Miss = 13081, Miss_rate = 0.595, Pending_hits = 1484, Reservation_fails = 5368
	L1D_cache_core[2]: Access = 21970, Miss = 12965, Miss_rate = 0.590, Pending_hits = 1429, Reservation_fails = 5369
	L1D_cache_core[3]: Access = 22019, Miss = 12839, Miss_rate = 0.583, Pending_hits = 1549, Reservation_fails = 3882
	L1D_cache_core[4]: Access = 21682, Miss = 13018, Miss_rate = 0.600, Pending_hits = 1380, Reservation_fails = 8023
	L1D_cache_core[5]: Access = 21507, Miss = 12993, Miss_rate = 0.604, Pending_hits = 1374, Reservation_fails = 8200
	L1D_cache_core[6]: Access = 22083, Miss = 13039, Miss_rate = 0.590, Pending_hits = 1378, Reservation_fails = 4612
	L1D_cache_core[7]: Access = 21761, Miss = 12852, Miss_rate = 0.591, Pending_hits = 1415, Reservation_fails = 5965
	L1D_cache_core[8]: Access = 21778, Miss = 12908, Miss_rate = 0.593, Pending_hits = 1372, Reservation_fails = 4700
	L1D_cache_core[9]: Access = 21812, Miss = 12868, Miss_rate = 0.590, Pending_hits = 1426, Reservation_fails = 6741
	L1D_cache_core[10]: Access = 21940, Miss = 13043, Miss_rate = 0.594, Pending_hits = 1406, Reservation_fails = 6291
	L1D_cache_core[11]: Access = 22004, Miss = 12869, Miss_rate = 0.585, Pending_hits = 1328, Reservation_fails = 5194
	L1D_cache_core[12]: Access = 21651, Miss = 12834, Miss_rate = 0.593, Pending_hits = 1575, Reservation_fails = 6930
	L1D_cache_core[13]: Access = 22050, Miss = 13196, Miss_rate = 0.598, Pending_hits = 1584, Reservation_fails = 7307
	L1D_cache_core[14]: Access = 22162, Miss = 13241, Miss_rate = 0.597, Pending_hits = 1484, Reservation_fails = 6300
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 195041
	L1D_total_cache_miss_rate = 0.5933
	L1D_total_cache_pending_hits = 21431
	L1D_total_cache_reservation_fails = 88774
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3269
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16695
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 282639
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5991
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3810
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3554
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 288630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15734
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3076
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3810
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17715, 14766, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 211469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190055
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 7525
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7525
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:764474	W0_Idle:4184415	W0_Scoreboard:4404312	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1520440 {8:190055,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30408800 {40:760220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 257 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:134751 	9628 	35908 	26107 	22687 	2662 	797 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	551187 	334876 	42326 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8114 	468 	133 	251396 	11314 	9108 	2415 	264 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94062 	123699 	126629 	161835 	323368 	99531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	574 	141 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.414791  7.957929  7.042553  7.867925  6.244444  6.757946  6.739884  6.782609  5.992556  6.676533  6.432526  6.970588  6.939914  7.259649  8.849711  8.398340 
dram[1]:  7.545994  7.984025  7.333333  6.820937  6.705337  6.609113  7.087356  6.450216  6.582661  7.071749  6.469231  6.790831  7.693727  8.011673  7.953668  8.406639 
dram[2]:  8.214046  6.721477  8.110749  6.584158  6.919799  6.209366  6.662162  6.675214  6.890830  5.987654  7.049275  6.407143  7.564103  6.948498  8.023715  8.797688 
dram[3]:  7.930159  7.288571  6.916201  7.041667  6.530952  6.631579  6.704289  6.793406  7.133787  6.680982  6.684931  6.471053  7.696629  7.473310  7.937255  8.388664 
dram[4]:  6.798635  8.177853  6.892734  7.968153  6.216667  6.861728  6.657143  6.757991  6.067500  6.554167  6.407802  6.818444  6.944206  7.314487  9.157576  8.277551 
dram[5]:  8.403974  9.488372  7.712121  8.680702  7.452197  7.602210  8.179894  7.262136  7.191209  7.782178  7.083573  7.250000  9.237885  9.544186 10.238806 11.092896 
average row locality = 232637/32324 = 7.197036
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       538       763       600       840       674       944       688      1002       727      1056       584       825       490       716       453       672 
dram[1]:       746       763       848       840       945       944      1004      1002      1061      1056       839       825       695       716       669       672 
dram[2]:       759       545       840       601       940       679      1002       689      1056       728       846       562       716       492       672       450 
dram[3]:       759       759       840       846       940       950      1002      1004      1056      1061       846       816       716       700       672       673 
dram[4]:       540       765       599       840       673       948       686      1002       728      1056       571       825       494       712       448       672 
dram[5]:       755       762       847       840       945       947      1003      1002      1062      1056       821       825       705       710       666       672 
total dram writes = 75591
bank skew: 1062/448 = 2.37
chip skew: 13640/11559 = 1.18
average mf latency per bank:
dram[0]:       7550      2949      6607      2810      5900      2767      5759      2871      4324      1554      4119      1556      4037      1423      4800      1513
dram[1]:       4281      2898      3986      2771      4177      2826      4473      2835      3050      1571      3028      1488      2859      1347      2962      1467
dram[2]:       2940      6885      2800      6866      2808      6031      2785      6016      1533      4235      1492      4266      1406      4025      1444      4923
dram[3]:       2914      4108      2719      3951      2778      4059      2705      4566      1555      3033      1452      3064      1362      2859      1452      2985
dram[4]:       7464      2873      7031      2837      6387      2727      6105      2899      4456      1536      4184      1527      4060      1429      4952      1497
dram[5]:       3816      2912      3773      2855      3814      2820      4171      2854      2930      1540      2791      1466      2491      1378      2649      1493
maximum mf latency per bank:
dram[0]:        628       436       955       546      1016       573      1182       738       739       663       633       719       620       482       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       685      1048       711       981       403       901       489
dram[2]:        414       690       528      1026       596      1078       648      1166       625       907       661       629       479       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       632       984       671      1044       412      1021       462       929
dram[4]:        678       415      1012       506      1073       601      1101       675       926       640       684       706       659       476       621       437
dram[5]:        795       684       783       594       743       697       994       706      1060       657      1060       673      1035       541       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1915689 n_act=5220 n_pre=5204 n_ref_event=0 n_req=36293 n_rd=27422 n_rd_L2_A=0 n_write=0 n_wr_bk=11572 bw_util=0.03969
n_activity=286532 dram_eff=0.2722
bk0: 1582a 1949678i bk1: 1880a 1947038i bk2: 1522a 1950708i bk3: 1864a 1948217i bk4: 1720a 1948942i bk5: 2048a 1944322i bk6: 1794a 1947946i bk7: 2202a 1942646i bk8: 1854a 1946554i bk9: 2358a 1941277i bk10: 1410a 1949665i bk11: 1746a 1946869i bk12: 1230a 1952575i bk13: 1524a 1949077i bk14: 1176a 1954146i bk15: 1512a 1950956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856474
Row_Buffer_Locality_read = 0.922909
Row_Buffer_Locality_write = 0.651110
Bank_Level_Parallism = 1.452492
Bank_Level_Parallism_Col = 1.420478
Bank_Level_Parallism_Ready = 1.064085
write_to_read_ratio_blp_rw_average = 0.524804
GrpLevelPara = 1.229011 

BW Util details:
bwutil = 0.039688 
total_CMD = 1965033 
util_bw = 77988 
Wasted_Col = 83825 
Wasted_Row = 53504 
Idle = 1749716 

BW Util Bottlenecks: 
RCDc_limit = 22501 
RCDWRc_limit = 18390 
WTRc_limit = 9208 
RTWc_limit = 45377 
CCDLc_limit = 24226 
rwq = 0 
CCDLc_limit_alone = 15502 
WTRc_limit_alone = 8372 
RTWc_limit_alone = 37489 

Commands details: 
total_CMD = 1965033 
n_nop = 1915689 
Read = 27422 
Write = 0 
L2_Alloc = 0 
L2_WB = 11572 
n_act = 5220 
n_pre = 5204 
n_ref = 0 
n_req = 36293 
total_req = 38994 

Dual Bus Interface Util: 
issued_total_row = 10424 
issued_total_col = 38994 
Row_Bus_Util =  0.005305 
CoL_Bus_Util = 0.019844 
Either_Row_CoL_Bus_Util = 0.025111 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001500 
queue_avg = 0.288242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288242
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1908866 n_act=5826 n_pre=5810 n_ref_event=0 n_req=41299 n_rd=30982 n_rd_L2_A=0 n_write=0 n_wr_bk=13625 bw_util=0.0454
n_activity=313161 dram_eff=0.2849
bk0: 1978a 1946645i bk1: 1920a 1946763i bk2: 1892a 1946757i bk3: 1838a 1946554i bk4: 2178a 1942893i bk5: 2040a 1943164i bk6: 2324a 1942380i bk7: 2218a 1942410i bk8: 2460a 1940286i bk9: 2354a 1940932i bk10: 1890a 1944060i bk11: 1746a 1945901i bk12: 1560a 1948624i bk13: 1514a 1949261i bk14: 1556a 1949887i bk15: 1514a 1949840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859270
Row_Buffer_Locality_read = 0.925731
Row_Buffer_Locality_write = 0.659688
Bank_Level_Parallism = 1.507485
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045401 
total_CMD = 1965033 
util_bw = 89214 
Wasted_Col = 94607 
Wasted_Row = 56356 
Idle = 1724856 

BW Util Bottlenecks: 
RCDc_limit = 24505 
RCDWRc_limit = 20408 
WTRc_limit = 12236 
RTWc_limit = 52708 
CCDLc_limit = 28200 
rwq = 0 
CCDLc_limit_alone = 17923 
WTRc_limit_alone = 11054 
RTWc_limit_alone = 43613 

Commands details: 
total_CMD = 1965033 
n_nop = 1908866 
Read = 30982 
Write = 0 
L2_Alloc = 0 
L2_WB = 13625 
n_act = 5826 
n_pre = 5810 
n_ref = 0 
n_req = 41299 
total_req = 44607 

Dual Bus Interface Util: 
issued_total_row = 11636 
issued_total_col = 44607 
Row_Bus_Util =  0.005922 
CoL_Bus_Util = 0.022700 
Either_Row_CoL_Bus_Util = 0.028583 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001353 
queue_avg = 0.341034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1915715 n_act=5197 n_pre=5181 n_ref_event=0 n_req=36303 n_rd=27428 n_rd_L2_A=0 n_write=0 n_wr_bk=11577 bw_util=0.0397
n_activity=285590 dram_eff=0.2732
bk0: 1880a 1947654i bk1: 1584a 1950564i bk2: 1852a 1947618i bk3: 1530a 1950511i bk4: 2048a 1944403i bk5: 1722a 1947944i bk6: 2196a 1942356i bk7: 1804a 1948461i bk8: 2356a 1942184i bk9: 1862a 1946071i bk10: 1792a 1946700i bk11: 1362a 1950984i bk12: 1520a 1948858i bk13: 1234a 1952808i bk14: 1518a 1950551i bk15: 1168a 1954201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857202
Row_Buffer_Locality_read = 0.922998
Row_Buffer_Locality_write = 0.653859
Bank_Level_Parallism = 1.457391
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039699 
total_CMD = 1965033 
util_bw = 78010 
Wasted_Col = 83940 
Wasted_Row = 52028 
Idle = 1751055 

BW Util Bottlenecks: 
RCDc_limit = 22623 
RCDWRc_limit = 18244 
WTRc_limit = 8848 
RTWc_limit = 46028 
CCDLc_limit = 24204 
rwq = 0 
CCDLc_limit_alone = 15373 
WTRc_limit_alone = 8029 
RTWc_limit_alone = 38016 

Commands details: 
total_CMD = 1965033 
n_nop = 1915715 
Read = 27428 
Write = 0 
L2_Alloc = 0 
L2_WB = 11577 
n_act = 5197 
n_pre = 5181 
n_ref = 0 
n_req = 36303 
total_req = 39005 

Dual Bus Interface Util: 
issued_total_row = 10378 
issued_total_col = 39005 
Row_Bus_Util =  0.005281 
CoL_Bus_Util = 0.019850 
Either_Row_CoL_Bus_Util = 0.025098 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001318 
queue_avg = 0.281221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 638076 -   mf: uid=3462445, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (637976), 
Ready @ 638097 -   mf: uid=3462446, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (637997), 
Ready @ 638105 -   mf: uid=3462447, sid4294967295:w4294967295, part=3, addr=0xc009f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (638005), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1908737 n_act=5878 n_pre=5862 n_ref_event=0 n_req=41325 n_rd=31000 n_rd_L2_A=0 n_write=0 n_wr_bk=13640 bw_util=0.04543
n_activity=312908 dram_eff=0.2853
bk0: 1922a 1946258i bk1: 1978a 1945623i bk2: 1838a 1945680i bk3: 1898a 1946446i bk4: 2030a 1943204i bk5: 2182a 1941339i bk6: 2208a 1942116i bk7: 2332a 1941562i bk8: 2346a 1940914i bk9: 2462a 1939876i bk10: 1800a 1944926i bk11: 1844a 1944746i bk12: 1510a 1948881i bk13: 1572a 1948505i bk14: 1512a 1950312i bk15: 1566a 1950628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858125
Row_Buffer_Locality_read = 0.924935
Row_Buffer_Locality_write = 0.657530
Bank_Level_Parallism = 1.526725
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.073052
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045434 
total_CMD = 1965033 
util_bw = 89280 
Wasted_Col = 94156 
Wasted_Row = 57304 
Idle = 1724293 

BW Util Bottlenecks: 
RCDc_limit = 24719 
RCDWRc_limit = 20318 
WTRc_limit = 11734 
RTWc_limit = 54711 
CCDLc_limit = 27907 
rwq = 0 
CCDLc_limit_alone = 17589 
WTRc_limit_alone = 10642 
RTWc_limit_alone = 45485 

Commands details: 
total_CMD = 1965033 
n_nop = 1908737 
Read = 31000 
Write = 0 
L2_Alloc = 0 
L2_WB = 13640 
n_act = 5878 
n_pre = 5862 
n_ref = 0 
n_req = 41325 
total_req = 44640 

Dual Bus Interface Util: 
issued_total_row = 11740 
issued_total_col = 44640 
Row_Bus_Util =  0.005974 
CoL_Bus_Util = 0.022717 
Either_Row_CoL_Bus_Util = 0.028649 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001492 
queue_avg = 0.356466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1915815 n_act=5197 n_pre=5181 n_ref_event=463904 n_req=36203 n_rd=27344 n_rd_L2_A=0 n_write=0 n_wr_bk=11559 bw_util=0.0396
n_activity=285382 dram_eff=0.2726
bk0: 1578a 1950671i bk1: 1856a 1947147i bk2: 1528a 1951000i bk3: 1864a 1948166i bk4: 1710a 1947845i bk5: 2060a 1944331i bk6: 1794a 1948735i bk7: 2198a 1943097i bk8: 1864a 1946281i bk9: 2346a 1941524i bk10: 1370a 1950424i bk11: 1742a 1946397i bk12: 1230a 1952824i bk13: 1528a 1948447i bk14: 1160a 1954318i bk15: 1516a 1950967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856863
Row_Buffer_Locality_read = 0.923420
Row_Buffer_Locality_write = 0.651428
Bank_Level_Parallism = 1.456254
Bank_Level_Parallism_Col = 1.424451
Bank_Level_Parallism_Ready = 1.059924
write_to_read_ratio_blp_rw_average = 0.526608
GrpLevelPara = 1.232562 

BW Util details:
bwutil = 0.039595 
total_CMD = 1965033 
util_bw = 77806 
Wasted_Col = 83648 
Wasted_Row = 52294 
Idle = 1751285 

BW Util Bottlenecks: 
RCDc_limit = 22579 
RCDWRc_limit = 18250 
WTRc_limit = 9152 
RTWc_limit = 46326 
CCDLc_limit = 24104 
rwq = 0 
CCDLc_limit_alone = 15275 
WTRc_limit_alone = 8331 
RTWc_limit_alone = 38318 

Commands details: 
total_CMD = 1965033 
n_nop = 1915815 
Read = 27344 
Write = 0 
L2_Alloc = 0 
L2_WB = 11559 
n_act = 5197 
n_pre = 5181 
n_ref = 463904 
n_req = 36203 
total_req = 38903 

Dual Bus Interface Util: 
issued_total_row = 10378 
issued_total_col = 38903 
Row_Bus_Util =  0.005281 
CoL_Bus_Util = 0.019798 
Either_Row_CoL_Bus_Util = 0.025047 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001280 
queue_avg = 0.281533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1965033 n_nop=1910407 n_act=5089 n_pre=5073 n_ref_event=0 n_req=41214 n_rd=30904 n_rd_L2_A=0 n_write=0 n_wr_bk=13618 bw_util=0.04531
n_activity=301864 dram_eff=0.295
bk0: 1968a 1946462i bk1: 1870a 1947150i bk2: 1908a 1946703i bk3: 1836a 1946980i bk4: 2172a 1943286i bk5: 2034a 1944080i bk6: 2334a 1943484i bk7: 2230a 1943086i bk8: 2466a 1941682i bk9: 2344a 1941514i bk10: 1838a 1944747i bk11: 1754a 1945288i bk12: 1564a 1949538i bk13: 1512a 1949080i bk14: 1556a 1950764i bk15: 1518a 1951815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876886
Row_Buffer_Locality_read = 0.935931
Row_Buffer_Locality_write = 0.699903
Bank_Level_Parallism = 1.551481
Bank_Level_Parallism_Col = 1.519411
Bank_Level_Parallism_Ready = 1.078979
write_to_read_ratio_blp_rw_average = 0.563669
GrpLevelPara = 1.313901 

BW Util details:
bwutil = 0.045314 
total_CMD = 1965033 
util_bw = 89044 
Wasted_Col = 92997 
Wasted_Row = 46472 
Idle = 1736520 

BW Util Bottlenecks: 
RCDc_limit = 21150 
RCDWRc_limit = 17911 
WTRc_limit = 12537 
RTWc_limit = 62441 
CCDLc_limit = 25439 
rwq = 0 
CCDLc_limit_alone = 16020 
WTRc_limit_alone = 11560 
RTWc_limit_alone = 53999 

Commands details: 
total_CMD = 1965033 
n_nop = 1910407 
Read = 30904 
Write = 0 
L2_Alloc = 0 
L2_WB = 13618 
n_act = 5089 
n_pre = 5073 
n_ref = 0 
n_req = 41214 
total_req = 44522 

Dual Bus Interface Util: 
issued_total_row = 10162 
issued_total_col = 44522 
Row_Bus_Util =  0.005171 
CoL_Bus_Util = 0.022657 
Either_Row_CoL_Bus_Util = 0.027799 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001062 
queue_avg = 0.300780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90356, Miss = 16126, Miss_rate = 0.178, Pending_hits = 5329, Reservation_fails = 3437
L2_cache_bank[1]: Access = 72464, Miss = 19184, Miss_rate = 0.265, Pending_hits = 6131, Reservation_fails = 3885
L2_cache_bank[2]: Access = 87090, Miss = 20158, Miss_rate = 0.231, Pending_hits = 5781, Reservation_fails = 3553
L2_cache_bank[3]: Access = 72420, Miss = 19184, Miss_rate = 0.265, Pending_hits = 5911, Reservation_fails = 4583
L2_cache_bank[4]: Access = 71760, Miss = 19224, Miss_rate = 0.268, Pending_hits = 5962, Reservation_fails = 3282
L2_cache_bank[5]: Access = 90500, Miss = 16100, Miss_rate = 0.178, Pending_hits = 5493, Reservation_fails = 4180
L2_cache_bank[6]: Access = 71764, Miss = 19224, Miss_rate = 0.268, Pending_hits = 5696, Reservation_fails = 3321
L2_cache_bank[7]: Access = 87468, Miss = 20152, Miss_rate = 0.230, Pending_hits = 5942, Reservation_fails = 4101
L2_cache_bank[8]: Access = 89514, Miss = 16038, Miss_rate = 0.179, Pending_hits = 5440, Reservation_fails = 3214
L2_cache_bank[9]: Access = 71936, Miss = 19164, Miss_rate = 0.266, Pending_hits = 6015, Reservation_fails = 3729
L2_cache_bank[10]: Access = 87112, Miss = 20106, Miss_rate = 0.231, Pending_hits = 5840, Reservation_fails = 3573
L2_cache_bank[11]: Access = 71608, Miss = 19140, Miss_rate = 0.267, Pending_hits = 5776, Reservation_fails = 3304
L2_total_cache_accesses = 963992
L2_total_cache_misses = 223800
L2_total_cache_miss_rate = 0.2322
L2_total_cache_pending_hits = 69316
L2_total_cache_reservation_fails = 44162
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9070
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1392
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9914
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 471
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1392
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 365
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9914
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=963992
icnt_total_pkts_simt_to_mem=367661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.63582
	minimum = 5
	maximum = 55
Network latency average = 5.61934
	minimum = 5
	maximum = 54
Slowest packet = 1246636
Flit latency average = 5.95499
	minimum = 5
	maximum = 53
Slowest flit = 1331003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0150975
	minimum = 0.00478484 (at node 13)
	maximum = 0.0509156 (at node 25)
Accepted packet rate average = 0.0150975
	minimum = 0.00398736 (at node 20)
	maximum = 0.0231881 (at node 0)
Injected flit rate average = 0.0159779
	minimum = 0.00573567 (at node 13)
	maximum = 0.0509156 (at node 25)
Accepted flit rate average= 0.0159779
	minimum = 0.0046008 (at node 20)
	maximum = 0.0231881 (at node 0)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3585 (20 samples)
	minimum = 5 (20 samples)
	maximum = 171.2 (20 samples)
Network latency average = 18.3004 (20 samples)
	minimum = 5 (20 samples)
	maximum = 167.85 (20 samples)
Flit latency average = 17.6183 (20 samples)
	minimum = 5 (20 samples)
	maximum = 167.3 (20 samples)
Fragmentation average = 0.000581562 (20 samples)
	minimum = 0 (20 samples)
	maximum = 49.8 (20 samples)
Injected packet rate average = 0.0725339 (20 samples)
	minimum = 0.0279639 (20 samples)
	maximum = 0.184222 (20 samples)
Accepted packet rate average = 0.0725339 (20 samples)
	minimum = 0.0280744 (20 samples)
	maximum = 0.107668 (20 samples)
Injected flit rate average = 0.0774428 (20 samples)
	minimum = 0.0363831 (20 samples)
	maximum = 0.184399 (20 samples)
Accepted flit rate average = 0.0774428 (20 samples)
	minimum = 0.0380512 (20 samples)
	maximum = 0.107668 (20 samples)
Injected packet size average = 1.06768 (20 samples)
Accepted packet size average = 1.06768 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 56 sec (2696 sec)
gpgpu_simulation_rate = 44674 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 1271186x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
kernel_stream_id = 60205
gpu_sim_cycle = 25736
gpu_sim_insn = 14880000
gpu_ipc =     578.1784
gpu_tot_sim_cycle = 663750
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     203.8740
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.1455% 
gpu_tot_occupancy = 37.9235% 
max_total_param_size = 0
gpu_stall_dramfull = 65817
gpu_stall_icnt2sh    = 181052
partiton_level_parallism =       1.3234
partiton_level_parallism_total  =       0.4780
partiton_level_parallism_util =       1.9277
partiton_level_parallism_util_total  =       1.8244
L2_BW  =      43.3597 GB/Sec
L2_BW_total  =      15.6237 GB/Sec
gpu_total_sim_rate=46566

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28228
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18605
L1D_cache:
	L1D_cache_core[0]: Access = 25009, Miss = 14967, Miss_rate = 0.598, Pending_hits = 1409, Reservation_fails = 4789
	L1D_cache_core[1]: Access = 24673, Miss = 14778, Miss_rate = 0.599, Pending_hits = 1691, Reservation_fails = 6121
	L1D_cache_core[2]: Access = 24658, Miss = 14692, Miss_rate = 0.596, Pending_hits = 1606, Reservation_fails = 6558
	L1D_cache_core[3]: Access = 24707, Miss = 14564, Miss_rate = 0.589, Pending_hits = 1726, Reservation_fails = 4939
	L1D_cache_core[4]: Access = 24370, Miss = 14734, Miss_rate = 0.605, Pending_hits = 1488, Reservation_fails = 9717
	L1D_cache_core[5]: Access = 24259, Miss = 14583, Miss_rate = 0.601, Pending_hits = 1511, Reservation_fails = 8627
	L1D_cache_core[6]: Access = 24771, Miss = 14698, Miss_rate = 0.593, Pending_hits = 1595, Reservation_fails = 5291
	L1D_cache_core[7]: Access = 24449, Miss = 14487, Miss_rate = 0.593, Pending_hits = 1572, Reservation_fails = 6558
	L1D_cache_core[8]: Access = 24402, Miss = 14592, Miss_rate = 0.598, Pending_hits = 1546, Reservation_fails = 5920
	L1D_cache_core[9]: Access = 24500, Miss = 14449, Miss_rate = 0.590, Pending_hits = 1572, Reservation_fails = 7862
	L1D_cache_core[10]: Access = 24500, Miss = 14699, Miss_rate = 0.600, Pending_hits = 1538, Reservation_fails = 7049
	L1D_cache_core[11]: Access = 24628, Miss = 14365, Miss_rate = 0.583, Pending_hits = 1557, Reservation_fails = 5955
	L1D_cache_core[12]: Access = 24211, Miss = 14411, Miss_rate = 0.595, Pending_hits = 1729, Reservation_fails = 8816
	L1D_cache_core[13]: Access = 24738, Miss = 14823, Miss_rate = 0.599, Pending_hits = 1745, Reservation_fails = 8610
	L1D_cache_core[14]: Access = 24850, Miss = 14796, Miss_rate = 0.595, Pending_hits = 1673, Reservation_fails = 6988
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 219638
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 23958
	L1D_total_cache_reservation_fails = 103800
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5796
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31695
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 515572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7240
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5546
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 523630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5812
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7240
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 15510, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 233325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214040
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 9381
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:857575	W0_Idle:4198140	W0_Scoreboard:4598956	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1712320 {8:214040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34246400 {40:856160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:148952 	10737 	39813 	29539 	26092 	3182 	916 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	610462 	382260 	51446 	896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8164 	484 	133 	281619 	12966 	10695 	2940 	271 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100515 	138060 	141895 	180653 	369315 	114626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	597 	165 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.527109  8.222874  6.919614  7.972067  6.412698  6.909091  6.787466  6.702648  6.029817  6.682243  6.451411  6.887500  6.903475  7.306991  8.367647  7.906667 
dram[1]:  7.546961  7.812672  7.272727  6.727273  6.902655  6.821978  7.081720  6.357553  6.600739  6.863461  6.448598  6.761671  7.883162  7.816393  8.125899  8.158621 
dram[2]:  8.336309  6.702454  8.045326  6.542424  7.027088  6.377953  6.724490  6.640957  6.857965  6.052752  6.987654  6.422078  7.625397  6.806084  7.867550  8.480000 
dram[3]:  7.820442  7.196335  6.764423  7.043928  6.690476  6.849015  6.564356  6.723014  6.951172  6.738230  6.782297  6.460432  7.702265  7.563934  7.827815  8.349265 
dram[4]:  6.808176  8.221239  6.916667  8.148571  6.286458  6.911700  6.678284  6.718368  6.059908  6.533821  6.361905  6.775862  6.957199  7.403077  8.596939  7.860927 
dram[5]:  8.418462  9.131579  7.809117  8.483384  7.532530  7.691542  8.068293  7.131183  7.111332  7.647312  6.946015  7.263852  9.219124  9.135135 10.272727 10.094017 
average row locality = 259328/36100 = 7.183601
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       596       880       664       968       738      1072       757      1142       808      1214       645       940       549       833       517       800 
dram[1]:       813       880       920       968      1025      1072      1089      1150      1166      1214       914       937       774       833       744       800 
dram[2]:       876       606       968       665      1068       743      1146       756      1214       809       968       616       833       551       800       514 
dram[3]:       876       828       968       920      1068      1030      1150      1089      1214      1169       965       887       833       776       800       748 
dram[4]:       599       884       663       968       737      1076       755      1144       805      1218       632       940       552       830       512       800 
dram[5]:       829       875       927       960      1033      1067      1100      1134      1173      1208       903       930       792       816       748       792 
total dram writes = 85278
bank skew: 1218/512 = 2.38
chip skew: 15321/13115 = 1.17
average mf latency per bank:
dram[0]:       6941      2786      6086      2618      5494      2600      5328      2659      4386      2336      3907      1673      3762      1536      4344      1496
dram[1]:       4552      2708      4295      2594      4334      2654      4613      2611      3934      2292      3480      1607      3350      1446      3243      1433
dram[2]:       2762      6313      2594      6315      2633      5614      2576      5573      2321      4299      1615      4065      1528      3745      1414      4447
dram[3]:       2720      4388      2535      4235      2596      4209      2494      4608      2223      3722      1568      3456      1454      3253      1419      3236
dram[4]:       6857      2689      6466      2628      5937      2547      5642      2673      4624      2204      3947      1656      3780      1550      4474      1474
dram[5]:       4048      2737      3980      2690      3929      2671      4252      2676      3889      2184      3252      1596      2965      1485      2946      1482
maximum mf latency per bank:
dram[0]:        628       441       955       546      1016       573      1182       738       739       669       633       719       620       716       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1023       686       901       489
dram[2]:        428       690       528      1026       596      1078       648      1166       686       907       697       629       738       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       719       984       679      1057       685      1062       462       929
dram[4]:        678       421      1012       506      1073       601      1101       675       926       640       684       732       659       752       621       443
dram[5]:        795       684       783       594       743       697       994       706      1060       703      1060       673      1035       683       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1989083 n_act=5822 n_pre=5806 n_ref_event=0 n_req=40587 n_rd=30544 n_rd_L2_A=0 n_write=0 n_wr_bk=13123 bw_util=0.04272
n_activity=318849 dram_eff=0.2739
bk0: 1710a 2027412i bk1: 2136a 2024107i bk2: 1640a 2028523i bk3: 2120a 2025254i bk4: 1848a 2026753i bk5: 2304a 2021084i bk6: 1900a 2025844i bk7: 2422a 2019373i bk8: 2006a 2023874i bk9: 2654a 2016932i bk10: 1562a 2027050i bk11: 2042a 2022928i bk12: 1358a 2029968i bk13: 1774a 2025352i bk14: 1304a 2031694i bk15: 1764a 2026862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856826
Row_Buffer_Locality_read = 0.923717
Row_Buffer_Locality_write = 0.653390
Bank_Level_Parallism = 1.469298
Bank_Level_Parallism_Col = 1.437939
Bank_Level_Parallism_Ready = 1.068956
write_to_read_ratio_blp_rw_average = 0.530290
GrpLevelPara = 1.241686 

BW Util details:
bwutil = 0.042721 
total_CMD = 2044297 
util_bw = 87334 
Wasted_Col = 93723 
Wasted_Row = 59483 
Idle = 1803757 

BW Util Bottlenecks: 
RCDc_limit = 24748 
RCDWRc_limit = 20539 
WTRc_limit = 10505 
RTWc_limit = 51498 
CCDLc_limit = 27278 
rwq = 0 
CCDLc_limit_alone = 17316 
WTRc_limit_alone = 9533 
RTWc_limit_alone = 42508 

Commands details: 
total_CMD = 2044297 
n_nop = 1989083 
Read = 30544 
Write = 0 
L2_Alloc = 0 
L2_WB = 13123 
n_act = 5822 
n_pre = 5806 
n_ref = 0 
n_req = 40587 
total_req = 43667 

Dual Bus Interface Util: 
issued_total_row = 11628 
issued_total_col = 43667 
Row_Bus_Util =  0.005688 
CoL_Bus_Util = 0.021360 
Either_Row_CoL_Bus_Util = 0.027009 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001467 
queue_avg = 0.317907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 663760 -   mf: uid=3881347, sid4294967295:w4294967295, part=1, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663660), 
Ready @ 663784 -   mf: uid=3881350, sid4294967295:w4294967295, part=1, addr=0xc0099e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663684), 
Ready @ 663795 -   mf: uid=3881352, sid4294967295:w4294967295, part=1, addr=0xc009fe00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663695), 
Ready @ 663811 -   mf: uid=3881357, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663711), 
Ready @ 663816 -   mf: uid=3881358, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663716), 
Ready @ 663841 -   mf: uid=3881361, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663741), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1981842 n_act=6485 n_pre=6470 n_ref_event=0 n_req=45897 n_rd=34296 n_rd_L2_A=0 n_write=0 n_wr_bk=15298 bw_util=0.04852
n_activity=347037 dram_eff=0.2858
bk0: 2114a 2024306i bk1: 2168a 2023261i bk2: 2026a 2024481i bk3: 2078a 2022784i bk4: 2344a 2020532i bk5: 2292a 2020103i bk6: 2470a 2020094i bk7: 2452a 2018594i bk8: 2680a 2017226i bk9: 2648a 2016367i bk10: 2066a 2021104i bk11: 2042a 2021905i bk12: 1708a 2025735i bk13: 1754a 2025374i bk14: 1696a 2027441i bk15: 1758a 2026531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858989
Row_Buffer_Locality_read = 0.925735
Row_Buffer_Locality_write = 0.661667
Bank_Level_Parallism = 1.521338
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048519 
total_CMD = 2044297 
util_bw = 99188 
Wasted_Col = 105001 
Wasted_Row = 62644 
Idle = 1777464 

BW Util Bottlenecks: 
RCDc_limit = 27041 
RCDWRc_limit = 22650 
WTRc_limit = 13684 
RTWc_limit = 59262 
CCDLc_limit = 31517 
rwq = 0 
CCDLc_limit_alone = 19938 
WTRc_limit_alone = 12373 
RTWc_limit_alone = 48994 

Commands details: 
total_CMD = 2044297 
n_nop = 1981842 
Read = 34296 
Write = 0 
L2_Alloc = 0 
L2_WB = 15298 
n_act = 6485 
n_pre = 6470 
n_ref = 0 
n_req = 45897 
total_req = 49594 

Dual Bus Interface Util: 
issued_total_row = 12955 
issued_total_col = 49594 
Row_Bus_Util =  0.006337 
CoL_Bus_Util = 0.024260 
Either_Row_CoL_Bus_Util = 0.030551 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001505 
queue_avg = 0.369713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1989103 n_act=5798 n_pre=5782 n_ref_event=0 n_req=40604 n_rd=30554 n_rd_L2_A=0 n_write=0 n_wr_bk=13133 bw_util=0.04274
n_activity=317729 dram_eff=0.275
bk0: 2136a 2024747i bk1: 1720a 2028238i bk2: 2106a 2024365i bk3: 1646a 2028436i bk4: 2304a 2021187i bk5: 1850a 2025729i bk6: 2424a 2019214i bk7: 1906a 2026495i bk8: 2652a 2017826i bk9: 2014a 2023791i bk10: 2096a 2022748i bk11: 1504a 2028555i bk12: 1772a 2025460i bk13: 1362a 2029893i bk14: 1768a 2026927i bk15: 1294a 2031661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857526
Row_Buffer_Locality_read = 0.923676
Row_Buffer_Locality_write = 0.656418
Bank_Level_Parallism = 1.471541
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042740 
total_CMD = 2044297 
util_bw = 87374 
Wasted_Col = 93620 
Wasted_Row = 57921 
Idle = 1805382 

BW Util Bottlenecks: 
RCDc_limit = 24909 
RCDWRc_limit = 20395 
WTRc_limit = 10130 
RTWc_limit = 51821 
CCDLc_limit = 27130 
rwq = 0 
CCDLc_limit_alone = 17138 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 42783 

Commands details: 
total_CMD = 2044297 
n_nop = 1989103 
Read = 30554 
Write = 0 
L2_Alloc = 0 
L2_WB = 13133 
n_act = 5798 
n_pre = 5782 
n_ref = 0 
n_req = 40604 
total_req = 43687 

Dual Bus Interface Util: 
issued_total_row = 11580 
issued_total_col = 43687 
Row_Bus_Util =  0.005665 
CoL_Bus_Util = 0.021370 
Either_Row_CoL_Bus_Util = 0.026999 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001323 
queue_avg = 0.310201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 663758 -   mf: uid=3881346, sid4294967295:w4294967295, part=3, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663658), 
Ready @ 663771 -   mf: uid=3881349, sid4294967295:w4294967295, part=3, addr=0xc009d600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663671), 
Ready @ 663805 -   mf: uid=3881355, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663705), 
Ready @ 663809 -   mf: uid=3881356, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663709), 
Ready @ 663839 -   mf: uid=3881360, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663739), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1981670 n_act=6543 n_pre=6527 n_ref_event=0 n_req=45945 n_rd=34330 n_rd_L2_A=0 n_write=0 n_wr_bk=15321 bw_util=0.04858
n_activity=347693 dram_eff=0.2856
bk0: 2166a 2022837i bk1: 2122a 2023154i bk2: 2080a 2021953i bk3: 2032a 2023828i bk4: 2282a 2020105i bk5: 2350a 2019099i bk6: 2442a 2018285i bk7: 2478a 2019015i bk8: 2638a 2016624i bk9: 2684a 2016633i bk10: 2104a 2021021i bk11: 2020a 2021860i bk12: 1750a 2025556i bk13: 1720a 2025601i bk14: 1756a 2026496i bk15: 1706a 2028193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857917
Row_Buffer_Locality_read = 0.925138
Row_Buffer_Locality_write = 0.659234
Bank_Level_Parallism = 1.536314
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.075690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048575 
total_CMD = 2044297 
util_bw = 99302 
Wasted_Col = 104897 
Wasted_Row = 63824 
Idle = 1776274 

BW Util Bottlenecks: 
RCDc_limit = 27236 
RCDWRc_limit = 22727 
WTRc_limit = 13216 
RTWc_limit = 61629 
CCDLc_limit = 31186 
rwq = 0 
CCDLc_limit_alone = 19590 
WTRc_limit_alone = 11984 
RTWc_limit_alone = 51265 

Commands details: 
total_CMD = 2044297 
n_nop = 1981670 
Read = 34330 
Write = 0 
L2_Alloc = 0 
L2_WB = 15321 
n_act = 6543 
n_pre = 6527 
n_ref = 0 
n_req = 45945 
total_req = 49651 

Dual Bus Interface Util: 
issued_total_row = 13070 
issued_total_col = 49651 
Row_Bus_Util =  0.006393 
CoL_Bus_Util = 0.024288 
Either_Row_CoL_Bus_Util = 0.030635 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001501 
queue_avg = 0.391043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1989171 n_act=5816 n_pre=5800 n_ref_event=463904 n_req=40502 n_rd=30468 n_rd_L2_A=0 n_write=0 n_wr_bk=13115 bw_util=0.04264
n_activity=317761 dram_eff=0.2743
bk0: 1706a 2028360i bk1: 2116a 2024049i bk2: 1646a 2029081i bk3: 2118a 2025260i bk4: 1838a 2025713i bk5: 2316a 2021055i bk6: 1902a 2026716i bk7: 2422a 2019816i bk8: 2008a 2023634i bk9: 2650a 2017154i bk10: 1520a 2027902i bk11: 2038a 2022400i bk12: 1358a 2030288i bk13: 1778a 2024665i bk14: 1286a 2031619i bk15: 1766a 2027123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856772
Row_Buffer_Locality_read = 0.923690
Row_Buffer_Locality_write = 0.653578
Bank_Level_Parallism = 1.472100
Bank_Level_Parallism_Col = 1.439982
Bank_Level_Parallism_Ready = 1.063724
write_to_read_ratio_blp_rw_average = 0.530369
GrpLevelPara = 1.245172 

BW Util details:
bwutil = 0.042639 
total_CMD = 2044297 
util_bw = 87166 
Wasted_Col = 93527 
Wasted_Row = 58236 
Idle = 1805368 

BW Util Bottlenecks: 
RCDc_limit = 24991 
RCDWRc_limit = 20406 
WTRc_limit = 10480 
RTWc_limit = 52119 
CCDLc_limit = 27075 
rwq = 0 
CCDLc_limit_alone = 17073 
WTRc_limit_alone = 9532 
RTWc_limit_alone = 43065 

Commands details: 
total_CMD = 2044297 
n_nop = 1989171 
Read = 30468 
Write = 0 
L2_Alloc = 0 
L2_WB = 13115 
n_act = 5816 
n_pre = 5800 
n_ref = 463904 
n_req = 40502 
total_req = 43583 

Dual Bus Interface Util: 
issued_total_row = 11616 
issued_total_col = 43583 
Row_Bus_Util =  0.005682 
CoL_Bus_Util = 0.021319 
Either_Row_CoL_Bus_Util = 0.026966 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001324 
queue_avg = 0.310556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 663769 -   mf: uid=3881348, sid4294967295:w4294967295, part=5, addr=0xc009de00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663669), 
Ready @ 663786 -   mf: uid=3881351, sid4294967295:w4294967295, part=5, addr=0xc0099600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663686), 
Ready @ 663797 -   mf: uid=3881353, sid4294967295:w4294967295, part=5, addr=0xc009f600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663697), 
Ready @ 663803 -   mf: uid=3881354, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663703), 
Ready @ 663818 -   mf: uid=3881359, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (663718), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044297 n_nop=1983455 n_act=5718 n_pre=5702 n_ref_event=0 n_req=45793 n_rd=34204 n_rd_L2_A=0 n_write=0 n_wr_bk=15287 bw_util=0.04842
n_activity=334534 dram_eff=0.2959
bk0: 2106a 2023942i bk1: 2114a 2023625i bk2: 2040a 2024600i bk3: 2082a 2023428i bk4: 2342a 2020870i bk5: 2286a 2020930i bk6: 2474a 2020873i bk7: 2458a 2019599i bk8: 2678a 2018159i bk9: 2642a 2017257i bk10: 2014a 2021352i bk11: 2050a 2021531i bk12: 1712a 2026446i bk13: 1752a 2025662i bk14: 1692a 2027935i bk15: 1762a 2028006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875461
Row_Buffer_Locality_read = 0.935768
Row_Buffer_Locality_write = 0.697472
Bank_Level_Parallism = 1.573392
Bank_Level_Parallism_Col = 1.538261
Bank_Level_Parallism_Ready = 1.082720
write_to_read_ratio_blp_rw_average = 0.566913
GrpLevelPara = 1.328241 

BW Util details:
bwutil = 0.048419 
total_CMD = 2044297 
util_bw = 98982 
Wasted_Col = 103365 
Wasted_Row = 51538 
Idle = 1790412 

BW Util Bottlenecks: 
RCDc_limit = 23361 
RCDWRc_limit = 20147 
WTRc_limit = 14261 
RTWc_limit = 70175 
CCDLc_limit = 28371 
rwq = 0 
CCDLc_limit_alone = 17789 
WTRc_limit_alone = 13165 
RTWc_limit_alone = 60689 

Commands details: 
total_CMD = 2044297 
n_nop = 1983455 
Read = 34204 
Write = 0 
L2_Alloc = 0 
L2_WB = 15287 
n_act = 5718 
n_pre = 5702 
n_ref = 0 
n_req = 45793 
total_req = 49491 

Dual Bus Interface Util: 
issued_total_row = 11420 
issued_total_col = 49491 
Row_Bus_Util =  0.005586 
CoL_Bus_Util = 0.024209 
Either_Row_CoL_Bus_Util = 0.029762 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001134 
queue_avg = 0.326474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95232, Miss = 17446, Miss_rate = 0.183, Pending_hits = 5737, Reservation_fails = 3457
L2_cache_bank[1]: Access = 82740, Miss = 21808, Miss_rate = 0.264, Pending_hits = 7008, Reservation_fails = 3922
L2_cache_bank[2]: Access = 100544, Miss = 21948, Miss_rate = 0.218, Pending_hits = 6368, Reservation_fails = 3649
L2_cache_bank[3]: Access = 82496, Miss = 21824, Miss_rate = 0.265, Pending_hits = 6583, Reservation_fails = 4622
L2_cache_bank[4]: Access = 82048, Miss = 21866, Miss_rate = 0.267, Pending_hits = 6873, Reservation_fails = 3314
L2_cache_bank[5]: Access = 95484, Miss = 17414, Miss_rate = 0.182, Pending_hits = 5898, Reservation_fails = 4382
L2_cache_bank[6]: Access = 81836, Miss = 21874, Miss_rate = 0.267, Pending_hits = 6387, Reservation_fails = 3349
L2_cache_bank[7]: Access = 101016, Miss = 21954, Miss_rate = 0.217, Pending_hits = 6632, Reservation_fails = 4350
L2_cache_bank[8]: Access = 94718, Miss = 17348, Miss_rate = 0.183, Pending_hits = 5832, Reservation_fails = 3229
L2_cache_bank[9]: Access = 81936, Miss = 21806, Miss_rate = 0.266, Pending_hits = 6912, Reservation_fails = 3856
L2_cache_bank[10]: Access = 100794, Miss = 21878, Miss_rate = 0.217, Pending_hits = 6479, Reservation_fails = 3670
L2_cache_bank[11]: Access = 81388, Miss = 21786, Miss_rate = 0.268, Pending_hits = 6417, Reservation_fails = 3343
L2_total_cache_accesses = 1080232
L2_total_cache_misses = 248952
L2_total_cache_miss_rate = 0.2305
L2_total_cache_pending_hits = 77126
L2_total_cache_reservation_fails = 45143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16530
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7948
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1452
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 162
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10315
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 486
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1452
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 206784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 721
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10315
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1080232
icnt_total_pkts_simt_to_mem=411721
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.8518
	minimum = 5
	maximum = 278
Network latency average = 51.1315
	minimum = 5
	maximum = 277
Slowest packet = 1310414
Flit latency average = 48.3575
	minimum = 5
	maximum = 277
Slowest flit = 1398609
Fragmentation average = 0.00349967
	minimum = 0
	maximum = 248
Injected packet rate average = 0.216299
	minimum = 0.0832686 (at node 11)
	maximum = 0.531629 (at node 25)
Accepted packet rate average = 0.216299
	minimum = 0.057779 (at node 15)
	maximum = 0.315511 (at node 3)
Injected flit rate average = 0.23069
	minimum = 0.108525 (at node 12)
	maximum = 0.531629 (at node 25)
Accepted flit rate average= 0.23069
	minimum = 0.0786058 (at node 15)
	maximum = 0.315511 (at node 3)
Injected packet length average = 1.06653
Accepted packet length average = 1.06653
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0487 (21 samples)
	minimum = 5 (21 samples)
	maximum = 176.286 (21 samples)
Network latency average = 19.8638 (21 samples)
	minimum = 5 (21 samples)
	maximum = 173.048 (21 samples)
Flit latency average = 19.0821 (21 samples)
	minimum = 5 (21 samples)
	maximum = 172.524 (21 samples)
Fragmentation average = 0.00072052 (21 samples)
	minimum = 0 (21 samples)
	maximum = 59.2381 (21 samples)
Injected packet rate average = 0.0793798 (21 samples)
	minimum = 0.0305974 (21 samples)
	maximum = 0.200766 (21 samples)
Accepted packet rate average = 0.0793798 (21 samples)
	minimum = 0.0294889 (21 samples)
	maximum = 0.117565 (21 samples)
Injected flit rate average = 0.0847403 (21 samples)
	minimum = 0.0398185 (21 samples)
	maximum = 0.200934 (21 samples)
Accepted flit rate average = 0.0847403 (21 samples)
	minimum = 0.0399824 (21 samples)
	maximum = 0.117565 (21 samples)
Injected packet size average = 1.06753 (21 samples)
Accepted packet size average = 1.06753 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 26 sec (2906 sec)
gpgpu_simulation_rate = 46566 (inst/sec)
gpgpu_simulation_rate = 228 (cycle/sec)
gpgpu_silicon_slowdown = 1315789x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
kernel_stream_id = 60205
gpu_sim_cycle = 29573
gpu_sim_insn = 19880
gpu_ipc =       0.6722
gpu_tot_sim_cycle = 693323
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     195.2066
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.7729% 
max_total_param_size = 0
gpu_stall_dramfull = 65817
gpu_stall_icnt2sh    = 181052
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4577
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8242
L2_BW  =       0.0461 GB/Sec
L2_BW_total  =      14.9592 GB/Sec
gpu_total_sim_rate=45462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28240
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18605
L1D_cache:
	L1D_cache_core[0]: Access = 25009, Miss = 14967, Miss_rate = 0.598, Pending_hits = 1409, Reservation_fails = 4789
	L1D_cache_core[1]: Access = 24673, Miss = 14778, Miss_rate = 0.599, Pending_hits = 1691, Reservation_fails = 6121
	L1D_cache_core[2]: Access = 24658, Miss = 14692, Miss_rate = 0.596, Pending_hits = 1606, Reservation_fails = 6558
	L1D_cache_core[3]: Access = 24707, Miss = 14564, Miss_rate = 0.589, Pending_hits = 1726, Reservation_fails = 4939
	L1D_cache_core[4]: Access = 24370, Miss = 14734, Miss_rate = 0.605, Pending_hits = 1488, Reservation_fails = 9717
	L1D_cache_core[5]: Access = 24259, Miss = 14583, Miss_rate = 0.601, Pending_hits = 1511, Reservation_fails = 8627
	L1D_cache_core[6]: Access = 24802, Miss = 14714, Miss_rate = 0.593, Pending_hits = 1595, Reservation_fails = 5291
	L1D_cache_core[7]: Access = 24449, Miss = 14487, Miss_rate = 0.593, Pending_hits = 1572, Reservation_fails = 6558
	L1D_cache_core[8]: Access = 24402, Miss = 14592, Miss_rate = 0.598, Pending_hits = 1546, Reservation_fails = 5920
	L1D_cache_core[9]: Access = 24500, Miss = 14449, Miss_rate = 0.590, Pending_hits = 1572, Reservation_fails = 7862
	L1D_cache_core[10]: Access = 24500, Miss = 14699, Miss_rate = 0.600, Pending_hits = 1538, Reservation_fails = 7049
	L1D_cache_core[11]: Access = 24628, Miss = 14365, Miss_rate = 0.583, Pending_hits = 1557, Reservation_fails = 5955
	L1D_cache_core[12]: Access = 24211, Miss = 14411, Miss_rate = 0.595, Pending_hits = 1729, Reservation_fails = 8816
	L1D_cache_core[13]: Access = 24738, Miss = 14823, Miss_rate = 0.599, Pending_hits = 1745, Reservation_fails = 8610
	L1D_cache_core[14]: Access = 24850, Miss = 14796, Miss_rate = 0.595, Pending_hits = 1673, Reservation_fails = 6988
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 219654
	L1D_total_cache_miss_rate = 0.5957
	L1D_total_cache_pending_hits = 23958
	L1D_total_cache_reservation_fails = 103800
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5796
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31701
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 517232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7240
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5546
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22442
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 525302

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5812
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7240
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 15510, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 233829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214056
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 47936
gpgpu_n_l1cache_bkconflict = 9381
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:857575	W0_Idle:4232664	W0_Scoreboard:4620627	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1712448 {8:214056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34248960 {40:856224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:149054 	10737 	39851 	29539 	26102 	3182 	916 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	610556 	382260 	51446 	896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8176 	484 	133 	281650 	12966 	10695 	2940 	271 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100597 	138072 	141895 	180653 	369315 	114626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	612 	165 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     15653     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     23895     26155 
dram[1]:     12173     15559     19088     15583     18353     17438     18756     18828     20892     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     24697 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     20889     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     22483     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.527109  8.222874  6.919614  7.972067  6.412698  6.909091  6.787466  6.702648  6.029817  6.682243  6.451411  6.887500  6.903475  7.306991  8.367647  7.906667 
dram[1]:  7.509589  7.812672  7.272727  6.727273  6.902655  6.821978  7.081720  6.357553  6.605166  6.863461  6.466200  6.769042  7.869863  7.816393  8.136691  8.158621 
dram[2]:  8.289085  6.702454  8.045326  6.542424  7.027088  6.377953  6.724490  6.640957  6.857965  6.052752  6.987654  6.422078  7.628572  6.806084  7.867550  8.480000 
dram[3]:  7.780822  7.196335  6.764423  7.043928  6.690476  6.849015  6.564356  6.723014  6.951172  6.748120  6.789474  6.463007  7.705502  7.552288  7.827815  8.360294 
dram[4]:  6.772586  8.221239  6.916667  8.148571  6.286458  6.911700  6.678284  6.718368  6.059908  6.533821  6.361905  6.775862  6.961090  7.403077  8.596939  7.860927 
dram[5]:  8.368902  9.131579  7.809117  8.483384  7.532530  7.691542  8.068293  7.131183  7.121032  7.649462  6.953846  7.269129  9.194445  9.111539 10.281818 10.094017 
average row locality = 259478/36126 = 7.182583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       596       880       664       968       738      1072       757      1142       808      1214       645       940       549       833       517       800 
dram[1]:       814       880       920       968      1025      1072      1089      1150      1167      1214       916       940       778       833       747       800 
dram[2]:       878       606       968       665      1068       743      1146       756      1214       809       968       616       834       551       800       514 
dram[3]:       878       828       968       920      1068      1030      1150      1089      1214      1169       968       889       834       780       800       751 
dram[4]:       601       884       663       968       737      1076       755      1144       805      1218       632       940       553       830       512       800 
dram[5]:       831       875       927       960      1033      1067      1100      1134      1173      1209       905       932       795       819       750       792 
total dram writes = 85328
bank skew: 1218/512 = 2.38
chip skew: 15336/13118 = 1.17
average mf latency per bank:
dram[0]:       6941      2786      6086      2618      5494      2600      5328      2659      4386      2336      3907      1673      3762      1536      4344      1496
dram[1]:       4546      2708      4295      2594      4334      2654      4613      2611      3933      2292      3476      1602      3333      1446      3230      1433
dram[2]:       2756      6313      2594      6315      2633      5614      2576      5573      2321      4299      1615      4065      1526      3745      1414      4447
dram[3]:       2714      4388      2535      4235      2596      4209      2494      4608      2223      3725      1564      3453      1453      3236      1419      3223
dram[4]:       6834      2689      6466      2628      5937      2547      5642      2673      4624      2204      3947      1656      3773      1550      4474      1474
dram[5]:       4039      2737      3980      2690      3929      2671      4252      2676      3892      2183      3247      1593      2954      1479      2939      1482
maximum mf latency per bank:
dram[0]:        628       441       955       546      1016       573      1182       738       739       669       633       719       620       716       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1023       686       901       489
dram[2]:        428       690       528      1026       596      1078       648      1166       686       907       697       629       738       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       719       984       679      1057       685      1062       462       929
dram[4]:        678       421      1012       506      1073       601      1101       675       926       640       684       732       659       752       621       443
dram[5]:        795       684       783       594       743       697       994       706      1060       703      1060       673      1035       683       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2080165 n_act=5822 n_pre=5806 n_ref_event=0 n_req=40587 n_rd=30544 n_rd_L2_A=0 n_write=0 n_wr_bk=13123 bw_util=0.0409
n_activity=318849 dram_eff=0.2739
bk0: 1710a 2118494i bk1: 2136a 2115189i bk2: 1640a 2119605i bk3: 2120a 2116336i bk4: 1848a 2117835i bk5: 2304a 2112166i bk6: 1900a 2116926i bk7: 2422a 2110455i bk8: 2006a 2114956i bk9: 2654a 2108014i bk10: 1562a 2118132i bk11: 2042a 2114010i bk12: 1358a 2121050i bk13: 1774a 2116434i bk14: 1304a 2122776i bk15: 1764a 2117944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856826
Row_Buffer_Locality_read = 0.923717
Row_Buffer_Locality_write = 0.653390
Bank_Level_Parallism = 1.469298
Bank_Level_Parallism_Col = 1.437939
Bank_Level_Parallism_Ready = 1.068956
write_to_read_ratio_blp_rw_average = 0.530290
GrpLevelPara = 1.241686 

BW Util details:
bwutil = 0.040899 
total_CMD = 2135379 
util_bw = 87334 
Wasted_Col = 93723 
Wasted_Row = 59483 
Idle = 1894839 

BW Util Bottlenecks: 
RCDc_limit = 24748 
RCDWRc_limit = 20539 
WTRc_limit = 10505 
RTWc_limit = 51498 
CCDLc_limit = 27278 
rwq = 0 
CCDLc_limit_alone = 17316 
WTRc_limit_alone = 9533 
RTWc_limit_alone = 42508 

Commands details: 
total_CMD = 2135379 
n_nop = 2080165 
Read = 30544 
Write = 0 
L2_Alloc = 0 
L2_WB = 13123 
n_act = 5822 
n_pre = 5806 
n_ref = 0 
n_req = 40587 
total_req = 43667 

Dual Bus Interface Util: 
issued_total_row = 11628 
issued_total_col = 43667 
Row_Bus_Util =  0.005445 
CoL_Bus_Util = 0.020449 
Either_Row_CoL_Bus_Util = 0.025857 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001467 
queue_avg = 0.304347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304347
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 693396 -   mf: uid=3883244, sid4294967295:w4294967295, part=1, addr=0xc0052a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693296), 
Ready @ 693400 -   mf: uid=3883246, sid4294967295:w4294967295, part=1, addr=0xc0054200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693300), 
Ready @ 693406 -   mf: uid=3883249, sid4294967295:w4294967295, part=1, addr=0xc0055a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693306), 
Ready @ 693412 -   mf: uid=3883252, sid4294967295:w4294967295, part=1, addr=0xc0057200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693312), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2072868 n_act=6492 n_pre=6476 n_ref_event=0 n_req=45939 n_rd=34324 n_rd_L2_A=0 n_write=0 n_wr_bk=15313 bw_util=0.04649
n_activity=347507 dram_eff=0.2857
bk0: 2122a 2115289i bk1: 2168a 2114339i bk2: 2026a 2115563i bk3: 2078a 2113866i bk4: 2344a 2111615i bk5: 2292a 2111187i bk6: 2470a 2111178i bk7: 2452a 2109679i bk8: 2688a 2108279i bk9: 2648a 2107449i bk10: 2078a 2112148i bk11: 2042a 2112986i bk12: 1708a 2116753i bk13: 1754a 2116453i bk14: 1696a 2118477i bk15: 1758a 2117610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858987
Row_Buffer_Locality_read = 0.925679
Row_Buffer_Locality_write = 0.661903
Bank_Level_Parallism = 1.520950
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046490 
total_CMD = 2135379 
util_bw = 99274 
Wasted_Col = 105130 
Wasted_Row = 62720 
Idle = 1868255 

BW Util Bottlenecks: 
RCDc_limit = 27089 
RCDWRc_limit = 22670 
WTRc_limit = 13688 
RTWc_limit = 59321 
CCDLc_limit = 31541 
rwq = 0 
CCDLc_limit_alone = 19949 
WTRc_limit_alone = 12377 
RTWc_limit_alone = 49040 

Commands details: 
total_CMD = 2135379 
n_nop = 2072868 
Read = 34324 
Write = 0 
L2_Alloc = 0 
L2_WB = 15313 
n_act = 6492 
n_pre = 6476 
n_ref = 0 
n_req = 45939 
total_req = 49637 

Dual Bus Interface Util: 
issued_total_row = 12968 
issued_total_col = 49637 
Row_Bus_Util =  0.006073 
CoL_Bus_Util = 0.023245 
Either_Row_CoL_Bus_Util = 0.029274 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001504 
queue_avg = 0.354085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2080168 n_act=5801 n_pre=5785 n_ref_event=0 n_req=40614 n_rd=30562 n_rd_L2_A=0 n_write=0 n_wr_bk=13136 bw_util=0.04093
n_activity=317876 dram_eff=0.2749
bk0: 2144a 2115732i bk1: 1720a 2119316i bk2: 2106a 2115445i bk3: 1646a 2119516i bk4: 2304a 2112267i bk5: 1850a 2116809i bk6: 2424a 2110296i bk7: 1906a 2117577i bk8: 2652a 2108908i bk9: 2014a 2114873i bk10: 2096a 2113830i bk11: 1504a 2119637i bk12: 1772a 2116544i bk13: 1362a 2120977i bk14: 1768a 2118011i bk15: 1294a 2122745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857488
Row_Buffer_Locality_read = 0.923631
Row_Buffer_Locality_write = 0.656387
Bank_Level_Parallism = 1.471327
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040928 
total_CMD = 2135379 
util_bw = 87396 
Wasted_Col = 93657 
Wasted_Row = 57971 
Idle = 1896355 

BW Util Bottlenecks: 
RCDc_limit = 24933 
RCDWRc_limit = 20402 
WTRc_limit = 10132 
RTWc_limit = 51821 
CCDLc_limit = 27136 
rwq = 0 
CCDLc_limit_alone = 17144 
WTRc_limit_alone = 9178 
RTWc_limit_alone = 42783 

Commands details: 
total_CMD = 2135379 
n_nop = 2080168 
Read = 30562 
Write = 0 
L2_Alloc = 0 
L2_WB = 13136 
n_act = 5801 
n_pre = 5785 
n_ref = 0 
n_req = 40614 
total_req = 43698 

Dual Bus Interface Util: 
issued_total_row = 11586 
issued_total_col = 43698 
Row_Bus_Util =  0.005426 
CoL_Bus_Util = 0.020464 
Either_Row_CoL_Bus_Util = 0.025855 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001322 
queue_avg = 0.297061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 693394 -   mf: uid=3883243, sid4294967295:w4294967295, part=3, addr=0xc0053200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693294), 
Ready @ 693402 -   mf: uid=3883247, sid4294967295:w4294967295, part=3, addr=0xc0054a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693302), 
Ready @ 693408 -   mf: uid=3883250, sid4294967295:w4294967295, part=3, addr=0xc0056200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693308), 
Ready @ 693414 -   mf: uid=3883253, sid4294967295:w4294967295, part=3, addr=0xc0057a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693314), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2072691 n_act=6550 n_pre=6534 n_ref_event=0 n_req=45991 n_rd=34362 n_rd_L2_A=0 n_write=0 n_wr_bk=15336 bw_util=0.04655
n_activity=348187 dram_eff=0.2855
bk0: 2174a 2113819i bk1: 2122a 2114231i bk2: 2080a 2113033i bk3: 2032a 2114909i bk4: 2282a 2111186i bk5: 2350a 2110180i bk6: 2442a 2109368i bk7: 2478a 2110098i bk8: 2638a 2107708i bk9: 2696a 2107685i bk10: 2104a 2112104i bk11: 2032a 2112894i bk12: 1750a 2116638i bk13: 1720a 2116599i bk14: 1756a 2117577i bk15: 1706a 2119232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857907
Row_Buffer_Locality_read = 0.925092
Row_Buffer_Locality_write = 0.659386
Bank_Level_Parallism = 1.535860
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.075619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046547 
total_CMD = 2135379 
util_bw = 99396 
Wasted_Col = 105041 
Wasted_Row = 63908 
Idle = 1867034 

BW Util Bottlenecks: 
RCDc_limit = 27284 
RCDWRc_limit = 22747 
WTRc_limit = 13220 
RTWc_limit = 61702 
CCDLc_limit = 31214 
rwq = 0 
CCDLc_limit_alone = 19602 
WTRc_limit_alone = 11988 
RTWc_limit_alone = 51322 

Commands details: 
total_CMD = 2135379 
n_nop = 2072691 
Read = 34362 
Write = 0 
L2_Alloc = 0 
L2_WB = 15336 
n_act = 6550 
n_pre = 6534 
n_ref = 0 
n_req = 45991 
total_req = 49698 

Dual Bus Interface Util: 
issued_total_row = 13084 
issued_total_col = 49698 
Row_Bus_Util =  0.006127 
CoL_Bus_Util = 0.023274 
Either_Row_CoL_Bus_Util = 0.029357 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001499 
queue_avg = 0.374507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2080236 n_act=5819 n_pre=5803 n_ref_event=463904 n_req=40512 n_rd=30476 n_rd_L2_A=0 n_write=0 n_wr_bk=13118 bw_util=0.04083
n_activity=317908 dram_eff=0.2743
bk0: 1714a 2119345i bk1: 2116a 2115127i bk2: 1646a 2120161i bk3: 2118a 2116340i bk4: 1838a 2116793i bk5: 2316a 2112135i bk6: 1902a 2117797i bk7: 2422a 2110898i bk8: 2008a 2114716i bk9: 2650a 2108236i bk10: 1520a 2118984i bk11: 2038a 2113483i bk12: 1358a 2121372i bk13: 1778a 2115749i bk14: 1286a 2122703i bk15: 1766a 2118207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856734
Row_Buffer_Locality_read = 0.923645
Row_Buffer_Locality_write = 0.653547
Bank_Level_Parallism = 1.471887
Bank_Level_Parallism_Col = 1.439844
Bank_Level_Parallism_Ready = 1.063708
write_to_read_ratio_blp_rw_average = 0.530270
GrpLevelPara = 1.245095 

BW Util details:
bwutil = 0.040830 
total_CMD = 2135379 
util_bw = 87188 
Wasted_Col = 93564 
Wasted_Row = 58286 
Idle = 1896341 

BW Util Bottlenecks: 
RCDc_limit = 25015 
RCDWRc_limit = 20413 
WTRc_limit = 10482 
RTWc_limit = 52119 
CCDLc_limit = 27081 
rwq = 0 
CCDLc_limit_alone = 17079 
WTRc_limit_alone = 9534 
RTWc_limit_alone = 43065 

Commands details: 
total_CMD = 2135379 
n_nop = 2080236 
Read = 30476 
Write = 0 
L2_Alloc = 0 
L2_WB = 13118 
n_act = 5819 
n_pre = 5803 
n_ref = 463904 
n_req = 40512 
total_req = 43594 

Dual Bus Interface Util: 
issued_total_row = 11622 
issued_total_col = 43594 
Row_Bus_Util =  0.005443 
CoL_Bus_Util = 0.020415 
Either_Row_CoL_Bus_Util = 0.025824 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001324 
queue_avg = 0.297398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 693398 -   mf: uid=3883245, sid4294967295:w4294967295, part=5, addr=0xc0053a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693298), 
Ready @ 693404 -   mf: uid=3883248, sid4294967295:w4294967295, part=5, addr=0xc0055200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693304), 
Ready @ 693410 -   mf: uid=3883251, sid4294967295:w4294967295, part=5, addr=0xc0056a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (693310), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2135379 n_nop=2074480 n_act=5725 n_pre=5709 n_ref_event=0 n_req=45835 n_rd=34232 n_rd_L2_A=0 n_write=0 n_wr_bk=15302 bw_util=0.04639
n_activity=334997 dram_eff=0.2957
bk0: 2114a 2114925i bk1: 2114a 2114702i bk2: 2040a 2115679i bk3: 2082a 2114507i bk4: 2342a 2111951i bk5: 2286a 2112012i bk6: 2474a 2111957i bk7: 2458a 2110683i bk8: 2690a 2109212i bk9: 2642a 2108339i bk10: 2022a 2112405i bk11: 2050a 2112613i bk12: 1712a 2117445i bk13: 1752a 2116724i bk14: 1692a 2118995i bk15: 1762a 2119087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875423
Row_Buffer_Locality_read = 0.935703
Row_Buffer_Locality_write = 0.697578
Bank_Level_Parallism = 1.572902
Bank_Level_Parallism_Col = 1.537839
Bank_Level_Parallism_Ready = 1.082648
write_to_read_ratio_blp_rw_average = 0.566912
GrpLevelPara = 1.327904 

BW Util details:
bwutil = 0.046394 
total_CMD = 2135379 
util_bw = 99068 
Wasted_Col = 103495 
Wasted_Row = 51622 
Idle = 1881194 

BW Util Bottlenecks: 
RCDc_limit = 23409 
RCDWRc_limit = 20167 
WTRc_limit = 14266 
RTWc_limit = 70234 
CCDLc_limit = 28396 
rwq = 0 
CCDLc_limit_alone = 17801 
WTRc_limit_alone = 13170 
RTWc_limit_alone = 60735 

Commands details: 
total_CMD = 2135379 
n_nop = 2074480 
Read = 34232 
Write = 0 
L2_Alloc = 0 
L2_WB = 15302 
n_act = 5725 
n_pre = 5709 
n_ref = 0 
n_req = 45835 
total_req = 49534 

Dual Bus Interface Util: 
issued_total_row = 11434 
issued_total_col = 49534 
Row_Bus_Util =  0.005355 
CoL_Bus_Util = 0.023197 
Either_Row_CoL_Bus_Util = 0.028519 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001133 
queue_avg = 0.312692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95240, Miss = 17446, Miss_rate = 0.183, Pending_hits = 5737, Reservation_fails = 3457
L2_cache_bank[1]: Access = 82740, Miss = 21808, Miss_rate = 0.264, Pending_hits = 7008, Reservation_fails = 3922
L2_cache_bank[2]: Access = 100582, Miss = 21986, Miss_rate = 0.219, Pending_hits = 6368, Reservation_fails = 3649
L2_cache_bank[3]: Access = 82496, Miss = 21824, Miss_rate = 0.265, Pending_hits = 6583, Reservation_fails = 4622
L2_cache_bank[4]: Access = 82056, Miss = 21874, Miss_rate = 0.267, Pending_hits = 6873, Reservation_fails = 3314
L2_cache_bank[5]: Access = 95484, Miss = 17414, Miss_rate = 0.182, Pending_hits = 5898, Reservation_fails = 4382
L2_cache_bank[6]: Access = 81844, Miss = 21882, Miss_rate = 0.267, Pending_hits = 6387, Reservation_fails = 3349
L2_cache_bank[7]: Access = 101050, Miss = 21988, Miss_rate = 0.218, Pending_hits = 6632, Reservation_fails = 4350
L2_cache_bank[8]: Access = 94726, Miss = 17356, Miss_rate = 0.183, Pending_hits = 5832, Reservation_fails = 3229
L2_cache_bank[9]: Access = 81936, Miss = 21806, Miss_rate = 0.266, Pending_hits = 6912, Reservation_fails = 3856
L2_cache_bank[10]: Access = 100832, Miss = 21916, Miss_rate = 0.217, Pending_hits = 6479, Reservation_fails = 3670
L2_cache_bank[11]: Access = 81388, Miss = 21786, Miss_rate = 0.268, Pending_hits = 6417, Reservation_fails = 3343
L2_total_cache_accesses = 1080374
L2_total_cache_misses = 249086
L2_total_cache_miss_rate = 0.2306
L2_total_cache_pending_hits = 77126
L2_total_cache_reservation_fails = 45143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16530
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7956
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1452
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 172
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10315
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 516
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1452
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 206848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44884
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 721
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10315
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1080374
icnt_total_pkts_simt_to_mem=411779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 1397652
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 1492099
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000231693
	minimum = 0 (at node 0)
	maximum = 0.00145403 (at node 6)
Accepted packet rate average = 0.000231693
	minimum = 0 (at node 0)
	maximum = 0.00480168 (at node 6)
Injected flit rate average = 0.000250479
	minimum = 0 (at node 0)
	maximum = 0.00196125 (at node 6)
Accepted flit rate average= 0.000250479
	minimum = 0 (at node 0)
	maximum = 0.00480168 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3359 (22 samples)
	minimum = 5 (22 samples)
	maximum = 168.818 (22 samples)
Network latency average = 19.1948 (22 samples)
	minimum = 5 (22 samples)
	maximum = 165.455 (22 samples)
Flit latency average = 18.4447 (22 samples)
	minimum = 5 (22 samples)
	maximum = 164.955 (22 samples)
Fragmentation average = 0.000687769 (22 samples)
	minimum = 0 (22 samples)
	maximum = 56.5455 (22 samples)
Injected packet rate average = 0.0757822 (22 samples)
	minimum = 0.0292066 (22 samples)
	maximum = 0.191706 (22 samples)
Accepted packet rate average = 0.0757822 (22 samples)
	minimum = 0.0281485 (22 samples)
	maximum = 0.112439 (22 samples)
Injected flit rate average = 0.0808999 (22 samples)
	minimum = 0.0380085 (22 samples)
	maximum = 0.19189 (22 samples)
Accepted flit rate average = 0.0808999 (22 samples)
	minimum = 0.038165 (22 samples)
	maximum = 0.112439 (22 samples)
Injected packet size average = 1.06753 (22 samples)
Accepted packet size average = 1.06753 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 37 sec (2977 sec)
gpgpu_simulation_rate = 45462 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 1293103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
kernel_stream_id = 60205
gpu_sim_cycle = 35106
gpu_sim_insn = 472320
gpu_ipc =      13.4541
gpu_tot_sim_cycle = 728429
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     186.4472
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3336% 
gpu_tot_occupancy = 35.3769% 
max_total_param_size = 0
gpu_stall_dramfull = 65817
gpu_stall_icnt2sh    = 181052
partiton_level_parallism =       0.0832
partiton_level_parallism_total  =       0.4396
partiton_level_parallism_util =       1.1192
partiton_level_parallism_util_total  =       1.8138
L2_BW  =       2.7882 GB/Sec
L2_BW_total  =      14.3727 GB/Sec
gpu_total_sim_rate=44066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 30090
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18605
L1D_cache:
	L1D_cache_core[0]: Access = 25167, Miss = 15047, Miss_rate = 0.598, Pending_hits = 1425, Reservation_fails = 4789
	L1D_cache_core[1]: Access = 24752, Miss = 14826, Miss_rate = 0.599, Pending_hits = 1691, Reservation_fails = 6121
	L1D_cache_core[2]: Access = 24737, Miss = 14740, Miss_rate = 0.596, Pending_hits = 1606, Reservation_fails = 6558
	L1D_cache_core[3]: Access = 24786, Miss = 14612, Miss_rate = 0.590, Pending_hits = 1726, Reservation_fails = 4939
	L1D_cache_core[4]: Access = 24449, Miss = 14782, Miss_rate = 0.605, Pending_hits = 1488, Reservation_fails = 9717
	L1D_cache_core[5]: Access = 24338, Miss = 14631, Miss_rate = 0.601, Pending_hits = 1511, Reservation_fails = 8627
	L1D_cache_core[6]: Access = 24881, Miss = 14762, Miss_rate = 0.593, Pending_hits = 1595, Reservation_fails = 5291
	L1D_cache_core[7]: Access = 24607, Miss = 14567, Miss_rate = 0.592, Pending_hits = 1588, Reservation_fails = 6558
	L1D_cache_core[8]: Access = 24560, Miss = 14672, Miss_rate = 0.597, Pending_hits = 1562, Reservation_fails = 5920
	L1D_cache_core[9]: Access = 24658, Miss = 14529, Miss_rate = 0.589, Pending_hits = 1588, Reservation_fails = 7862
	L1D_cache_core[10]: Access = 24658, Miss = 14779, Miss_rate = 0.599, Pending_hits = 1554, Reservation_fails = 7049
	L1D_cache_core[11]: Access = 24786, Miss = 14445, Miss_rate = 0.583, Pending_hits = 1573, Reservation_fails = 5955
	L1D_cache_core[12]: Access = 24369, Miss = 14491, Miss_rate = 0.595, Pending_hits = 1745, Reservation_fails = 8816
	L1D_cache_core[13]: Access = 24896, Miss = 14903, Miss_rate = 0.599, Pending_hits = 1761, Reservation_fails = 8610
	L1D_cache_core[14]: Access = 25008, Miss = 14876, Miss_rate = 0.595, Pending_hits = 1689, Reservation_fails = 6988
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 220662
	L1D_total_cache_miss_rate = 0.5953
	L1D_total_cache_pending_hits = 24102
	L1D_total_cache_reservation_fails = 103800
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31917
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530022
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7240
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6227
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23186
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 539942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5812
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7240
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19665, 16716, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 239205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 215064
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 9381
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:863444	W0_Idle:4892351	W0_Scoreboard:4978509	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1720512 {8:215064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34410240 {40:860256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 251 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 63 
mrq_lat_table:150593 	10772 	40064 	29546 	26160 	3182 	916 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	616072 	382264 	51446 	896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9288 	531 	143 	283314 	13054 	10695 	2940 	271 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105586 	138574 	141924 	180653 	369315 	114626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	649 	165 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.483679  8.114285  6.919614  7.972067  6.412698  6.909091  6.787466  6.702648  6.070938  6.744403  6.506250  6.970075  6.784905  7.232836  8.132702  7.724919 
dram[1]:  7.481183  7.720430  7.312834  6.727273  6.913717  6.821978  7.081720  6.357553  6.698529  6.927063  6.529002  6.850490  7.617363  7.628572  8.021052  7.963211 
dram[2]:  8.223188  6.668693  8.045326  6.542424  7.027088  6.377953  6.724490  6.640957  6.921456  6.093822  7.088670  6.453074  7.538941  6.691450  7.697749  8.302439 
dram[3]:  7.727763  7.169231  6.764423  7.082687  6.690476  6.859956  6.564356  6.723014  7.015594  6.840824  6.887828  6.503563  7.517241  7.365325  7.610224  8.285198 
dram[4]:  6.758514  8.132948  6.916667  8.148571  6.286458  6.911700  6.678284  6.718368  6.082758  6.609489  6.417722  6.857494  6.881226  7.329305  8.344828  7.731391 
dram[5]:  8.388555  8.990385  7.837607  8.483384  7.532530  7.691542  8.068293  7.131183  7.213861  7.742489  7.017903  7.324607  8.925094  8.906716 10.048458  9.863070 
average row locality = 261330/36433 = 7.172893
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       600       888       664       968       738      1072       757      1142       808      1214       645       940       562       857       529       820 
dram[1]:       822       888       923       968      1026      1072      1089      1150      1175      1214       920       940       799       857       762       820 
dram[2]:       884       608       968       665      1068       743      1146       756      1214       809       968       616       856       564       824       522 
dram[3]:       884       836       968       923      1068      1031      1150      1089      1214      1176       968       891       856       802       824       762 
dram[4]:       603       890       663       968       737      1076       755      1144       805      1218       632       940       562       856       524       820 
dram[5]:       836       883       929       960      1033      1067      1100      1134      1179      1212       905       935       814       843       764       812 
total dram writes = 85881
bank skew: 1218/522 = 2.33
chip skew: 15442/13193 = 1.17
average mf latency per bank:
dram[0]:       6895      2761      6086      2618      5494      2600      5328      2659      4403      2356      3930      1699      3675      1493      4246      1460
dram[1]:       4519      2684      4296      2594      4343      2654      4624      2611      3945      2312      3518      1628      3269      1406      3185      1398
dram[2]:       2737      6292      2594      6315      2633      5614      2576      5573      2340      4317      1645      4081      1487      3659      1373      4379
dram[3]:       2696      4363      2535      4236      2596      4218      2494      4620      2242      3749      1594      3498      1415      3171      1378      3195
dram[4]:       6811      2671      6466      2628      5937      2547      5642      2673      4637      2227      3970      1682      3713      1503      4371      1438
dram[5]:       4026      2717      3982      2694      3937      2675      4259      2680      3911      2204      3294      1618      2902      1442      2897      1451
maximum mf latency per bank:
dram[0]:        628       441       955       546      1016       573      1182       738       739       669       633       719       620       716       610       476
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1023       686       901       489
dram[2]:        428       690       528      1026       596      1078       648      1166       686       907       697       629       738       632       441       612
dram[3]:        472       814       475       836       663       752       670       895       719       984       679      1057       685      1062       462       929
dram[4]:        678       421      1012       506      1073       601      1101       675       926       640       684       732       659       752       621       443
dram[5]:        795       684       783       594       743       697       994       706      1060       703      1060       673      1035       683       944       560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2187940 n_act=5868 n_pre=5852 n_ref_event=0 n_req=40822 n_rd=30720 n_rd_L2_A=0 n_write=0 n_wr_bk=13204 bw_util=0.03916
n_activity=321434 dram_eff=0.2733
bk0: 1726a 2226420i bk1: 2168a 2222980i bk2: 1640a 2227700i bk3: 2120a 2224445i bk4: 1848a 2225946i bk5: 2304a 2220286i bk6: 1900a 2225046i bk7: 2422a 2218587i bk8: 2030a 2223052i bk9: 2694a 2216111i bk10: 1586a 2226224i bk11: 2082a 2222107i bk12: 1358a 2229006i bk13: 1774a 2224284i bk14: 1304a 2230704i bk15: 1764a 2225800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856523
Row_Buffer_Locality_read = 0.923763
Row_Buffer_Locality_write = 0.652049
Bank_Level_Parallism = 1.467252
Bank_Level_Parallism_Col = 1.435811
Bank_Level_Parallism_Ready = 1.068554
write_to_read_ratio_blp_rw_average = 0.530656
GrpLevelPara = 1.240296 

BW Util details:
bwutil = 0.039157 
total_CMD = 2243503 
util_bw = 87848 
Wasted_Col = 94360 
Wasted_Row = 59946 
Idle = 2001349 

BW Util Bottlenecks: 
RCDc_limit = 24892 
RCDWRc_limit = 20765 
WTRc_limit = 10537 
RTWc_limit = 51846 
CCDLc_limit = 27388 
rwq = 0 
CCDLc_limit_alone = 17382 
WTRc_limit_alone = 9562 
RTWc_limit_alone = 42815 

Commands details: 
total_CMD = 2243503 
n_nop = 2187940 
Read = 30720 
Write = 0 
L2_Alloc = 0 
L2_WB = 13204 
n_act = 5868 
n_pre = 5852 
n_ref = 0 
n_req = 40822 
total_req = 43924 

Dual Bus Interface Util: 
issued_total_row = 11720 
issued_total_col = 43924 
Row_Bus_Util =  0.005224 
CoL_Bus_Util = 0.019578 
Either_Row_CoL_Bus_Util = 0.024766 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001458 
queue_avg = 0.290239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2180422 n_act=6559 n_pre=6543 n_ref_event=0 n_req=46350 n_rd=34648 n_rd_L2_A=0 n_write=0 n_wr_bk=15425 bw_util=0.04464
n_activity=351704 dram_eff=0.2847
bk0: 2158a 2223140i bk1: 2200a 2222126i bk2: 2038a 2223576i bk3: 2078a 2221974i bk4: 2348a 2219715i bk5: 2292a 2219305i bk6: 2470a 2219302i bk7: 2452a 2217810i bk8: 2744a 2216312i bk9: 2688a 2215563i bk10: 2114a 2220237i bk11: 2082a 2221087i bk12: 1764a 2224321i bk13: 1754a 2224294i bk14: 1708a 2226382i bk15: 1758a 2225393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858792
Row_Buffer_Locality_read = 0.925768
Row_Buffer_Locality_write = 0.660485
Bank_Level_Parallism = 1.517491
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044638 
total_CMD = 2243503 
util_bw = 100146 
Wasted_Col = 106091 
Wasted_Row = 63373 
Idle = 1973893 

BW Util Bottlenecks: 
RCDc_limit = 27331 
RCDWRc_limit = 22981 
WTRc_limit = 13750 
RTWc_limit = 59807 
CCDLc_limit = 31725 
rwq = 0 
CCDLc_limit_alone = 20077 
WTRc_limit_alone = 12436 
RTWc_limit_alone = 49473 

Commands details: 
total_CMD = 2243503 
n_nop = 2180422 
Read = 34648 
Write = 0 
L2_Alloc = 0 
L2_WB = 15425 
n_act = 6559 
n_pre = 6543 
n_ref = 0 
n_req = 46350 
total_req = 50073 

Dual Bus Interface Util: 
issued_total_row = 13102 
issued_total_col = 50073 
Row_Bus_Util =  0.005840 
CoL_Bus_Util = 0.022319 
Either_Row_CoL_Bus_Util = 0.028117 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001490 
queue_avg = 0.337875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2187979 n_act=5840 n_pre=5824 n_ref_event=0 n_req=40829 n_rd=30722 n_rd_L2_A=0 n_write=0 n_wr_bk=13211 bw_util=0.03916
n_activity=320269 dram_eff=0.2744
bk0: 2168a 2223620i bk1: 1728a 2227312i bk2: 2106a 2223545i bk3: 1646a 2227623i bk4: 2304a 2220381i bk5: 1850a 2224929i bk6: 2424a 2218422i bk7: 1906a 2225710i bk8: 2692a 2217001i bk9: 2038a 2222974i bk10: 2144a 2221923i bk11: 1520a 2227744i bk12: 1772a 2224332i bk13: 1362a 2228945i bk14: 1768a 2225749i bk15: 1294a 2230683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857283
Row_Buffer_Locality_read = 0.923735
Row_Buffer_Locality_write = 0.655288
Bank_Level_Parallism = 1.469513
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039165 
total_CMD = 2243503 
util_bw = 87866 
Wasted_Col = 94265 
Wasted_Row = 58428 
Idle = 2002944 

BW Util Bottlenecks: 
RCDc_limit = 25041 
RCDWRc_limit = 20602 
WTRc_limit = 10150 
RTWc_limit = 52185 
CCDLc_limit = 27260 
rwq = 0 
CCDLc_limit_alone = 17201 
WTRc_limit_alone = 9195 
RTWc_limit_alone = 43081 

Commands details: 
total_CMD = 2243503 
n_nop = 2187979 
Read = 30722 
Write = 0 
L2_Alloc = 0 
L2_WB = 13211 
n_act = 5840 
n_pre = 5824 
n_ref = 0 
n_req = 40829 
total_req = 43933 

Dual Bus Interface Util: 
issued_total_row = 11664 
issued_total_col = 43933 
Row_Bus_Util =  0.005199 
CoL_Bus_Util = 0.019582 
Either_Row_CoL_Bus_Util = 0.024749 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001315 
queue_avg = 0.283180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 728509 -   mf: uid=3910611, sid4294967295:w4294967295, part=3, addr=0xc003fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (728409), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2180267 n_act=6613 n_pre=6597 n_ref_event=0 n_req=46390 n_rd=34678 n_rd_L2_A=0 n_write=0 n_wr_bk=15442 bw_util=0.04468
n_activity=352302 dram_eff=0.2845
bk0: 2198a 2221700i bk1: 2162a 2222073i bk2: 2080a 2221124i bk3: 2044a 2222951i bk4: 2282a 2219298i bk5: 2354a 2218256i bk6: 2442a 2217488i bk7: 2478a 2218228i bk8: 2678a 2215812i bk9: 2752a 2215723i bk10: 2152a 2220200i bk11: 2060a 2221012i bk12: 1750a 2224530i bk13: 1772a 2224252i bk14: 1756a 2225329i bk15: 1718a 2227163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857771
Row_Buffer_Locality_read = 0.925255
Row_Buffer_Locality_write = 0.657958
Bank_Level_Parallism = 1.532409
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.075164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044680 
total_CMD = 2243503 
util_bw = 100240 
Wasted_Col = 105919 
Wasted_Row = 64524 
Idle = 1972820 

BW Util Bottlenecks: 
RCDc_limit = 27488 
RCDWRc_limit = 23060 
WTRc_limit = 13264 
RTWc_limit = 62175 
CCDLc_limit = 31367 
rwq = 0 
CCDLc_limit_alone = 19707 
WTRc_limit_alone = 12030 
RTWc_limit_alone = 51749 

Commands details: 
total_CMD = 2243503 
n_nop = 2180267 
Read = 34678 
Write = 0 
L2_Alloc = 0 
L2_WB = 15442 
n_act = 6613 
n_pre = 6597 
n_ref = 0 
n_req = 46390 
total_req = 50120 

Dual Bus Interface Util: 
issued_total_row = 13210 
issued_total_col = 50120 
Row_Bus_Util =  0.005888 
CoL_Bus_Util = 0.022340 
Either_Row_CoL_Bus_Util = 0.028186 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001486 
queue_avg = 0.357133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2188052 n_act=5856 n_pre=5840 n_ref_event=463904 n_req=40727 n_rd=30636 n_rd_L2_A=0 n_write=0 n_wr_bk=13193 bw_util=0.03907
n_activity=320280 dram_eff=0.2737
bk0: 1722a 2227372i bk1: 2140a 2222991i bk2: 1646a 2228260i bk3: 2118a 2224454i bk4: 1838a 2224912i bk5: 2316a 2220256i bk6: 1902a 2225921i bk7: 2422a 2219029i bk8: 2024a 2222818i bk9: 2698a 2216307i bk10: 1544a 2227078i bk11: 2078a 2221594i bk12: 1358a 2229422i bk13: 1778a 2223557i bk14: 1286a 2230593i bk15: 1766a 2226068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856582
Row_Buffer_Locality_read = 0.923750
Row_Buffer_Locality_write = 0.652661
Bank_Level_Parallism = 1.469845
Bank_Level_Parallism_Col = 1.437855
Bank_Level_Parallism_Ready = 1.063391
write_to_read_ratio_blp_rw_average = 0.530803
GrpLevelPara = 1.243800 

BW Util details:
bwutil = 0.039072 
total_CMD = 2243503 
util_bw = 87658 
Wasted_Col = 94139 
Wasted_Row = 58695 
Idle = 2003011 

BW Util Bottlenecks: 
RCDc_limit = 25123 
RCDWRc_limit = 20603 
WTRc_limit = 10512 
RTWc_limit = 52447 
CCDLc_limit = 27181 
rwq = 0 
CCDLc_limit_alone = 17135 
WTRc_limit_alone = 9564 
RTWc_limit_alone = 43349 

Commands details: 
total_CMD = 2243503 
n_nop = 2188052 
Read = 30636 
Write = 0 
L2_Alloc = 0 
L2_WB = 13193 
n_act = 5856 
n_pre = 5840 
n_ref = 463904 
n_req = 40727 
total_req = 43829 

Dual Bus Interface Util: 
issued_total_row = 11696 
issued_total_col = 43829 
Row_Bus_Util =  0.005213 
CoL_Bus_Util = 0.019536 
Either_Row_CoL_Bus_Util = 0.024716 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001335 
queue_avg = 0.283478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2243503 n_nop=2182094 n_act=5780 n_pre=5764 n_ref_event=0 n_req=46212 n_rd=34528 n_rd_L2_A=0 n_write=0 n_wr_bk=15406 bw_util=0.04451
n_activity=338787 dram_eff=0.2948
bk0: 2150a 2222850i bk1: 2138a 2222546i bk2: 2048a 2223736i bk3: 2082a 2222617i bk4: 2342a 2220065i bk5: 2286a 2220130i bk6: 2474a 2220078i bk7: 2458a 2218811i bk8: 2738a 2217200i bk9: 2690a 2216448i bk10: 2054a 2220526i bk11: 2090a 2220708i bk12: 1764a 2225091i bk13: 1752a 2224499i bk14: 1700a 2226863i bk15: 1762a 2226880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875249
Row_Buffer_Locality_read = 0.935733
Row_Buffer_Locality_write = 0.696508
Bank_Level_Parallism = 1.569280
Bank_Level_Parallism_Col = 1.534630
Bank_Level_Parallism_Ready = 1.082149
write_to_read_ratio_blp_rw_average = 0.567300
GrpLevelPara = 1.325618 

BW Util details:
bwutil = 0.044514 
total_CMD = 2243503 
util_bw = 99868 
Wasted_Col = 104435 
Wasted_Row = 52182 
Idle = 1987018 

BW Util Bottlenecks: 
RCDc_limit = 23615 
RCDWRc_limit = 20421 
WTRc_limit = 14290 
RTWc_limit = 70811 
CCDLc_limit = 28562 
rwq = 0 
CCDLc_limit_alone = 17902 
WTRc_limit_alone = 13193 
RTWc_limit_alone = 61248 

Commands details: 
total_CMD = 2243503 
n_nop = 2182094 
Read = 34528 
Write = 0 
L2_Alloc = 0 
L2_WB = 15406 
n_act = 5780 
n_pre = 5764 
n_ref = 0 
n_req = 46212 
total_req = 49934 

Dual Bus Interface Util: 
issued_total_row = 11544 
issued_total_col = 49934 
Row_Bus_Util =  0.005146 
CoL_Bus_Util = 0.022257 
Either_Row_CoL_Bus_Util = 0.027372 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001124 
queue_avg = 0.298297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95796, Miss = 17520, Miss_rate = 0.183, Pending_hits = 5833, Reservation_fails = 3843
L2_cache_bank[1]: Access = 83460, Miss = 21940, Miss_rate = 0.263, Pending_hits = 7172, Reservation_fails = 4574
L2_cache_bank[2]: Access = 102146, Miss = 22226, Miss_rate = 0.218, Pending_hits = 6488, Reservation_fails = 4205
L2_cache_bank[3]: Access = 83216, Miss = 21956, Miss_rate = 0.264, Pending_hits = 6759, Reservation_fails = 5387
L2_cache_bank[4]: Access = 82672, Miss = 22006, Miss_rate = 0.266, Pending_hits = 7033, Reservation_fails = 3860
L2_cache_bank[5]: Access = 95964, Miss = 17472, Miss_rate = 0.182, Pending_hits = 5962, Reservation_fails = 4578
L2_cache_bank[6]: Access = 82460, Miss = 22014, Miss_rate = 0.267, Pending_hits = 6547, Reservation_fails = 3913
L2_cache_bank[7]: Access = 102658, Miss = 22220, Miss_rate = 0.216, Pending_hits = 6744, Reservation_fails = 4916
L2_cache_bank[8]: Access = 95206, Miss = 17414, Miss_rate = 0.183, Pending_hits = 5896, Reservation_fails = 3417
L2_cache_bank[9]: Access = 82552, Miss = 21938, Miss_rate = 0.266, Pending_hits = 7072, Reservation_fails = 4440
L2_cache_bank[10]: Access = 102436, Miss = 22128, Miss_rate = 0.216, Pending_hits = 6591, Reservation_fails = 4197
L2_cache_bank[11]: Access = 82004, Miss = 21918, Miss_rate = 0.267, Pending_hits = 6577, Reservation_fails = 3917
L2_total_cache_accesses = 1090570
L2_total_cache_misses = 250752
L2_total_cache_miss_rate = 0.2299
L2_total_cache_pending_hits = 78674
L2_total_cache_reservation_fails = 51247
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 34776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17298
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11588
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 238
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16419
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 714
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2232
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46372
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 721
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16419
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1090570
icnt_total_pkts_simt_to_mem=415444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.55615
	minimum = 5
	maximum = 49
Network latency average = 5.54281
	minimum = 5
	maximum = 48
Slowest packet = 1410253
Flit latency average = 5.77642
	minimum = 5
	maximum = 47
Slowest flit = 1505376
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138385
	minimum = 0.00444368 (at node 6)
	maximum = 0.0458041 (at node 22)
Accepted packet rate average = 0.0138385
	minimum = 0.00370307 (at node 20)
	maximum = 0.0215348 (at node 0)
Injected flit rate average = 0.0146234
	minimum = 0.00532672 (at node 6)
	maximum = 0.0458041 (at node 22)
Accepted flit rate average= 0.0146234
	minimum = 0.00427277 (at node 20)
	maximum = 0.0215348 (at node 0)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6933 (23 samples)
	minimum = 5 (23 samples)
	maximum = 163.609 (23 samples)
Network latency average = 18.6013 (23 samples)
	minimum = 5 (23 samples)
	maximum = 160.348 (23 samples)
Flit latency average = 17.8939 (23 samples)
	minimum = 5 (23 samples)
	maximum = 159.826 (23 samples)
Fragmentation average = 0.000657866 (23 samples)
	minimum = 0 (23 samples)
	maximum = 54.087 (23 samples)
Injected packet rate average = 0.073089 (23 samples)
	minimum = 0.02813 (23 samples)
	maximum = 0.185362 (23 samples)
Accepted packet rate average = 0.073089 (23 samples)
	minimum = 0.0270856 (23 samples)
	maximum = 0.108487 (23 samples)
Injected flit rate average = 0.0780183 (23 samples)
	minimum = 0.0365876 (23 samples)
	maximum = 0.185538 (23 samples)
Accepted flit rate average = 0.0780183 (23 samples)
	minimum = 0.0366914 (23 samples)
	maximum = 0.108487 (23 samples)
Injected packet size average = 1.06744 (23 samples)
Accepted packet size average = 1.06744 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 22 sec (3082 sec)
gpgpu_simulation_rate = 44066 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 1271186x
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
kernel_stream_id = 60205
gpu_sim_cycle = 24117
gpu_sim_insn = 13713408
gpu_ipc =     568.6200
gpu_tot_sim_cycle = 752546
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     198.6948
gpu_tot_issued_cta = 6320
gpu_occupancy = 78.0796% 
gpu_tot_occupancy = 37.2930% 
max_total_param_size = 0
gpu_stall_dramfull = 75747
gpu_stall_icnt2sh    = 206688
partiton_level_parallism =       1.3017
partiton_level_parallism_total  =       0.4673
partiton_level_parallism_util =       1.9248
partiton_level_parallism_util_total  =       1.8232
L2_BW  =      42.6481 GB/Sec
L2_BW_total  =      15.2788 GB/Sec
gpu_total_sim_rate=46293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32199
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21389
L1D_cache:
	L1D_cache_core[0]: Access = 27663, Miss = 16624, Miss_rate = 0.601, Pending_hits = 1523, Reservation_fails = 5709
	L1D_cache_core[1]: Access = 27184, Miss = 16323, Miss_rate = 0.600, Pending_hits = 1805, Reservation_fails = 6596
	L1D_cache_core[2]: Access = 27169, Miss = 16254, Miss_rate = 0.598, Pending_hits = 1759, Reservation_fails = 7657
	L1D_cache_core[3]: Access = 27282, Miss = 16036, Miss_rate = 0.588, Pending_hits = 1824, Reservation_fails = 5727
	L1D_cache_core[4]: Access = 26881, Miss = 16215, Miss_rate = 0.603, Pending_hits = 1691, Reservation_fails = 10727
	L1D_cache_core[5]: Access = 26770, Miss = 16088, Miss_rate = 0.601, Pending_hits = 1599, Reservation_fails = 9368
	L1D_cache_core[6]: Access = 27377, Miss = 16341, Miss_rate = 0.597, Pending_hits = 1724, Reservation_fails = 6687
	L1D_cache_core[7]: Access = 27103, Miss = 16045, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 7771
	L1D_cache_core[8]: Access = 26992, Miss = 16266, Miss_rate = 0.603, Pending_hits = 1643, Reservation_fails = 7114
	L1D_cache_core[9]: Access = 27090, Miss = 16043, Miss_rate = 0.592, Pending_hits = 1729, Reservation_fails = 8555
	L1D_cache_core[10]: Access = 27090, Miss = 16351, Miss_rate = 0.604, Pending_hits = 1713, Reservation_fails = 7920
	L1D_cache_core[11]: Access = 27218, Miss = 15916, Miss_rate = 0.585, Pending_hits = 1718, Reservation_fails = 6855
	L1D_cache_core[12]: Access = 26801, Miss = 16007, Miss_rate = 0.597, Pending_hits = 1903, Reservation_fails = 9566
	L1D_cache_core[13]: Access = 27392, Miss = 16471, Miss_rate = 0.601, Pending_hits = 1984, Reservation_fails = 9734
	L1D_cache_core[14]: Access = 27504, Miss = 16473, Miss_rate = 0.599, Pending_hits = 1877, Reservation_fails = 8009
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 243453
	L1D_total_cache_miss_rate = 0.5974
	L1D_total_cache_pending_hits = 26276
	L1D_total_cache_reservation_fails = 117995
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8114
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45741
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 744489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10024
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8261
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93744
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32402
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 756518

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7976
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10024
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 17460, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 258859
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237166
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 10603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:947929	W0_Idle:4903438	W0_Scoreboard:5165029	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1897328 {8:237166,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37946560 {40:948664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:160355 	11732 	43796 	32646 	29317 	3489 	937 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	671533 	425017 	59811 	1157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9335 	548 	143 	311398 	14673 	12060 	3182 	290 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111209 	151282 	155009 	197411 	411176 	131358 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	671 	186 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.541667  7.950125  6.782090  7.625616  6.451613  6.920000  6.693095  6.700190  6.000000  6.423701  6.335244  6.700440  6.829268  7.290667  8.030568  7.561960 
dram[1]:  7.505076  7.661098  7.224748  6.596112  6.814433  6.763209  6.991820  6.225131  6.432660  6.640336  6.425764  6.730089  7.422287  7.656338  7.796116  7.544669 
dram[2]:  8.083756  6.665730  7.749373  6.415254  7.063265  6.434568  6.739544  6.565327  6.579035  6.023355  6.862144  6.361446  7.690141  6.788928  7.608069  8.292237 
dram[3]:  7.626191  7.178313  6.665217  6.985330  6.698443  6.863354  6.497268  6.609284  6.555740  6.593804  6.775862  6.377232  7.435616  7.280802  7.320334  8.111111 
dram[4]:  6.800578  8.017721  6.861446  7.696517  6.317073  6.977911  6.558897  6.635338  5.961864  6.352564  6.288630  6.662281  6.960854  7.425474  8.373272  7.611594 
dram[5]:  8.380281  8.911681  7.840108  8.267030  7.593607  7.720721  8.136792  7.055777  6.963702  7.459203  7.019417  7.326877  8.706485  8.807817  9.873469  9.734082 
average row locality = 282369/39942 = 7.069476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       660      1008       708      1052       802      1200       801      1226       883      1363       692      1029       607       943       570       899 
dram[1]:       882      1008       967      1052      1090      1200      1133      1234      1250      1363       967      1029       844       943       803       899 
dram[2]:      1004       670      1056       705      1196       807      1234       796      1362       885      1062       658       943       609       906       560 
dram[3]:      1004       898      1056       963      1196      1095      1238      1129      1362      1252      1062       934       943       847       906       800 
dram[4]:       663      1012       707      1052       801      1204       799      1228       878      1367       679      1029       604       946       565       899 
dram[5]:       912       989       989      1028      1113      1179      1160      1202      1270      1342       971      1005       864       926       820       876 
total dram writes = 93324
bank skew: 1367/560 = 2.44
chip skew: 16685/14433 = 1.16
average mf latency per bank:
dram[0]:       6386      2615      5801      2583      5154      2465      5123      2665      4295      2522      4032      2191      3552      1647      4074      1613
dram[1]:       4747      2521      4552      2537      4534      2503      4901      2547      4342      2416      4174      2036      3764      1585      3674      1490
dram[2]:       2613      5822      2575      6050      2505      5261      2564      5381      2549      4210      2267      4105      1646      3536      1539      4213
dram[3]:       2549      4512      2472      4509      2451      4402      2438      4871      2399      4003      2093      3943      1579      3611      1476      3629
dram[4]:       6316      2556      6156      2615      5558      2424      5419      2669      4452      2540      4047      2263      3607      1667      4189      1597
dram[5]:       4176      2588      4134      2668      4067      2563      4480      2658      4136      2442      3822      2094      3374      1603      3297      1552
maximum mf latency per bank:
dram[0]:        628       464       955       546      1016       573      1182       738       739       749       633       754       620       716       610       755
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:        520       690       535      1026       596      1078       648      1166       848       907       847       629       738       632       772       612
dram[3]:        472       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678       548      1012       540      1073       601      1101       675       926       863       684       858       659       754       621       769
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2257315 n_act=6462 n_pre=6446 n_ref_event=0 n_req=44312 n_rd=33210 n_rd_L2_A=0 n_write=0 n_wr_bk=14443 bw_util=0.04112
n_activity=349622 dram_eff=0.2726
bk0: 1850a 2299111i bk1: 2424a 2294281i bk2: 1722a 2300963i bk3: 2288a 2296648i bk4: 1976a 2298902i bk5: 2552a 2291988i bk6: 1988a 2298284i bk7: 2588a 2291277i bk8: 2146a 2295778i bk9: 2922a 2287096i bk10: 1674a 2299109i bk11: 2250a 2293942i bk12: 1486a 2301891i bk13: 2020a 2296231i bk14: 1392a 2304127i bk15: 1932a 2298437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854419
Row_Buffer_Locality_read = 0.922313
Row_Buffer_Locality_write = 0.651324
Bank_Level_Parallism = 1.469643
Bank_Level_Parallism_Col = 1.437628
Bank_Level_Parallism_Ready = 1.069906
write_to_read_ratio_blp_rw_average = 0.528630
GrpLevelPara = 1.241256 

BW Util details:
bwutil = 0.041120 
total_CMD = 2317781 
util_bw = 95306 
Wasted_Col = 102691 
Wasted_Row = 66105 
Idle = 2053679 

BW Util Bottlenecks: 
RCDc_limit = 27418 
RCDWRc_limit = 22791 
WTRc_limit = 11311 
RTWc_limit = 55829 
CCDLc_limit = 30007 
rwq = 0 
CCDLc_limit_alone = 19215 
WTRc_limit_alone = 10263 
RTWc_limit_alone = 46085 

Commands details: 
total_CMD = 2317781 
n_nop = 2257315 
Read = 33210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14443 
n_act = 6462 
n_pre = 6446 
n_ref = 0 
n_req = 44312 
total_req = 47653 

Dual Bus Interface Util: 
issued_total_row = 12908 
issued_total_col = 47653 
Row_Bus_Util =  0.005569 
CoL_Bus_Util = 0.020560 
Either_Row_CoL_Bus_Util = 0.026088 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001571 
queue_avg = 0.312702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2249693 n_act=7195 n_pre=7179 n_ref_event=0 n_req=49862 n_rd=37160 n_rd_L2_A=0 n_write=0 n_wr_bk=16664 bw_util=0.04644
n_activity=381050 dram_eff=0.2825
bk0: 2286a 2295992i bk1: 2446a 2293671i bk2: 2126a 2296840i bk3: 2246a 2294407i bk4: 2480a 2292092i bk5: 2548a 2290683i bk6: 2558a 2292493i bk7: 2620a 2289991i bk8: 2864a 2288459i bk9: 2916a 2286469i bk10: 2202a 2292889i bk11: 2250a 2293211i bk12: 1892a 2296991i bk13: 2004a 2296163i bk14: 1796a 2299527i bk15: 1926a 2297733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855982
Row_Buffer_Locality_read = 0.923816
Row_Buffer_Locality_write = 0.657534
Bank_Level_Parallism = 1.519242
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046444 
total_CMD = 2317781 
util_bw = 107648 
Wasted_Col = 114627 
Wasted_Row = 70131 
Idle = 2025375 

BW Util Bottlenecks: 
RCDc_limit = 30054 
RCDWRc_limit = 25154 
WTRc_limit = 14800 
RTWc_limit = 63839 
CCDLc_limit = 34306 
rwq = 0 
CCDLc_limit_alone = 21806 
WTRc_limit_alone = 13392 
RTWc_limit_alone = 52747 

Commands details: 
total_CMD = 2317781 
n_nop = 2249693 
Read = 37160 
Write = 0 
L2_Alloc = 0 
L2_WB = 16664 
n_act = 7195 
n_pre = 7179 
n_ref = 0 
n_req = 49862 
total_req = 53824 

Dual Bus Interface Util: 
issued_total_row = 14374 
issued_total_col = 53824 
Row_Bus_Util =  0.006202 
CoL_Bus_Util = 0.023222 
Either_Row_CoL_Bus_Util = 0.029376 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001616 
queue_avg = 0.358686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2257392 n_act=6406 n_pre=6390 n_ref_event=0 n_req=44333 n_rd=33224 n_rd_L2_A=0 n_write=0 n_wr_bk=14453 bw_util=0.04114
n_activity=347835 dram_eff=0.2741
bk0: 2424a 2295088i bk1: 1860a 2299912i bk2: 2282a 2295812i bk3: 1722a 2300914i bk4: 2556a 2292146i bk5: 1978a 2297909i bk6: 2598a 2290853i bk7: 1986a 2299127i bk8: 2920a 2288009i bk9: 2154a 2295479i bk10: 2320a 2293797i bk11: 1600a 2300739i bk12: 2016a 2296369i bk13: 1490a 2301985i bk14: 1944a 2298347i bk15: 1374a 2304140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855796
Row_Buffer_Locality_read = 0.922646
Row_Buffer_Locality_write = 0.655865
Bank_Level_Parallism = 1.473009
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041140 
total_CMD = 2317781 
util_bw = 95354 
Wasted_Col = 102555 
Wasted_Row = 64137 
Idle = 2055735 

BW Util Bottlenecks: 
RCDc_limit = 27442 
RCDWRc_limit = 22555 
WTRc_limit = 10998 
RTWc_limit = 56455 
CCDLc_limit = 29836 
rwq = 0 
CCDLc_limit_alone = 18951 
WTRc_limit_alone = 9977 
RTWc_limit_alone = 46591 

Commands details: 
total_CMD = 2317781 
n_nop = 2257392 
Read = 33224 
Write = 0 
L2_Alloc = 0 
L2_WB = 14453 
n_act = 6406 
n_pre = 6390 
n_ref = 0 
n_req = 44333 
total_req = 47677 

Dual Bus Interface Util: 
issued_total_row = 12796 
issued_total_col = 47677 
Row_Bus_Util =  0.005521 
CoL_Bus_Util = 0.020570 
Either_Row_CoL_Bus_Util = 0.026055 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001391 
queue_avg = 0.305254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2249524 n_act=7246 n_pre=7230 n_ref_event=0 n_req=49911 n_rd=37196 n_rd_L2_A=0 n_write=0 n_wr_bk=16685 bw_util=0.04649
n_activity=381672 dram_eff=0.2823
bk0: 2442a 2293428i bk1: 2298a 2294747i bk2: 2256a 2293428i bk3: 2124a 2296239i bk4: 2538a 2290704i bk5: 2486a 2290933i bk6: 2618a 2289752i bk7: 2558a 2291434i bk8: 2906a 2286661i bk9: 2872a 2287954i bk10: 2328a 2292193i bk11: 2140a 2293965i bk12: 2000a 2296334i bk13: 1900a 2297167i bk14: 1932a 2297711i bk15: 1798a 2300653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855122
Row_Buffer_Locality_read = 0.923460
Row_Buffer_Locality_write = 0.655210
Bank_Level_Parallism = 1.529817
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.074741
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046494 
total_CMD = 2317781 
util_bw = 107762 
Wasted_Col = 114451 
Wasted_Row = 71138 
Idle = 2024430 

BW Util Bottlenecks: 
RCDc_limit = 30213 
RCDWRc_limit = 25250 
WTRc_limit = 14150 
RTWc_limit = 66107 
CCDLc_limit = 33760 
rwq = 0 
CCDLc_limit_alone = 21371 
WTRc_limit_alone = 12852 
RTWc_limit_alone = 55016 

Commands details: 
total_CMD = 2317781 
n_nop = 2249524 
Read = 37196 
Write = 0 
L2_Alloc = 0 
L2_WB = 16685 
n_act = 7246 
n_pre = 7230 
n_ref = 0 
n_req = 49911 
total_req = 53881 

Dual Bus Interface Util: 
issued_total_row = 14476 
issued_total_col = 53881 
Row_Bus_Util =  0.006246 
CoL_Bus_Util = 0.023247 
Either_Row_CoL_Bus_Util = 0.029449 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001465 
queue_avg = 0.376691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2257447 n_act=6436 n_pre=6420 n_ref_event=463904 n_req=44216 n_rd=33124 n_rd_L2_A=0 n_write=0 n_wr_bk=14433 bw_util=0.04104
n_activity=348498 dram_eff=0.2729
bk0: 1846a 2300050i bk1: 2400a 2294418i bk2: 1728a 2301537i bk3: 2286a 2296652i bk4: 1966a 2297762i bk5: 2564a 2291910i bk6: 1990a 2299249i bk7: 2586a 2291504i bk8: 2136a 2295388i bk9: 2926a 2287486i bk10: 1632a 2300023i bk11: 2246a 2293527i bk12: 1486a 2302545i bk13: 2024a 2295655i bk14: 1374a 2304037i bk15: 1934a 2298703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854781
Row_Buffer_Locality_read = 0.922473
Row_Buffer_Locality_write = 0.652633
Bank_Level_Parallism = 1.470326
Bank_Level_Parallism_Col = 1.438483
Bank_Level_Parallism_Ready = 1.064445
write_to_read_ratio_blp_rw_average = 0.528778
GrpLevelPara = 1.244763 

BW Util details:
bwutil = 0.041037 
total_CMD = 2317781 
util_bw = 95114 
Wasted_Col = 102420 
Wasted_Row = 64884 
Idle = 2055363 

BW Util Bottlenecks: 
RCDc_limit = 27558 
RCDWRc_limit = 22627 
WTRc_limit = 11262 
RTWc_limit = 56408 
CCDLc_limit = 29602 
rwq = 0 
CCDLc_limit_alone = 18913 
WTRc_limit_alone = 10257 
RTWc_limit_alone = 46724 

Commands details: 
total_CMD = 2317781 
n_nop = 2257447 
Read = 33124 
Write = 0 
L2_Alloc = 0 
L2_WB = 14433 
n_act = 6436 
n_pre = 6420 
n_ref = 463904 
n_req = 44216 
total_req = 47557 

Dual Bus Interface Util: 
issued_total_row = 12856 
issued_total_col = 47557 
Row_Bus_Util =  0.005547 
CoL_Bus_Util = 0.020518 
Either_Row_CoL_Bus_Util = 0.026031 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001309 
queue_avg = 0.306148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317781 n_nop=2251618 n_act=6280 n_pre=6264 n_ref_event=0 n_req=49735 n_rd=37050 n_rd_L2_A=0 n_write=0 n_wr_bk=16646 bw_util=0.04633
n_activity=365654 dram_eff=0.2937
bk0: 2278a 2295440i bk1: 2384a 2294327i bk2: 2136a 2296846i bk3: 2250a 2295192i bk4: 2478a 2292946i bk5: 2542a 2291970i bk6: 2562a 2293483i bk7: 2626a 2291226i bk8: 2858a 2289161i bk9: 2918a 2287790i bk10: 2142a 2293322i bk11: 2258a 2293242i bk12: 1892a 2297879i bk13: 2008a 2296428i bk14: 1788a 2300018i bk15: 1930a 2299767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874032
Row_Buffer_Locality_read = 0.934791
Row_Buffer_Locality_write = 0.696571
Bank_Level_Parallism = 1.570770
Bank_Level_Parallism_Col = 1.535997
Bank_Level_Parallism_Ready = 1.082170
write_to_read_ratio_blp_rw_average = 0.567346
GrpLevelPara = 1.327996 

BW Util details:
bwutil = 0.046334 
total_CMD = 2317781 
util_bw = 107392 
Wasted_Col = 112659 
Wasted_Row = 56842 
Idle = 2040888 

BW Util Bottlenecks: 
RCDc_limit = 25654 
RCDWRc_limit = 22141 
WTRc_limit = 15501 
RTWc_limit = 76135 
CCDLc_limit = 30783 
rwq = 0 
CCDLc_limit_alone = 19311 
WTRc_limit_alone = 14323 
RTWc_limit_alone = 65841 

Commands details: 
total_CMD = 2317781 
n_nop = 2251618 
Read = 37050 
Write = 0 
L2_Alloc = 0 
L2_WB = 16646 
n_act = 6280 
n_pre = 6264 
n_ref = 0 
n_req = 49735 
total_req = 53696 

Dual Bus Interface Util: 
issued_total_row = 12544 
issued_total_col = 53696 
Row_Bus_Util =  0.005412 
CoL_Bus_Util = 0.023167 
Either_Row_CoL_Bus_Util = 0.028546 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001164 
queue_avg = 0.312206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100688, Miss = 18628, Miss_rate = 0.185, Pending_hits = 6146, Reservation_fails = 3862
L2_cache_bank[1]: Access = 92688, Miss = 24120, Miss_rate = 0.260, Pending_hits = 7753, Reservation_fails = 4592
L2_cache_bank[2]: Access = 114510, Miss = 23342, Miss_rate = 0.204, Pending_hits = 6784, Reservation_fails = 4219
L2_cache_bank[3]: Access = 92320, Miss = 24136, Miss_rate = 0.261, Pending_hits = 7388, Reservation_fails = 5413
L2_cache_bank[4]: Access = 92228, Miss = 24218, Miss_rate = 0.263, Pending_hits = 7622, Reservation_fails = 3890
L2_cache_bank[5]: Access = 100672, Miss = 18556, Miss_rate = 0.184, Pending_hits = 6281, Reservation_fails = 4793
L2_cache_bank[6]: Access = 91864, Miss = 24226, Miss_rate = 0.264, Pending_hits = 7187, Reservation_fails = 3945
L2_cache_bank[7]: Access = 114858, Miss = 23312, Miss_rate = 0.203, Pending_hits = 7071, Reservation_fails = 5027
L2_cache_bank[8]: Access = 99798, Miss = 18518, Miss_rate = 0.186, Pending_hits = 6209, Reservation_fails = 3434
L2_cache_bank[9]: Access = 92160, Miss = 24122, Miss_rate = 0.262, Pending_hits = 7653, Reservation_fails = 4542
L2_cache_bank[10]: Access = 114512, Miss = 23248, Miss_rate = 0.203, Pending_hits = 6921, Reservation_fails = 4212
L2_cache_bank[11]: Access = 91412, Miss = 24098, Miss_rate = 0.264, Pending_hits = 7197, Reservation_fails = 3944
L2_total_cache_accesses = 1197710
L2_total_cache_misses = 270524
L2_total_cache_miss_rate = 0.2259
L2_total_cache_pending_hits = 84212
L2_total_cache_reservation_fails = 51873
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22584
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11812
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2288
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16800
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 729
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2288
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 299288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64804
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 966
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16800
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1197710
icnt_total_pkts_simt_to_mem=456053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.8074
	minimum = 5
	maximum = 632
Network latency average = 53.6809
	minimum = 5
	maximum = 632
Slowest packet = 1419044
Flit latency average = 50.77
	minimum = 5
	maximum = 632
Slowest flit = 1514240
Fragmentation average = 0.00436719
	minimum = 0
	maximum = 247
Injected packet rate average = 0.212748
	minimum = 0.0832193 (at node 4)
	maximum = 0.512667 (at node 17)
Accepted packet rate average = 0.212748
	minimum = 0.0582162 (at node 23)
	maximum = 0.310818 (at node 8)
Injected flit rate average = 0.226902
	minimum = 0.10843 (at node 4)
	maximum = 0.512667 (at node 17)
Accepted flit rate average= 0.226902
	minimum = 0.079446 (at node 23)
	maximum = 0.310818 (at node 8)
Injected packet length average = 1.06653
Accepted packet length average = 1.06653
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2814 (24 samples)
	minimum = 5 (24 samples)
	maximum = 183.125 (24 samples)
Network latency average = 20.0629 (24 samples)
	minimum = 5 (24 samples)
	maximum = 180 (24 samples)
Flit latency average = 19.2637 (24 samples)
	minimum = 5 (24 samples)
	maximum = 179.5 (24 samples)
Fragmentation average = 0.000812421 (24 samples)
	minimum = 0 (24 samples)
	maximum = 62.125 (24 samples)
Injected packet rate average = 0.0789081 (24 samples)
	minimum = 0.0304254 (24 samples)
	maximum = 0.199 (24 samples)
Accepted packet rate average = 0.0789081 (24 samples)
	minimum = 0.0283827 (24 samples)
	maximum = 0.116917 (24 samples)
Injected flit rate average = 0.0842218 (24 samples)
	minimum = 0.039581 (24 samples)
	maximum = 0.199169 (24 samples)
Accepted flit rate average = 0.0842218 (24 samples)
	minimum = 0.0384729 (24 samples)
	maximum = 0.116917 (24 samples)
Injected packet size average = 1.06734 (24 samples)
Accepted packet size average = 1.06734 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 50 sec (3230 sec)
gpgpu_simulation_rate = 46293 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 1293103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
kernel_stream_id = 60205
gpu_sim_cycle = 29562
gpu_sim_insn = 19880
gpu_ipc =       0.6725
gpu_tot_sim_cycle = 782108
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     191.2100
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.1620% 
max_total_param_size = 0
gpu_stall_dramfull = 75747
gpu_stall_icnt2sh    = 206688
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4497
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8230
L2_BW  =       0.0461 GB/Sec
L2_BW_total  =      14.7031 GB/Sec
gpu_total_sim_rate=45262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32211
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21389
L1D_cache:
	L1D_cache_core[0]: Access = 27663, Miss = 16624, Miss_rate = 0.601, Pending_hits = 1523, Reservation_fails = 5709
	L1D_cache_core[1]: Access = 27184, Miss = 16323, Miss_rate = 0.600, Pending_hits = 1805, Reservation_fails = 6596
	L1D_cache_core[2]: Access = 27169, Miss = 16254, Miss_rate = 0.598, Pending_hits = 1759, Reservation_fails = 7657
	L1D_cache_core[3]: Access = 27282, Miss = 16036, Miss_rate = 0.588, Pending_hits = 1824, Reservation_fails = 5727
	L1D_cache_core[4]: Access = 26881, Miss = 16215, Miss_rate = 0.603, Pending_hits = 1691, Reservation_fails = 10727
	L1D_cache_core[5]: Access = 26770, Miss = 16088, Miss_rate = 0.601, Pending_hits = 1599, Reservation_fails = 9368
	L1D_cache_core[6]: Access = 27377, Miss = 16341, Miss_rate = 0.597, Pending_hits = 1724, Reservation_fails = 6687
	L1D_cache_core[7]: Access = 27103, Miss = 16045, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 7771
	L1D_cache_core[8]: Access = 26992, Miss = 16266, Miss_rate = 0.603, Pending_hits = 1643, Reservation_fails = 7114
	L1D_cache_core[9]: Access = 27090, Miss = 16043, Miss_rate = 0.592, Pending_hits = 1729, Reservation_fails = 8555
	L1D_cache_core[10]: Access = 27090, Miss = 16351, Miss_rate = 0.604, Pending_hits = 1713, Reservation_fails = 7920
	L1D_cache_core[11]: Access = 27218, Miss = 15916, Miss_rate = 0.585, Pending_hits = 1718, Reservation_fails = 6855
	L1D_cache_core[12]: Access = 26801, Miss = 16007, Miss_rate = 0.597, Pending_hits = 1903, Reservation_fails = 9566
	L1D_cache_core[13]: Access = 27423, Miss = 16487, Miss_rate = 0.601, Pending_hits = 1984, Reservation_fails = 9734
	L1D_cache_core[14]: Access = 27504, Miss = 16473, Miss_rate = 0.599, Pending_hits = 1877, Reservation_fails = 8009
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 243469
	L1D_total_cache_miss_rate = 0.5974
	L1D_total_cache_pending_hits = 26276
	L1D_total_cache_reservation_fails = 117995
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8114
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45747
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 746149
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12041
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10024
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8261
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93760
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32417
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 758190

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7976
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10024
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 17460, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 259363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237182
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 53816
gpgpu_n_l1cache_bkconflict = 10603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:947929	W0_Idle:4937849	W0_Scoreboard:5186791	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1897456 {8:237182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37949120 {40:948728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:160405 	11732 	43859 	32662 	29317 	3489 	937 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	671627 	425017 	59811 	1157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9347 	548 	143 	311429 	14673 	12060 	3182 	290 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111303 	151282 	155009 	197411 	411176 	131358 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	686 	186 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.541667  7.950125  6.782090  7.625616  6.451613  6.920000  6.693095  6.700190  6.000000  6.423701  6.335244  6.592275  6.829268  7.290667  8.030568  7.561960 
dram[1]:  7.506329  7.661098  7.224748  6.596112  6.814433  6.763209  6.991820  6.225131  6.432660  6.640336  6.425764  6.730089  7.425220  7.656338  7.796116  7.544669 
dram[2]:  8.083545  6.665730  7.749373  6.415254  7.063265  6.434568  6.739544  6.565327  6.579035  6.023355  6.768737  6.361446  7.674157  6.788928  7.608069  8.292237 
dram[3]:  7.627079  7.178313  6.665217  6.985330  6.698443  6.863354  6.497268  6.609284  6.555740  6.593804  6.775862  6.377232  7.420765  7.280802  7.320334  8.111111 
dram[4]:  6.804035  8.017721  6.861446  7.696517  6.317073  6.977911  6.558897  6.635338  5.961864  6.352564  6.288630  6.572961  6.943263  7.425474  8.373272  7.611594 
dram[5]:  8.379213  8.911681  7.840108  8.267030  7.593607  7.720721  8.136792  7.055777  6.963702  7.459203  7.019417  7.326877  8.683674  8.807817  9.873469  9.734082 
average row locality = 282498/39983 = 7.065453
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       660      1008       708      1052       802      1200       801      1226       883      1363       692      1035       607       943       570       899 
dram[1]:       882      1008       967      1052      1090      1200      1133      1234      1250      1363       967      1029       845       943       803       899 
dram[2]:      1004       670      1056       705      1196       807      1234       796      1362       885      1067       658       946       609       906       560 
dram[3]:      1004       898      1056       963      1196      1095      1238      1129      1362      1252      1062       934       946       847       906       800 
dram[4]:       663      1012       707      1052       801      1204       799      1228       878      1367       679      1034       607       946       565       899 
dram[5]:       912       989       989      1028      1113      1179      1160      1202      1270      1342       971      1005       867       926       820       876 
total dram writes = 93353
bank skew: 1367/560 = 2.44
chip skew: 16688/14441 = 1.16
average mf latency per bank:
dram[0]:       6386      2615      5801      2583      5154      2465      5123      2665      4295      2522      4032      2186      3552      1647      4074      1613
dram[1]:       4747      2521      4552      2537      4534      2503      4901      2547      4342      2416      4174      2036      3759      1585      3674      1490
dram[2]:       2613      5822      2575      6050      2505      5261      2564      5381      2549      4210      2262      4105      1641      3536      1539      4213
dram[3]:       2549      4512      2472      4509      2451      4402      2438      4871      2399      4003      2093      3943      1574      3611      1476      3629
dram[4]:       6316      2556      6156      2615      5558      2424      5419      2669      4452      2540      4047      2258      3589      1667      4189      1597
dram[5]:       4176      2588      4134      2668      4067      2563      4480      2658      4136      2442      3822      2094      3363      1603      3297      1552
maximum mf latency per bank:
dram[0]:        628       464       955       546      1016       573      1182       738       739       749       633       754       620       716       610       755
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:        520       690       535      1026       596      1078       648      1166       848       907       847       629       738       632       772       612
dram[3]:        472       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678       548      1012       540      1073       601      1101       675       926       863       684       858       659       754       621       769
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2348309 n_act=6474 n_pre=6458 n_ref_event=0 n_req=44342 n_rd=33234 n_rd_L2_A=0 n_write=0 n_wr_bk=14449 bw_util=0.03959
n_activity=350174 dram_eff=0.2723
bk0: 1850a 2390158i bk1: 2424a 2385328i bk2: 1722a 2392010i bk3: 2288a 2387696i bk4: 1976a 2389950i bk5: 2552a 2383037i bk6: 1988a 2389333i bk7: 2588a 2382326i bk8: 2146a 2386833i bk9: 2922a 2378151i bk10: 1674a 2390164i bk11: 2274a 2384660i bk12: 1486a 2392927i bk13: 2020a 2387272i bk14: 1392a 2395168i bk15: 1932a 2389478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854247
Row_Buffer_Locality_read = 0.922188
Row_Buffer_Locality_write = 0.650972
Bank_Level_Parallism = 1.468978
Bank_Level_Parallism_Col = 1.437217
Bank_Level_Parallism_Ready = 1.069863
write_to_read_ratio_blp_rw_average = 0.528368
GrpLevelPara = 1.241029 

BW Util details:
bwutil = 0.039590 
total_CMD = 2408829 
util_bw = 95366 
Wasted_Col = 102823 
Wasted_Row = 66279 
Idle = 2144361 

BW Util Bottlenecks: 
RCDc_limit = 27490 
RCDWRc_limit = 22833 
WTRc_limit = 11311 
RTWc_limit = 55829 
CCDLc_limit = 30025 
rwq = 0 
CCDLc_limit_alone = 19233 
WTRc_limit_alone = 10263 
RTWc_limit_alone = 46085 

Commands details: 
total_CMD = 2408829 
n_nop = 2348309 
Read = 33234 
Write = 0 
L2_Alloc = 0 
L2_WB = 14449 
n_act = 6474 
n_pre = 6458 
n_ref = 0 
n_req = 44342 
total_req = 47683 

Dual Bus Interface Util: 
issued_total_row = 12932 
issued_total_col = 47683 
Row_Bus_Util =  0.005369 
CoL_Bus_Util = 0.019795 
Either_Row_CoL_Bus_Util = 0.025124 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001570 
queue_avg = 0.301100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2340730 n_act=7196 n_pre=7180 n_ref_event=0 n_req=49871 n_rd=37168 n_rd_L2_A=0 n_write=0 n_wr_bk=16665 bw_util=0.0447
n_activity=381123 dram_eff=0.2825
bk0: 2294a 2387010i bk1: 2446a 2384717i bk2: 2126a 2387887i bk3: 2246a 2385454i bk4: 2480a 2383140i bk5: 2548a 2381731i bk6: 2558a 2383541i bk7: 2620a 2381039i bk8: 2864a 2379507i bk9: 2916a 2377517i bk10: 2202a 2383937i bk11: 2250a 2384259i bk12: 1892a 2388039i bk13: 2004a 2387211i bk14: 1796a 2390576i bk15: 1926a 2388782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855988
Row_Buffer_Locality_read = 0.923805
Row_Buffer_Locality_write = 0.657561
Bank_Level_Parallism = 1.519175
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044696 
total_CMD = 2408829 
util_bw = 107666 
Wasted_Col = 114642 
Wasted_Row = 70141 
Idle = 2116380 

BW Util Bottlenecks: 
RCDc_limit = 30066 
RCDWRc_limit = 25154 
WTRc_limit = 14802 
RTWc_limit = 63839 
CCDLc_limit = 34309 
rwq = 0 
CCDLc_limit_alone = 21809 
WTRc_limit_alone = 13394 
RTWc_limit_alone = 52747 

Commands details: 
total_CMD = 2408829 
n_nop = 2340730 
Read = 37168 
Write = 0 
L2_Alloc = 0 
L2_WB = 16665 
n_act = 7196 
n_pre = 7180 
n_ref = 0 
n_req = 49871 
total_req = 53833 

Dual Bus Interface Util: 
issued_total_row = 14376 
issued_total_col = 53833 
Row_Bus_Util =  0.005968 
CoL_Bus_Util = 0.022348 
Either_Row_CoL_Bus_Util = 0.028271 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001615 
queue_avg = 0.345152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2348380 n_act=6418 n_pre=6402 n_ref_event=0 n_req=44368 n_rd=33252 n_rd_L2_A=0 n_write=0 n_wr_bk=14461 bw_util=0.03962
n_activity=348402 dram_eff=0.2739
bk0: 2432a 2386104i bk1: 1860a 2390957i bk2: 2282a 2386859i bk3: 1722a 2391961i bk4: 2556a 2383194i bk5: 1978a 2388958i bk6: 2598a 2381903i bk7: 1986a 2390182i bk8: 2920a 2379064i bk9: 2154a 2386534i bk10: 2340a 2384571i bk11: 1600a 2391778i bk12: 2016a 2387387i bk13: 1490a 2393026i bk14: 1944a 2389388i bk15: 1374a 2395186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855639
Row_Buffer_Locality_read = 0.922531
Row_Buffer_Locality_write = 0.655542
Bank_Level_Parallism = 1.472350
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039615 
total_CMD = 2408829 
util_bw = 95426 
Wasted_Col = 102690 
Wasted_Row = 64298 
Idle = 2146415 

BW Util Bottlenecks: 
RCDc_limit = 27514 
RCDWRc_limit = 22597 
WTRc_limit = 11000 
RTWc_limit = 56464 
CCDLc_limit = 29855 
rwq = 0 
CCDLc_limit_alone = 18970 
WTRc_limit_alone = 9979 
RTWc_limit_alone = 46600 

Commands details: 
total_CMD = 2408829 
n_nop = 2348380 
Read = 33252 
Write = 0 
L2_Alloc = 0 
L2_WB = 14461 
n_act = 6418 
n_pre = 6402 
n_ref = 0 
n_req = 44368 
total_req = 47713 

Dual Bus Interface Util: 
issued_total_row = 12820 
issued_total_col = 47713 
Row_Bus_Util =  0.005322 
CoL_Bus_Util = 0.019808 
Either_Row_CoL_Bus_Util = 0.025095 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001390 
queue_avg = 0.293920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2340557 n_act=7248 n_pre=7232 n_ref_event=0 n_req=49921 n_rd=37204 n_rd_L2_A=0 n_write=0 n_wr_bk=16688 bw_util=0.04475
n_activity=381779 dram_eff=0.2823
bk0: 2450a 2384445i bk1: 2298a 2385792i bk2: 2256a 2384474i bk3: 2124a 2387285i bk4: 2538a 2381752i bk5: 2486a 2381981i bk6: 2618a 2380801i bk7: 2558a 2382483i bk8: 2906a 2377710i bk9: 2872a 2379003i bk10: 2328a 2383243i bk11: 2140a 2385015i bk12: 2000a 2387358i bk13: 1900a 2388213i bk14: 1932a 2388758i bk15: 1798a 2391700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855111
Row_Buffer_Locality_read = 0.923449
Row_Buffer_Locality_write = 0.655186
Bank_Level_Parallism = 1.529718
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.074726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044745 
total_CMD = 2408829 
util_bw = 107784 
Wasted_Col = 114476 
Wasted_Row = 71154 
Idle = 2115415 

BW Util Bottlenecks: 
RCDc_limit = 30225 
RCDWRc_limit = 25257 
WTRc_limit = 14152 
RTWc_limit = 66116 
CCDLc_limit = 33764 
rwq = 0 
CCDLc_limit_alone = 21375 
WTRc_limit_alone = 12854 
RTWc_limit_alone = 55025 

Commands details: 
total_CMD = 2408829 
n_nop = 2340557 
Read = 37204 
Write = 0 
L2_Alloc = 0 
L2_WB = 16688 
n_act = 7248 
n_pre = 7232 
n_ref = 0 
n_req = 49921 
total_req = 53892 

Dual Bus Interface Util: 
issued_total_row = 14480 
issued_total_col = 53892 
Row_Bus_Util =  0.006011 
CoL_Bus_Util = 0.022373 
Either_Row_CoL_Bus_Util = 0.028342 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001465 
queue_avg = 0.362477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2348435 n_act=6448 n_pre=6432 n_ref_event=463904 n_req=44251 n_rd=33152 n_rd_L2_A=0 n_write=0 n_wr_bk=14441 bw_util=0.03952
n_activity=349065 dram_eff=0.2727
bk0: 1854a 2391066i bk1: 2400a 2385462i bk2: 1728a 2392583i bk3: 2286a 2387698i bk4: 1966a 2388809i bk5: 2564a 2382958i bk6: 1990a 2390299i bk7: 2586a 2382554i bk8: 2136a 2386443i bk9: 2926a 2378541i bk10: 1632a 2391079i bk11: 2266a 2384302i bk12: 1486a 2393559i bk13: 2024a 2386696i bk14: 1374a 2395078i bk15: 1934a 2389744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854625
Row_Buffer_Locality_read = 0.922358
Row_Buffer_Locality_write = 0.652311
Bank_Level_Parallism = 1.469671
Bank_Level_Parallism_Col = 1.438045
Bank_Level_Parallism_Ready = 1.064396
write_to_read_ratio_blp_rw_average = 0.528520
GrpLevelPara = 1.244519 

BW Util details:
bwutil = 0.039515 
total_CMD = 2408829 
util_bw = 95186 
Wasted_Col = 102555 
Wasted_Row = 65045 
Idle = 2146043 

BW Util Bottlenecks: 
RCDc_limit = 27630 
RCDWRc_limit = 22669 
WTRc_limit = 11264 
RTWc_limit = 56417 
CCDLc_limit = 29621 
rwq = 0 
CCDLc_limit_alone = 18932 
WTRc_limit_alone = 10259 
RTWc_limit_alone = 46733 

Commands details: 
total_CMD = 2408829 
n_nop = 2348435 
Read = 33152 
Write = 0 
L2_Alloc = 0 
L2_WB = 14441 
n_act = 6448 
n_pre = 6432 
n_ref = 463904 
n_req = 44251 
total_req = 47593 

Dual Bus Interface Util: 
issued_total_row = 12880 
issued_total_col = 47593 
Row_Bus_Util =  0.005347 
CoL_Bus_Util = 0.019758 
Either_Row_CoL_Bus_Util = 0.025072 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001308 
queue_avg = 0.294782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2408829 n_nop=2342651 n_act=6282 n_pre=6266 n_ref_event=0 n_req=49745 n_rd=37058 n_rd_L2_A=0 n_write=0 n_wr_bk=16649 bw_util=0.04459
n_activity=365761 dram_eff=0.2937
bk0: 2286a 2386457i bk1: 2384a 2385372i bk2: 2136a 2387893i bk3: 2250a 2386239i bk4: 2478a 2383994i bk5: 2542a 2383018i bk6: 2562a 2384532i bk7: 2626a 2382275i bk8: 2858a 2380210i bk9: 2918a 2378839i bk10: 2142a 2384372i bk11: 2258a 2384292i bk12: 1892a 2388903i bk13: 2008a 2387474i bk14: 1788a 2391064i bk15: 1930a 2390813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874017
Row_Buffer_Locality_read = 0.934778
Row_Buffer_Locality_write = 0.696540
Bank_Level_Parallism = 1.570656
Bank_Level_Parallism_Col = 1.535895
Bank_Level_Parallism_Ready = 1.082153
write_to_read_ratio_blp_rw_average = 0.567303
GrpLevelPara = 1.327934 

BW Util details:
bwutil = 0.044592 
total_CMD = 2408829 
util_bw = 107414 
Wasted_Col = 112684 
Wasted_Row = 56858 
Idle = 2131873 

BW Util Bottlenecks: 
RCDc_limit = 25666 
RCDWRc_limit = 22148 
WTRc_limit = 15503 
RTWc_limit = 76144 
CCDLc_limit = 30787 
rwq = 0 
CCDLc_limit_alone = 19315 
WTRc_limit_alone = 14325 
RTWc_limit_alone = 65850 

Commands details: 
total_CMD = 2408829 
n_nop = 2342651 
Read = 37058 
Write = 0 
L2_Alloc = 0 
L2_WB = 16649 
n_act = 6282 
n_pre = 6266 
n_ref = 0 
n_req = 49745 
total_req = 53707 

Dual Bus Interface Util: 
issued_total_row = 12548 
issued_total_col = 53707 
Row_Bus_Util =  0.005209 
CoL_Bus_Util = 0.022296 
Either_Row_CoL_Bus_Util = 0.027473 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001164 
queue_avg = 0.300429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300429

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100696, Miss = 18628, Miss_rate = 0.185, Pending_hits = 6146, Reservation_fails = 3862
L2_cache_bank[1]: Access = 92722, Miss = 24144, Miss_rate = 0.260, Pending_hits = 7753, Reservation_fails = 4592
L2_cache_bank[2]: Access = 114518, Miss = 23350, Miss_rate = 0.204, Pending_hits = 6784, Reservation_fails = 4219
L2_cache_bank[3]: Access = 92320, Miss = 24136, Miss_rate = 0.261, Pending_hits = 7388, Reservation_fails = 5413
L2_cache_bank[4]: Access = 92266, Miss = 24246, Miss_rate = 0.263, Pending_hits = 7622, Reservation_fails = 3890
L2_cache_bank[5]: Access = 100672, Miss = 18556, Miss_rate = 0.184, Pending_hits = 6281, Reservation_fails = 4793
L2_cache_bank[6]: Access = 91872, Miss = 24234, Miss_rate = 0.264, Pending_hits = 7187, Reservation_fails = 3945
L2_cache_bank[7]: Access = 114858, Miss = 23312, Miss_rate = 0.203, Pending_hits = 7071, Reservation_fails = 5027
L2_cache_bank[8]: Access = 99806, Miss = 18526, Miss_rate = 0.186, Pending_hits = 6209, Reservation_fails = 3434
L2_cache_bank[9]: Access = 92190, Miss = 24142, Miss_rate = 0.262, Pending_hits = 7653, Reservation_fails = 4542
L2_cache_bank[10]: Access = 114520, Miss = 23256, Miss_rate = 0.203, Pending_hits = 6921, Reservation_fails = 4212
L2_cache_bank[11]: Access = 91412, Miss = 24098, Miss_rate = 0.264, Pending_hits = 7197, Reservation_fails = 3944
L2_total_cache_accesses = 1197852
L2_total_cache_misses = 270628
L2_total_cache_miss_rate = 0.2259
L2_total_cache_pending_hits = 84212
L2_total_cache_reservation_fails = 51873
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22584
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11820
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2288
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 253
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16800
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 759
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2288
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 299352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64834
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 966
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16800
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1197852
icnt_total_pkts_simt_to_mem=456111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1549487
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1653763
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000231779
	minimum = 0 (at node 0)
	maximum = 0.00145457 (at node 13)
Accepted packet rate average = 0.000231779
	minimum = 0 (at node 0)
	maximum = 0.00480346 (at node 13)
Injected flit rate average = 0.000250572
	minimum = 0 (at node 0)
	maximum = 0.00196198 (at node 13)
Accepted flit rate average= 0.000250572
	minimum = 0 (at node 0)
	maximum = 0.00480346 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6422 (25 samples)
	minimum = 5 (25 samples)
	maximum = 176.28 (25 samples)
Network latency average = 19.4636 (25 samples)
	minimum = 5 (25 samples)
	maximum = 173.04 (25 samples)
Flit latency average = 18.6932 (25 samples)
	minimum = 5 (25 samples)
	maximum = 172.52 (25 samples)
Fragmentation average = 0.000779924 (25 samples)
	minimum = 0 (25 samples)
	maximum = 59.64 (25 samples)
Injected packet rate average = 0.0757611 (25 samples)
	minimum = 0.0292083 (25 samples)
	maximum = 0.191098 (25 samples)
Accepted packet rate average = 0.0757611 (25 samples)
	minimum = 0.0272474 (25 samples)
	maximum = 0.112433 (25 samples)
Injected flit rate average = 0.0808629 (25 samples)
	minimum = 0.0379978 (25 samples)
	maximum = 0.19128 (25 samples)
Accepted flit rate average = 0.0808629 (25 samples)
	minimum = 0.036934 (25 samples)
	maximum = 0.112433 (25 samples)
Injected packet size average = 1.06734 (25 samples)
Accepted packet size average = 1.06734 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 4 sec (3304 sec)
gpgpu_simulation_rate = 45262 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 1271186x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
kernel_stream_id = 60205
gpu_sim_cycle = 32160
gpu_sim_insn = 452640
gpu_ipc =      14.0746
gpu_tot_sim_cycle = 814268
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     184.2139
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1945% 
gpu_tot_occupancy = 35.2200% 
max_total_param_size = 0
gpu_stall_dramfull = 75747
gpu_stall_icnt2sh    = 206688
partiton_level_parallism =       0.0884
partiton_level_parallism_total  =       0.4354
partiton_level_parallism_util =       1.1207
partiton_level_parallism_util_total  =       1.8139
L2_BW  =       2.9678 GB/Sec
L2_BW_total  =      14.2396 GB/Sec
gpu_total_sim_rate=44260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 33912
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21389
L1D_cache:
	L1D_cache_core[0]: Access = 27821, Miss = 16712, Miss_rate = 0.601, Pending_hits = 1531, Reservation_fails = 5709
	L1D_cache_core[1]: Access = 27342, Miss = 16411, Miss_rate = 0.600, Pending_hits = 1821, Reservation_fails = 6596
	L1D_cache_core[2]: Access = 27327, Miss = 16334, Miss_rate = 0.598, Pending_hits = 1767, Reservation_fails = 7657
	L1D_cache_core[3]: Access = 27440, Miss = 16116, Miss_rate = 0.587, Pending_hits = 1840, Reservation_fails = 5727
	L1D_cache_core[4]: Access = 27039, Miss = 16295, Miss_rate = 0.603, Pending_hits = 1699, Reservation_fails = 10727
	L1D_cache_core[5]: Access = 26928, Miss = 16168, Miss_rate = 0.600, Pending_hits = 1615, Reservation_fails = 9368
	L1D_cache_core[6]: Access = 27535, Miss = 16421, Miss_rate = 0.596, Pending_hits = 1732, Reservation_fails = 6687
	L1D_cache_core[7]: Access = 27182, Miss = 16093, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 7771
	L1D_cache_core[8]: Access = 27071, Miss = 16314, Miss_rate = 0.603, Pending_hits = 1643, Reservation_fails = 7114
	L1D_cache_core[9]: Access = 27169, Miss = 16091, Miss_rate = 0.592, Pending_hits = 1729, Reservation_fails = 8555
	L1D_cache_core[10]: Access = 27169, Miss = 16399, Miss_rate = 0.604, Pending_hits = 1713, Reservation_fails = 7920
	L1D_cache_core[11]: Access = 27297, Miss = 15964, Miss_rate = 0.585, Pending_hits = 1718, Reservation_fails = 6855
	L1D_cache_core[12]: Access = 26880, Miss = 16055, Miss_rate = 0.597, Pending_hits = 1903, Reservation_fails = 9566
	L1D_cache_core[13]: Access = 27502, Miss = 16535, Miss_rate = 0.601, Pending_hits = 1984, Reservation_fails = 9734
	L1D_cache_core[14]: Access = 27662, Miss = 16537, Miss_rate = 0.598, Pending_hits = 1885, Reservation_fails = 8009
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 244445
	L1D_total_cache_miss_rate = 0.5971
	L1D_total_cache_pending_hits = 26364
	L1D_total_cache_reservation_fails = 117995
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8202
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45954
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 758478
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13742
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10024
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8793
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33130
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 772220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7976
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10024
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21615, 18666, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 264515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238142
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 10603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:952890	W0_Idle:5535218	W0_Scoreboard:5520729	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1905136 {8:238142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38102720 {40:952568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1182 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:161550 	11768 	44551 	32813 	29371 	3489 	937 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	676794 	425116 	59811 	1157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10464 	593 	150 	313032 	14743 	12060 	3182 	290 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	115880 	151963 	155017 	197411 	411176 	131358 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	722 	186 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.567867  7.953995  6.782090  7.520384  6.451613  6.812016  6.693095  6.631482  6.000000  6.359301  6.242340  6.413442  6.772414  7.113636  8.030568  7.360881 
dram[1]:  7.567089  7.719048  7.224748  6.596112  6.814433  6.763209  6.991820  6.225131  6.432660  6.640336  6.352564  6.554852  7.375000  7.530387  7.796116  7.544669 
dram[2]:  8.012225  6.669468  7.657701  6.415254  6.938735  6.434568  6.679035  6.565327  6.508143  6.023355  6.530242  6.241279  7.444445  6.772414  7.415978  8.292237 
dram[3]:  7.684085  7.218750  6.665217  6.985330  6.698443  6.863354  6.497268  6.609284  6.555740  6.593804  6.619835  6.286956  7.317204  7.250712  7.320334  8.111111 
dram[4]:  6.827089  8.000000  6.861446  7.606796  6.317073  6.867704  6.558897  6.602210  5.961864  6.288854  6.195467  6.329980  6.901409  7.270618  8.373272  7.418283 
dram[5]:  8.446630  8.954545  7.840108  8.267030  7.593607  7.720721  8.136792  7.055777  6.963702  7.459203  6.933649  7.227166  8.638514  8.661342  9.873469  9.734082 
average row locality = 284576/40528 = 7.021713
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       660      1021       708      1060       802      1211       801      1236       883      1374       702      1060       613       966       570       907 
dram[1]:       882      1008       967      1052      1090      1200      1133      1234      1250      1363       977      1050       852       955       803       899 
dram[2]:      1016       670      1064       705      1206       807      1245       796      1372       885      1093       669       967       612       914       560 
dram[3]:      1004       898      1056       963      1196      1095      1238      1129      1362      1252      1082       945       955       852       906       800 
dram[4]:       663      1025       707      1060       801      1215       799      1239       878      1377       689      1061       610       966       565       907 
dram[5]:       912       989       989      1028      1113      1179      1160      1202      1270      1342       985      1021       872       936       820       876 
total dram writes = 93859
bank skew: 1377/560 = 2.46
chip skew: 16733/14562 = 1.15
average mf latency per bank:
dram[0]:       6386      2600      5801      2579      5154      2457      5123      2657      4295      2513      4003      2219      3518      1628      4074      1618
dram[1]:       4747      2521      4552      2537      4534      2503      4901      2547      4342      2416      4152      2036      3729      1565      3674      1490
dram[2]:       2600      5822      2571      6050      2499      5261      2555      5381      2542      4210      2283      4071      1626      3518      1546      4213
dram[3]:       2549      4512      2472      4509      2451      4402      2438      4871      2399      4003      2091      3922      1559      3590      1476      3629
dram[4]:       6316      2541      6156      2610      5558      2416      5419      2660      4452      2533      4017      2280      3571      1653      4189      1602
dram[5]:       4176      2588      4134      2668      4067      2563      4480      2658      4136      2442      3790      2101      3344      1586      3297      1552
maximum mf latency per bank:
dram[0]:        628       464       955       546      1016       573      1182       738       739       749       633       754       620       716       610       755
dram[1]:        811       474       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:        520       690       535      1026       596      1078       648      1166       848       907       847       629       738       632       772       612
dram[3]:        472       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678       548      1012       540      1073       601      1101       675       926       863       684       858       659       754       621       769
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2446528 n_act=6615 n_pre=6599 n_ref_event=0 n_req=44885 n_rd=33658 n_rd_L2_A=0 n_write=0 n_wr_bk=14574 bw_util=0.03846
n_activity=356732 dram_eff=0.2704
bk0: 1866a 2489172i bk1: 2508a 2483780i bk2: 1722a 2491064i bk3: 2320a 2486334i bk4: 1976a 2488996i bk5: 2596a 2481510i bk6: 1988a 2488365i bk7: 2628a 2480936i bk8: 2146a 2485868i bk9: 2954a 2476639i bk10: 1694a 2488922i bk11: 2326a 2482965i bk12: 1486a 2491838i bk13: 2084a 2485575i bk14: 1392a 2494188i bk15: 1972a 2488060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852868
Row_Buffer_Locality_read = 0.921207
Row_Buffer_Locality_write = 0.647991
Bank_Level_Parallism = 1.465383
Bank_Level_Parallism_Col = 1.434336
Bank_Level_Parallism_Ready = 1.069419
write_to_read_ratio_blp_rw_average = 0.527558
GrpLevelPara = 1.237641 

BW Util details:
bwutil = 0.038464 
total_CMD = 2507879 
util_bw = 96464 
Wasted_Col = 104679 
Wasted_Row = 67804 
Idle = 2238932 

BW Util Bottlenecks: 
RCDc_limit = 28234 
RCDWRc_limit = 23334 
WTRc_limit = 11411 
RTWc_limit = 56583 
CCDLc_limit = 30468 
rwq = 0 
CCDLc_limit_alone = 19496 
WTRc_limit_alone = 10353 
RTWc_limit_alone = 46669 

Commands details: 
total_CMD = 2507879 
n_nop = 2446528 
Read = 33658 
Write = 0 
L2_Alloc = 0 
L2_WB = 14574 
n_act = 6615 
n_pre = 6599 
n_ref = 0 
n_req = 44885 
total_req = 48232 

Dual Bus Interface Util: 
issued_total_row = 13214 
issued_total_col = 48232 
Row_Bus_Util =  0.005269 
CoL_Bus_Util = 0.019232 
Either_Row_CoL_Bus_Util = 0.024463 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001548 
queue_avg = 0.291407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2439524 n_act=7239 n_pre=7223 n_ref_event=0 n_req=50035 n_rd=37288 n_rd_L2_A=0 n_write=0 n_wr_bk=16715 bw_util=0.04307
n_activity=383455 dram_eff=0.2817
bk0: 2318a 2486050i bk1: 2478a 2483733i bk2: 2126a 2486932i bk3: 2246a 2484501i bk4: 2480a 2482187i bk5: 2548a 2480781i bk6: 2558a 2482591i bk7: 2620a 2480095i bk8: 2864a 2478575i bk9: 2916a 2476593i bk10: 2222a 2482732i bk11: 2294a 2482710i bk12: 1892a 2486961i bk13: 2004a 2486080i bk14: 1796a 2489591i bk15: 1926a 2487804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855601
Row_Buffer_Locality_read = 0.923595
Row_Buffer_Locality_write = 0.656704
Bank_Level_Parallism = 1.516906
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043067 
total_CMD = 2507879 
util_bw = 108006 
Wasted_Col = 115137 
Wasted_Row = 70675 
Idle = 2214061 

BW Util Bottlenecks: 
RCDc_limit = 30270 
RCDWRc_limit = 25336 
WTRc_limit = 14804 
RTWc_limit = 63961 
CCDLc_limit = 34372 
rwq = 0 
CCDLc_limit_alone = 21866 
WTRc_limit_alone = 13396 
RTWc_limit_alone = 52863 

Commands details: 
total_CMD = 2507879 
n_nop = 2439524 
Read = 37288 
Write = 0 
L2_Alloc = 0 
L2_WB = 16715 
n_act = 7239 
n_pre = 7223 
n_ref = 0 
n_req = 50035 
total_req = 54003 

Dual Bus Interface Util: 
issued_total_row = 14462 
issued_total_col = 54003 
Row_Bus_Util =  0.005767 
CoL_Bus_Util = 0.021533 
Either_Row_CoL_Bus_Util = 0.027256 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001609 
queue_avg = 0.332099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2446605 n_act=6565 n_pre=6549 n_ref_event=0 n_req=44896 n_rd=33664 n_rd_L2_A=0 n_write=0 n_wr_bk=14581 bw_util=0.03847
n_activity=354968 dram_eff=0.2718
bk0: 2504a 2484549i bk1: 1868a 2489969i bk2: 2314a 2485542i bk3: 1722a 2491002i bk4: 2596a 2481685i bk5: 1978a 2487995i bk6: 2642a 2480501i bk7: 1986a 2489219i bk8: 2952a 2477590i bk9: 2154a 2485586i bk10: 2392a 2482779i bk11: 1624a 2490473i bk12: 2080a 2485646i bk13: 1490a 2492023i bk14: 1988a 2487939i bk15: 1374a 2494216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854063
Row_Buffer_Locality_read = 0.921459
Row_Buffer_Locality_write = 0.652066
Bank_Level_Parallism = 1.468910
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038475 
total_CMD = 2507879 
util_bw = 96490 
Wasted_Col = 104528 
Wasted_Row = 65857 
Idle = 2241004 

BW Util Bottlenecks: 
RCDc_limit = 28291 
RCDWRc_limit = 23122 
WTRc_limit = 11086 
RTWc_limit = 57163 
CCDLc_limit = 30286 
rwq = 0 
CCDLc_limit_alone = 19241 
WTRc_limit_alone = 10059 
RTWc_limit_alone = 47145 

Commands details: 
total_CMD = 2507879 
n_nop = 2446605 
Read = 33664 
Write = 0 
L2_Alloc = 0 
L2_WB = 14581 
n_act = 6565 
n_pre = 6549 
n_ref = 0 
n_req = 44896 
total_req = 48245 

Dual Bus Interface Util: 
issued_total_row = 13114 
issued_total_col = 48245 
Row_Bus_Util =  0.005229 
CoL_Bus_Util = 0.019237 
Either_Row_CoL_Bus_Util = 0.024433 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001387 
queue_avg = 0.284684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2439368 n_act=7289 n_pre=7273 n_ref_event=0 n_req=50074 n_rd=37316 n_rd_L2_A=0 n_write=0 n_wr_bk=16733 bw_util=0.0431
n_activity=383978 dram_eff=0.2815
bk0: 2474a 2483491i bk1: 2322a 2484809i bk2: 2256a 2483520i bk3: 2124a 2486332i bk4: 2538a 2480801i bk5: 2486a 2481030i bk6: 2618a 2479852i bk7: 2558a 2481544i bk8: 2906a 2476780i bk9: 2872a 2478078i bk10: 2368a 2481761i bk11: 2164a 2483729i bk12: 2000a 2486251i bk13: 1900a 2487166i bk14: 1932a 2487776i bk15: 1798a 2490732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854735
Row_Buffer_Locality_read = 0.923223
Row_Buffer_Locality_write = 0.654413
Bank_Level_Parallism = 1.527507
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.074510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043103 
total_CMD = 2507879 
util_bw = 108098 
Wasted_Col = 114937 
Wasted_Row = 71676 
Idle = 2213168 

BW Util Bottlenecks: 
RCDc_limit = 30429 
RCDWRc_limit = 25425 
WTRc_limit = 14154 
RTWc_limit = 66206 
CCDLc_limit = 33825 
rwq = 0 
CCDLc_limit_alone = 21430 
WTRc_limit_alone = 12856 
RTWc_limit_alone = 55109 

Commands details: 
total_CMD = 2507879 
n_nop = 2439368 
Read = 37316 
Write = 0 
L2_Alloc = 0 
L2_WB = 16733 
n_act = 7289 
n_pre = 7273 
n_ref = 0 
n_req = 50074 
total_req = 54049 

Dual Bus Interface Util: 
issued_total_row = 14562 
issued_total_col = 54049 
Row_Bus_Util =  0.005807 
CoL_Bus_Util = 0.021552 
Either_Row_CoL_Bus_Util = 0.027318 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001460 
queue_avg = 0.348742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2446666 n_act=6588 n_pre=6572 n_ref_event=463904 n_req=44788 n_rd=33572 n_rd_L2_A=0 n_write=0 n_wr_bk=14562 bw_util=0.03839
n_activity=355513 dram_eff=0.2708
bk0: 1862a 2490106i bk1: 2476a 2483896i bk2: 1728a 2491628i bk3: 2318a 2486389i bk4: 1966a 2487855i bk5: 2608a 2481397i bk6: 1990a 2489336i bk7: 2630a 2481200i bk8: 2136a 2485485i bk9: 2958a 2477068i bk10: 1652a 2489845i bk11: 2322a 2482429i bk12: 1486a 2492529i bk13: 2088a 2485085i bk14: 1374a 2494104i bk15: 1978a 2488333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853242
Row_Buffer_Locality_read = 0.921363
Row_Buffer_Locality_write = 0.649340
Bank_Level_Parallism = 1.466270
Bank_Level_Parallism_Col = 1.435106
Bank_Level_Parallism_Ready = 1.064335
write_to_read_ratio_blp_rw_average = 0.527558
GrpLevelPara = 1.241130 

BW Util details:
bwutil = 0.038386 
total_CMD = 2507879 
util_bw = 96268 
Wasted_Col = 104353 
Wasted_Row = 66535 
Idle = 2240723 

BW Util Bottlenecks: 
RCDc_limit = 28366 
RCDWRc_limit = 23149 
WTRc_limit = 11356 
RTWc_limit = 57098 
CCDLc_limit = 30066 
rwq = 0 
CCDLc_limit_alone = 19209 
WTRc_limit_alone = 10348 
RTWc_limit_alone = 47249 

Commands details: 
total_CMD = 2507879 
n_nop = 2446666 
Read = 33572 
Write = 0 
L2_Alloc = 0 
L2_WB = 14562 
n_act = 6588 
n_pre = 6572 
n_ref = 463904 
n_req = 44788 
total_req = 48134 

Dual Bus Interface Util: 
issued_total_row = 13160 
issued_total_col = 48134 
Row_Bus_Util =  0.005247 
CoL_Bus_Util = 0.019193 
Either_Row_CoL_Bus_Util = 0.024408 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001323 
queue_avg = 0.285351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2507879 n_nop=2441478 n_act=6315 n_pre=6299 n_ref_event=0 n_req=49898 n_rd=37170 n_rd_L2_A=0 n_write=0 n_wr_bk=16694 bw_util=0.04296
n_activity=367724 dram_eff=0.293
bk0: 2310a 2485486i bk1: 2408a 2484386i bk2: 2136a 2486937i bk3: 2250a 2485285i bk4: 2478a 2483042i bk5: 2542a 2482069i bk6: 2562a 2483586i bk7: 2626a 2481338i bk8: 2858a 2479276i bk9: 2918a 2477908i bk10: 2162a 2483049i bk11: 2302a 2482918i bk12: 1892a 2487831i bk13: 2008a 2486370i bk14: 1788a 2490086i bk15: 1930a 2489844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873742
Row_Buffer_Locality_read = 0.934625
Row_Buffer_Locality_write = 0.695946
Bank_Level_Parallism = 1.568536
Bank_Level_Parallism_Col = 1.534387
Bank_Level_Parallism_Ready = 1.081934
write_to_read_ratio_blp_rw_average = 0.567133
GrpLevelPara = 1.327083 

BW Util details:
bwutil = 0.042956 
total_CMD = 2507879 
util_bw = 107728 
Wasted_Col = 113141 
Wasted_Row = 57303 
Idle = 2229707 

BW Util Bottlenecks: 
RCDc_limit = 25822 
RCDWRc_limit = 22287 
WTRc_limit = 15507 
RTWc_limit = 76329 
CCDLc_limit = 30832 
rwq = 0 
CCDLc_limit_alone = 19357 
WTRc_limit_alone = 14329 
RTWc_limit_alone = 66032 

Commands details: 
total_CMD = 2507879 
n_nop = 2441478 
Read = 37170 
Write = 0 
L2_Alloc = 0 
L2_WB = 16694 
n_act = 6315 
n_pre = 6299 
n_ref = 0 
n_req = 49898 
total_req = 53864 

Dual Bus Interface Util: 
issued_total_row = 12614 
issued_total_col = 53864 
Row_Bus_Util =  0.005030 
CoL_Bus_Util = 0.021478 
Either_Row_CoL_Bus_Util = 0.026477 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001160 
queue_avg = 0.289067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101236, Miss = 18674, Miss_rate = 0.184, Pending_hits = 6198, Reservation_fails = 4082
L2_cache_bank[1]: Access = 94492, Miss = 24556, Miss_rate = 0.260, Pending_hits = 7857, Reservation_fails = 5158
L2_cache_bank[2]: Access = 114998, Miss = 23404, Miss_rate = 0.204, Pending_hits = 6876, Reservation_fails = 4719
L2_cache_bank[3]: Access = 93056, Miss = 24232, Miss_rate = 0.260, Pending_hits = 7524, Reservation_fails = 6083
L2_cache_bank[4]: Access = 93854, Miss = 24648, Miss_rate = 0.263, Pending_hits = 7714, Reservation_fails = 4411
L2_cache_bank[5]: Access = 101168, Miss = 18598, Miss_rate = 0.184, Pending_hits = 6317, Reservation_fails = 4966
L2_cache_bank[6]: Access = 92472, Miss = 24318, Miss_rate = 0.263, Pending_hits = 7295, Reservation_fails = 4447
L2_cache_bank[7]: Access = 115354, Miss = 23370, Miss_rate = 0.203, Pending_hits = 7143, Reservation_fails = 5358
L2_cache_bank[8]: Access = 100286, Miss = 18564, Miss_rate = 0.185, Pending_hits = 6253, Reservation_fails = 3601
L2_cache_bank[9]: Access = 93794, Miss = 24558, Miss_rate = 0.262, Pending_hits = 7725, Reservation_fails = 4881
L2_cache_bank[10]: Access = 115056, Miss = 23310, Miss_rate = 0.203, Pending_hits = 7013, Reservation_fails = 4714
L2_cache_bank[11]: Access = 92028, Miss = 24186, Miss_rate = 0.263, Pending_hits = 7273, Reservation_fails = 4276
L2_total_cache_accesses = 1207794
L2_total_cache_misses = 272418
L2_total_cache_miss_rate = 0.2256
L2_total_cache_pending_hits = 85188
L2_total_cache_reservation_fails = 56696
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22864
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15536
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2984
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 319
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21623
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 957
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2984
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 66260
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 966
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21623
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1207794
icnt_total_pkts_simt_to_mem=459666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.52957
	minimum = 5
	maximum = 41
Network latency average = 5.51518
	minimum = 5
	maximum = 40
Slowest packet = 1561776
Flit latency average = 5.72364
	minimum = 5
	maximum = 39
Slowest flit = 1666846
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147227
	minimum = 0.00485075 (at node 13)
	maximum = 0.0550373 (at node 16)
Accepted packet rate average = 0.0147227
	minimum = 0.00404229 (at node 17)
	maximum = 0.0235075 (at node 0)
Injected flit rate average = 0.0155438
	minimum = 0.00581468 (at node 13)
	maximum = 0.0550373 (at node 16)
Accepted flit rate average= 0.0155438
	minimum = 0.00466418 (at node 17)
	maximum = 0.0235075 (at node 0)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.061 (26 samples)
	minimum = 5 (26 samples)
	maximum = 171.077 (26 samples)
Network latency average = 18.9272 (26 samples)
	minimum = 5 (26 samples)
	maximum = 167.923 (26 samples)
Flit latency average = 18.1944 (26 samples)
	minimum = 5 (26 samples)
	maximum = 167.385 (26 samples)
Fragmentation average = 0.000749927 (26 samples)
	minimum = 0 (26 samples)
	maximum = 57.3462 (26 samples)
Injected packet rate average = 0.0734134 (26 samples)
	minimum = 0.0282715 (26 samples)
	maximum = 0.185865 (26 samples)
Accepted packet rate average = 0.0734134 (26 samples)
	minimum = 0.0263549 (26 samples)
	maximum = 0.109013 (26 samples)
Injected flit rate average = 0.0783506 (26 samples)
	minimum = 0.03676 (26 samples)
	maximum = 0.18604 (26 samples)
Accepted flit rate average = 0.0783506 (26 samples)
	minimum = 0.0356928 (26 samples)
	maximum = 0.109013 (26 samples)
Injected packet size average = 1.06725 (26 samples)
Accepted packet size average = 1.06725 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 29 sec (3389 sec)
gpgpu_simulation_rate = 44260 (inst/sec)
gpgpu_simulation_rate = 240 (cycle/sec)
gpgpu_silicon_slowdown = 1250000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
kernel_stream_id = 60205
gpu_sim_cycle = 23526
gpu_sim_insn = 12594432
gpu_ipc =     535.3410
gpu_tot_sim_cycle = 837794
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     194.0739
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.9404% 
gpu_tot_occupancy = 36.9091% 
max_total_param_size = 0
gpu_stall_dramfull = 93805
gpu_stall_icnt2sh    = 225481
partiton_level_parallism =       1.2149
partiton_level_parallism_total  =       0.4573
partiton_level_parallism_util =       1.8180
partiton_level_parallism_util_total  =       1.8142
L2_BW  =      39.7433 GB/Sec
L2_BW_total  =      14.9557 GB/Sec
gpu_total_sim_rate=46362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 35476
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23278
L1D_cache:
	L1D_cache_core[0]: Access = 30125, Miss = 18178, Miss_rate = 0.603, Pending_hits = 1661, Reservation_fails = 7576
	L1D_cache_core[1]: Access = 29582, Miss = 17801, Miss_rate = 0.602, Pending_hits = 2031, Reservation_fails = 7298
	L1D_cache_core[2]: Access = 29503, Miss = 17712, Miss_rate = 0.600, Pending_hits = 1888, Reservation_fails = 8628
	L1D_cache_core[3]: Access = 29680, Miss = 17627, Miss_rate = 0.594, Pending_hits = 1941, Reservation_fails = 7348
	L1D_cache_core[4]: Access = 29407, Miss = 17798, Miss_rate = 0.605, Pending_hits = 1890, Reservation_fails = 11923
	L1D_cache_core[5]: Access = 29040, Miss = 17499, Miss_rate = 0.603, Pending_hits = 1740, Reservation_fails = 10361
	L1D_cache_core[6]: Access = 29839, Miss = 17832, Miss_rate = 0.598, Pending_hits = 1874, Reservation_fails = 8496
	L1D_cache_core[7]: Access = 29422, Miss = 17474, Miss_rate = 0.594, Pending_hits = 1947, Reservation_fails = 9094
	L1D_cache_core[8]: Access = 29375, Miss = 17586, Miss_rate = 0.599, Pending_hits = 1923, Reservation_fails = 7610
	L1D_cache_core[9]: Access = 29537, Miss = 17474, Miss_rate = 0.592, Pending_hits = 1952, Reservation_fails = 9467
	L1D_cache_core[10]: Access = 29473, Miss = 17789, Miss_rate = 0.604, Pending_hits = 1928, Reservation_fails = 8681
	L1D_cache_core[11]: Access = 29601, Miss = 17280, Miss_rate = 0.584, Pending_hits = 1901, Reservation_fails = 7252
	L1D_cache_core[12]: Access = 28992, Miss = 17363, Miss_rate = 0.599, Pending_hits = 2052, Reservation_fails = 12221
	L1D_cache_core[13]: Access = 29678, Miss = 17715, Miss_rate = 0.597, Pending_hits = 2203, Reservation_fails = 10611
	L1D_cache_core[14]: Access = 29966, Miss = 17995, Miss_rate = 0.601, Pending_hits = 2091, Reservation_fails = 9314
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 265123
	L1D_total_cache_miss_rate = 0.5982
	L1D_total_cache_pending_hits = 29022
	L1D_total_cache_reservation_fails = 135880
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10860
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 58650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 955818
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15306
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10282
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 58650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41594
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 971124

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57094
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11913
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22266, 19317, 8463, 8463, 8463, 8463, 8463, 8463, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 283554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258184
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 12714
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12714
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1037056	W0_Idle:5544825	W0_Scoreboard:5727512	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2065472 {8:258184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41309440 {40:1032736,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1204 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:168822 	12421 	48269 	35421 	31930 	3709 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728136 	454680 	75443 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10526 	606 	150 	335774 	16654 	14293 	4640 	452 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	121816 	165250 	168271 	213793 	450240 	140531 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	733 	220 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.487113  7.859375  6.551913  7.441964  6.298165  6.756709  6.625604  6.505137  5.969758  6.416290  6.175066  6.472549  6.730769  7.060185  7.477099  7.165000 
dram[1]:  7.428910  7.348643  7.078199  6.367505  6.676357  6.551846  6.910331  6.109501  6.279365  6.394537  6.257668  6.378906  7.213513  7.417911  7.571856  7.307693 
dram[2]:  7.881166  6.567358  7.434299  6.298153  6.952118  6.268793  6.574871  6.497619  6.500000  5.971888  6.577220  6.135359  7.388350  6.610063  7.237500  7.712000 
dram[3]:  7.224280  7.158730  6.389210  6.726244  6.531690  6.708738  6.350585  6.530499  6.279521  6.431118  6.469348  6.218029  7.119617  7.087302  7.170000  7.733129 
dram[4]:  6.697861  7.945455  6.696379  7.449665  6.139640  6.792115  6.515440  6.498288  5.899800  6.305185  6.096515  6.340384  6.823529  7.236967  7.748000  7.146766 
dram[5]:  8.248042  8.572865  7.722646  8.311225  7.438972  7.569959  8.035794  7.050657  6.808547  7.121161  6.823928  7.114286  8.471698  8.510086  9.459259  9.113269 
average row locality = 301626/43799 = 6.886596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       712      1113       752      1136       854      1303       845      1312       935      1468       739      1122       650      1036       605       970 
dram[1]:       934      1108      1011      1136      1142      1296      1177      1312      1302      1468      1014      1115       889      1028       838       968 
dram[2]:      1108       722      1144       745      1298       859      1325       836      1464       940      1161       699      1036       652       979       594 
dram[3]:      1104       950      1144      1003      1290      1147      1320      1169      1464      1307      1155       975      1028       892       976       834 
dram[4]:       711      1117       751      1136       849      1307       843      1315       928      1470       726      1122       646      1036       600       971 
dram[5]:       976      1073      1049      1096      1177      1257      1220      1266      1336      1429      1032      1078       921       995       870       930 
total dram writes = 99843
bank skew: 1470/594 = 2.47
chip skew: 17758/15528 = 1.14
average mf latency per bank:
dram[0]:       6020      3135      5553      3132      4923      2871      4936      3085      4128      2816      4199      3709      3433      2187      3952      2432
dram[1]:       4559      2452      4422      2500      4392      2442      4779      2527      4220      2337      4313      2751      3656      1653      3603      1639
dram[2]:       2913      5502      2862      5817      2686      5028      2762      5209      2638      4034      3025      4413      1921      3420      2037      4089
dram[3]:       2482      4341      2425      4399      2389      4264      2407      4765      2327      3887      2680      4192      1645      3508      1618      3563
dram[4]:       5993      3061      5885      3095      5328      2775      5218      3009      4284      2777      4225      3784      3493      2186      4060      2407
dram[5]:       3979      2550      3968      2651      3912      2525      4322      2650      3988      2388      3927      2817      3253      1679      3202      1691
maximum mf latency per bank:
dram[0]:        628      1204       955       810      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       685       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:       1117       690       748      1026       757      1078       670      1166       848       907       847       629       879       632      1101       612
dram[3]:        678       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678      1159      1012       779      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2515091 n_act=7106 n_pre=7090 n_ref_event=0 n_req=47654 n_rd=35602 n_rd_L2_A=0 n_write=0 n_wr_bk=15552 bw_util=0.03965
n_activity=380632 dram_eff=0.2688
bk0: 1970a 2560354i bk1: 2670a 2554499i bk2: 1810a 2562193i bk3: 2452a 2557424i bk4: 2080a 2560296i bk5: 2784a 2552040i bk6: 2076a 2559841i bk7: 2780a 2551374i bk8: 2238a 2557176i bk9: 3132a 2547368i bk10: 1750a 2560626i bk11: 2426a 2554384i bk12: 1590a 2563199i bk13: 2256a 2556354i bk14: 1480a 2565419i bk15: 2108a 2558971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851114
Row_Buffer_Locality_read = 0.919358
Row_Buffer_Locality_write = 0.649519
Bank_Level_Parallism = 1.459046
Bank_Level_Parallism_Col = 1.427826
Bank_Level_Parallism_Ready = 1.068976
write_to_read_ratio_blp_rw_average = 0.523527
GrpLevelPara = 1.235819 

BW Util details:
bwutil = 0.039649 
total_CMD = 2580337 
util_bw = 102308 
Wasted_Col = 111653 
Wasted_Row = 73295 
Idle = 2293081 

BW Util Bottlenecks: 
RCDc_limit = 30620 
RCDWRc_limit = 24988 
WTRc_limit = 12162 
RTWc_limit = 59080 
CCDLc_limit = 32311 
rwq = 0 
CCDLc_limit_alone = 20912 
WTRc_limit_alone = 11039 
RTWc_limit_alone = 48804 

Commands details: 
total_CMD = 2580337 
n_nop = 2515091 
Read = 35602 
Write = 0 
L2_Alloc = 0 
L2_WB = 15552 
n_act = 7106 
n_pre = 7090 
n_ref = 0 
n_req = 47654 
total_req = 51154 

Dual Bus Interface Util: 
issued_total_row = 14196 
issued_total_col = 51154 
Row_Bus_Util =  0.005502 
CoL_Bus_Util = 0.019825 
Either_Row_CoL_Bus_Util = 0.025286 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001594 
queue_avg = 0.306462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 837798 -   mf: uid=4675324, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (837698), 
Ready @ 837840 -   mf: uid=4675327, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (837740), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2507662 n_act=7859 n_pre=7843 n_ref_event=0 n_req=52972 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=17738 bw_util=0.04425
n_activity=410784 dram_eff=0.2779
bk0: 2422a 2557117i bk1: 2674a 2553627i bk2: 2214a 2558420i bk3: 2410a 2554903i bk4: 2578a 2553323i bk5: 2740a 2550820i bk6: 2646a 2553974i bk7: 2776a 2550732i bk8: 2956a 2549631i bk9: 3092a 2546505i bk10: 2278a 2554317i bk11: 2398a 2553746i bk12: 1992a 2558092i bk13: 2196a 2556725i bk14: 1884a 2560911i bk15: 2094a 2558453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851903
Row_Buffer_Locality_read = 0.920483
Row_Buffer_Locality_write = 0.653795
Bank_Level_Parallism = 1.508294
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044248 
total_CMD = 2580337 
util_bw = 114176 
Wasted_Col = 122902 
Wasted_Row = 77610 
Idle = 2265649 

BW Util Bottlenecks: 
RCDc_limit = 33308 
RCDWRc_limit = 27423 
WTRc_limit = 15686 
RTWc_limit = 66262 
CCDLc_limit = 36312 
rwq = 0 
CCDLc_limit_alone = 23427 
WTRc_limit_alone = 14227 
RTWc_limit_alone = 54836 

Commands details: 
total_CMD = 2580337 
n_nop = 2507662 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 17738 
n_act = 7859 
n_pre = 7843 
n_ref = 0 
n_req = 52972 
total_req = 57088 

Dual Bus Interface Util: 
issued_total_row = 15702 
issued_total_col = 57088 
Row_Bus_Util =  0.006085 
CoL_Bus_Util = 0.022124 
Either_Row_CoL_Bus_Util = 0.028165 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001582 
queue_avg = 0.349873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349873
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2515130 n_act=7068 n_pre=7052 n_ref_event=0 n_req=47673 n_rd=35614 n_rd_L2_A=0 n_write=0 n_wr_bk=15562 bw_util=0.03967
n_activity=380032 dram_eff=0.2693
bk0: 2668a 2555306i bk1: 1980a 2561307i bk2: 2452a 2556230i bk3: 1802a 2562365i bk4: 2786a 2552353i bk5: 2082a 2559202i bk6: 2794a 2551181i bk7: 2066a 2560840i bk8: 3132a 2548371i bk9: 2246a 2556947i bk10: 2504a 2554045i bk11: 1672a 2562088i bk12: 2250a 2556456i bk13: 1594a 2563312i bk14: 2132a 2558874i bk15: 1454a 2565622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852013
Row_Buffer_Locality_read = 0.919470
Row_Buffer_Locality_write = 0.652790
Bank_Level_Parallism = 1.458830
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039666 
total_CMD = 2580337 
util_bw = 102352 
Wasted_Col = 111554 
Wasted_Row = 71632 
Idle = 2294799 

BW Util Bottlenecks: 
RCDc_limit = 30702 
RCDWRc_limit = 24862 
WTRc_limit = 11833 
RTWc_limit = 59352 
CCDLc_limit = 32146 
rwq = 0 
CCDLc_limit_alone = 20687 
WTRc_limit_alone = 10748 
RTWc_limit_alone = 48978 

Commands details: 
total_CMD = 2580337 
n_nop = 2515130 
Read = 35614 
Write = 0 
L2_Alloc = 0 
L2_WB = 15562 
n_act = 7068 
n_pre = 7052 
n_ref = 0 
n_req = 47673 
total_req = 51176 

Dual Bus Interface Util: 
issued_total_row = 14120 
issued_total_col = 51176 
Row_Bus_Util =  0.005472 
CoL_Bus_Util = 0.019833 
Either_Row_CoL_Bus_Util = 0.025271 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001365 
queue_avg = 0.298092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 837838 -   mf: uid=4675326, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (837738), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2507458 n_act=7933 n_pre=7917 n_ref_event=0 n_req=53015 n_rd=39380 n_rd_L2_A=0 n_write=0 n_wr_bk=17758 bw_util=0.04429
n_activity=412051 dram_eff=0.2773
bk0: 2668a 2553404i bk1: 2434a 2556051i bk2: 2430a 2553713i bk3: 2204a 2557513i bk4: 2726a 2551028i bk5: 2584a 2552183i bk6: 2782a 2550431i bk7: 2638a 2553052i bk8: 3082a 2546641i bk9: 2964a 2548994i bk10: 2480a 2552808i bk11: 2212a 2555524i bk12: 2190a 2556876i bk13: 2000a 2558324i bk14: 2108a 2558323i bk15: 1878a 2562095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850646
Row_Buffer_Locality_read = 0.919832
Row_Buffer_Locality_write = 0.650825
Bank_Level_Parallism = 1.517200
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.073257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044287 
total_CMD = 2580337 
util_bw = 114276 
Wasted_Col = 122935 
Wasted_Row = 78644 
Idle = 2264482 

BW Util Bottlenecks: 
RCDc_limit = 33602 
RCDWRc_limit = 27588 
WTRc_limit = 14840 
RTWc_limit = 68676 
CCDLc_limit = 35683 
rwq = 0 
CCDLc_limit_alone = 22952 
WTRc_limit_alone = 13513 
RTWc_limit_alone = 57272 

Commands details: 
total_CMD = 2580337 
n_nop = 2507458 
Read = 39380 
Write = 0 
L2_Alloc = 0 
L2_WB = 17758 
n_act = 7933 
n_pre = 7917 
n_ref = 0 
n_req = 53015 
total_req = 57138 

Dual Bus Interface Util: 
issued_total_row = 15850 
issued_total_col = 57138 
Row_Bus_Util =  0.006143 
CoL_Bus_Util = 0.022144 
Either_Row_CoL_Bus_Util = 0.028244 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001496 
queue_avg = 0.363322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2515257 n_act=7089 n_pre=7073 n_ref_event=463904 n_req=47512 n_rd=35476 n_rd_L2_A=0 n_write=0 n_wr_bk=15528 bw_util=0.03953
n_activity=379275 dram_eff=0.269
bk0: 1958a 2561310i bk1: 2642a 2554584i bk2: 1816a 2562879i bk3: 2448a 2557206i bk4: 2062a 2559067i bk5: 2794a 2551951i bk6: 2078a 2560874i bk7: 2774a 2551872i bk8: 2224a 2556848i bk9: 3132a 2547739i bk10: 1708a 2561456i bk11: 2422a 2553654i bk12: 1582a 2563770i bk13: 2260a 2555976i bk14: 1462a 2565374i bk15: 2114a 2559026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851111
Row_Buffer_Locality_read = 0.919241
Row_Buffer_Locality_write = 0.650299
Bank_Level_Parallism = 1.463436
Bank_Level_Parallism_Col = 1.431501
Bank_Level_Parallism_Ready = 1.064539
write_to_read_ratio_blp_rw_average = 0.523311
GrpLevelPara = 1.241058 

BW Util details:
bwutil = 0.039533 
total_CMD = 2580337 
util_bw = 102008 
Wasted_Col = 111181 
Wasted_Row = 71827 
Idle = 2295321 

BW Util Bottlenecks: 
RCDc_limit = 30767 
RCDWRc_limit = 24798 
WTRc_limit = 12073 
RTWc_limit = 59712 
CCDLc_limit = 31936 
rwq = 0 
CCDLc_limit_alone = 20640 
WTRc_limit_alone = 11011 
RTWc_limit_alone = 49478 

Commands details: 
total_CMD = 2580337 
n_nop = 2515257 
Read = 35476 
Write = 0 
L2_Alloc = 0 
L2_WB = 15528 
n_act = 7089 
n_pre = 7073 
n_ref = 463904 
n_req = 47512 
total_req = 51004 

Dual Bus Interface Util: 
issued_total_row = 14162 
issued_total_col = 51004 
Row_Bus_Util =  0.005488 
CoL_Bus_Util = 0.019766 
Either_Row_CoL_Bus_Util = 0.025222 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001321 
queue_avg = 0.300389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 837800 -   mf: uid=4675325, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (837700), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2580337 n_nop=2509880 n_act=6827 n_pre=6811 n_ref_event=0 n_req=52800 n_rd=39202 n_rd_L2_A=0 n_write=0 n_wr_bk=17705 bw_util=0.04411
n_activity=392845 dram_eff=0.2897
bk0: 2406a 2556402i bk1: 2602a 2554775i bk2: 2224a 2558086i bk3: 2416a 2556406i bk4: 2570a 2554269i bk5: 2730a 2552655i bk6: 2650a 2554853i bk7: 2786a 2552417i bk8: 2946a 2550295i bk9: 3090a 2547931i bk10: 2218a 2554462i bk11: 2406a 2554310i bk12: 1984a 2558965i bk13: 2200a 2557204i bk14: 1876a 2561232i bk15: 2098a 2560484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870985
Row_Buffer_Locality_read = 0.932223
Row_Buffer_Locality_write = 0.694440
Bank_Level_Parallism = 1.562732
Bank_Level_Parallism_Col = 1.526232
Bank_Level_Parallism_Ready = 1.080888
write_to_read_ratio_blp_rw_average = 0.564420
GrpLevelPara = 1.324281 

BW Util details:
bwutil = 0.044108 
total_CMD = 2580337 
util_bw = 113814 
Wasted_Col = 120820 
Wasted_Row = 61995 
Idle = 2283708 

BW Util Bottlenecks: 
RCDc_limit = 28198 
RCDWRc_limit = 23989 
WTRc_limit = 16439 
RTWc_limit = 80066 
CCDLc_limit = 32368 
rwq = 0 
CCDLc_limit_alone = 20584 
WTRc_limit_alone = 15240 
RTWc_limit_alone = 69481 

Commands details: 
total_CMD = 2580337 
n_nop = 2509880 
Read = 39202 
Write = 0 
L2_Alloc = 0 
L2_WB = 17705 
n_act = 6827 
n_pre = 6811 
n_ref = 0 
n_req = 52800 
total_req = 56907 

Dual Bus Interface Util: 
issued_total_row = 13638 
issued_total_col = 56907 
Row_Bus_Util =  0.005285 
CoL_Bus_Util = 0.022054 
Either_Row_CoL_Bus_Util = 0.027305 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001249 
queue_avg = 0.297977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105560, Miss = 19644, Miss_rate = 0.186, Pending_hits = 6397, Reservation_fails = 4083
L2_cache_bank[1]: Access = 108616, Miss = 26278, Miss_rate = 0.242, Pending_hits = 8481, Reservation_fails = 5314
L2_cache_bank[2]: Access = 119534, Miss = 24374, Miss_rate = 0.204, Pending_hits = 7148, Reservation_fails = 4726
L2_cache_bank[3]: Access = 102264, Miss = 26090, Miss_rate = 0.255, Pending_hits = 7860, Reservation_fails = 6111
L2_cache_bank[4]: Access = 108008, Miss = 26402, Miss_rate = 0.244, Pending_hits = 8342, Reservation_fails = 4519
L2_cache_bank[5]: Access = 105880, Miss = 19542, Miss_rate = 0.185, Pending_hits = 6538, Reservation_fails = 5144
L2_cache_bank[6]: Access = 101428, Miss = 26206, Miss_rate = 0.258, Pending_hits = 7648, Reservation_fails = 4470
L2_cache_bank[7]: Access = 120302, Miss = 24314, Miss_rate = 0.202, Pending_hits = 7414, Reservation_fails = 5360
L2_cache_bank[8]: Access = 104618, Miss = 19506, Miss_rate = 0.186, Pending_hits = 6452, Reservation_fails = 3604
L2_cache_bank[9]: Access = 108136, Miss = 26272, Miss_rate = 0.243, Pending_hits = 8368, Reservation_fails = 5080
L2_cache_bank[10]: Access = 119592, Miss = 24252, Miss_rate = 0.203, Pending_hits = 7269, Reservation_fails = 4717
L2_cache_bank[11]: Access = 101252, Miss = 26040, Miss_rate = 0.257, Pending_hits = 7610, Reservation_fails = 4296
L2_total_cache_accesses = 1305190
L2_total_cache_misses = 288920
L2_total_cache_miss_rate = 0.2214
L2_total_cache_pending_hits = 89527
L2_total_cache_reservation_fails = 57424
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26973
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15768
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 324
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21817
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3032
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 383360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83188
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1112
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 650
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21817
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1305190
icnt_total_pkts_simt_to_mem=496711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.3518
	minimum = 5
	maximum = 510
Network latency average = 50.5865
	minimum = 5
	maximum = 510
Slowest packet = 1613955
Flit latency average = 48.2634
	minimum = 5
	maximum = 509
Slowest flit = 1722050
Fragmentation average = 0.0196861
	minimum = 0
	maximum = 502
Injected packet rate average = 0.198326
	minimum = 0.072728 (at node 13)
	maximum = 0.609623 (at node 24)
Accepted packet rate average = 0.198326
	minimum = 0.0564057 (at node 15)
	maximum = 0.297713 (at node 4)
Injected flit rate average = 0.211651
	minimum = 0.0958514 (at node 13)
	maximum = 0.609623 (at node 24)
Accepted flit rate average= 0.211651
	minimum = 0.0773187 (at node 15)
	maximum = 0.297713 (at node 4)
Injected packet length average = 1.06719
Accepted packet length average = 1.06719
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.331 (27 samples)
	minimum = 5 (27 samples)
	maximum = 183.63 (27 samples)
Network latency average = 20.0997 (27 samples)
	minimum = 5 (27 samples)
	maximum = 180.593 (27 samples)
Flit latency average = 19.308 (27 samples)
	minimum = 5 (27 samples)
	maximum = 180.037 (27 samples)
Fragmentation average = 0.00145127 (27 samples)
	minimum = 0 (27 samples)
	maximum = 73.8148 (27 samples)
Injected packet rate average = 0.0780398 (27 samples)
	minimum = 0.0299181 (27 samples)
	maximum = 0.20156 (27 samples)
Accepted packet rate average = 0.0780398 (27 samples)
	minimum = 0.0274679 (27 samples)
	maximum = 0.116002 (27 samples)
Injected flit rate average = 0.0832877 (27 samples)
	minimum = 0.0389485 (27 samples)
	maximum = 0.201728 (27 samples)
Accepted flit rate average = 0.0832877 (27 samples)
	minimum = 0.0372345 (27 samples)
	maximum = 0.116002 (27 samples)
Injected packet size average = 1.06725 (27 samples)
Accepted packet size average = 1.06725 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 27 sec (3507 sec)
gpgpu_simulation_rate = 46362 (inst/sec)
gpgpu_simulation_rate = 238 (cycle/sec)
gpgpu_silicon_slowdown = 1260504x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
kernel_stream_id = 60205
gpu_sim_cycle = 29327
gpu_sim_insn = 19880
gpu_ipc =       0.6779
gpu_tot_sim_cycle = 867121
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     187.5330
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.7932% 
max_total_param_size = 0
gpu_stall_dramfull = 93805
gpu_stall_icnt2sh    = 225481
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4419
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8140
L2_BW  =       0.0465 GB/Sec
L2_BW_total  =      14.4515 GB/Sec
gpu_total_sim_rate=45537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 35488
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23278
L1D_cache:
	L1D_cache_core[0]: Access = 30125, Miss = 18178, Miss_rate = 0.603, Pending_hits = 1661, Reservation_fails = 7576
	L1D_cache_core[1]: Access = 29582, Miss = 17801, Miss_rate = 0.602, Pending_hits = 2031, Reservation_fails = 7298
	L1D_cache_core[2]: Access = 29503, Miss = 17712, Miss_rate = 0.600, Pending_hits = 1888, Reservation_fails = 8628
	L1D_cache_core[3]: Access = 29680, Miss = 17627, Miss_rate = 0.594, Pending_hits = 1941, Reservation_fails = 7348
	L1D_cache_core[4]: Access = 29407, Miss = 17798, Miss_rate = 0.605, Pending_hits = 1890, Reservation_fails = 11923
	L1D_cache_core[5]: Access = 29040, Miss = 17499, Miss_rate = 0.603, Pending_hits = 1740, Reservation_fails = 10361
	L1D_cache_core[6]: Access = 29839, Miss = 17832, Miss_rate = 0.598, Pending_hits = 1874, Reservation_fails = 8496
	L1D_cache_core[7]: Access = 29453, Miss = 17490, Miss_rate = 0.594, Pending_hits = 1947, Reservation_fails = 9094
	L1D_cache_core[8]: Access = 29375, Miss = 17586, Miss_rate = 0.599, Pending_hits = 1923, Reservation_fails = 7610
	L1D_cache_core[9]: Access = 29537, Miss = 17474, Miss_rate = 0.592, Pending_hits = 1952, Reservation_fails = 9467
	L1D_cache_core[10]: Access = 29473, Miss = 17789, Miss_rate = 0.604, Pending_hits = 1928, Reservation_fails = 8681
	L1D_cache_core[11]: Access = 29601, Miss = 17280, Miss_rate = 0.584, Pending_hits = 1901, Reservation_fails = 7252
	L1D_cache_core[12]: Access = 28992, Miss = 17363, Miss_rate = 0.599, Pending_hits = 2052, Reservation_fails = 12221
	L1D_cache_core[13]: Access = 29678, Miss = 17715, Miss_rate = 0.597, Pending_hits = 2203, Reservation_fails = 10611
	L1D_cache_core[14]: Access = 29966, Miss = 17995, Miss_rate = 0.601, Pending_hits = 2091, Reservation_fails = 9314
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 265139
	L1D_total_cache_miss_rate = 0.5982
	L1D_total_cache_pending_hits = 29022
	L1D_total_cache_reservation_fails = 135880
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10860
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 58656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 957478
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15318
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10282
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 58656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41609
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57094
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11913
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22266, 19317, 8463, 8463, 8463, 8463, 8463, 8463, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 284058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258200
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 59472
gpgpu_n_l1cache_bkconflict = 12714
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12714
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1037056	W0_Idle:5578779	W0_Scoreboard:5749261	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2065600 {8:258200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41312000 {40:1032800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1204 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:168915 	12421 	48284 	35421 	31930 	3709 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728230 	454680 	75443 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10538 	606 	150 	335805 	16654 	14293 	4640 	452 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	121910 	165250 	168271 	213793 	450240 	140531 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	746 	220 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     17422     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17394     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18515     12406     21804     15290     32902     17393     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.487113  7.859375  6.551913  7.441964  6.298165  6.756709  6.625604  6.505137  5.969758  6.416290  6.175066  6.472549  6.730769  7.106482  7.477099  7.165000 
dram[1]:  7.428910  7.348643  7.078199  6.367505  6.676357  6.551846  6.910331  6.109501  6.279365  6.394537  6.257668  6.382812  7.213513  7.417911  7.571856  7.307693 
dram[2]:  7.881432  6.567358  7.434299  6.298153  6.952118  6.268793  6.574871  6.497619  6.500000  5.971888  6.577220  6.135359  7.415459  6.610063  7.237500  7.712000 
dram[3]:  7.225873  7.158730  6.389210  6.726244  6.531690  6.708738  6.350585  6.530499  6.279521  6.431118  6.471264  6.218029  7.090476  7.087302  7.170000  7.733129 
dram[4]:  6.701334  7.945455  6.696379  7.449665  6.139640  6.792115  6.515440  6.498288  5.899800  6.305185  6.096515  6.340384  6.785714  7.284360  7.748000  7.146766 
dram[5]:  8.247396  8.572865  7.722646  8.311225  7.438972  7.569959  8.035794  7.050657  6.808547  7.121161  6.826185  7.114286  8.425000  8.510086  9.459259  9.113269 
average row locality = 301734/43811 = 6.887175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       712      1113       752      1136       854      1303       845      1312       935      1468       739      1122       650      1036       605       970 
dram[1]:       934      1108      1011      1136      1142      1296      1177      1312      1302      1468      1014      1117       889      1028       838       968 
dram[2]:      1108       722      1144       745      1298       859      1325       836      1464       940      1161       699      1039       652       979       594 
dram[3]:      1104       950      1144      1003      1290      1147      1320      1169      1464      1307      1156       975      1031       892       976       834 
dram[4]:       711      1117       751      1136       849      1307       843      1315       928      1470       726      1122       649      1036       600       971 
dram[5]:       976      1073      1049      1096      1177      1257      1220      1266      1336      1429      1033      1078       924       995       870       930 
total dram writes = 99859
bank skew: 1470/594 = 2.47
chip skew: 17762/15531 = 1.14
average mf latency per bank:
dram[0]:       6020      3135      5553      3132      4923      2871      4936      3085      4128      2816      4199      3709      3433      2192      3952      2432
dram[1]:       4559      2452      4422      2500      4392      2442      4779      2527      4220      2337      4313      2746      3656      1653      3603      1639
dram[2]:       2913      5502      2862      5817      2686      5028      2762      5209      2638      4034      3025      4413      1922      3420      2037      4089
dram[3]:       2482      4341      2425      4399      2389      4264      2407      4765      2327      3887      2678      4192      1640      3508      1618      3563
dram[4]:       5993      3061      5885      3095      5328      2775      5218      3009      4284      2777      4225      3784      3477      2192      4060      2407
dram[5]:       3979      2550      3968      2651      3912      2525      4322      2650      3988      2388      3924      2817      3243      1679      3202      1691
maximum mf latency per bank:
dram[0]:        628      1204       955       810      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       685       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:       1117       690       748      1026       757      1078       670      1166       848       907       847       629       879       632      1101       612
dram[3]:        678       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678      1159      1012       779      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2605396 n_act=7106 n_pre=7090 n_ref_event=0 n_req=47674 n_rd=35622 n_rd_L2_A=0 n_write=0 n_wr_bk=15552 bw_util=0.03832
n_activity=380740 dram_eff=0.2688
bk0: 1970a 2650679i bk1: 2670a 2644824i bk2: 1810a 2652518i bk3: 2452a 2647749i bk4: 2080a 2650621i bk5: 2784a 2642365i bk6: 2076a 2650166i bk7: 2780a 2641699i bk8: 2238a 2647501i bk9: 3132a 2637693i bk10: 1750a 2650951i bk11: 2426a 2644709i bk12: 1590a 2653524i bk13: 2276a 2646679i bk14: 1480a 2655744i bk15: 2108a 2649296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851177
Row_Buffer_Locality_read = 0.919404
Row_Buffer_Locality_write = 0.649519
Bank_Level_Parallism = 1.459013
Bank_Level_Parallism_Col = 1.427782
Bank_Level_Parallism_Ready = 1.068949
write_to_read_ratio_blp_rw_average = 0.523473
GrpLevelPara = 1.235794 

BW Util details:
bwutil = 0.038323 
total_CMD = 2670662 
util_bw = 102348 
Wasted_Col = 111653 
Wasted_Row = 73295 
Idle = 2383366 

BW Util Bottlenecks: 
RCDc_limit = 30620 
RCDWRc_limit = 24988 
WTRc_limit = 12162 
RTWc_limit = 59080 
CCDLc_limit = 32311 
rwq = 0 
CCDLc_limit_alone = 20912 
WTRc_limit_alone = 11039 
RTWc_limit_alone = 48804 

Commands details: 
total_CMD = 2670662 
n_nop = 2605396 
Read = 35622 
Write = 0 
L2_Alloc = 0 
L2_WB = 15552 
n_act = 7106 
n_pre = 7090 
n_ref = 0 
n_req = 47674 
total_req = 51174 

Dual Bus Interface Util: 
issued_total_row = 14196 
issued_total_col = 51174 
Row_Bus_Util =  0.005316 
CoL_Bus_Util = 0.019162 
Either_Row_CoL_Bus_Util = 0.024438 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001593 
queue_avg = 0.296097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296097
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2597985 n_act=7859 n_pre=7843 n_ref_event=0 n_req=52974 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=17740 bw_util=0.04275
n_activity=410806 dram_eff=0.2779
bk0: 2422a 2647442i bk1: 2674a 2643952i bk2: 2214a 2648745i bk3: 2410a 2645228i bk4: 2578a 2643648i bk5: 2740a 2641145i bk6: 2646a 2644299i bk7: 2776a 2641057i bk8: 2956a 2639956i bk9: 3092a 2636830i bk10: 2278a 2644642i bk11: 2398a 2644071i bk12: 1992a 2648417i bk13: 2196a 2647050i bk14: 1884a 2651236i bk15: 2094a 2648778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851909
Row_Buffer_Locality_read = 0.920483
Row_Buffer_Locality_write = 0.653846
Bank_Level_Parallism = 1.508291
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042753 
total_CMD = 2670662 
util_bw = 114180 
Wasted_Col = 122902 
Wasted_Row = 77610 
Idle = 2355970 

BW Util Bottlenecks: 
RCDc_limit = 33308 
RCDWRc_limit = 27423 
WTRc_limit = 15686 
RTWc_limit = 66262 
CCDLc_limit = 36312 
rwq = 0 
CCDLc_limit_alone = 23427 
WTRc_limit_alone = 14227 
RTWc_limit_alone = 54836 

Commands details: 
total_CMD = 2670662 
n_nop = 2597985 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 17740 
n_act = 7859 
n_pre = 7843 
n_ref = 0 
n_req = 52974 
total_req = 57090 

Dual Bus Interface Util: 
issued_total_row = 15702 
issued_total_col = 57090 
Row_Bus_Util =  0.005879 
CoL_Bus_Util = 0.021377 
Either_Row_CoL_Bus_Util = 0.027213 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001582 
queue_avg = 0.338040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2605414 n_act=7071 n_pre=7055 n_ref_event=0 n_req=47707 n_rd=35646 n_rd_L2_A=0 n_write=0 n_wr_bk=15565 bw_util=0.03835
n_activity=380286 dram_eff=0.2693
bk0: 2676a 2645600i bk1: 1980a 2651629i bk2: 2452a 2646553i bk3: 1802a 2652688i bk4: 2786a 2642676i bk5: 2082a 2649526i bk6: 2794a 2641505i bk7: 2066a 2651165i bk8: 3132a 2638697i bk9: 2246a 2647275i bk10: 2504a 2644373i bk11: 1672a 2652417i bk12: 2274a 2646686i bk13: 1594a 2653636i bk14: 2132a 2649198i bk15: 1454a 2655946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852055
Row_Buffer_Locality_read = 0.919486
Row_Buffer_Locality_write = 0.652765
Bank_Level_Parallism = 1.458743
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038351 
total_CMD = 2670662 
util_bw = 102422 
Wasted_Col = 111610 
Wasted_Row = 71656 
Idle = 2384974 

BW Util Bottlenecks: 
RCDc_limit = 30726 
RCDWRc_limit = 24868 
WTRc_limit = 11833 
RTWc_limit = 59380 
CCDLc_limit = 32160 
rwq = 0 
CCDLc_limit_alone = 20694 
WTRc_limit_alone = 10748 
RTWc_limit_alone = 48999 

Commands details: 
total_CMD = 2670662 
n_nop = 2605414 
Read = 35646 
Write = 0 
L2_Alloc = 0 
L2_WB = 15565 
n_act = 7071 
n_pre = 7055 
n_ref = 0 
n_req = 47707 
total_req = 51211 

Dual Bus Interface Util: 
issued_total_row = 14126 
issued_total_col = 51211 
Row_Bus_Util =  0.005289 
CoL_Bus_Util = 0.019175 
Either_Row_CoL_Bus_Util = 0.024431 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001364 
queue_avg = 0.288056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288056
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2597765 n_act=7936 n_pre=7920 n_ref_event=0 n_req=53026 n_rd=39388 n_rd_L2_A=0 n_write=0 n_wr_bk=17762 bw_util=0.0428
n_activity=412175 dram_eff=0.2773
bk0: 2676a 2643698i bk1: 2434a 2646373i bk2: 2430a 2644037i bk3: 2204a 2647837i bk4: 2726a 2641352i bk5: 2584a 2642508i bk6: 2782a 2640756i bk7: 2638a 2643377i bk8: 3082a 2636968i bk9: 2964a 2639322i bk10: 2480a 2643137i bk11: 2212a 2645853i bk12: 2190a 2647135i bk13: 2000a 2648646i bk14: 2108a 2648645i bk15: 1878a 2652417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850620
Row_Buffer_Locality_read = 0.919823
Row_Buffer_Locality_write = 0.650755
Bank_Level_Parallism = 1.517188
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.073242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042798 
total_CMD = 2670662 
util_bw = 114300 
Wasted_Col = 122970 
Wasted_Row = 78662 
Idle = 2354730 

BW Util Bottlenecks: 
RCDc_limit = 33614 
RCDWRc_limit = 27601 
WTRc_limit = 14840 
RTWc_limit = 68698 
CCDLc_limit = 35691 
rwq = 0 
CCDLc_limit_alone = 22956 
WTRc_limit_alone = 13513 
RTWc_limit_alone = 57290 

Commands details: 
total_CMD = 2670662 
n_nop = 2597765 
Read = 39388 
Write = 0 
L2_Alloc = 0 
L2_WB = 17762 
n_act = 7936 
n_pre = 7920 
n_ref = 0 
n_req = 53026 
total_req = 57150 

Dual Bus Interface Util: 
issued_total_row = 15856 
issued_total_col = 57150 
Row_Bus_Util =  0.005937 
CoL_Bus_Util = 0.021399 
Either_Row_CoL_Bus_Util = 0.027295 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001495 
queue_avg = 0.351055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2605545 n_act=7092 n_pre=7076 n_ref_event=463904 n_req=47542 n_rd=35504 n_rd_L2_A=0 n_write=0 n_wr_bk=15531 bw_util=0.03822
n_activity=379494 dram_eff=0.269
bk0: 1966a 2651604i bk1: 2642a 2644905i bk2: 1816a 2653202i bk3: 2448a 2647530i bk4: 2062a 2649391i bk5: 2794a 2642276i bk6: 2078a 2651199i bk7: 2774a 2642197i bk8: 2224a 2647175i bk9: 3132a 2638067i bk10: 1708a 2651785i bk11: 2422a 2643983i bk12: 1582a 2654029i bk13: 2280a 2646298i bk14: 1462a 2655696i bk15: 2114a 2649349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851142
Row_Buffer_Locality_read = 0.919277
Row_Buffer_Locality_write = 0.650191
Bank_Level_Parallism = 1.463405
Bank_Level_Parallism_Col = 1.431424
Bank_Level_Parallism_Ready = 1.064500
write_to_read_ratio_blp_rw_average = 0.523287
GrpLevelPara = 1.240972 

BW Util details:
bwutil = 0.038219 
total_CMD = 2670662 
util_bw = 102070 
Wasted_Col = 111216 
Wasted_Row = 71845 
Idle = 2385531 

BW Util Bottlenecks: 
RCDc_limit = 30779 
RCDWRc_limit = 24811 
WTRc_limit = 12073 
RTWc_limit = 59734 
CCDLc_limit = 31944 
rwq = 0 
CCDLc_limit_alone = 20644 
WTRc_limit_alone = 11011 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2670662 
n_nop = 2605545 
Read = 35504 
Write = 0 
L2_Alloc = 0 
L2_WB = 15531 
n_act = 7092 
n_pre = 7076 
n_ref = 463904 
n_req = 47542 
total_req = 51035 

Dual Bus Interface Util: 
issued_total_row = 14168 
issued_total_col = 51035 
Row_Bus_Util =  0.005305 
CoL_Bus_Util = 0.019109 
Either_Row_CoL_Bus_Util = 0.024382 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001321 
queue_avg = 0.290251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670662 n_nop=2600187 n_act=6830 n_pre=6814 n_ref_event=0 n_req=52811 n_rd=39210 n_rd_L2_A=0 n_write=0 n_wr_bk=17709 bw_util=0.04263
n_activity=392969 dram_eff=0.2897
bk0: 2414a 2646696i bk1: 2602a 2645096i bk2: 2224a 2648410i bk3: 2416a 2646730i bk4: 2570a 2644593i bk5: 2730a 2642980i bk6: 2650a 2645178i bk7: 2786a 2642742i bk8: 2946a 2640622i bk9: 3090a 2638259i bk10: 2218a 2644791i bk11: 2406a 2644639i bk12: 1984a 2649224i bk13: 2200a 2647526i bk14: 1876a 2651554i bk15: 2098a 2650806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870955
Row_Buffer_Locality_read = 0.932211
Row_Buffer_Locality_write = 0.694361
Bank_Level_Parallism = 1.562707
Bank_Level_Parallism_Col = 1.526179
Bank_Level_Parallism_Ready = 1.080871
write_to_read_ratio_blp_rw_average = 0.564440
GrpLevelPara = 1.324205 

BW Util details:
bwutil = 0.042625 
total_CMD = 2670662 
util_bw = 113838 
Wasted_Col = 120855 
Wasted_Row = 62013 
Idle = 2373956 

BW Util Bottlenecks: 
RCDc_limit = 28210 
RCDWRc_limit = 24002 
WTRc_limit = 16439 
RTWc_limit = 80088 
CCDLc_limit = 32376 
rwq = 0 
CCDLc_limit_alone = 20588 
WTRc_limit_alone = 15240 
RTWc_limit_alone = 69499 

Commands details: 
total_CMD = 2670662 
n_nop = 2600187 
Read = 39210 
Write = 0 
L2_Alloc = 0 
L2_WB = 17709 
n_act = 6830 
n_pre = 6814 
n_ref = 0 
n_req = 52811 
total_req = 56919 

Dual Bus Interface Util: 
issued_total_row = 13644 
issued_total_col = 56919 
Row_Bus_Util =  0.005109 
CoL_Bus_Util = 0.021313 
Either_Row_CoL_Bus_Util = 0.026389 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001249 
queue_avg = 0.287920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105568, Miss = 19644, Miss_rate = 0.186, Pending_hits = 6397, Reservation_fails = 4083
L2_cache_bank[1]: Access = 108646, Miss = 26298, Miss_rate = 0.242, Pending_hits = 8481, Reservation_fails = 5314
L2_cache_bank[2]: Access = 119542, Miss = 24374, Miss_rate = 0.204, Pending_hits = 7148, Reservation_fails = 4726
L2_cache_bank[3]: Access = 102264, Miss = 26090, Miss_rate = 0.255, Pending_hits = 7860, Reservation_fails = 6111
L2_cache_bank[4]: Access = 108050, Miss = 26434, Miss_rate = 0.245, Pending_hits = 8342, Reservation_fails = 4519
L2_cache_bank[5]: Access = 105880, Miss = 19542, Miss_rate = 0.185, Pending_hits = 6538, Reservation_fails = 5144
L2_cache_bank[6]: Access = 101436, Miss = 26214, Miss_rate = 0.258, Pending_hits = 7648, Reservation_fails = 4470
L2_cache_bank[7]: Access = 120302, Miss = 24314, Miss_rate = 0.202, Pending_hits = 7414, Reservation_fails = 5360
L2_cache_bank[8]: Access = 104626, Miss = 19514, Miss_rate = 0.187, Pending_hits = 6452, Reservation_fails = 3604
L2_cache_bank[9]: Access = 108166, Miss = 26292, Miss_rate = 0.243, Pending_hits = 8368, Reservation_fails = 5080
L2_cache_bank[10]: Access = 119600, Miss = 24260, Miss_rate = 0.203, Pending_hits = 7269, Reservation_fails = 4717
L2_cache_bank[11]: Access = 101252, Miss = 26040, Miss_rate = 0.257, Pending_hits = 7610, Reservation_fails = 4296
L2_total_cache_accesses = 1305332
L2_total_cache_misses = 289016
L2_total_cache_miss_rate = 0.2214
L2_total_cache_pending_hits = 89527
L2_total_cache_reservation_fails = 57424
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26973
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15784
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 332
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21817
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 996
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3032
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 383424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83218
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1112
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 650
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21817
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1305332
icnt_total_pkts_simt_to_mem=496769
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1688433
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1801901
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233636
	minimum = 0 (at node 0)
	maximum = 0.00146623 (at node 7)
Accepted packet rate average = 0.000233636
	minimum = 0 (at node 0)
	maximum = 0.00484195 (at node 7)
Injected flit rate average = 0.00025258
	minimum = 0 (at node 0)
	maximum = 0.0019777 (at node 7)
Accepted flit rate average= 0.00025258
	minimum = 0 (at node 0)
	maximum = 0.00484195 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7586 (28 samples)
	minimum = 5 (28 samples)
	maximum = 177.5 (28 samples)
Network latency average = 19.5634 (28 samples)
	minimum = 5 (28 samples)
	maximum = 174.357 (28 samples)
Flit latency average = 18.797 (28 samples)
	minimum = 5 (28 samples)
	maximum = 173.786 (28 samples)
Fragmentation average = 0.00139944 (28 samples)
	minimum = 0 (28 samples)
	maximum = 71.1786 (28 samples)
Injected packet rate average = 0.075261 (28 samples)
	minimum = 0.0288496 (28 samples)
	maximum = 0.194414 (28 samples)
Accepted packet rate average = 0.075261 (28 samples)
	minimum = 0.0264869 (28 samples)
	maximum = 0.112032 (28 samples)
Injected flit rate average = 0.0803221 (28 samples)
	minimum = 0.0375575 (28 samples)
	maximum = 0.194595 (28 samples)
Accepted flit rate average = 0.0803221 (28 samples)
	minimum = 0.0359047 (28 samples)
	maximum = 0.112032 (28 samples)
Injected packet size average = 1.06725 (28 samples)
Accepted packet size average = 1.06725 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 31 sec (3571 sec)
gpgpu_simulation_rate = 45537 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 1239669x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
kernel_stream_id = 60205
gpu_sim_cycle = 32345
gpu_sim_insn = 432960
gpu_ipc =      13.3857
gpu_tot_sim_cycle = 899466
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     181.2706
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 35.0330% 
max_total_param_size = 0
gpu_stall_dramfull = 93805
gpu_stall_icnt2sh    = 225481
partiton_level_parallism =       0.0864
partiton_level_parallism_total  =       0.4291
partiton_level_parallism_util =       1.0965
partiton_level_parallism_util_total  =       1.8055
L2_BW  =       2.9134 GB/Sec
L2_BW_total  =      14.0366 GB/Sec
gpu_total_sim_rate=44904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37136
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23278
L1D_cache:
	L1D_cache_core[0]: Access = 30204, Miss = 18226, Miss_rate = 0.603, Pending_hits = 1661, Reservation_fails = 7576
	L1D_cache_core[1]: Access = 29661, Miss = 17849, Miss_rate = 0.602, Pending_hits = 2031, Reservation_fails = 7298
	L1D_cache_core[2]: Access = 29582, Miss = 17760, Miss_rate = 0.600, Pending_hits = 1888, Reservation_fails = 8628
	L1D_cache_core[3]: Access = 29759, Miss = 17675, Miss_rate = 0.594, Pending_hits = 1941, Reservation_fails = 7348
	L1D_cache_core[4]: Access = 29486, Miss = 17846, Miss_rate = 0.605, Pending_hits = 1890, Reservation_fails = 11923
	L1D_cache_core[5]: Access = 29119, Miss = 17547, Miss_rate = 0.603, Pending_hits = 1740, Reservation_fails = 10361
	L1D_cache_core[6]: Access = 29918, Miss = 17880, Miss_rate = 0.598, Pending_hits = 1874, Reservation_fails = 8496
	L1D_cache_core[7]: Access = 29532, Miss = 17538, Miss_rate = 0.594, Pending_hits = 1947, Reservation_fails = 9094
	L1D_cache_core[8]: Access = 29533, Miss = 17674, Miss_rate = 0.598, Pending_hits = 1932, Reservation_fails = 7610
	L1D_cache_core[9]: Access = 29695, Miss = 17562, Miss_rate = 0.591, Pending_hits = 1968, Reservation_fails = 9467
	L1D_cache_core[10]: Access = 29631, Miss = 17876, Miss_rate = 0.603, Pending_hits = 1937, Reservation_fails = 8681
	L1D_cache_core[11]: Access = 29759, Miss = 17360, Miss_rate = 0.583, Pending_hits = 1917, Reservation_fails = 7252
	L1D_cache_core[12]: Access = 29150, Miss = 17443, Miss_rate = 0.598, Pending_hits = 2062, Reservation_fails = 12221
	L1D_cache_core[13]: Access = 29836, Miss = 17795, Miss_rate = 0.596, Pending_hits = 2219, Reservation_fails = 10611
	L1D_cache_core[14]: Access = 30124, Miss = 18075, Miss_rate = 0.600, Pending_hits = 2100, Reservation_fails = 9314
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 266106
	L1D_total_cache_miss_rate = 0.5980
	L1D_total_cache_pending_hits = 29107
	L1D_total_cache_reservation_fails = 135880
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10945
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 58854
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16966
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11913
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10761
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 121328
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 58854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42291
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 986216

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57094
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11913
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23472, 19317, 8463, 8463, 8463, 8463, 8463, 8463, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 288986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 259144
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 12714
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12714
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1041579	W0_Idle:6193302	W0_Scoreboard:6073229	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2073152 {8:259144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41463040 {40:1036576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1204 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:170008 	12431 	48814 	35510 	32132 	3709 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	732986 	455064 	75443 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11660 	647 	156 	337407 	16678 	14293 	4640 	452 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126594 	165706 	168271 	213793 	450240 	140531 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	781 	220 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.439086  7.632911  6.551913  7.350762  6.298165  6.699301  6.625604  6.521223  5.969758  6.389881  6.175066  6.500000  6.594427  6.942731  7.477099  7.128954 
dram[1]:  7.371495  7.248473  7.078199  6.367505  6.676357  6.551846  6.910331  6.109501  6.279365  6.394537  6.257668  6.382812  7.083990  7.149883  7.571856  7.307693 
dram[2]:  7.695745  6.525641  7.359477  6.298153  6.868941  6.268793  6.587734  6.497619  6.452631  5.971888  6.578244  6.135359  7.326340  6.480243  7.207317  7.712000 
dram[3]:  7.157258  7.116854  6.389210  6.726244  6.531690  6.708738  6.350585  6.530499  6.279521  6.431118  6.471264  6.218029  6.878104  6.964010  7.170000  7.733129 
dram[4]:  6.642105  7.724138  6.696379  7.358078  6.139640  6.732049  6.515440  6.522920  5.899800  6.262391  6.096515  6.344107  6.632399  7.161731  7.748000  7.118932 
dram[5]:  8.169665  8.475369  7.722646  8.311225  7.438972  7.569959  8.035794  7.050657  6.808547  7.121161  6.826185  7.114286  8.277946  8.381616  9.459259  9.113269 
average row locality = 303658/44291 = 6.855975
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       718      1130       752      1144       854      1317       845      1314       935      1476       739      1130       660      1060       605       978 
dram[1]:       940      1119      1011      1136      1142      1296      1177      1312      1302      1468      1014      1117       899      1052       838       968 
dram[2]:      1126       725      1152       745      1312       859      1328       836      1472       940      1169       699      1056       662       987       594 
dram[3]:      1115       953      1144      1003      1290      1147      1320      1169      1464      1307      1156       975      1052       902       976       834 
dram[4]:       716      1132       751      1144       849      1319       843      1318       928      1478       726      1130       660      1054       600       979 
dram[5]:       981      1081      1049      1096      1177      1257      1220      1266      1336      1429      1033      1078       940      1011       870       930 
total dram writes = 100298
bank skew: 1478/594 = 2.49
chip skew: 17807/15627 = 1.14
average mf latency per bank:
dram[0]:       5970      3104      5553      3124      4923      2854      4936      3093      4128      2812      4199      3693      3412      2221      3952      2431
dram[1]:       4530      2428      4422      2500      4392      2442      4779      2527      4220      2337      4313      2746      3639      1656      3603      1639
dram[2]:       2884      5479      2856      5817      2670      5028      2769      5209      2635      4034      3015      4413      1976      3398      2039      4089
dram[3]:       2457      4327      2425      4399      2389      4264      2407      4765      2327      3887      2678      4192      1650      3492      1618      3563
dram[4]:       5951      3037      5885      3088      5328      2763      5218      3015      4284      2773      4225      3768      3453      2230      4060      2406
dram[5]:       3959      2531      3968      2651      3912      2525      4322      2650      3988      2388      3924      2817      3215      1691      3202      1691
maximum mf latency per bank:
dram[0]:        628      1204       955       810      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       685       839       509       753       620       929       762      1033       755      1048       711      1024       707      1023       692
dram[2]:       1117       690       748      1026       757      1078       670      1166       848       907       847       629       879       632      1101       612
dram[3]:        678       814       475       836       663       752       670       895       755       984       756      1057       685      1069       717      1076
dram[4]:        678      1159      1012       779      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       684       783       594       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2704260 n_act=7224 n_pre=7208 n_ref_event=0 n_req=48184 n_rd=36038 n_rd_L2_A=0 n_write=0 n_wr_bk=15657 bw_util=0.03732
n_activity=386494 dram_eff=0.2675
bk0: 1986a 2750098i bk1: 2754a 2743551i bk2: 1810a 2752111i bk3: 2484a 2746997i bk4: 2080a 2750208i bk5: 2828a 2741477i bk6: 2076a 2749749i bk7: 2820a 2741107i bk8: 2238a 2747109i bk9: 3164a 2736988i bk10: 1750a 2750572i bk11: 2458a 2744161i bk12: 1610a 2752770i bk13: 2336a 2745520i bk14: 1480a 2755358i bk15: 2164a 2748418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850303
Row_Buffer_Locality_read = 0.918586
Row_Buffer_Locality_write = 0.647703
Bank_Level_Parallism = 1.455615
Bank_Level_Parallism_Col = 1.424683
Bank_Level_Parallism_Ready = 1.068508
write_to_read_ratio_blp_rw_average = 0.522173
GrpLevelPara = 1.233104 

BW Util details:
bwutil = 0.037321 
total_CMD = 2770282 
util_bw = 103390 
Wasted_Col = 113366 
Wasted_Row = 74658 
Idle = 2478868 

BW Util Bottlenecks: 
RCDc_limit = 31365 
RCDWRc_limit = 25342 
WTRc_limit = 12281 
RTWc_limit = 59708 
CCDLc_limit = 32657 
rwq = 0 
CCDLc_limit_alone = 21119 
WTRc_limit_alone = 11147 
RTWc_limit_alone = 49304 

Commands details: 
total_CMD = 2770282 
n_nop = 2704260 
Read = 36038 
Write = 0 
L2_Alloc = 0 
L2_WB = 15657 
n_act = 7224 
n_pre = 7208 
n_ref = 0 
n_req = 48184 
total_req = 51695 

Dual Bus Interface Util: 
issued_total_row = 14432 
issued_total_col = 51695 
Row_Bus_Util =  0.005210 
CoL_Bus_Util = 0.018661 
Either_Row_CoL_Bus_Util = 0.023832 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001590 
queue_avg = 0.287702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2697330 n_act=7913 n_pre=7897 n_ref_event=0 n_req=53134 n_rd=39466 n_rd_L2_A=0 n_write=0 n_wr_bk=17791 bw_util=0.04134
n_activity=413366 dram_eff=0.277
bk0: 2438a 2746866i bk1: 2706a 2743206i bk2: 2214a 2748346i bk3: 2410a 2744836i bk4: 2578a 2743261i bk5: 2740a 2740759i bk6: 2646a 2743918i bk7: 2776a 2740677i bk8: 2956a 2739580i bk9: 3092a 2736459i bk10: 2278a 2744281i bk11: 2398a 2743717i bk12: 2012a 2747660i bk13: 2244a 2745780i bk14: 1884a 2750830i bk15: 2094a 2748381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851338
Row_Buffer_Locality_read = 0.920083
Row_Buffer_Locality_write = 0.652839
Bank_Level_Parallism = 1.505914
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041337 
total_CMD = 2770282 
util_bw = 114514 
Wasted_Col = 123515 
Wasted_Row = 78515 
Idle = 2453738 

BW Util Bottlenecks: 
RCDc_limit = 33603 
RCDWRc_limit = 27622 
WTRc_limit = 15692 
RTWc_limit = 66351 
CCDLc_limit = 36396 
rwq = 0 
CCDLc_limit_alone = 23493 
WTRc_limit_alone = 14233 
RTWc_limit_alone = 54907 

Commands details: 
total_CMD = 2770282 
n_nop = 2697330 
Read = 39466 
Write = 0 
L2_Alloc = 0 
L2_WB = 17791 
n_act = 7913 
n_pre = 7897 
n_ref = 0 
n_req = 53134 
total_req = 57257 

Dual Bus Interface Util: 
issued_total_row = 15810 
issued_total_col = 57257 
Row_Bus_Util =  0.005707 
CoL_Bus_Util = 0.020668 
Either_Row_CoL_Bus_Util = 0.026334 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001576 
queue_avg = 0.327055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2704321 n_act=7181 n_pre=7165 n_ref_event=0 n_req=48192 n_rd=36042 n_rd_L2_A=0 n_write=0 n_wr_bk=15662 bw_util=0.03733
n_activity=385684 dram_eff=0.2681
bk0: 2756a 2744479i bk1: 1988a 2751114i bk2: 2484a 2745831i bk3: 1802a 2752281i bk4: 2826a 2741808i bk5: 2082a 2749107i bk6: 2838a 2740824i bk7: 2066a 2750765i bk8: 3164a 2737966i bk9: 2246a 2746882i bk10: 2536a 2743685i bk11: 1672a 2752045i bk12: 2330a 2745761i bk13: 1614a 2752883i bk14: 2184a 2748381i bk15: 1454a 2755577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851262
Row_Buffer_Locality_read = 0.918789
Row_Buffer_Locality_write = 0.650946
Bank_Level_Parallism = 1.455611
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037328 
total_CMD = 2770282 
util_bw = 103408 
Wasted_Col = 113204 
Wasted_Row = 72875 
Idle = 2480795 

BW Util Bottlenecks: 
RCDc_limit = 31399 
RCDWRc_limit = 25206 
WTRc_limit = 11969 
RTWc_limit = 59983 
CCDLc_limit = 32484 
rwq = 0 
CCDLc_limit_alone = 20890 
WTRc_limit_alone = 10872 
RTWc_limit_alone = 49486 

Commands details: 
total_CMD = 2770282 
n_nop = 2704321 
Read = 36042 
Write = 0 
L2_Alloc = 0 
L2_WB = 15662 
n_act = 7181 
n_pre = 7165 
n_ref = 0 
n_req = 48192 
total_req = 51704 

Dual Bus Interface Util: 
issued_total_row = 14346 
issued_total_col = 51704 
Row_Bus_Util =  0.005179 
CoL_Bus_Util = 0.018664 
Either_Row_CoL_Bus_Util = 0.023810 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001349 
queue_avg = 0.279662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2697146 n_act=7983 n_pre=7967 n_ref_event=0 n_req=53166 n_rd=39488 n_rd_L2_A=0 n_write=0 n_wr_bk=17807 bw_util=0.04136
n_activity=414442 dram_eff=0.2765
bk0: 2700a 2743029i bk1: 2442a 2745860i bk2: 2430a 2743644i bk3: 2204a 2747450i bk4: 2726a 2740968i bk5: 2584a 2742125i bk6: 2782a 2740374i bk7: 2638a 2742997i bk8: 3082a 2736594i bk9: 2964a 2738956i bk10: 2480a 2742773i bk11: 2212a 2745495i bk12: 2238a 2745942i bk13: 2020a 2747869i bk14: 2108a 2748244i bk15: 1878a 2752026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850130
Row_Buffer_Locality_read = 0.919469
Row_Buffer_Locality_write = 0.649949
Bank_Level_Parallism = 1.514959
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.073058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041364 
total_CMD = 2770282 
util_bw = 114590 
Wasted_Col = 123487 
Wasted_Row = 79504 
Idle = 2452701 

BW Util Bottlenecks: 
RCDc_limit = 33872 
RCDWRc_limit = 27774 
WTRc_limit = 14840 
RTWc_limit = 68769 
CCDLc_limit = 35756 
rwq = 0 
CCDLc_limit_alone = 23007 
WTRc_limit_alone = 13513 
RTWc_limit_alone = 57347 

Commands details: 
total_CMD = 2770282 
n_nop = 2697146 
Read = 39488 
Write = 0 
L2_Alloc = 0 
L2_WB = 17807 
n_act = 7983 
n_pre = 7967 
n_ref = 0 
n_req = 53166 
total_req = 57295 

Dual Bus Interface Util: 
issued_total_row = 15950 
issued_total_col = 57295 
Row_Bus_Util =  0.005758 
CoL_Bus_Util = 0.020682 
Either_Row_CoL_Bus_Util = 0.026400 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001490 
queue_avg = 0.339446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2704439 n_act=7207 n_pre=7191 n_ref_event=463904 n_req=48031 n_rd=35904 n_rd_L2_A=0 n_write=0 n_wr_bk=15627 bw_util=0.0372
n_activity=384949 dram_eff=0.2677
bk0: 1974a 2751086i bk1: 2718a 2743696i bk2: 1816a 2752803i bk3: 2480a 2746803i bk4: 2062a 2748985i bk5: 2838a 2741392i bk6: 2078a 2750786i bk7: 2818a 2741569i bk8: 2224a 2746781i bk9: 3164a 2737315i bk10: 1708a 2751405i bk11: 2454a 2743368i bk12: 1610a 2753212i bk13: 2332a 2745322i bk14: 1462a 2755310i bk15: 2166a 2748496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850263
Row_Buffer_Locality_read = 0.918421
Row_Buffer_Locality_write = 0.648470
Bank_Level_Parallism = 1.460345
Bank_Level_Parallism_Col = 1.428655
Bank_Level_Parallism_Ready = 1.064248
write_to_read_ratio_blp_rw_average = 0.521682
GrpLevelPara = 1.238191 

BW Util details:
bwutil = 0.037203 
total_CMD = 2770282 
util_bw = 103062 
Wasted_Col = 112837 
Wasted_Row = 73132 
Idle = 2481251 

BW Util Bottlenecks: 
RCDc_limit = 31517 
RCDWRc_limit = 25131 
WTRc_limit = 12201 
RTWc_limit = 60310 
CCDLc_limit = 32311 
rwq = 0 
CCDLc_limit_alone = 20866 
WTRc_limit_alone = 11125 
RTWc_limit_alone = 49941 

Commands details: 
total_CMD = 2770282 
n_nop = 2704439 
Read = 35904 
Write = 0 
L2_Alloc = 0 
L2_WB = 15627 
n_act = 7207 
n_pre = 7191 
n_ref = 463904 
n_req = 48031 
total_req = 51531 

Dual Bus Interface Util: 
issued_total_row = 14398 
issued_total_col = 51531 
Row_Bus_Util =  0.005197 
CoL_Bus_Util = 0.018601 
Either_Row_CoL_Bus_Util = 0.023768 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001306 
queue_avg = 0.281904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770282 n_nop=2699590 n_act=6866 n_pre=6850 n_ref_event=0 n_req=52951 n_rd=39310 n_rd_L2_A=0 n_write=0 n_wr_bk=17754 bw_util=0.0412
n_activity=394951 dram_eff=0.289
bk0: 2422a 2746164i bk1: 2626a 2744449i bk2: 2224a 2748012i bk3: 2416a 2746337i bk4: 2570a 2744205i bk5: 2730a 2742595i bk6: 2650a 2744799i bk7: 2786a 2742366i bk8: 2946a 2740247i bk9: 3090a 2737889i bk10: 2218a 2744425i bk11: 2406a 2744276i bk12: 2012a 2748428i bk13: 2240a 2746721i bk14: 1876a 2751157i bk15: 2098a 2750420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870616
Row_Buffer_Locality_read = 0.931951
Row_Buffer_Locality_write = 0.693864
Bank_Level_Parallism = 1.560533
Bank_Level_Parallism_Col = 1.524765
Bank_Level_Parallism_Ready = 1.080702
write_to_read_ratio_blp_rw_average = 0.564174
GrpLevelPara = 1.323426 

BW Util details:
bwutil = 0.041197 
total_CMD = 2770282 
util_bw = 114128 
Wasted_Col = 121341 
Wasted_Row = 62569 
Idle = 2472244 

BW Util Bottlenecks: 
RCDc_limit = 28409 
RCDWRc_limit = 24134 
WTRc_limit = 16443 
RTWc_limit = 80228 
CCDLc_limit = 32426 
rwq = 0 
CCDLc_limit_alone = 20637 
WTRc_limit_alone = 15244 
RTWc_limit_alone = 69638 

Commands details: 
total_CMD = 2770282 
n_nop = 2699590 
Read = 39310 
Write = 0 
L2_Alloc = 0 
L2_WB = 17754 
n_act = 6866 
n_pre = 6850 
n_ref = 0 
n_req = 52951 
total_req = 57064 

Dual Bus Interface Util: 
issued_total_row = 13716 
issued_total_col = 57064 
Row_Bus_Util =  0.004951 
CoL_Bus_Util = 0.020599 
Either_Row_CoL_Bus_Util = 0.025518 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001245 
queue_avg = 0.278211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106108, Miss = 19690, Miss_rate = 0.186, Pending_hits = 6465, Reservation_fails = 4465
L2_cache_bank[1]: Access = 110324, Miss = 26708, Miss_rate = 0.242, Pending_hits = 8581, Reservation_fails = 5960
L2_cache_bank[2]: Access = 120022, Miss = 24420, Miss_rate = 0.203, Pending_hits = 7216, Reservation_fails = 5113
L2_cache_bank[3]: Access = 103000, Miss = 26190, Miss_rate = 0.254, Pending_hits = 7992, Reservation_fails = 6852
L2_cache_bank[4]: Access = 109660, Miss = 26832, Miss_rate = 0.245, Pending_hits = 8438, Reservation_fails = 5064
L2_cache_bank[5]: Access = 106360, Miss = 19580, Miss_rate = 0.184, Pending_hits = 6578, Reservation_fails = 5340
L2_cache_bank[6]: Access = 102052, Miss = 26306, Miss_rate = 0.258, Pending_hits = 7768, Reservation_fails = 5048
L2_cache_bank[7]: Access = 120782, Miss = 24352, Miss_rate = 0.202, Pending_hits = 7458, Reservation_fails = 5556
L2_cache_bank[8]: Access = 105122, Miss = 19560, Miss_rate = 0.186, Pending_hits = 6492, Reservation_fails = 3787
L2_cache_bank[9]: Access = 109714, Miss = 26684, Miss_rate = 0.243, Pending_hits = 8456, Reservation_fails = 5631
L2_cache_bank[10]: Access = 120152, Miss = 24306, Miss_rate = 0.202, Pending_hits = 7321, Reservation_fails = 4917
L2_cache_bank[11]: Access = 101852, Miss = 26124, Miss_rate = 0.256, Pending_hits = 7718, Reservation_fails = 4866
L2_total_cache_accesses = 1315148
L2_total_cache_misses = 290752
L2_total_cache_miss_rate = 0.2211
L2_total_cache_pending_hits = 90483
L2_total_cache_reservation_fails = 62599
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27269
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3692
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 388
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26992
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1164
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3692
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 387200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84582
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1112
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 650
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26992
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1315148
icnt_total_pkts_simt_to_mem=500246
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.38236
	minimum = 5
	maximum = 32
Network latency average = 5.37087
	minimum = 5
	maximum = 31
Slowest packet = 1700585
Flit latency average = 5.51456
	minimum = 5
	maximum = 30
Slowest flit = 1814834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144404
	minimum = 0.004823 (at node 7)
	maximum = 0.0518782 (at node 16)
Accepted packet rate average = 0.0144404
	minimum = 0.00401917 (at node 17)
	maximum = 0.023373 (at node 8)
Injected flit rate average = 0.0152213
	minimum = 0.00578142 (at node 7)
	maximum = 0.0518782 (at node 16)
Accepted flit rate average= 0.0152213
	minimum = 0.0046375 (at node 17)
	maximum = 0.023373 (at node 8)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2283 (29 samples)
	minimum = 5 (29 samples)
	maximum = 172.483 (29 samples)
Network latency average = 19.074 (29 samples)
	minimum = 5 (29 samples)
	maximum = 169.414 (29 samples)
Flit latency average = 18.339 (29 samples)
	minimum = 5 (29 samples)
	maximum = 168.828 (29 samples)
Fragmentation average = 0.00135118 (29 samples)
	minimum = 0 (29 samples)
	maximum = 68.7241 (29 samples)
Injected packet rate average = 0.0731638 (29 samples)
	minimum = 0.028021 (29 samples)
	maximum = 0.189499 (29 samples)
Accepted packet rate average = 0.0731638 (29 samples)
	minimum = 0.0257122 (29 samples)
	maximum = 0.108974 (29 samples)
Injected flit rate average = 0.0780773 (29 samples)
	minimum = 0.0364618 (29 samples)
	maximum = 0.189673 (29 samples)
Accepted flit rate average = 0.0780773 (29 samples)
	minimum = 0.0348265 (29 samples)
	maximum = 0.108974 (29 samples)
Injected packet size average = GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
1.06716 (29 samples)
Accepted packet size average = 1.06716 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 31 sec (3631 sec)
gpgpu_simulation_rate = 44904 (inst/sec)
gpgpu_simulation_rate = 247 (cycle/sec)
gpgpu_silicon_slowdown = 1214574x
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
kernel_stream_id = 60205
gpu_sim_cycle = 21653
gpu_sim_insn = 11523072
gpu_ipc =     532.1697
gpu_tot_sim_cycle = 921119
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     189.5193
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.4268% 
gpu_tot_occupancy = 36.4422% 
max_total_param_size = 0
gpu_stall_dramfull = 109668
gpu_stall_icnt2sh    = 247644
partiton_level_parallism =       1.2178
partiton_level_parallism_total  =       0.4476
partiton_level_parallism_util =       1.8278
partiton_level_parallism_util_total  =       1.8069
L2_BW  =      39.8985 GB/Sec
L2_BW_total  =      14.6445 GB/Sec
gpu_total_sim_rate=47193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 38770
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25258
L1D_cache:
	L1D_cache_core[0]: Access = 32252, Miss = 19487, Miss_rate = 0.604, Pending_hits = 1828, Reservation_fails = 8801
	L1D_cache_core[1]: Access = 31709, Miss = 19123, Miss_rate = 0.603, Pending_hits = 2218, Reservation_fails = 8587
	L1D_cache_core[2]: Access = 31758, Miss = 18985, Miss_rate = 0.598, Pending_hits = 2103, Reservation_fails = 9049
	L1D_cache_core[3]: Access = 31871, Miss = 18943, Miss_rate = 0.594, Pending_hits = 2184, Reservation_fails = 8007
	L1D_cache_core[4]: Access = 31662, Miss = 19244, Miss_rate = 0.608, Pending_hits = 2031, Reservation_fails = 13049
	L1D_cache_core[5]: Access = 31167, Miss = 18795, Miss_rate = 0.603, Pending_hits = 1884, Reservation_fails = 11969
	L1D_cache_core[6]: Access = 31902, Miss = 19134, Miss_rate = 0.600, Pending_hits = 2011, Reservation_fails = 9636
	L1D_cache_core[7]: Access = 31580, Miss = 18825, Miss_rate = 0.596, Pending_hits = 2094, Reservation_fails = 10043
	L1D_cache_core[8]: Access = 31581, Miss = 18872, Miss_rate = 0.598, Pending_hits = 2133, Reservation_fails = 8994
	L1D_cache_core[9]: Access = 31743, Miss = 18842, Miss_rate = 0.594, Pending_hits = 2071, Reservation_fails = 9969
	L1D_cache_core[10]: Access = 31679, Miss = 19149, Miss_rate = 0.604, Pending_hits = 2091, Reservation_fails = 8831
	L1D_cache_core[11]: Access = 31743, Miss = 18733, Miss_rate = 0.590, Pending_hits = 2026, Reservation_fails = 10407
	L1D_cache_core[12]: Access = 31134, Miss = 18677, Miss_rate = 0.600, Pending_hits = 2188, Reservation_fails = 13276
	L1D_cache_core[13]: Access = 32012, Miss = 19186, Miss_rate = 0.599, Pending_hits = 2359, Reservation_fails = 12021
	L1D_cache_core[14]: Access = 32172, Miss = 19410, Miss_rate = 0.603, Pending_hits = 2285, Reservation_fails = 11102
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 285405
	L1D_total_cache_miss_rate = 0.5996
	L1D_total_cache_pending_hits = 31506
	L1D_total_cache_reservation_fails = 153741
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13344
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1149600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13893
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12320
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50035
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1168200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74673
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 73
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13893
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24123, 19968, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 307684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277695
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 15924
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15924
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1117913	W0_Idle:6202654	W0_Scoreboard:6266439	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2221560 {8:277695,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44431200 {40:1110780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1248 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:175666 	13002 	51524 	37295 	33703 	3733 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	777186 	487665 	87679 	2370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11718 	661 	156 	358404 	18466 	16540 	5804 	554 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131828 	176590 	178050 	225531 	490341 	152459 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	791 	251 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.277251  7.475247  6.580475  7.312500  6.115385  6.667779  6.496568  6.583471  5.872138  6.309220  6.045455  6.465909  6.507375  6.918977  7.365592  7.197183 
dram[1]:  7.276169  7.020408  7.006818  6.416206  6.545956  6.390953  6.856874  6.085496  6.132530  6.179416  6.239521  6.266174  6.989924  6.997812  7.415254  7.242857 
dram[2]:  7.530938  6.334917  7.275362  6.334184  6.864028  6.115139  6.635762  6.334081  6.440580  5.852273  6.576492  6.047745  7.333333  6.437318  7.255868  7.725191 
dram[3]:  6.901280  6.924211  6.448529  6.745055  6.372168  6.625232  6.312796  6.515260  6.089408  6.292758  6.307554  6.211499  6.748415  6.842752  7.183099  7.697059 
dram[4]:  6.527228  7.486974  6.756757  7.334728  6.021186  6.754653  6.408578  6.594371  5.762712  6.208392  5.969388  6.336431  6.522255  7.109890  7.585821  7.170561 
dram[5]:  8.185643  8.296127  7.847880  8.156770  7.314402  7.382129  7.982759  6.987566  6.734861  6.969745  6.875832  7.097457  8.233236  8.370667  9.256945  8.852071 
average row locality = 315977/46609 = 6.779313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       752      1173       784      1184       894      1365       877      1360       975      1522       761      1151       686      1091       637      1018 
dram[1]:       974      1188      1043      1200      1182      1376      1209      1376      1342      1547      1036      1155       925      1101       870      1032 
dram[2]:      1168       762      1192       777      1360       899      1373       868      1517       980      1191       718      1089       688      1027       626 
dram[3]:      1184       990      1208      1035      1370      1187      1384      1201      1542      1347      1197       994      1101       928      1040       866 
dram[4]:       751      1173       783      1184       889      1363       875      1363       968      1519       748      1150       683      1086       632      1019 
dram[5]:      1032      1133      1097      1144      1233      1317      1268      1314      1392      1487      1066      1107       978      1044       918       978 
total dram writes = 104289
bank skew: 1547/626 = 2.47
chip skew: 18574/16186 = 1.15
average mf latency per bank:
dram[0]:       5794      3750      5412      3648      4779      3266      4837      3490      4029      3151      4135      3960      3739      3575      3879      3045
dram[1]:       4440      2503      4347      2512      4300      2448      4711      2522      4143      2307      4263      2742      3844      2492      3548      1760
dram[2]:       3438      5304      3341      5663      3056      4877      3116      5100      2924      3941      3278      4352      3128      3724      2597      4002
dram[3]:       2504      4236      2440      4322      2399      4177      2409      4698      2298      3820      2673      4150      2428      3698      1733      3512
dram[4]:       5771      3521      5731      3499      5165      3111      5109      3347      4182      3070      4157      4002      3884      3146      3970      2889
dram[5]:       3850      2602      3861      2678      3794      2531      4220      2650      3878      2384      3848      2834      3454      2434      3129      1829
maximum mf latency per bank:
dram[0]:        628      1204       955      1188      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       666       753       620       929       762      1033       755      1048       711      1024       774      1023       692
dram[2]:       1176       690      1211      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        704       814       634       836       663       752       670       895       755       984       756      1057       773      1069       717      1076
dram[4]:        678      1241      1012      1248      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       751       783       717       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 921130 -   mf: uid=5026337, sid4294967295:w4294967295, part=0, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921030), 
Ready @ 921142 -   mf: uid=5026342, sid4294967295:w4294967295, part=0, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921042), 
Ready @ 921168 -   mf: uid=5026353, sid4294967295:w4294967295, part=0, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921068), 
Ready @ 921178 -   mf: uid=5026358, sid4294967295:w4294967295, part=0, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921078), 
Ready @ 921210 -   mf: uid=5026362, sid4294967295:w4294967295, part=0, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921110), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2768403 n_act=7572 n_pre=7556 n_ref_event=0 n_req=50011 n_rd=37316 n_rd_L2_A=0 n_write=0 n_wr_bk=16230 bw_util=0.03775
n_activity=404064 dram_eff=0.265
bk0: 2066a 2815812i bk1: 2870a 2809058i bk2: 1874a 2818123i bk3: 2580a 2812739i bk4: 2160a 2815797i bk5: 2946a 2807019i bk6: 2140a 2815652i bk7: 2916a 2807079i bk8: 2318a 2812819i bk9: 3276a 2802459i bk10: 1794a 2816578i bk11: 2510a 2810234i bk12: 1662a 2818830i bk13: 2400a 2811667i bk14: 1544a 2821277i bk15: 2260a 2814292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848813
Row_Buffer_Locality_read = 0.917033
Row_Buffer_Locality_write = 0.648287
Bank_Level_Parallism = 1.447588
Bank_Level_Parallism_Col = 1.416376
Bank_Level_Parallism_Ready = 1.067197
write_to_read_ratio_blp_rw_average = 0.518760
GrpLevelPara = 1.229959 

BW Util details:
bwutil = 0.037749 
total_CMD = 2836971 
util_bw = 107092 
Wasted_Col = 118092 
Wasted_Row = 78827 
Idle = 2532960 

BW Util Bottlenecks: 
RCDc_limit = 33150 
RCDWRc_limit = 26551 
WTRc_limit = 12626 
RTWc_limit = 61089 
CCDLc_limit = 33691 
rwq = 0 
CCDLc_limit_alone = 21951 
WTRc_limit_alone = 11474 
RTWc_limit_alone = 50501 

Commands details: 
total_CMD = 2836971 
n_nop = 2768403 
Read = 37316 
Write = 0 
L2_Alloc = 0 
L2_WB = 16230 
n_act = 7572 
n_pre = 7556 
n_ref = 0 
n_req = 50011 
total_req = 53546 

Dual Bus Interface Util: 
issued_total_row = 15128 
issued_total_col = 53546 
Row_Bus_Util =  0.005332 
CoL_Bus_Util = 0.018874 
Either_Row_CoL_Bus_Util = 0.024169 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001546 
queue_avg = 0.291662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 921137 -   mf: uid=5026340, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921037), 
Ready @ 921146 -   mf: uid=5026343, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921046), 
Ready @ 921154 -   mf: uid=5026349, sid4294967295:w4294967295, part=1, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921054), 
Ready @ 921167 -   mf: uid=5026352, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921067), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2760739 n_act=8387 n_pre=8371 n_ref_event=0 n_req=55433 n_rd=41036 n_rd_L2_A=0 n_write=0 n_wr_bk=18556 bw_util=0.04201
n_activity=435569 dram_eff=0.2736
bk0: 2518a 2812745i bk1: 2866a 2808078i bk2: 2278a 2814296i bk3: 2538a 2810309i bk4: 2658a 2808943i bk5: 2896a 2805572i bk6: 2710a 2809812i bk7: 2904a 2806043i bk8: 3036a 2805111i bk9: 3250a 2801055i bk10: 2322a 2810458i bk11: 2482a 2809092i bk12: 2064a 2813778i bk13: 2344a 2811291i bk14: 1948a 2816626i bk15: 2222a 2813704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848953
Row_Buffer_Locality_read = 0.917804
Row_Buffer_Locality_write = 0.652705
Bank_Level_Parallism = 1.495255
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042011 
total_CMD = 2836971 
util_bw = 119184 
Wasted_Col = 129582 
Wasted_Row = 84114 
Idle = 2504091 

BW Util Bottlenecks: 
RCDc_limit = 36001 
RCDWRc_limit = 29199 
WTRc_limit = 16133 
RTWc_limit = 68103 
CCDLc_limit = 37743 
rwq = 0 
CCDLc_limit_alone = 24564 
WTRc_limit_alone = 14655 
RTWc_limit_alone = 56402 

Commands details: 
total_CMD = 2836971 
n_nop = 2760739 
Read = 41036 
Write = 0 
L2_Alloc = 0 
L2_WB = 18556 
n_act = 8387 
n_pre = 8371 
n_ref = 0 
n_req = 55433 
total_req = 59592 

Dual Bus Interface Util: 
issued_total_row = 16758 
issued_total_col = 59592 
Row_Bus_Util =  0.005907 
CoL_Bus_Util = 0.021006 
Either_Row_CoL_Bus_Util = 0.026871 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001548 
queue_avg = 0.335004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 921121 -   mf: uid=5026336, sid4294967295:w4294967295, part=2, addr=0xc0098700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921021), 
Ready @ 921140 -   mf: uid=5026341, sid4294967295:w4294967295, part=2, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921040), 
Ready @ 921151 -   mf: uid=5026346, sid4294967295:w4294967295, part=2, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921051), 
Ready @ 921176 -   mf: uid=5026357, sid4294967295:w4294967295, part=2, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921076), 
Ready @ 921182 -   mf: uid=5026360, sid4294967295:w4294967295, part=2, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921082), 
Ready @ 921208 -   mf: uid=5026361, sid4294967295:w4294967295, part=2, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921108), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2768495 n_act=7513 n_pre=7497 n_ref_event=0 n_req=50022 n_rd=37324 n_rd_L2_A=0 n_write=0 n_wr_bk=16235 bw_util=0.03776
n_activity=402930 dram_eff=0.2658
bk0: 2872a 2810033i bk1: 2076a 2816694i bk2: 2580a 2811459i bk3: 1866a 2818362i bk4: 2944a 2807501i bk5: 2162a 2814750i bk6: 2934a 2806681i bk7: 2130a 2816600i bk8: 3276a 2803642i bk9: 2326a 2812468i bk10: 2592a 2809825i bk11: 1712a 2818162i bk12: 2390a 2811935i bk13: 1666a 2819016i bk14: 2280a 2814295i bk15: 1518a 2821783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850066
Row_Buffer_Locality_read = 0.917479
Row_Buffer_Locality_write = 0.651914
Bank_Level_Parallism = 1.446919
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037758 
total_CMD = 2836971 
util_bw = 107118 
Wasted_Col = 117759 
Wasted_Row = 76925 
Idle = 2535169 

BW Util Bottlenecks: 
RCDc_limit = 33103 
RCDWRc_limit = 26358 
WTRc_limit = 12304 
RTWc_limit = 61361 
CCDLc_limit = 33496 
rwq = 0 
CCDLc_limit_alone = 21678 
WTRc_limit_alone = 11191 
RTWc_limit_alone = 50656 

Commands details: 
total_CMD = 2836971 
n_nop = 2768495 
Read = 37324 
Write = 0 
L2_Alloc = 0 
L2_WB = 16235 
n_act = 7513 
n_pre = 7497 
n_ref = 0 
n_req = 50022 
total_req = 53559 

Dual Bus Interface Util: 
issued_total_row = 15010 
issued_total_col = 53559 
Row_Bus_Util =  0.005291 
CoL_Bus_Util = 0.018879 
Either_Row_CoL_Bus_Util = 0.024137 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001358 
queue_avg = 0.283879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 921120 -   mf: uid=5026335, sid4294967295:w4294967295, part=3, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921020), 
Ready @ 921135 -   mf: uid=5026339, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921035), 
Ready @ 921152 -   mf: uid=5026348, sid4294967295:w4294967295, part=3, addr=0xc0098700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921052), 
Ready @ 921165 -   mf: uid=5026351, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921065), 
Ready @ 921171 -   mf: uid=5026356, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921071), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2760563 n_act=8448 n_pre=8432 n_ref_event=0 n_req=55472 n_rd=41064 n_rd_L2_A=0 n_write=0 n_wr_bk=18574 bw_util=0.04204
n_activity=436295 dram_eff=0.2734
bk0: 2860a 2807835i bk1: 2530a 2811562i bk2: 2558a 2809236i bk3: 2268a 2813519i bk4: 2882a 2805851i bk5: 2664a 2807944i bk6: 2910a 2805756i bk7: 2702a 2808950i bk8: 3238a 2801229i bk9: 3044a 2804427i bk10: 2568a 2808108i bk11: 2252a 2811732i bk12: 2338a 2811514i bk13: 2072a 2813894i bk14: 2236a 2813612i bk15: 1942a 2818074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847977
Row_Buffer_Locality_read = 0.917275
Row_Buffer_Locality_write = 0.650472
Bank_Level_Parallism = 1.504128
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.070902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042043 
total_CMD = 2836971 
util_bw = 119276 
Wasted_Col = 129491 
Wasted_Row = 84779 
Idle = 2503425 

BW Util Bottlenecks: 
RCDc_limit = 36209 
RCDWRc_limit = 29339 
WTRc_limit = 15365 
RTWc_limit = 70317 
CCDLc_limit = 37126 
rwq = 0 
CCDLc_limit_alone = 24117 
WTRc_limit_alone = 14017 
RTWc_limit_alone = 58656 

Commands details: 
total_CMD = 2836971 
n_nop = 2760563 
Read = 41064 
Write = 0 
L2_Alloc = 0 
L2_WB = 18574 
n_act = 8448 
n_pre = 8432 
n_ref = 0 
n_req = 55472 
total_req = 59638 

Dual Bus Interface Util: 
issued_total_row = 16880 
issued_total_col = 59638 
Row_Bus_Util =  0.005950 
CoL_Bus_Util = 0.021022 
Either_Row_CoL_Bus_Util = 0.026933 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001440 
queue_avg = 0.346774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 921119 -   mf: uid=5026334, sid4294967295:w4294967295, part=4, addr=0xc0098f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921019), 
Ready @ 921132 -   mf: uid=5026338, sid4294967295:w4294967295, part=4, addr=0xc009a700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921032), 
Ready @ 921149 -   mf: uid=5026345, sid4294967295:w4294967295, part=4, addr=0xc009bf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921049), 
Ready @ 921170 -   mf: uid=5026355, sid4294967295:w4294967295, part=4, addr=0xc009d700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921070), 
Ready @ 921180 -   mf: uid=5026359, sid4294967295:w4294967295, part=4, addr=0xc009ef00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921080), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2768658 n_act=7540 n_pre=7524 n_ref_event=463904 n_req=49818 n_rd=37150 n_rd_L2_A=0 n_write=0 n_wr_bk=16186 bw_util=0.0376
n_activity=402190 dram_eff=0.2652
bk0: 2054a 2816890i bk1: 2830a 2809200i bk2: 1880a 2818943i bk3: 2576a 2812628i bk4: 2142a 2814753i bk5: 2944a 2807246i bk6: 2142a 2816727i bk7: 2914a 2807597i bk8: 2304a 2812344i bk9: 3268a 2802940i bk10: 1752a 2817443i bk11: 2506a 2809494i bk12: 1658a 2819338i bk13: 2392a 2811366i bk14: 1526a 2821323i bk15: 2262a 2814388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848950
Row_Buffer_Locality_read = 0.917012
Row_Buffer_Locality_write = 0.649353
Bank_Level_Parallism = 1.450243
Bank_Level_Parallism_Col = 1.418561
Bank_Level_Parallism_Ready = 1.062991
write_to_read_ratio_blp_rw_average = 0.517661
GrpLevelPara = 1.233538 

BW Util details:
bwutil = 0.037601 
total_CMD = 2836971 
util_bw = 106672 
Wasted_Col = 117383 
Wasted_Row = 77172 
Idle = 2535744 

BW Util Bottlenecks: 
RCDc_limit = 33243 
RCDWRc_limit = 26272 
WTRc_limit = 12521 
RTWc_limit = 61431 
CCDLc_limit = 33297 
rwq = 0 
CCDLc_limit_alone = 21689 
WTRc_limit_alone = 11434 
RTWc_limit_alone = 50910 

Commands details: 
total_CMD = 2836971 
n_nop = 2768658 
Read = 37150 
Write = 0 
L2_Alloc = 0 
L2_WB = 16186 
n_act = 7540 
n_pre = 7524 
n_ref = 463904 
n_req = 49818 
total_req = 53336 

Dual Bus Interface Util: 
issued_total_row = 15064 
issued_total_col = 53336 
Row_Bus_Util =  0.005310 
CoL_Bus_Util = 0.018800 
Either_Row_CoL_Bus_Util = 0.024080 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001274 
queue_avg = 0.285752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 921148 -   mf: uid=5026344, sid4294967295:w4294967295, part=5, addr=0xc009e300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921048), 
Ready @ 921151 -   mf: uid=5026347, sid4294967295:w4294967295, part=5, addr=0xc0099b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921051), 
Ready @ 921156 -   mf: uid=5026350, sid4294967295:w4294967295, part=5, addr=0xc009b300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921056), 
Ready @ 921169 -   mf: uid=5026354, sid4294967295:w4294967295, part=5, addr=0xc009fb00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (921069), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2836971 n_nop=2763248 n_act=7232 n_pre=7216 n_ref_event=0 n_req=55221 n_rd=40856 n_rd_L2_A=0 n_write=0 n_wr_bk=18508 bw_util=0.04185
n_activity=414668 dram_eff=0.2863
bk0: 2502a 2811983i bk1: 2778a 2809823i bk2: 2288a 2814241i bk3: 2544a 2811809i bk4: 2650a 2809769i bk5: 2880a 2807742i bk6: 2714a 2810686i bk7: 2914a 2807785i bk8: 3026a 2805837i bk9: 3242a 2802968i bk10: 2262a 2810577i bk11: 2490a 2810166i bk12: 2060a 2814547i bk13: 2340a 2812675i bk14: 1940a 2816848i bk15: 2226a 2815886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869307
Row_Buffer_Locality_read = 0.930390
Row_Buffer_Locality_write = 0.695580
Bank_Level_Parallism = 1.550451
Bank_Level_Parallism_Col = 1.513841
Bank_Level_Parallism_Ready = 1.078539
write_to_read_ratio_blp_rw_average = 0.561474
GrpLevelPara = 1.319194 

BW Util details:
bwutil = 0.041850 
total_CMD = 2836971 
util_bw = 118728 
Wasted_Col = 126969 
Wasted_Row = 66366 
Idle = 2524908 

BW Util Bottlenecks: 
RCDc_limit = 30203 
RCDWRc_limit = 25344 
WTRc_limit = 17015 
RTWc_limit = 82704 
CCDLc_limit = 33474 
rwq = 0 
CCDLc_limit_alone = 21547 
WTRc_limit_alone = 15803 
RTWc_limit_alone = 71989 

Commands details: 
total_CMD = 2836971 
n_nop = 2763248 
Read = 40856 
Write = 0 
L2_Alloc = 0 
L2_WB = 18508 
n_act = 7232 
n_pre = 7216 
n_ref = 0 
n_req = 55221 
total_req = 59364 

Dual Bus Interface Util: 
issued_total_row = 14448 
issued_total_col = 59364 
Row_Bus_Util =  0.005093 
CoL_Bus_Util = 0.020925 
Either_Row_CoL_Bus_Util = 0.025987 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001207 
queue_avg = 0.283502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110328, Miss = 20454, Miss_rate = 0.185, Pending_hits = 6589, Reservation_fails = 4468
L2_cache_bank[1]: Access = 123368, Miss = 27926, Miss_rate = 0.226, Pending_hits = 8866, Reservation_fails = 5962
L2_cache_bank[2]: Access = 124122, Miss = 25184, Miss_rate = 0.203, Pending_hits = 7340, Reservation_fails = 5116
L2_cache_bank[3]: Access = 111532, Miss = 27706, Miss_rate = 0.248, Pending_hits = 8198, Reservation_fails = 6863
L2_cache_bank[4]: Access = 122596, Miss = 28052, Miss_rate = 0.229, Pending_hits = 8701, Reservation_fails = 5090
L2_cache_bank[5]: Access = 110680, Miss = 20346, Miss_rate = 0.184, Pending_hits = 6716, Reservation_fails = 5521
L2_cache_bank[6]: Access = 110632, Miss = 27828, Miss_rate = 0.252, Pending_hits = 7983, Reservation_fails = 5061
L2_cache_bank[7]: Access = 124966, Miss = 25118, Miss_rate = 0.201, Pending_hits = 7602, Reservation_fails = 5558
L2_cache_bank[8]: Access = 109594, Miss = 20318, Miss_rate = 0.185, Pending_hits = 6606, Reservation_fails = 3792
L2_cache_bank[9]: Access = 122682, Miss = 27878, Miss_rate = 0.227, Pending_hits = 8705, Reservation_fails = 5635
L2_cache_bank[10]: Access = 124492, Miss = 25064, Miss_rate = 0.201, Pending_hits = 7457, Reservation_fails = 4923
L2_cache_bank[11]: Access = 110148, Miss = 27618, Miss_rate = 0.251, Pending_hits = 7921, Reservation_fails = 4883
L2_total_cache_accesses = 1405140
L2_total_cache_misses = 303492
L2_total_cache_miss_rate = 0.2160
L2_total_cache_pending_hits = 92684
L2_total_cache_reservation_fails = 62872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 347772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29410
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19808
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 393
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27164
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1179
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3740
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 461404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 100070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1193
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27164
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1405140
icnt_total_pkts_simt_to_mem=534360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.7247
	minimum = 5
	maximum = 390
Network latency average = 55.0958
	minimum = 5
	maximum = 390
Slowest packet = 1802763
Flit latency average = 52.2635
	minimum = 5
	maximum = 390
Slowest flit = 1923490
Fragmentation average = 0.00858528
	minimum = 0
	maximum = 223
Injected packet rate average = 0.199035
	minimum = 0.0762019 (at node 8)
	maximum = 0.602411 (at node 16)
Accepted packet rate average = 0.199035
	minimum = 0.0582367 (at node 17)
	maximum = 0.30296 (at node 13)
Injected flit rate average = 0.212281
	minimum = 0.0998476 (at node 8)
	maximum = 0.602411 (at node 16)
Accepted flit rate average= 0.212281
	minimum = 0.0800351 (at node 17)
	maximum = 0.30296 (at node 13)
Injected packet length average = 1.06655
Accepted packet length average = 1.06655
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5449 (30 samples)
	minimum = 5 (30 samples)
	maximum = 179.733 (30 samples)
Network latency average = 20.2747 (30 samples)
	minimum = 5 (30 samples)
	maximum = 176.767 (30 samples)
Flit latency average = 19.4698 (30 samples)
	minimum = 5 (30 samples)
	maximum = 176.2 (30 samples)
Fragmentation average = 0.00159232 (30 samples)
	minimum = 0 (30 samples)
	maximum = 73.8667 (30 samples)
Injected packet rate average = 0.0773595 (30 samples)
	minimum = 0.0296271 (30 samples)
	maximum = 0.203262 (30 samples)
Accepted packet rate average = 0.0773595 (30 samples)
	minimum = 0.0267963 (30 samples)
	maximum = 0.115441 (30 samples)
Injected flit rate average = 0.0825507 (30 samples)
	minimum = 0.0385746 (30 samples)
	maximum = 0.203431 (30 samples)
Accepted flit rate average = 0.0825507 (30 samples)
	minimum = 0.0363335 (30 samples)
	maximum = 0.115441 (30 samples)
Injected packet size average = 1.06711 (30 samples)
Accepted packet size average = 1.06711 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 39 sec (3699 sec)
gpgpu_simulation_rate = 47193 (inst/sec)
gpgpu_simulation_rate = 249 (cycle/sec)
gpgpu_silicon_slowdown = 1204819x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
kernel_stream_id = 60205
gpu_sim_cycle = 27687
gpu_sim_insn = 19880
gpu_ipc =       0.7180
gpu_tot_sim_cycle = 948806
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     184.0099
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.3435% 
max_total_param_size = 0
gpu_stall_dramfull = 109668
gpu_stall_icnt2sh    = 247644
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4346
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8067
L2_BW  =       0.0492 GB/Sec
L2_BW_total  =      14.2186 GB/Sec
gpu_total_sim_rate=46606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 38782
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25258
L1D_cache:
	L1D_cache_core[0]: Access = 32252, Miss = 19487, Miss_rate = 0.604, Pending_hits = 1828, Reservation_fails = 8801
	L1D_cache_core[1]: Access = 31709, Miss = 19123, Miss_rate = 0.603, Pending_hits = 2218, Reservation_fails = 8587
	L1D_cache_core[2]: Access = 31758, Miss = 18985, Miss_rate = 0.598, Pending_hits = 2103, Reservation_fails = 9049
	L1D_cache_core[3]: Access = 31871, Miss = 18943, Miss_rate = 0.594, Pending_hits = 2184, Reservation_fails = 8007
	L1D_cache_core[4]: Access = 31662, Miss = 19244, Miss_rate = 0.608, Pending_hits = 2031, Reservation_fails = 13049
	L1D_cache_core[5]: Access = 31167, Miss = 18795, Miss_rate = 0.603, Pending_hits = 1884, Reservation_fails = 11969
	L1D_cache_core[6]: Access = 31933, Miss = 19150, Miss_rate = 0.600, Pending_hits = 2011, Reservation_fails = 9636
	L1D_cache_core[7]: Access = 31580, Miss = 18825, Miss_rate = 0.596, Pending_hits = 2094, Reservation_fails = 10043
	L1D_cache_core[8]: Access = 31581, Miss = 18872, Miss_rate = 0.598, Pending_hits = 2133, Reservation_fails = 8994
	L1D_cache_core[9]: Access = 31743, Miss = 18842, Miss_rate = 0.594, Pending_hits = 2071, Reservation_fails = 9969
	L1D_cache_core[10]: Access = 31679, Miss = 19149, Miss_rate = 0.604, Pending_hits = 2091, Reservation_fails = 8831
	L1D_cache_core[11]: Access = 31743, Miss = 18733, Miss_rate = 0.590, Pending_hits = 2026, Reservation_fails = 10407
	L1D_cache_core[12]: Access = 31134, Miss = 18677, Miss_rate = 0.600, Pending_hits = 2188, Reservation_fails = 13276
	L1D_cache_core[13]: Access = 32012, Miss = 19186, Miss_rate = 0.599, Pending_hits = 2359, Reservation_fails = 12021
	L1D_cache_core[14]: Access = 32172, Miss = 19410, Miss_rate = 0.603, Pending_hits = 2285, Reservation_fails = 11102
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 285421
	L1D_total_cache_miss_rate = 0.5996
	L1D_total_cache_pending_hits = 31506
	L1D_total_cache_reservation_fails = 153741
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13344
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1151260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18612
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13893
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12320
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144576
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50050
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1169872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74673
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 73
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13893
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24123, 19968, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 308188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277711
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 64904
gpgpu_n_l1cache_bkconflict = 15924
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15924
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1117913	W0_Idle:6235048	W0_Scoreboard:6286468	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2221688 {8:277711,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44433760 {40:1110844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1248 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:175710 	13002 	51540 	37295 	33711 	3733 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	777280 	487665 	87679 	2370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11730 	661 	156 	358435 	18466 	16540 	5804 	554 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131922 	176590 	178050 	225531 	490341 	152459 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	802 	251 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     17308     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     12460     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.277251  7.475247  6.580475  7.312500  6.115385  6.667779  6.496568  6.583471  5.872138  6.312057  6.045455  6.471591  6.507375  6.918977  7.365592  7.197183 
dram[1]:  7.276169  7.020408  7.006818  6.416206  6.545956  6.390953  6.856874  6.085496  6.132530  6.180807  6.239521  6.271719  6.989924  6.997812  7.415254  7.242857 
dram[2]:  7.503968  6.334917  7.275362  6.334184  6.864028  6.115139  6.635762  6.334081  6.444928  5.852273  6.582089  6.047745  7.333333  6.437318  7.255868  7.725191 
dram[3]:  6.880000  6.924211  6.448529  6.745055  6.372168  6.625232  6.312796  6.515260  6.092160  6.292758  6.312950  6.211499  6.750528  6.842752  7.183099  7.697059 
dram[4]:  6.501228  7.486974  6.756757  7.334728  6.021186  6.754653  6.408578  6.594371  5.762712  6.212587  5.969388  6.340149  6.525223  7.109890  7.585821  7.170561 
dram[5]:  8.147420  8.296127  7.847880  8.156770  7.314402  7.382129  7.982759  6.987566  6.734861  6.972930  6.875832  7.101695  8.233236  8.373333  9.256945  8.852071 
average row locality = 316045/46621 = 6.779027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       752      1173       784      1184       894      1365       877      1360       975      1524       761      1154       686      1091       637      1018 
dram[1]:       974      1188      1043      1200      1182      1376      1209      1376      1342      1548      1036      1158       925      1101       870      1032 
dram[2]:      1170       762      1192       777      1360       899      1373       868      1520       980      1194       718      1089       688      1027       626 
dram[3]:      1186       990      1208      1035      1370      1187      1384      1201      1544      1347      1200       994      1102       928      1040       866 
dram[4]:       753      1173       783      1184       889      1363       875      1363       968      1522       748      1152       684      1086       632      1019 
dram[5]:      1034      1133      1097      1144      1233      1317      1268      1314      1392      1489      1066      1109       978      1045       918       978 
total dram writes = 104329
bank skew: 1548/626 = 2.47
chip skew: 18582/16194 = 1.15
average mf latency per bank:
dram[0]:       5794      3750      5412      3648      4779      3266      4837      3490      4029      3147      4135      3950      3739      3577      3879      3047
dram[1]:       4440      2503      4347      2512      4300      2448      4711      2522      4143      2305      4263      2735      3844      2492      3548      1760
dram[2]:       3432      5304      3341      5663      3056      4877      3116      5100      2918      3941      3269      4352      3129      3724      2599      4002
dram[3]:       2500      4236      2440      4322      2399      4177      2409      4698      2295      3820      2667      4150      2425      3698      1733      3512
dram[4]:       5756      3521      5731      3499      5165      3111      5109      3347      4182      3064      4157      3995      3879      3148      3970      2891
dram[5]:       3842      2602      3861      2678      3794      2531      4220      2650      3878      2381      3848      2829      3454      2431      3129      1829
maximum mf latency per bank:
dram[0]:        628      1204       955      1188      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       666       753       620       929       762      1033       755      1048       711      1024       774      1023       692
dram[2]:       1176       690      1211      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        704       814       634       836       663       752       670       895       755       984       756      1057       773      1069       717      1076
dram[4]:        678      1241      1012      1248      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       751       783       717       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2853671 n_act=7572 n_pre=7556 n_ref_event=0 n_req=50016 n_rd=37316 n_rd_L2_A=0 n_write=0 n_wr_bk=16235 bw_util=0.03665
n_activity=404119 dram_eff=0.265
bk0: 2066a 2901085i bk1: 2870a 2894331i bk2: 1874a 2903396i bk3: 2580a 2898012i bk4: 2160a 2901070i bk5: 2946a 2892292i bk6: 2140a 2900925i bk7: 2916a 2892352i bk8: 2318a 2898092i bk9: 3276a 2887732i bk10: 1794a 2901851i bk11: 2510a 2895507i bk12: 1662a 2904103i bk13: 2400a 2896940i bk14: 1544a 2906550i bk15: 2260a 2899565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848828
Row_Buffer_Locality_read = 0.917033
Row_Buffer_Locality_write = 0.648425
Bank_Level_Parallism = 1.447580
Bank_Level_Parallism_Col = 1.416366
Bank_Level_Parallism_Ready = 1.067191
write_to_read_ratio_blp_rw_average = 0.518771
GrpLevelPara = 1.229953 

BW Util details:
bwutil = 0.036651 
total_CMD = 2922244 
util_bw = 107102 
Wasted_Col = 118092 
Wasted_Row = 78827 
Idle = 2618223 

BW Util Bottlenecks: 
RCDc_limit = 33150 
RCDWRc_limit = 26551 
WTRc_limit = 12626 
RTWc_limit = 61089 
CCDLc_limit = 33691 
rwq = 0 
CCDLc_limit_alone = 21951 
WTRc_limit_alone = 11474 
RTWc_limit_alone = 50501 

Commands details: 
total_CMD = 2922244 
n_nop = 2853671 
Read = 37316 
Write = 0 
L2_Alloc = 0 
L2_WB = 16235 
n_act = 7572 
n_pre = 7556 
n_ref = 0 
n_req = 50016 
total_req = 53551 

Dual Bus Interface Util: 
issued_total_row = 15128 
issued_total_col = 53551 
Row_Bus_Util =  0.005177 
CoL_Bus_Util = 0.018325 
Either_Row_CoL_Bus_Util = 0.023466 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001546 
queue_avg = 0.283151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2846008 n_act=8387 n_pre=8371 n_ref_event=0 n_req=55437 n_rd=41036 n_rd_L2_A=0 n_write=0 n_wr_bk=18560 bw_util=0.04079
n_activity=435613 dram_eff=0.2736
bk0: 2518a 2898018i bk1: 2866a 2893351i bk2: 2278a 2899569i bk3: 2538a 2895582i bk4: 2658a 2894216i bk5: 2896a 2890845i bk6: 2710a 2895085i bk7: 2904a 2891316i bk8: 3036a 2890384i bk9: 3250a 2886328i bk10: 2322a 2895731i bk11: 2482a 2894365i bk12: 2064a 2899051i bk13: 2344a 2896564i bk14: 1948a 2901899i bk15: 2222a 2898977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848964
Row_Buffer_Locality_read = 0.917804
Row_Buffer_Locality_write = 0.652802
Bank_Level_Parallism = 1.495249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040788 
total_CMD = 2922244 
util_bw = 119192 
Wasted_Col = 129582 
Wasted_Row = 84114 
Idle = 2589356 

BW Util Bottlenecks: 
RCDc_limit = 36001 
RCDWRc_limit = 29199 
WTRc_limit = 16133 
RTWc_limit = 68103 
CCDLc_limit = 37743 
rwq = 0 
CCDLc_limit_alone = 24564 
WTRc_limit_alone = 14655 
RTWc_limit_alone = 56402 

Commands details: 
total_CMD = 2922244 
n_nop = 2846008 
Read = 41036 
Write = 0 
L2_Alloc = 0 
L2_WB = 18560 
n_act = 8387 
n_pre = 8371 
n_ref = 0 
n_req = 55437 
total_req = 59596 

Dual Bus Interface Util: 
issued_total_row = 16758 
issued_total_col = 59596 
Row_Bus_Util =  0.005735 
CoL_Bus_Util = 0.020394 
Either_Row_CoL_Bus_Util = 0.026088 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001548 
queue_avg = 0.325228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2853746 n_act=7516 n_pre=7500 n_ref_event=0 n_req=50037 n_rd=37332 n_rd_L2_A=0 n_write=0 n_wr_bk=16243 bw_util=0.03667
n_activity=403143 dram_eff=0.2658
bk0: 2880a 2895209i bk1: 2076a 2901964i bk2: 2580a 2896730i bk3: 1866a 2903634i bk4: 2944a 2892773i bk5: 2162a 2900022i bk6: 2934a 2891954i bk7: 2130a 2901873i bk8: 3276a 2888915i bk9: 2326a 2897741i bk10: 2592a 2895098i bk11: 1712a 2903435i bk12: 2390a 2897209i bk13: 1666a 2904290i bk14: 2280a 2899569i bk15: 1518a 2907058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850051
Row_Buffer_Locality_read = 0.917443
Row_Buffer_Locality_write = 0.652027
Bank_Level_Parallism = 1.446747
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036667 
total_CMD = 2922244 
util_bw = 107150 
Wasted_Col = 117796 
Wasted_Row = 76977 
Idle = 2620321 

BW Util Bottlenecks: 
RCDc_limit = 33127 
RCDWRc_limit = 26365 
WTRc_limit = 12304 
RTWc_limit = 61361 
CCDLc_limit = 33502 
rwq = 0 
CCDLc_limit_alone = 21684 
WTRc_limit_alone = 11191 
RTWc_limit_alone = 50656 

Commands details: 
total_CMD = 2922244 
n_nop = 2853746 
Read = 37332 
Write = 0 
L2_Alloc = 0 
L2_WB = 16243 
n_act = 7516 
n_pre = 7500 
n_ref = 0 
n_req = 50037 
total_req = 53575 

Dual Bus Interface Util: 
issued_total_row = 15016 
issued_total_col = 53575 
Row_Bus_Util =  0.005139 
CoL_Bus_Util = 0.018334 
Either_Row_CoL_Bus_Util = 0.023440 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001358 
queue_avg = 0.275665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2845814 n_act=8451 n_pre=8435 n_ref_event=0 n_req=55487 n_rd=41072 n_rd_L2_A=0 n_write=0 n_wr_bk=18582 bw_util=0.04083
n_activity=436497 dram_eff=0.2733
bk0: 2868a 2893011i bk1: 2530a 2896831i bk2: 2558a 2894507i bk3: 2268a 2898790i bk4: 2882a 2891122i bk5: 2664a 2893216i bk6: 2910a 2891029i bk7: 2702a 2894223i bk8: 3238a 2886502i bk9: 3044a 2889700i bk10: 2568a 2893381i bk11: 2252a 2897005i bk12: 2338a 2896788i bk13: 2072a 2899169i bk14: 2236a 2898887i bk15: 1942a 2903349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847964
Row_Buffer_Locality_read = 0.917243
Row_Buffer_Locality_write = 0.650572
Bank_Level_Parallism = 1.503958
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.070884
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040828 
total_CMD = 2922244 
util_bw = 119308 
Wasted_Col = 129528 
Wasted_Row = 84829 
Idle = 2588579 

BW Util Bottlenecks: 
RCDc_limit = 36233 
RCDWRc_limit = 29346 
WTRc_limit = 15367 
RTWc_limit = 70317 
CCDLc_limit = 37132 
rwq = 0 
CCDLc_limit_alone = 24123 
WTRc_limit_alone = 14019 
RTWc_limit_alone = 58656 

Commands details: 
total_CMD = 2922244 
n_nop = 2845814 
Read = 41072 
Write = 0 
L2_Alloc = 0 
L2_WB = 18582 
n_act = 8451 
n_pre = 8435 
n_ref = 0 
n_req = 55487 
total_req = 59654 

Dual Bus Interface Util: 
issued_total_row = 16886 
issued_total_col = 59654 
Row_Bus_Util =  0.005778 
CoL_Bus_Util = 0.020414 
Either_Row_CoL_Bus_Util = 0.026155 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001439 
queue_avg = 0.336721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2853909 n_act=7543 n_pre=7527 n_ref_event=463904 n_req=49833 n_rd=37158 n_rd_L2_A=0 n_write=0 n_wr_bk=16194 bw_util=0.03651
n_activity=402392 dram_eff=0.2652
bk0: 2062a 2902066i bk1: 2830a 2894469i bk2: 1880a 2904214i bk3: 2576a 2897900i bk4: 2142a 2900025i bk5: 2944a 2892518i bk6: 2142a 2902000i bk7: 2914a 2892870i bk8: 2304a 2897617i bk9: 3268a 2888213i bk10: 1752a 2902716i bk11: 2506a 2894767i bk12: 1658a 2904612i bk13: 2392a 2896640i bk14: 1526a 2906597i bk15: 2262a 2899663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848935
Row_Buffer_Locality_read = 0.916976
Row_Buffer_Locality_write = 0.649467
Bank_Level_Parallism = 1.450074
Bank_Level_Parallism_Col = 1.418445
Bank_Level_Parallism_Ready = 1.062972
write_to_read_ratio_blp_rw_average = 0.517596
GrpLevelPara = 1.233473 

BW Util details:
bwutil = 0.036514 
total_CMD = 2922244 
util_bw = 106704 
Wasted_Col = 117420 
Wasted_Row = 77222 
Idle = 2620898 

BW Util Bottlenecks: 
RCDc_limit = 33267 
RCDWRc_limit = 26279 
WTRc_limit = 12524 
RTWc_limit = 61431 
CCDLc_limit = 33303 
rwq = 0 
CCDLc_limit_alone = 21695 
WTRc_limit_alone = 11437 
RTWc_limit_alone = 50910 

Commands details: 
total_CMD = 2922244 
n_nop = 2853909 
Read = 37158 
Write = 0 
L2_Alloc = 0 
L2_WB = 16194 
n_act = 7543 
n_pre = 7527 
n_ref = 463904 
n_req = 49833 
total_req = 53352 

Dual Bus Interface Util: 
issued_total_row = 15070 
issued_total_col = 53352 
Row_Bus_Util =  0.005157 
CoL_Bus_Util = 0.018257 
Either_Row_CoL_Bus_Util = 0.023384 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001273 
queue_avg = 0.277479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2922244 n_nop=2848500 n_act=7235 n_pre=7219 n_ref_event=0 n_req=55235 n_rd=40864 n_rd_L2_A=0 n_write=0 n_wr_bk=18515 bw_util=0.04064
n_activity=414866 dram_eff=0.2863
bk0: 2510a 2897159i bk1: 2778a 2895092i bk2: 2288a 2899512i bk3: 2544a 2897081i bk4: 2650a 2895041i bk5: 2880a 2893014i bk6: 2714a 2895959i bk7: 2914a 2893058i bk8: 3026a 2891110i bk9: 3242a 2888241i bk10: 2262a 2895850i bk11: 2490a 2895439i bk12: 2060a 2899821i bk13: 2340a 2897949i bk14: 1940a 2902122i bk15: 2226a 2901161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869286
Row_Buffer_Locality_read = 0.930354
Row_Buffer_Locality_write = 0.695637
Bank_Level_Parallism = 1.550252
Bank_Level_Parallism_Col = 1.513715
Bank_Level_Parallism_Ready = 1.078519
write_to_read_ratio_blp_rw_average = 0.561403
GrpLevelPara = 1.319115 

BW Util details:
bwutil = 0.040639 
total_CMD = 2922244 
util_bw = 118758 
Wasted_Col = 127006 
Wasted_Row = 66416 
Idle = 2610064 

BW Util Bottlenecks: 
RCDc_limit = 30227 
RCDWRc_limit = 25351 
WTRc_limit = 17017 
RTWc_limit = 82704 
CCDLc_limit = 33480 
rwq = 0 
CCDLc_limit_alone = 21553 
WTRc_limit_alone = 15805 
RTWc_limit_alone = 71989 

Commands details: 
total_CMD = 2922244 
n_nop = 2848500 
Read = 40864 
Write = 0 
L2_Alloc = 0 
L2_WB = 18515 
n_act = 7235 
n_pre = 7219 
n_ref = 0 
n_req = 55235 
total_req = 59379 

Dual Bus Interface Util: 
issued_total_row = 14454 
issued_total_col = 59379 
Row_Bus_Util =  0.004946 
CoL_Bus_Util = 0.020320 
Either_Row_CoL_Bus_Util = 0.025235 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001207 
queue_avg = 0.275296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110336, Miss = 20454, Miss_rate = 0.185, Pending_hits = 6589, Reservation_fails = 4468
L2_cache_bank[1]: Access = 123398, Miss = 27926, Miss_rate = 0.226, Pending_hits = 8866, Reservation_fails = 5962
L2_cache_bank[2]: Access = 124130, Miss = 25184, Miss_rate = 0.203, Pending_hits = 7340, Reservation_fails = 5116
L2_cache_bank[3]: Access = 111532, Miss = 27706, Miss_rate = 0.248, Pending_hits = 8198, Reservation_fails = 6863
L2_cache_bank[4]: Access = 122634, Miss = 28060, Miss_rate = 0.229, Pending_hits = 8701, Reservation_fails = 5090
L2_cache_bank[5]: Access = 110680, Miss = 20346, Miss_rate = 0.184, Pending_hits = 6716, Reservation_fails = 5521
L2_cache_bank[6]: Access = 110640, Miss = 27836, Miss_rate = 0.252, Pending_hits = 7983, Reservation_fails = 5061
L2_cache_bank[7]: Access = 124966, Miss = 25118, Miss_rate = 0.201, Pending_hits = 7602, Reservation_fails = 5558
L2_cache_bank[8]: Access = 109602, Miss = 20326, Miss_rate = 0.185, Pending_hits = 6606, Reservation_fails = 3792
L2_cache_bank[9]: Access = 122716, Miss = 27878, Miss_rate = 0.227, Pending_hits = 8705, Reservation_fails = 5635
L2_cache_bank[10]: Access = 124500, Miss = 25072, Miss_rate = 0.201, Pending_hits = 7457, Reservation_fails = 4923
L2_cache_bank[11]: Access = 110148, Miss = 27618, Miss_rate = 0.251, Pending_hits = 7921, Reservation_fails = 4883
L2_total_cache_accesses = 1405282
L2_total_cache_misses = 303524
L2_total_cache_miss_rate = 0.2160
L2_total_cache_pending_hits = 92684
L2_total_cache_reservation_fails = 62872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 347836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29410
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 401
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27164
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1203
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3740
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 461468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 100100
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1193
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27164
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1405282
icnt_total_pkts_simt_to_mem=534418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1817591
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1939500
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000247475
	minimum = 0 (at node 0)
	maximum = 0.00155308 (at node 6)
Accepted packet rate average = 0.000247475
	minimum = 0 (at node 0)
	maximum = 0.00512876 (at node 6)
Injected flit rate average = 0.000267541
	minimum = 0 (at node 0)
	maximum = 0.00209485 (at node 6)
Accepted flit rate average= 0.000267541
	minimum = 0 (at node 0)
	maximum = 0.00512876 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0209 (31 samples)
	minimum = 5 (31 samples)
	maximum = 174.323 (31 samples)
Network latency average = 19.7846 (31 samples)
	minimum = 5 (31 samples)
	maximum = 171.258 (31 samples)
Flit latency average = 19.0031 (31 samples)
	minimum = 5 (31 samples)
	maximum = 170.677 (31 samples)
Fragmentation average = 0.00154095 (31 samples)
	minimum = 0 (31 samples)
	maximum = 71.4839 (31 samples)
Injected packet rate average = 0.074872 (31 samples)
	minimum = 0.0286714 (31 samples)
	maximum = 0.196756 (31 samples)
Accepted packet rate average = 0.074872 (31 samples)
	minimum = 0.0259319 (31 samples)
	maximum = 0.111882 (31 samples)
Injected flit rate average = 0.0798964 (31 samples)
	minimum = 0.0373303 (31 samples)
	maximum = 0.196936 (31 samples)
Accepted flit rate average = 0.0798964 (31 samples)
	minimum = 0.0351614 (31 samples)
	maximum = 0.111882 (31 samples)
Injected packet size average = 1.06711 (31 samples)
Accepted packet size average = 1.06711 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 26 sec (3746 sec)
gpgpu_simulation_rate = 46606 (inst/sec)
gpgpu_simulation_rate = 253 (cycle/sec)
gpgpu_silicon_slowdown = 1185770x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
kernel_stream_id = 60205
gpu_sim_cycle = 30186
gpu_sim_insn = 413280
gpu_ipc =      13.6911
gpu_tot_sim_cycle = 978992
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     178.7584
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9167% 
gpu_tot_occupancy = 34.8450% 
max_total_param_size = 0
gpu_stall_dramfull = 109668
gpu_stall_icnt2sh    = 247644
partiton_level_parallism =       0.0900
partiton_level_parallism_total  =       0.4240
partiton_level_parallism_util =       1.0947
partiton_level_parallism_util_total  =       1.7991
L2_BW  =       3.0410 GB/Sec
L2_BW_total  =      13.8740 GB/Sec
gpu_total_sim_rate=46029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 40389
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25258
L1D_cache:
	L1D_cache_core[0]: Access = 32331, Miss = 19535, Miss_rate = 0.604, Pending_hits = 1828, Reservation_fails = 8801
	L1D_cache_core[1]: Access = 31788, Miss = 19171, Miss_rate = 0.603, Pending_hits = 2218, Reservation_fails = 8587
	L1D_cache_core[2]: Access = 31837, Miss = 19033, Miss_rate = 0.598, Pending_hits = 2103, Reservation_fails = 9049
	L1D_cache_core[3]: Access = 31950, Miss = 18991, Miss_rate = 0.594, Pending_hits = 2184, Reservation_fails = 8007
	L1D_cache_core[4]: Access = 31741, Miss = 19292, Miss_rate = 0.608, Pending_hits = 2031, Reservation_fails = 13049
	L1D_cache_core[5]: Access = 31246, Miss = 18843, Miss_rate = 0.603, Pending_hits = 1884, Reservation_fails = 11969
	L1D_cache_core[6]: Access = 32012, Miss = 19198, Miss_rate = 0.600, Pending_hits = 2011, Reservation_fails = 9636
	L1D_cache_core[7]: Access = 31738, Miss = 18889, Miss_rate = 0.595, Pending_hits = 2102, Reservation_fails = 10043
	L1D_cache_core[8]: Access = 31739, Miss = 18952, Miss_rate = 0.597, Pending_hits = 2141, Reservation_fails = 8994
	L1D_cache_core[9]: Access = 31901, Miss = 18922, Miss_rate = 0.593, Pending_hits = 2087, Reservation_fails = 9969
	L1D_cache_core[10]: Access = 31837, Miss = 19229, Miss_rate = 0.604, Pending_hits = 2099, Reservation_fails = 8831
	L1D_cache_core[11]: Access = 31901, Miss = 18813, Miss_rate = 0.590, Pending_hits = 2042, Reservation_fails = 10407
	L1D_cache_core[12]: Access = 31292, Miss = 18757, Miss_rate = 0.599, Pending_hits = 2196, Reservation_fails = 13276
	L1D_cache_core[13]: Access = 32091, Miss = 19234, Miss_rate = 0.599, Pending_hits = 2359, Reservation_fails = 12021
	L1D_cache_core[14]: Access = 32251, Miss = 19458, Miss_rate = 0.603, Pending_hits = 2285, Reservation_fails = 11102
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 286317
	L1D_total_cache_miss_rate = 0.5994
	L1D_total_cache_pending_hits = 31570
	L1D_total_cache_reservation_fails = 153741
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13408
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70665
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1162463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20219
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13893
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12758
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145584
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50701
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1182682

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 74673
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 73
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13893
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25329, 19968, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 312892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 278607
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 15924
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15924
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1122178	W0_Idle:6829874	W0_Scoreboard:6566821	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2228856 {8:278607,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44577120 {40:1114428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1248 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:176107 	13002 	51774 	37334 	33819 	3733 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	782016 	487815 	87679 	2370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12850 	703 	163 	359949 	18499 	16540 	5804 	554 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136117 	177273 	178058 	225531 	490341 	152459 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	836 	251 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.245902  7.468627  6.580475  7.312500  6.115385  6.667779  6.496568  6.583471  5.872138  6.312057  6.045455  6.471591  6.449275  6.863158  7.273684  7.122402 
dram[1]:  7.235683  6.970803  7.006818  6.416206  6.545956  6.390953  6.856874  6.085496  6.132530  6.180807  6.239521  6.271719  6.933002  6.920771  7.321330  7.127610 
dram[2]:  7.469667  6.311321  7.275362  6.334184  6.864028  6.115139  6.635762  6.334081  6.444928  5.852273  6.582089  6.047745  7.258352  6.381089  7.180139  7.625468 
dram[3]:  6.854317  6.899581  6.448529  6.745055  6.372168  6.625232  6.312796  6.515260  6.092160  6.292758  6.312950  6.211499  6.677019  6.789346  7.052392  7.620290 
dram[4]:  6.491443  7.437870  6.756757  7.334728  6.021186  6.754653  6.408578  6.594371  5.762712  6.212587  5.969388  6.340149  6.486804  7.012903  7.458182  7.115473 
dram[5]:  8.129584  8.226458  7.847880  8.156770  7.314402  7.382129  7.982759  6.987566  6.734861  6.972930  6.875832  7.103814  8.187320  8.241558  9.167235  8.653296 
average row locality = 316823/46858 = 6.761343
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       756      1177       784      1184       894      1365       877      1360       975      1524       761      1154       693      1099       643      1024 
dram[1]:       978      1196      1043      1200      1182      1376      1209      1376      1342      1548      1036      1158       932      1115       876      1042 
dram[2]:      1176       764      1192       777      1360       899      1373       868      1520       980      1194       718      1100       695      1033       630 
dram[3]:      1192       992      1208      1035      1370      1187      1384      1201      1544      1347      1200       994      1114       935      1052       870 
dram[4]:       755      1179       783      1184       889      1363       875      1363       968      1522       748      1152       689      1099       638      1023 
dram[5]:      1036      1139      1097      1144      1233      1317      1268      1314      1392      1489      1066      1110       987      1054       926       986 
total dram writes = 104571
bank skew: 1548/630 = 2.46
chip skew: 18625/16230 = 1.15
average mf latency per bank:
dram[0]:       5763      3748      5412      3658      4779      3275      4837      3499      4029      3156      4135      3957      3717      3587      3859      3068
dram[1]:       4422      2487      4347      2512      4300      2448      4711      2522      4143      2305      4263      2735      3828      2479      3538      1763
dram[2]:       3426      5290      3351      5663      3066      4877      3125      5100      2927      3941      3277      4352      3129      3704      2629      3989
dram[3]:       2487      4227      2440      4322      2399      4177      2409      4698      2295      3820      2667      4150      2416      3684      1735      3506
dram[4]:       5741      3515      5731      3510      5165      3120      5109      3356      4182      3073      4157      4002      3862      3151      3952      2921
dram[5]:       3835      2589      3861      2678      3794      2531      4220      2650      3878      2381      3848      2826      3431      2432      3116      1832
maximum mf latency per bank:
dram[0]:        628      1204       955      1188      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       666       753       620       929       762      1033       755      1048       711      1024       774      1023       692
dram[2]:       1176       690      1211      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        704       814       634       836       663       752       670       895       755       984       756      1057       773      1069       717      1076
dram[4]:        678      1241      1012      1248      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       751       783       717       743       697       994       706      1060       780      1060       781      1035       683      1039       676
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2946444 n_act=7607 n_pre=7591 n_ref_event=0 n_req=50138 n_rd=37408 n_rd_L2_A=0 n_write=0 n_wr_bk=16270 bw_util=0.0356
n_activity=405984 dram_eff=0.2644
bk0: 2082a 2993873i bk1: 2902a 2987121i bk2: 1874a 2996349i bk3: 2580a 2990975i bk4: 2160a 2994034i bk5: 2946a 2985258i bk6: 2140a 2993892i bk7: 2916a 2985321i bk8: 2318a 2991063i bk9: 3276a 2980708i bk10: 1794a 2994829i bk11: 2510a 2988496i bk12: 1674a 2996902i bk13: 2408a 2989759i bk14: 1556a 2999348i bk15: 2272a 2992304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848498
Row_Buffer_Locality_read = 0.916782
Row_Buffer_Locality_write = 0.647840
Bank_Level_Parallism = 1.445842
Bank_Level_Parallism_Col = 1.415271
Bank_Level_Parallism_Ready = 1.067033
write_to_read_ratio_blp_rw_average = 0.518257
GrpLevelPara = 1.229341 

BW Util details:
bwutil = 0.035605 
total_CMD = 3015214 
util_bw = 107356 
Wasted_Col = 118490 
Wasted_Row = 79392 
Idle = 2709976 

BW Util Bottlenecks: 
RCDc_limit = 33354 
RCDWRc_limit = 26677 
WTRc_limit = 12630 
RTWc_limit = 61122 
CCDLc_limit = 33743 
rwq = 0 
CCDLc_limit_alone = 22000 
WTRc_limit_alone = 11478 
RTWc_limit_alone = 50531 

Commands details: 
total_CMD = 3015214 
n_nop = 2946444 
Read = 37408 
Write = 0 
L2_Alloc = 0 
L2_WB = 16270 
n_act = 7607 
n_pre = 7591 
n_ref = 0 
n_req = 50138 
total_req = 53678 

Dual Bus Interface Util: 
issued_total_row = 15198 
issued_total_col = 53678 
Row_Bus_Util =  0.005040 
CoL_Bus_Util = 0.017802 
Either_Row_CoL_Bus_Util = 0.022808 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001541 
queue_avg = 0.275004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2938721 n_act=8435 n_pre=8419 n_ref_event=0 n_req=55592 n_rd=41148 n_rd_L2_A=0 n_write=0 n_wr_bk=18609 bw_util=0.03964
n_activity=438132 dram_eff=0.2728
bk0: 2534a 2990807i bk1: 2898a 2986003i bk2: 2278a 2992518i bk3: 2538a 2988539i bk4: 2658a 2987178i bk5: 2896a 2983809i bk6: 2710a 2988050i bk7: 2904a 2984284i bk8: 3036a 2983353i bk9: 3250a 2979301i bk10: 2322a 2988714i bk11: 2482a 2987353i bk12: 2076a 2991851i bk13: 2364a 2989204i bk14: 1960a 2994647i bk15: 2242a 2991584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848521
Row_Buffer_Locality_read = 0.917444
Row_Buffer_Locality_write = 0.652174
Bank_Level_Parallism = 1.492715
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039637 
total_CMD = 3015214 
util_bw = 119514 
Wasted_Col = 130163 
Wasted_Row = 84966 
Idle = 2680571 

BW Util Bottlenecks: 
RCDc_limit = 36289 
RCDWRc_limit = 29367 
WTRc_limit = 16137 
RTWc_limit = 68164 
CCDLc_limit = 37819 
rwq = 0 
CCDLc_limit_alone = 24628 
WTRc_limit_alone = 14659 
RTWc_limit_alone = 56451 

Commands details: 
total_CMD = 3015214 
n_nop = 2938721 
Read = 41148 
Write = 0 
L2_Alloc = 0 
L2_WB = 18609 
n_act = 8435 
n_pre = 8419 
n_ref = 0 
n_req = 55592 
total_req = 59757 

Dual Bus Interface Util: 
issued_total_row = 16854 
issued_total_col = 59757 
Row_Bus_Util =  0.005590 
CoL_Bus_Util = 0.019818 
Either_Row_CoL_Bus_Util = 0.025369 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001543 
queue_avg = 0.316097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2946520 n_act=7552 n_pre=7536 n_ref_event=0 n_req=50155 n_rd=37420 n_rd_L2_A=0 n_write=0 n_wr_bk=16279 bw_util=0.03562
n_activity=404996 dram_eff=0.2652
bk0: 2912a 2987942i bk1: 2084a 2994818i bk2: 2580a 2989685i bk3: 1866a 2996594i bk4: 2944a 2985738i bk5: 2162a 2992988i bk6: 2934a 2984924i bk7: 2130a 2994844i bk8: 3276a 2981886i bk9: 2326a 2990716i bk10: 2592a 2988080i bk11: 1712a 2996421i bk12: 2406a 2989975i bk13: 1678a 2997094i bk14: 2292a 2992313i bk15: 1526a 2999864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849686
Row_Buffer_Locality_read = 0.917183
Row_Buffer_Locality_write = 0.651355
Bank_Level_Parallism = 1.444993
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035619 
total_CMD = 3015214 
util_bw = 107398 
Wasted_Col = 118195 
Wasted_Row = 77555 
Idle = 2712066 

BW Util Bottlenecks: 
RCDc_limit = 33331 
RCDWRc_limit = 26498 
WTRc_limit = 12315 
RTWc_limit = 61390 
CCDLc_limit = 33556 
rwq = 0 
CCDLc_limit_alone = 21736 
WTRc_limit_alone = 11202 
RTWc_limit_alone = 50683 

Commands details: 
total_CMD = 3015214 
n_nop = 2946520 
Read = 37420 
Write = 0 
L2_Alloc = 0 
L2_WB = 16279 
n_act = 7552 
n_pre = 7536 
n_ref = 0 
n_req = 50155 
total_req = 53699 

Dual Bus Interface Util: 
issued_total_row = 15088 
issued_total_col = 53699 
Row_Bus_Util =  0.005004 
CoL_Bus_Util = 0.017809 
Either_Row_CoL_Bus_Util = 0.022782 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001354 
queue_avg = 0.267754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2938559 n_act=8494 n_pre=8478 n_ref_event=0 n_req=55622 n_rd=41168 n_rd_L2_A=0 n_write=0 n_wr_bk=18625 bw_util=0.03966
n_activity=438764 dram_eff=0.2726
bk0: 2892a 2985763i bk1: 2538a 2989686i bk2: 2558a 2987461i bk3: 2268a 2991752i bk4: 2882a 2984088i bk5: 2664a 2986182i bk6: 2910a 2983996i bk7: 2702a 2987192i bk8: 3238a 2979473i bk9: 3044a 2982676i bk10: 2568a 2986364i bk11: 2252a 2989995i bk12: 2358a 2989432i bk13: 2084a 2991976i bk14: 2260a 2991431i bk15: 1950a 2996148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847560
Row_Buffer_Locality_read = 0.916926
Row_Buffer_Locality_write = 0.649993
Bank_Level_Parallism = 1.501656
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.070720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039661 
total_CMD = 3015214 
util_bw = 119586 
Wasted_Col = 130032 
Wasted_Row = 85599 
Idle = 2679997 

BW Util Bottlenecks: 
RCDc_limit = 36485 
RCDWRc_limit = 29498 
WTRc_limit = 15369 
RTWc_limit = 70362 
CCDLc_limit = 37196 
rwq = 0 
CCDLc_limit_alone = 24178 
WTRc_limit_alone = 14021 
RTWc_limit_alone = 58692 

Commands details: 
total_CMD = 3015214 
n_nop = 2938559 
Read = 41168 
Write = 0 
L2_Alloc = 0 
L2_WB = 18625 
n_act = 8494 
n_pre = 8478 
n_ref = 0 
n_req = 55622 
total_req = 59793 

Dual Bus Interface Util: 
issued_total_row = 16972 
issued_total_col = 59793 
Row_Bus_Util =  0.005629 
CoL_Bus_Util = 0.019830 
Either_Row_CoL_Bus_Util = 0.025423 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001435 
queue_avg = 0.327126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327126
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2946687 n_act=7579 n_pre=7563 n_ref_event=463904 n_req=49946 n_rd=37242 n_rd_L2_A=0 n_write=0 n_wr_bk=16230 bw_util=0.03547
n_activity=404210 dram_eff=0.2646
bk0: 2070a 2994954i bk1: 2862a 2987176i bk2: 1880a 2997162i bk3: 2576a 2990859i bk4: 2142a 2992987i bk5: 2944a 2985483i bk6: 2142a 2994967i bk7: 2914a 2985841i bk8: 2304a 2990590i bk9: 3268a 2981190i bk10: 1752a 2995699i bk11: 2506a 2987757i bk12: 1666a 2997467i bk13: 2408a 2989336i bk14: 1538a 2999337i bk15: 2270a 2992467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848556
Row_Buffer_Locality_read = 0.916734
Row_Buffer_Locality_write = 0.648693
Bank_Level_Parallism = 1.448435
Bank_Level_Parallism_Col = 1.417416
Bank_Level_Parallism_Ready = 1.062831
write_to_read_ratio_blp_rw_average = 0.517246
GrpLevelPara = 1.232849 

BW Util details:
bwutil = 0.035468 
total_CMD = 3015214 
util_bw = 106944 
Wasted_Col = 117825 
Wasted_Row = 77787 
Idle = 2712658 

BW Util Bottlenecks: 
RCDc_limit = 33459 
RCDWRc_limit = 26418 
WTRc_limit = 12530 
RTWc_limit = 61487 
CCDLc_limit = 33358 
rwq = 0 
CCDLc_limit_alone = 21742 
WTRc_limit_alone = 11443 
RTWc_limit_alone = 50958 

Commands details: 
total_CMD = 3015214 
n_nop = 2946687 
Read = 37242 
Write = 0 
L2_Alloc = 0 
L2_WB = 16230 
n_act = 7579 
n_pre = 7563 
n_ref = 463904 
n_req = 49946 
total_req = 53472 

Dual Bus Interface Util: 
issued_total_row = 15142 
issued_total_col = 53472 
Row_Bus_Util =  0.005022 
CoL_Bus_Util = 0.017734 
Either_Row_CoL_Bus_Util = 0.022727 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001270 
queue_avg = 0.269485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015214 n_nop=2941253 n_act=7274 n_pre=7258 n_ref_event=0 n_req=55370 n_rd=40960 n_rd_L2_A=0 n_write=0 n_wr_bk=18558 bw_util=0.03948
n_activity=416679 dram_eff=0.2857
bk0: 2518a 2990038i bk1: 2802a 2987814i bk2: 2288a 2992463i bk3: 2544a 2990041i bk4: 2650a 2988006i bk5: 2880a 2985979i bk6: 2714a 2988926i bk7: 2914a 2986027i bk8: 3026a 2984080i bk9: 3242a 2981213i bk10: 2262a 2988832i bk11: 2490a 2988426i bk12: 2068a 2992622i bk13: 2364a 2990562i bk14: 1952a 2994919i bk15: 2246a 2993781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868900
Row_Buffer_Locality_read = 0.930054
Row_Buffer_Locality_write = 0.695073
Bank_Level_Parallism = 1.549030
Bank_Level_Parallism_Col = 1.512758
Bank_Level_Parallism_Ready = 1.078336
write_to_read_ratio_blp_rw_average = 0.561282
GrpLevelPara = 1.318690 

BW Util details:
bwutil = 0.039478 
total_CMD = 3015214 
util_bw = 119036 
Wasted_Col = 127522 
Wasted_Row = 66871 
Idle = 2701785 

BW Util Bottlenecks: 
RCDc_limit = 30455 
RCDWRc_limit = 25482 
WTRc_limit = 17019 
RTWc_limit = 82892 
CCDLc_limit = 33544 
rwq = 0 
CCDLc_limit_alone = 21610 
WTRc_limit_alone = 15807 
RTWc_limit_alone = 72170 

Commands details: 
total_CMD = 3015214 
n_nop = 2941253 
Read = 40960 
Write = 0 
L2_Alloc = 0 
L2_WB = 18558 
n_act = 7274 
n_pre = 7258 
n_ref = 0 
n_req = 55370 
total_req = 59518 

Dual Bus Interface Util: 
issued_total_row = 14532 
issued_total_col = 59518 
Row_Bus_Util =  0.004820 
CoL_Bus_Util = 0.019739 
Either_Row_CoL_Bus_Util = 0.024529 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001203 
queue_avg = 0.267334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110892, Miss = 20504, Miss_rate = 0.185, Pending_hits = 6625, Reservation_fails = 4657
L2_cache_bank[1]: Access = 124980, Miss = 27998, Miss_rate = 0.224, Pending_hits = 8946, Reservation_fails = 6406
L2_cache_bank[2]: Access = 124626, Miss = 25234, Miss_rate = 0.202, Pending_hits = 7388, Reservation_fails = 5305
L2_cache_bank[3]: Access = 112252, Miss = 27798, Miss_rate = 0.248, Pending_hits = 8306, Reservation_fails = 7430
L2_cache_bank[4]: Access = 124112, Miss = 28140, Miss_rate = 0.227, Pending_hits = 8773, Reservation_fails = 5444
L2_cache_bank[5]: Access = 111160, Miss = 20384, Miss_rate = 0.183, Pending_hits = 6748, Reservation_fails = 5560
L2_cache_bank[6]: Access = 111256, Miss = 27924, Miss_rate = 0.251, Pending_hits = 8062, Reservation_fails = 5436
L2_cache_bank[7]: Access = 125446, Miss = 25156, Miss_rate = 0.201, Pending_hits = 7646, Reservation_fails = 5753
L2_cache_bank[8]: Access = 110082, Miss = 20364, Miss_rate = 0.185, Pending_hits = 6646, Reservation_fails = 3983
L2_cache_bank[9]: Access = 124238, Miss = 27954, Miss_rate = 0.225, Pending_hits = 8773, Reservation_fails = 6001
L2_cache_bank[10]: Access = 125036, Miss = 25110, Miss_rate = 0.201, Pending_hits = 7501, Reservation_fails = 5114
L2_cache_bank[11]: Access = 110764, Miss = 27706, Miss_rate = 0.250, Pending_hits = 8001, Reservation_fails = 5258
L2_total_cache_accesses = 1414844
L2_total_cache_misses = 304272
L2_total_cache_miss_rate = 0.2151
L2_total_cache_pending_hits = 93415
L2_total_cache_reservation_fails = 66347
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 350801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29685
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 73090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23820
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4196
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 457
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30639
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1371
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4196
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 465052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 101402
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1193
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30639
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1414844
icnt_total_pkts_simt_to_mem=537785
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.49283
	minimum = 5
	maximum = 42
Network latency average = 5.48273
	minimum = 5
	maximum = 41
Slowest packet = 1829377
Flit latency average = 5.63408
	minimum = 5
	maximum = 40
Slowest flit = 1951990
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0150646
	minimum = 0.00516796 (at node 6)
	maximum = 0.0524084 (at node 16)
Accepted packet rate average = 0.0150646
	minimum = 0.00430663 (at node 20)
	maximum = 0.0250447 (at node 8)
Injected flit rate average = 0.0158634
	minimum = 0.00619492 (at node 6)
	maximum = 0.0524084 (at node 16)
Accepted flit rate average= 0.0158634
	minimum = 0.00496919 (at node 20)
	maximum = 0.0250447 (at node 8)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5357 (32 samples)
	minimum = 5 (32 samples)
	maximum = 170.188 (32 samples)
Network latency average = 19.3376 (32 samples)
	minimum = 5 (32 samples)
	maximum = 167.188 (32 samples)
Flit latency average = 18.5853 (32 samples)
	minimum = 5 (32 samples)
	maximum = 166.594 (32 samples)
Fragmentation average = 0.0014928 (32 samples)
	minimum = 0 (32 samples)
	maximum = 69.25 (32 samples)
Injected packet rate average = 0.073003 (32 samples)
	minimum = 0.0279369 (32 samples)
	maximum = 0.192245 (32 samples)
Accepted packet rate average = 0.073003 (32 samples)
	minimum = 0.0252561 (32 samples)
	maximum = 0.109168 (32 samples)
Injected flit rate average = 0.0778954 (32 samples)
	minimum = 0.0363573 (32 samples)
	maximum = 0.19242 (32 samples)
Accepted flit rate average = 0.0778954 (32 samples)
	minimum = 0.0342179 (32 samples)
	maximum = 0.109168 (32 samples)
Injected packet size average = 1.06702 (32 samples)
Accepted packet size average = 1.06702 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 22 sec (3802 sec)
gpgpu_simulation_rate = 46029 (inst/sec)
gpgpu_simulation_rate = 257 (cycle/sec)
gpgpu_silicon_slowdown = 1167315x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
kernel_stream_id = 60205
gpu_sim_cycle = 18630
gpu_sim_insn = 10499328
gpu_ipc =     563.5710
gpu_tot_sim_cycle = 997622
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     185.9445
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.1576% 
gpu_tot_occupancy = 35.9683% 
max_total_param_size = 0
gpu_stall_dramfull = 118439
gpu_stall_icnt2sh    = 265968
partiton_level_parallism =       1.2961
partiton_level_parallism_total  =       0.4403
partiton_level_parallism_util =       1.9102
partiton_level_parallism_util_total  =       1.8048
L2_BW  =      42.4997 GB/Sec
L2_BW_total  =      14.4085 GB/Sec
gpu_total_sim_rate=48032

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42009
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27001
L1D_cache:
	L1D_cache_core[0]: Access = 34187, Miss = 20681, Miss_rate = 0.605, Pending_hits = 1919, Reservation_fails = 9791
	L1D_cache_core[1]: Access = 33708, Miss = 20348, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 9825
	L1D_cache_core[2]: Access = 33693, Miss = 20131, Miss_rate = 0.597, Pending_hits = 2283, Reservation_fails = 9754
	L1D_cache_core[3]: Access = 33742, Miss = 20046, Miss_rate = 0.594, Pending_hits = 2294, Reservation_fails = 9024
	L1D_cache_core[4]: Access = 33597, Miss = 20411, Miss_rate = 0.608, Pending_hits = 2150, Reservation_fails = 13601
	L1D_cache_core[5]: Access = 33102, Miss = 20056, Miss_rate = 0.606, Pending_hits = 1948, Reservation_fails = 13682
	L1D_cache_core[6]: Access = 33932, Miss = 20382, Miss_rate = 0.601, Pending_hits = 2102, Reservation_fails = 9995
	L1D_cache_core[7]: Access = 33530, Miss = 20034, Miss_rate = 0.597, Pending_hits = 2221, Reservation_fails = 10563
	L1D_cache_core[8]: Access = 33659, Miss = 20152, Miss_rate = 0.599, Pending_hits = 2266, Reservation_fails = 9499
	L1D_cache_core[9]: Access = 33821, Miss = 20146, Miss_rate = 0.596, Pending_hits = 2185, Reservation_fails = 10935
	L1D_cache_core[10]: Access = 33821, Miss = 20405, Miss_rate = 0.603, Pending_hits = 2208, Reservation_fails = 9205
	L1D_cache_core[11]: Access = 33693, Miss = 19903, Miss_rate = 0.591, Pending_hits = 2132, Reservation_fails = 11125
	L1D_cache_core[12]: Access = 33212, Miss = 20004, Miss_rate = 0.602, Pending_hits = 2233, Reservation_fails = 14306
	L1D_cache_core[13]: Access = 34011, Miss = 20366, Miss_rate = 0.599, Pending_hits = 2447, Reservation_fails = 12445
	L1D_cache_core[14]: Access = 34171, Miss = 20674, Miss_rate = 0.605, Pending_hits = 2408, Reservation_fails = 11687
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 303739
	L1D_total_cache_miss_rate = 0.6004
	L1D_total_cache_pending_hits = 33217
	L1D_total_cache_reservation_fails = 165437
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81249
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1326659
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21839
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15636
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14303
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57757
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1348498

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 84692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10646
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15636
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25887, 20526, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 328490
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295623
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 17410
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17410
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1190097	W0_Idle:6838882	W0_Scoreboard:6712188	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2364984 {8:295623,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47299680 {40:1182492,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1319 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:181743 	13551 	53873 	38822 	35042 	3757 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	827065 	518043 	93548 	3400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12904 	717 	163 	380955 	19887 	17775 	6215 	593 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140717 	186546 	187393 	238736 	526322 	162221 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	853 	268 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.277652  7.375235  6.491228  7.244980  6.140206  6.605136  6.394336  6.592892  5.883549  6.301521  6.014670  6.473098  6.428169  6.881988  7.190636  7.028825 
dram[1]:  7.051867  6.919658  6.910870  6.348877  6.462214  6.335855  6.806921  6.099270  6.153166  6.150594  6.271120  6.250444  6.905569  6.985386  7.256000  7.045752 
dram[2]:  7.321561  6.304054  7.211577  6.321078  6.790082  6.052738  6.667208  6.295259  6.430791  5.864220  6.603670  6.030928  7.275711  6.364902  7.147651  7.491166 
dram[3]:  6.834179  6.721022  6.357388  6.691332  6.356707  6.537234  6.241431  6.500873  6.035110  6.300752  6.301038  6.244939  6.745454  6.736471  6.993548  7.557103 
dram[4]:  6.469626  7.363636  6.622449  7.238956  6.012195  6.626817  6.366594  6.583871  5.756364  6.189373  5.955446  6.343066  6.461538  7.023256  7.363322  7.098434 
dram[5]:  8.034883  8.203390  7.778043  8.076062  7.286550  7.475320  7.884297  6.977929  6.768371  6.998468  6.908696  7.121150  8.177464  8.340967  9.174917  8.533692 
average row locality = 327842/48716 = 6.729658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       792      1221       816      1218       934      1410       909      1394      1011      1560       783      1182       714      1126       668      1058 
dram[1]:      1014      1268      1075      1264      1222      1456      1241      1440      1378      1620      1058      1200       954      1156       902      1096 
dram[2]:      1220       802      1227       809      1404       939      1408       900      1556      1016      1221       738      1130       717      1067       658 
dram[3]:      1264      1030      1272      1067      1450      1227      1448      1233      1616      1383      1244      1014      1155       958      1104       898 
dram[4]:       791      1221       815      1219       929      1403       907      1398      1004      1556       770      1177       708      1126       663      1059 
dram[5]:      1088      1193      1145      1192      1289      1377      1316      1362      1444      1543      1099      1141      1012      1089       968      1024 
total dram writes = 108343
bank skew: 1620/658 = 2.46
chip skew: 19363/16746 = 1.16
average mf latency per bank:
dram[0]:       5593      4083      5295      4068      4647      3383      4745      3642      3949      3269      4076      4077      3925      3827      4113      3576
dram[1]:       4335      2549      4283      2576      4212      2428      4643      2520      4080      2294      4217      2733      3960      2792      3720      2219
dram[2]:       3861      5130      3847      5533      3258      4740      3332      4997      3100      3865      3499      4289      3600      3895      3371      4115
dram[3]:       2537      4143      2488      4254      2395      4093      2422      4630      2297      3767      2685      4109      2763      3812      2272      3615
dram[4]:       5572      3928      5599      3971      5015      3261      5002      3522      4098      3226      4097      4194      3975      3594      4177      3498
dram[5]:       3731      2678      3769      2756      3686      2550      4124      2690      3786      2403      3778      2857      3487      2915      3234      2386
maximum mf latency per bank:
dram[0]:        628      1305       955      1319      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       784
dram[2]:       1202       690      1234      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1276      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 997629 -   mf: uid=5346588, sid4294967295:w4294967295, part=0, addr=0xc00b3500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (997529), 
Ready @ 997632 -   mf: uid=5346589, sid4294967295:w4294967295, part=0, addr=0xc00b7d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (997532), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=3001780 n_act=7870 n_pre=7854 n_ref_event=0 n_req=51633 n_rd=38400 n_rd_L2_A=0 n_write=0 n_wr_bk=16796 bw_util=0.03593
n_activity=420263 dram_eff=0.2627
bk0: 2162a 3050509i bk1: 2982a 3043602i bk2: 1938a 3052970i bk3: 2644a 3047652i bk4: 2240a 3050574i bk5: 3026a 3041573i bk6: 2204a 3050507i bk7: 2980a 3042096i bk8: 2390a 3047679i bk9: 3348a 3037254i bk10: 1838a 3051562i bk11: 2554a 3045219i bk12: 1714a 3053776i bk13: 2448a 3046709i bk14: 1608a 3056250i bk15: 2324a 3048977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847791
Row_Buffer_Locality_read = 0.915859
Row_Buffer_Locality_write = 0.650268
Bank_Level_Parallism = 1.439935
Bank_Level_Parallism_Col = 1.409368
Bank_Level_Parallism_Ready = 1.065842
write_to_read_ratio_blp_rw_average = 0.517047
GrpLevelPara = 1.226112 

BW Util details:
bwutil = 0.035928 
total_CMD = 3072592 
util_bw = 110392 
Wasted_Col = 122528 
Wasted_Row = 82640 
Idle = 2757032 

BW Util Bottlenecks: 
RCDc_limit = 34655 
RCDWRc_limit = 27596 
WTRc_limit = 13060 
RTWc_limit = 62609 
CCDLc_limit = 34686 
rwq = 0 
CCDLc_limit_alone = 22658 
WTRc_limit_alone = 11882 
RTWc_limit_alone = 51759 

Commands details: 
total_CMD = 3072592 
n_nop = 3001780 
Read = 38400 
Write = 0 
L2_Alloc = 0 
L2_WB = 16796 
n_act = 7870 
n_pre = 7854 
n_ref = 0 
n_req = 51633 
total_req = 55196 

Dual Bus Interface Util: 
issued_total_row = 15724 
issued_total_col = 55196 
Row_Bus_Util =  0.005118 
CoL_Bus_Util = 0.017964 
Either_Row_CoL_Bus_Util = 0.023046 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001525 
queue_avg = 0.277366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277366
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=2993113 n_act=8818 n_pre=8802 n_ref_event=0 n_req=57780 n_rd=42636 n_rd_L2_A=0 n_write=0 n_wr_bk=19344 bw_util=0.04034
n_activity=457447 dram_eff=0.271
bk0: 2614a 3047166i bk1: 3058a 3041729i bk2: 2342a 3049190i bk3: 2666a 3044441i bk4: 2738a 3043462i bk5: 3056a 3039302i bk6: 2774a 3044614i bk7: 3032a 3040360i bk8: 3108a 3039951i bk9: 3394a 3035003i bk10: 2366a 3045602i bk11: 2566a 3043519i bk12: 2116a 3048727i bk13: 2444a 3045714i bk14: 2012a 3051376i bk15: 2350a 3047738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847629
Row_Buffer_Locality_read = 0.916174
Row_Buffer_Locality_write = 0.654649
Bank_Level_Parallism = 1.487263
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040344 
total_CMD = 3072592 
util_bw = 123960 
Wasted_Col = 135835 
Wasted_Row = 89349 
Idle = 2723448 

BW Util Bottlenecks: 
RCDc_limit = 38228 
RCDWRc_limit = 30620 
WTRc_limit = 16735 
RTWc_limit = 70569 
CCDLc_limit = 39207 
rwq = 0 
CCDLc_limit_alone = 25583 
WTRc_limit_alone = 15223 
RTWc_limit_alone = 58457 

Commands details: 
total_CMD = 3072592 
n_nop = 2993113 
Read = 42636 
Write = 0 
L2_Alloc = 0 
L2_WB = 19344 
n_act = 8818 
n_pre = 8802 
n_ref = 0 
n_req = 57780 
total_req = 61980 

Dual Bus Interface Util: 
issued_total_row = 17620 
issued_total_col = 61980 
Row_Bus_Util =  0.005735 
CoL_Bus_Util = 0.020172 
Either_Row_CoL_Bus_Util = 0.025867 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001522 
queue_avg = 0.321783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 997627 -   mf: uid=5346587, sid4294967295:w4294967295, part=2, addr=0xc00b3d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (997527), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=3001843 n_act=7814 n_pre=7798 n_ref_event=0 n_req=51663 n_rd=38420 n_rd_L2_A=0 n_write=0 n_wr_bk=16812 bw_util=0.03595
n_activity=419211 dram_eff=0.2635
bk0: 2992a 3044328i bk1: 2172a 3051287i bk2: 2644a 3046379i bk3: 1930a 3053275i bk4: 3024a 3042186i bk5: 2242a 3049398i bk6: 2998a 3041723i bk7: 2194a 3051606i bk8: 3348a 3038401i bk9: 2398a 3047370i bk10: 2636a 3044968i bk11: 1752a 3053111i bk12: 2446a 3046889i bk13: 1718a 3053977i bk14: 2344a 3049143i bk15: 1582a 3056676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849002
Row_Buffer_Locality_read = 0.916268
Row_Buffer_Locality_write = 0.653855
Bank_Level_Parallism = 1.439138
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035951 
total_CMD = 3072592 
util_bw = 110464 
Wasted_Col = 122123 
Wasted_Row = 80760 
Idle = 2759245 

BW Util Bottlenecks: 
RCDc_limit = 34620 
RCDWRc_limit = 27402 
WTRc_limit = 12697 
RTWc_limit = 62856 
CCDLc_limit = 34496 
rwq = 0 
CCDLc_limit_alone = 22380 
WTRc_limit_alone = 11563 
RTWc_limit_alone = 51874 

Commands details: 
total_CMD = 3072592 
n_nop = 3001843 
Read = 38420 
Write = 0 
L2_Alloc = 0 
L2_WB = 16812 
n_act = 7814 
n_pre = 7798 
n_ref = 0 
n_req = 51663 
total_req = 55232 

Dual Bus Interface Util: 
issued_total_row = 15612 
issued_total_col = 55232 
Row_Bus_Util =  0.005081 
CoL_Bus_Util = 0.017976 
Either_Row_CoL_Bus_Util = 0.023026 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001343 
queue_avg = 0.270403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=2992924 n_act=8884 n_pre=8868 n_ref_event=0 n_req=57820 n_rd=42664 n_rd_L2_A=0 n_write=0 n_wr_bk=19363 bw_util=0.04037
n_activity=458366 dram_eff=0.2706
bk0: 3052a 3041584i bk1: 2626a 3045859i bk2: 2686a 3043419i bk3: 2332a 3048410i bk4: 3042a 3039655i bk5: 2744a 3042430i bk6: 3038a 3039717i bk7: 2766a 3043731i bk8: 3382a 3035080i bk9: 3116a 3039269i bk10: 2656a 3042643i bk11: 2292a 3046907i bk12: 2438a 3046196i bk13: 2124a 3048736i bk14: 2364a 3047765i bk15: 2006a 3052846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846610
Row_Buffer_Locality_read = 0.915620
Row_Buffer_Locality_write = 0.652349
Bank_Level_Parallism = 1.495165
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.070083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040374 
total_CMD = 3072592 
util_bw = 124054 
Wasted_Col = 135681 
Wasted_Row = 90190 
Idle = 2722667 

BW Util Bottlenecks: 
RCDc_limit = 38421 
RCDWRc_limit = 30812 
WTRc_limit = 15834 
RTWc_limit = 72801 
CCDLc_limit = 38470 
rwq = 0 
CCDLc_limit_alone = 25078 
WTRc_limit_alone = 14462 
RTWc_limit_alone = 60781 

Commands details: 
total_CMD = 3072592 
n_nop = 2992924 
Read = 42664 
Write = 0 
L2_Alloc = 0 
L2_WB = 19363 
n_act = 8884 
n_pre = 8868 
n_ref = 0 
n_req = 57820 
total_req = 62027 

Dual Bus Interface Util: 
issued_total_row = 17752 
issued_total_col = 62027 
Row_Bus_Util =  0.005778 
CoL_Bus_Util = 0.020187 
Either_Row_CoL_Bus_Util = 0.025929 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001393 
queue_avg = 0.333965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 997633 -   mf: uid=5346590, sid4294967295:w4294967295, part=4, addr=0xc00b7500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (997533), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=3002037 n_act=7849 n_pre=7833 n_ref_event=463904 n_req=51417 n_rd=38214 n_rd_L2_A=0 n_write=0 n_wr_bk=16746 bw_util=0.03577
n_activity=418391 dram_eff=0.2627
bk0: 2150a 3051488i bk1: 2938a 3043661i bk2: 1944a 3053676i bk3: 2640a 3047392i bk4: 2222a 3049409i bk5: 3016a 3041865i bk6: 2206a 3051672i bk7: 2978a 3042571i bk8: 2376a 3047088i bk9: 3336a 3037739i bk10: 1796a 3052430i bk11: 2546a 3044570i bk12: 1706a 3054446i bk13: 2444a 3046335i bk14: 1590a 3056279i bk15: 2326a 3049253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847638
Row_Buffer_Locality_read = 0.915685
Row_Buffer_Locality_write = 0.650685
Bank_Level_Parallism = 1.442639
Bank_Level_Parallism_Col = 1.411544
Bank_Level_Parallism_Ready = 1.061913
write_to_read_ratio_blp_rw_average = 0.515917
GrpLevelPara = 1.229668 

BW Util details:
bwutil = 0.035774 
total_CMD = 3072592 
util_bw = 109920 
Wasted_Col = 121835 
Wasted_Row = 81081 
Idle = 2759756 

BW Util Bottlenecks: 
RCDc_limit = 34796 
RCDWRc_limit = 27370 
WTRc_limit = 12927 
RTWc_limit = 62985 
CCDLc_limit = 34293 
rwq = 0 
CCDLc_limit_alone = 22380 
WTRc_limit_alone = 11818 
RTWc_limit_alone = 52181 

Commands details: 
total_CMD = 3072592 
n_nop = 3002037 
Read = 38214 
Write = 0 
L2_Alloc = 0 
L2_WB = 16746 
n_act = 7849 
n_pre = 7833 
n_ref = 463904 
n_req = 51417 
total_req = 54960 

Dual Bus Interface Util: 
issued_total_row = 15682 
issued_total_col = 54960 
Row_Bus_Util =  0.005104 
CoL_Bus_Util = 0.017887 
Either_Row_CoL_Bus_Util = 0.022963 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001233 
queue_avg = 0.271999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3072592 n_nop=2995865 n_act=7564 n_pre=7548 n_ref_event=0 n_req=57529 n_rd=42424 n_rd_L2_A=0 n_write=0 n_wr_bk=19282 bw_util=0.04017
n_activity=434128 dram_eff=0.2843
bk0: 2598a 3046264i bk1: 2954a 3043862i bk2: 2352a 3049008i bk3: 2672a 3046396i bk4: 2730a 3044276i bk5: 3032a 3042126i bk6: 2778a 3045287i bk7: 3042a 3042180i bk8: 3098a 3040613i bk9: 3382a 3037365i bk10: 2306a 3045433i bk11: 2574a 3045059i bk12: 2108a 3049437i bk13: 2440a 3047298i bk14: 2004a 3051848i bk15: 2354a 3050059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868779
Row_Buffer_Locality_read = 0.929356
Row_Buffer_Locality_write = 0.698643
Bank_Level_Parallism = 1.543095
Bank_Level_Parallism_Col = 1.506997
Bank_Level_Parallism_Ready = 1.077659
write_to_read_ratio_blp_rw_average = 0.560674
GrpLevelPara = 1.316815 

BW Util details:
bwutil = 0.040165 
total_CMD = 3072592 
util_bw = 123412 
Wasted_Col = 132862 
Wasted_Row = 69871 
Idle = 2746447 

BW Util Bottlenecks: 
RCDc_limit = 31860 
RCDWRc_limit = 26422 
WTRc_limit = 17765 
RTWc_limit = 85823 
CCDLc_limit = 34548 
rwq = 0 
CCDLc_limit_alone = 22347 
WTRc_limit_alone = 16524 
RTWc_limit_alone = 74863 

Commands details: 
total_CMD = 3072592 
n_nop = 2995865 
Read = 42424 
Write = 0 
L2_Alloc = 0 
L2_WB = 19282 
n_act = 7564 
n_pre = 7548 
n_ref = 0 
n_req = 57529 
total_req = 61706 

Dual Bus Interface Util: 
issued_total_row = 15112 
issued_total_col = 61706 
Row_Bus_Util =  0.004918 
CoL_Bus_Util = 0.020083 
Either_Row_CoL_Bus_Util = 0.024971 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001186 
queue_avg = 0.270495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115396, Miss = 21224, Miss_rate = 0.184, Pending_hits = 6769, Reservation_fails = 4664
L2_cache_bank[1]: Access = 135472, Miss = 28892, Miss_rate = 0.213, Pending_hits = 9070, Reservation_fails = 6411
L2_cache_bank[2]: Access = 129034, Miss = 25954, Miss_rate = 0.201, Pending_hits = 7547, Reservation_fails = 5306
L2_cache_bank[3]: Access = 120344, Miss = 29238, Miss_rate = 0.243, Pending_hits = 8542, Reservation_fails = 7435
L2_cache_bank[4]: Access = 134820, Miss = 29034, Miss_rate = 0.215, Pending_hits = 8897, Reservation_fails = 5449
L2_cache_bank[5]: Access = 115476, Miss = 21112, Miss_rate = 0.183, Pending_hits = 6927, Reservation_fails = 5753
L2_cache_bank[6]: Access = 119656, Miss = 29364, Miss_rate = 0.245, Pending_hits = 8297, Reservation_fails = 5448
L2_cache_bank[7]: Access = 129678, Miss = 25884, Miss_rate = 0.200, Pending_hits = 7809, Reservation_fails = 5755
L2_cache_bank[8]: Access = 114278, Miss = 21084, Miss_rate = 0.184, Pending_hits = 6806, Reservation_fails = 3989
L2_cache_bank[9]: Access = 134890, Miss = 28828, Miss_rate = 0.214, Pending_hits = 8913, Reservation_fails = 6094
L2_cache_bank[10]: Access = 129152, Miss = 25830, Miss_rate = 0.200, Pending_hits = 7661, Reservation_fails = 5117
L2_cache_bank[11]: Access = 119124, Miss = 29122, Miss_rate = 0.244, Pending_hits = 8207, Reservation_fails = 5263
L2_total_cache_accesses = 1497320
L2_total_cache_misses = 315566
L2_total_cache_miss_rate = 0.2108
L2_total_cache_pending_hits = 95445
L2_total_cache_reservation_fails = 66684
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 409487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 69303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31671
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24056
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4240
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 462
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30920
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1386
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4240
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 115514
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1249
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30920
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1497320
icnt_total_pkts_simt_to_mem=568988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.0159
	minimum = 5
	maximum = 333
Network latency average = 52.8738
	minimum = 5
	maximum = 332
Slowest packet = 1848046
Flit latency average = 50.1177
	minimum = 5
	maximum = 331
Slowest flit = 1971576
Fragmentation average = 0.00300123
	minimum = 0
	maximum = 320
Injected packet rate average = 0.21197
	minimum = 0.0800859 (at node 3)
	maximum = 0.574772 (at node 19)
Accepted packet rate average = 0.21197
	minimum = 0.0672571 (at node 25)
	maximum = 0.315405 (at node 12)
Injected flit rate average = 0.225997
	minimum = 0.104133 (at node 3)
	maximum = 0.574772 (at node 19)
Accepted flit rate average= 0.225997
	minimum = 0.0913043 (at node 25)
	maximum = 0.315405 (at node 12)
Injected packet length average = 1.06618
Accepted packet length average = 1.06618
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6412 (33 samples)
	minimum = 5 (33 samples)
	maximum = 175.121 (33 samples)
Network latency average = 20.3539 (33 samples)
	minimum = 5 (33 samples)
	maximum = 172.182 (33 samples)
Flit latency average = 19.5408 (33 samples)
	minimum = 5 (33 samples)
	maximum = 171.576 (33 samples)
Fragmentation average = 0.00153851 (33 samples)
	minimum = 0 (33 samples)
	maximum = 76.8485 (33 samples)
Injected packet rate average = 0.0772141 (33 samples)
	minimum = 0.0295172 (33 samples)
	maximum = 0.203837 (33 samples)
Accepted packet rate average = 0.0772141 (33 samples)
	minimum = 0.0265289 (33 samples)
	maximum = 0.115418 (33 samples)
Injected flit rate average = 0.0823834 (33 samples)
	minimum = 0.0384111 (33 samples)
	maximum = 0.204006 (33 samples)
Accepted flit rate average = 0.0823834 (33 samples)
	minimum = 0.0359478 (33 samples)
	maximum = 0.115418 (33 samples)
Injected packet size average = 1.06695 (33 samples)
Accepted packet size average = 1.06695 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 22 sec (3862 sec)
gpgpu_simulation_rate = 48032 (inst/sec)
gpgpu_simulation_rate = 258 (cycle/sec)
gpgpu_silicon_slowdown = 1162790x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
kernel_stream_id = 60205
gpu_sim_cycle = 27060
gpu_sim_insn = 19880
gpu_ipc =       0.7347
gpu_tot_sim_cycle = 1024682
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     181.0535
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.8801% 
max_total_param_size = 0
gpu_stall_dramfull = 118439
gpu_stall_icnt2sh    = 265968
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4287
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8047
L2_BW  =       0.0504 GB/Sec
L2_BW_total  =      14.0294 GB/Sec
gpu_total_sim_rate=47472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42021
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27001
L1D_cache:
	L1D_cache_core[0]: Access = 34187, Miss = 20681, Miss_rate = 0.605, Pending_hits = 1919, Reservation_fails = 9791
	L1D_cache_core[1]: Access = 33708, Miss = 20348, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 9825
	L1D_cache_core[2]: Access = 33724, Miss = 20147, Miss_rate = 0.597, Pending_hits = 2283, Reservation_fails = 9754
	L1D_cache_core[3]: Access = 33742, Miss = 20046, Miss_rate = 0.594, Pending_hits = 2294, Reservation_fails = 9024
	L1D_cache_core[4]: Access = 33597, Miss = 20411, Miss_rate = 0.608, Pending_hits = 2150, Reservation_fails = 13601
	L1D_cache_core[5]: Access = 33102, Miss = 20056, Miss_rate = 0.606, Pending_hits = 1948, Reservation_fails = 13682
	L1D_cache_core[6]: Access = 33932, Miss = 20382, Miss_rate = 0.601, Pending_hits = 2102, Reservation_fails = 9995
	L1D_cache_core[7]: Access = 33530, Miss = 20034, Miss_rate = 0.597, Pending_hits = 2221, Reservation_fails = 10563
	L1D_cache_core[8]: Access = 33659, Miss = 20152, Miss_rate = 0.599, Pending_hits = 2266, Reservation_fails = 9499
	L1D_cache_core[9]: Access = 33821, Miss = 20146, Miss_rate = 0.596, Pending_hits = 2185, Reservation_fails = 10935
	L1D_cache_core[10]: Access = 33821, Miss = 20405, Miss_rate = 0.603, Pending_hits = 2208, Reservation_fails = 9205
	L1D_cache_core[11]: Access = 33693, Miss = 19903, Miss_rate = 0.591, Pending_hits = 2132, Reservation_fails = 11125
	L1D_cache_core[12]: Access = 33212, Miss = 20004, Miss_rate = 0.602, Pending_hits = 2233, Reservation_fails = 14306
	L1D_cache_core[13]: Access = 34011, Miss = 20366, Miss_rate = 0.599, Pending_hits = 2447, Reservation_fails = 12445
	L1D_cache_core[14]: Access = 34171, Miss = 20674, Miss_rate = 0.605, Pending_hits = 2408, Reservation_fails = 11687
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 303755
	L1D_total_cache_miss_rate = 0.6004
	L1D_total_cache_pending_hits = 33217
	L1D_total_cache_reservation_fails = 165437
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81255
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1328319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21851
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15636
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14303
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57772
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1350170

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 84692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10646
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15636
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25887, 20526, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 328994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295639
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 70112
gpgpu_n_l1cache_bkconflict = 17410
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17410
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1190097	W0_Idle:6870022	W0_Scoreboard:6732217	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2365112 {8:295639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47302240 {40:1182556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1319 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:181753 	13551 	53882 	38822 	35042 	3757 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	827159 	518043 	93548 	3400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12916 	717 	163 	380986 	19887 	17775 	6215 	593 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140811 	186546 	187393 	238736 	526322 	162221 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	864 	268 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.277652  7.375235  6.491228  7.244980  6.140206  6.605136  6.394336  6.592892  5.883549  6.301521  6.014670  6.473098  6.430986  6.881988  7.193980  7.028825 
dram[1]:  7.051867  6.919658  6.910870  6.348877  6.462214  6.335855  6.806921  6.099270  6.153166  6.150594  6.271120  6.250444  6.905569  6.985386  7.256000  7.045752 
dram[2]:  7.321561  6.304054  7.211577  6.321078  6.790082  6.052738  6.667208  6.295259  6.430791  5.864220  6.603670  6.030928  7.275711  6.367688  7.147651  7.491166 
dram[3]:  6.829392  6.721022  6.357388  6.691332  6.356707  6.537234  6.241431  6.500873  6.035110  6.300752  6.301038  6.244939  6.747475  6.736471  6.993548  7.557103 
dram[4]:  6.463870  7.363636  6.622449  7.238956  6.012195  6.626817  6.366594  6.583871  5.756364  6.189373  5.955446  6.343066  6.464387  7.023256  7.366782  7.098434 
dram[5]:  8.025522  8.203390  7.778043  8.076062  7.286550  7.475320  7.884297  6.977929  6.768371  6.998468  6.908696  7.121150  8.180282  8.340967  9.174917  8.533692 
average row locality = 327861/48719 = 6.729633
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       792      1221       816      1218       934      1410       909      1394      1011      1560       783      1182       715      1126       669      1058 
dram[1]:      1014      1268      1075      1264      1222      1456      1241      1440      1378      1620      1058      1200       954      1156       902      1096 
dram[2]:      1220       802      1227       809      1404       939      1408       900      1556      1016      1221       738      1130       718      1067       658 
dram[3]:      1264      1030      1272      1067      1450      1227      1448      1233      1616      1383      1244      1014      1156       958      1104       898 
dram[4]:       791      1221       815      1219       929      1403       907      1398      1004      1556       770      1177       709      1126       664      1059 
dram[5]:      1088      1193      1145      1192      1289      1377      1316      1362      1444      1543      1099      1141      1013      1089       968      1024 
total dram writes = 108350
bank skew: 1620/658 = 2.46
chip skew: 19364/16748 = 1.16
average mf latency per bank:
dram[0]:       5593      4083      5295      4068      4647      3383      4745      3642      3949      3269      4076      4077      3919      3827      4107      3581
dram[1]:       4335      2549      4283      2576      4212      2428      4643      2520      4080      2294      4217      2733      3960      2792      3720      2219
dram[2]:       3861      5130      3847      5533      3258      4740      3332      4997      3100      3865      3499      4289      3600      3890      3374      4115
dram[3]:       2537      4143      2488      4254      2395      4093      2422      4630      2297      3767      2685      4109      2760      3812      2272      3615
dram[4]:       5572      3928      5599      3971      5015      3261      5002      3522      4098      3226      4097      4194      3969      3594      4171      3502
dram[5]:       3731      2678      3769      2756      3686      2550      4124      2690      3786      2403      3778      2857      3484      2915      3234      2386
maximum mf latency per bank:
dram[0]:        628      1305       955      1319      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       784
dram[2]:       1202       690      1234      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1276      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3085120 n_act=7870 n_pre=7854 n_ref_event=0 n_req=51635 n_rd=38400 n_rd_L2_A=0 n_write=0 n_wr_bk=16798 bw_util=0.03498
n_activity=420283 dram_eff=0.2627
bk0: 2162a 3133851i bk1: 2982a 3126944i bk2: 1938a 3136312i bk3: 2644a 3130994i bk4: 2240a 3133916i bk5: 3026a 3124915i bk6: 2204a 3133849i bk7: 2980a 3125438i bk8: 2390a 3131021i bk9: 3348a 3120596i bk10: 1838a 3134904i bk11: 2554a 3128561i bk12: 1714a 3137118i bk13: 2448a 3130051i bk14: 1608a 3139592i bk15: 2324a 3132319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847797
Row_Buffer_Locality_read = 0.915859
Row_Buffer_Locality_write = 0.650321
Bank_Level_Parallism = 1.439932
Bank_Level_Parallism_Col = 1.409364
Bank_Level_Parallism_Ready = 1.065839
write_to_read_ratio_blp_rw_average = 0.517051
GrpLevelPara = 1.226110 

BW Util details:
bwutil = 0.034980 
total_CMD = 3155934 
util_bw = 110396 
Wasted_Col = 122528 
Wasted_Row = 82640 
Idle = 2840370 

BW Util Bottlenecks: 
RCDc_limit = 34655 
RCDWRc_limit = 27596 
WTRc_limit = 13060 
RTWc_limit = 62609 
CCDLc_limit = 34686 
rwq = 0 
CCDLc_limit_alone = 22658 
WTRc_limit_alone = 11882 
RTWc_limit_alone = 51759 

Commands details: 
total_CMD = 3155934 
n_nop = 3085120 
Read = 38400 
Write = 0 
L2_Alloc = 0 
L2_WB = 16798 
n_act = 7870 
n_pre = 7854 
n_ref = 0 
n_req = 51635 
total_req = 55198 

Dual Bus Interface Util: 
issued_total_row = 15724 
issued_total_col = 55198 
Row_Bus_Util =  0.004982 
CoL_Bus_Util = 0.017490 
Either_Row_CoL_Bus_Util = 0.022438 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001525 
queue_avg = 0.270042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270042
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3076455 n_act=8818 n_pre=8802 n_ref_event=0 n_req=57780 n_rd=42636 n_rd_L2_A=0 n_write=0 n_wr_bk=19344 bw_util=0.03928
n_activity=457447 dram_eff=0.271
bk0: 2614a 3130508i bk1: 3058a 3125071i bk2: 2342a 3132532i bk3: 2666a 3127783i bk4: 2738a 3126804i bk5: 3056a 3122644i bk6: 2774a 3127956i bk7: 3032a 3123702i bk8: 3108a 3123293i bk9: 3394a 3118345i bk10: 2366a 3128944i bk11: 2566a 3126861i bk12: 2116a 3132069i bk13: 2444a 3129056i bk14: 2012a 3134718i bk15: 2350a 3131080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847629
Row_Buffer_Locality_read = 0.916174
Row_Buffer_Locality_write = 0.654649
Bank_Level_Parallism = 1.487263
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.070053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039278 
total_CMD = 3155934 
util_bw = 123960 
Wasted_Col = 135835 
Wasted_Row = 89349 
Idle = 2806790 

BW Util Bottlenecks: 
RCDc_limit = 38228 
RCDWRc_limit = 30620 
WTRc_limit = 16735 
RTWc_limit = 70569 
CCDLc_limit = 39207 
rwq = 0 
CCDLc_limit_alone = 25583 
WTRc_limit_alone = 15223 
RTWc_limit_alone = 58457 

Commands details: 
total_CMD = 3155934 
n_nop = 3076455 
Read = 42636 
Write = 0 
L2_Alloc = 0 
L2_WB = 19344 
n_act = 8818 
n_pre = 8802 
n_ref = 0 
n_req = 57780 
total_req = 61980 

Dual Bus Interface Util: 
issued_total_row = 17620 
issued_total_col = 61980 
Row_Bus_Util =  0.005583 
CoL_Bus_Util = 0.019639 
Either_Row_CoL_Bus_Util = 0.025184 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001522 
queue_avg = 0.313285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3085184 n_act=7814 n_pre=7798 n_ref_event=0 n_req=51664 n_rd=38420 n_rd_L2_A=0 n_write=0 n_wr_bk=16813 bw_util=0.035
n_activity=419222 dram_eff=0.2635
bk0: 2992a 3127670i bk1: 2172a 3134629i bk2: 2644a 3129721i bk3: 1930a 3136617i bk4: 3024a 3125528i bk5: 2242a 3132740i bk6: 2998a 3125065i bk7: 2194a 3134948i bk8: 3348a 3121743i bk9: 2398a 3130712i bk10: 2636a 3128310i bk11: 1752a 3136453i bk12: 2446a 3130231i bk13: 1718a 3137319i bk14: 2344a 3132485i bk15: 1582a 3140018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849005
Row_Buffer_Locality_read = 0.916268
Row_Buffer_Locality_write = 0.653881
Bank_Level_Parallism = 1.439137
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035003 
total_CMD = 3155934 
util_bw = 110466 
Wasted_Col = 122123 
Wasted_Row = 80760 
Idle = 2842585 

BW Util Bottlenecks: 
RCDc_limit = 34620 
RCDWRc_limit = 27402 
WTRc_limit = 12697 
RTWc_limit = 62856 
CCDLc_limit = 34496 
rwq = 0 
CCDLc_limit_alone = 22380 
WTRc_limit_alone = 11563 
RTWc_limit_alone = 51874 

Commands details: 
total_CMD = 3155934 
n_nop = 3085184 
Read = 38420 
Write = 0 
L2_Alloc = 0 
L2_WB = 16813 
n_act = 7814 
n_pre = 7798 
n_ref = 0 
n_req = 51664 
total_req = 55233 

Dual Bus Interface Util: 
issued_total_row = 15612 
issued_total_col = 55233 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.017501 
Either_Row_CoL_Bus_Util = 0.022418 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001343 
queue_avg = 0.263262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263262
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3076259 n_act=8885 n_pre=8869 n_ref_event=0 n_req=57825 n_rd=42668 n_rd_L2_A=0 n_write=0 n_wr_bk=19364 bw_util=0.03931
n_activity=458418 dram_eff=0.2706
bk0: 3056a 3124896i bk1: 2626a 3129199i bk2: 2686a 3126760i bk3: 2332a 3131752i bk4: 3042a 3122997i bk5: 2744a 3125772i bk6: 3038a 3123059i bk7: 2766a 3127073i bk8: 3382a 3118422i bk9: 3116a 3122611i bk10: 2656a 3125985i bk11: 2292a 3130249i bk12: 2438a 3129538i bk13: 2124a 3132078i bk14: 2364a 3131107i bk15: 2006a 3136189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846606
Row_Buffer_Locality_read = 0.915604
Row_Buffer_Locality_write = 0.652372
Bank_Level_Parallism = 1.495118
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.070077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039311 
total_CMD = 3155934 
util_bw = 124064 
Wasted_Col = 135696 
Wasted_Row = 90200 
Idle = 2805974 

BW Util Bottlenecks: 
RCDc_limit = 38433 
RCDWRc_limit = 30812 
WTRc_limit = 15837 
RTWc_limit = 72801 
CCDLc_limit = 38473 
rwq = 0 
CCDLc_limit_alone = 25081 
WTRc_limit_alone = 14465 
RTWc_limit_alone = 60781 

Commands details: 
total_CMD = 3155934 
n_nop = 3076259 
Read = 42668 
Write = 0 
L2_Alloc = 0 
L2_WB = 19364 
n_act = 8885 
n_pre = 8869 
n_ref = 0 
n_req = 57825 
total_req = 62032 

Dual Bus Interface Util: 
issued_total_row = 17754 
issued_total_col = 62032 
Row_Bus_Util =  0.005626 
CoL_Bus_Util = 0.019656 
Either_Row_CoL_Bus_Util = 0.025246 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001393 
queue_avg = 0.325163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3085371 n_act=7850 n_pre=7834 n_ref_event=463904 n_req=51423 n_rd=38218 n_rd_L2_A=0 n_write=0 n_wr_bk=16748 bw_util=0.03483
n_activity=418473 dram_eff=0.2627
bk0: 2154a 3134800i bk1: 2938a 3127001i bk2: 1944a 3137018i bk3: 2640a 3130734i bk4: 2222a 3132751i bk5: 3016a 3125207i bk6: 2206a 3135014i bk7: 2978a 3125913i bk8: 2376a 3130430i bk9: 3336a 3121081i bk10: 1796a 3135772i bk11: 2546a 3127912i bk12: 1706a 3137788i bk13: 2444a 3129677i bk14: 1590a 3139621i bk15: 2326a 3132595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847636
Row_Buffer_Locality_read = 0.915668
Row_Buffer_Locality_write = 0.650738
Bank_Level_Parallism = 1.442590
Bank_Level_Parallism_Col = 1.411498
Bank_Level_Parallism_Ready = 1.061906
write_to_read_ratio_blp_rw_average = 0.515870
GrpLevelPara = 1.229643 

BW Util details:
bwutil = 0.034833 
total_CMD = 3155934 
util_bw = 109932 
Wasted_Col = 121850 
Wasted_Row = 81091 
Idle = 2843061 

BW Util Bottlenecks: 
RCDc_limit = 34808 
RCDWRc_limit = 27370 
WTRc_limit = 12929 
RTWc_limit = 62985 
CCDLc_limit = 34296 
rwq = 0 
CCDLc_limit_alone = 22383 
WTRc_limit_alone = 11820 
RTWc_limit_alone = 52181 

Commands details: 
total_CMD = 3155934 
n_nop = 3085371 
Read = 38218 
Write = 0 
L2_Alloc = 0 
L2_WB = 16748 
n_act = 7850 
n_pre = 7834 
n_ref = 463904 
n_req = 51423 
total_req = 54966 

Dual Bus Interface Util: 
issued_total_row = 15684 
issued_total_col = 54966 
Row_Bus_Util =  0.004970 
CoL_Bus_Util = 0.017417 
Either_Row_CoL_Bus_Util = 0.022359 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001233 
queue_avg = 0.264834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3155934 n_nop=3079200 n_act=7565 n_pre=7549 n_ref_event=0 n_req=57534 n_rd=42428 n_rd_L2_A=0 n_write=0 n_wr_bk=19283 bw_util=0.03911
n_activity=434180 dram_eff=0.2843
bk0: 2602a 3129576i bk1: 2954a 3127202i bk2: 2352a 3132349i bk3: 2672a 3129737i bk4: 2730a 3127617i bk5: 3032a 3125468i bk6: 2778a 3128629i bk7: 3042a 3125522i bk8: 3098a 3123955i bk9: 3382a 3120707i bk10: 2306a 3128775i bk11: 2574a 3128401i bk12: 2108a 3132779i bk13: 2440a 3130641i bk14: 2004a 3135191i bk15: 2354a 3133402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868773
Row_Buffer_Locality_read = 0.929339
Row_Buffer_Locality_write = 0.698663
Bank_Level_Parallism = 1.543039
Bank_Level_Parallism_Col = 1.506949
Bank_Level_Parallism_Ready = 1.077652
write_to_read_ratio_blp_rw_average = 0.560626
GrpLevelPara = 1.316785 

BW Util details:
bwutil = 0.039108 
total_CMD = 3155934 
util_bw = 123422 
Wasted_Col = 132877 
Wasted_Row = 69881 
Idle = 2829754 

BW Util Bottlenecks: 
RCDc_limit = 31872 
RCDWRc_limit = 26422 
WTRc_limit = 17767 
RTWc_limit = 85823 
CCDLc_limit = 34551 
rwq = 0 
CCDLc_limit_alone = 22350 
WTRc_limit_alone = 16526 
RTWc_limit_alone = 74863 

Commands details: 
total_CMD = 3155934 
n_nop = 3079200 
Read = 42428 
Write = 0 
L2_Alloc = 0 
L2_WB = 19283 
n_act = 7565 
n_pre = 7549 
n_ref = 0 
n_req = 57534 
total_req = 61711 

Dual Bus Interface Util: 
issued_total_row = 15114 
issued_total_col = 61711 
Row_Bus_Util =  0.004789 
CoL_Bus_Util = 0.019554 
Either_Row_CoL_Bus_Util = 0.024314 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001186 
queue_avg = 0.263370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115404, Miss = 21224, Miss_rate = 0.184, Pending_hits = 6769, Reservation_fails = 4664
L2_cache_bank[1]: Access = 135506, Miss = 28892, Miss_rate = 0.213, Pending_hits = 9070, Reservation_fails = 6411
L2_cache_bank[2]: Access = 129042, Miss = 25954, Miss_rate = 0.201, Pending_hits = 7547, Reservation_fails = 5306
L2_cache_bank[3]: Access = 120344, Miss = 29238, Miss_rate = 0.243, Pending_hits = 8542, Reservation_fails = 7435
L2_cache_bank[4]: Access = 134858, Miss = 29034, Miss_rate = 0.215, Pending_hits = 8897, Reservation_fails = 5449
L2_cache_bank[5]: Access = 115476, Miss = 21112, Miss_rate = 0.183, Pending_hits = 6927, Reservation_fails = 5753
L2_cache_bank[6]: Access = 119664, Miss = 29368, Miss_rate = 0.245, Pending_hits = 8297, Reservation_fails = 5448
L2_cache_bank[7]: Access = 129678, Miss = 25884, Miss_rate = 0.200, Pending_hits = 7809, Reservation_fails = 5755
L2_cache_bank[8]: Access = 114286, Miss = 21088, Miss_rate = 0.185, Pending_hits = 6806, Reservation_fails = 3989
L2_cache_bank[9]: Access = 134920, Miss = 28828, Miss_rate = 0.214, Pending_hits = 8913, Reservation_fails = 6094
L2_cache_bank[10]: Access = 129160, Miss = 25834, Miss_rate = 0.200, Pending_hits = 7661, Reservation_fails = 5117
L2_cache_bank[11]: Access = 119124, Miss = 29122, Miss_rate = 0.244, Pending_hits = 8207, Reservation_fails = 5263
L2_total_cache_accesses = 1497462
L2_total_cache_misses = 315578
L2_total_cache_miss_rate = 0.2107
L2_total_cache_pending_hits = 95445
L2_total_cache_reservation_fails = 66684
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 409551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 69303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31671
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4240
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 465
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30920
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1395
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4240
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 115544
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1249
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30920
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1497462
icnt_total_pkts_simt_to_mem=569046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1936677
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2066308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025321
	minimum = 0 (at node 0)
	maximum = 0.00158906 (at node 2)
Accepted packet rate average = 0.00025321
	minimum = 0 (at node 0)
	maximum = 0.0052476 (at node 2)
Injected flit rate average = 0.00027374
	minimum = 0 (at node 0)
	maximum = 0.00214339 (at node 2)
Accepted flit rate average= 0.00027374
	minimum = 0 (at node 0)
	maximum = 0.0052476 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1606 (34 samples)
	minimum = 5 (34 samples)
	maximum = 170.324 (34 samples)
Network latency average = 19.9047 (34 samples)
	minimum = 5 (34 samples)
	maximum = 167.294 (34 samples)
Flit latency average = 19.1131 (34 samples)
	minimum = 5 (34 samples)
	maximum = 166.676 (34 samples)
Fragmentation average = 0.00149326 (34 samples)
	minimum = 0 (34 samples)
	maximum = 74.5882 (34 samples)
Injected packet rate average = 0.0749506 (34 samples)
	minimum = 0.028649 (34 samples)
	maximum = 0.197888 (34 samples)
Accepted packet rate average = 0.0749506 (34 samples)
	minimum = 0.0257486 (34 samples)
	maximum = 0.112178 (34 samples)
Injected flit rate average = 0.0799684 (34 samples)
	minimum = 0.0372814 (34 samples)
	maximum = 0.198069 (34 samples)
Accepted flit rate average = 0.0799684 (34 samples)
	minimum = 0.0348905 (34 samples)
	maximum = 0.112178 (34 samples)
Injected packet size average = 1.06695 (34 samples)
Accepted packet size average = 1.06695 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 8 sec (3908 sec)
gpgpu_simulation_rate = 47472 (inst/sec)
gpgpu_simulation_rate = 262 (cycle/sec)
gpgpu_silicon_slowdown = 1145038x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
kernel_stream_id = 60205
gpu_sim_cycle = 28088
gpu_sim_insn = 393600
gpu_ipc =      14.0131
gpu_tot_sim_cycle = 1052770
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     176.5968
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7780% 
gpu_tot_occupancy = 34.5920% 
max_total_param_size = 0
gpu_stall_dramfull = 118439
gpu_stall_icnt2sh    = 265968
partiton_level_parallism =       0.0950
partiton_level_parallism_total  =       0.4198
partiton_level_parallism_util =       1.0961
partiton_level_parallism_util_total  =       1.7977
L2_BW  =       3.2251 GB/Sec
L2_BW_total  =      13.7411 GB/Sec
gpu_total_sim_rate=46948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 43562
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27001
L1D_cache:
	L1D_cache_core[0]: Access = 34266, Miss = 20729, Miss_rate = 0.605, Pending_hits = 1919, Reservation_fails = 9791
	L1D_cache_core[1]: Access = 33787, Miss = 20396, Miss_rate = 0.604, Pending_hits = 2421, Reservation_fails = 9825
	L1D_cache_core[2]: Access = 33803, Miss = 20195, Miss_rate = 0.597, Pending_hits = 2283, Reservation_fails = 9754
	L1D_cache_core[3]: Access = 33900, Miss = 20133, Miss_rate = 0.594, Pending_hits = 2303, Reservation_fails = 9024
	L1D_cache_core[4]: Access = 33755, Miss = 20491, Miss_rate = 0.607, Pending_hits = 2166, Reservation_fails = 13601
	L1D_cache_core[5]: Access = 33260, Miss = 20136, Miss_rate = 0.605, Pending_hits = 1957, Reservation_fails = 13682
	L1D_cache_core[6]: Access = 34090, Miss = 20462, Miss_rate = 0.600, Pending_hits = 2118, Reservation_fails = 9995
	L1D_cache_core[7]: Access = 33688, Miss = 20114, Miss_rate = 0.597, Pending_hits = 2230, Reservation_fails = 10563
	L1D_cache_core[8]: Access = 33738, Miss = 20200, Miss_rate = 0.599, Pending_hits = 2266, Reservation_fails = 9499
	L1D_cache_core[9]: Access = 33900, Miss = 20194, Miss_rate = 0.596, Pending_hits = 2185, Reservation_fails = 10935
	L1D_cache_core[10]: Access = 33900, Miss = 20453, Miss_rate = 0.603, Pending_hits = 2208, Reservation_fails = 9205
	L1D_cache_core[11]: Access = 33772, Miss = 19951, Miss_rate = 0.591, Pending_hits = 2132, Reservation_fails = 11125
	L1D_cache_core[12]: Access = 33291, Miss = 20052, Miss_rate = 0.602, Pending_hits = 2233, Reservation_fails = 14306
	L1D_cache_core[13]: Access = 34090, Miss = 20414, Miss_rate = 0.599, Pending_hits = 2447, Reservation_fails = 12445
	L1D_cache_core[14]: Access = 34250, Miss = 20722, Miss_rate = 0.605, Pending_hits = 2408, Reservation_fails = 11687
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 304642
	L1D_total_cache_miss_rate = 0.6003
	L1D_total_cache_pending_hits = 33276
	L1D_total_cache_reservation_fails = 165437
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15111
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81435
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1338978
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23392
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15636
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14675
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 167728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 58392
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1362370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 84692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10646
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15636
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27093, 20526, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 333474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296519
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 17410
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17410
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1193794	W0_Idle:7416562	W0_Scoreboard:6999486	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2372152 {8:296519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47443040 {40:1186076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1319 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:182280 	13551 	53945 	38822 	35042 	3757 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	831919 	518043 	93548 	3400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14041 	755 	169 	382474 	19899 	17775 	6215 	593 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	145049 	187046 	187415 	238736 	526322 	162221 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	895 	268 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.281531  7.376404  6.491228  7.244980  6.140206  6.605136  6.394336  6.592892  5.883549  6.301521  6.024390  6.479630  6.436620  6.886128  7.236667  7.057522 
dram[1]:  7.053830  6.935153  6.910870  6.348877  6.462214  6.335855  6.806921  6.099270  6.153166  6.150594  6.290766  6.287744  6.910412  6.993737  7.289894  7.126087 
dram[2]:  7.322820  6.298876  7.211577  6.321078  6.790082  6.052738  6.667208  6.295259  6.430791  5.864220  6.609890  6.043702  7.280087  6.370473  7.176339  7.549296 
dram[3]:  6.849662  6.715686  6.357388  6.691332  6.356707  6.537234  6.241431  6.500873  6.035110  6.300752  6.335640  6.254546  6.753535  6.738823  7.064378  7.602778 
dram[4]:  6.473194  7.357278  6.622449  7.238956  6.012195  6.626817  6.366594  6.583871  5.756364  6.189373  5.980198  6.363139  6.467237  7.025370  7.410345  7.136161 
dram[5]:  8.034802  8.211416  7.778043  8.076062  7.286550  7.475320  7.884297  6.977929  6.768371  6.998468  6.924078  7.139344  8.188732  8.346056  9.210526  8.629032 
average row locality = 328451/48747 = 6.737871
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       792      1221       816      1218       934      1410       909      1394      1011      1560       793      1192       717      1128       669      1058 
dram[1]:      1014      1268      1075      1264      1222      1456      1241      1440      1378      1620      1068      1221       956      1160       902      1096 
dram[2]:      1220       802      1227       809      1404       939      1408       900      1556      1016      1231       749      1132       719      1067       658 
dram[3]:      1264      1030      1272      1067      1450      1227      1448      1233      1616      1383      1264      1025      1159       959      1104       898 
dram[4]:       791      1221       815      1219       929      1403       907      1398      1004      1556       780      1188       710      1127       664      1059 
dram[5]:      1088      1193      1145      1192      1289      1377      1316      1362      1444      1543      1113      1157      1016      1091       968      1024 
total dram writes = 108528
bank skew: 1620/658 = 2.46
chip skew: 19399/16771 = 1.16
average mf latency per bank:
dram[0]:       5593      4093      5295      4078      4647      3392      4745      3651      3949      3277      4024      4050      3908      3825      4136      3650
dram[1]:       4335      2549      4283      2576      4212      2428      4643      2520      4080      2294      4178      2686      3952      2782      3742      2256
dram[2]:       3871      5130      3858      5533      3267      4740      3341      4997      3108      3865      3477      4226      3599      3884      3436      4148
dram[3]:       2537      4143      2488      4254      2395      4093      2422      4630      2297      3767      2642      4065      2753      3808      2308      3641
dram[4]:       5572      3938      5599      3982      5015      3270      5002      3531      4098      3234      4044      4163      3964      3596      4201      3567
dram[5]:       3731      2678      3769      2756      3686      2550      4124      2690      3786      2403      3730      2817      3473      2909      3256      2425
maximum mf latency per bank:
dram[0]:        628      1305       955      1319      1016       893      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       784
dram[2]:       1202       690      1234      1026       757      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1276      1073       844      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3171536 n_act=7876 n_pre=7860 n_ref_event=0 n_req=51715 n_rd=38456 n_rd_L2_A=0 n_write=0 n_wr_bk=16822 bw_util=0.0341
n_activity=420938 dram_eff=0.2626
bk0: 2170a 3220325i bk1: 2990a 3213417i bk2: 1938a 3222815i bk3: 2644a 3217499i bk4: 2240a 3220422i bk5: 3026a 3211421i bk6: 2204a 3220357i bk7: 2980a 3211949i bk8: 2390a 3217533i bk9: 3348a 3207108i bk10: 1838a 3221285i bk11: 2554a 3214937i bk12: 1714a 3223605i bk13: 2448a 3216538i bk14: 1628a 3226068i bk15: 2344a 3218792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847916
Row_Buffer_Locality_read = 0.915878
Row_Buffer_Locality_write = 0.650803
Bank_Level_Parallism = 1.439780
Bank_Level_Parallism_Col = 1.409136
Bank_Level_Parallism_Ready = 1.065762
write_to_read_ratio_blp_rw_average = 0.517376
GrpLevelPara = 1.225861 

BW Util details:
bwutil = 0.034097 
total_CMD = 3242442 
util_bw = 110556 
Wasted_Col = 122743 
Wasted_Row = 82684 
Idle = 2926459 

BW Util Bottlenecks: 
RCDc_limit = 34703 
RCDWRc_limit = 27608 
WTRc_limit = 13064 
RTWc_limit = 62781 
CCDLc_limit = 34731 
rwq = 0 
CCDLc_limit_alone = 22670 
WTRc_limit_alone = 11886 
RTWc_limit_alone = 51898 

Commands details: 
total_CMD = 3242442 
n_nop = 3171536 
Read = 38456 
Write = 0 
L2_Alloc = 0 
L2_WB = 16822 
n_act = 7876 
n_pre = 7860 
n_ref = 0 
n_req = 51715 
total_req = 55278 

Dual Bus Interface Util: 
issued_total_row = 15736 
issued_total_col = 55278 
Row_Bus_Util =  0.004853 
CoL_Bus_Util = 0.017048 
Either_Row_CoL_Bus_Util = 0.021868 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001523 
queue_avg = 0.262906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3162830 n_act=8822 n_pre=8806 n_ref_event=0 n_req=57905 n_rd=42724 n_rd_L2_A=0 n_write=0 n_wr_bk=19381 bw_util=0.03831
n_activity=458455 dram_eff=0.2709
bk0: 2622a 3216983i bk1: 3074a 3211545i bk2: 2342a 3219035i bk3: 2666a 3214288i bk4: 2738a 3213310i bk5: 3056a 3209151i bk6: 2774a 3214464i bk7: 3032a 3210210i bk8: 3108a 3209801i bk9: 3394a 3204854i bk10: 2366a 3215369i bk11: 2566a 3213159i bk12: 2116a 3218558i bk13: 2444a 3215503i bk14: 2032a 3221198i bk15: 2394a 3217557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847889
Row_Buffer_Locality_read = 0.916253
Row_Buffer_Locality_write = 0.655490
Bank_Level_Parallism = 1.486615
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.069913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038308 
total_CMD = 3242442 
util_bw = 124210 
Wasted_Col = 136168 
Wasted_Row = 89389 
Idle = 2892675 

BW Util Bottlenecks: 
RCDc_limit = 38276 
RCDWRc_limit = 30620 
WTRc_limit = 16744 
RTWc_limit = 70842 
CCDLc_limit = 39273 
rwq = 0 
CCDLc_limit_alone = 25595 
WTRc_limit_alone = 15232 
RTWc_limit_alone = 58676 

Commands details: 
total_CMD = 3242442 
n_nop = 3162830 
Read = 42724 
Write = 0 
L2_Alloc = 0 
L2_WB = 19381 
n_act = 8822 
n_pre = 8806 
n_ref = 0 
n_req = 57905 
total_req = 62105 

Dual Bus Interface Util: 
issued_total_row = 17628 
issued_total_col = 62105 
Row_Bus_Util =  0.005437 
CoL_Bus_Util = 0.019154 
Either_Row_CoL_Bus_Util = 0.024553 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001520 
queue_avg = 0.304995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3171600 n_act=7820 n_pre=7804 n_ref_event=0 n_req=51744 n_rd=38476 n_rd_L2_A=0 n_write=0 n_wr_bk=16837 bw_util=0.03412
n_activity=419878 dram_eff=0.2635
bk0: 3000a 3214145i bk1: 2176a 3221102i bk2: 2644a 3216223i bk3: 1930a 3223121i bk4: 3024a 3212034i bk5: 2242a 3219247i bk6: 2998a 3211574i bk7: 2194a 3221459i bk8: 3348a 3208255i bk9: 2398a 3217224i bk10: 2636a 3214691i bk11: 1752a 3222805i bk12: 2446a 3216718i bk13: 1718a 3223827i bk14: 2364a 3218961i bk15: 1606a 3226492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849123
Row_Buffer_Locality_read = 0.916285
Row_Buffer_Locality_write = 0.654356
Bank_Level_Parallism = 1.438984
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034118 
total_CMD = 3242442 
util_bw = 110626 
Wasted_Col = 122338 
Wasted_Row = 80804 
Idle = 2928674 

BW Util Bottlenecks: 
RCDc_limit = 34668 
RCDWRc_limit = 27414 
WTRc_limit = 12702 
RTWc_limit = 63028 
CCDLc_limit = 34541 
rwq = 0 
CCDLc_limit_alone = 22392 
WTRc_limit_alone = 11568 
RTWc_limit_alone = 52013 

Commands details: 
total_CMD = 3242442 
n_nop = 3171600 
Read = 38476 
Write = 0 
L2_Alloc = 0 
L2_WB = 16837 
n_act = 7820 
n_pre = 7804 
n_ref = 0 
n_req = 51744 
total_req = 55313 

Dual Bus Interface Util: 
issued_total_row = 15624 
issued_total_col = 55313 
Row_Bus_Util =  0.004819 
CoL_Bus_Util = 0.017059 
Either_Row_CoL_Bus_Util = 0.021848 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001341 
queue_avg = 0.256307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3162644 n_act=8889 n_pre=8873 n_ref_event=0 n_req=57940 n_rd=42748 n_rd_L2_A=0 n_write=0 n_wr_bk=19399 bw_util=0.03833
n_activity=459346 dram_eff=0.2706
bk0: 3068a 3211402i bk1: 2630a 3215675i bk2: 2686a 3213264i bk3: 2332a 3218257i bk4: 3042a 3209503i bk5: 2744a 3212279i bk6: 3038a 3209567i bk7: 2766a 3213582i bk8: 3382a 3204932i bk9: 3116a 3209121i bk10: 2656a 3212303i bk11: 2292a 3216608i bk12: 2438a 3215983i bk13: 2124a 3218586i bk14: 2404a 3217586i bk15: 2030a 3222666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846842
Row_Buffer_Locality_read = 0.915692
Row_Buffer_Locality_write = 0.653107
Bank_Level_Parallism = 1.494596
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.069948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038333 
total_CMD = 3242442 
util_bw = 124294 
Wasted_Col = 136012 
Wasted_Row = 90232 
Idle = 2891904 

BW Util Bottlenecks: 
RCDc_limit = 38469 
RCDWRc_limit = 30818 
WTRc_limit = 15841 
RTWc_limit = 73075 
CCDLc_limit = 38537 
rwq = 0 
CCDLc_limit_alone = 25090 
WTRc_limit_alone = 14469 
RTWc_limit_alone = 61000 

Commands details: 
total_CMD = 3242442 
n_nop = 3162644 
Read = 42748 
Write = 0 
L2_Alloc = 0 
L2_WB = 19399 
n_act = 8889 
n_pre = 8873 
n_ref = 0 
n_req = 57940 
total_req = 62147 

Dual Bus Interface Util: 
issued_total_row = 17762 
issued_total_col = 62147 
Row_Bus_Util =  0.005478 
CoL_Bus_Util = 0.019167 
Either_Row_CoL_Bus_Util = 0.024610 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001391 
queue_avg = 0.316540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3171798 n_act=7853 n_pre=7837 n_ref_event=463904 n_req=51498 n_rd=38270 n_rd_L2_A=0 n_write=0 n_wr_bk=16771 bw_util=0.03395
n_activity=419063 dram_eff=0.2627
bk0: 2158a 3221306i bk1: 2942a 3213477i bk2: 1944a 3223522i bk3: 2640a 3217239i bk4: 2222a 3219258i bk5: 3016a 3211715i bk6: 2206a 3221522i bk7: 2978a 3212421i bk8: 2376a 3216938i bk9: 3336a 3207589i bk10: 1796a 3222192i bk11: 2546a 3214313i bk12: 1706a 3224277i bk13: 2444a 3216187i bk14: 1610a 3226097i bk15: 2350a 3219068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847800
Row_Buffer_Locality_read = 0.915704
Row_Buffer_Locality_write = 0.651346
Bank_Level_Parallism = 1.442319
Bank_Level_Parallism_Col = 1.411213
Bank_Level_Parallism_Ready = 1.061840
write_to_read_ratio_blp_rw_average = 0.516120
GrpLevelPara = 1.229438 

BW Util details:
bwutil = 0.033950 
total_CMD = 3242442 
util_bw = 110082 
Wasted_Col = 122028 
Wasted_Row = 81121 
Idle = 2929211 

BW Util Bottlenecks: 
RCDc_limit = 34844 
RCDWRc_limit = 27370 
WTRc_limit = 12935 
RTWc_limit = 63129 
CCDLc_limit = 34330 
rwq = 0 
CCDLc_limit_alone = 22392 
WTRc_limit_alone = 11826 
RTWc_limit_alone = 52300 

Commands details: 
total_CMD = 3242442 
n_nop = 3171798 
Read = 38270 
Write = 0 
L2_Alloc = 0 
L2_WB = 16771 
n_act = 7853 
n_pre = 7837 
n_ref = 463904 
n_req = 51498 
total_req = 55041 

Dual Bus Interface Util: 
issued_total_row = 15690 
issued_total_col = 55041 
Row_Bus_Util =  0.004839 
CoL_Bus_Util = 0.016975 
Either_Row_CoL_Bus_Util = 0.021787 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001232 
queue_avg = 0.257820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3242442 n_nop=3165583 n_act=7570 n_pre=7554 n_ref_event=0 n_req=57649 n_rd=42508 n_rd_L2_A=0 n_write=0 n_wr_bk=19318 bw_util=0.03814
n_activity=435126 dram_eff=0.2842
bk0: 2606a 3216082i bk1: 2966a 3213678i bk2: 2352a 3218853i bk3: 2672a 3216242i bk4: 2730a 3214123i bk5: 3032a 3211975i bk6: 2778a 3215136i bk7: 3042a 3212030i bk8: 3098a 3210466i bk9: 3382a 3207219i bk10: 2306a 3215180i bk11: 2574a 3214675i bk12: 2108a 3219244i bk13: 2440a 3217128i bk14: 2024a 3221670i bk15: 2398a 3219879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868948
Row_Buffer_Locality_read = 0.929402
Row_Buffer_Locality_write = 0.699227
Bank_Level_Parallism = 1.542403
Bank_Level_Parallism_Col = 1.506186
Bank_Level_Parallism_Ready = 1.077509
write_to_read_ratio_blp_rw_average = 0.561094
GrpLevelPara = 1.316255 

BW Util details:
bwutil = 0.038135 
total_CMD = 3242442 
util_bw = 123652 
Wasted_Col = 133183 
Wasted_Row = 69919 
Idle = 2915688 

BW Util Bottlenecks: 
RCDc_limit = 31908 
RCDWRc_limit = 26435 
WTRc_limit = 17771 
RTWc_limit = 86087 
CCDLc_limit = 34585 
rwq = 0 
CCDLc_limit_alone = 22359 
WTRc_limit_alone = 16530 
RTWc_limit_alone = 75102 

Commands details: 
total_CMD = 3242442 
n_nop = 3165583 
Read = 42508 
Write = 0 
L2_Alloc = 0 
L2_WB = 19318 
n_act = 7570 
n_pre = 7554 
n_ref = 0 
n_req = 57649 
total_req = 61826 

Dual Bus Interface Util: 
issued_total_row = 15124 
issued_total_col = 61826 
Row_Bus_Util =  0.004664 
CoL_Bus_Util = 0.019068 
Either_Row_CoL_Bus_Util = 0.023704 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001184 
queue_avg = 0.256396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115944, Miss = 21262, Miss_rate = 0.183, Pending_hits = 6809, Reservation_fails = 4834
L2_cache_bank[1]: Access = 137102, Miss = 28930, Miss_rate = 0.211, Pending_hits = 9102, Reservation_fails = 6493
L2_cache_bank[2]: Access = 129522, Miss = 25992, Miss_rate = 0.201, Pending_hits = 7591, Reservation_fails = 5476
L2_cache_bank[3]: Access = 121080, Miss = 29318, Miss_rate = 0.242, Pending_hits = 8622, Reservation_fails = 7735
L2_cache_bank[4]: Access = 136280, Miss = 29072, Miss_rate = 0.213, Pending_hits = 8941, Reservation_fails = 5629
L2_cache_bank[5]: Access = 115972, Miss = 21150, Miss_rate = 0.182, Pending_hits = 6951, Reservation_fails = 5843
L2_cache_bank[6]: Access = 120264, Miss = 29440, Miss_rate = 0.245, Pending_hits = 8369, Reservation_fails = 5687
L2_cache_bank[7]: Access = 130174, Miss = 25922, Miss_rate = 0.199, Pending_hits = 7845, Reservation_fails = 5844
L2_cache_bank[8]: Access = 114766, Miss = 21122, Miss_rate = 0.184, Pending_hits = 6838, Reservation_fails = 4068
L2_cache_bank[9]: Access = 136358, Miss = 28866, Miss_rate = 0.212, Pending_hits = 8949, Reservation_fails = 6183
L2_cache_bank[10]: Access = 129696, Miss = 25868, Miss_rate = 0.199, Pending_hits = 7693, Reservation_fails = 5199
L2_cache_bank[11]: Access = 119740, Miss = 29198, Miss_rate = 0.244, Pending_hits = 8271, Reservation_fails = 5507
L2_total_cache_accesses = 1506898
L2_total_cache_misses = 316140
L2_total_cache_miss_rate = 0.2098
L2_total_cache_pending_hits = 95981
L2_total_cache_reservation_fails = 68498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 412479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 69543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31943
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28412
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4504
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 488
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32734
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1464
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4504
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 536700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 116784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1249
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32734
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1506898
icnt_total_pkts_simt_to_mem=572335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.37414
	minimum = 5
	maximum = 37
Network latency average = 5.36555
	minimum = 5
	maximum = 37
Slowest packet = 1948336
Flit latency average = 5.44613
	minimum = 5
	maximum = 36
Slowest flit = 2078665
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0159617
	minimum = 0.00555397 (at node 2)
	maximum = 0.0568214 (at node 16)
Accepted packet rate average = 0.0159617
	minimum = 0.00462831 (at node 17)
	maximum = 0.0269154 (at node 3)
Injected flit rate average = 0.0167793
	minimum = 0.00665765 (at node 2)
	maximum = 0.0568214 (at node 16)
Accepted flit rate average= 0.0167793
	minimum = 0.00534036 (at node 17)
	maximum = 0.0269154 (at node 3)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7096 (35 samples)
	minimum = 5 (35 samples)
	maximum = 166.514 (35 samples)
Network latency average = 19.4893 (35 samples)
	minimum = 5 (35 samples)
	maximum = 163.571 (35 samples)
Flit latency average = 18.7226 (35 samples)
	minimum = 5 (35 samples)
	maximum = 162.943 (35 samples)
Fragmentation average = 0.00145059 (35 samples)
	minimum = 0 (35 samples)
	maximum = 72.4571 (35 samples)
Injected packet rate average = 0.0732652 (35 samples)
	minimum = 0.0279891 (35 samples)
	maximum = 0.193858 (35 samples)
Accepted packet rate average = 0.0732652 (35 samples)
	minimum = 0.0251452 (35 samples)
	maximum = 0.109742 (35 samples)
Injected flit rate average = 0.078163 (35 samples)
	minimum = 0.0364064 (35 samples)
	maximum = 0.194034 (35 samples)
Accepted flit rate average = 0.078163 (35 samples)
	minimum = 0.0340462 (35 samples)
	maximum = 0.109742 (35 samples)
Injected packet size average = 1.06685 (35 samples)
Accepted packet size average = 1.06685 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 0 sec (3960 sec)
gpgpu_simulation_rate = 46948 (inst/sec)
gpgpu_simulation_rate = 265 (cycle/sec)
gpgpu_silicon_slowdown = 1132075x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
kernel_stream_id = 60205
gpu_sim_cycle = 17480
gpu_sim_insn = 9523200
gpu_ipc =     544.8055
gpu_tot_sim_cycle = 1070250
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     182.6106
gpu_tot_issued_cta = 8264
gpu_occupancy = 77.0092% 
gpu_tot_occupancy = 35.5703% 
max_total_param_size = 0
gpu_stall_dramfull = 124332
gpu_stall_icnt2sh    = 283058
partiton_level_parallism =       1.2486
partiton_level_parallism_total  =       0.4333
partiton_level_parallism_util =       1.9147
partiton_level_parallism_util_total  =       1.8029
L2_BW  =      40.9175 GB/Sec
L2_BW_total  =      14.1850 GB/Sec
gpu_total_sim_rate=48652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 45123
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29398
L1D_cache:
	L1D_cache_core[0]: Access = 36058, Miss = 21777, Miss_rate = 0.604, Pending_hits = 2017, Reservation_fails = 10135
	L1D_cache_core[1]: Access = 35579, Miss = 21480, Miss_rate = 0.604, Pending_hits = 2585, Reservation_fails = 10274
	L1D_cache_core[2]: Access = 35595, Miss = 21214, Miss_rate = 0.596, Pending_hits = 2502, Reservation_fails = 9934
	L1D_cache_core[3]: Access = 35628, Miss = 21187, Miss_rate = 0.595, Pending_hits = 2506, Reservation_fails = 9187
	L1D_cache_core[4]: Access = 35483, Miss = 21573, Miss_rate = 0.608, Pending_hits = 2266, Reservation_fails = 14230
	L1D_cache_core[5]: Access = 34860, Miss = 21131, Miss_rate = 0.606, Pending_hits = 2059, Reservation_fails = 14334
	L1D_cache_core[6]: Access = 35690, Miss = 21475, Miss_rate = 0.602, Pending_hits = 2204, Reservation_fails = 10550
	L1D_cache_core[7]: Access = 35288, Miss = 21088, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11005
	L1D_cache_core[8]: Access = 35530, Miss = 21292, Miss_rate = 0.599, Pending_hits = 2342, Reservation_fails = 10196
	L1D_cache_core[9]: Access = 35628, Miss = 21290, Miss_rate = 0.598, Pending_hits = 2274, Reservation_fails = 11387
	L1D_cache_core[10]: Access = 35628, Miss = 21481, Miss_rate = 0.603, Pending_hits = 2319, Reservation_fails = 9969
	L1D_cache_core[11]: Access = 35500, Miss = 21069, Miss_rate = 0.593, Pending_hits = 2305, Reservation_fails = 12104
	L1D_cache_core[12]: Access = 34891, Miss = 21085, Miss_rate = 0.604, Pending_hits = 2320, Reservation_fails = 14873
	L1D_cache_core[13]: Access = 35882, Miss = 21597, Miss_rate = 0.602, Pending_hits = 2521, Reservation_fails = 13817
	L1D_cache_core[14]: Access = 35850, Miss = 21761, Miss_rate = 0.607, Pending_hits = 2484, Reservation_fails = 12182
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 320500
	L1D_total_cache_miss_rate = 0.6012
	L1D_total_cache_pending_hits = 35031
	L1D_total_cache_reservation_fails = 174177
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16864
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 91035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1487817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24953
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18033
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16161
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 186928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 91035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1512770

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 93342
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10710
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18033
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27651, 21084, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 347730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311870
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 18866
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1258021	W0_Idle:7425853	W0_Scoreboard:7139006	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2494960 {8:311870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49899200 {40:1247480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1400 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:187967 	14008 	55566 	39861 	35811 	3765 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	871086 	547831 	97839 	4358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14101 	769 	170 	401323 	21222 	19027 	6532 	603 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149387 	196268 	194950 	248157 	560774 	171457 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	910 	285 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.285403  7.376600  6.472289  7.164410  6.099206  6.610675  6.408034  6.577953  5.876344  6.278003  6.084135  6.520146  6.526611  6.952577  7.197411  6.989224 
dram[1]:  7.034137  6.988506  6.909283  6.309951  6.416667  6.338640  6.856887  6.061027  6.140805  6.160101  6.335922  6.380454  6.985542  7.155925  7.219638  7.109244 
dram[2]:  7.324275  6.310870  7.187984  6.308962  6.780645  6.074951  6.660856  6.285417  6.385989  5.878572  6.648551  6.091139  7.346405  6.465374  7.104348  7.422297 
dram[3]:  6.928222  6.714286  6.297735  6.668712  6.377193  6.488851  6.248217  6.542808  6.048811  6.330872  6.413559  6.289421  6.909457  6.817330  7.108787  7.581522 
dram[4]:  6.470721  7.311355  6.598039  7.200389  6.011811  6.663492  6.354298  6.569182  5.753087  6.177097  6.012136  6.393502  6.560906  7.094737  7.364549  7.096070 
dram[5]:  8.051802  8.218623  7.713959  7.970526  7.223265  7.535336  8.016327  6.901772  6.784711  7.000000  7.010753  7.247984  8.280112  8.526583  9.235484  8.766579 
average row locality = 338032/50092 = 6.748223
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       824      1253       848      1250       966      1442       941      1426      1043      1592       810      1209       730      1142       690      1079 
dram[1]:      1046      1332      1107      1328      1254      1520      1273      1504      1410      1684      1085      1253       969      1188       923      1138 
dram[2]:      1252       834      1259       841      1436       971      1440       932      1588      1048      1248       764      1145       734      1088       679 
dram[3]:      1328      1062      1336      1099      1514      1259      1512      1265      1680      1415      1298      1040      1186       974      1146       919 
dram[4]:       823      1253       847      1251       961      1435       939      1430      1036      1588       797      1203       724      1142       685      1080 
dram[5]:      1136      1241      1193      1240      1337      1425      1364      1410      1492      1591      1137      1184      1033      1115       999      1055 
total dram writes = 111697
bank skew: 1684/679 = 2.48
chip skew: 20033/17194 = 1.17
average mf latency per bank:
dram[0]:       5462      4383      5182      4518      4564      3723      4651      3852      3887      3420      3992      4207      3879      4013      4386      4187
dram[1]:       4273      2563      4227      2642      4158      2455      4579      2533      4030      2317      4152      2704      3932      2795      3945      3031
dram[2]:       4100      5019      4255      5413      3565      4657      3482      4894      3211      3806      3594      4194      3721      3846      3793      4512
dram[3]:       2585      4088      2552      4198      2411      4043      2422      4567      2302      3723      2652      4044      2773      3785      3021      3926
dram[4]:       5443      4258      5474      4445      4919      3628      4897      3763      4031      3396      4010      4348      3925      3790      4447      4271
dram[5]:       3648      2758      3689      2853      3612      2594      4033      2710      3708      2428      3693      2841      3452      2933      3430      3366
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       798
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3223698 n_act=8074 n_pre=8058 n_ref_event=0 n_req=52994 n_rd=39312 n_rd_L2_A=0 n_write=0 n_wr_bk=17245 bw_util=0.03432
n_activity=432698 dram_eff=0.2614
bk0: 2234a 3273523i bk1: 3054a 3266606i bk2: 2002a 3275987i bk3: 2708a 3270511i bk4: 2304a 3273489i bk5: 3090a 3264668i bk6: 2268a 3273585i bk7: 3044a 3265176i bk8: 2454a 3270631i bk9: 3412a 3259941i bk10: 1882a 3274844i bk11: 2598a 3268510i bk12: 1746a 3277110i bk13: 2480a 3270184i bk14: 1660a 3279523i bk15: 2376a 3272162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847851
Row_Buffer_Locality_read = 0.915471
Row_Buffer_Locality_write = 0.653559
Bank_Level_Parallism = 1.436421
Bank_Level_Parallism_Col = 1.406160
Bank_Level_Parallism_Ready = 1.064875
write_to_read_ratio_blp_rw_average = 0.517922
GrpLevelPara = 1.224508 

BW Util details:
bwutil = 0.034316 
total_CMD = 3296278 
util_bw = 113114 
Wasted_Col = 126040 
Wasted_Row = 84888 
Idle = 2972236 

BW Util Bottlenecks: 
RCDc_limit = 35683 
RCDWRc_limit = 28305 
WTRc_limit = 13355 
RTWc_limit = 64359 
CCDLc_limit = 35429 
rwq = 0 
CCDLc_limit_alone = 23084 
WTRc_limit_alone = 12163 
RTWc_limit_alone = 53206 

Commands details: 
total_CMD = 3296278 
n_nop = 3223698 
Read = 39312 
Write = 0 
L2_Alloc = 0 
L2_WB = 17245 
n_act = 8074 
n_pre = 8058 
n_ref = 0 
n_req = 52994 
total_req = 56557 

Dual Bus Interface Util: 
issued_total_row = 16132 
issued_total_col = 56557 
Row_Bus_Util =  0.004894 
CoL_Bus_Util = 0.017158 
Either_Row_CoL_Bus_Util = 0.022019 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001502 
queue_avg = 0.263311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3214205 n_act=9097 n_pre=9081 n_ref_event=0 n_req=59818 n_rd=44004 n_rd_L2_A=0 n_write=0 n_wr_bk=20014 bw_util=0.03884
n_activity=475041 dram_eff=0.2695
bk0: 2686a 3270138i bk1: 3202a 3264194i bk2: 2406a 3272161i bk3: 2794a 3266785i bk4: 2802a 3266273i bk5: 3184a 3261692i bk6: 2838a 3267825i bk7: 3160a 3262518i bk8: 3172a 3262898i bk9: 3522a 3257215i bk10: 2410a 3268850i bk11: 2650a 3266488i bk12: 2148a 3272175i bk13: 2508a 3268922i bk14: 2064a 3274550i bk15: 2458a 3270527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848156
Row_Buffer_Locality_read = 0.915826
Row_Buffer_Locality_write = 0.659858
Bank_Level_Parallism = 1.479712
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038843 
total_CMD = 3296278 
util_bw = 128036 
Wasted_Col = 140939 
Wasted_Row = 92811 
Idle = 2934492 

BW Util Bottlenecks: 
RCDc_limit = 39666 
RCDWRc_limit = 31559 
WTRc_limit = 17303 
RTWc_limit = 73029 
CCDLc_limit = 40381 
rwq = 0 
CCDLc_limit_alone = 26273 
WTRc_limit_alone = 15758 
RTWc_limit_alone = 60466 

Commands details: 
total_CMD = 3296278 
n_nop = 3214205 
Read = 44004 
Write = 0 
L2_Alloc = 0 
L2_WB = 20014 
n_act = 9097 
n_pre = 9081 
n_ref = 0 
n_req = 59818 
total_req = 64018 

Dual Bus Interface Util: 
issued_total_row = 18178 
issued_total_col = 64018 
Row_Bus_Util =  0.005515 
CoL_Bus_Util = 0.019421 
Either_Row_CoL_Bus_Util = 0.024899 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001499 
queue_avg = 0.307767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3223770 n_act=8014 n_pre=7998 n_ref_event=0 n_req=53022 n_rd=39332 n_rd_L2_A=0 n_write=0 n_wr_bk=17259 bw_util=0.03434
n_activity=431605 dram_eff=0.2622
bk0: 3064a 3267359i bk1: 2244a 3274240i bk2: 2708a 3269404i bk3: 1994a 3276311i bk4: 3088a 3265246i bk5: 2306a 3272432i bk6: 3062a 3264739i bk7: 2258a 3274611i bk8: 3412a 3261179i bk9: 2462a 3270350i bk10: 2680a 3268253i bk11: 1792a 3276406i bk12: 2478a 3270328i bk13: 1750a 3277354i bk14: 2396a 3272313i bk15: 1638a 3279805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849100
Row_Buffer_Locality_read = 0.915921
Row_Buffer_Locality_write = 0.657122
Bank_Level_Parallism = 1.434461
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034336 
total_CMD = 3296278 
util_bw = 113182 
Wasted_Col = 125688 
Wasted_Row = 83163 
Idle = 2974245 

BW Util Bottlenecks: 
RCDc_limit = 35645 
RCDWRc_limit = 28091 
WTRc_limit = 12926 
RTWc_limit = 64679 
CCDLc_limit = 35253 
rwq = 0 
CCDLc_limit_alone = 22813 
WTRc_limit_alone = 11781 
RTWc_limit_alone = 53384 

Commands details: 
total_CMD = 3296278 
n_nop = 3223770 
Read = 39332 
Write = 0 
L2_Alloc = 0 
L2_WB = 17259 
n_act = 8014 
n_pre = 7998 
n_ref = 0 
n_req = 53022 
total_req = 56591 

Dual Bus Interface Util: 
issued_total_row = 16012 
issued_total_col = 56591 
Row_Bus_Util =  0.004858 
CoL_Bus_Util = 0.017168 
Either_Row_CoL_Bus_Util = 0.021997 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001310 
queue_avg = 0.256835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3214042 n_act=9149 n_pre=9133 n_ref_event=0 n_req=59858 n_rd=44032 n_rd_L2_A=0 n_write=0 n_wr_bk=20033 bw_util=0.03887
n_activity=475034 dram_eff=0.2697
bk0: 3196a 3264196i bk1: 2698a 3268885i bk2: 2814a 3265670i bk3: 2396a 3271372i bk4: 3170a 3262110i bk5: 2808a 3265231i bk6: 3166a 3261999i bk7: 2830a 3266822i bk8: 3510a 3257300i bk9: 3180a 3262356i bk10: 2744a 3265524i bk11: 2332a 3270100i bk12: 2502a 3269414i bk13: 2156a 3272165i bk14: 2468a 3270656i bk15: 2062a 3276064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847406
Row_Buffer_Locality_read = 0.915471
Row_Buffer_Locality_write = 0.658031
Bank_Level_Parallism = 1.490025
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.068969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038871 
total_CMD = 3296278 
util_bw = 128130 
Wasted_Col = 140519 
Wasted_Row = 93088 
Idle = 2934541 

BW Util Bottlenecks: 
RCDc_limit = 39738 
RCDWRc_limit = 31713 
WTRc_limit = 16271 
RTWc_limit = 75420 
CCDLc_limit = 39623 
rwq = 0 
CCDLc_limit_alone = 25742 
WTRc_limit_alone = 14876 
RTWc_limit_alone = 62934 

Commands details: 
total_CMD = 3296278 
n_nop = 3214042 
Read = 44032 
Write = 0 
L2_Alloc = 0 
L2_WB = 20033 
n_act = 9149 
n_pre = 9133 
n_ref = 0 
n_req = 59858 
total_req = 64065 

Dual Bus Interface Util: 
issued_total_row = 18282 
issued_total_col = 64065 
Row_Bus_Util =  0.005546 
CoL_Bus_Util = 0.019436 
Either_Row_CoL_Bus_Util = 0.024948 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001350 
queue_avg = 0.318885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3223968 n_act=8047 n_pre=8031 n_ref_event=463904 n_req=52777 n_rd=39126 n_rd_L2_A=0 n_write=0 n_wr_bk=17194 bw_util=0.03417
n_activity=430618 dram_eff=0.2616
bk0: 2222a 3274435i bk1: 3010a 3266456i bk2: 2008a 3276670i bk3: 2704a 3270366i bk4: 2286a 3272420i bk5: 3080a 3265046i bk6: 2270a 3274706i bk7: 3042a 3265625i bk8: 2440a 3270029i bk9: 3400a 3260585i bk10: 1840a 3275635i bk11: 2586a 3267842i bk12: 1738a 3277776i bk13: 2476a 3269785i bk14: 1642a 3279490i bk15: 2382a 3272384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847812
Row_Buffer_Locality_read = 0.915350
Row_Buffer_Locality_write = 0.654238
Bank_Level_Parallism = 1.439650
Bank_Level_Parallism_Col = 1.409337
Bank_Level_Parallism_Ready = 1.061439
write_to_read_ratio_blp_rw_average = 0.516777
GrpLevelPara = 1.229053 

BW Util details:
bwutil = 0.034172 
total_CMD = 3296278 
util_bw = 112640 
Wasted_Col = 125337 
Wasted_Row = 83317 
Idle = 2974984 

BW Util Bottlenecks: 
RCDc_limit = 35794 
RCDWRc_limit = 28038 
WTRc_limit = 13211 
RTWc_limit = 64934 
CCDLc_limit = 35037 
rwq = 0 
CCDLc_limit_alone = 22803 
WTRc_limit_alone = 12085 
RTWc_limit_alone = 53826 

Commands details: 
total_CMD = 3296278 
n_nop = 3223968 
Read = 39126 
Write = 0 
L2_Alloc = 0 
L2_WB = 17194 
n_act = 8047 
n_pre = 8031 
n_ref = 463904 
n_req = 52777 
total_req = 56320 

Dual Bus Interface Util: 
issued_total_row = 16078 
issued_total_col = 56320 
Row_Bus_Util =  0.004878 
CoL_Bus_Util = 0.017086 
Either_Row_CoL_Bus_Util = 0.021937 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001217 
queue_avg = 0.258032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3296278 n_nop=3217058 n_act=7794 n_pre=7778 n_ref_event=0 n_req=59563 n_rd=43788 n_rd_L2_A=0 n_write=0 n_wr_bk=19952 bw_util=0.03867
n_activity=450693 dram_eff=0.2829
bk0: 2670a 3269242i bk1: 3094a 3266373i bk2: 2416a 3271791i bk3: 2800a 3268780i bk4: 2794a 3267085i bk5: 3160a 3264839i bk6: 2842a 3268457i bk7: 3170a 3264581i bk8: 3162a 3263434i bk9: 3510a 3259895i bk10: 2350a 3268686i bk11: 2658a 3268080i bk12: 2140a 3272755i bk13: 2504a 3270553i bk14: 2056a 3274959i bk15: 2462a 3273232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869399
Row_Buffer_Locality_read = 0.929159
Row_Buffer_Locality_write = 0.703518
Bank_Level_Parallism = 1.536295
Bank_Level_Parallism_Col = 1.500534
Bank_Level_Parallism_Ready = 1.076231
write_to_read_ratio_blp_rw_average = 0.562121
GrpLevelPara = 1.314121 

BW Util details:
bwutil = 0.038674 
total_CMD = 3296278 
util_bw = 127480 
Wasted_Col = 137802 
Wasted_Row = 72232 
Idle = 2958764 

BW Util Bottlenecks: 
RCDc_limit = 33019 
RCDWRc_limit = 27202 
WTRc_limit = 18210 
RTWc_limit = 89070 
CCDLc_limit = 35345 
rwq = 0 
CCDLc_limit_alone = 22891 
WTRc_limit_alone = 16962 
RTWc_limit_alone = 77864 

Commands details: 
total_CMD = 3296278 
n_nop = 3217058 
Read = 43788 
Write = 0 
L2_Alloc = 0 
L2_WB = 19952 
n_act = 7794 
n_pre = 7778 
n_ref = 0 
n_req = 59563 
total_req = 63740 

Dual Bus Interface Util: 
issued_total_row = 15572 
issued_total_col = 63740 
Row_Bus_Util =  0.004724 
CoL_Bus_Util = 0.019337 
Either_Row_CoL_Bus_Util = 0.024033 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001161 
queue_avg = 0.257970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119656, Miss = 21904, Miss_rate = 0.183, Pending_hits = 6849, Reservation_fails = 4837
L2_cache_bank[1]: Access = 146494, Miss = 29572, Miss_rate = 0.202, Pending_hits = 9170, Reservation_fails = 6495
L2_cache_bank[2]: Access = 133222, Miss = 26634, Miss_rate = 0.200, Pending_hits = 7747, Reservation_fails = 5477
L2_cache_bank[3]: Access = 128828, Miss = 30596, Miss_rate = 0.237, Pending_hits = 8766, Reservation_fails = 7741
L2_cache_bank[4]: Access = 145752, Miss = 29714, Miss_rate = 0.204, Pending_hits = 9025, Reservation_fails = 5631
L2_cache_bank[5]: Access = 120020, Miss = 21790, Miss_rate = 0.182, Pending_hits = 7010, Reservation_fails = 5937
L2_cache_bank[6]: Access = 127812, Miss = 30724, Miss_rate = 0.240, Pending_hits = 8501, Reservation_fails = 5692
L2_cache_bank[7]: Access = 134206, Miss = 26562, Miss_rate = 0.198, Pending_hits = 7985, Reservation_fails = 5846
L2_cache_bank[8]: Access = 118470, Miss = 21764, Miss_rate = 0.184, Pending_hits = 6890, Reservation_fails = 4069
L2_cache_bank[9]: Access = 146026, Miss = 29506, Miss_rate = 0.202, Pending_hits = 9036, Reservation_fails = 6184
L2_cache_bank[10]: Access = 133388, Miss = 26510, Miss_rate = 0.199, Pending_hits = 7837, Reservation_fails = 5200
L2_cache_bank[11]: Access = 127528, Miss = 30476, Miss_rate = 0.239, Pending_hits = 8390, Reservation_fails = 5516
L2_total_cache_accesses = 1581402
L2_total_cache_misses = 325752
L2_total_cache_miss_rate = 0.2060
L2_total_cache_pending_hits = 97206
L2_total_cache_reservation_fails = 68625
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 466282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28676
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4528
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 491
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32825
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1473
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4528
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 598104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1285
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32825
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1581402
icnt_total_pkts_simt_to_mem=600561
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.3548
	minimum = 5
	maximum = 242
Network latency average = 53.9892
	minimum = 5
	maximum = 236
Slowest packet = 1960200
Flit latency average = 50.9563
	minimum = 5
	maximum = 236
Slowest flit = 2125541
Fragmentation average = 0.000664383
	minimum = 0
	maximum = 64
Injected packet rate average = 0.204106
	minimum = 0.0776888 (at node 5)
	maximum = 0.553089 (at node 24)
Accepted packet rate average = 0.204106
	minimum = 0.0650458 (at node 25)
	maximum = 0.313959 (at node 13)
Injected flit rate average = 0.217667
	minimum = 0.100572 (at node 5)
	maximum = 0.553089 (at node 24)
Accepted flit rate average= 0.217667
	minimum = 0.0895309 (at node 25)
	maximum = 0.313959 (at node 13)
Injected packet length average = 1.06644
Accepted packet length average = 1.06644
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7553 (36 samples)
	minimum = 5 (36 samples)
	maximum = 168.611 (36 samples)
Network latency average = 20.4476 (36 samples)
	minimum = 5 (36 samples)
	maximum = 165.583 (36 samples)
Flit latency average = 19.618 (36 samples)
	minimum = 5 (36 samples)
	maximum = 164.972 (36 samples)
Fragmentation average = 0.00142875 (36 samples)
	minimum = 0 (36 samples)
	maximum = 72.2222 (36 samples)
Injected packet rate average = 0.0768996 (36 samples)
	minimum = 0.0293697 (36 samples)
	maximum = 0.203836 (36 samples)
Accepted packet rate average = 0.0768996 (36 samples)
	minimum = 0.0262535 (36 samples)
	maximum = 0.115414 (36 samples)
Injected flit rate average = 0.0820381 (36 samples)
	minimum = 0.0381888 (36 samples)
	maximum = 0.204007 (36 samples)
Accepted flit rate average = 0.0820381 (36 samples)
	minimum = 0.0355875 (36 samples)
	maximum = 0.115414 (36 samples)
Injected packet size average = 1.06682 (36 samples)
Accepted packet size average = 1.06682 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 57 sec (4017 sec)
gpgpu_simulation_rate = 48652 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 1127819x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
kernel_stream_id = 60205
gpu_sim_cycle = 28788
gpu_sim_insn = 19880
gpu_ipc =       0.6906
gpu_tot_sim_cycle = 1099038
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     177.8454
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.4834% 
max_total_param_size = 0
gpu_stall_dramfull = 124332
gpu_stall_icnt2sh    = 283058
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4220
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8027
L2_BW  =       0.0474 GB/Sec
L2_BW_total  =      13.8146 GB/Sec
gpu_total_sim_rate=48071

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 45135
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29398
L1D_cache:
	L1D_cache_core[0]: Access = 36058, Miss = 21777, Miss_rate = 0.604, Pending_hits = 2017, Reservation_fails = 10135
	L1D_cache_core[1]: Access = 35579, Miss = 21480, Miss_rate = 0.604, Pending_hits = 2585, Reservation_fails = 10274
	L1D_cache_core[2]: Access = 35595, Miss = 21214, Miss_rate = 0.596, Pending_hits = 2502, Reservation_fails = 9934
	L1D_cache_core[3]: Access = 35628, Miss = 21187, Miss_rate = 0.595, Pending_hits = 2506, Reservation_fails = 9187
	L1D_cache_core[4]: Access = 35483, Miss = 21573, Miss_rate = 0.608, Pending_hits = 2266, Reservation_fails = 14230
	L1D_cache_core[5]: Access = 34860, Miss = 21131, Miss_rate = 0.606, Pending_hits = 2059, Reservation_fails = 14334
	L1D_cache_core[6]: Access = 35690, Miss = 21475, Miss_rate = 0.602, Pending_hits = 2204, Reservation_fails = 10550
	L1D_cache_core[7]: Access = 35288, Miss = 21088, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11005
	L1D_cache_core[8]: Access = 35530, Miss = 21292, Miss_rate = 0.599, Pending_hits = 2342, Reservation_fails = 10196
	L1D_cache_core[9]: Access = 35628, Miss = 21290, Miss_rate = 0.598, Pending_hits = 2274, Reservation_fails = 11387
	L1D_cache_core[10]: Access = 35628, Miss = 21481, Miss_rate = 0.603, Pending_hits = 2319, Reservation_fails = 9969
	L1D_cache_core[11]: Access = 35531, Miss = 21085, Miss_rate = 0.593, Pending_hits = 2305, Reservation_fails = 12104
	L1D_cache_core[12]: Access = 34891, Miss = 21085, Miss_rate = 0.604, Pending_hits = 2320, Reservation_fails = 14873
	L1D_cache_core[13]: Access = 35882, Miss = 21597, Miss_rate = 0.602, Pending_hits = 2521, Reservation_fails = 13817
	L1D_cache_core[14]: Access = 35850, Miss = 21761, Miss_rate = 0.607, Pending_hits = 2484, Reservation_fails = 12182
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 320516
	L1D_total_cache_miss_rate = 0.6012
	L1D_total_cache_pending_hits = 35031
	L1D_total_cache_reservation_fails = 174177
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16864
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 91041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1489477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24965
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18033
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16161
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 186944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 91041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1514442

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 93342
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10710
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18033
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27651, 21084, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 348234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311886
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 75096
gpgpu_n_l1cache_bkconflict = 18866
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1258021	W0_Idle:7458721	W0_Scoreboard:7160763	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2495088 {8:311886,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49901760 {40:1247544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1400 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:188053 	14008 	55575 	39861 	35811 	3765 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	871180 	547831 	97839 	4358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14113 	769 	170 	401354 	21222 	19027 	6532 	603 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149481 	196268 	194950 	248157 	560774 	171457 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	923 	285 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.285403  7.376600  6.472289  7.164410  6.099206  6.610675  6.408034  6.577953  5.876344  6.278003  6.084135  6.520146  6.526611  6.952577  7.197411  6.989224 
dram[1]:  7.034137  7.021347  6.909283  6.309951  6.416667  6.338640  6.856887  6.061027  6.140805  6.160101  6.335922  6.380454  6.985542  7.166320  7.219638  7.109244 
dram[2]:  7.324275  6.310870  7.187984  6.308962  6.780645  6.074951  6.660856  6.285417  6.385989  5.878572  6.648551  6.091139  7.346405  6.465374  7.104348  7.422297 
dram[3]:  6.962541  6.714286  6.297735  6.668712  6.377193  6.488851  6.248217  6.542808  6.048811  6.330872  6.413559  6.289421  6.923541  6.817330  7.108787  7.581522 
dram[4]:  6.465168  7.311355  6.598039  7.200389  6.011811  6.663492  6.354298  6.569182  5.753087  6.177097  6.012136  6.393502  6.563739  7.094737  7.364549  7.096070 
dram[5]:  8.042697  8.259109  7.713959  7.970526  7.223265  7.535336  8.016327  6.901772  6.784711  7.000000  7.010753  7.247984  8.280112  8.541772  9.235484  8.766579 
average row locality = 338127/50095 = 6.749715
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       824      1253       848      1250       966      1442       941      1426      1043      1592       810      1209       730      1142       690      1079 
dram[1]:      1046      1332      1107      1328      1254      1520      1273      1504      1410      1684      1085      1253       969      1193       923      1138 
dram[2]:      1252       834      1259       841      1436       971      1440       932      1588      1048      1248       764      1145       734      1088       679 
dram[3]:      1328      1062      1336      1099      1514      1259      1512      1265      1680      1415      1298      1040      1193       974      1146       919 
dram[4]:       823      1253       847      1251       961      1435       939      1430      1036      1588       797      1203       725      1142       685      1080 
dram[5]:      1136      1241      1193      1240      1337      1425      1364      1410      1492      1591      1137      1184      1033      1121       999      1055 
total dram writes = 111716
bank skew: 1684/679 = 2.48
chip skew: 20040/17195 = 1.17
average mf latency per bank:
dram[0]:       5462      4383      5182      4518      4564      3723      4651      3852      3887      3420      3992      4207      3879      4013      4386      4187
dram[1]:       4273      2568      4227      2642      4158      2455      4579      2533      4030      2317      4152      2704      3932      2784      3945      3031
dram[2]:       4100      5019      4255      5413      3565      4657      3482      4894      3211      3806      3594      4194      3721      3846      3793      4512
dram[3]:       2590      4088      2552      4198      2411      4043      2422      4567      2302      3723      2652      4044      2757      3785      3021      3926
dram[4]:       5443      4258      5474      4445      4919      3628      4897      3763      4031      3396      4010      4348      3920      3790      4447      4271
dram[5]:       3648      2763      3689      2853      3612      2594      4033      2710      3708      2428      3693      2841      3452      2918      3430      3366
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       798
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3312362 n_act=8074 n_pre=8058 n_ref_event=0 n_req=52994 n_rd=39312 n_rd_L2_A=0 n_write=0 n_wr_bk=17245 bw_util=0.03342
n_activity=432698 dram_eff=0.2614
bk0: 2234a 3362187i bk1: 3054a 3355270i bk2: 2002a 3364651i bk3: 2708a 3359175i bk4: 2304a 3362153i bk5: 3090a 3353332i bk6: 2268a 3362249i bk7: 3044a 3353840i bk8: 2454a 3359295i bk9: 3412a 3348605i bk10: 1882a 3363508i bk11: 2598a 3357174i bk12: 1746a 3365774i bk13: 2480a 3358848i bk14: 1660a 3368187i bk15: 2376a 3360826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847851
Row_Buffer_Locality_read = 0.915471
Row_Buffer_Locality_write = 0.653559
Bank_Level_Parallism = 1.436421
Bank_Level_Parallism_Col = 1.406160
Bank_Level_Parallism_Ready = 1.064875
write_to_read_ratio_blp_rw_average = 0.517922
GrpLevelPara = 1.224508 

BW Util details:
bwutil = 0.033417 
total_CMD = 3384942 
util_bw = 113114 
Wasted_Col = 126040 
Wasted_Row = 84888 
Idle = 3060900 

BW Util Bottlenecks: 
RCDc_limit = 35683 
RCDWRc_limit = 28305 
WTRc_limit = 13355 
RTWc_limit = 64359 
CCDLc_limit = 35429 
rwq = 0 
CCDLc_limit_alone = 23084 
WTRc_limit_alone = 12163 
RTWc_limit_alone = 53206 

Commands details: 
total_CMD = 3384942 
n_nop = 3312362 
Read = 39312 
Write = 0 
L2_Alloc = 0 
L2_WB = 17245 
n_act = 8074 
n_pre = 8058 
n_ref = 0 
n_req = 52994 
total_req = 56557 

Dual Bus Interface Util: 
issued_total_row = 16132 
issued_total_col = 56557 
Row_Bus_Util =  0.004766 
CoL_Bus_Util = 0.016708 
Either_Row_CoL_Bus_Util = 0.021442 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001502 
queue_avg = 0.256414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3302844 n_act=9097 n_pre=9081 n_ref_event=0 n_req=59843 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=20019 bw_util=0.03784
n_activity=475218 dram_eff=0.2695
bk0: 2686a 3358802i bk1: 3222a 3352858i bk2: 2406a 3360825i bk3: 2794a 3355449i bk4: 2802a 3354937i bk5: 3184a 3350356i bk6: 2838a 3356489i bk7: 3160a 3351182i bk8: 3172a 3351562i bk9: 3522a 3345879i bk10: 2410a 3357514i bk11: 2650a 3355152i bk12: 2148a 3360839i bk13: 2508a 3357480i bk14: 2064a 3363214i bk15: 2458a 3359191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848220
Row_Buffer_Locality_read = 0.915864
Row_Buffer_Locality_write = 0.659966
Bank_Level_Parallism = 1.479595
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037840 
total_CMD = 3384942 
util_bw = 128086 
Wasted_Col = 141015 
Wasted_Row = 92811 
Idle = 3023030 

BW Util Bottlenecks: 
RCDc_limit = 39666 
RCDWRc_limit = 31559 
WTRc_limit = 17303 
RTWc_limit = 73105 
CCDLc_limit = 40396 
rwq = 0 
CCDLc_limit_alone = 26273 
WTRc_limit_alone = 15758 
RTWc_limit_alone = 60527 

Commands details: 
total_CMD = 3384942 
n_nop = 3302844 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 20019 
n_act = 9097 
n_pre = 9081 
n_ref = 0 
n_req = 59843 
total_req = 64043 

Dual Bus Interface Util: 
issued_total_row = 18178 
issued_total_col = 64043 
Row_Bus_Util =  0.005370 
CoL_Bus_Util = 0.018920 
Either_Row_CoL_Bus_Util = 0.024254 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001498 
queue_avg = 0.299706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3312434 n_act=8014 n_pre=7998 n_ref_event=0 n_req=53022 n_rd=39332 n_rd_L2_A=0 n_write=0 n_wr_bk=17259 bw_util=0.03344
n_activity=431605 dram_eff=0.2622
bk0: 3064a 3356023i bk1: 2244a 3362904i bk2: 2708a 3358068i bk3: 1994a 3364975i bk4: 3088a 3353910i bk5: 2306a 3361096i bk6: 3062a 3353403i bk7: 2258a 3363275i bk8: 3412a 3349843i bk9: 2462a 3359014i bk10: 2680a 3356917i bk11: 1792a 3365070i bk12: 2478a 3358992i bk13: 1750a 3366018i bk14: 2396a 3360977i bk15: 1638a 3368469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849100
Row_Buffer_Locality_read = 0.915921
Row_Buffer_Locality_write = 0.657122
Bank_Level_Parallism = 1.434461
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033437 
total_CMD = 3384942 
util_bw = 113182 
Wasted_Col = 125688 
Wasted_Row = 83163 
Idle = 3062909 

BW Util Bottlenecks: 
RCDc_limit = 35645 
RCDWRc_limit = 28091 
WTRc_limit = 12926 
RTWc_limit = 64679 
CCDLc_limit = 35253 
rwq = 0 
CCDLc_limit_alone = 22813 
WTRc_limit_alone = 11781 
RTWc_limit_alone = 53384 

Commands details: 
total_CMD = 3384942 
n_nop = 3312434 
Read = 39332 
Write = 0 
L2_Alloc = 0 
L2_WB = 17259 
n_act = 8014 
n_pre = 7998 
n_ref = 0 
n_req = 53022 
total_req = 56591 

Dual Bus Interface Util: 
issued_total_row = 16012 
issued_total_col = 56591 
Row_Bus_Util =  0.004730 
CoL_Bus_Util = 0.016718 
Either_Row_CoL_Bus_Util = 0.021421 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001310 
queue_avg = 0.250108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3302669 n_act=9150 n_pre=9134 n_ref_event=0 n_req=59893 n_rd=44060 n_rd_L2_A=0 n_write=0 n_wr_bk=20040 bw_util=0.03787
n_activity=475297 dram_eff=0.2697
bk0: 3224a 3352830i bk1: 2698a 3357547i bk2: 2814a 3354333i bk3: 2396a 3360035i bk4: 3170a 3350773i bk5: 2808a 3353894i bk6: 3166a 3350662i bk7: 2830a 3355485i bk8: 3510a 3345964i bk9: 3180a 3351020i bk10: 2744a 3354189i bk11: 2332a 3358765i bk12: 2502a 3357952i bk13: 2156a 3360830i bk14: 2468a 3359321i bk15: 2062a 3364729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847478
Row_Buffer_Locality_read = 0.915502
Row_Buffer_Locality_write = 0.658182
Bank_Level_Parallism = 1.489837
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.068931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037874 
total_CMD = 3384942 
util_bw = 128200 
Wasted_Col = 140625 
Wasted_Row = 93098 
Idle = 3023019 

BW Util Bottlenecks: 
RCDc_limit = 39750 
RCDWRc_limit = 31713 
WTRc_limit = 16273 
RTWc_limit = 75511 
CCDLc_limit = 39644 
rwq = 0 
CCDLc_limit_alone = 25745 
WTRc_limit_alone = 14878 
RTWc_limit_alone = 63007 

Commands details: 
total_CMD = 3384942 
n_nop = 3302669 
Read = 44060 
Write = 0 
L2_Alloc = 0 
L2_WB = 20040 
n_act = 9150 
n_pre = 9134 
n_ref = 0 
n_req = 59893 
total_req = 64100 

Dual Bus Interface Util: 
issued_total_row = 18284 
issued_total_col = 64100 
Row_Bus_Util =  0.005402 
CoL_Bus_Util = 0.018937 
Either_Row_CoL_Bus_Util = 0.024306 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001349 
queue_avg = 0.310549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310549
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3312625 n_act=8048 n_pre=8032 n_ref_event=463904 n_req=52782 n_rd=39130 n_rd_L2_A=0 n_write=0 n_wr_bk=17195 bw_util=0.03328
n_activity=430670 dram_eff=0.2616
bk0: 2226a 3363069i bk1: 3010a 3355118i bk2: 2008a 3365333i bk3: 2704a 3359030i bk4: 2286a 3361084i bk5: 3080a 3353710i bk6: 2270a 3363370i bk7: 3042a 3354289i bk8: 2440a 3358693i bk9: 3400a 3349249i bk10: 1840a 3364299i bk11: 2586a 3356506i bk12: 1738a 3366440i bk13: 2476a 3358449i bk14: 1642a 3368154i bk15: 2382a 3361049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847808
Row_Buffer_Locality_read = 0.915334
Row_Buffer_Locality_write = 0.654263
Bank_Level_Parallism = 1.439604
Bank_Level_Parallism_Col = 1.409295
Bank_Level_Parallism_Ready = 1.061434
write_to_read_ratio_blp_rw_average = 0.516729
GrpLevelPara = 1.229029 

BW Util details:
bwutil = 0.033280 
total_CMD = 3384942 
util_bw = 112650 
Wasted_Col = 125352 
Wasted_Row = 83327 
Idle = 3063613 

BW Util Bottlenecks: 
RCDc_limit = 35806 
RCDWRc_limit = 28038 
WTRc_limit = 13213 
RTWc_limit = 64934 
CCDLc_limit = 35040 
rwq = 0 
CCDLc_limit_alone = 22806 
WTRc_limit_alone = 12087 
RTWc_limit_alone = 53826 

Commands details: 
total_CMD = 3384942 
n_nop = 3312625 
Read = 39130 
Write = 0 
L2_Alloc = 0 
L2_WB = 17195 
n_act = 8048 
n_pre = 8032 
n_ref = 463904 
n_req = 52782 
total_req = 56325 

Dual Bus Interface Util: 
issued_total_row = 16080 
issued_total_col = 56325 
Row_Bus_Util =  0.004750 
CoL_Bus_Util = 0.016640 
Either_Row_CoL_Bus_Util = 0.021364 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001217 
queue_avg = 0.251290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3384942 n_nop=3305690 n_act=7795 n_pre=7779 n_ref_event=0 n_req=59593 n_rd=43812 n_rd_L2_A=0 n_write=0 n_wr_bk=19958 bw_util=0.03768
n_activity=450922 dram_eff=0.2828
bk0: 2674a 3357876i bk1: 3114a 3355035i bk2: 2416a 3360454i bk3: 2800a 3357443i bk4: 2794a 3355748i bk5: 3160a 3353502i bk6: 2842a 3357120i bk7: 3170a 3353245i bk8: 3162a 3352098i bk9: 3510a 3348559i bk10: 2350a 3357350i bk11: 2658a 3356745i bk12: 2140a 3361420i bk13: 2504a 3359112i bk14: 2056a 3363624i bk15: 2462a 3361897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869448
Row_Buffer_Locality_read = 0.929175
Row_Buffer_Locality_write = 0.703631
Bank_Level_Parallism = 1.536096
Bank_Level_Parallism_Col = 1.500309
Bank_Level_Parallism_Ready = 1.076196
write_to_read_ratio_blp_rw_average = 0.562233
GrpLevelPara = 1.313941 

BW Util details:
bwutil = 0.037679 
total_CMD = 3384942 
util_bw = 127540 
Wasted_Col = 137893 
Wasted_Row = 72242 
Idle = 3047267 

BW Util Bottlenecks: 
RCDc_limit = 33031 
RCDWRc_limit = 27202 
WTRc_limit = 18213 
RTWc_limit = 89146 
CCDLc_limit = 35363 
rwq = 0 
CCDLc_limit_alone = 22894 
WTRc_limit_alone = 16965 
RTWc_limit_alone = 77925 

Commands details: 
total_CMD = 3384942 
n_nop = 3305690 
Read = 43812 
Write = 0 
L2_Alloc = 0 
L2_WB = 19958 
n_act = 7795 
n_pre = 7779 
n_ref = 0 
n_req = 59593 
total_req = 63770 

Dual Bus Interface Util: 
issued_total_row = 15574 
issued_total_col = 63770 
Row_Bus_Util =  0.004601 
CoL_Bus_Util = 0.018839 
Either_Row_CoL_Bus_Util = 0.023413 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001161 
queue_avg = 0.251229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119664, Miss = 21904, Miss_rate = 0.183, Pending_hits = 6849, Reservation_fails = 4837
L2_cache_bank[1]: Access = 146494, Miss = 29572, Miss_rate = 0.202, Pending_hits = 9170, Reservation_fails = 6495
L2_cache_bank[2]: Access = 133230, Miss = 26634, Miss_rate = 0.200, Pending_hits = 7747, Reservation_fails = 5477
L2_cache_bank[3]: Access = 128858, Miss = 30616, Miss_rate = 0.238, Pending_hits = 8766, Reservation_fails = 7741
L2_cache_bank[4]: Access = 145760, Miss = 29714, Miss_rate = 0.204, Pending_hits = 9025, Reservation_fails = 5631
L2_cache_bank[5]: Access = 120020, Miss = 21790, Miss_rate = 0.182, Pending_hits = 7010, Reservation_fails = 5937
L2_cache_bank[6]: Access = 127854, Miss = 30752, Miss_rate = 0.241, Pending_hits = 8501, Reservation_fails = 5692
L2_cache_bank[7]: Access = 134206, Miss = 26562, Miss_rate = 0.198, Pending_hits = 7985, Reservation_fails = 5846
L2_cache_bank[8]: Access = 118478, Miss = 21768, Miss_rate = 0.184, Pending_hits = 6890, Reservation_fails = 4069
L2_cache_bank[9]: Access = 146026, Miss = 29506, Miss_rate = 0.202, Pending_hits = 9036, Reservation_fails = 6184
L2_cache_bank[10]: Access = 133396, Miss = 26514, Miss_rate = 0.199, Pending_hits = 7837, Reservation_fails = 5200
L2_cache_bank[11]: Access = 127558, Miss = 30496, Miss_rate = 0.239, Pending_hits = 8390, Reservation_fails = 5516
L2_total_cache_accesses = 1581544
L2_total_cache_misses = 325828
L2_total_cache_miss_rate = 0.2060
L2_total_cache_pending_hits = 97206
L2_total_cache_reservation_fails = 68625
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 466282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28712
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4528
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 494
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32825
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1482
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4528
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 598168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1285
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32825
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1581544
icnt_total_pkts_simt_to_mem=600619
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2045297
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2181963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000238011
	minimum = 0 (at node 0)
	maximum = 0.00149368 (at node 11)
Accepted packet rate average = 0.000238011
	minimum = 0 (at node 0)
	maximum = 0.00493261 (at node 11)
Injected flit rate average = 0.000257309
	minimum = 0 (at node 0)
	maximum = 0.00201473 (at node 11)
Accepted flit rate average= 0.000257309
	minimum = 0 (at node 0)
	maximum = 0.00493261 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3106 (37 samples)
	minimum = 5 (37 samples)
	maximum = 164.378 (37 samples)
Network latency average = 20.0323 (37 samples)
	minimum = 5 (37 samples)
	maximum = 161.27 (37 samples)
Flit latency average = 19.2229 (37 samples)
	minimum = 5 (37 samples)
	maximum = 160.649 (37 samples)
Fragmentation average = 0.00139014 (37 samples)
	minimum = 0 (37 samples)
	maximum = 70.2703 (37 samples)
Injected packet rate average = 0.0748277 (37 samples)
	minimum = 0.0285759 (37 samples)
	maximum = 0.198368 (37 samples)
Accepted packet rate average = 0.0748277 (37 samples)
	minimum = 0.025544 (37 samples)
	maximum = 0.112428 (37 samples)
Injected flit rate average = 0.0798278 (37 samples)
	minimum = 0.0371567 (37 samples)
	maximum = 0.198548 (37 samples)
Accepted flit rate average = 0.0798278 (37 samples)
	minimum = 0.0346257 (37 samples)
	maximum = 0.112428 (37 samples)
Injected packet size average = 1.06682 (37 samples)
Accepted packet size average = 1.06682 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 46 sec (4066 sec)
gpgpu_simulation_rate = 48071 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 1111111x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
kernel_stream_id = 60205
gpu_sim_cycle = 29237
gpu_sim_insn = 373920
gpu_ipc =      12.7893
gpu_tot_sim_cycle = 1128275
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     173.5683
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6301% 
gpu_tot_occupancy = 34.2775% 
max_total_param_size = 0
gpu_stall_dramfull = 124332
gpu_stall_icnt2sh    = 283058
partiton_level_parallism =       0.0886
partiton_level_parallism_total  =       0.4134
partiton_level_parallism_util =       1.0663
partiton_level_parallism_util_total  =       1.7958
L2_BW  =       3.0149 GB/Sec
L2_BW_total  =      13.5348 GB/Sec
gpu_total_sim_rate=47532

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 46556
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29398
L1D_cache:
	L1D_cache_core[0]: Access = 36216, Miss = 21857, Miss_rate = 0.604, Pending_hits = 2026, Reservation_fails = 10135
	L1D_cache_core[1]: Access = 35658, Miss = 21528, Miss_rate = 0.604, Pending_hits = 2585, Reservation_fails = 10274
	L1D_cache_core[2]: Access = 35674, Miss = 21262, Miss_rate = 0.596, Pending_hits = 2502, Reservation_fails = 9934
	L1D_cache_core[3]: Access = 35707, Miss = 21235, Miss_rate = 0.595, Pending_hits = 2506, Reservation_fails = 9187
	L1D_cache_core[4]: Access = 35562, Miss = 21621, Miss_rate = 0.608, Pending_hits = 2266, Reservation_fails = 14230
	L1D_cache_core[5]: Access = 34939, Miss = 21179, Miss_rate = 0.606, Pending_hits = 2059, Reservation_fails = 14334
	L1D_cache_core[6]: Access = 35769, Miss = 21523, Miss_rate = 0.602, Pending_hits = 2204, Reservation_fails = 10550
	L1D_cache_core[7]: Access = 35367, Miss = 21136, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11005
	L1D_cache_core[8]: Access = 35609, Miss = 21340, Miss_rate = 0.599, Pending_hits = 2342, Reservation_fails = 10196
	L1D_cache_core[9]: Access = 35707, Miss = 21338, Miss_rate = 0.598, Pending_hits = 2274, Reservation_fails = 11387
	L1D_cache_core[10]: Access = 35707, Miss = 21529, Miss_rate = 0.603, Pending_hits = 2319, Reservation_fails = 9969
	L1D_cache_core[11]: Access = 35610, Miss = 21133, Miss_rate = 0.593, Pending_hits = 2305, Reservation_fails = 12104
	L1D_cache_core[12]: Access = 35049, Miss = 21149, Miss_rate = 0.603, Pending_hits = 2328, Reservation_fails = 14873
	L1D_cache_core[13]: Access = 36040, Miss = 21685, Miss_rate = 0.602, Pending_hits = 2530, Reservation_fails = 13817
	L1D_cache_core[14]: Access = 36008, Miss = 21849, Miss_rate = 0.607, Pending_hits = 2500, Reservation_fails = 12182
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 321364
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 35073
	L1D_total_cache_reservation_fails = 174177
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 150374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16906
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 91212
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1499646
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18033
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16413
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 91212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65396
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1526032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 93342
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 107
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10710
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18033
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28857, 22290, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 352490
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312718
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 18866
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1260754	W0_Idle:8007119	W0_Scoreboard:7432544	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2501744 {8:312718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50034880 {40:1250872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1400 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:189373 	14011 	55717 	39863 	35814 	3765 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	875683 	547834 	97839 	4358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15236 	806 	179 	402775 	21222 	19027 	6532 	603 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153670 	196565 	194970 	248157 	560774 	171457 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	961 	285 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.323210  7.382940  6.472289  7.164410  6.099206  6.610675  6.408034  6.577953  5.876344  6.278003  6.084135  6.520146  6.554622  6.977320  7.197411  6.989224 
dram[1]:  7.066000  7.074314  6.909283  6.299036  6.416667  6.332378  6.856887  6.074483  6.140805  6.199239  6.335922  6.446771  7.009639  7.280665  7.219638  7.132075 
dram[2]:  7.351985  6.337662  7.187984  6.308962  6.780645  6.074951  6.660856  6.285417  6.385989  5.878572  6.648551  6.091139  7.368192  6.493075  7.104348  7.422297 
dram[3]:  7.019293  6.736243  6.295056  6.668712  6.370478  6.488851  6.253541  6.542808  6.073566  6.330872  6.476271  6.289421  7.026157  6.840749  7.141963  7.581522 
dram[4]:  6.486607  7.330292  6.598039  7.200389  6.011811  6.663492  6.354298  6.569182  5.753087  6.177097  6.012136  6.393502  6.594901  7.115789  7.364549  7.096070 
dram[5]:  8.055679  8.346693  7.714612  7.985417  7.224719  7.591873  8.006110  6.953301  6.783489  7.047198  7.021505  7.312500  8.333333  8.655696  9.231511  8.806366 
average row locality = 339597/50198 = 6.765150
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       826      1254       848      1250       966      1442       941      1426      1043      1592       810      1209       740      1154       690      1079 
dram[1]:      1048      1351      1107      1338      1254      1528      1273      1506      1410      1689      1085      1259       979      1216       923      1148 
dram[2]:      1254       835      1259       841      1436       971      1440       932      1588      1048      1248       764      1155       744      1088       679 
dram[3]:      1347      1063      1347      1099      1522      1259      1515      1265      1686      1415      1303      1040      1212       984      1157       919 
dram[4]:       824      1254       847      1251       961      1435       939      1430      1036      1588       797      1203       736      1152       685      1080 
dram[5]:      1146      1250      1201      1243      1345      1425      1367      1410      1498      1591      1142      1184      1052      1134      1007      1058 
total dram writes = 112070
bank skew: 1689/679 = 2.49
chip skew: 20133/17218 = 1.17
average mf latency per bank:
dram[0]:       5472      4398      5182      4518      4564      3723      4651      3852      3887      3420      3992      4207      3826      3972      4386      4187
dram[1]:       4284      2595      4227      2635      4158      2453      4579      2540      4030      2321      4152      2700      3892      2739      3945      3011
dram[2]:       4110      5036      4255      5413      3565      4657      3482      4894      3211      3806      3594      4194      3688      3795      3793      4512
dram[3]:       2621      4103      2544      4198      2409      4043      2428      4567      2303      3723      2651      4044      2722      3746      2998      3926
dram[4]:       5462      4270      5474      4445      4919      3628      4897      3763      4031      3396      4010      4348      3861      3757      4447      4271
dram[5]:       3637      2808      3664      2860      3591      2605      4024      2722      3693      2438      3677      2851      3389      2893      3403      3364
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       765       839       764       753       620       929       762      1033       755      1048       711      1024       774      1023       798
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        733       814       738       836       663       752       670       895       755       984       756      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       841       783       791       743       697       994       706      1060       780      1060       781      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3402312 n_act=8080 n_pre=8064 n_ref_event=0 n_req=53079 n_rd=39372 n_rd_L2_A=0 n_write=0 n_wr_bk=17270 bw_util=0.0326
n_activity=433473 dram_eff=0.2613
bk0: 2262a 3452188i bk1: 3086a 3445205i bk2: 2002a 3454690i bk3: 2708a 3449217i bk4: 2304a 3452196i bk5: 3090a 3443376i bk6: 2268a 3452294i bk7: 3044a 3443886i bk8: 2454a 3449342i bk9: 3412a 3438652i bk10: 1882a 3453556i bk11: 2598a 3447223i bk12: 1746a 3455676i bk13: 2480a 3448789i bk14: 1660a 3458237i bk15: 2376a 3450877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847981
Row_Buffer_Locality_read = 0.915498
Row_Buffer_Locality_write = 0.654045
Bank_Level_Parallism = 1.436005
Bank_Level_Parallism_Col = 1.405741
Bank_Level_Parallism_Ready = 1.064795
write_to_read_ratio_blp_rw_average = 0.518221
GrpLevelPara = 1.224242 

BW Util details:
bwutil = 0.032600 
total_CMD = 3474989 
util_bw = 113284 
Wasted_Col = 126277 
Wasted_Row = 84952 
Idle = 3150476 

BW Util Bottlenecks: 
RCDc_limit = 35731 
RCDWRc_limit = 28319 
WTRc_limit = 13363 
RTWc_limit = 64538 
CCDLc_limit = 35474 
rwq = 0 
CCDLc_limit_alone = 23096 
WTRc_limit_alone = 12171 
RTWc_limit_alone = 53352 

Commands details: 
total_CMD = 3474989 
n_nop = 3402312 
Read = 39372 
Write = 0 
L2_Alloc = 0 
L2_WB = 17270 
n_act = 8080 
n_pre = 8064 
n_ref = 0 
n_req = 53079 
total_req = 56642 

Dual Bus Interface Util: 
issued_total_row = 16144 
issued_total_col = 56642 
Row_Bus_Util =  0.004646 
CoL_Bus_Util = 0.016300 
Either_Row_CoL_Bus_Util = 0.020914 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001500 
queue_avg = 0.249834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3392408 n_act=9131 n_pre=9115 n_ref_event=0 n_req=60258 n_rd=44344 n_rd_L2_A=0 n_write=0 n_wr_bk=20114 bw_util=0.0371
n_activity=478723 dram_eff=0.2693
bk0: 2714a 3448813i bk1: 3306a 3442320i bk2: 2406a 3450872i bk3: 2834a 3445144i bk4: 2802a 3444968i bk5: 3216a 3440148i bk6: 2838a 3446511i bk7: 3192a 3441111i bk8: 3172a 3441589i bk9: 3554a 3435875i bk10: 2410a 3447554i bk11: 2682a 3445153i bk12: 2148a 3450757i bk13: 2540a 3447234i bk14: 2064a 3453273i bk15: 2466a 3449082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848701
Row_Buffer_Locality_read = 0.916133
Row_Buffer_Locality_write = 0.660802
Bank_Level_Parallism = 1.477606
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037098 
total_CMD = 3474989 
util_bw = 128916 
Wasted_Col = 142171 
Wasted_Row = 93090 
Idle = 3110812 

BW Util Bottlenecks: 
RCDc_limit = 39846 
RCDWRc_limit = 31686 
WTRc_limit = 17352 
RTWc_limit = 74023 
CCDLc_limit = 40616 
rwq = 0 
CCDLc_limit_alone = 26327 
WTRc_limit_alone = 15805 
RTWc_limit_alone = 61281 

Commands details: 
total_CMD = 3474989 
n_nop = 3392408 
Read = 44344 
Write = 0 
L2_Alloc = 0 
L2_WB = 20114 
n_act = 9131 
n_pre = 9115 
n_ref = 0 
n_req = 60258 
total_req = 64458 

Dual Bus Interface Util: 
issued_total_row = 18246 
issued_total_col = 64458 
Row_Bus_Util =  0.005251 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.023764 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001489 
queue_avg = 0.292217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3402398 n_act=8018 n_pre=8002 n_ref_event=0 n_req=53097 n_rd=39384 n_rd_L2_A=0 n_write=0 n_wr_bk=17282 bw_util=0.03261
n_activity=432273 dram_eff=0.2622
bk0: 3092a 3446022i bk1: 2268a 3452899i bk2: 2708a 3448112i bk3: 1994a 3455020i bk4: 3088a 3443955i bk5: 2306a 3451142i bk6: 3062a 3443449i bk7: 2258a 3453322i bk8: 3412a 3439890i bk9: 2462a 3449061i bk10: 2680a 3446964i bk11: 1792a 3455118i bk12: 2478a 3448911i bk13: 1750a 3455941i bk14: 2396a 3451025i bk15: 1638a 3458518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849238
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.657551
Bank_Level_Parallism = 1.434136
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032614 
total_CMD = 3474989 
util_bw = 113332 
Wasted_Col = 125894 
Wasted_Row = 83207 
Idle = 3152556 

BW Util Bottlenecks: 
RCDc_limit = 35669 
RCDWRc_limit = 28105 
WTRc_limit = 12931 
RTWc_limit = 64857 
CCDLc_limit = 35292 
rwq = 0 
CCDLc_limit_alone = 22819 
WTRc_limit_alone = 11786 
RTWc_limit_alone = 53529 

Commands details: 
total_CMD = 3474989 
n_nop = 3402398 
Read = 39384 
Write = 0 
L2_Alloc = 0 
L2_WB = 17282 
n_act = 8018 
n_pre = 8002 
n_ref = 0 
n_req = 53097 
total_req = 56666 

Dual Bus Interface Util: 
issued_total_row = 16020 
issued_total_col = 56666 
Row_Bus_Util =  0.004610 
CoL_Bus_Util = 0.016307 
Either_Row_CoL_Bus_Util = 0.020890 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001309 
queue_avg = 0.243659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3392241 n_act=9185 n_pre=9169 n_ref_event=0 n_req=60298 n_rd=44372 n_rd_L2_A=0 n_write=0 n_wr_bk=20133 bw_util=0.03713
n_activity=478745 dram_eff=0.2695
bk0: 3296a 3442396i bk1: 2722a 3447548i bk2: 2858a 3443981i bk3: 2396a 3450074i bk4: 3202a 3440529i bk5: 2808a 3443921i bk6: 3198a 3440546i bk7: 2830a 3445513i bk8: 3542a 3435881i bk9: 3180a 3441050i bk10: 2776a 3444182i bk11: 2332a 3448808i bk12: 2534a 3447761i bk13: 2156a 3450783i bk14: 2480a 3449212i bk15: 2062a 3454791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847922
Row_Buffer_Locality_read = 0.915758
Row_Buffer_Locality_write = 0.658922
Bank_Level_Parallism = 1.487904
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.068578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037125 
total_CMD = 3474989 
util_bw = 129010 
Wasted_Col = 141767 
Wasted_Row = 93390 
Idle = 3110822 

BW Util Bottlenecks: 
RCDc_limit = 39930 
RCDWRc_limit = 31848 
WTRc_limit = 16305 
RTWc_limit = 76436 
CCDLc_limit = 39869 
rwq = 0 
CCDLc_limit_alone = 25799 
WTRc_limit_alone = 14910 
RTWc_limit_alone = 63761 

Commands details: 
total_CMD = 3474989 
n_nop = 3392241 
Read = 44372 
Write = 0 
L2_Alloc = 0 
L2_WB = 20133 
n_act = 9185 
n_pre = 9169 
n_ref = 0 
n_req = 60298 
total_req = 64505 

Dual Bus Interface Util: 
issued_total_row = 18354 
issued_total_col = 64505 
Row_Bus_Util =  0.005282 
CoL_Bus_Util = 0.018563 
Either_Row_CoL_Bus_Util = 0.023812 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001341 
queue_avg = 0.302790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30279
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3402587 n_act=8053 n_pre=8037 n_ref_event=463904 n_req=52857 n_rd=39182 n_rd_L2_A=0 n_write=0 n_wr_bk=17218 bw_util=0.03246
n_activity=431357 dram_eff=0.2615
bk0: 2254a 3453039i bk1: 3034a 3445111i bk2: 2008a 3455374i bk3: 2704a 3449073i bk4: 2286a 3451127i bk5: 3080a 3443755i bk6: 2270a 3453416i bk7: 3042a 3444336i bk8: 2440a 3448740i bk9: 3400a 3439296i bk10: 1840a 3454346i bk11: 2586a 3446553i bk12: 1738a 3456364i bk13: 2476a 3448390i bk14: 1642a 3458204i bk15: 2382a 3451101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847929
Row_Buffer_Locality_read = 0.915369
Row_Buffer_Locality_write = 0.654698
Bank_Level_Parallism = 1.439245
Bank_Level_Parallism_Col = 1.408936
Bank_Level_Parallism_Ready = 1.061370
write_to_read_ratio_blp_rw_average = 0.517039
GrpLevelPara = 1.228797 

BW Util details:
bwutil = 0.032461 
total_CMD = 3474989 
util_bw = 112800 
Wasted_Col = 125559 
Wasted_Row = 83381 
Idle = 3153249 

BW Util Bottlenecks: 
RCDc_limit = 35842 
RCDWRc_limit = 28052 
WTRc_limit = 13219 
RTWc_limit = 65097 
CCDLc_limit = 35079 
rwq = 0 
CCDLc_limit_alone = 22815 
WTRc_limit_alone = 12093 
RTWc_limit_alone = 53959 

Commands details: 
total_CMD = 3474989 
n_nop = 3402587 
Read = 39182 
Write = 0 
L2_Alloc = 0 
L2_WB = 17218 
n_act = 8053 
n_pre = 8037 
n_ref = 463904 
n_req = 52857 
total_req = 56400 

Dual Bus Interface Util: 
issued_total_row = 16090 
issued_total_col = 56400 
Row_Bus_Util =  0.004630 
CoL_Bus_Util = 0.016230 
Either_Row_CoL_Bus_Util = 0.020835 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001215 
queue_avg = 0.244828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474989 n_nop=3395284 n_act=7814 n_pre=7798 n_ref_event=0 n_req=60008 n_rd=44132 n_rd_L2_A=0 n_write=0 n_wr_bk=20053 bw_util=0.03694
n_activity=454148 dram_eff=0.2827
bk0: 2702a 3447666i bk1: 3190a 3444795i bk2: 2416a 3450327i bk3: 2844a 3447266i bk4: 2794a 3445581i bk5: 3192a 3443536i bk6: 2842a 3447073i bk7: 3202a 3443285i bk8: 3162a 3442093i bk9: 3542a 3438600i bk10: 2350a 3447311i bk11: 2690a 3446793i bk12: 2140a 3451238i bk13: 2536a 3448995i bk14: 2056a 3453509i bk15: 2474a 3451912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870034
Row_Buffer_Locality_read = 0.929507
Row_Buffer_Locality_write = 0.704711
Bank_Level_Parallism = 1.533926
Bank_Level_Parallism_Col = 1.497792
Bank_Level_Parallism_Ready = 1.075798
write_to_read_ratio_blp_rw_average = 0.564075
GrpLevelPara = 1.312577 

BW Util details:
bwutil = 0.036941 
total_CMD = 3474989 
util_bw = 128370 
Wasted_Col = 139088 
Wasted_Row = 72383 
Idle = 3135148 

BW Util Bottlenecks: 
RCDc_limit = 33127 
RCDWRc_limit = 27274 
WTRc_limit = 18235 
RTWc_limit = 90266 
CCDLc_limit = 35439 
rwq = 0 
CCDLc_limit_alone = 22919 
WTRc_limit_alone = 16987 
RTWc_limit_alone = 78994 

Commands details: 
total_CMD = 3474989 
n_nop = 3395284 
Read = 44132 
Write = 0 
L2_Alloc = 0 
L2_WB = 20053 
n_act = 7814 
n_pre = 7798 
n_ref = 0 
n_req = 60008 
total_req = 64185 

Dual Bus Interface Util: 
issued_total_row = 15612 
issued_total_col = 64185 
Row_Bus_Util =  0.004493 
CoL_Bus_Util = 0.018471 
Either_Row_CoL_Bus_Util = 0.022937 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001154 
queue_avg = 0.244850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120204, Miss = 21942, Miss_rate = 0.183, Pending_hits = 6881, Reservation_fails = 4920
L2_cache_bank[1]: Access = 147110, Miss = 29614, Miss_rate = 0.201, Pending_hits = 9206, Reservation_fails = 6580
L2_cache_bank[2]: Access = 133710, Miss = 26672, Miss_rate = 0.199, Pending_hits = 7779, Reservation_fails = 5560
L2_cache_bank[3]: Access = 130450, Miss = 30928, Miss_rate = 0.237, Pending_hits = 8838, Reservation_fails = 8058
L2_cache_bank[4]: Access = 146240, Miss = 29752, Miss_rate = 0.203, Pending_hits = 9061, Reservation_fails = 5713
L2_cache_bank[5]: Access = 120500, Miss = 21824, Miss_rate = 0.181, Pending_hits = 7038, Reservation_fails = 6026
L2_cache_bank[6]: Access = 129378, Miss = 31060, Miss_rate = 0.240, Pending_hits = 8557, Reservation_fails = 5881
L2_cache_bank[7]: Access = 134686, Miss = 26596, Miss_rate = 0.197, Pending_hits = 8017, Reservation_fails = 5935
L2_cache_bank[8]: Access = 118974, Miss = 21806, Miss_rate = 0.183, Pending_hits = 6914, Reservation_fails = 4154
L2_cache_bank[9]: Access = 146506, Miss = 29540, Miss_rate = 0.202, Pending_hits = 9068, Reservation_fails = 6273
L2_cache_bank[10]: Access = 133948, Miss = 26552, Miss_rate = 0.198, Pending_hits = 7873, Reservation_fails = 5286
L2_cache_bank[11]: Access = 129020, Miss = 30808, Miss_rate = 0.239, Pending_hits = 8434, Reservation_fails = 5689
L2_total_cache_accesses = 1590726
L2_total_cache_misses = 327094
L2_total_cache_miss_rate = 0.2056
L2_total_cache_pending_hits = 97666
L2_total_cache_reservation_fails = 70075
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33076
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4748
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 517
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34275
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1551
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4748
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 601496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 130792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1285
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34275
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1590726
icnt_total_pkts_simt_to_mem=603798
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2026
	minimum = 5
	maximum = 19
Network latency average = 5.19521
	minimum = 5
	maximum = 19
Slowest packet = 2045356
Flit latency average = 5.17871
	minimum = 5
	maximum = 19
Slowest flit = 2193340
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149126
	minimum = 0.0053357 (at node 11)
	maximum = 0.0544516 (at node 18)
Accepted packet rate average = 0.0149126
	minimum = 0.00444642 (at node 17)
	maximum = 0.0258576 (at node 0)
Injected flit rate average = 0.0156587
	minimum = 0.00639601 (at node 11)
	maximum = 0.0544516 (at node 18)
Accepted flit rate average= 0.0156587
	minimum = 0.00513049 (at node 17)
	maximum = 0.0258576 (at node 0)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8867 (38 samples)
	minimum = 5 (38 samples)
	maximum = 160.553 (38 samples)
Network latency average = 19.6419 (38 samples)
	minimum = 5 (38 samples)
	maximum = 157.526 (38 samples)
Flit latency average = 18.8534 (38 samples)
	minimum = 5 (38 samples)
	maximum = 156.921 (38 samples)
Fragmentation average = 0.00135356 (38 samples)
	minimum = 0 (38 samples)
	maximum = 68.4211 (38 samples)
Injected packet rate average = 0.073251 (38 samples)
	minimum = 0.0279643 (38 samples)
	maximum = 0.19458 (38 samples)
Accepted packet rate average = 0.073251 (38 samples)
	minimum = 0.0249888 (38 samples)
	maximum = 0.11015 (38 samples)
Injected flit rate average = 0.0781391 (38 samples)
	minimum = 0.0363472 (38 samples)
	maximum = 0.194756 (38 samples)
Accepted flit rate average = 0.0781391 (38 samples)
	minimum = 0.0338495 (38 samples)
	maximum = 0.11015 (38 samples)
Injected packet size average = 1.06673 (38 samples)
Accepted packet size average = 1.06673 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 40 sec (4120 sec)
gpgpu_simulation_rate = 47532 (inst/sec)
gpgpu_simulation_rate = 273 (cycle/sec)
gpgpu_silicon_slowdown = 1098901x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
kernel_stream_id = 60205
gpu_sim_cycle = 17469
gpu_sim_insn = 8594688
gpu_ipc =     491.9966
gpu_tot_sim_cycle = 1145744
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     178.4234
gpu_tot_issued_cta = 8645
gpu_occupancy = 77.1171% 
gpu_tot_occupancy = 35.2060% 
max_total_param_size = 0
gpu_stall_dramfull = 141024
gpu_stall_icnt2sh    = 296489
partiton_level_parallism =       1.1178
partiton_level_parallism_total  =       0.4241
partiton_level_parallism_util =       1.8362
partiton_level_parallism_util_total  =       1.7974
L2_BW  =      36.5733 GB/Sec
L2_BW_total  =      13.8861 GB/Sec
gpu_total_sim_rate=48976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48020
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31267
L1D_cache:
	L1D_cache_core[0]: Access = 37752, Miss = 22783, Miss_rate = 0.603, Pending_hits = 2162, Reservation_fails = 11649
	L1D_cache_core[1]: Access = 37130, Miss = 22535, Miss_rate = 0.607, Pending_hits = 2654, Reservation_fails = 12149
	L1D_cache_core[2]: Access = 37146, Miss = 22188, Miss_rate = 0.597, Pending_hits = 2585, Reservation_fails = 10544
	L1D_cache_core[3]: Access = 37115, Miss = 22051, Miss_rate = 0.594, Pending_hits = 2641, Reservation_fails = 10070
	L1D_cache_core[4]: Access = 37034, Miss = 22508, Miss_rate = 0.608, Pending_hits = 2419, Reservation_fails = 15121
	L1D_cache_core[5]: Access = 36475, Miss = 22067, Miss_rate = 0.605, Pending_hits = 2195, Reservation_fails = 15467
	L1D_cache_core[6]: Access = 37433, Miss = 22506, Miss_rate = 0.601, Pending_hits = 2375, Reservation_fails = 11049
	L1D_cache_core[7]: Access = 36839, Miss = 22063, Miss_rate = 0.599, Pending_hits = 2385, Reservation_fails = 11353
	L1D_cache_core[8]: Access = 37273, Miss = 22339, Miss_rate = 0.599, Pending_hits = 2448, Reservation_fails = 10399
	L1D_cache_core[9]: Access = 37179, Miss = 22296, Miss_rate = 0.600, Pending_hits = 2332, Reservation_fails = 13409
	L1D_cache_core[10]: Access = 37179, Miss = 22377, Miss_rate = 0.602, Pending_hits = 2407, Reservation_fails = 10574
	L1D_cache_core[11]: Access = 37338, Miss = 22109, Miss_rate = 0.592, Pending_hits = 2472, Reservation_fails = 12539
	L1D_cache_core[12]: Access = 36649, Miss = 22095, Miss_rate = 0.603, Pending_hits = 2467, Reservation_fails = 15437
	L1D_cache_core[13]: Access = 37576, Miss = 22623, Miss_rate = 0.602, Pending_hits = 2605, Reservation_fails = 14919
	L1D_cache_core[14]: Access = 37608, Miss = 22774, Miss_rate = 0.606, Pending_hits = 2662, Reservation_fails = 12997
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 335314
	L1D_total_cache_miss_rate = 0.6012
	L1D_total_cache_pending_hits = 36809
	L1D_total_cache_reservation_fails = 187676
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18642
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99876
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1633918
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27850
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17802
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 205184
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 99876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71172
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1661768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 102394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15148
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 94
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19902
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29322, 22755, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 365608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326393
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 20432
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20432
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1319833	W0_Idle:8016698	W0_Scoreboard:7605814	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2611144 {8:326393,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52222880 {40:1305572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1471 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 272 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:194448 	14389 	56940 	40649 	36431 	3767 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	909326 	565807 	111168 	5665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15293 	824 	179 	417037 	22518 	20632 	8631 	781 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158578 	206057 	202902 	256629 	590569 	177110 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	966 	310 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.295359  7.326241  6.484848  7.169811  6.096154  6.636364  6.447423  6.543645  5.839100  6.272127  6.142180  6.559783  6.675070  7.063918  7.321543  7.057816 
dram[1]:  7.048923  7.071315  6.936214  6.275116  6.448333  6.323651  6.929453  6.139973  6.120448  6.260870  6.380038  6.446154  7.113253  7.378378  7.318766  7.104723 
dram[2]:  7.305115  6.346723  7.192817  6.326484  6.750392  6.072658  6.654799  6.327236  6.343583  5.881945  6.686380  6.134663  7.461874  6.612188  7.172786  7.525084 
dram[3]:  7.049129  6.661765  6.263803  6.700599  6.342618  6.497488  6.306207  6.605396  6.135531  6.341534  6.488372  6.346535  7.124749  6.941452  7.143737  7.663073 
dram[4]:  6.470588  7.266430  6.638095  7.218631  6.057693  6.657364  6.420945  6.535168  5.740171  6.141375  6.071770  6.444445  6.713881  7.206316  7.491694  7.164859 
dram[5]:  8.052402  8.366864  7.862302  7.971831  7.350649  7.578498  8.112450  7.071315  6.809160  7.021398  7.044397  7.312253  8.467787  8.764557  9.341853  8.617347 
average row locality = 347678/51215 = 6.788597
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       851      1278       880      1282       998      1474       973      1458      1075      1624       827      1226       751      1164       711      1100 
dram[1]:      1073      1386      1139      1392      1286      1584      1305      1568      1442      1748      1102      1284       990      1231       944      1174 
dram[2]:      1279       861      1291       873      1468      1003      1472       964      1620      1080      1265       778      1166       755      1109       700 
dram[3]:      1381      1089      1400      1131      1578      1291      1576      1297      1744      1447      1332      1054      1229       995      1183       940 
dram[4]:       848      1280       879      1283       993      1467       971      1462      1068      1620       814      1217       746      1163       706      1101 
dram[5]:      1177      1279      1241      1288      1385      1473      1412      1458      1539      1639      1165      1205      1068      1145      1028      1084 
total dram writes = 114875
bank skew: 1748/700 = 2.50
chip skew: 20667/17618 = 1.17
average mf latency per bank:
dram[0]:       5680      4615      5077      4461      4486      3688      4564      3813      3831      3391      3962      4184      3823      3965      4308      4138
dram[1]:       4466      3876      4168      3115      4108      2993      4519      2916      3987      2599      4129      3000      3881      2984      3892      3243
dram[2]:       4252      5242      4205      5304      3534      4579      3451      4798      3185      3750      3580      4168      3680      3791      3751      4426
dram[3]:       3455      4279      2868      4141      2838      3998      2729      4507      2495      3686      2814      4029      2794      3737      3074      3872
dram[4]:       5759      4404      5361      4385      4834      3590      4802      3724      3972      3367      3979      4330      3862      3749      4365      4221
dram[5]:       3869      4010      3620      3327      3554      3151      3958      3153      3649      2741      3656      3167      3384      3117      3376      3573
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033       932      1048       946      1024       797      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        916       814      1173       836      1403       752      1412       895       816       984       813      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       912       783      1197       743      1458       994      1471      1060       938      1060       929      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3454573 n_act=8244 n_pre=8228 n_ref_event=0 n_req=54293 n_rd=40184 n_rd_L2_A=0 n_write=0 n_wr_bk=17672 bw_util=0.03279
n_activity=444642 dram_eff=0.2602
bk0: 2306a 3505456i bk1: 3126a 3498471i bk2: 2066a 3507974i bk3: 2772a 3502448i bk4: 2368a 3505349i bk5: 3154a 3496613i bk6: 2332a 3505515i bk7: 3108a 3496941i bk8: 2518a 3502361i bk9: 3476a 3491694i bk10: 1926a 3506986i bk11: 2642a 3500612i bk12: 1778a 3509254i bk13: 2512a 3502536i bk14: 1692a 3511666i bk15: 2408a 3504446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848360
Row_Buffer_Locality_read = 0.915439
Row_Buffer_Locality_write = 0.657311
Bank_Level_Parallism = 1.430948
Bank_Level_Parallism_Col = 1.401090
Bank_Level_Parallism_Ready = 1.063833
write_to_read_ratio_blp_rw_average = 0.519230
GrpLevelPara = 1.221331 

BW Util details:
bwutil = 0.032791 
total_CMD = 3528791 
util_bw = 115712 
Wasted_Col = 129432 
Wasted_Row = 87086 
Idle = 3196561 

BW Util Bottlenecks: 
RCDc_limit = 36529 
RCDWRc_limit = 28926 
WTRc_limit = 13600 
RTWc_limit = 66169 
CCDLc_limit = 36204 
rwq = 0 
CCDLc_limit_alone = 23469 
WTRc_limit_alone = 12387 
RTWc_limit_alone = 54647 

Commands details: 
total_CMD = 3528791 
n_nop = 3454573 
Read = 40184 
Write = 0 
L2_Alloc = 0 
L2_WB = 17672 
n_act = 8244 
n_pre = 8228 
n_ref = 0 
n_req = 54293 
total_req = 57856 

Dual Bus Interface Util: 
issued_total_row = 16472 
issued_total_col = 57856 
Row_Bus_Util =  0.004668 
CoL_Bus_Util = 0.016395 
Either_Row_CoL_Bus_Util = 0.021032 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001482 
queue_avg = 0.249687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3444352 n_act=9319 n_pre=9303 n_ref_event=0 n_req=61740 n_rd=45292 n_rd_L2_A=0 n_write=0 n_wr_bk=20648 bw_util=0.03737
n_activity=491362 dram_eff=0.2684
bk0: 2758a 3502069i bk1: 3354a 3495529i bk2: 2470a 3504122i bk3: 2922a 3497663i bk4: 2866a 3498198i bk5: 3312a 3492885i bk6: 2902a 3499779i bk7: 3288a 3493953i bk8: 3236a 3494689i bk9: 3650a 3488903i bk10: 2454a 3500921i bk11: 2734a 3498364i bk12: 2180a 3504448i bk13: 2572a 3500820i bk14: 2096a 3506894i bk15: 2498a 3502511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849287
Row_Buffer_Locality_read = 0.916144
Row_Buffer_Locality_write = 0.665187
Bank_Level_Parallism = 1.473415
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037373 
total_CMD = 3528791 
util_bw = 131880 
Wasted_Col = 145733 
Wasted_Row = 95277 
Idle = 3155901 

BW Util Bottlenecks: 
RCDc_limit = 40728 
RCDWRc_limit = 32373 
WTRc_limit = 17611 
RTWc_limit = 76027 
CCDLc_limit = 41550 
rwq = 0 
CCDLc_limit_alone = 26854 
WTRc_limit_alone = 16045 
RTWc_limit_alone = 62897 

Commands details: 
total_CMD = 3528791 
n_nop = 3444352 
Read = 45292 
Write = 0 
L2_Alloc = 0 
L2_WB = 20648 
n_act = 9319 
n_pre = 9303 
n_ref = 0 
n_req = 61740 
total_req = 65940 

Dual Bus Interface Util: 
issued_total_row = 18622 
issued_total_col = 65940 
Row_Bus_Util =  0.005277 
CoL_Bus_Util = 0.018686 
Either_Row_CoL_Bus_Util = 0.023929 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001457 
queue_avg = 0.292764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3454652 n_act=8183 n_pre=8167 n_ref_event=0 n_req=54315 n_rd=40200 n_rd_L2_A=0 n_write=0 n_wr_bk=17684 bw_util=0.03281
n_activity=443422 dram_eff=0.2611
bk0: 3136a 3499297i bk1: 2316a 3506235i bk2: 2772a 3501336i bk3: 2058a 3508369i bk4: 3152a 3497083i bk5: 2370a 3504293i bk6: 3126a 3496600i bk7: 2322a 3506556i bk8: 3476a 3492864i bk9: 2526a 3502181i bk10: 2724a 3500305i bk11: 1832a 3508540i bk12: 2510a 3502623i bk13: 1782a 3509605i bk14: 2428a 3504574i bk15: 1670a 3512040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849581
Row_Buffer_Locality_read = 0.915896
Row_Buffer_Locality_write = 0.660716
Bank_Level_Parallism = 1.428933
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032807 
total_CMD = 3528791 
util_bw = 115768 
Wasted_Col = 129018 
Wasted_Row = 85231 
Idle = 3198774 

BW Util Bottlenecks: 
RCDc_limit = 36491 
RCDWRc_limit = 28698 
WTRc_limit = 13196 
RTWc_limit = 66356 
CCDLc_limit = 36011 
rwq = 0 
CCDLc_limit_alone = 23223 
WTRc_limit_alone = 12034 
RTWc_limit_alone = 54730 

Commands details: 
total_CMD = 3528791 
n_nop = 3454652 
Read = 40200 
Write = 0 
L2_Alloc = 0 
L2_WB = 17684 
n_act = 8183 
n_pre = 8167 
n_ref = 0 
n_req = 54315 
total_req = 57884 

Dual Bus Interface Util: 
issued_total_row = 16350 
issued_total_col = 57884 
Row_Bus_Util =  0.004633 
CoL_Bus_Util = 0.016403 
Either_Row_CoL_Bus_Util = 0.021010 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001281 
queue_avg = 0.243694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3444182 n_act=9375 n_pre=9359 n_ref_event=0 n_req=61780 n_rd=45320 n_rd_L2_A=0 n_write=0 n_wr_bk=20667 bw_util=0.0374
n_activity=491552 dram_eff=0.2685
bk0: 3344a 3495702i bk1: 2770a 3500720i bk2: 2942a 3496632i bk3: 2460a 3503290i bk4: 3298a 3493194i bk5: 2872a 3497141i bk6: 3294a 3493471i bk7: 2894a 3498720i bk8: 3638a 3488834i bk9: 3244a 3494147i bk10: 2832a 3497393i bk11: 2372a 3502261i bk12: 2566a 3501346i bk13: 2188a 3504505i bk14: 2512a 3502717i bk15: 2094a 3508399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848495
Row_Buffer_Locality_read = 0.915688
Row_Buffer_Locality_write = 0.663487
Bank_Level_Parallism = 1.482613
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.067511
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037399 
total_CMD = 3528791 
util_bw = 131974 
Wasted_Col = 145433 
Wasted_Row = 95600 
Idle = 3155784 

BW Util Bottlenecks: 
RCDc_limit = 40879 
RCDWRc_limit = 32525 
WTRc_limit = 16697 
RTWc_limit = 78282 
CCDLc_limit = 40776 
rwq = 0 
CCDLc_limit_alone = 26317 
WTRc_limit_alone = 15277 
RTWc_limit_alone = 65243 

Commands details: 
total_CMD = 3528791 
n_nop = 3444182 
Read = 45320 
Write = 0 
L2_Alloc = 0 
L2_WB = 20667 
n_act = 9375 
n_pre = 9359 
n_ref = 0 
n_req = 61780 
total_req = 65987 

Dual Bus Interface Util: 
issued_total_row = 18734 
issued_total_col = 65987 
Row_Bus_Util =  0.005309 
CoL_Bus_Util = 0.018700 
Either_Row_CoL_Bus_Util = 0.023977 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001324 
queue_avg = 0.303255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3454861 n_act=8211 n_pre=8195 n_ref_event=463904 n_req=54069 n_rd=39994 n_rd_L2_A=0 n_write=0 n_wr_bk=17618 bw_util=0.03265
n_activity=442456 dram_eff=0.2604
bk0: 2294a 3506391i bk1: 3082a 3498324i bk2: 2072a 3508735i bk3: 2768a 3502291i bk4: 2350a 3504369i bk5: 3144a 3496967i bk6: 2334a 3506649i bk7: 3106a 3497414i bk8: 2504a 3501859i bk9: 3464a 3492289i bk10: 1884a 3507722i bk11: 2626a 3500024i bk12: 1770a 3510064i bk13: 2508a 3502150i bk14: 1674a 3511668i bk15: 2414a 3504718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848416
Row_Buffer_Locality_read = 0.915387
Row_Buffer_Locality_write = 0.658117
Bank_Level_Parallism = 1.433327
Bank_Level_Parallism_Col = 1.403442
Bank_Level_Parallism_Ready = 1.060378
write_to_read_ratio_blp_rw_average = 0.517685
GrpLevelPara = 1.225011 

BW Util details:
bwutil = 0.032653 
total_CMD = 3528791 
util_bw = 115224 
Wasted_Col = 128657 
Wasted_Row = 85399 
Idle = 3199511 

BW Util Bottlenecks: 
RCDc_limit = 36610 
RCDWRc_limit = 28647 
WTRc_limit = 13473 
RTWc_limit = 66596 
CCDLc_limit = 35830 
rwq = 0 
CCDLc_limit_alone = 23219 
WTRc_limit_alone = 12327 
RTWc_limit_alone = 55131 

Commands details: 
total_CMD = 3528791 
n_nop = 3454861 
Read = 39994 
Write = 0 
L2_Alloc = 0 
L2_WB = 17618 
n_act = 8211 
n_pre = 8195 
n_ref = 463904 
n_req = 54069 
total_req = 57612 

Dual Bus Interface Util: 
issued_total_row = 16406 
issued_total_col = 57612 
Row_Bus_Util =  0.004649 
CoL_Bus_Util = 0.016326 
Either_Row_CoL_Bus_Util = 0.020951 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001190 
queue_avg = 0.244984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528791 n_nop=3447309 n_act=7966 n_pre=7950 n_ref_event=0 n_req=61481 n_rd=45072 n_rd_L2_A=0 n_write=0 n_wr_bk=20586 bw_util=0.03721
n_activity=465924 dram_eff=0.2818
bk0: 2742a 3500999i bk1: 3238a 3497856i bk2: 2480a 3503591i bk3: 2928a 3500170i bk4: 2858a 3498995i bk5: 3288a 3496236i bk6: 2906a 3500454i bk7: 3298a 3496250i bk8: 3226a 3495178i bk9: 3638a 3491490i bk10: 2394a 3500544i bk11: 2742a 3499887i bk12: 2172a 3504880i bk13: 2568a 3502672i bk14: 2088a 3507150i bk15: 2506a 3505146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870676
Row_Buffer_Locality_read = 0.929624
Row_Buffer_Locality_write = 0.708757
Bank_Level_Parallism = 1.530616
Bank_Level_Parallism_Col = 1.495131
Bank_Level_Parallism_Ready = 1.075044
write_to_read_ratio_blp_rw_average = 0.565603
GrpLevelPara = 1.311848 

BW Util details:
bwutil = 0.037213 
total_CMD = 3528791 
util_bw = 131316 
Wasted_Col = 142510 
Wasted_Row = 74077 
Idle = 3180888 

BW Util Bottlenecks: 
RCDc_limit = 33794 
RCDWRc_limit = 27834 
WTRc_limit = 18606 
RTWc_limit = 92730 
CCDLc_limit = 36056 
rwq = 0 
CCDLc_limit_alone = 23319 
WTRc_limit_alone = 17346 
RTWc_limit_alone = 81253 

Commands details: 
total_CMD = 3528791 
n_nop = 3447309 
Read = 45072 
Write = 0 
L2_Alloc = 0 
L2_WB = 20586 
n_act = 7966 
n_pre = 7950 
n_ref = 0 
n_req = 61481 
total_req = 65658 

Dual Bus Interface Util: 
issued_total_row = 15916 
issued_total_col = 65658 
Row_Bus_Util =  0.004510 
CoL_Bus_Util = 0.018606 
Either_Row_CoL_Bus_Util = 0.023091 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001129 
queue_avg = 0.245047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245047

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123900, Miss = 22554, Miss_rate = 0.182, Pending_hits = 6980, Reservation_fails = 4923
L2_cache_bank[1]: Access = 150898, Miss = 30220, Miss_rate = 0.200, Pending_hits = 9322, Reservation_fails = 6585
L2_cache_bank[2]: Access = 137442, Miss = 27284, Miss_rate = 0.199, Pending_hits = 7896, Reservation_fails = 5565
L2_cache_bank[3]: Access = 141376, Miss = 31872, Miss_rate = 0.225, Pending_hits = 9011, Reservation_fails = 8061
L2_cache_bank[4]: Access = 149816, Miss = 30364, Miss_rate = 0.203, Pending_hits = 9189, Reservation_fails = 5716
L2_cache_bank[5]: Access = 124296, Miss = 22434, Miss_rate = 0.180, Pending_hits = 7161, Reservation_fails = 6131
L2_cache_bank[6]: Access = 140308, Miss = 32006, Miss_rate = 0.228, Pending_hits = 8693, Reservation_fails = 5885
L2_cache_bank[7]: Access = 138522, Miss = 27206, Miss_rate = 0.196, Pending_hits = 8140, Reservation_fails = 5941
L2_cache_bank[8]: Access = 122902, Miss = 22412, Miss_rate = 0.182, Pending_hits = 7025, Reservation_fails = 4156
L2_cache_bank[9]: Access = 150126, Miss = 30150, Miss_rate = 0.201, Pending_hits = 9200, Reservation_fails = 6348
L2_cache_bank[10]: Access = 137924, Miss = 27158, Miss_rate = 0.197, Pending_hits = 7972, Reservation_fails = 5288
L2_cache_bank[11]: Access = 139768, Miss = 31750, Miss_rate = 0.227, Pending_hits = 8592, Reservation_fails = 5693
L2_total_cache_accesses = 1657278
L2_total_cache_misses = 335410
L2_total_cache_miss_rate = 0.2024
L2_total_cache_pending_hits = 99181
L2_total_cache_reservation_fails = 70292
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 516295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 34871
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33336
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4776
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34443
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4776
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 656196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 142344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1334
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34443
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1657278
icnt_total_pkts_simt_to_mem=629100
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.1464
	minimum = 5
	maximum = 576
Network latency average = 54.9313
	minimum = 5
	maximum = 576
Slowest packet = 2079423
Flit latency average = 52.8923
	minimum = 5
	maximum = 576
Slowest flit = 2217931
Fragmentation average = 0.0260461
	minimum = 0
	maximum = 563
Injected packet rate average = 0.182499
	minimum = 0.0671475 (at node 3)
	maximum = 0.62568 (at node 21)
Accepted packet rate average = 0.182499
	minimum = 0.0628542 (at node 19)
	maximum = 0.273628 (at node 8)
Injected flit rate average = 0.194745
	minimum = 0.0872975 (at node 3)
	maximum = 0.62568 (at node 21)
Accepted flit rate average= 0.194745
	minimum = 0.0862099 (at node 19)
	maximum = 0.273628 (at node 8)
Injected packet length average = 1.0671
Accepted packet length average = 1.0671
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8677 (39 samples)
	minimum = 5 (39 samples)
	maximum = 171.205 (39 samples)
Network latency average = 20.5467 (39 samples)
	minimum = 5 (39 samples)
	maximum = 168.256 (39 samples)
Flit latency average = 19.7262 (39 samples)
	minimum = 5 (39 samples)
	maximum = 167.667 (39 samples)
Fragmentation average = 0.0019867 (39 samples)
	minimum = 0 (39 samples)
	maximum = 81.1026 (39 samples)
Injected packet rate average = 0.0760522 (39 samples)
	minimum = 0.028969 (39 samples)
	maximum = 0.205634 (39 samples)
Accepted packet rate average = 0.0760522 (39 samples)
	minimum = 0.0259597 (39 samples)
	maximum = 0.114342 (39 samples)
Injected flit rate average = 0.081129 (39 samples)
	minimum = 0.0376536 (39 samples)
	maximum = 0.205805 (39 samples)
Accepted flit rate average = 0.081129 (39 samples)
	minimum = 0.035192 (39 samples)
	maximum = 0.114342 (39 samples)
Injected packet size average = 1.06675 (39 samples)
Accepted packet size average = 1.06675 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 34 sec (4174 sec)
gpgpu_simulation_rate = 48976 (inst/sec)
gpgpu_simulation_rate = 274 (cycle/sec)
gpgpu_silicon_slowdown = 1094890x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
kernel_stream_id = 60205
gpu_sim_cycle = 28788
gpu_sim_insn = 19880
gpu_ipc =       0.6906
gpu_tot_sim_cycle = 1174532
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     174.0671
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.1252% 
max_total_param_size = 0
gpu_stall_dramfull = 141024
gpu_stall_icnt2sh    = 296489
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4137
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7973
L2_BW  =       0.0474 GB/Sec
L2_BW_total  =      13.5469 GB/Sec
gpu_total_sim_rate=48412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48032
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31267
L1D_cache:
	L1D_cache_core[0]: Access = 37752, Miss = 22783, Miss_rate = 0.603, Pending_hits = 2162, Reservation_fails = 11649
	L1D_cache_core[1]: Access = 37130, Miss = 22535, Miss_rate = 0.607, Pending_hits = 2654, Reservation_fails = 12149
	L1D_cache_core[2]: Access = 37146, Miss = 22188, Miss_rate = 0.597, Pending_hits = 2585, Reservation_fails = 10544
	L1D_cache_core[3]: Access = 37115, Miss = 22051, Miss_rate = 0.594, Pending_hits = 2641, Reservation_fails = 10070
	L1D_cache_core[4]: Access = 37034, Miss = 22508, Miss_rate = 0.608, Pending_hits = 2419, Reservation_fails = 15121
	L1D_cache_core[5]: Access = 36475, Miss = 22067, Miss_rate = 0.605, Pending_hits = 2195, Reservation_fails = 15467
	L1D_cache_core[6]: Access = 37433, Miss = 22506, Miss_rate = 0.601, Pending_hits = 2375, Reservation_fails = 11049
	L1D_cache_core[7]: Access = 36839, Miss = 22063, Miss_rate = 0.599, Pending_hits = 2385, Reservation_fails = 11353
	L1D_cache_core[8]: Access = 37273, Miss = 22339, Miss_rate = 0.599, Pending_hits = 2448, Reservation_fails = 10399
	L1D_cache_core[9]: Access = 37179, Miss = 22296, Miss_rate = 0.600, Pending_hits = 2332, Reservation_fails = 13409
	L1D_cache_core[10]: Access = 37179, Miss = 22377, Miss_rate = 0.602, Pending_hits = 2407, Reservation_fails = 10574
	L1D_cache_core[11]: Access = 37338, Miss = 22109, Miss_rate = 0.592, Pending_hits = 2472, Reservation_fails = 12539
	L1D_cache_core[12]: Access = 36680, Miss = 22111, Miss_rate = 0.603, Pending_hits = 2467, Reservation_fails = 15437
	L1D_cache_core[13]: Access = 37576, Miss = 22623, Miss_rate = 0.602, Pending_hits = 2605, Reservation_fails = 14919
	L1D_cache_core[14]: Access = 37608, Miss = 22774, Miss_rate = 0.606, Pending_hits = 2662, Reservation_fails = 12997
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 335330
	L1D_total_cache_miss_rate = 0.6012
	L1D_total_cache_pending_hits = 36809
	L1D_total_cache_reservation_fails = 187676
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18642
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99882
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1635578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17802
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 205200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 99882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71187
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1663440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 102394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15148
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 94
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19902
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29322, 22755, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 366112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326409
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 79856
gpgpu_n_l1cache_bkconflict = 20432
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20432
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1319833	W0_Idle:8049566	W0_Scoreboard:7627571	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2611272 {8:326409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52225440 {40:1305636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1471 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 272 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:194534 	14389 	56949 	40649 	36431 	3767 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	909420 	565807 	111168 	5665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15305 	824 	179 	417068 	22518 	20632 	8631 	781 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158672 	206057 	202902 	256629 	590569 	177110 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	979 	310 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.295359  7.326241  6.484848  7.169811  6.096154  6.636364  6.447423  6.543645  5.839100  6.272127  6.142180  6.559783  6.675070  7.063918  7.321543  7.057816 
dram[1]:  7.048923  7.090333  6.936214  6.287481  6.448333  6.323651  6.929453  6.139973  6.120448  6.260870  6.380038  6.446154  7.113253  7.384615  7.318766  7.108829 
dram[2]:  7.305115  6.346723  7.192817  6.326484  6.750392  6.072658  6.654799  6.327236  6.343583  5.881945  6.686380  6.134663  7.461874  6.612188  7.172786  7.525084 
dram[3]:  7.056962  6.661765  6.282208  6.700599  6.342618  6.497488  6.306207  6.605396  6.135531  6.341534  6.488372  6.346535  7.130785  6.941452  7.149897  7.663073 
dram[4]:  6.465218  7.266430  6.638095  7.218631  6.057693  6.657364  6.420945  6.535168  5.740171  6.141375  6.071770  6.444445  6.716714  7.206316  7.491694  7.164859 
dram[5]:  8.043573  8.390532  7.862302  7.995976  7.350649  7.578498  8.112450  7.071315  6.810687  7.021398  7.044397  7.312253  8.467787  8.772152  9.341853  8.603053 
average row locality = 347773/51219 = 6.789922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       851      1278       880      1282       998      1474       973      1458      1075      1624       827      1226       751      1164       711      1100 
dram[1]:      1073      1386      1139      1392      1286      1584      1305      1568      1442      1748      1102      1284       990      1234       944      1176 
dram[2]:      1279       861      1291       873      1468      1003      1472       964      1620      1080      1265       778      1166       755      1109       700 
dram[3]:      1381      1089      1400      1131      1578      1291      1576      1297      1744      1447      1332      1054      1232       995      1186       940 
dram[4]:       848      1280       879      1283       993      1467       971      1462      1068      1620       814      1217       747      1163       706      1101 
dram[5]:      1177      1279      1241      1288      1385      1473      1412      1458      1540      1639      1165      1205      1068      1148      1028      1087 
total dram writes = 114894
bank skew: 1748/700 = 2.50
chip skew: 20673/17619 = 1.17
average mf latency per bank:
dram[0]:       5680      4615      5077      4461      4486      3688      4564      3813      3831      3391      3962      4184      3823      3965      4308      4138
dram[1]:       4466      3879      4168      3117      4108      2993      4519      2916      3987      2599      4129      3000      3881      2977      3892      3237
dram[2]:       4252      5242      4205      5304      3534      4579      3451      4798      3185      3750      3580      4168      3680      3791      3751      4426
dram[3]:       3456      4279      2870      4141      2838      3998      2729      4507      2495      3686      2814      4029      2787      3737      3066      3872
dram[4]:       5759      4404      5361      4385      4834      3590      4802      3724      3972      3367      3979      4330      3857      3749      4365      4221
dram[5]:       3869      4013      3620      3329      3554      3151      3958      3153      3646      2741      3656      3167      3384      3109      3376      3563
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033       932      1048       946      1024       797      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        916       814      1173       836      1403       752      1412       895       816       984       813      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       912       783      1197       743      1458       994      1471      1060       938      1060       929      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3543237 n_act=8244 n_pre=8228 n_ref_event=0 n_req=54293 n_rd=40184 n_rd_L2_A=0 n_write=0 n_wr_bk=17672 bw_util=0.03199
n_activity=444642 dram_eff=0.2602
bk0: 2306a 3594120i bk1: 3126a 3587135i bk2: 2066a 3596638i bk3: 2772a 3591112i bk4: 2368a 3594013i bk5: 3154a 3585277i bk6: 2332a 3594179i bk7: 3108a 3585605i bk8: 2518a 3591025i bk9: 3476a 3580358i bk10: 1926a 3595650i bk11: 2642a 3589276i bk12: 1778a 3597918i bk13: 2512a 3591200i bk14: 1692a 3600330i bk15: 2408a 3593110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848360
Row_Buffer_Locality_read = 0.915439
Row_Buffer_Locality_write = 0.657311
Bank_Level_Parallism = 1.430948
Bank_Level_Parallism_Col = 1.401090
Bank_Level_Parallism_Ready = 1.063833
write_to_read_ratio_blp_rw_average = 0.519230
GrpLevelPara = 1.221331 

BW Util details:
bwutil = 0.031987 
total_CMD = 3617455 
util_bw = 115712 
Wasted_Col = 129432 
Wasted_Row = 87086 
Idle = 3285225 

BW Util Bottlenecks: 
RCDc_limit = 36529 
RCDWRc_limit = 28926 
WTRc_limit = 13600 
RTWc_limit = 66169 
CCDLc_limit = 36204 
rwq = 0 
CCDLc_limit_alone = 23469 
WTRc_limit_alone = 12387 
RTWc_limit_alone = 54647 

Commands details: 
total_CMD = 3617455 
n_nop = 3543237 
Read = 40184 
Write = 0 
L2_Alloc = 0 
L2_WB = 17672 
n_act = 8244 
n_pre = 8228 
n_ref = 0 
n_req = 54293 
total_req = 57856 

Dual Bus Interface Util: 
issued_total_row = 16472 
issued_total_col = 57856 
Row_Bus_Util =  0.004553 
CoL_Bus_Util = 0.015994 
Either_Row_CoL_Bus_Util = 0.020517 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001482 
queue_avg = 0.243567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3532991 n_act=9319 n_pre=9303 n_ref_event=0 n_req=61765 n_rd=45312 n_rd_L2_A=0 n_write=0 n_wr_bk=20653 bw_util=0.03647
n_activity=491539 dram_eff=0.2684
bk0: 2758a 3590733i bk1: 3366a 3584193i bk2: 2470a 3592786i bk3: 2930a 3586327i bk4: 2866a 3586862i bk5: 3312a 3581549i bk6: 2902a 3588443i bk7: 3288a 3582617i bk8: 3236a 3583353i bk9: 3650a 3577567i bk10: 2454a 3589585i bk11: 2734a 3587028i bk12: 2180a 3593112i bk13: 2572a 3589420i bk14: 2096a 3595558i bk15: 2498a 3591133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849348
Row_Buffer_Locality_read = 0.916181
Row_Buffer_Locality_write = 0.665289
Bank_Level_Parallism = 1.473304
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036470 
total_CMD = 3617455 
util_bw = 131930 
Wasted_Col = 145809 
Wasted_Row = 95277 
Idle = 3244439 

BW Util Bottlenecks: 
RCDc_limit = 40728 
RCDWRc_limit = 32373 
WTRc_limit = 17611 
RTWc_limit = 76103 
CCDLc_limit = 41565 
rwq = 0 
CCDLc_limit_alone = 26854 
WTRc_limit_alone = 16045 
RTWc_limit_alone = 62958 

Commands details: 
total_CMD = 3617455 
n_nop = 3532991 
Read = 45312 
Write = 0 
L2_Alloc = 0 
L2_WB = 20653 
n_act = 9319 
n_pre = 9303 
n_ref = 0 
n_req = 61765 
total_req = 65965 

Dual Bus Interface Util: 
issued_total_row = 18622 
issued_total_col = 65965 
Row_Bus_Util =  0.005148 
CoL_Bus_Util = 0.018235 
Either_Row_CoL_Bus_Util = 0.023349 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001456 
queue_avg = 0.285589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285589
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3543316 n_act=8183 n_pre=8167 n_ref_event=0 n_req=54315 n_rd=40200 n_rd_L2_A=0 n_write=0 n_wr_bk=17684 bw_util=0.032
n_activity=443422 dram_eff=0.2611
bk0: 3136a 3587961i bk1: 2316a 3594899i bk2: 2772a 3590000i bk3: 2058a 3597033i bk4: 3152a 3585747i bk5: 2370a 3592957i bk6: 3126a 3585264i bk7: 2322a 3595220i bk8: 3476a 3581528i bk9: 2526a 3590845i bk10: 2724a 3588969i bk11: 1832a 3597204i bk12: 2510a 3591287i bk13: 1782a 3598269i bk14: 2428a 3593238i bk15: 1670a 3600704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849581
Row_Buffer_Locality_read = 0.915896
Row_Buffer_Locality_write = 0.660716
Bank_Level_Parallism = 1.428933
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032003 
total_CMD = 3617455 
util_bw = 115768 
Wasted_Col = 129018 
Wasted_Row = 85231 
Idle = 3287438 

BW Util Bottlenecks: 
RCDc_limit = 36491 
RCDWRc_limit = 28698 
WTRc_limit = 13196 
RTWc_limit = 66356 
CCDLc_limit = 36011 
rwq = 0 
CCDLc_limit_alone = 23223 
WTRc_limit_alone = 12034 
RTWc_limit_alone = 54730 

Commands details: 
total_CMD = 3617455 
n_nop = 3543316 
Read = 40200 
Write = 0 
L2_Alloc = 0 
L2_WB = 17684 
n_act = 8183 
n_pre = 8167 
n_ref = 0 
n_req = 54315 
total_req = 57884 

Dual Bus Interface Util: 
issued_total_row = 16350 
issued_total_col = 57884 
Row_Bus_Util =  0.004520 
CoL_Bus_Util = 0.016001 
Either_Row_CoL_Bus_Util = 0.020495 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001281 
queue_avg = 0.237721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3532814 n_act=9376 n_pre=9360 n_ref_event=0 n_req=61810 n_rd=45344 n_rd_L2_A=0 n_write=0 n_wr_bk=20673 bw_util=0.0365
n_activity=491781 dram_eff=0.2685
bk0: 3356a 3584336i bk1: 2770a 3589382i bk2: 2954a 3585295i bk3: 2460a 3591953i bk4: 3298a 3581857i bk5: 2872a 3585804i bk6: 3294a 3582134i bk7: 2894a 3587384i bk8: 3638a 3577498i bk9: 3244a 3582811i bk10: 2832a 3586057i bk11: 2372a 3590926i bk12: 2566a 3589968i bk13: 2188a 3593170i bk14: 2512a 3591319i bk15: 2094a 3597064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848552
Row_Buffer_Locality_read = 0.915711
Row_Buffer_Locality_write = 0.663610
Bank_Level_Parallism = 1.482456
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.067481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036499 
total_CMD = 3617455 
util_bw = 132034 
Wasted_Col = 145524 
Wasted_Row = 95610 
Idle = 3244287 

BW Util Bottlenecks: 
RCDc_limit = 40891 
RCDWRc_limit = 32525 
WTRc_limit = 16699 
RTWc_limit = 78358 
CCDLc_limit = 40794 
rwq = 0 
CCDLc_limit_alone = 26320 
WTRc_limit_alone = 15279 
RTWc_limit_alone = 65304 

Commands details: 
total_CMD = 3617455 
n_nop = 3532814 
Read = 45344 
Write = 0 
L2_Alloc = 0 
L2_WB = 20673 
n_act = 9376 
n_pre = 9360 
n_ref = 0 
n_req = 61810 
total_req = 66017 

Dual Bus Interface Util: 
issued_total_row = 18736 
issued_total_col = 66017 
Row_Bus_Util =  0.005179 
CoL_Bus_Util = 0.018250 
Either_Row_CoL_Bus_Util = 0.023398 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001323 
queue_avg = 0.295838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3543518 n_act=8212 n_pre=8196 n_ref_event=463904 n_req=54074 n_rd=39998 n_rd_L2_A=0 n_write=0 n_wr_bk=17619 bw_util=0.03185
n_activity=442508 dram_eff=0.2604
bk0: 2298a 3595025i bk1: 3082a 3586986i bk2: 2072a 3597398i bk3: 2768a 3590954i bk4: 2350a 3593033i bk5: 3144a 3585631i bk6: 2334a 3595313i bk7: 3106a 3586078i bk8: 2504a 3590523i bk9: 3464a 3580953i bk10: 1884a 3596386i bk11: 2626a 3588688i bk12: 1770a 3598728i bk13: 2508a 3590814i bk14: 1674a 3600333i bk15: 2414a 3593383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848411
Row_Buffer_Locality_read = 0.915371
Row_Buffer_Locality_write = 0.658141
Bank_Level_Parallism = 1.433284
Bank_Level_Parallism_Col = 1.403402
Bank_Level_Parallism_Ready = 1.060373
write_to_read_ratio_blp_rw_average = 0.517638
GrpLevelPara = 1.224988 

BW Util details:
bwutil = 0.031855 
total_CMD = 3617455 
util_bw = 115234 
Wasted_Col = 128672 
Wasted_Row = 85409 
Idle = 3288140 

BW Util Bottlenecks: 
RCDc_limit = 36622 
RCDWRc_limit = 28647 
WTRc_limit = 13475 
RTWc_limit = 66596 
CCDLc_limit = 35833 
rwq = 0 
CCDLc_limit_alone = 23222 
WTRc_limit_alone = 12329 
RTWc_limit_alone = 55131 

Commands details: 
total_CMD = 3617455 
n_nop = 3543518 
Read = 39998 
Write = 0 
L2_Alloc = 0 
L2_WB = 17619 
n_act = 8212 
n_pre = 8196 
n_ref = 463904 
n_req = 54074 
total_req = 57617 

Dual Bus Interface Util: 
issued_total_row = 16408 
issued_total_col = 57617 
Row_Bus_Util =  0.004536 
CoL_Bus_Util = 0.015927 
Either_Row_CoL_Bus_Util = 0.020439 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001190 
queue_avg = 0.238995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3617455 n_nop=3535934 n_act=7968 n_pre=7952 n_ref_event=0 n_req=61516 n_rd=45100 n_rd_L2_A=0 n_write=0 n_wr_bk=20593 bw_util=0.03632
n_activity=466207 dram_eff=0.2818
bk0: 2746a 3589631i bk1: 3250a 3586516i bk2: 2480a 3592252i bk3: 2940a 3588832i bk4: 2858a 3587657i bk5: 3288a 3584898i bk6: 2906a 3589117i bk7: 3298a 3584914i bk8: 3226a 3583820i bk9: 3638a 3580154i bk10: 2394a 3589209i bk11: 2742a 3588553i bk12: 2172a 3593546i bk13: 2568a 3591297i bk14: 2088a 3595817i bk15: 2506a 3593748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870717
Row_Buffer_Locality_read = 0.929645
Row_Buffer_Locality_write = 0.708821
Bank_Level_Parallism = 1.530398
Bank_Level_Parallism_Col = 1.494890
Bank_Level_Parallism_Ready = 1.075004
write_to_read_ratio_blp_rw_average = 0.565716
GrpLevelPara = 1.311670 

BW Util details:
bwutil = 0.036320 
total_CMD = 3617455 
util_bw = 131386 
Wasted_Col = 142610 
Wasted_Row = 74093 
Idle = 3269366 

BW Util Bottlenecks: 
RCDc_limit = 33806 
RCDWRc_limit = 27841 
WTRc_limit = 18609 
RTWc_limit = 92815 
CCDLc_limit = 36071 
rwq = 0 
CCDLc_limit_alone = 23322 
WTRc_limit_alone = 17349 
RTWc_limit_alone = 81326 

Commands details: 
total_CMD = 3617455 
n_nop = 3535934 
Read = 45100 
Write = 0 
L2_Alloc = 0 
L2_WB = 20593 
n_act = 7968 
n_pre = 7952 
n_ref = 0 
n_req = 61516 
total_req = 65693 

Dual Bus Interface Util: 
issued_total_row = 15920 
issued_total_col = 65693 
Row_Bus_Util =  0.004401 
CoL_Bus_Util = 0.018160 
Either_Row_CoL_Bus_Util = 0.022535 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001129 
queue_avg = 0.239055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123908, Miss = 22554, Miss_rate = 0.182, Pending_hits = 6980, Reservation_fails = 4923
L2_cache_bank[1]: Access = 150898, Miss = 30220, Miss_rate = 0.200, Pending_hits = 9322, Reservation_fails = 6585
L2_cache_bank[2]: Access = 137450, Miss = 27284, Miss_rate = 0.199, Pending_hits = 7896, Reservation_fails = 5565
L2_cache_bank[3]: Access = 141406, Miss = 31892, Miss_rate = 0.226, Pending_hits = 9011, Reservation_fails = 8061
L2_cache_bank[4]: Access = 149824, Miss = 30364, Miss_rate = 0.203, Pending_hits = 9189, Reservation_fails = 5716
L2_cache_bank[5]: Access = 124296, Miss = 22434, Miss_rate = 0.180, Pending_hits = 7161, Reservation_fails = 6131
L2_cache_bank[6]: Access = 140346, Miss = 32030, Miss_rate = 0.228, Pending_hits = 8693, Reservation_fails = 5885
L2_cache_bank[7]: Access = 138522, Miss = 27206, Miss_rate = 0.196, Pending_hits = 8140, Reservation_fails = 5941
L2_cache_bank[8]: Access = 122910, Miss = 22416, Miss_rate = 0.182, Pending_hits = 7025, Reservation_fails = 4156
L2_cache_bank[9]: Access = 150126, Miss = 30150, Miss_rate = 0.201, Pending_hits = 9200, Reservation_fails = 6348
L2_cache_bank[10]: Access = 137932, Miss = 27162, Miss_rate = 0.197, Pending_hits = 7972, Reservation_fails = 5288
L2_cache_bank[11]: Access = 139802, Miss = 31774, Miss_rate = 0.227, Pending_hits = 8592, Reservation_fails = 5693
L2_total_cache_accesses = 1657420
L2_total_cache_misses = 335486
L2_total_cache_miss_rate = 0.2024
L2_total_cache_pending_hits = 99181
L2_total_cache_reservation_fails = 70292
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 516295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 34871
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33372
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4776
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34443
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1569
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4776
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 656260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 142374
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1334
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34443
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1657420
icnt_total_pkts_simt_to_mem=629158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2143332
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2286378
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000238011
	minimum = 0 (at node 0)
	maximum = 0.00149368 (at node 12)
Accepted packet rate average = 0.000238011
	minimum = 0 (at node 0)
	maximum = 0.00493261 (at node 12)
Injected flit rate average = 0.000257309
	minimum = 0 (at node 0)
	maximum = 0.00201473 (at node 12)
Accepted flit rate average= 0.000257309
	minimum = 0 (at node 0)
	maximum = 0.00493261 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4536 (40 samples)
	minimum = 5 (40 samples)
	maximum = 167.225 (40 samples)
Network latency average = 20.1601 (40 samples)
	minimum = 5 (40 samples)
	maximum = 164.2 (40 samples)
Flit latency average = 19.358 (40 samples)
	minimum = 5 (40 samples)
	maximum = 163.6 (40 samples)
Fragmentation average = 0.00193703 (40 samples)
	minimum = 0 (40 samples)
	maximum = 79.075 (40 samples)
Injected packet rate average = 0.0741569 (40 samples)
	minimum = 0.0282448 (40 samples)
	maximum = 0.200531 (40 samples)
Accepted packet rate average = 0.0741569 (40 samples)
	minimum = 0.0253107 (40 samples)
	maximum = 0.111607 (40 samples)
Injected flit rate average = 0.0791072 (40 samples)
	minimum = 0.0367123 (40 samples)
	maximum = 0.200711 (40 samples)
Accepted flit rate average = 0.0791072 (40 samples)
	minimum = 0.0343122 (40 samples)
	maximum = 0.111607 (40 samples)
Injected packet size average = 1.06676 (40 samples)
Accepted packet size average = 1.06676 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 23 sec (4223 sec)
gpgpu_simulation_rate = 48412 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 1079136x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
kernel_stream_id = 60205
gpu_sim_cycle = 29284
gpu_sim_insn = 354240
gpu_ipc =      12.0967
gpu_tot_sim_cycle = 1203816
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     170.1270
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.4958% 
gpu_tot_occupancy = 33.9844% 
max_total_param_size = 0
gpu_stall_dramfull = 141040
gpu_stall_icnt2sh    = 296489
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.4058
partiton_level_parallism_util =       1.0716
partiton_level_parallism_util_total  =       1.7910
L2_BW  =       2.9688 GB/Sec
L2_BW_total  =      13.2895 GB/Sec
gpu_total_sim_rate=47884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 49393
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31267
L1D_cache:
	L1D_cache_core[0]: Access = 37910, Miss = 22863, Miss_rate = 0.603, Pending_hits = 2171, Reservation_fails = 11649
	L1D_cache_core[1]: Access = 37209, Miss = 22583, Miss_rate = 0.607, Pending_hits = 2654, Reservation_fails = 12149
	L1D_cache_core[2]: Access = 37225, Miss = 22236, Miss_rate = 0.597, Pending_hits = 2585, Reservation_fails = 10544
	L1D_cache_core[3]: Access = 37194, Miss = 22099, Miss_rate = 0.594, Pending_hits = 2641, Reservation_fails = 10070
	L1D_cache_core[4]: Access = 37113, Miss = 22556, Miss_rate = 0.608, Pending_hits = 2419, Reservation_fails = 15121
	L1D_cache_core[5]: Access = 36554, Miss = 22115, Miss_rate = 0.605, Pending_hits = 2195, Reservation_fails = 15467
	L1D_cache_core[6]: Access = 37512, Miss = 22554, Miss_rate = 0.601, Pending_hits = 2375, Reservation_fails = 11049
	L1D_cache_core[7]: Access = 36918, Miss = 22111, Miss_rate = 0.599, Pending_hits = 2385, Reservation_fails = 11353
	L1D_cache_core[8]: Access = 37352, Miss = 22387, Miss_rate = 0.599, Pending_hits = 2448, Reservation_fails = 10399
	L1D_cache_core[9]: Access = 37258, Miss = 22344, Miss_rate = 0.600, Pending_hits = 2332, Reservation_fails = 13409
	L1D_cache_core[10]: Access = 37258, Miss = 22425, Miss_rate = 0.602, Pending_hits = 2407, Reservation_fails = 10574
	L1D_cache_core[11]: Access = 37417, Miss = 22157, Miss_rate = 0.592, Pending_hits = 2472, Reservation_fails = 12539
	L1D_cache_core[12]: Access = 36759, Miss = 22159, Miss_rate = 0.603, Pending_hits = 2467, Reservation_fails = 15437
	L1D_cache_core[13]: Access = 37734, Miss = 22711, Miss_rate = 0.602, Pending_hits = 2614, Reservation_fails = 14919
	L1D_cache_core[14]: Access = 37766, Miss = 22862, Miss_rate = 0.605, Pending_hits = 2678, Reservation_fails = 12997
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 336162
	L1D_total_cache_miss_rate = 0.6012
	L1D_total_cache_pending_hits = 36843
	L1D_total_cache_reservation_fails = 187676
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18676
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 100044
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1645197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29223
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19902
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17994
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 206064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 100044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71745
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1674420

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 102394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15148
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 94
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19902
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30528, 23961, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 370144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327225
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 20432
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20432
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1322110	W0_Idle:8621532	W0_Scoreboard:7887044	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2617800 {8:327225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52356000 {40:1308900,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1471 
max_icnt2mem_latency = 1160 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 272 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:195743 	14398 	57099 	40655 	36442 	3767 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	913776 	565831 	111168 	5665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16430 	863 	184 	418442 	22518 	20632 	8631 	781 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162779 	206300 	202932 	256629 	590569 	177110 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1016 	310 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.324211  7.315697  6.512821  7.192453  6.096154  6.636364  6.447423  6.543645  5.839100  6.272127  6.142180  6.559783  6.694678  7.076289  7.340836  7.070664 
dram[1]:  7.074219  7.136578  6.960906  6.312883  6.448333  6.300547  6.929453  6.152610  6.120448  6.296526  6.380038  6.513652  7.130120  7.480249  7.334190  7.154004 
dram[2]:  7.327465  6.367089  7.215501  6.344749  6.750392  6.072658  6.654799  6.327236  6.343583  5.881945  6.686380  6.134663  7.477124  6.631579  7.185745  7.538462 
dram[3]:  7.114600  6.678899  6.310502  6.716567  6.319119  6.497488  6.310959  6.605396  6.169512  6.341534  6.552239  6.346535  7.223340  6.957845  7.203285  7.673854 
dram[4]:  6.463203  7.281915  6.666667  7.233840  6.057693  6.657364  6.420945  6.535168  5.740171  6.141375  6.071770  6.444445  6.730878  7.221053  7.511628  7.173536 
dram[5]:  8.034632  8.343629  7.878378  8.001992  7.346296  7.633106  8.102204  7.122028  6.803354  7.056980  7.046413  7.387352  8.501401  8.870886  9.383387  8.646311 
average row locality = 349158/51307 = 6.805270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       851      1278       880      1282       998      1474       973      1458      1075      1624       827      1226       758      1170       717      1106 
dram[1]:      1073      1402      1139      1396      1286      1592      1305      1570      1442      1751      1102      1298       997      1248       950      1190 
dram[2]:      1279       861      1291       873      1468      1003      1472       964      1620      1080      1265       778      1173       762      1115       704 
dram[3]:      1397      1089      1406      1131      1586      1291      1579      1297      1746      1447      1345      1054      1246      1002      1200       944 
dram[4]:       848      1280       879      1283       993      1467       971      1462      1068      1620       814      1217       752      1170       712      1105 
dram[5]:      1185      1291      1244      1291      1390      1473      1415      1458      1542      1639      1173      1211      1080      1155      1041      1092 
total dram writes = 115227
bank skew: 1751/704 = 2.49
chip skew: 20760/17641 = 1.18
average mf latency per bank:
dram[0]:       5692      4621      5089      4471      4486      3688      4564      3813      3831      3391      3962      4184      3788      3945      4272      4116
dram[1]:       4476      3867      4179      3141      4108      2989      4519      2923      3987      2605      4129      2977      3854      2951      3867      3205
dram[2]:       4260      5256      4214      5313      3534      4579      3451      4798      3185      3750      3580      4168      3658      3756      3730      4401
dram[3]:       3445      4290      2895      4148      2834      3998      2734      4507      2501      3686      2795      4029      2764      3711      3037      3856
dram[4]:       5768      4413      5375      4392      4834      3590      4802      3724      3972      3367      3979      4330      3831      3727      4328      4206
dram[5]:       3850      4014      3621      3362      3541      3162      3950      3164      3642      2750      3632      3161      3346      3099      3334      3554
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033       932      1048       946      1024       797      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        916       814      1173       836      1403       752      1412       895       816       984       813      1057       798      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        795       912       783      1197       743      1458       994      1471      1060       938      1060       929      1035       823      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3633336 n_act=8248 n_pre=8232 n_ref_event=0 n_req=54378 n_rd=40244 n_rd_L2_A=0 n_write=0 n_wr_bk=17697 bw_util=0.03125
n_activity=445320 dram_eff=0.2602
bk0: 2326a 3684285i bk1: 3142a 3677235i bk2: 2078a 3686816i bk3: 2784a 3681298i bk4: 2368a 3684202i bk5: 3154a 3675468i bk6: 2332a 3684370i bk7: 3108a 3675796i bk8: 2518a 3681216i bk9: 3476a 3670550i bk10: 1926a 3685842i bk11: 2642a 3679469i bk12: 1778a 3688026i bk13: 2512a 3681371i bk14: 1692a 3690456i bk15: 2408a 3683237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848523
Row_Buffer_Locality_read = 0.915466
Row_Buffer_Locality_write = 0.657917
Bank_Level_Parallism = 1.430648
Bank_Level_Parallism_Col = 1.400778
Bank_Level_Parallism_Ready = 1.063757
write_to_read_ratio_blp_rw_average = 0.519452
GrpLevelPara = 1.221105 

BW Util details:
bwutil = 0.031255 
total_CMD = 3707647 
util_bw = 115882 
Wasted_Col = 129642 
Wasted_Row = 87126 
Idle = 3374997 

BW Util Bottlenecks: 
RCDc_limit = 36577 
RCDWRc_limit = 28926 
WTRc_limit = 13608 
RTWc_limit = 66331 
CCDLc_limit = 36245 
rwq = 0 
CCDLc_limit_alone = 23481 
WTRc_limit_alone = 12395 
RTWc_limit_alone = 54780 

Commands details: 
total_CMD = 3707647 
n_nop = 3633336 
Read = 40244 
Write = 0 
L2_Alloc = 0 
L2_WB = 17697 
n_act = 8248 
n_pre = 8232 
n_ref = 0 
n_req = 54378 
total_req = 57941 

Dual Bus Interface Util: 
issued_total_row = 16480 
issued_total_col = 57941 
Row_Bus_Util =  0.004445 
CoL_Bus_Util = 0.015627 
Either_Row_CoL_Bus_Util = 0.020043 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001480 
queue_avg = 0.237703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3622741 n_act=9346 n_pre=9330 n_ref_event=0 n_req=62153 n_rd=45612 n_rd_L2_A=0 n_write=0 n_wr_bk=20741 bw_util=0.03579
n_activity=494807 dram_eff=0.2682
bk0: 2778a 3680909i bk1: 3422a 3673974i bk2: 2482a 3682976i bk3: 2974a 3676320i bk4: 2866a 3677052i bk5: 3344a 3671445i bk6: 2902a 3678610i bk7: 3320a 3672665i bk8: 3236a 3673523i bk9: 3682a 3667730i bk10: 2454a 3679769i bk11: 2766a 3677027i bk12: 2180a 3683221i bk13: 2604a 3679456i bk14: 2096a 3685695i bk15: 2506a 3681104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849854
Row_Buffer_Locality_read = 0.916426
Row_Buffer_Locality_write = 0.666284
Bank_Level_Parallism = 1.471478
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.067156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035793 
total_CMD = 3707647 
util_bw = 132706 
Wasted_Col = 146905 
Wasted_Row = 95497 
Idle = 3332539 

BW Util Bottlenecks: 
RCDc_limit = 40890 
RCDWRc_limit = 32463 
WTRc_limit = 17665 
RTWc_limit = 76966 
CCDLc_limit = 41772 
rwq = 0 
CCDLc_limit_alone = 26906 
WTRc_limit_alone = 16095 
RTWc_limit_alone = 63670 

Commands details: 
total_CMD = 3707647 
n_nop = 3622741 
Read = 45612 
Write = 0 
L2_Alloc = 0 
L2_WB = 20741 
n_act = 9346 
n_pre = 9330 
n_ref = 0 
n_req = 62153 
total_req = 66353 

Dual Bus Interface Util: 
issued_total_row = 18676 
issued_total_col = 66353 
Row_Bus_Util =  0.005037 
CoL_Bus_Util = 0.017896 
Either_Row_CoL_Bus_Util = 0.022900 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001449 
queue_avg = 0.278892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3633424 n_act=8185 n_pre=8169 n_ref_event=0 n_req=54395 n_rd=40256 n_rd_L2_A=0 n_write=0 n_wr_bk=17708 bw_util=0.03127
n_activity=444031 dram_eff=0.2611
bk0: 3156a 3678124i bk1: 2332a 3685059i bk2: 2784a 3680186i bk3: 2066a 3687216i bk4: 3152a 3675937i bk5: 2370a 3683149i bk6: 3126a 3675456i bk7: 2322a 3685412i bk8: 3476a 3671720i bk9: 2526a 3681037i bk10: 2724a 3679161i bk11: 1832a 3687396i bk12: 2510a 3681395i bk13: 1782a 3688399i bk14: 2428a 3683362i bk15: 1670a 3690851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849766
Row_Buffer_Locality_read = 0.915963
Row_Buffer_Locality_write = 0.661291
Bank_Level_Parallism = 1.428699
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065490
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031267 
total_CMD = 3707647 
util_bw = 115928 
Wasted_Col = 129212 
Wasted_Row = 85251 
Idle = 3377256 

BW Util Bottlenecks: 
RCDc_limit = 36515 
RCDWRc_limit = 28698 
WTRc_limit = 13200 
RTWc_limit = 66532 
CCDLc_limit = 36049 
rwq = 0 
CCDLc_limit_alone = 23229 
WTRc_limit_alone = 12038 
RTWc_limit_alone = 54874 

Commands details: 
total_CMD = 3707647 
n_nop = 3633424 
Read = 40256 
Write = 0 
L2_Alloc = 0 
L2_WB = 17708 
n_act = 8185 
n_pre = 8169 
n_ref = 0 
n_req = 54395 
total_req = 57964 

Dual Bus Interface Util: 
issued_total_row = 16354 
issued_total_col = 57964 
Row_Bus_Util =  0.004411 
CoL_Bus_Util = 0.015634 
Either_Row_CoL_Bus_Util = 0.020019 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001280 
queue_avg = 0.231969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231969
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3622569 n_act=9403 n_pre=9387 n_ref_event=0 n_req=62193 n_rd=45640 n_rd_L2_A=0 n_write=0 n_wr_bk=20760 bw_util=0.03582
n_activity=494993 dram_eff=0.2683
bk0: 3412a 3674148i bk1: 2786a 3679544i bk2: 2998a 3675339i bk3: 2468a 3682147i bk4: 3330a 3671708i bk5: 2872a 3675977i bk6: 3326a 3672115i bk7: 2894a 3677553i bk8: 3670a 3667660i bk9: 3244a 3672992i bk10: 2864a 3676098i bk11: 2372a 3681118i bk12: 2598a 3679998i bk13: 2188a 3683304i bk14: 2524a 3681256i bk15: 2094a 3687225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849051
Row_Buffer_Locality_read = 0.915973
Row_Buffer_Locality_write = 0.664532
Bank_Level_Parallism = 1.480575
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.067214
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035818 
total_CMD = 3707647 
util_bw = 132800 
Wasted_Col = 146593 
Wasted_Row = 95852 
Idle = 3332402 

BW Util Bottlenecks: 
RCDc_limit = 41047 
RCDWRc_limit = 32622 
WTRc_limit = 16803 
RTWc_limit = 79144 
CCDLc_limit = 41001 
rwq = 0 
CCDLc_limit_alone = 26385 
WTRc_limit_alone = 15374 
RTWc_limit_alone = 65957 

Commands details: 
total_CMD = 3707647 
n_nop = 3622569 
Read = 45640 
Write = 0 
L2_Alloc = 0 
L2_WB = 20760 
n_act = 9403 
n_pre = 9387 
n_ref = 0 
n_req = 62193 
total_req = 66400 

Dual Bus Interface Util: 
issued_total_row = 18790 
issued_total_col = 66400 
Row_Bus_Util =  0.005068 
CoL_Bus_Util = 0.017909 
Either_Row_CoL_Bus_Util = 0.022947 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001316 
queue_avg = 0.288975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3633634 n_act=8215 n_pre=8199 n_ref_event=463904 n_req=54144 n_rd=40046 n_rd_L2_A=0 n_write=0 n_wr_bk=17641 bw_util=0.03112
n_activity=443066 dram_eff=0.2604
bk0: 2310a 3685158i bk1: 3098a 3677144i bk2: 2084a 3687581i bk3: 2776a 3681139i bk4: 2350a 3683222i bk5: 3144a 3675820i bk6: 2334a 3685503i bk7: 3106a 3676269i bk8: 2504a 3680715i bk9: 3464a 3671145i bk10: 1884a 3686579i bk11: 2626a 3678881i bk12: 1770a 3688901i bk13: 2508a 3680945i bk14: 1674a 3690462i bk15: 2414a 3683526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848552
Row_Buffer_Locality_read = 0.915397
Row_Buffer_Locality_write = 0.658675
Bank_Level_Parallism = 1.433065
Bank_Level_Parallism_Col = 1.403180
Bank_Level_Parallism_Ready = 1.060317
write_to_read_ratio_blp_rw_average = 0.517839
GrpLevelPara = 1.224823 

BW Util details:
bwutil = 0.031118 
total_CMD = 3707647 
util_bw = 115374 
Wasted_Col = 128839 
Wasted_Row = 85439 
Idle = 3377995 

BW Util Bottlenecks: 
RCDc_limit = 36658 
RCDWRc_limit = 28647 
WTRc_limit = 13481 
RTWc_limit = 66730 
CCDLc_limit = 35868 
rwq = 0 
CCDLc_limit_alone = 23233 
WTRc_limit_alone = 12335 
RTWc_limit_alone = 55241 

Commands details: 
total_CMD = 3707647 
n_nop = 3633634 
Read = 40046 
Write = 0 
L2_Alloc = 0 
L2_WB = 17641 
n_act = 8215 
n_pre = 8199 
n_ref = 463904 
n_req = 54144 
total_req = 57687 

Dual Bus Interface Util: 
issued_total_row = 16414 
issued_total_col = 57687 
Row_Bus_Util =  0.004427 
CoL_Bus_Util = 0.015559 
Either_Row_CoL_Bus_Util = 0.019962 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001189 
queue_avg = 0.233227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3707647 n_nop=3625697 n_act=7993 n_pre=7977 n_ref_event=0 n_req=61895 n_rd=45392 n_rd_L2_A=0 n_write=0 n_wr_bk=20680 bw_util=0.03564
n_activity=469466 dram_eff=0.2815
bk0: 2758a 3679602i bk1: 3306a 3676212i bk2: 2492a 3682369i bk3: 2980a 3678841i bk4: 2858a 3677726i bk5: 3320a 3675079i bk6: 2906a 3679216i bk7: 3330a 3675101i bk8: 3226a 3673991i bk9: 3670a 3670313i bk10: 2394a 3679277i bk11: 2774a 3678681i bk12: 2172a 3683576i bk13: 2600a 3681428i bk14: 2088a 3685778i bk15: 2518a 3683909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871104
Row_Buffer_Locality_read = 0.929833
Row_Buffer_Locality_write = 0.709568
Bank_Level_Parallism = 1.528007
Bank_Level_Parallism_Col = 1.492529
Bank_Level_Parallism_Ready = 1.074606
write_to_read_ratio_blp_rw_average = 0.566982
GrpLevelPara = 1.310169 

BW Util details:
bwutil = 0.035641 
total_CMD = 3707647 
util_bw = 132144 
Wasted_Col = 143701 
Wasted_Row = 74407 
Idle = 3357395 

BW Util Bottlenecks: 
RCDc_limit = 33950 
RCDWRc_limit = 27931 
WTRc_limit = 18623 
RTWc_limit = 93720 
CCDLc_limit = 36169 
rwq = 0 
CCDLc_limit_alone = 23355 
WTRc_limit_alone = 17363 
RTWc_limit_alone = 82166 

Commands details: 
total_CMD = 3707647 
n_nop = 3625697 
Read = 45392 
Write = 0 
L2_Alloc = 0 
L2_WB = 20680 
n_act = 7993 
n_pre = 7977 
n_ref = 0 
n_req = 61895 
total_req = 66072 

Dual Bus Interface Util: 
issued_total_row = 15970 
issued_total_col = 66072 
Row_Bus_Util =  0.004307 
CoL_Bus_Util = 0.017820 
Either_Row_CoL_Bus_Util = 0.022103 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001123 
queue_avg = 0.233506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124464, Miss = 22596, Miss_rate = 0.182, Pending_hits = 7016, Reservation_fails = 5087
L2_cache_bank[1]: Access = 151498, Miss = 30258, Miss_rate = 0.200, Pending_hits = 9354, Reservation_fails = 6683
L2_cache_bank[2]: Access = 137946, Miss = 27326, Miss_rate = 0.198, Pending_hits = 7944, Reservation_fails = 5741
L2_cache_bank[3]: Access = 142942, Miss = 32180, Miss_rate = 0.225, Pending_hits = 9075, Reservation_fails = 8396
L2_cache_bank[4]: Access = 150320, Miss = 30406, Miss_rate = 0.202, Pending_hits = 9237, Reservation_fails = 5891
L2_cache_bank[5]: Access = 124776, Miss = 22468, Miss_rate = 0.180, Pending_hits = 7193, Reservation_fails = 6223
L2_cache_bank[6]: Access = 141778, Miss = 32322, Miss_rate = 0.228, Pending_hits = 8741, Reservation_fails = 6102
L2_cache_bank[7]: Access = 139002, Miss = 27240, Miss_rate = 0.196, Pending_hits = 8172, Reservation_fails = 6032
L2_cache_bank[8]: Access = 123390, Miss = 22450, Miss_rate = 0.182, Pending_hits = 7053, Reservation_fails = 4245
L2_cache_bank[9]: Access = 150606, Miss = 30184, Miss_rate = 0.200, Pending_hits = 9232, Reservation_fails = 6440
L2_cache_bank[10]: Access = 138468, Miss = 27196, Miss_rate = 0.196, Pending_hits = 8004, Reservation_fails = 5386
L2_cache_bank[11]: Access = 141286, Miss = 32062, Miss_rate = 0.227, Pending_hits = 8648, Reservation_fails = 5940
L2_total_cache_accesses = 1666476
L2_total_cache_misses = 336688
L2_total_cache_miss_rate = 0.2020
L2_total_cache_pending_hits = 99669
L2_total_cache_reservation_fails = 72166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 35095
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37692
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5040
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 546
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36317
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1638
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5040
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44916
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1334
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 670
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36317
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1666476
icnt_total_pkts_simt_to_mem=632259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18088
	minimum = 5
	maximum = 18
Network latency average = 5.17545
	minimum = 5
	maximum = 18
Slowest packet = 2143392
Flit latency average = 5.14247
	minimum = 5
	maximum = 18
Slowest flit = 2286589
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146699
	minimum = 0.00532714 (at node 12)
	maximum = 0.0524519 (at node 18)
Accepted packet rate average = 0.0146699
	minimum = 0.00443928 (at node 20)
	maximum = 0.0258161 (at node 0)
Injected flit rate average = 0.0153756
	minimum = 0.00638574 (at node 12)
	maximum = 0.0524519 (at node 18)
Accepted flit rate average= 0.0153756
	minimum = 0.00512225 (at node 20)
	maximum = 0.0258161 (at node 0)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0567 (41 samples)
	minimum = 5 (41 samples)
	maximum = 163.585 (41 samples)
Network latency average = 19.7946 (41 samples)
	minimum = 5 (41 samples)
	maximum = 160.634 (41 samples)
Flit latency average = 19.0113 (41 samples)
	minimum = 5 (41 samples)
	maximum = 160.049 (41 samples)
Fragmentation average = 0.00188979 (41 samples)
	minimum = 0 (41 samples)
	maximum = 77.1463 (41 samples)
Injected packet rate average = 0.072706 (41 samples)
	minimum = 0.0276858 (41 samples)
	maximum = 0.196919 (41 samples)
Accepted packet rate average = 0.072706 (41 samples)
	minimum = 0.0248016 (41 samples)
	maximum = 0.109514 (41 samples)
Injected flit rate average = 0.0775528 (41 samples)
	minimum = 0.0359726 (41 samples)
	maximum = 0.197095 (41 samples)
Accepted flit rate average = 0.0775528 (41 samples)
	minimum = 0.0336003 (41 samples)
	maximum = 0.109514 (41 samples)
Injected packet size average = 1.06666 (41 samples)
Accepted packet size average = 1.06666 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 17 sec (4277 sec)
gpgpu_simulation_rate = 47884 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 1067615x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
kernel_stream_id = 60205
gpu_sim_cycle = 16526
gpu_sim_insn = 7713792
gpu_ipc =     466.7670
gpu_tot_sim_cycle = 1220342
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     174.1441
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.4932% 
gpu_tot_occupancy = 34.8012% 
max_total_param_size = 0
gpu_stall_dramfull = 159328
gpu_stall_icnt2sh    = 309595
partiton_level_parallism =       1.0911
partiton_level_parallism_total  =       0.4151
partiton_level_parallism_util =       1.8655
partiton_level_parallism_util_total  =       1.7935
L2_BW  =      35.8766 GB/Sec
L2_BW_total  =      13.5954 GB/Sec
gpu_total_sim_rate=49125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 50803
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33009
L1D_cache:
	L1D_cache_core[0]: Access = 39318, Miss = 23692, Miss_rate = 0.603, Pending_hits = 2289, Reservation_fails = 12798
	L1D_cache_core[1]: Access = 38745, Miss = 23538, Miss_rate = 0.608, Pending_hits = 2738, Reservation_fails = 12335
	L1D_cache_core[2]: Access = 38633, Miss = 23076, Miss_rate = 0.597, Pending_hits = 2692, Reservation_fails = 10986
	L1D_cache_core[3]: Access = 38602, Miss = 22997, Miss_rate = 0.596, Pending_hits = 2805, Reservation_fails = 11853
	L1D_cache_core[4]: Access = 38457, Miss = 23451, Miss_rate = 0.610, Pending_hits = 2478, Reservation_fails = 15383
	L1D_cache_core[5]: Access = 37834, Miss = 22966, Miss_rate = 0.607, Pending_hits = 2296, Reservation_fails = 16302
	L1D_cache_core[6]: Access = 38856, Miss = 23401, Miss_rate = 0.602, Pending_hits = 2467, Reservation_fails = 12130
	L1D_cache_core[7]: Access = 38326, Miss = 22981, Miss_rate = 0.600, Pending_hits = 2493, Reservation_fails = 11593
	L1D_cache_core[8]: Access = 38696, Miss = 23235, Miss_rate = 0.600, Pending_hits = 2528, Reservation_fails = 10653
	L1D_cache_core[9]: Access = 38666, Miss = 23169, Miss_rate = 0.599, Pending_hits = 2485, Reservation_fails = 14362
	L1D_cache_core[10]: Access = 38538, Miss = 23273, Miss_rate = 0.604, Pending_hits = 2508, Reservation_fails = 11812
	L1D_cache_core[11]: Access = 38761, Miss = 23039, Miss_rate = 0.594, Pending_hits = 2537, Reservation_fails = 13300
	L1D_cache_core[12]: Access = 38103, Miss = 23058, Miss_rate = 0.605, Pending_hits = 2518, Reservation_fails = 16728
	L1D_cache_core[13]: Access = 39142, Miss = 23542, Miss_rate = 0.601, Pending_hits = 2706, Reservation_fails = 16447
	L1D_cache_core[14]: Access = 39238, Miss = 23826, Miss_rate = 0.607, Pending_hits = 2752, Reservation_fails = 14196
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 349244
	L1D_total_cache_miss_rate = 0.6022
	L1D_total_cache_pending_hits = 38292
	L1D_total_cache_reservation_fails = 200878
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20125
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107820
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765611
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30633
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21644
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 19329
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 107820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76929
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1796244

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 111878
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18851
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21644
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30993, 24426, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 381846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339998
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 21766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1374029	W0_Idle:8631109	W0_Scoreboard:8063818	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2719984 {8:339998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54399680 {40:1359992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1471 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:200620 	14799 	58067 	41251 	36931 	3778 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	944652 	581345 	124927 	6976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16491 	877 	184 	430687 	23581 	22892 	10742 	989 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166717 	214498 	210915 	264088 	618213 	183348 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1021 	335 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.359667  7.322299  6.548975  7.236060  6.116105  6.661119  6.511111  6.569925  5.863176  6.290909  6.224824  6.607527  6.803922  7.154639  7.485530  7.167024 
dram[1]:  7.098455  7.120556  6.955823  6.351433  6.500000  6.345382  6.975737  6.209699  6.151515  6.384333  6.420455  6.576014  7.224096  7.555094  7.449872  7.240246 
dram[2]:  7.333913  6.385892  7.231911  6.366667  6.783951  6.127341  6.679331  6.418000  6.386544  5.925170  6.732269  6.222222  7.562091  6.739612  7.282938  7.692307 
dram[3]:  7.120930  6.690778  6.347305  6.700971  6.375676  6.570248  6.339119  6.611203  6.258724  6.369843  6.609836  6.401961  7.295774  7.049181  7.289528  7.797843 
dram[4]:  6.525751  7.284965  6.700000  7.232342  6.090056  6.671732  6.511111  6.541916  5.747088  6.161990  6.156028  6.505338  6.838527  7.303158  7.661129  7.273319 
dram[5]:  8.087983  8.337143  7.929360  8.045098  7.447897  7.673913  8.173228  7.210608  6.873684  7.188119  7.110647  7.485265  8.607843  8.972152  9.536741  8.755725 
average row locality = 356500/51999 = 6.855901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       874      1301       909      1311      1030      1506      1005      1490      1107      1656       849      1248       765      1176       730      1119 
dram[1]:      1096      1431      1168      1439      1318      1632      1337      1616      1474      1796      1124      1322      1004      1252       963      1200 
dram[2]:      1302       885      1320       903      1500      1035      1504       996      1652      1112      1287       798      1180       769      1128       718 
dram[3]:      1426      1113      1448      1161      1626      1323      1624      1329      1792      1479      1370      1074      1250      1009      1210       958 
dram[4]:       871      1304       908      1313      1025      1499      1003      1494      1100      1652       836      1237       758      1177       725      1119 
dram[5]:      1210      1314      1286      1321      1433      1505      1460      1490      1586      1671      1195      1231      1086      1163      1057      1103 
total dram writes = 117661
bank skew: 1796/718 = 2.50
chip skew: 21192/18021 = 1.18
average mf latency per bank:
dram[0]:       5738      4627      5152      4515      4413      3655      4485      3777      3779      3364      3910      4145      3795      3953      4240      4096
dram[1]:       4545      4160      4269      3641      4065      3336      4475      3312      3945      2807      4089      3224      3860      3178      3848      3379
dram[2]:       4312      5302      4273      5312      3505      4508      3427      4710      3162      3699      3553      4113      3665      3763      3716      4359
dram[3]:       3947      4354      3619      4189      3271      3958      3331      4459      2828      3649      3145      3992      3069      3717      3316      3832
dram[4]:       5741      4451      5407      4406      4751      3558      4714      3691      3915      3340      3925      4292      3845      3732      4293      4181
dram[5]:       3886      4603      3683      4039      3501      3630      3902      3819      3594      3107      3616      3533      3372      3389      3327      3822
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1232      1048       946      1024       937      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984       977      1057       991      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1471      1060      1385      1060      1001      1035      1011      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3682853 n_act=8365 n_pre=8349 n_ref_event=0 n_req=55525 n_rd=41012 n_rd_L2_A=0 n_write=0 n_wr_bk=18076 bw_util=0.03144
n_activity=454518 dram_eff=0.26
bk0: 2358a 3734840i bk1: 3174a 3727727i bk2: 2130a 3737157i bk3: 2836a 3731760i bk4: 2432a 3734356i bk5: 3218a 3725632i bk6: 2396a 3734685i bk7: 3172a 3726143i bk8: 2582a 3731387i bk9: 3540a 3720832i bk10: 1970a 3736216i bk11: 2686a 3730052i bk12: 1810a 3738805i bk13: 2544a 3732164i bk14: 1724a 3741292i bk15: 2440a 3733984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849545
Row_Buffer_Locality_read = 0.915878
Row_Buffer_Locality_write = 0.662096
Bank_Level_Parallism = 1.428396
Bank_Level_Parallism_Col = 1.399145
Bank_Level_Parallism_Ready = 1.063530
write_to_read_ratio_blp_rw_average = 0.521229
GrpLevelPara = 1.219671 

BW Util details:
bwutil = 0.031442 
total_CMD = 3758545 
util_bw = 118176 
Wasted_Col = 132380 
Wasted_Row = 88498 
Idle = 3419491 

BW Util Bottlenecks: 
RCDc_limit = 37119 
RCDWRc_limit = 29358 
WTRc_limit = 13794 
RTWc_limit = 68094 
CCDLc_limit = 36944 
rwq = 0 
CCDLc_limit_alone = 23833 
WTRc_limit_alone = 12565 
RTWc_limit_alone = 56212 

Commands details: 
total_CMD = 3758545 
n_nop = 3682853 
Read = 41012 
Write = 0 
L2_Alloc = 0 
L2_WB = 18076 
n_act = 8365 
n_pre = 8349 
n_ref = 0 
n_req = 55525 
total_req = 59088 

Dual Bus Interface Util: 
issued_total_row = 16714 
issued_total_col = 59088 
Row_Bus_Util =  0.004447 
CoL_Bus_Util = 0.015721 
Either_Row_CoL_Bus_Util = 0.020139 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001453 
queue_avg = 0.237530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1220375 -   mf: uid=6145539, sid4294967295:w4294967295, part=1, addr=0xc00b1800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220275), 
Ready @ 1220384 -   mf: uid=6145540, sid4294967295:w4294967295, part=1, addr=0xc00b6000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220284), 
Ready @ 1220397 -   mf: uid=6145543, sid4294967295:w4294967295, part=1, addr=0xc00b4800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220297), 
Ready @ 1220412 -   mf: uid=6145547, sid4294967295:w4294967295, part=1, addr=0xc00b7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220312), 
Ready @ 1220422 -   mf: uid=6145550, sid4294967295:w4294967295, part=1, addr=0xc00b3000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220322), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3672092 n_act=9472 n_pre=9456 n_ref_event=0 n_req=63448 n_rd=46476 n_rd_L2_A=0 n_write=0 n_wr_bk=21172 bw_util=0.036
n_activity=504695 dram_eff=0.2681
bk0: 2810a 3731458i bk1: 3454a 3724452i bk2: 2534a 3733356i bk3: 3026a 3726553i bk4: 2930a 3727374i bk5: 3432a 3721426i bk6: 2966a 3729035i bk7: 3416a 3722817i bk8: 3300a 3723758i bk9: 3778a 3718043i bk10: 2498a 3730191i bk11: 2818a 3727439i bk12: 2212a 3733902i bk13: 2636a 3730296i bk14: 2128a 3736449i bk15: 2538a 3731870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850933
Row_Buffer_Locality_read = 0.916860
Row_Buffer_Locality_write = 0.670398
Bank_Level_Parallism = 1.469126
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035997 
total_CMD = 3758545 
util_bw = 135296 
Wasted_Col = 149793 
Wasted_Row = 96793 
Idle = 3376663 

BW Util Bottlenecks: 
RCDc_limit = 41446 
RCDWRc_limit = 32927 
WTRc_limit = 17895 
RTWc_limit = 78928 
CCDLc_limit = 42607 
rwq = 0 
CCDLc_limit_alone = 27315 
WTRc_limit_alone = 16301 
RTWc_limit_alone = 65230 

Commands details: 
total_CMD = 3758545 
n_nop = 3672092 
Read = 46476 
Write = 0 
L2_Alloc = 0 
L2_WB = 21172 
n_act = 9472 
n_pre = 9456 
n_ref = 0 
n_req = 63448 
total_req = 67648 

Dual Bus Interface Util: 
issued_total_row = 18928 
issued_total_col = 67648 
Row_Bus_Util =  0.005036 
CoL_Bus_Util = 0.017998 
Either_Row_CoL_Bus_Util = 0.023002 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001423 
queue_avg = 0.278626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278626
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3682947 n_act=8296 n_pre=8280 n_ref_event=0 n_req=55548 n_rd=41028 n_rd_L2_A=0 n_write=0 n_wr_bk=18089 bw_util=0.03146
n_activity=453308 dram_eff=0.2608
bk0: 3188a 3728566i bk1: 2368a 3735444i bk2: 2836a 3730578i bk3: 2122a 3737489i bk4: 3216a 3726218i bk5: 2434a 3733476i bk6: 3190a 3725804i bk7: 2386a 3735734i bk8: 3540a 3722143i bk9: 2590a 3731334i bk10: 2768a 3729692i bk11: 1872a 3737826i bk12: 2542a 3732125i bk13: 1814a 3739142i bk14: 2460a 3734190i bk15: 1702a 3741664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850886
Row_Buffer_Locality_read = 0.916447
Row_Buffer_Locality_write = 0.665634
Bank_Level_Parallism = 1.425889
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031457 
total_CMD = 3758545 
util_bw = 118234 
Wasted_Col = 131870 
Wasted_Row = 86728 
Idle = 3421713 

BW Util Bottlenecks: 
RCDc_limit = 37034 
RCDWRc_limit = 29126 
WTRc_limit = 13399 
RTWc_limit = 68249 
CCDLc_limit = 36749 
rwq = 0 
CCDLc_limit_alone = 23578 
WTRc_limit_alone = 12224 
RTWc_limit_alone = 56253 

Commands details: 
total_CMD = 3758545 
n_nop = 3682947 
Read = 41028 
Write = 0 
L2_Alloc = 0 
L2_WB = 18089 
n_act = 8296 
n_pre = 8280 
n_ref = 0 
n_req = 55548 
total_req = 59117 

Dual Bus Interface Util: 
issued_total_row = 16576 
issued_total_col = 59117 
Row_Bus_Util =  0.004410 
CoL_Bus_Util = 0.015729 
Either_Row_CoL_Bus_Util = 0.020114 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001257 
queue_avg = 0.232082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232082
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1220373 -   mf: uid=6145538, sid4294967295:w4294967295, part=3, addr=0xc00b2000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220273), 
Ready @ 1220395 -   mf: uid=6145542, sid4294967295:w4294967295, part=3, addr=0xc00b5000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220295), 
Ready @ 1220408 -   mf: uid=6145545, sid4294967295:w4294967295, part=3, addr=0xc00b3800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220308), 
Ready @ 1220411 -   mf: uid=6145546, sid4294967295:w4294967295, part=3, addr=0xc00b8000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220311), 
Ready @ 1220420 -   mf: uid=6145549, sid4294967295:w4294967295, part=3, addr=0xc00b6800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220320), 
Ready @ 1220433 -   mf: uid=6145553, sid4294967295:w4294967295, part=3, addr=0xc00b0800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220333), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3671908 n_act=9533 n_pre=9517 n_ref_event=0 n_req=63493 n_rd=46508 n_rd_L2_A=0 n_write=0 n_wr_bk=21192 bw_util=0.03602
n_activity=505092 dram_eff=0.2681
bk0: 3444a 3724647i bk1: 2822a 3729965i bk2: 3050a 3725684i bk3: 2524a 3732425i bk4: 3414a 3721789i bk5: 2936a 3726321i bk6: 3422a 3722142i bk7: 2958a 3727799i bk8: 3766a 3717886i bk9: 3308a 3723240i bk10: 2920a 3726472i bk11: 2412a 3731635i bk12: 2630a 3730777i bk13: 2220a 3734054i bk14: 2556a 3732091i bk15: 2126a 3737962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850094
Row_Buffer_Locality_read = 0.916380
Row_Buffer_Locality_write = 0.668590
Bank_Level_Parallism = 1.478416
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036025 
total_CMD = 3758545 
util_bw = 135400 
Wasted_Col = 149567 
Wasted_Row = 97126 
Idle = 3376452 

BW Util Bottlenecks: 
RCDc_limit = 41636 
RCDWRc_limit = 33101 
WTRc_limit = 17071 
RTWc_limit = 81072 
CCDLc_limit = 41842 
rwq = 0 
CCDLc_limit_alone = 26814 
WTRc_limit_alone = 15616 
RTWc_limit_alone = 67499 

Commands details: 
total_CMD = 3758545 
n_nop = 3671908 
Read = 46508 
Write = 0 
L2_Alloc = 0 
L2_WB = 21192 
n_act = 9533 
n_pre = 9517 
n_ref = 0 
n_req = 63493 
total_req = 67700 

Dual Bus Interface Util: 
issued_total_row = 19050 
issued_total_col = 67700 
Row_Bus_Util =  0.005068 
CoL_Bus_Util = 0.018012 
Either_Row_CoL_Bus_Util = 0.023051 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001304 
queue_avg = 0.288807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3683141 n_act=8335 n_pre=8319 n_ref_event=463904 n_req=55296 n_rd=40818 n_rd_L2_A=0 n_write=0 n_wr_bk=18021 bw_util=0.03131
n_activity=452453 dram_eff=0.2601
bk0: 2342a 3735631i bk1: 3134a 3727540i bk2: 2136a 3738024i bk3: 2832a 3731425i bk4: 2414a 3733522i bk5: 3208a 3726072i bk6: 2398a 3735913i bk7: 3170a 3726556i bk8: 2568a 3730851i bk9: 3528a 3721436i bk10: 1928a 3736939i bk11: 2666a 3729434i bk12: 1802a 3739621i bk13: 2540a 3731677i bk14: 1706a 3741211i bk15: 2446a 3734283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849537
Row_Buffer_Locality_read = 0.915772
Row_Buffer_Locality_write = 0.662799
Bank_Level_Parallism = 1.430524
Bank_Level_Parallism_Col = 1.401537
Bank_Level_Parallism_Ready = 1.059965
write_to_read_ratio_blp_rw_average = 0.519492
GrpLevelPara = 1.223296 

BW Util details:
bwutil = 0.031309 
total_CMD = 3758545 
util_bw = 117678 
Wasted_Col = 131648 
Wasted_Row = 86965 
Idle = 3422254 

BW Util Bottlenecks: 
RCDc_limit = 37231 
RCDWRc_limit = 29092 
WTRc_limit = 13718 
RTWc_limit = 68497 
CCDLc_limit = 36594 
rwq = 0 
CCDLc_limit_alone = 23588 
WTRc_limit_alone = 12552 
RTWc_limit_alone = 56657 

Commands details: 
total_CMD = 3758545 
n_nop = 3683141 
Read = 40818 
Write = 0 
L2_Alloc = 0 
L2_WB = 18021 
n_act = 8335 
n_pre = 8319 
n_ref = 463904 
n_req = 55296 
total_req = 58839 

Dual Bus Interface Util: 
issued_total_row = 16654 
issued_total_col = 58839 
Row_Bus_Util =  0.004431 
CoL_Bus_Util = 0.015655 
Either_Row_CoL_Bus_Util = 0.020062 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001180 
queue_avg = 0.233298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1220386 -   mf: uid=6145541, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220286), 
Ready @ 1220406 -   mf: uid=6145544, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220306), 
Ready @ 1220418 -   mf: uid=6145548, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220318), 
Ready @ 1220424 -   mf: uid=6145551, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220324), 
Ready @ 1220431 -   mf: uid=6145552, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1220331), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3758545 n_nop=3675124 n_act=8081 n_pre=8065 n_ref_event=0 n_req=63190 n_rd=46256 n_rd_L2_A=0 n_write=0 n_wr_bk=21111 bw_util=0.03585
n_activity=478521 dram_eff=0.2816
bk0: 2790a 3729987i bk1: 3338a 3726736i bk2: 2544a 3732553i bk3: 3036a 3729388i bk4: 2922a 3727898i bk5: 3404a 3725183i bk6: 2970a 3729335i bk7: 3426a 3725511i bk8: 3290a 3724084i bk9: 3766a 3720784i bk10: 2438a 3729779i bk11: 2826a 3729230i bk12: 2204a 3734280i bk13: 2632a 3732068i bk14: 2120a 3736655i bk15: 2550a 3734602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872353
Row_Buffer_Locality_read = 0.930366
Row_Buffer_Locality_write = 0.713889
Bank_Level_Parallism = 1.527791
Bank_Level_Parallism_Col = 1.492748
Bank_Level_Parallism_Ready = 1.074339
write_to_read_ratio_blp_rw_average = 0.569037
GrpLevelPara = 1.311615 

BW Util details:
bwutil = 0.035847 
total_CMD = 3758545 
util_bw = 134734 
Wasted_Col = 146376 
Wasted_Row = 75184 
Idle = 3402251 

BW Util Bottlenecks: 
RCDc_limit = 34337 
RCDWRc_limit = 28226 
WTRc_limit = 18894 
RTWc_limit = 96097 
CCDLc_limit = 36714 
rwq = 0 
CCDLc_limit_alone = 23703 
WTRc_limit_alone = 17624 
RTWc_limit_alone = 84356 

Commands details: 
total_CMD = 3758545 
n_nop = 3675124 
Read = 46256 
Write = 0 
L2_Alloc = 0 
L2_WB = 21111 
n_act = 8081 
n_pre = 8065 
n_ref = 0 
n_req = 63190 
total_req = 67367 

Dual Bus Interface Util: 
issued_total_row = 16146 
issued_total_col = 67367 
Row_Bus_Util =  0.004296 
CoL_Bus_Util = 0.017924 
Either_Row_CoL_Bus_Util = 0.022195 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001103 
queue_avg = 0.232617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128068, Miss = 23172, Miss_rate = 0.181, Pending_hits = 7143, Reservation_fails = 5093
L2_cache_bank[1]: Access = 154966, Miss = 30834, Miss_rate = 0.199, Pending_hits = 9454, Reservation_fails = 6689
L2_cache_bank[2]: Access = 141666, Miss = 27902, Miss_rate = 0.197, Pending_hits = 8020, Reservation_fails = 5750
L2_cache_bank[3]: Access = 152798, Miss = 33044, Miss_rate = 0.216, Pending_hits = 9247, Reservation_fails = 8414
L2_cache_bank[4]: Access = 154024, Miss = 30982, Miss_rate = 0.201, Pending_hits = 9339, Reservation_fails = 5898
L2_cache_bank[5]: Access = 128284, Miss = 23048, Miss_rate = 0.180, Pending_hits = 7325, Reservation_fails = 6316
L2_cache_bank[6]: Access = 151778, Miss = 33186, Miss_rate = 0.219, Pending_hits = 8885, Reservation_fails = 6109
L2_cache_bank[7]: Access = 142602, Miss = 27820, Miss_rate = 0.195, Pending_hits = 8248, Reservation_fails = 6038
L2_cache_bank[8]: Access = 126766, Miss = 23026, Miss_rate = 0.182, Pending_hits = 7169, Reservation_fails = 4253
L2_cache_bank[9]: Access = 154146, Miss = 30764, Miss_rate = 0.200, Pending_hits = 9320, Reservation_fails = 6444
L2_cache_bank[10]: Access = 141940, Miss = 27772, Miss_rate = 0.196, Pending_hits = 8080, Reservation_fails = 5393
L2_cache_bank[11]: Access = 151198, Miss = 32926, Miss_rate = 0.218, Pending_hits = 8828, Reservation_fails = 5959
L2_total_cache_accesses = 1728236
L2_total_cache_misses = 344476
L2_total_cache_miss_rate = 0.1993
L2_total_cache_pending_hits = 101058
L2_total_cache_reservation_fails = 72356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 563206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 83547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36460
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37956
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5064
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 549
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36404
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1647
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5064
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 710616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153858
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1409
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36404
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1728236
icnt_total_pkts_simt_to_mem=655475
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.8528
	minimum = 5
	maximum = 1098
Network latency average = 58.485
	minimum = 5
	maximum = 1098
Slowest packet = 2162151
Flit latency average = 56.8377
	minimum = 5
	maximum = 1098
Slowest flit = 2305906
Fragmentation average = 0.034026
	minimum = 0
	maximum = 445
Injected packet rate average = 0.178825
	minimum = 0.0680745 (at node 10)
	maximum = 0.605107 (at node 21)
Accepted packet rate average = 0.178825
	minimum = 0.0626891 (at node 23)
	maximum = 0.277623 (at node 1)
Injected flit rate average = 0.190443
	minimum = 0.087438 (at node 10)
	maximum = 0.605107 (at node 21)
Accepted flit rate average= 0.190443
	minimum = 0.0859252 (at node 23)
	maximum = 0.277623 (at node 1)
Injected packet length average = 1.06497
Accepted packet length average = 1.06497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0519 (42 samples)
	minimum = 5 (42 samples)
	maximum = 185.833 (42 samples)
Network latency average = 20.7158 (42 samples)
	minimum = 5 (42 samples)
	maximum = 182.952 (42 samples)
Flit latency average = 19.9119 (42 samples)
	minimum = 5 (42 samples)
	maximum = 182.381 (42 samples)
Fragmentation average = 0.00265493 (42 samples)
	minimum = 0 (42 samples)
	maximum = 85.9048 (42 samples)
Injected packet rate average = 0.0752326 (42 samples)
	minimum = 0.0286475 (42 samples)
	maximum = 0.206638 (42 samples)
Accepted packet rate average = 0.0752326 (42 samples)
	minimum = 0.0257037 (42 samples)
	maximum = 0.113517 (42 samples)
Injected flit rate average = 0.0802407 (42 samples)
	minimum = 0.037198 (42 samples)
	maximum = 0.206809 (42 samples)
Accepted flit rate average = 0.0802407 (42 samples)
	minimum = 0.0348461 (42 samples)
	maximum = 0.113517 (42 samples)
Injected packet size average = 1.06657 (42 samples)
Accepted packet size average = 1.06657 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 6 sec (4326 sec)
gpgpu_simulation_rate = 49125 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 1063829x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
kernel_stream_id = 60205
gpu_sim_cycle = 27060
gpu_sim_insn = 19880
gpu_ipc =       0.7347
gpu_tot_sim_cycle = 1247402
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     170.3824
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.7304% 
max_total_param_size = 0
gpu_stall_dramfull = 159328
gpu_stall_icnt2sh    = 309595
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4061
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7934
L2_BW  =       0.0504 GB/Sec
L2_BW_total  =      13.3016 GB/Sec
gpu_total_sim_rate=48601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 50815
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33009
L1D_cache:
	L1D_cache_core[0]: Access = 39349, Miss = 23708, Miss_rate = 0.603, Pending_hits = 2289, Reservation_fails = 12798
	L1D_cache_core[1]: Access = 38745, Miss = 23538, Miss_rate = 0.608, Pending_hits = 2738, Reservation_fails = 12335
	L1D_cache_core[2]: Access = 38633, Miss = 23076, Miss_rate = 0.597, Pending_hits = 2692, Reservation_fails = 10986
	L1D_cache_core[3]: Access = 38602, Miss = 22997, Miss_rate = 0.596, Pending_hits = 2805, Reservation_fails = 11853
	L1D_cache_core[4]: Access = 38457, Miss = 23451, Miss_rate = 0.610, Pending_hits = 2478, Reservation_fails = 15383
	L1D_cache_core[5]: Access = 37834, Miss = 22966, Miss_rate = 0.607, Pending_hits = 2296, Reservation_fails = 16302
	L1D_cache_core[6]: Access = 38856, Miss = 23401, Miss_rate = 0.602, Pending_hits = 2467, Reservation_fails = 12130
	L1D_cache_core[7]: Access = 38326, Miss = 22981, Miss_rate = 0.600, Pending_hits = 2493, Reservation_fails = 11593
	L1D_cache_core[8]: Access = 38696, Miss = 23235, Miss_rate = 0.600, Pending_hits = 2528, Reservation_fails = 10653
	L1D_cache_core[9]: Access = 38666, Miss = 23169, Miss_rate = 0.599, Pending_hits = 2485, Reservation_fails = 14362
	L1D_cache_core[10]: Access = 38538, Miss = 23273, Miss_rate = 0.604, Pending_hits = 2508, Reservation_fails = 11812
	L1D_cache_core[11]: Access = 38761, Miss = 23039, Miss_rate = 0.594, Pending_hits = 2537, Reservation_fails = 13300
	L1D_cache_core[12]: Access = 38103, Miss = 23058, Miss_rate = 0.605, Pending_hits = 2518, Reservation_fails = 16728
	L1D_cache_core[13]: Access = 39142, Miss = 23542, Miss_rate = 0.601, Pending_hits = 2706, Reservation_fails = 16447
	L1D_cache_core[14]: Access = 39238, Miss = 23826, Miss_rate = 0.607, Pending_hits = 2752, Reservation_fails = 14196
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 349260
	L1D_total_cache_miss_rate = 0.6022
	L1D_total_cache_pending_hits = 38292
	L1D_total_cache_reservation_fails = 200878
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20125
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107826
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1767271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30645
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21644
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 19329
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 107826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1797916

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 111878
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18851
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21644
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33942, 24426, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 382350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340014
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 84392
gpgpu_n_l1cache_bkconflict = 21766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1374029	W0_Idle:8662249	W0_Scoreboard:8083847	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2720112 {8:340014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54402240 {40:1360056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1471 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:200641 	14799 	58076 	41251 	36931 	3778 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	944746 	581345 	124927 	6976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16503 	877 	184 	430718 	23581 	22892 	10742 	989 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166811 	214498 	210915 	264088 	618213 	183348 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1032 	335 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.359667  7.322299  6.548975  7.236060  6.116105  6.661119  6.511111  6.569925  5.863176  6.290909  6.224824  6.607527  6.803922  7.154639  7.485530  7.167024 
dram[1]:  7.098455  7.120556  6.955823  6.351433  6.500000  6.345382  6.975737  6.209699  6.151515  6.384333  6.420455  6.576014  7.224096  7.559252  7.449872  7.246407 
dram[2]:  7.333913  6.385892  7.231911  6.366667  6.783951  6.127341  6.679331  6.418000  6.386544  5.925170  6.732269  6.222222  7.562091  6.739612  7.282938  7.692307 
dram[3]:  7.116099  6.690778  6.347305  6.700971  6.375676  6.570248  6.339119  6.611203  6.258724  6.369843  6.609836  6.401961  7.301811  7.049181  7.295688  7.797843 
dram[4]:  6.520343  7.284965  6.700000  7.232342  6.090056  6.671732  6.511111  6.541916  5.747088  6.161990  6.156028  6.505338  6.841360  7.303158  7.661129  7.273319 
dram[5]:  8.079229  8.337143  7.929360  8.045098  7.447897  7.673913  8.173228  7.210608  6.876692  7.188119  7.116910  7.485265  8.607843  8.974684  9.536741  8.755725 
average row locality = 356530/52002 = 6.856082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       874      1301       909      1311      1030      1506      1005      1490      1107      1656       849      1248       765      1176       730      1119 
dram[1]:      1096      1431      1168      1439      1318      1632      1337      1616      1474      1796      1124      1322      1004      1254       963      1203 
dram[2]:      1302       885      1320       903      1500      1035      1504       996      1652      1112      1287       798      1180       769      1128       718 
dram[3]:      1426      1113      1448      1161      1626      1323      1624      1329      1792      1479      1370      1074      1253      1009      1213       958 
dram[4]:       871      1304       908      1313      1025      1499      1003      1494      1100      1652       836      1237       759      1177       725      1119 
dram[5]:      1210      1314      1286      1321      1433      1505      1460      1490      1588      1671      1198      1231      1086      1164      1057      1103 
total dram writes = 117679
bank skew: 1796/718 = 2.50
chip skew: 21198/18022 = 1.18
average mf latency per bank:
dram[0]:       5738      4627      5152      4515      4413      3655      4485      3777      3779      3364      3910      4145      3795      3953      4240      4096
dram[1]:       4545      4160      4269      3644      4065      3336      4475      3312      3945      2807      4089      3224      3860      3173      3848      3371
dram[2]:       4312      5302      4273      5312      3505      4508      3427      4710      3162      3699      3553      4113      3665      3763      3716      4359
dram[3]:       3947      4354      3622      4189      3271      3958      3331      4459      2828      3649      3145      3992      3062      3717      3308      3832
dram[4]:       5741      4451      5407      4406      4751      3558      4714      3691      3915      3340      3925      4292      3839      3732      4293      4181
dram[5]:       3886      4603      3683      4042      3501      3630      3902      3819      3590      3107      3607      3533      3372      3386      3327      3822
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1232      1048       946      1024       937      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984       977      1057       991      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1471      1060      1385      1060      1001      1035      1011      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3766195 n_act=8365 n_pre=8349 n_ref_event=0 n_req=55525 n_rd=41012 n_rd_L2_A=0 n_write=0 n_wr_bk=18076 bw_util=0.03076
n_activity=454518 dram_eff=0.26
bk0: 2358a 3818182i bk1: 3174a 3811069i bk2: 2130a 3820499i bk3: 2836a 3815102i bk4: 2432a 3817698i bk5: 3218a 3808974i bk6: 2396a 3818027i bk7: 3172a 3809485i bk8: 2582a 3814729i bk9: 3540a 3804174i bk10: 1970a 3819558i bk11: 2686a 3813394i bk12: 1810a 3822147i bk13: 2544a 3815506i bk14: 1724a 3824634i bk15: 2440a 3817326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849545
Row_Buffer_Locality_read = 0.915878
Row_Buffer_Locality_write = 0.662096
Bank_Level_Parallism = 1.428396
Bank_Level_Parallism_Col = 1.399145
Bank_Level_Parallism_Ready = 1.063530
write_to_read_ratio_blp_rw_average = 0.521229
GrpLevelPara = 1.219671 

BW Util details:
bwutil = 0.030760 
total_CMD = 3841887 
util_bw = 118176 
Wasted_Col = 132380 
Wasted_Row = 88498 
Idle = 3502833 

BW Util Bottlenecks: 
RCDc_limit = 37119 
RCDWRc_limit = 29358 
WTRc_limit = 13794 
RTWc_limit = 68094 
CCDLc_limit = 36944 
rwq = 0 
CCDLc_limit_alone = 23833 
WTRc_limit_alone = 12565 
RTWc_limit_alone = 56212 

Commands details: 
total_CMD = 3841887 
n_nop = 3766195 
Read = 41012 
Write = 0 
L2_Alloc = 0 
L2_WB = 18076 
n_act = 8365 
n_pre = 8349 
n_ref = 0 
n_req = 55525 
total_req = 59088 

Dual Bus Interface Util: 
issued_total_row = 16714 
issued_total_col = 59088 
Row_Bus_Util =  0.004350 
CoL_Bus_Util = 0.015380 
Either_Row_CoL_Bus_Util = 0.019702 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001453 
queue_avg = 0.232377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3755429 n_act=9472 n_pre=9456 n_ref_event=0 n_req=63453 n_rd=46476 n_rd_L2_A=0 n_write=0 n_wr_bk=21177 bw_util=0.03522
n_activity=504750 dram_eff=0.2681
bk0: 2810a 3814800i bk1: 3454a 3807794i bk2: 2534a 3816698i bk3: 3026a 3809895i bk4: 2930a 3810716i bk5: 3432a 3804768i bk6: 2966a 3812377i bk7: 3416a 3806159i bk8: 3300a 3807100i bk9: 3778a 3801385i bk10: 2498a 3813533i bk11: 2818a 3810781i bk12: 2212a 3817244i bk13: 2636a 3813638i bk14: 2128a 3819791i bk15: 2538a 3815212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850945
Row_Buffer_Locality_read = 0.916860
Row_Buffer_Locality_write = 0.670495
Bank_Level_Parallism = 1.469120
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035219 
total_CMD = 3841887 
util_bw = 135306 
Wasted_Col = 149793 
Wasted_Row = 96793 
Idle = 3459995 

BW Util Bottlenecks: 
RCDc_limit = 41446 
RCDWRc_limit = 32927 
WTRc_limit = 17895 
RTWc_limit = 78928 
CCDLc_limit = 42607 
rwq = 0 
CCDLc_limit_alone = 27315 
WTRc_limit_alone = 16301 
RTWc_limit_alone = 65230 

Commands details: 
total_CMD = 3841887 
n_nop = 3755429 
Read = 46476 
Write = 0 
L2_Alloc = 0 
L2_WB = 21177 
n_act = 9472 
n_pre = 9456 
n_ref = 0 
n_req = 63453 
total_req = 67653 

Dual Bus Interface Util: 
issued_total_row = 18928 
issued_total_col = 67653 
Row_Bus_Util =  0.004927 
CoL_Bus_Util = 0.017609 
Either_Row_CoL_Bus_Util = 0.022504 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001423 
queue_avg = 0.272582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3766289 n_act=8296 n_pre=8280 n_ref_event=0 n_req=55548 n_rd=41028 n_rd_L2_A=0 n_write=0 n_wr_bk=18089 bw_util=0.03077
n_activity=453308 dram_eff=0.2608
bk0: 3188a 3811908i bk1: 2368a 3818786i bk2: 2836a 3813920i bk3: 2122a 3820831i bk4: 3216a 3809560i bk5: 2434a 3816818i bk6: 3190a 3809146i bk7: 2386a 3819076i bk8: 3540a 3805485i bk9: 2590a 3814676i bk10: 2768a 3813034i bk11: 1872a 3821168i bk12: 2542a 3815467i bk13: 1814a 3822484i bk14: 2460a 3817532i bk15: 1702a 3825006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850886
Row_Buffer_Locality_read = 0.916447
Row_Buffer_Locality_write = 0.665634
Bank_Level_Parallism = 1.425889
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030775 
total_CMD = 3841887 
util_bw = 118234 
Wasted_Col = 131870 
Wasted_Row = 86728 
Idle = 3505055 

BW Util Bottlenecks: 
RCDc_limit = 37034 
RCDWRc_limit = 29126 
WTRc_limit = 13399 
RTWc_limit = 68249 
CCDLc_limit = 36749 
rwq = 0 
CCDLc_limit_alone = 23578 
WTRc_limit_alone = 12224 
RTWc_limit_alone = 56253 

Commands details: 
total_CMD = 3841887 
n_nop = 3766289 
Read = 41028 
Write = 0 
L2_Alloc = 0 
L2_WB = 18089 
n_act = 8296 
n_pre = 8280 
n_ref = 0 
n_req = 55548 
total_req = 59117 

Dual Bus Interface Util: 
issued_total_row = 16576 
issued_total_col = 59117 
Row_Bus_Util =  0.004315 
CoL_Bus_Util = 0.015387 
Either_Row_CoL_Bus_Util = 0.019677 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001257 
queue_avg = 0.227048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3755238 n_act=9534 n_pre=9518 n_ref_event=0 n_req=63503 n_rd=46512 n_rd_L2_A=0 n_write=0 n_wr_bk=21198 bw_util=0.03525
n_activity=505208 dram_eff=0.268
bk0: 3448a 3807959i bk1: 2822a 3813306i bk2: 3050a 3809025i bk3: 2524a 3815766i bk4: 3414a 3805130i bk5: 2936a 3809662i bk6: 3422a 3805484i bk7: 2958a 3811141i bk8: 3766a 3801228i bk9: 3308a 3806582i bk10: 2920a 3809814i bk11: 2412a 3814977i bk12: 2630a 3814120i bk13: 2220a 3817397i bk14: 2556a 3815434i bk15: 2126a 3821305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850102
Row_Buffer_Locality_read = 0.916366
Row_Buffer_Locality_write = 0.668707
Bank_Level_Parallism = 1.478364
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035248 
total_CMD = 3841887 
util_bw = 135420 
Wasted_Col = 149582 
Wasted_Row = 97138 
Idle = 3459747 

BW Util Bottlenecks: 
RCDc_limit = 41648 
RCDWRc_limit = 33101 
WTRc_limit = 17071 
RTWc_limit = 81072 
CCDLc_limit = 41845 
rwq = 0 
CCDLc_limit_alone = 26817 
WTRc_limit_alone = 15616 
RTWc_limit_alone = 67499 

Commands details: 
total_CMD = 3841887 
n_nop = 3755238 
Read = 46512 
Write = 0 
L2_Alloc = 0 
L2_WB = 21198 
n_act = 9534 
n_pre = 9518 
n_ref = 0 
n_req = 63503 
total_req = 67710 

Dual Bus Interface Util: 
issued_total_row = 19052 
issued_total_col = 67710 
Row_Bus_Util =  0.004959 
CoL_Bus_Util = 0.017624 
Either_Row_CoL_Bus_Util = 0.022554 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001304 
queue_avg = 0.282558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3766476 n_act=8336 n_pre=8320 n_ref_event=463904 n_req=55301 n_rd=40822 n_rd_L2_A=0 n_write=0 n_wr_bk=18022 bw_util=0.03063
n_activity=452505 dram_eff=0.2601
bk0: 2346a 3818943i bk1: 3134a 3810880i bk2: 2136a 3821365i bk3: 2832a 3814766i bk4: 2414a 3816863i bk5: 3208a 3809413i bk6: 2398a 3819254i bk7: 3170a 3809897i bk8: 2568a 3814193i bk9: 3528a 3804778i bk10: 1928a 3820282i bk11: 2666a 3812777i bk12: 1802a 3822964i bk13: 2540a 3815020i bk14: 1706a 3824554i bk15: 2446a 3817626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849533
Row_Buffer_Locality_read = 0.915756
Row_Buffer_Locality_write = 0.662822
Bank_Level_Parallism = 1.430481
Bank_Level_Parallism_Col = 1.401498
Bank_Level_Parallism_Ready = 1.059960
write_to_read_ratio_blp_rw_average = 0.519446
GrpLevelPara = 1.223275 

BW Util details:
bwutil = 0.030633 
total_CMD = 3841887 
util_bw = 117688 
Wasted_Col = 131663 
Wasted_Row = 86975 
Idle = 3505561 

BW Util Bottlenecks: 
RCDc_limit = 37243 
RCDWRc_limit = 29092 
WTRc_limit = 13720 
RTWc_limit = 68497 
CCDLc_limit = 36597 
rwq = 0 
CCDLc_limit_alone = 23591 
WTRc_limit_alone = 12554 
RTWc_limit_alone = 56657 

Commands details: 
total_CMD = 3841887 
n_nop = 3766476 
Read = 40822 
Write = 0 
L2_Alloc = 0 
L2_WB = 18022 
n_act = 8336 
n_pre = 8320 
n_ref = 463904 
n_req = 55301 
total_req = 58844 

Dual Bus Interface Util: 
issued_total_row = 16656 
issued_total_col = 58844 
Row_Bus_Util =  0.004335 
CoL_Bus_Util = 0.015316 
Either_Row_CoL_Bus_Util = 0.019629 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001180 
queue_avg = 0.228252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3841887 n_nop=3758454 n_act=8082 n_pre=8066 n_ref_event=0 n_req=63200 n_rd=46260 n_rd_L2_A=0 n_write=0 n_wr_bk=21117 bw_util=0.03507
n_activity=478628 dram_eff=0.2815
bk0: 2794a 3813299i bk1: 3338a 3810076i bk2: 2544a 3815894i bk3: 3036a 3812729i bk4: 2922a 3811239i bk5: 3404a 3808524i bk6: 2970a 3812676i bk7: 3426a 3808852i bk8: 3290a 3807426i bk9: 3766a 3804126i bk10: 2438a 3813122i bk11: 2826a 3812573i bk12: 2204a 3817623i bk13: 2632a 3815411i bk14: 2120a 3819998i bk15: 2550a 3817945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872358
Row_Buffer_Locality_read = 0.930350
Row_Buffer_Locality_write = 0.713991
Bank_Level_Parallism = 1.527733
Bank_Level_Parallism_Col = 1.492696
Bank_Level_Parallism_Ready = 1.074328
write_to_read_ratio_blp_rw_average = 0.569001
GrpLevelPara = 1.311582 

BW Util details:
bwutil = 0.035075 
total_CMD = 3841887 
util_bw = 134754 
Wasted_Col = 146391 
Wasted_Row = 75194 
Idle = 3485548 

BW Util Bottlenecks: 
RCDc_limit = 34349 
RCDWRc_limit = 28226 
WTRc_limit = 18896 
RTWc_limit = 96097 
CCDLc_limit = 36717 
rwq = 0 
CCDLc_limit_alone = 23706 
WTRc_limit_alone = 17626 
RTWc_limit_alone = 84356 

Commands details: 
total_CMD = 3841887 
n_nop = 3758454 
Read = 46260 
Write = 0 
L2_Alloc = 0 
L2_WB = 21117 
n_act = 8082 
n_pre = 8066 
n_ref = 0 
n_req = 63200 
total_req = 67377 

Dual Bus Interface Util: 
issued_total_row = 16148 
issued_total_col = 67377 
Row_Bus_Util =  0.004203 
CoL_Bus_Util = 0.017537 
Either_Row_CoL_Bus_Util = 0.021717 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001103 
queue_avg = 0.227586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128076, Miss = 23172, Miss_rate = 0.181, Pending_hits = 7143, Reservation_fails = 5093
L2_cache_bank[1]: Access = 154966, Miss = 30834, Miss_rate = 0.199, Pending_hits = 9454, Reservation_fails = 6689
L2_cache_bank[2]: Access = 141674, Miss = 27902, Miss_rate = 0.197, Pending_hits = 8020, Reservation_fails = 5750
L2_cache_bank[3]: Access = 152832, Miss = 33044, Miss_rate = 0.216, Pending_hits = 9247, Reservation_fails = 8414
L2_cache_bank[4]: Access = 154032, Miss = 30982, Miss_rate = 0.201, Pending_hits = 9339, Reservation_fails = 5898
L2_cache_bank[5]: Access = 128284, Miss = 23048, Miss_rate = 0.180, Pending_hits = 7325, Reservation_fails = 6316
L2_cache_bank[6]: Access = 151816, Miss = 33190, Miss_rate = 0.219, Pending_hits = 8885, Reservation_fails = 6109
L2_cache_bank[7]: Access = 142602, Miss = 27820, Miss_rate = 0.195, Pending_hits = 8248, Reservation_fails = 6038
L2_cache_bank[8]: Access = 126774, Miss = 23030, Miss_rate = 0.182, Pending_hits = 7169, Reservation_fails = 4253
L2_cache_bank[9]: Access = 154146, Miss = 30764, Miss_rate = 0.200, Pending_hits = 9320, Reservation_fails = 6444
L2_cache_bank[10]: Access = 141948, Miss = 27776, Miss_rate = 0.196, Pending_hits = 8080, Reservation_fails = 5393
L2_cache_bank[11]: Access = 151228, Miss = 32926, Miss_rate = 0.218, Pending_hits = 8828, Reservation_fails = 5959
L2_total_cache_accesses = 1728378
L2_total_cache_misses = 344488
L2_total_cache_miss_rate = 0.1993
L2_total_cache_pending_hits = 101058
L2_total_cache_reservation_fails = 72356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 563270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 83547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36460
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5064
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 552
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36404
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1656
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5064
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 710680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1409
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36404
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1728378
icnt_total_pkts_simt_to_mem=655533
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2234908
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2383711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025321
	minimum = 0 (at node 1)
	maximum = 0.00158906 (at node 0)
Accepted packet rate average = 0.00025321
	minimum = 0 (at node 1)
	maximum = 0.0052476 (at node 0)
Injected flit rate average = 0.00027374
	minimum = 0 (at node 1)
	maximum = 0.00214339 (at node 0)
Accepted flit rate average= 0.00027374
	minimum = 0 (at node 1)
	maximum = 0.0052476 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6623 (43 samples)
	minimum = 5 (43 samples)
	maximum = 181.791 (43 samples)
Network latency average = 20.3522 (43 samples)
	minimum = 5 (43 samples)
	maximum = 178.837 (43 samples)
Flit latency average = 19.5651 (43 samples)
	minimum = 5 (43 samples)
	maximum = 178.256 (43 samples)
Fragmentation average = 0.00259319 (43 samples)
	minimum = 0 (43 samples)
	maximum = 83.907 (43 samples)
Injected packet rate average = 0.0734889 (43 samples)
	minimum = 0.0279813 (43 samples)
	maximum = 0.201869 (43 samples)
Accepted packet rate average = 0.0734889 (43 samples)
	minimum = 0.025106 (43 samples)
	maximum = 0.110999 (43 samples)
Injected flit rate average = 0.078381 (43 samples)
	minimum = 0.0363329 (43 samples)
	maximum = 0.202049 (43 samples)
Accepted flit rate average = 0.078381 (43 samples)
	minimum = 0.0340357 (43 samples)
	maximum = 0.110999 (43 samples)
Injected packet size average = 1.06657 (43 samples)
Accepted packet size average = 1.06657 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 53 sec (4373 sec)
gpgpu_simulation_rate = 48601 (inst/sec)
gpgpu_simulation_rate = 285 (cycle/sec)
gpgpu_silicon_slowdown = 1052631x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
kernel_stream_id = 60205
gpu_sim_cycle = 27475
gpu_sim_insn = 334560
gpu_ipc =      12.1769
gpu_tot_sim_cycle = 1274877
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     166.9729
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3557% 
gpu_tot_occupancy = 33.7232% 
max_total_param_size = 0
gpu_stall_dramfull = 159328
gpu_stall_icnt2sh    = 309595
partiton_level_parallism =       0.0897
partiton_level_parallism_total  =       0.3993
partiton_level_parallism_util =       1.0485
partiton_level_parallism_util_total  =       1.7873
L2_BW  =       3.0755 GB/Sec
L2_BW_total  =      13.0812 GB/Sec
gpu_total_sim_rate=48127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 52126
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33009
L1D_cache:
	L1D_cache_core[0]: Access = 39428, Miss = 23756, Miss_rate = 0.603, Pending_hits = 2289, Reservation_fails = 12798
	L1D_cache_core[1]: Access = 38903, Miss = 23602, Miss_rate = 0.607, Pending_hits = 2746, Reservation_fails = 12335
	L1D_cache_core[2]: Access = 38791, Miss = 23156, Miss_rate = 0.597, Pending_hits = 2701, Reservation_fails = 10986
	L1D_cache_core[3]: Access = 38681, Miss = 23045, Miss_rate = 0.596, Pending_hits = 2805, Reservation_fails = 11853
	L1D_cache_core[4]: Access = 38536, Miss = 23499, Miss_rate = 0.610, Pending_hits = 2478, Reservation_fails = 15383
	L1D_cache_core[5]: Access = 37913, Miss = 23014, Miss_rate = 0.607, Pending_hits = 2296, Reservation_fails = 16302
	L1D_cache_core[6]: Access = 38935, Miss = 23449, Miss_rate = 0.602, Pending_hits = 2467, Reservation_fails = 12130
	L1D_cache_core[7]: Access = 38405, Miss = 23029, Miss_rate = 0.600, Pending_hits = 2493, Reservation_fails = 11593
	L1D_cache_core[8]: Access = 38775, Miss = 23283, Miss_rate = 0.600, Pending_hits = 2528, Reservation_fails = 10653
	L1D_cache_core[9]: Access = 38745, Miss = 23217, Miss_rate = 0.599, Pending_hits = 2485, Reservation_fails = 14362
	L1D_cache_core[10]: Access = 38617, Miss = 23321, Miss_rate = 0.604, Pending_hits = 2508, Reservation_fails = 11812
	L1D_cache_core[11]: Access = 38840, Miss = 23087, Miss_rate = 0.594, Pending_hits = 2537, Reservation_fails = 13300
	L1D_cache_core[12]: Access = 38182, Miss = 23106, Miss_rate = 0.605, Pending_hits = 2518, Reservation_fails = 16728
	L1D_cache_core[13]: Access = 39221, Miss = 23590, Miss_rate = 0.601, Pending_hits = 2706, Reservation_fails = 16447
	L1D_cache_core[14]: Access = 39317, Miss = 23874, Miss_rate = 0.607, Pending_hits = 2752, Reservation_fails = 14196
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 350028
	L1D_total_cache_miss_rate = 0.6022
	L1D_total_cache_pending_hits = 38309
	L1D_total_cache_reservation_fails = 200878
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20142
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107979
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1776330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21644
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 19471
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 107979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77471
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1808286

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 111878
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18851
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21644
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35148, 24426, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 386158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340782
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 21766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1375955	W0_Idle:9217071	W0_Scoreboard:8309251	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2726256 {8:340782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54525120 {40:1363128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1471 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:201102 	14799 	58106 	41251 	36931 	3778 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	948872 	581345 	124927 	6976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17647 	897 	189 	432013 	23581 	22892 	10742 	989 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170840 	214571 	210939 	264088 	618213 	183348 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1065 	335 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.363070  7.323478  6.594533  7.273234  6.116105  6.661119  6.511111  6.569925  5.863176  6.290909  6.233645  6.625448  6.809524  7.158763  7.485530  7.167024 
dram[1]:  7.100193  7.134259  6.995984  6.381599  6.500000  6.345382  6.975737  6.209699  6.151515  6.384333  6.427221  6.581788  7.228916  7.563409  7.449872  7.246407 
dram[2]:  7.335070  6.380952  7.269017  6.420000  6.783951  6.127341  6.679331  6.418000  6.386544  5.925170  6.750000  6.249382  7.566449  6.742382  7.282938  7.692307 
dram[3]:  7.134675  6.685921  6.377245  6.747573  6.375676  6.570248  6.339119  6.611203  6.258724  6.369843  6.626229  6.410959  7.305835  7.051522  7.295688  7.797843 
dram[4]:  6.528908  7.279232  6.746511  7.276952  6.090056  6.671732  6.511111  6.541916  5.747088  6.161990  6.165094  6.524911  6.844193  7.305263  7.661129  7.273319 
dram[5]:  8.087794  8.344107  7.973510  8.076321  7.447897  7.673913  8.173228  7.210608  6.876692  7.188119  7.137787  7.492157  8.613445  8.977215  9.536741  8.755725 
average row locality = 357021/52018 = 6.863413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       874      1301       909      1311      1030      1506      1005      1490      1107      1656       859      1258       767      1178       730      1119 
dram[1]:      1096      1431      1168      1439      1318      1632      1337      1616      1474      1796      1134      1332      1006      1256       963      1203 
dram[2]:      1302       885      1320       903      1500      1035      1504       996      1652      1112      1297       809      1182       770      1128       718 
dram[3]:      1426      1113      1448      1161      1626      1323      1624      1329      1792      1479      1380      1085      1255      1010      1213       958 
dram[4]:       871      1304       908      1313      1025      1499      1003      1494      1100      1652       846      1248       760      1178       725      1119 
dram[5]:      1210      1314      1286      1321      1433      1505      1460      1490      1588      1671      1208      1242      1088      1165      1057      1103 
total dram writes = 117822
bank skew: 1796/718 = 2.50
chip skew: 21222/18045 = 1.18
average mf latency per bank:
dram[0]:       5738      4627      5174      4531      4413      3655      4485      3777      3779      3364      3864      4112      3785      3947      4240      4096
dram[1]:       4545      4164      4286      3696      4065      3344      4475      3320      3945      2815      4053      3206      3852      3173      3848      3376
dram[2]:       4312      5302      4288      5336      3505      4508      3427      4710      3162      3699      3526      4057      3658      3758      3716      4359
dram[3]:       3951      4354      3668      4209      3279      3958      3339      4459      2835      3649      3129      3951      3062      3713      3313      3832
dram[4]:       5741      4451      5428      4424      4751      3558      4714      3691      3915      3340      3879      4254      3834      3729      4293      4181
dram[5]:       3886      4608      3699      4094      3501      3639      3902      3828      3590      3115      3577      3509      3366      3389      3327      3828
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1232      1048       946      1024       937      1023       839
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984       977      1057       991      1069       808      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1471      1060      1385      1060      1001      1035      1011      1039       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3850729 n_act=8368 n_pre=8352 n_ref_event=0 n_req=55605 n_rd=41068 n_rd_L2_A=0 n_write=0 n_wr_bk=18100 bw_util=0.03014
n_activity=455171 dram_eff=0.26
bk0: 2366a 3902773i bk1: 3182a 3895657i bk2: 2150a 3905116i bk3: 2856a 3899720i bk4: 2432a 3902317i bk5: 3218a 3893593i bk6: 2396a 3902646i bk7: 3172a 3894104i bk8: 2582a 3899350i bk9: 3540a 3888795i bk10: 1970a 3904072i bk11: 2686a 3897905i bk12: 1810a 3906746i bk13: 2544a 3900105i bk14: 1724a 3909256i bk15: 2440a 3901948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849708
Row_Buffer_Locality_read = 0.915944
Row_Buffer_Locality_write = 0.662585
Bank_Level_Parallism = 1.428044
Bank_Level_Parallism_Col = 1.398721
Bank_Level_Parallism_Ready = 1.063444
write_to_read_ratio_blp_rw_average = 0.521588
GrpLevelPara = 1.219357 

BW Util details:
bwutil = 0.030138 
total_CMD = 3926507 
util_bw = 118336 
Wasted_Col = 132587 
Wasted_Row = 88524 
Idle = 3587060 

BW Util Bottlenecks: 
RCDc_limit = 37143 
RCDWRc_limit = 29365 
WTRc_limit = 13798 
RTWc_limit = 68271 
CCDLc_limit = 36983 
rwq = 0 
CCDLc_limit_alone = 23839 
WTRc_limit_alone = 12569 
RTWc_limit_alone = 56356 

Commands details: 
total_CMD = 3926507 
n_nop = 3850729 
Read = 41068 
Write = 0 
L2_Alloc = 0 
L2_WB = 18100 
n_act = 8368 
n_pre = 8352 
n_ref = 0 
n_req = 55605 
total_req = 59168 

Dual Bus Interface Util: 
issued_total_row = 16720 
issued_total_col = 59168 
Row_Bus_Util =  0.004258 
CoL_Bus_Util = 0.015069 
Either_Row_CoL_Bus_Util = 0.019299 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001452 
queue_avg = 0.227397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3839953 n_act=9476 n_pre=9460 n_ref_event=0 n_req=63541 n_rd=46540 n_rd_L2_A=0 n_write=0 n_wr_bk=21201 bw_util=0.0345
n_activity=505472 dram_eff=0.268
bk0: 2818a 3899390i bk1: 3470a 3892382i bk2: 2554a 3901315i bk3: 3046a 3894513i bk4: 2930a 3895335i bk5: 3432a 3889387i bk6: 2966a 3896997i bk7: 3416a 3890780i bk8: 3300a 3891723i bk9: 3778a 3886009i bk10: 2498a 3898047i bk11: 2818a 3895293i bk12: 2212a 3901839i bk13: 2636a 3898233i bk14: 2128a 3904411i bk15: 2538a 3899833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851088
Row_Buffer_Locality_read = 0.916932
Row_Buffer_Locality_write = 0.670843
Bank_Level_Parallism = 1.468757
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034504 
total_CMD = 3926507 
util_bw = 135482 
Wasted_Col = 149995 
Wasted_Row = 96825 
Idle = 3544205 

BW Util Bottlenecks: 
RCDc_limit = 41470 
RCDWRc_limit = 32941 
WTRc_limit = 17899 
RTWc_limit = 79100 
CCDLc_limit = 42643 
rwq = 0 
CCDLc_limit_alone = 27321 
WTRc_limit_alone = 16305 
RTWc_limit_alone = 65372 

Commands details: 
total_CMD = 3926507 
n_nop = 3839953 
Read = 46540 
Write = 0 
L2_Alloc = 0 
L2_WB = 21201 
n_act = 9476 
n_pre = 9460 
n_ref = 0 
n_req = 63541 
total_req = 67741 

Dual Bus Interface Util: 
issued_total_row = 18936 
issued_total_col = 67741 
Row_Bus_Util =  0.004823 
CoL_Bus_Util = 0.017252 
Either_Row_CoL_Bus_Util = 0.022044 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001421 
queue_avg = 0.266736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3850825 n_act=8298 n_pre=8282 n_ref_event=0 n_req=55628 n_rd=41084 n_rd_L2_A=0 n_write=0 n_wr_bk=18113 bw_util=0.03015
n_activity=453936 dram_eff=0.2608
bk0: 3196a 3896499i bk1: 2372a 3903374i bk2: 2856a 3898537i bk3: 2146a 3905449i bk4: 3216a 3894179i bk5: 2434a 3901438i bk6: 3190a 3893766i bk7: 2386a 3903696i bk8: 3540a 3890105i bk9: 2590a 3899296i bk10: 2768a 3897548i bk11: 1872a 3905661i bk12: 2542a 3900066i bk13: 1814a 3907104i bk14: 2460a 3902153i bk15: 1702a 3909628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851064
Row_Buffer_Locality_read = 0.916512
Row_Buffer_Locality_write = 0.666185
Bank_Level_Parallism = 1.425538
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030152 
total_CMD = 3926507 
util_bw = 118394 
Wasted_Col = 132082 
Wasted_Row = 86748 
Idle = 3589283 

BW Util Bottlenecks: 
RCDc_limit = 37058 
RCDWRc_limit = 29126 
WTRc_limit = 13403 
RTWc_limit = 68431 
CCDLc_limit = 36791 
rwq = 0 
CCDLc_limit_alone = 23584 
WTRc_limit_alone = 12228 
RTWc_limit_alone = 56399 

Commands details: 
total_CMD = 3926507 
n_nop = 3850825 
Read = 41084 
Write = 0 
L2_Alloc = 0 
L2_WB = 18113 
n_act = 8298 
n_pre = 8282 
n_ref = 0 
n_req = 55628 
total_req = 59197 

Dual Bus Interface Util: 
issued_total_row = 16580 
issued_total_col = 59197 
Row_Bus_Util =  0.004223 
CoL_Bus_Util = 0.015076 
Either_Row_CoL_Bus_Util = 0.019275 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001255 
queue_avg = 0.222184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3839770 n_act=9536 n_pre=9520 n_ref_event=0 n_req=63587 n_rd=46572 n_rd_L2_A=0 n_write=0 n_wr_bk=21222 bw_util=0.03453
n_activity=505869 dram_eff=0.268
bk0: 3460a 3892579i bk1: 2826a 3897895i bk2: 3070a 3893643i bk3: 2548a 3900385i bk4: 3414a 3889750i bk5: 2936a 3894282i bk6: 3422a 3890105i bk7: 2958a 3895762i bk8: 3766a 3885849i bk9: 3308a 3891204i bk10: 2920a 3894329i bk11: 2412a 3899471i bk12: 2630a 3898695i bk13: 2220a 3902015i bk14: 2556a 3900052i bk15: 2126a 3905924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850268
Row_Buffer_Locality_read = 0.916452
Row_Buffer_Locality_write = 0.669115
Bank_Level_Parallism = 1.478018
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034531 
total_CMD = 3926507 
util_bw = 135588 
Wasted_Col = 149789 
Wasted_Row = 97154 
Idle = 3543976 

BW Util Bottlenecks: 
RCDc_limit = 41660 
RCDWRc_limit = 33108 
WTRc_limit = 17073 
RTWc_limit = 81264 
CCDLc_limit = 41884 
rwq = 0 
CCDLc_limit_alone = 26820 
WTRc_limit_alone = 15618 
RTWc_limit_alone = 67655 

Commands details: 
total_CMD = 3926507 
n_nop = 3839770 
Read = 46572 
Write = 0 
L2_Alloc = 0 
L2_WB = 21222 
n_act = 9536 
n_pre = 9520 
n_ref = 0 
n_req = 63587 
total_req = 67794 

Dual Bus Interface Util: 
issued_total_row = 19056 
issued_total_col = 67794 
Row_Bus_Util =  0.004853 
CoL_Bus_Util = 0.017266 
Either_Row_CoL_Bus_Util = 0.022090 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001303 
queue_avg = 0.276483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3851017 n_act=8338 n_pre=8322 n_ref_event=463904 n_req=55376 n_rd=40874 n_rd_L2_A=0 n_write=0 n_wr_bk=18045 bw_util=0.03001
n_activity=453105 dram_eff=0.2601
bk0: 2350a 3903564i bk1: 3138a 3895470i bk2: 2156a 3905983i bk3: 2856a 3899385i bk4: 2414a 3901482i bk5: 3208a 3894032i bk6: 2398a 3903873i bk7: 3170a 3894516i bk8: 2568a 3898813i bk9: 3528a 3889399i bk10: 1928a 3904795i bk11: 2666a 3897268i bk12: 1802a 3907563i bk13: 2540a 3899640i bk14: 1706a 3909175i bk15: 2446a 3902247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849700
Row_Buffer_Locality_read = 0.915839
Row_Buffer_Locality_write = 0.663288
Bank_Level_Parallism = 1.430163
Bank_Level_Parallism_Col = 1.401103
Bank_Level_Parallism_Ready = 1.059884
write_to_read_ratio_blp_rw_average = 0.519860
GrpLevelPara = 1.222974 

BW Util details:
bwutil = 0.030011 
total_CMD = 3926507 
util_bw = 117838 
Wasted_Col = 131857 
Wasted_Row = 86991 
Idle = 3589821 

BW Util Bottlenecks: 
RCDc_limit = 37255 
RCDWRc_limit = 29099 
WTRc_limit = 13722 
RTWc_limit = 68676 
CCDLc_limit = 36633 
rwq = 0 
CCDLc_limit_alone = 23594 
WTRc_limit_alone = 12556 
RTWc_limit_alone = 56803 

Commands details: 
total_CMD = 3926507 
n_nop = 3851017 
Read = 40874 
Write = 0 
L2_Alloc = 0 
L2_WB = 18045 
n_act = 8338 
n_pre = 8322 
n_ref = 463904 
n_req = 55376 
total_req = 58919 

Dual Bus Interface Util: 
issued_total_row = 16660 
issued_total_col = 58919 
Row_Bus_Util =  0.004243 
CoL_Bus_Util = 0.015005 
Either_Row_CoL_Bus_Util = 0.019226 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001179 
queue_avg = 0.223347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926507 n_nop=3842984 n_act=8085 n_pre=8069 n_ref_event=0 n_req=63284 n_rd=46320 n_rd_L2_A=0 n_write=0 n_wr_bk=21141 bw_util=0.03436
n_activity=479302 dram_eff=0.2815
bk0: 2798a 3897919i bk1: 3350a 3894665i bk2: 2564a 3900512i bk3: 3060a 3897318i bk4: 2922a 3895857i bk5: 3404a 3893144i bk6: 2970a 3897297i bk7: 3426a 3893473i bk8: 3290a 3892047i bk9: 3766a 3888747i bk10: 2438a 3897532i bk11: 2826a 3897151i bk12: 2204a 3902221i bk13: 2632a 3900009i bk14: 2120a 3904618i bk15: 2550a 3902565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872480
Row_Buffer_Locality_read = 0.930397
Row_Buffer_Locality_write = 0.714336
Bank_Level_Parallism = 1.527355
Bank_Level_Parallism_Col = 1.492229
Bank_Level_Parallism_Ready = 1.074236
write_to_read_ratio_blp_rw_average = 0.569316
GrpLevelPara = 1.311242 

BW Util details:
bwutil = 0.034362 
total_CMD = 3926507 
util_bw = 134922 
Wasted_Col = 146612 
Wasted_Row = 75218 
Idle = 3569755 

BW Util Bottlenecks: 
RCDc_limit = 34373 
RCDWRc_limit = 28232 
WTRc_limit = 18896 
RTWc_limit = 96291 
CCDLc_limit = 36742 
rwq = 0 
CCDLc_limit_alone = 23712 
WTRc_limit_alone = 17626 
RTWc_limit_alone = 84531 

Commands details: 
total_CMD = 3926507 
n_nop = 3842984 
Read = 46320 
Write = 0 
L2_Alloc = 0 
L2_WB = 21141 
n_act = 8085 
n_pre = 8069 
n_ref = 0 
n_req = 63284 
total_req = 67461 

Dual Bus Interface Util: 
issued_total_row = 16154 
issued_total_col = 67461 
Row_Bus_Util =  0.004114 
CoL_Bus_Util = 0.017181 
Either_Row_CoL_Bus_Util = 0.021272 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001101 
queue_avg = 0.222712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128616, Miss = 23210, Miss_rate = 0.180, Pending_hits = 7171, Reservation_fails = 5126
L2_cache_bank[1]: Access = 155566, Miss = 30872, Miss_rate = 0.198, Pending_hits = 9474, Reservation_fails = 6689
L2_cache_bank[2]: Access = 142154, Miss = 27940, Miss_rate = 0.197, Pending_hits = 8052, Reservation_fails = 5833
L2_cache_bank[3]: Access = 154342, Miss = 33100, Miss_rate = 0.214, Pending_hits = 9291, Reservation_fails = 8561
L2_cache_bank[4]: Access = 154512, Miss = 31020, Miss_rate = 0.201, Pending_hits = 9371, Reservation_fails = 5981
L2_cache_bank[5]: Access = 128780, Miss = 23086, Miss_rate = 0.179, Pending_hits = 7337, Reservation_fails = 6316
L2_cache_bank[6]: Access = 153152, Miss = 33242, Miss_rate = 0.217, Pending_hits = 8917, Reservation_fails = 6192
L2_cache_bank[7]: Access = 143098, Miss = 27858, Miss_rate = 0.195, Pending_hits = 8272, Reservation_fails = 6038
L2_cache_bank[8]: Access = 127254, Miss = 23064, Miss_rate = 0.181, Pending_hits = 7189, Reservation_fails = 4253
L2_cache_bank[9]: Access = 154642, Miss = 30802, Miss_rate = 0.199, Pending_hits = 9344, Reservation_fails = 6444
L2_cache_bank[10]: Access = 142484, Miss = 27810, Miss_rate = 0.195, Pending_hits = 8100, Reservation_fails = 5393
L2_cache_bank[11]: Access = 152580, Miss = 32982, Miss_rate = 0.216, Pending_hits = 8852, Reservation_fails = 5959
L2_total_cache_accesses = 1737180
L2_total_cache_misses = 344986
L2_total_cache_miss_rate = 0.1986
L2_total_cache_pending_hits = 101370
L2_total_cache_reservation_fails = 72785
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 83739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36700
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42504
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5136
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 575
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36833
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1725
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5136
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 713752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154942
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1409
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36833
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1737180
icnt_total_pkts_simt_to_mem=658524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11157
	minimum = 5
	maximum = 18
Network latency average = 5.10802
	minimum = 5
	maximum = 18
Slowest packet = 2234970
Flit latency average = 5.06945
	minimum = 5
	maximum = 18
Slowest flit = 2383924
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0151869
	minimum = 0.00567789 (at node 0)
	maximum = 0.0549591 (at node 18)
Accepted packet rate average = 0.0151869
	minimum = 0.00473157 (at node 17)
	maximum = 0.0275159 (at node 2)
Injected flit rate average = 0.0158973
	minimum = 0.00680619 (at node 0)
	maximum = 0.0549591 (at node 18)
Accepted flit rate average= 0.0158973
	minimum = 0.00545951 (at node 17)
	maximum = 0.0275159 (at node 2)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2862 (44 samples)
	minimum = 5 (44 samples)
	maximum = 178.068 (44 samples)
Network latency average = 20.0057 (44 samples)
	minimum = 5 (44 samples)
	maximum = 175.182 (44 samples)
Flit latency average = 19.2357 (44 samples)
	minimum = 5 (44 samples)
	maximum = 174.614 (44 samples)
Fragmentation average = 0.00253426 (44 samples)
	minimum = 0 (44 samples)
	maximum = 82 (44 samples)
Injected packet rate average = 0.0721639 (44 samples)
	minimum = 0.0274744 (44 samples)
	maximum = 0.19853 (44 samples)
Accepted packet rate average = 0.0721639 (44 samples)
	minimum = 0.0246429 (44 samples)
	maximum = 0.109102 (44 samples)
Injected flit rate average = 0.0769609 (44 samples)
	minimum = 0.0356618 (44 samples)
	maximum = 0.198707 (44 samples)
Accepted flit rate average = 0.0769609 (44 samples)
	minimum = 0.0333863 (44 samples)
	maximum = 0.109102 (44 samples)
Injected packet size average = 1.06647 (44 samples)
Accepted packet size average = 1.06647 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 43 sec (4423 sec)
gpgpu_simulation_rate = 48127 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 1041666x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
kernel_stream_id = 60205
gpu_sim_cycle = 13553
gpu_sim_insn = 6880512
gpu_ipc =     507.6745
gpu_tot_sim_cycle = 1288430
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     170.5567
gpu_tot_issued_cta = 9295
gpu_occupancy = 76.2536% 
gpu_tot_occupancy = 34.3638% 
max_total_param_size = 0
gpu_stall_dramfull = 169958
gpu_stall_icnt2sh    = 318679
partiton_level_parallism =       1.1963
partiton_level_parallism_total  =       0.4077
partiton_level_parallism_util =       1.8487
partiton_level_parallism_util_total  =       1.7891
L2_BW  =      39.3860 GB/Sec
L2_BW_total  =      13.3579 GB/Sec
gpu_total_sim_rate=49205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 53475
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34750
L1D_cache:
	L1D_cache_core[0]: Access = 40580, Miss = 24460, Miss_rate = 0.603, Pending_hits = 2392, Reservation_fails = 13806
	L1D_cache_core[1]: Access = 40247, Miss = 24452, Miss_rate = 0.608, Pending_hits = 2794, Reservation_fails = 13222
	L1D_cache_core[2]: Access = 40007, Miss = 23991, Miss_rate = 0.600, Pending_hits = 2726, Reservation_fails = 12304
	L1D_cache_core[3]: Access = 39961, Miss = 23804, Miss_rate = 0.596, Pending_hits = 2918, Reservation_fails = 12468
	L1D_cache_core[4]: Access = 39816, Miss = 24347, Miss_rate = 0.611, Pending_hits = 2542, Reservation_fails = 16004
	L1D_cache_core[5]: Access = 39193, Miss = 23786, Miss_rate = 0.607, Pending_hits = 2364, Reservation_fails = 17083
	L1D_cache_core[6]: Access = 40215, Miss = 24218, Miss_rate = 0.602, Pending_hits = 2573, Reservation_fails = 13623
	L1D_cache_core[7]: Access = 39685, Miss = 23860, Miss_rate = 0.601, Pending_hits = 2553, Reservation_fails = 11977
	L1D_cache_core[8]: Access = 39991, Miss = 24035, Miss_rate = 0.601, Pending_hits = 2600, Reservation_fails = 11269
	L1D_cache_core[9]: Access = 39961, Miss = 23981, Miss_rate = 0.600, Pending_hits = 2573, Reservation_fails = 14722
	L1D_cache_core[10]: Access = 39577, Miss = 23999, Miss_rate = 0.606, Pending_hits = 2540, Reservation_fails = 13659
	L1D_cache_core[11]: Access = 40120, Miss = 23913, Miss_rate = 0.596, Pending_hits = 2620, Reservation_fails = 14113
	L1D_cache_core[12]: Access = 39462, Miss = 23842, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 17887
	L1D_cache_core[13]: Access = 40501, Miss = 24430, Miss_rate = 0.603, Pending_hits = 2748, Reservation_fails = 17962
	L1D_cache_core[14]: Access = 40469, Miss = 24641, Miss_rate = 0.609, Pending_hits = 2799, Reservation_fails = 15675
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 361759
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 39328
	L1D_total_cache_reservation_fails = 215774
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114915
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1883645
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33305
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23385
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 20745
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 236320
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 82095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1916950

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 123759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21866
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23385
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35520, 24798, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 397450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352296
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 23810
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23810
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1421873	W0_Idle:9226032	W0_Scoreboard:8433950	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2818368 {8:352296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56367360 {40:1409184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1565 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 276 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:205653 	15150 	58803 	41815 	37337 	3783 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	978691 	598351 	131788 	8594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17710 	907 	191 	444474 	24921 	24179 	11554 	1119 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174514 	222710 	218750 	272330 	642931 	186068 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1074 	350 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.426804  7.371972  6.601789  7.242701  6.180147  6.684993  6.585318  6.585546  5.925249  6.341464  6.259174  6.663121  6.929972  7.249485  7.630225  7.263383 
dram[1]:  7.155172  7.159265  6.954813  6.332349  6.528939  6.405298  6.984746  6.205391  6.181572  6.423216  6.469159  6.622705  7.332530  7.671518  7.565553  7.353183 
dram[2]:  7.383420  6.454732  7.238616  6.400000  6.795764  6.134790  6.702985  6.518738  6.445170  5.986622  6.785965  6.291971  7.660131  6.864266  7.380130  7.846154 
dram[3]:  7.181818  6.748653  6.337739  6.711027  6.435829  6.598055  6.332026  6.627419  6.268639  6.361613  6.644013  6.467961  7.408451  7.154567  7.404518  7.921833 
dram[4]:  6.593617  7.336805  6.782110  7.205081  6.120879  6.645926  6.585318  6.558003  5.772358  6.197484  6.220930  6.552817  6.968839  7.397895  7.810631  7.373102 
dram[5]:  8.144681  8.393195  8.026258  8.073359  7.513514  7.705592  8.200772  7.280864  6.876289  7.272472  7.177320  7.542801  8.750700  9.093671  9.683706  8.888041 
average row locality = 363595/52654 = 6.905363
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       892      1319       933      1335      1062      1538      1037      1522      1139      1688       876      1275       778      1190       743      1132 
dram[1]:      1114      1451      1192      1463      1350      1664      1369      1648      1506      1828      1151      1352      1017      1276       976      1223 
dram[2]:      1320       904      1344       926      1532      1067      1536      1028      1684      1144      1314       824      1193       782      1141       732 
dram[3]:      1446      1132      1472      1184      1658      1355      1656      1361      1824      1511      1400      1100      1274      1022      1234       972 
dram[4]:       889      1323       932      1336      1057      1531      1035      1526      1132      1684       863      1263       772      1190       738      1133 
dram[5]:      1229      1333      1310      1344      1465      1537      1492      1522      1620      1703      1226      1258      1105      1179      1071      1123 
total dram writes = 120032
bank skew: 1828/732 = 2.50
chip skew: 21601/18404 = 1.17
average mf latency per bank:
dram[0]:       5657      4591      5282      4618      4341      3623      4410      3742      3735      3338      3843      4097      3773      3935      4208      4078
dram[1]:       4504      4265      4436      4230      4018      3635      4419      3669      3904      3083      4033      3411      3843      3381      3829      3569
dram[2]:       4279      5227      4377      5528      3476      4434      3401      4627      3141      3659      3520      4035      3652      3741      3701      4320
dram[3]:       4019      4313      4068      4437      3495      3915      3633      4405      3192      3619      3336      3937      3253      3703      3498      3811
dram[4]:       5659      4413      5523      4565      4667      3529      4630      3659      3866      3316      3855      4243      3815      3719      4259      4159
dram[5]:       3867      4745      3864      4812      3482      3973      3871      4225      3570      3512      3574      3756      3357      3653      3328      4073
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1370      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1393      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3891182 n_act=8469 n_pre=8453 n_ref_event=0 n_req=56692 n_rd=41796 n_rd_L2_A=0 n_write=0 n_wr_bk=18459 bw_util=0.03037
n_activity=463587 dram_eff=0.26
bk0: 2398a 3944262i bk1: 3214a 3937060i bk2: 2182a 3946402i bk3: 2888a 3940980i bk4: 2496a 3943518i bk5: 3282a 3934780i bk6: 2460a 3943873i bk7: 3236a 3935203i bk8: 2646a 3940542i bk9: 3604a 3930020i bk10: 2014a 3945490i bk11: 2730a 3939286i bk12: 1842a 3948243i bk13: 2576a 3941609i bk14: 1756a 3950762i bk15: 2472a 3943575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850808
Row_Buffer_Locality_read = 0.916427
Row_Buffer_Locality_write = 0.666689
Bank_Level_Parallism = 1.426244
Bank_Level_Parallism_Col = 1.396653
Bank_Level_Parallism_Ready = 1.062961
write_to_read_ratio_blp_rw_average = 0.523788
GrpLevelPara = 1.218230 

BW Util details:
bwutil = 0.030369 
total_CMD = 3968248 
util_bw = 120510 
Wasted_Col = 135179 
Wasted_Row = 89624 
Idle = 3622935 

BW Util Bottlenecks: 
RCDc_limit = 37589 
RCDWRc_limit = 29723 
WTRc_limit = 13985 
RTWc_limit = 70104 
CCDLc_limit = 37651 
rwq = 0 
CCDLc_limit_alone = 24148 
WTRc_limit_alone = 12746 
RTWc_limit_alone = 57840 

Commands details: 
total_CMD = 3968248 
n_nop = 3891182 
Read = 41796 
Write = 0 
L2_Alloc = 0 
L2_WB = 18459 
n_act = 8469 
n_pre = 8453 
n_ref = 0 
n_req = 56692 
total_req = 60255 

Dual Bus Interface Util: 
issued_total_row = 16922 
issued_total_col = 60255 
Row_Bus_Util =  0.004264 
CoL_Bus_Util = 0.015184 
Either_Row_CoL_Bus_Util = 0.019421 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001440 
queue_avg = 0.227766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227766
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1288430 -   mf: uid=6363913, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1288330), 
Ready @ 1288441 -   mf: uid=6363915, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1288341), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3880356 n_act=9592 n_pre=9576 n_ref_event=0 n_req=64648 n_rd=47268 n_rd_L2_A=0 n_write=0 n_wr_bk=21580 bw_util=0.0347
n_activity=514398 dram_eff=0.2677
bk0: 2850a 3940873i bk1: 3502a 3933740i bk2: 2586a 3942551i bk3: 3078a 3935605i bk4: 2994a 3936329i bk5: 3496a 3930697i bk6: 3030a 3938133i bk7: 3480a 3931801i bk8: 3364a 3932784i bk9: 3842a 3927132i bk10: 2542a 3939450i bk11: 2862a 3936771i bk12: 2244a 3943355i bk13: 2668a 3939703i bk14: 2160a 3945925i bk15: 2570a 3941412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851844
Row_Buffer_Locality_read = 0.917238
Row_Buffer_Locality_write = 0.673993
Bank_Level_Parallism = 1.467314
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034699 
total_CMD = 3968248 
util_bw = 137696 
Wasted_Col = 152551 
Wasted_Row = 98215 
Idle = 3579786 

BW Util Bottlenecks: 
RCDc_limit = 41968 
RCDWRc_limit = 33360 
WTRc_limit = 18100 
RTWc_limit = 81004 
CCDLc_limit = 43273 
rwq = 0 
CCDLc_limit_alone = 27595 
WTRc_limit_alone = 16490 
RTWc_limit_alone = 66936 

Commands details: 
total_CMD = 3968248 
n_nop = 3880356 
Read = 47268 
Write = 0 
L2_Alloc = 0 
L2_WB = 21580 
n_act = 9592 
n_pre = 9576 
n_ref = 0 
n_req = 64648 
total_req = 68848 

Dual Bus Interface Util: 
issued_total_row = 19168 
issued_total_col = 68848 
Row_Bus_Util =  0.004830 
CoL_Bus_Util = 0.017350 
Either_Row_CoL_Bus_Util = 0.022149 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001411 
queue_avg = 0.266770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3891275 n_act=8401 n_pre=8385 n_ref_event=0 n_req=56714 n_rd=41812 n_rd_L2_A=0 n_write=0 n_wr_bk=18471 bw_util=0.03038
n_activity=462244 dram_eff=0.2608
bk0: 3228a 3937883i bk1: 2408a 3944821i bk2: 2888a 3939737i bk3: 2178a 3946725i bk4: 3280a 3935274i bk5: 2498a 3942415i bk6: 3254a 3934953i bk7: 2450a 3944985i bk8: 3604a 3931323i bk9: 2654a 3940475i bk10: 2812a 3938983i bk11: 1912a 3947088i bk12: 2574a 3941603i bk13: 1846a 3948682i bk14: 2492a 3943713i bk15: 1734a 3951216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852100
Row_Buffer_Locality_read = 0.916986
Row_Buffer_Locality_write = 0.670044
Bank_Level_Parallism = 1.424442
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030383 
total_CMD = 3968248 
util_bw = 120566 
Wasted_Col = 134647 
Wasted_Row = 87796 
Idle = 3625239 

BW Util Bottlenecks: 
RCDc_limit = 37501 
RCDWRc_limit = 29509 
WTRc_limit = 13596 
RTWc_limit = 70311 
CCDLc_limit = 37466 
rwq = 0 
CCDLc_limit_alone = 23899 
WTRc_limit_alone = 12401 
RTWc_limit_alone = 57939 

Commands details: 
total_CMD = 3968248 
n_nop = 3891275 
Read = 41812 
Write = 0 
L2_Alloc = 0 
L2_WB = 18471 
n_act = 8401 
n_pre = 8385 
n_ref = 0 
n_req = 56714 
total_req = 60283 

Dual Bus Interface Util: 
issued_total_row = 16786 
issued_total_col = 60283 
Row_Bus_Util =  0.004230 
CoL_Bus_Util = 0.015191 
Either_Row_CoL_Bus_Util = 0.019397 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001247 
queue_avg = 0.222298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1288439 -   mf: uid=6363914, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1288339), 
Ready @ 1288447 -   mf: uid=6363916, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1288347), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3880165 n_act=9656 n_pre=9641 n_ref_event=0 n_req=64694 n_rd=47300 n_rd_L2_A=0 n_write=0 n_wr_bk=21600 bw_util=0.03473
n_activity=515244 dram_eff=0.2674
bk0: 3492a 3934044i bk1: 2862a 3939376i bk2: 3102a 3934778i bk3: 2580a 3941614i bk4: 3478a 3930886i bk5: 3000a 3935346i bk6: 3486a 3931153i bk7: 3022a 3936754i bk8: 3830a 3926914i bk9: 3372a 3932130i bk10: 2964a 3935717i bk11: 2452a 3940997i bk12: 2662a 3940215i bk13: 2252a 3943502i bk14: 2588a 3941642i bk15: 2158a 3947530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850960
Row_Buffer_Locality_read = 0.916702
Row_Buffer_Locality_write = 0.672186
Bank_Level_Parallism = 1.474838
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034726 
total_CMD = 3968248 
util_bw = 137800 
Wasted_Col = 152475 
Wasted_Row = 98898 
Idle = 3579075 

BW Util Bottlenecks: 
RCDc_limit = 42230 
RCDWRc_limit = 33562 
WTRc_limit = 17365 
RTWc_limit = 82943 
CCDLc_limit = 42533 
rwq = 0 
CCDLc_limit_alone = 27123 
WTRc_limit_alone = 15882 
RTWc_limit_alone = 69016 

Commands details: 
total_CMD = 3968248 
n_nop = 3880165 
Read = 47300 
Write = 0 
L2_Alloc = 0 
L2_WB = 21600 
n_act = 9656 
n_pre = 9641 
n_ref = 0 
n_req = 64694 
total_req = 68900 

Dual Bus Interface Util: 
issued_total_row = 19297 
issued_total_col = 68900 
Row_Bus_Util =  0.004863 
CoL_Bus_Util = 0.017363 
Either_Row_CoL_Bus_Util = 0.022197 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001294 
queue_avg = 0.276262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3891445 n_act=8452 n_pre=8436 n_ref_event=463904 n_req=56463 n_rd=41602 n_rd_L2_A=0 n_write=0 n_wr_bk=18404 bw_util=0.03024
n_activity=461680 dram_eff=0.2599
bk0: 2382a 3944934i bk1: 3174a 3936859i bk2: 2188a 3947271i bk3: 2888a 3940512i bk4: 2478a 3942497i bk5: 3272a 3935115i bk6: 2462a 3945077i bk7: 3234a 3935572i bk8: 2632a 3939922i bk9: 3592a 3930504i bk10: 1972a 3946193i bk11: 2706a 3938718i bk12: 1834a 3949085i bk13: 2572a 3941108i bk14: 1738a 3950748i bk15: 2478a 3943808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850575
Row_Buffer_Locality_read = 0.916158
Row_Buffer_Locality_write = 0.666981
Bank_Level_Parallism = 1.429703
Bank_Level_Parallism_Col = 1.400593
Bank_Level_Parallism_Ready = 1.059565
write_to_read_ratio_blp_rw_average = 0.522116
GrpLevelPara = 1.222649 

BW Util details:
bwutil = 0.030243 
total_CMD = 3968248 
util_bw = 120012 
Wasted_Col = 134535 
Wasted_Row = 88203 
Idle = 3625498 

BW Util Bottlenecks: 
RCDc_limit = 37769 
RCDWRc_limit = 29508 
WTRc_limit = 13937 
RTWc_limit = 70716 
CCDLc_limit = 37332 
rwq = 0 
CCDLc_limit_alone = 23906 
WTRc_limit_alone = 12754 
RTWc_limit_alone = 58473 

Commands details: 
total_CMD = 3968248 
n_nop = 3891445 
Read = 41602 
Write = 0 
L2_Alloc = 0 
L2_WB = 18404 
n_act = 8452 
n_pre = 8436 
n_ref = 463904 
n_req = 56463 
total_req = 60006 

Dual Bus Interface Util: 
issued_total_row = 16888 
issued_total_col = 60006 
Row_Bus_Util =  0.004256 
CoL_Bus_Util = 0.015122 
Either_Row_CoL_Bus_Util = 0.019354 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001185 
queue_avg = 0.223701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3968248 n_nop=3883464 n_act=8166 n_pre=8150 n_ref_event=0 n_req=64384 n_rd=47044 n_rd_L2_A=0 n_write=0 n_wr_bk=21517 bw_util=0.03455
n_activity=487680 dram_eff=0.2812
bk0: 2830a 3939543i bk1: 3382a 3936037i bk2: 2596a 3941918i bk3: 3092a 3938563i bk4: 2986a 3937088i bk5: 3468a 3934172i bk6: 3034a 3938546i bk7: 3490a 3934738i bk8: 3354a 3933027i bk9: 3830a 3930055i bk10: 2482a 3938755i bk11: 2866a 3938747i bk12: 2236a 3943714i bk13: 2664a 3941465i bk14: 2152a 3946307i bk15: 2582a 3943963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873400
Row_Buffer_Locality_read = 0.930852
Row_Buffer_Locality_write = 0.717532
Bank_Level_Parallism = 1.525791
Bank_Level_Parallism_Col = 1.491221
Bank_Level_Parallism_Ready = 1.073833
write_to_read_ratio_blp_rw_average = 0.570933
GrpLevelPara = 1.310990 

BW Util details:
bwutil = 0.034555 
total_CMD = 3968248 
util_bw = 137122 
Wasted_Col = 149105 
Wasted_Row = 75992 
Idle = 3606029 

BW Util Bottlenecks: 
RCDc_limit = 34697 
RCDWRc_limit = 28560 
WTRc_limit = 19176 
RTWc_limit = 98485 
CCDLc_limit = 37176 
rwq = 0 
CCDLc_limit_alone = 23941 
WTRc_limit_alone = 17899 
RTWc_limit_alone = 86527 

Commands details: 
total_CMD = 3968248 
n_nop = 3883464 
Read = 47044 
Write = 0 
L2_Alloc = 0 
L2_WB = 21517 
n_act = 8166 
n_pre = 8150 
n_ref = 0 
n_req = 64384 
total_req = 68561 

Dual Bus Interface Util: 
issued_total_row = 16316 
issued_total_col = 68561 
Row_Bus_Util =  0.004112 
CoL_Bus_Util = 0.017277 
Either_Row_CoL_Bus_Util = 0.021366 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001097 
queue_avg = 0.221900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131876, Miss = 23756, Miss_rate = 0.180, Pending_hits = 7271, Reservation_fails = 5127
L2_cache_bank[1]: Access = 158834, Miss = 31418, Miss_rate = 0.198, Pending_hits = 9610, Reservation_fails = 6691
L2_cache_bank[2]: Access = 145458, Miss = 28486, Miss_rate = 0.196, Pending_hits = 8180, Reservation_fails = 5839
L2_cache_bank[3]: Access = 162686, Miss = 33732, Miss_rate = 0.207, Pending_hits = 9375, Reservation_fails = 8565
L2_cache_bank[4]: Access = 157784, Miss = 31566, Miss_rate = 0.200, Pending_hits = 9491, Reservation_fails = 5983
L2_cache_bank[5]: Access = 132360, Miss = 23630, Miss_rate = 0.179, Pending_hits = 7437, Reservation_fails = 6406
L2_cache_bank[6]: Access = 161490, Miss = 33878, Miss_rate = 0.210, Pending_hits = 8995, Reservation_fails = 6195
L2_cache_bank[7]: Access = 146718, Miss = 28402, Miss_rate = 0.194, Pending_hits = 8388, Reservation_fails = 6041
L2_cache_bank[8]: Access = 130522, Miss = 23610, Miss_rate = 0.181, Pending_hits = 7277, Reservation_fails = 4255
L2_cache_bank[9]: Access = 158178, Miss = 31346, Miss_rate = 0.198, Pending_hits = 9488, Reservation_fails = 6470
L2_cache_bank[10]: Access = 145784, Miss = 28356, Miss_rate = 0.195, Pending_hits = 8212, Reservation_fails = 5396
L2_cache_bank[11]: Access = 161094, Miss = 33602, Miss_rate = 0.209, Pending_hits = 8944, Reservation_fails = 5964
L2_total_cache_accesses = 1792784
L2_total_cache_misses = 351782
L2_total_cache_miss_rate = 0.1962
L2_total_cache_pending_hits = 102668
L2_total_cache_reservation_fails = 72932
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 87003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 37970
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5164
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 578
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36946
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1734
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5164
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 759808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 164190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36946
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1792784
icnt_total_pkts_simt_to_mem=679361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.8862
	minimum = 5
	maximum = 1167
Network latency average = 48.1223
	minimum = 5
	maximum = 1167
Slowest packet = 2253523
Flit latency average = 45.9204
	minimum = 5
	maximum = 1167
Slowest flit = 2403004
Fragmentation average = 0.00345322
	minimum = 0
	maximum = 174
Injected packet rate average = 0.196258
	minimum = 0.0672176 (at node 10)
	maximum = 0.6282 (at node 26)
Accepted packet rate average = 0.196258
	minimum = 0.073563 (at node 15)
	maximum = 0.298974 (at node 1)
Injected flit rate average = 0.208895
	minimum = 0.0849258 (at node 10)
	maximum = 0.6282 (at node 26)
Accepted flit rate average= 0.208895
	minimum = 0.100421 (at node 15)
	maximum = 0.298974 (at node 1)
Injected packet length average = 1.06439
Accepted packet length average = 1.06439
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9662 (45 samples)
	minimum = 5 (45 samples)
	maximum = 200.044 (45 samples)
Network latency average = 20.6305 (45 samples)
	minimum = 5 (45 samples)
	maximum = 197.222 (45 samples)
Flit latency average = 19.8287 (45 samples)
	minimum = 5 (45 samples)
	maximum = 196.667 (45 samples)
Fragmentation average = 0.00255468 (45 samples)
	minimum = 0 (45 samples)
	maximum = 84.0444 (45 samples)
Injected packet rate average = 0.0749215 (45 samples)
	minimum = 0.0283575 (45 samples)
	maximum = 0.208078 (45 samples)
Accepted packet rate average = 0.0749215 (45 samples)
	minimum = 0.02573 (45 samples)
	maximum = 0.113321 (45 samples)
Injected flit rate average = 0.0798927 (45 samples)
	minimum = 0.0367566 (45 samples)
	maximum = 0.208251 (45 samples)
Accepted flit rate average = 0.0798927 (45 samples)
	minimum = 0.0348759 (45 samples)
	maximum = 0.113321 (45 samples)
Injected packet size average = 1.06635 (45 samples)
Accepted packet size average = 1.06635 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 26 sec (4466 sec)
gpgpu_simulation_rate = 49205 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 1041666x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
kernel_stream_id = 60205
gpu_sim_cycle = 26946
gpu_sim_insn = 19880
gpu_ipc =       0.7378
gpu_tot_sim_cycle = 1315376
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     167.0779
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.2976% 
max_total_param_size = 0
gpu_stall_dramfull = 169958
gpu_stall_icnt2sh    = 318679
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3994
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7890
L2_BW  =       0.0506 GB/Sec
L2_BW_total  =      13.0853 GB/Sec
gpu_total_sim_rate=48707

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 53487
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34750
L1D_cache:
	L1D_cache_core[0]: Access = 40580, Miss = 24460, Miss_rate = 0.603, Pending_hits = 2392, Reservation_fails = 13806
	L1D_cache_core[1]: Access = 40247, Miss = 24452, Miss_rate = 0.608, Pending_hits = 2794, Reservation_fails = 13222
	L1D_cache_core[2]: Access = 40007, Miss = 23991, Miss_rate = 0.600, Pending_hits = 2726, Reservation_fails = 12304
	L1D_cache_core[3]: Access = 39961, Miss = 23804, Miss_rate = 0.596, Pending_hits = 2918, Reservation_fails = 12468
	L1D_cache_core[4]: Access = 39816, Miss = 24347, Miss_rate = 0.611, Pending_hits = 2542, Reservation_fails = 16004
	L1D_cache_core[5]: Access = 39193, Miss = 23786, Miss_rate = 0.607, Pending_hits = 2364, Reservation_fails = 17083
	L1D_cache_core[6]: Access = 40215, Miss = 24218, Miss_rate = 0.602, Pending_hits = 2573, Reservation_fails = 13623
	L1D_cache_core[7]: Access = 39685, Miss = 23860, Miss_rate = 0.601, Pending_hits = 2553, Reservation_fails = 11977
	L1D_cache_core[8]: Access = 39991, Miss = 24035, Miss_rate = 0.601, Pending_hits = 2600, Reservation_fails = 11269
	L1D_cache_core[9]: Access = 39961, Miss = 23981, Miss_rate = 0.600, Pending_hits = 2573, Reservation_fails = 14722
	L1D_cache_core[10]: Access = 39577, Miss = 23999, Miss_rate = 0.606, Pending_hits = 2540, Reservation_fails = 13659
	L1D_cache_core[11]: Access = 40120, Miss = 23913, Miss_rate = 0.596, Pending_hits = 2620, Reservation_fails = 14113
	L1D_cache_core[12]: Access = 39462, Miss = 23842, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 17887
	L1D_cache_core[13]: Access = 40501, Miss = 24430, Miss_rate = 0.603, Pending_hits = 2748, Reservation_fails = 17962
	L1D_cache_core[14]: Access = 40500, Miss = 24657, Miss_rate = 0.609, Pending_hits = 2799, Reservation_fails = 15675
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 361775
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 39328
	L1D_total_cache_reservation_fails = 215774
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114921
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1885305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33317
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23385
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 20745
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 236336
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 82110
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1918622

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 123759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21866
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23385
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35520, 24798, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 397954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352312
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 88704
gpgpu_n_l1cache_bkconflict = 23810
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23810
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1421873	W0_Idle:9256944	W0_Scoreboard:8453979	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2818496 {8:352312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56369920 {40:1409248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1565 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 276 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:205663 	15150 	58809 	41815 	37337 	3783 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	978785 	598351 	131788 	8594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17722 	907 	191 	444505 	24921 	24179 	11554 	1119 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174592 	222726 	218750 	272330 	642931 	186068 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1084 	350 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     20717     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     16081     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     18788     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.426804  7.371972  6.601789  7.242701  6.180147  6.684993  6.585318  6.585546  5.925249  6.341464  6.259174  6.663121  6.929972  7.249485  7.630225  7.263383 
dram[1]:  7.155172  7.159265  6.954813  6.332349  6.528939  6.405298  6.984746  6.205391  6.181572  6.423216  6.469159  6.626043  7.332530  7.671518  7.565553  7.353183 
dram[2]:  7.383420  6.454732  7.238616  6.400000  6.795764  6.134790  6.702985  6.518738  6.445170  5.986622  6.785965  6.291971  7.660131  6.864266  7.380130  7.846154 
dram[3]:  7.181818  6.748653  6.337739  6.711027  6.435829  6.598055  6.332026  6.627419  6.268639  6.361613  6.647249  6.467961  7.408451  7.154567  7.404518  7.921833 
dram[4]:  6.588110  7.336805  6.782110  7.205081  6.120879  6.645926  6.585318  6.558003  5.772358  6.197484  6.220930  6.552817  6.971672  7.397895  7.810631  7.373102 
dram[5]:  8.135881  8.393195  8.026258  8.073359  7.513514  7.705592  8.200772  7.280864  6.876289  7.272472  7.177320  7.542801  8.756303  9.096203  9.683706  8.888041 
average row locality = 363611/52656 = 6.905405
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       892      1319       933      1335      1062      1538      1037      1522      1139      1688       876      1275       778      1190       743      1132 
dram[1]:      1114      1451      1192      1463      1350      1664      1369      1648      1506      1828      1151      1354      1017      1276       976      1223 
dram[2]:      1320       904      1344       926      1532      1067      1536      1028      1684      1144      1314       824      1193       782      1141       732 
dram[3]:      1446      1132      1472      1184      1658      1355      1656      1361      1824      1511      1402      1100      1274      1022      1234       972 
dram[4]:       889      1323       932      1336      1057      1531      1035      1526      1132      1684       863      1263       773      1190       738      1133 
dram[5]:      1229      1333      1310      1344      1465      1537      1492      1522      1620      1703      1226      1258      1107      1180      1071      1123 
total dram writes = 120040
bank skew: 1828/732 = 2.50
chip skew: 21603/18405 = 1.17
average mf latency per bank:
dram[0]:       5657      4591      5282      4618      4341      3623      4410      3742      3735      3338      3843      4097      3773      3935      4208      4078
dram[1]:       4504      4265      4436      4230      4018      3637      4419      3669      3904      3083      4033      3406      3843      3381      3829      3569
dram[2]:       4279      5227      4377      5528      3476      4434      3401      4627      3141      3659      3520      4035      3652      3741      3701      4320
dram[3]:       4019      4313      4068      4437      3498      3915      3633      4405      3192      3619      3331      3937      3253      3703      3498      3811
dram[4]:       5659      4413      5523      4565      4667      3529      4630      3659      3866      3316      3855      4243      3810      3719      4259      4159
dram[5]:       3867      4745      3864      4812      3483      3975      3871      4225      3570      3512      3574      3756      3351      3650      3328      4073
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1370      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1393      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3974173 n_act=8469 n_pre=8453 n_ref_event=0 n_req=56692 n_rd=41796 n_rd_L2_A=0 n_write=0 n_wr_bk=18459 bw_util=0.02975
n_activity=463587 dram_eff=0.26
bk0: 2398a 4027253i bk1: 3214a 4020051i bk2: 2182a 4029393i bk3: 2888a 4023971i bk4: 2496a 4026509i bk5: 3282a 4017771i bk6: 2460a 4026864i bk7: 3236a 4018194i bk8: 2646a 4023533i bk9: 3604a 4013011i bk10: 2014a 4028481i bk11: 2730a 4022277i bk12: 1842a 4031234i bk13: 2576a 4024600i bk14: 1756a 4033753i bk15: 2472a 4026566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850808
Row_Buffer_Locality_read = 0.916427
Row_Buffer_Locality_write = 0.666689
Bank_Level_Parallism = 1.426244
Bank_Level_Parallism_Col = 1.396653
Bank_Level_Parallism_Ready = 1.062961
write_to_read_ratio_blp_rw_average = 0.523788
GrpLevelPara = 1.218230 

BW Util details:
bwutil = 0.029746 
total_CMD = 4051239 
util_bw = 120510 
Wasted_Col = 135179 
Wasted_Row = 89624 
Idle = 3705926 

BW Util Bottlenecks: 
RCDc_limit = 37589 
RCDWRc_limit = 29723 
WTRc_limit = 13985 
RTWc_limit = 70104 
CCDLc_limit = 37651 
rwq = 0 
CCDLc_limit_alone = 24148 
WTRc_limit_alone = 12746 
RTWc_limit_alone = 57840 

Commands details: 
total_CMD = 4051239 
n_nop = 3974173 
Read = 41796 
Write = 0 
L2_Alloc = 0 
L2_WB = 18459 
n_act = 8469 
n_pre = 8453 
n_ref = 0 
n_req = 56692 
total_req = 60255 

Dual Bus Interface Util: 
issued_total_row = 16922 
issued_total_col = 60255 
Row_Bus_Util =  0.004177 
CoL_Bus_Util = 0.014873 
Either_Row_CoL_Bus_Util = 0.019023 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001440 
queue_avg = 0.223100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3963345 n_act=9592 n_pre=9576 n_ref_event=0 n_req=64650 n_rd=47268 n_rd_L2_A=0 n_write=0 n_wr_bk=21582 bw_util=0.03399
n_activity=514420 dram_eff=0.2677
bk0: 2850a 4023864i bk1: 3502a 4016731i bk2: 2586a 4025542i bk3: 3078a 4018596i bk4: 2994a 4019320i bk5: 3496a 4013688i bk6: 3030a 4021124i bk7: 3480a 4014792i bk8: 3364a 4015775i bk9: 3842a 4010123i bk10: 2542a 4022441i bk11: 2862a 4019762i bk12: 2244a 4026346i bk13: 2668a 4022694i bk14: 2160a 4028916i bk15: 2570a 4024403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851848
Row_Buffer_Locality_read = 0.917238
Row_Buffer_Locality_write = 0.674031
Bank_Level_Parallism = 1.467312
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033990 
total_CMD = 4051239 
util_bw = 137700 
Wasted_Col = 152551 
Wasted_Row = 98215 
Idle = 3662773 

BW Util Bottlenecks: 
RCDc_limit = 41968 
RCDWRc_limit = 33360 
WTRc_limit = 18100 
RTWc_limit = 81004 
CCDLc_limit = 43273 
rwq = 0 
CCDLc_limit_alone = 27595 
WTRc_limit_alone = 16490 
RTWc_limit_alone = 66936 

Commands details: 
total_CMD = 4051239 
n_nop = 3963345 
Read = 47268 
Write = 0 
L2_Alloc = 0 
L2_WB = 21582 
n_act = 9592 
n_pre = 9576 
n_ref = 0 
n_req = 64650 
total_req = 68850 

Dual Bus Interface Util: 
issued_total_row = 19168 
issued_total_col = 68850 
Row_Bus_Util =  0.004731 
CoL_Bus_Util = 0.016995 
Either_Row_CoL_Bus_Util = 0.021696 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001411 
queue_avg = 0.261305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3974266 n_act=8401 n_pre=8385 n_ref_event=0 n_req=56714 n_rd=41812 n_rd_L2_A=0 n_write=0 n_wr_bk=18471 bw_util=0.02976
n_activity=462244 dram_eff=0.2608
bk0: 3228a 4020874i bk1: 2408a 4027812i bk2: 2888a 4022728i bk3: 2178a 4029716i bk4: 3280a 4018265i bk5: 2498a 4025406i bk6: 3254a 4017944i bk7: 2450a 4027976i bk8: 3604a 4014314i bk9: 2654a 4023466i bk10: 2812a 4021974i bk11: 1912a 4030079i bk12: 2574a 4024594i bk13: 1846a 4031673i bk14: 2492a 4026704i bk15: 1734a 4034207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852100
Row_Buffer_Locality_read = 0.916986
Row_Buffer_Locality_write = 0.670044
Bank_Level_Parallism = 1.424442
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029760 
total_CMD = 4051239 
util_bw = 120566 
Wasted_Col = 134647 
Wasted_Row = 87796 
Idle = 3708230 

BW Util Bottlenecks: 
RCDc_limit = 37501 
RCDWRc_limit = 29509 
WTRc_limit = 13596 
RTWc_limit = 70311 
CCDLc_limit = 37466 
rwq = 0 
CCDLc_limit_alone = 23899 
WTRc_limit_alone = 12401 
RTWc_limit_alone = 57939 

Commands details: 
total_CMD = 4051239 
n_nop = 3974266 
Read = 41812 
Write = 0 
L2_Alloc = 0 
L2_WB = 18471 
n_act = 8401 
n_pre = 8385 
n_ref = 0 
n_req = 56714 
total_req = 60283 

Dual Bus Interface Util: 
issued_total_row = 16786 
issued_total_col = 60283 
Row_Bus_Util =  0.004143 
CoL_Bus_Util = 0.014880 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001247 
queue_avg = 0.217744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3963152 n_act=9657 n_pre=9641 n_ref_event=0 n_req=64696 n_rd=47300 n_rd_L2_A=0 n_write=0 n_wr_bk=21603 bw_util=0.03402
n_activity=515302 dram_eff=0.2674
bk0: 3492a 4017035i bk1: 2862a 4022367i bk2: 3102a 4017769i bk3: 2580a 4024605i bk4: 3478a 4013877i bk5: 3000a 4018337i bk6: 3486a 4014144i bk7: 3022a 4019745i bk8: 3830a 4009905i bk9: 3372a 4015121i bk10: 2964a 4018694i bk11: 2452a 4023988i bk12: 2662a 4023206i bk13: 2252a 4026493i bk14: 2588a 4024633i bk15: 2158a 4030521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850964
Row_Buffer_Locality_read = 0.916702
Row_Buffer_Locality_write = 0.672224
Bank_Level_Parallism = 1.474816
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066206
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034016 
total_CMD = 4051239 
util_bw = 137806 
Wasted_Col = 152482 
Wasted_Row = 98905 
Idle = 3662046 

BW Util Bottlenecks: 
RCDc_limit = 42230 
RCDWRc_limit = 33569 
WTRc_limit = 17365 
RTWc_limit = 82943 
CCDLc_limit = 42533 
rwq = 0 
CCDLc_limit_alone = 27123 
WTRc_limit_alone = 15882 
RTWc_limit_alone = 69016 

Commands details: 
total_CMD = 4051239 
n_nop = 3963152 
Read = 47300 
Write = 0 
L2_Alloc = 0 
L2_WB = 21603 
n_act = 9657 
n_pre = 9641 
n_ref = 0 
n_req = 64696 
total_req = 68903 

Dual Bus Interface Util: 
issued_total_row = 19298 
issued_total_col = 68903 
Row_Bus_Util =  0.004763 
CoL_Bus_Util = 0.017008 
Either_Row_CoL_Bus_Util = 0.021743 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001294 
queue_avg = 0.270602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3974429 n_act=8453 n_pre=8437 n_ref_event=463904 n_req=56468 n_rd=41606 n_rd_L2_A=0 n_write=0 n_wr_bk=18405 bw_util=0.02963
n_activity=461732 dram_eff=0.2599
bk0: 2386a 4027895i bk1: 3174a 4019848i bk2: 2188a 4030261i bk3: 2888a 4023502i bk4: 2478a 4025488i bk5: 3272a 4018106i bk6: 2462a 4028068i bk7: 3234a 4018563i bk8: 2632a 4022913i bk9: 3592a 4013495i bk10: 1972a 4029184i bk11: 2706a 4021709i bk12: 1834a 4032076i bk13: 2572a 4024099i bk14: 1738a 4033740i bk15: 2478a 4026800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850570
Row_Buffer_Locality_read = 0.916142
Row_Buffer_Locality_write = 0.667003
Bank_Level_Parallism = 1.429662
Bank_Level_Parallism_Col = 1.400555
Bank_Level_Parallism_Ready = 1.059560
write_to_read_ratio_blp_rw_average = 0.522071
GrpLevelPara = 1.222628 

BW Util details:
bwutil = 0.029626 
total_CMD = 4051239 
util_bw = 120022 
Wasted_Col = 134550 
Wasted_Row = 88213 
Idle = 3708454 

BW Util Bottlenecks: 
RCDc_limit = 37781 
RCDWRc_limit = 29508 
WTRc_limit = 13939 
RTWc_limit = 70716 
CCDLc_limit = 37335 
rwq = 0 
CCDLc_limit_alone = 23909 
WTRc_limit_alone = 12756 
RTWc_limit_alone = 58473 

Commands details: 
total_CMD = 4051239 
n_nop = 3974429 
Read = 41606 
Write = 0 
L2_Alloc = 0 
L2_WB = 18405 
n_act = 8453 
n_pre = 8437 
n_ref = 463904 
n_req = 56468 
total_req = 60011 

Dual Bus Interface Util: 
issued_total_row = 16890 
issued_total_col = 60011 
Row_Bus_Util =  0.004169 
CoL_Bus_Util = 0.014813 
Either_Row_CoL_Bus_Util = 0.018960 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001185 
queue_avg = 0.219132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1315451 -   mf: uid=6365772, sid4294967295:w4294967295, part=5, addr=0xc00abc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1315351), 
Ready @ 1315457 -   mf: uid=6365773, sid4294967295:w4294967295, part=5, addr=0xc00ad400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1315357), 
Ready @ 1315463 -   mf: uid=6365774, sid4294967295:w4294967295, part=5, addr=0xc00aec00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1315363), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4051239 n_nop=3966446 n_act=8167 n_pre=8151 n_ref_event=0 n_req=64391 n_rd=47048 n_rd_L2_A=0 n_write=0 n_wr_bk=21520 bw_util=0.03385
n_activity=487754 dram_eff=0.2812
bk0: 2834a 4022504i bk1: 3382a 4019026i bk2: 2596a 4024908i bk3: 3092a 4021553i bk4: 2986a 4020078i bk5: 3468a 4017162i bk6: 3034a 4021537i bk7: 3490a 4017729i bk8: 3354a 4016018i bk9: 3830a 4013046i bk10: 2482a 4021746i bk11: 2866a 4021738i bk12: 2236a 4026706i bk13: 2664a 4024457i bk14: 2152a 4029299i bk15: 2582a 4026955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873398
Row_Buffer_Locality_read = 0.930837
Row_Buffer_Locality_write = 0.717581
Bank_Level_Parallism = 1.525739
Bank_Level_Parallism_Col = 1.491176
Bank_Level_Parallism_Ready = 1.073826
write_to_read_ratio_blp_rw_average = 0.570892
GrpLevelPara = 1.310961 

BW Util details:
bwutil = 0.033850 
total_CMD = 4051239 
util_bw = 137136 
Wasted_Col = 149120 
Wasted_Row = 76002 
Idle = 3688981 

BW Util Bottlenecks: 
RCDc_limit = 34709 
RCDWRc_limit = 28560 
WTRc_limit = 19178 
RTWc_limit = 98485 
CCDLc_limit = 37179 
rwq = 0 
CCDLc_limit_alone = 23944 
WTRc_limit_alone = 17901 
RTWc_limit_alone = 86527 

Commands details: 
total_CMD = 4051239 
n_nop = 3966446 
Read = 47048 
Write = 0 
L2_Alloc = 0 
L2_WB = 21520 
n_act = 8167 
n_pre = 8151 
n_ref = 0 
n_req = 64391 
total_req = 68568 

Dual Bus Interface Util: 
issued_total_row = 16318 
issued_total_col = 68568 
Row_Bus_Util =  0.004028 
CoL_Bus_Util = 0.016925 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001097 
queue_avg = 0.217368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131884, Miss = 23756, Miss_rate = 0.180, Pending_hits = 7271, Reservation_fails = 5127
L2_cache_bank[1]: Access = 158834, Miss = 31418, Miss_rate = 0.198, Pending_hits = 9610, Reservation_fails = 6691
L2_cache_bank[2]: Access = 145466, Miss = 28486, Miss_rate = 0.196, Pending_hits = 8180, Reservation_fails = 5839
L2_cache_bank[3]: Access = 162716, Miss = 33732, Miss_rate = 0.207, Pending_hits = 9375, Reservation_fails = 8565
L2_cache_bank[4]: Access = 157792, Miss = 31566, Miss_rate = 0.200, Pending_hits = 9491, Reservation_fails = 5983
L2_cache_bank[5]: Access = 132360, Miss = 23630, Miss_rate = 0.179, Pending_hits = 7437, Reservation_fails = 6406
L2_cache_bank[6]: Access = 161532, Miss = 33878, Miss_rate = 0.210, Pending_hits = 8995, Reservation_fails = 6195
L2_cache_bank[7]: Access = 146718, Miss = 28402, Miss_rate = 0.194, Pending_hits = 8388, Reservation_fails = 6041
L2_cache_bank[8]: Access = 130530, Miss = 23614, Miss_rate = 0.181, Pending_hits = 7277, Reservation_fails = 4255
L2_cache_bank[9]: Access = 158178, Miss = 31346, Miss_rate = 0.198, Pending_hits = 9488, Reservation_fails = 6470
L2_cache_bank[10]: Access = 145792, Miss = 28360, Miss_rate = 0.195, Pending_hits = 8212, Reservation_fails = 5396
L2_cache_bank[11]: Access = 161124, Miss = 33612, Miss_rate = 0.209, Pending_hits = 8944, Reservation_fails = 5964
L2_total_cache_accesses = 1792926
L2_total_cache_misses = 351800
L2_total_cache_miss_rate = 0.1962
L2_total_cache_pending_hits = 102668
L2_total_cache_reservation_fails = 72932
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 87003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 37970
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5164
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 580
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36946
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1740
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5164
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 759872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 164220
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36946
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1792926
icnt_total_pkts_simt_to_mem=679419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.4
	minimum = 5
	maximum = 12
Network latency average = 5.17838
	minimum = 5
	maximum = 7
Slowest packet = 2318176
Flit latency average = 5.09
	minimum = 5
	maximum = 7
Slowest flit = 2472332
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000254281
	minimum = 0 (at node 0)
	maximum = 0.00159578 (at node 14)
Accepted packet rate average = 0.000254281
	minimum = 0 (at node 0)
	maximum = 0.0052698 (at node 14)
Injected flit rate average = 0.000274898
	minimum = 0 (at node 0)
	maximum = 0.00215245 (at node 14)
Accepted flit rate average= 0.000274898
	minimum = 0 (at node 0)
	maximum = 0.0052698 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6061 (46 samples)
	minimum = 5 (46 samples)
	maximum = 195.957 (46 samples)
Network latency average = 20.2946 (46 samples)
	minimum = 5 (46 samples)
	maximum = 193.087 (46 samples)
Flit latency average = 19.5083 (46 samples)
	minimum = 5 (46 samples)
	maximum = 192.543 (46 samples)
Fragmentation average = 0.00249914 (46 samples)
	minimum = 0 (46 samples)
	maximum = 82.2174 (46 samples)
Injected packet rate average = 0.0732983 (46 samples)
	minimum = 0.0277411 (46 samples)
	maximum = 0.20359 (46 samples)
Accepted packet rate average = 0.0732983 (46 samples)
	minimum = 0.0251707 (46 samples)
	maximum = 0.110972 (46 samples)
Injected flit rate average = 0.0781619 (46 samples)
	minimum = 0.0359575 (46 samples)
	maximum = 0.20377 (46 samples)
Accepted flit rate average = 0.0781619 (46 samples)
	minimum = 0.0341178 (46 samples)
	maximum = 0.110972 (46 samples)
Injected packet size average = 1.06635 (46 samples)
Accepted packet size average = 1.06635 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 12 sec (4512 sec)
gpgpu_simulation_rate = 48707 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 1030927x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
kernel_stream_id = 60205
gpu_sim_cycle = 27627
gpu_sim_insn = 314880
gpu_ipc =      11.3975
gpu_tot_sim_cycle = 1343003
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     163.8754
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2223% 
gpu_tot_occupancy = 33.3183% 
max_total_param_size = 0
gpu_stall_dramfull = 169958
gpu_stall_icnt2sh    = 318679
partiton_level_parallism =       0.0875
partiton_level_parallism_total  =       0.3929
partiton_level_parallism_util =       1.0587
partiton_level_parallism_util_total  =       1.7834
L2_BW  =       3.0148 GB/Sec
L2_BW_total  =      12.8781 GB/Sec
gpu_total_sim_rate=48221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 54728
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34750
L1D_cache:
	L1D_cache_core[0]: Access = 40738, Miss = 24540, Miss_rate = 0.602, Pending_hits = 2401, Reservation_fails = 13806
	L1D_cache_core[1]: Access = 40326, Miss = 24500, Miss_rate = 0.608, Pending_hits = 2794, Reservation_fails = 13222
	L1D_cache_core[2]: Access = 40086, Miss = 24039, Miss_rate = 0.600, Pending_hits = 2726, Reservation_fails = 12304
	L1D_cache_core[3]: Access = 40040, Miss = 23852, Miss_rate = 0.596, Pending_hits = 2918, Reservation_fails = 12468
	L1D_cache_core[4]: Access = 39895, Miss = 24395, Miss_rate = 0.611, Pending_hits = 2542, Reservation_fails = 16004
	L1D_cache_core[5]: Access = 39272, Miss = 23834, Miss_rate = 0.607, Pending_hits = 2364, Reservation_fails = 17083
	L1D_cache_core[6]: Access = 40294, Miss = 24266, Miss_rate = 0.602, Pending_hits = 2573, Reservation_fails = 13623
	L1D_cache_core[7]: Access = 39764, Miss = 23908, Miss_rate = 0.601, Pending_hits = 2553, Reservation_fails = 11977
	L1D_cache_core[8]: Access = 40070, Miss = 24083, Miss_rate = 0.601, Pending_hits = 2600, Reservation_fails = 11269
	L1D_cache_core[9]: Access = 40040, Miss = 24029, Miss_rate = 0.600, Pending_hits = 2573, Reservation_fails = 14722
	L1D_cache_core[10]: Access = 39656, Miss = 24047, Miss_rate = 0.606, Pending_hits = 2540, Reservation_fails = 13659
	L1D_cache_core[11]: Access = 40199, Miss = 23961, Miss_rate = 0.596, Pending_hits = 2620, Reservation_fails = 14113
	L1D_cache_core[12]: Access = 39541, Miss = 23890, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 17887
	L1D_cache_core[13]: Access = 40580, Miss = 24478, Miss_rate = 0.603, Pending_hits = 2748, Reservation_fails = 17962
	L1D_cache_core[14]: Access = 40579, Miss = 24705, Miss_rate = 0.609, Pending_hits = 2799, Reservation_fails = 15675
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 362527
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 39337
	L1D_total_cache_reservation_fails = 215774
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1893824
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34558
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23385
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 20817
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 237104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 115065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 82606
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1928382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 123759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21866
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23385
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36726, 26004, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 401538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353064
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 23810
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23810
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1423218	W0_Idle:9847319	W0_Scoreboard:8669641	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2824512 {8:353064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56490240 {40:1412256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1565 
max_icnt2mem_latency = 1522 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:206140 	15150 	58842 	41815 	37337 	3783 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	982785 	598351 	131788 	8594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18854 	938 	197 	445753 	24921 	24179 	11554 	1119 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	178394 	222885 	218789 	272330 	642931 	186068 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1115 	350 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.420945  7.362069  6.601789  7.242701  6.216912  6.720654  6.585318  6.585546  5.925249  6.341464  6.259174  6.663121  6.957983  7.274227  7.630225  7.263383 
dram[1]:  7.146946  7.151145  6.954813  6.332349  6.561093  6.437086  6.984746  6.205391  6.181572  6.423216  6.469159  6.626043  7.356627  7.696465  7.565553  7.353183 
dram[2]:  7.375215  6.438525  7.238616  6.400000  6.826021  6.171220  6.702985  6.518738  6.445170  5.986622  6.785965  6.291971  7.681917  6.891967  7.380130  7.846154 
dram[3]:  7.175115  6.733453  6.337739  6.711027  6.462567  6.630470  6.332026  6.627419  6.268639  6.361613  6.647249  6.467961  7.428571  7.177986  7.404518  7.921833 
dram[4]:  6.584746  7.320069  6.782110  7.205081  6.164835  6.675556  6.585318  6.558003  5.772358  6.197484  6.220930  6.552817  7.002833  7.418947  7.810631  7.373102 
dram[5]:  8.103375  8.386064  8.026258  8.077220  7.556757  7.733990  8.200772  7.280864  6.876289  7.263675  7.177320  7.552529  8.789916  9.129114  9.693291  8.908397 
average row locality = 364121/52682 = 6.911678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       894      1320       933      1335      1062      1538      1037      1522      1139      1688       876      1275       788      1202       743      1132 
dram[1]:      1116      1452      1192      1463      1350      1664      1369      1648      1506      1828      1151      1354      1027      1288       976      1223 
dram[2]:      1322       905      1344       926      1532      1067      1536      1028      1684      1144      1314       824      1203       792      1141       732 
dram[3]:      1448      1133      1472      1184      1658      1355      1656      1361      1824      1511      1402      1100      1284      1032      1234       972 
dram[4]:       890      1324       932      1336      1057      1531      1035      1526      1132      1684       863      1263       784      1200       738      1133 
dram[5]:      1234      1342      1310      1346      1465      1542      1492      1522      1620      1704      1226      1263      1119      1193      1074      1131 
total dram writes = 120222
bank skew: 1828/732 = 2.50
chip skew: 21626/18428 = 1.17
average mf latency per bank:
dram[0]:       5644      4587      5282      4618      4359      3637      4410      3742      3735      3338      3843      4097      3725      3896      4208      4078
dram[1]:       4496      4267      4436      4234      4032      3680      4419      3677      3904      3090      4033      3412      3805      3355      3829      3574
dram[2]:       4273      5222      4377      5528      3489      4452      3401      4627      3141      3659      3520      4035      3622      3694      3701      4320
dram[3]:       4017      4309      4072      4437      3544      3930      3641      4405      3199      3619      3337      3937      3233      3667      3503      3811
dram[4]:       5653      4410      5523      4565      4688      3542      4630      3659      3866      3316      3855      4243      3757      3688      4259      4159
dram[5]:       3853      4716      3865      4808      3500      4004      3873      4231      3573      3514      3576      3746      3317      3613      3320      4048
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1370      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1393      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4059169 n_act=8473 n_pre=8457 n_ref_event=0 n_req=56777 n_rd=41856 n_rd_L2_A=0 n_write=0 n_wr_bk=18484 bw_util=0.02918
n_activity=464341 dram_eff=0.2599
bk0: 2406a 4112294i bk1: 3222a 4105088i bk2: 2182a 4114478i bk3: 2888a 4109058i bk4: 2516a 4111596i bk5: 3306a 4102860i bk6: 2460a 4111953i bk7: 3236a 4103283i bk8: 2646a 4108622i bk9: 3604a 4098100i bk10: 2014a 4113570i bk11: 2730a 4107366i bk12: 1842a 4116196i bk13: 2576a 4109541i bk14: 1756a 4118843i bk15: 2472a 4111658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850961
Row_Buffer_Locality_read = 0.916499
Row_Buffer_Locality_write = 0.667113
Bank_Level_Parallism = 1.425832
Bank_Level_Parallism_Col = 1.396189
Bank_Level_Parallism_Ready = 1.062872
write_to_read_ratio_blp_rw_average = 0.524225
GrpLevelPara = 1.217882 

BW Util details:
bwutil = 0.029176 
total_CMD = 4136328 
util_bw = 120680 
Wasted_Col = 135421 
Wasted_Row = 89668 
Idle = 3790559 

BW Util Bottlenecks: 
RCDc_limit = 37613 
RCDWRc_limit = 29737 
WTRc_limit = 13989 
RTWc_limit = 70302 
CCDLc_limit = 37696 
rwq = 0 
CCDLc_limit_alone = 24154 
WTRc_limit_alone = 12750 
RTWc_limit_alone = 57999 

Commands details: 
total_CMD = 4136328 
n_nop = 4059169 
Read = 41856 
Write = 0 
L2_Alloc = 0 
L2_WB = 18484 
n_act = 8473 
n_pre = 8457 
n_ref = 0 
n_req = 56777 
total_req = 60340 

Dual Bus Interface Util: 
issued_total_row = 16930 
issued_total_col = 60340 
Row_Bus_Util =  0.004093 
CoL_Bus_Util = 0.014588 
Either_Row_CoL_Bus_Util = 0.018654 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001439 
queue_avg = 0.218537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4048341 n_act=9596 n_pre=9580 n_ref_event=0 n_req=64735 n_rd=47328 n_rd_L2_A=0 n_write=0 n_wr_bk=21607 bw_util=0.03333
n_activity=515157 dram_eff=0.2676
bk0: 2858a 4108905i bk1: 3510a 4101768i bk2: 2586a 4110627i bk3: 3078a 4103683i bk4: 3014a 4104407i bk5: 3520a 4098776i bk6: 3030a 4106212i bk7: 3480a 4099880i bk8: 3364a 4100864i bk9: 3842a 4095212i bk10: 2542a 4107530i bk11: 2862a 4104851i bk12: 2244a 4111309i bk13: 2668a 4107636i bk14: 2160a 4114007i bk15: 2570a 4109495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851981
Row_Buffer_Locality_read = 0.917301
Row_Buffer_Locality_write = 0.674384
Bank_Level_Parallism = 1.466900
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033331 
total_CMD = 4136328 
util_bw = 137870 
Wasted_Col = 152793 
Wasted_Row = 98259 
Idle = 3747406 

BW Util Bottlenecks: 
RCDc_limit = 41992 
RCDWRc_limit = 33374 
WTRc_limit = 18104 
RTWc_limit = 81202 
CCDLc_limit = 43318 
rwq = 0 
CCDLc_limit_alone = 27601 
WTRc_limit_alone = 16494 
RTWc_limit_alone = 67095 

Commands details: 
total_CMD = 4136328 
n_nop = 4048341 
Read = 47328 
Write = 0 
L2_Alloc = 0 
L2_WB = 21607 
n_act = 9596 
n_pre = 9580 
n_ref = 0 
n_req = 64735 
total_req = 68935 

Dual Bus Interface Util: 
issued_total_row = 19176 
issued_total_col = 68935 
Row_Bus_Util =  0.004636 
CoL_Bus_Util = 0.016666 
Either_Row_CoL_Bus_Util = 0.021272 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001409 
queue_avg = 0.255957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4059272 n_act=8405 n_pre=8389 n_ref_event=0 n_req=56789 n_rd=41864 n_rd_L2_A=0 n_write=0 n_wr_bk=18494 bw_util=0.02918
n_activity=462927 dram_eff=0.2608
bk0: 3236a 4105915i bk1: 2412a 4112849i bk2: 2888a 4107813i bk3: 2178a 4114802i bk4: 3300a 4103351i bk5: 2518a 4110493i bk6: 3254a 4103032i bk7: 2450a 4113065i bk8: 3604a 4099403i bk9: 2654a 4108555i bk10: 2812a 4107063i bk11: 1912a 4115169i bk12: 2574a 4109559i bk13: 1846a 4116658i bk14: 2492a 4111795i bk15: 1734a 4119299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852225
Row_Buffer_Locality_read = 0.917041
Row_Buffer_Locality_write = 0.670419
Bank_Level_Parallism = 1.424072
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029184 
total_CMD = 4136328 
util_bw = 120716 
Wasted_Col = 134857 
Wasted_Row = 87840 
Idle = 3792915 

BW Util Bottlenecks: 
RCDc_limit = 37525 
RCDWRc_limit = 29523 
WTRc_limit = 13600 
RTWc_limit = 70477 
CCDLc_limit = 37505 
rwq = 0 
CCDLc_limit_alone = 23905 
WTRc_limit_alone = 12405 
RTWc_limit_alone = 58072 

Commands details: 
total_CMD = 4136328 
n_nop = 4059272 
Read = 41864 
Write = 0 
L2_Alloc = 0 
L2_WB = 18494 
n_act = 8405 
n_pre = 8389 
n_ref = 0 
n_req = 56789 
total_req = 60358 

Dual Bus Interface Util: 
issued_total_row = 16794 
issued_total_col = 60358 
Row_Bus_Util =  0.004060 
CoL_Bus_Util = 0.014592 
Either_Row_CoL_Bus_Util = 0.018629 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001246 
queue_avg = 0.213292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213292
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4048158 n_act=9661 n_pre=9645 n_ref_event=0 n_req=64771 n_rd=47352 n_rd_L2_A=0 n_write=0 n_wr_bk=21626 bw_util=0.03335
n_activity=515918 dram_eff=0.2674
bk0: 3500a 4102073i bk1: 2866a 4107405i bk2: 3102a 4102853i bk3: 2580a 4109692i bk4: 3498a 4098964i bk5: 3020a 4103425i bk6: 3486a 4099232i bk7: 3022a 4104833i bk8: 3830a 4094993i bk9: 3372a 4100210i bk10: 2964a 4103783i bk11: 2452a 4109078i bk12: 2662a 4108168i bk13: 2252a 4111478i bk14: 2588a 4109723i bk15: 2158a 4115613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851075
Row_Buffer_Locality_read = 0.916751
Row_Buffer_Locality_write = 0.672541
Bank_Level_Parallism = 1.474502
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.066134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033352 
total_CMD = 4136328 
util_bw = 137956 
Wasted_Col = 152690 
Wasted_Row = 98937 
Idle = 3746745 

BW Util Bottlenecks: 
RCDc_limit = 42254 
RCDWRc_limit = 33581 
WTRc_limit = 17369 
RTWc_limit = 83110 
CCDLc_limit = 42572 
rwq = 0 
CCDLc_limit_alone = 27129 
WTRc_limit_alone = 15886 
RTWc_limit_alone = 69150 

Commands details: 
total_CMD = 4136328 
n_nop = 4048158 
Read = 47352 
Write = 0 
L2_Alloc = 0 
L2_WB = 21626 
n_act = 9661 
n_pre = 9645 
n_ref = 0 
n_req = 64771 
total_req = 68978 

Dual Bus Interface Util: 
issued_total_row = 19306 
issued_total_col = 68978 
Row_Bus_Util =  0.004667 
CoL_Bus_Util = 0.016676 
Either_Row_CoL_Bus_Util = 0.021316 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001293 
queue_avg = 0.265063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265063
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4059437 n_act=8456 n_pre=8440 n_ref_event=463904 n_req=56543 n_rd=41658 n_rd_L2_A=0 n_write=0 n_wr_bk=18428 bw_util=0.02905
n_activity=462400 dram_eff=0.2599
bk0: 2390a 4112967i bk1: 3178a 4104887i bk2: 2188a 4115346i bk3: 2888a 4108589i bk4: 2502a 4110575i bk5: 3292a 4103193i bk6: 2462a 4113155i bk7: 3234a 4103650i bk8: 2632a 4108001i bk9: 3592a 4098584i bk10: 1972a 4114273i bk11: 2706a 4106799i bk12: 1834a 4117020i bk13: 2572a 4109084i bk14: 1738a 4118831i bk15: 2478a 4111892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850715
Row_Buffer_Locality_read = 0.916223
Row_Buffer_Locality_write = 0.667383
Bank_Level_Parallism = 1.429306
Bank_Level_Parallism_Col = 1.400152
Bank_Level_Parallism_Ready = 1.059486
write_to_read_ratio_blp_rw_average = 0.522517
GrpLevelPara = 1.222317 

BW Util details:
bwutil = 0.029053 
total_CMD = 4136328 
util_bw = 120172 
Wasted_Col = 134760 
Wasted_Row = 88247 
Idle = 3793149 

BW Util Bottlenecks: 
RCDc_limit = 37793 
RCDWRc_limit = 29522 
WTRc_limit = 13941 
RTWc_limit = 70897 
CCDLc_limit = 37374 
rwq = 0 
CCDLc_limit_alone = 23912 
WTRc_limit_alone = 12758 
RTWc_limit_alone = 58618 

Commands details: 
total_CMD = 4136328 
n_nop = 4059437 
Read = 41658 
Write = 0 
L2_Alloc = 0 
L2_WB = 18428 
n_act = 8456 
n_pre = 8440 
n_ref = 463904 
n_req = 56543 
total_req = 60086 

Dual Bus Interface Util: 
issued_total_row = 16896 
issued_total_col = 60086 
Row_Bus_Util =  0.004085 
CoL_Bus_Util = 0.014526 
Either_Row_CoL_Bus_Util = 0.018589 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001183 
queue_avg = 0.214638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1343043 -   mf: uid=6385798, sid4294967295:w4294967295, part=5, addr=0xc00cfc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1342943), 
Ready @ 1343071 -   mf: uid=6385799, sid4294967295:w4294967295, part=5, addr=0xc00d0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1342971), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4136328 n_nop=4051407 n_act=8174 n_pre=8158 n_ref_event=0 n_req=64506 n_rd=47100 n_rd_L2_A=0 n_write=0 n_wr_bk=21583 bw_util=0.03321
n_activity=488843 dram_eff=0.281
bk0: 2838a 4107504i bk1: 3386a 4104064i bk2: 2596a 4109992i bk3: 3092a 4106640i bk4: 3010a 4105165i bk5: 3488a 4102231i bk6: 3034a 4106623i bk7: 3490a 4102818i bk8: 3354a 4101107i bk9: 3830a 4098115i bk10: 2482a 4106833i bk11: 2866a 4106826i bk12: 2236a 4111772i bk13: 2664a 4109336i bk14: 2152a 4114390i bk15: 2582a 4112049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873516
Row_Buffer_Locality_read = 0.930870
Row_Buffer_Locality_write = 0.718316
Bank_Level_Parallism = 1.525241
Bank_Level_Parallism_Col = 1.490639
Bank_Level_Parallism_Ready = 1.073703
write_to_read_ratio_blp_rw_average = 0.571287
GrpLevelPara = 1.310618 

BW Util details:
bwutil = 0.033210 
total_CMD = 4136328 
util_bw = 137366 
Wasted_Col = 149354 
Wasted_Row = 76068 
Idle = 3773540 

BW Util Bottlenecks: 
RCDc_limit = 34733 
RCDWRc_limit = 28592 
WTRc_limit = 19180 
RTWc_limit = 98666 
CCDLc_limit = 37204 
rwq = 0 
CCDLc_limit_alone = 23951 
WTRc_limit_alone = 17903 
RTWc_limit_alone = 86690 

Commands details: 
total_CMD = 4136328 
n_nop = 4051407 
Read = 47100 
Write = 0 
L2_Alloc = 0 
L2_WB = 21583 
n_act = 8174 
n_pre = 8158 
n_ref = 0 
n_req = 64506 
total_req = 68683 

Dual Bus Interface Util: 
issued_total_row = 16332 
issued_total_col = 68683 
Row_Bus_Util =  0.003948 
CoL_Bus_Util = 0.016605 
Either_Row_CoL_Bus_Util = 0.020531 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001107 
queue_avg = 0.212924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132424, Miss = 23794, Miss_rate = 0.180, Pending_hits = 7315, Reservation_fails = 5287
L2_cache_bank[1]: Access = 159450, Miss = 31460, Miss_rate = 0.197, Pending_hits = 9646, Reservation_fails = 6774
L2_cache_bank[2]: Access = 145946, Miss = 28524, Miss_rate = 0.195, Pending_hits = 8224, Reservation_fails = 6013
L2_cache_bank[3]: Access = 164142, Miss = 33774, Miss_rate = 0.206, Pending_hits = 9423, Reservation_fails = 8725
L2_cache_bank[4]: Access = 158272, Miss = 31604, Miss_rate = 0.200, Pending_hits = 9535, Reservation_fails = 6151
L2_cache_bank[5]: Access = 132840, Miss = 23664, Miss_rate = 0.178, Pending_hits = 7465, Reservation_fails = 6496
L2_cache_bank[6]: Access = 162882, Miss = 33916, Miss_rate = 0.208, Pending_hits = 9039, Reservation_fails = 6368
L2_cache_bank[7]: Access = 147198, Miss = 28436, Miss_rate = 0.193, Pending_hits = 8420, Reservation_fails = 6131
L2_cache_bank[8]: Access = 131026, Miss = 23652, Miss_rate = 0.181, Pending_hits = 7301, Reservation_fails = 4338
L2_cache_bank[9]: Access = 158658, Miss = 31380, Miss_rate = 0.198, Pending_hits = 9520, Reservation_fails = 6559
L2_cache_bank[10]: Access = 146344, Miss = 28398, Miss_rate = 0.194, Pending_hits = 8248, Reservation_fails = 5486
L2_cache_bank[11]: Access = 162420, Miss = 33724, Miss_rate = 0.208, Pending_hits = 8976, Reservation_fails = 6054
L2_total_cache_accesses = 1801602
L2_total_cache_misses = 352326
L2_total_cache_miss_rate = 0.1956
L2_total_cache_pending_hits = 103112
L2_total_cache_reservation_fails = 74382
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 87195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38210
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47204
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 598
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38396
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1794
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5368
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 762880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 165212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 54964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38396
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1801602
icnt_total_pkts_simt_to_mem=682332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2745
	minimum = 5
	maximum = 24
Network latency average = 5.27215
	minimum = 5
	maximum = 24
Slowest packet = 2329242
Flit latency average = 5.2473
	minimum = 5
	maximum = 24
Slowest flit = 2483849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148714
	minimum = 0.00564665 (at node 14)
	maximum = 0.0516162 (at node 18)
Accepted packet rate average = 0.0148714
	minimum = 0.00470554 (at node 17)
	maximum = 0.0273645 (at node 0)
Injected flit rate average = 0.0155363
	minimum = 0.00676874 (at node 14)
	maximum = 0.0516162 (at node 18)
Accepted flit rate average= 0.0155363
	minimum = 0.00542947 (at node 17)
	maximum = 0.0273645 (at node 0)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2586 (47 samples)
	minimum = 5 (47 samples)
	maximum = 192.298 (47 samples)
Network latency average = 19.975 (47 samples)
	minimum = 5 (47 samples)
	maximum = 189.489 (47 samples)
Flit latency average = 19.2048 (47 samples)
	minimum = 5 (47 samples)
	maximum = 188.957 (47 samples)
Fragmentation average = 0.00244597 (47 samples)
	minimum = 0 (47 samples)
	maximum = 80.4681 (47 samples)
Injected packet rate average = 0.0720552 (47 samples)
	minimum = 0.027271 (47 samples)
	maximum = 0.200356 (47 samples)
Accepted packet rate average = 0.0720552 (47 samples)
	minimum = 0.0247352 (47 samples)
	maximum = 0.109193 (47 samples)
Injected flit rate average = 0.0768295 (47 samples)
	minimum = 0.0353365 (47 samples)
	maximum = 0.200533 (47 samples)
Accepted flit rate average = 0.0768295 (47 samples)
	minimum = 0.0335074 (47 samples)
	maximum = 0.109193 (47 samples)
Injected packet size average = 1.06626 (47 samples)
Accepted packet size average = 1.06626 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 4 sec (4564 sec)
gpgpu_simulation_rate = 48221 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 1020408x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
kernel_stream_id = 60205
gpu_sim_cycle = 12196
gpu_sim_insn = 6094848
gpu_ipc =     499.7415
gpu_tot_sim_cycle = 1355199
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     166.8980
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.2666% 
gpu_tot_occupancy = 33.8596% 
max_total_param_size = 0
gpu_stall_dramfull = 177546
gpu_stall_icnt2sh    = 327793
partiton_level_parallism =       1.1638
partiton_level_parallism_total  =       0.3999
partiton_level_parallism_util =       1.8384
partiton_level_parallism_util_total  =       1.7848
L2_BW  =      38.2426 GB/Sec
L2_BW_total  =      13.1064 GB/Sec
gpu_total_sim_rate=49137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 56294
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36698
L1D_cache:
	L1D_cache_core[0]: Access = 41890, Miss = 25250, Miss_rate = 0.603, Pending_hits = 2529, Reservation_fails = 14232
	L1D_cache_core[1]: Access = 41414, Miss = 25225, Miss_rate = 0.609, Pending_hits = 2859, Reservation_fails = 14408
	L1D_cache_core[2]: Access = 41110, Miss = 24686, Miss_rate = 0.600, Pending_hits = 2812, Reservation_fails = 12765
	L1D_cache_core[3]: Access = 41064, Miss = 24476, Miss_rate = 0.596, Pending_hits = 3025, Reservation_fails = 12710
	L1D_cache_core[4]: Access = 41111, Miss = 25199, Miss_rate = 0.613, Pending_hits = 2619, Reservation_fails = 16614
	L1D_cache_core[5]: Access = 40424, Miss = 24605, Miss_rate = 0.609, Pending_hits = 2441, Reservation_fails = 17805
	L1D_cache_core[6]: Access = 41382, Miss = 24906, Miss_rate = 0.602, Pending_hits = 2685, Reservation_fails = 14566
	L1D_cache_core[7]: Access = 40852, Miss = 24580, Miss_rate = 0.602, Pending_hits = 2648, Reservation_fails = 13040
	L1D_cache_core[8]: Access = 41158, Miss = 24842, Miss_rate = 0.604, Pending_hits = 2669, Reservation_fails = 12175
	L1D_cache_core[9]: Access = 41128, Miss = 24687, Miss_rate = 0.600, Pending_hits = 2671, Reservation_fails = 16026
	L1D_cache_core[10]: Access = 40744, Miss = 24715, Miss_rate = 0.607, Pending_hits = 2666, Reservation_fails = 14658
	L1D_cache_core[11]: Access = 41351, Miss = 24714, Miss_rate = 0.598, Pending_hits = 2673, Reservation_fails = 14906
	L1D_cache_core[12]: Access = 40629, Miss = 24514, Miss_rate = 0.603, Pending_hits = 2704, Reservation_fails = 18490
	L1D_cache_core[13]: Access = 41668, Miss = 25150, Miss_rate = 0.604, Pending_hits = 2814, Reservation_fails = 18813
	L1D_cache_core[14]: Access = 41539, Miss = 25317, Miss_rate = 0.609, Pending_hits = 2863, Reservation_fails = 16906
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 372866
	L1D_total_cache_miss_rate = 0.6039
	L1D_total_cache_pending_hits = 40678
	L1D_total_cache_reservation_fails = 228114
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 158076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121209
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1988514
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36124
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 22308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 249392
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 121209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 86702
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2024638

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 130387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27560
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 25333
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37098, 26376, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 410969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363087
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 25049
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25049
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1464938	W0_Idle:9856900	W0_Scoreboard:8781878	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2904696 {8:363087,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58093920 {40:1452348,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 277 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:210528 	15451 	59439 	42229 	37658 	3794 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009253 	613207 	137152 	10190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18916 	949 	199 	457176 	25719 	25515 	12026 	1176 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181722 	228601 	224610 	279330 	664760 	190658 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1124 	362 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.515400  7.443103  6.675556  7.299456  6.232852  6.717423  6.631068  6.600579  5.965798  6.366624  6.312217  6.723591  7.078432  7.360825  7.784566  7.366167 
dram[1]:  7.234733  7.222901  7.031311  6.382353  6.590476  6.454784  7.016639  6.248416  6.194149  6.466507  6.534323  6.678275  7.460241  7.775468  7.688946  7.451746 
dram[2]:  7.454389  6.516326  7.295290  6.473002  6.830104  6.165775  6.725806  6.540385  6.485825  6.066007  6.844948  6.361446  7.775599  7.011080  7.483801  8.006689 
dram[3]:  7.245776  6.800356  6.396779  6.760377  6.470976  6.637959  6.374194  6.642970  6.326291  6.353742  6.697749  6.497121  7.511066  7.278688  7.503080  8.051213 
dram[4]:  6.684322  7.382759  6.856492  7.274864  6.126786  6.662300  6.631068  6.592485  5.814992  6.224288  6.275229  6.601398  7.121813  7.509474  7.970099  7.477223 
dram[5]:  8.187764  8.459511  8.049784  8.113027  7.588235  7.746753  8.265267  7.348624  6.935954  7.263448  7.271047  7.543186  8.893558  9.230380  9.846645  9.010179 
average row locality = 370153/53156 = 6.963522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       908      1335       954      1356      1089      1563      1069      1554      1171      1720       893      1292       799      1212       759      1148 
dram[1]:      1130      1467      1213      1484      1377      1689      1401      1680      1538      1858      1168      1368      1038      1294       992      1239 
dram[2]:      1336       920      1365       947      1559      1094      1568      1060      1716      1176      1331       838      1214       803      1157       748 
dram[3]:      1462      1148      1493      1205      1685      1382      1688      1393      1853      1543      1416      1114      1293      1043      1250       988 
dram[4]:       905      1339       953      1357      1082      1558      1067      1558      1164      1716       880      1277       794      1211       754      1149 
dram[5]:      1242      1349      1329      1365      1488      1560      1511      1546      1652      1727      1242      1271      1124      1201      1090      1139 
total dram writes = 122146
bank skew: 1858/748 = 2.48
chip skew: 21956/18764 = 1.17
average mf latency per bank:
dram[0]:       5619      4566      5213      4574      4467      3749      4346      3708      3695      3316      3833      4085      3718      3892      4161      4052
dram[1]:       4471      4415      4389      4338      4121      4133      4369      3975      3873      3426      4030      3792      3792      3480      3800      3733
dram[2]:       4256      5194      4338      5450      3568      4547      3375      4553      3122      3616      3513      4019      3619      3686      3681      4267
dram[3]:       4169      4283      4174      4389      3903      4018      3920      4356      3526      3591      3730      3934      3341      3656      3646      3783
dram[4]:       5618      4389      5448      4520      4841      3622      4555      3627      3823      3293      3847      4232      3753      3685      4208      4132
dram[5]:       3858      4816      3838      4845      3634      4282      3870      4501      3549      3835      3585      4127      3329      3699      3303      4177
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4095540 n_act=8557 n_pre=8541 n_ref_event=0 n_req=57799 n_rd=42540 n_rd_L2_A=0 n_write=0 n_wr_bk=18822 bw_util=0.0294
n_activity=472381 dram_eff=0.2598
bk0: 2438a 4149633i bk1: 3254a 4142511i bk2: 2214a 4151763i bk3: 2920a 4146401i bk4: 2560a 4148623i bk5: 3346a 4139925i bk6: 2524a 4149009i bk7: 3300a 4140257i bk8: 2710a 4145554i bk9: 3668a 4135075i bk10: 2058a 4150826i bk11: 2774a 4144608i bk12: 1874a 4153611i bk13: 2608a 4146992i bk14: 1788a 4156071i bk15: 2504a 4149023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852143
Row_Buffer_Locality_read = 0.917043
Row_Buffer_Locality_write = 0.671210
Bank_Level_Parallism = 1.423472
Bank_Level_Parallism_Col = 1.393747
Bank_Level_Parallism_Ready = 1.062348
write_to_read_ratio_blp_rw_average = 0.526357
GrpLevelPara = 1.216016 

BW Util details:
bwutil = 0.029403 
total_CMD = 4173889 
util_bw = 122724 
Wasted_Col = 137901 
Wasted_Row = 90587 
Idle = 3822677 

BW Util Bottlenecks: 
RCDc_limit = 37990 
RCDWRc_limit = 30060 
WTRc_limit = 14225 
RTWc_limit = 72070 
CCDLc_limit = 38329 
rwq = 0 
CCDLc_limit_alone = 24409 
WTRc_limit_alone = 12969 
RTWc_limit_alone = 59406 

Commands details: 
total_CMD = 4173889 
n_nop = 4095540 
Read = 42540 
Write = 0 
L2_Alloc = 0 
L2_WB = 18822 
n_act = 8557 
n_pre = 8541 
n_ref = 0 
n_req = 57799 
total_req = 61362 

Dual Bus Interface Util: 
issued_total_row = 17098 
issued_total_col = 61362 
Row_Bus_Util =  0.004096 
CoL_Bus_Util = 0.014701 
Either_Row_CoL_Bus_Util = 0.018771 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001417 
queue_avg = 0.218400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 1355211 -   mf: uid=6558278, sid4294967295:w4294967295, part=1, addr=0xc00aa000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355111), 
Ready @ 1355223 -   mf: uid=6558279, sid4294967295:w4294967295, part=1, addr=0xc00ad000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355123), 
Ready @ 1355231 -   mf: uid=6558282, sid4294967295:w4294967295, part=1, addr=0xc00ab800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355131), 
Ready @ 1355234 -   mf: uid=6558283, sid4294967295:w4294967295, part=1, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355134), 
Ready @ 1355237 -   mf: uid=6558284, sid4294967295:w4294967295, part=1, addr=0xc00b0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355137), 
Ready @ 1355242 -   mf: uid=6558286, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355142), 
Ready @ 1355259 -   mf: uid=6558288, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355159), 
Ready @ 1355265 -   mf: uid=6558290, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355165), 
Ready @ 1355281 -   mf: uid=6558292, sid4294967295:w4294967295, part=1, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355181), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4084743 n_act=9669 n_pre=9653 n_ref_event=0 n_req=65748 n_rd=48012 n_rd_L2_A=0 n_write=0 n_wr_bk=21936 bw_util=0.03352
n_activity=522554 dram_eff=0.2677
bk0: 2890a 4146141i bk1: 3542a 4139111i bk2: 2618a 4147908i bk3: 3110a 4140968i bk4: 3058a 4141543i bk5: 3560a 4135906i bk6: 3094a 4143119i bk7: 3544a 4136765i bk8: 3428a 4137793i bk9: 3906a 4132228i bk10: 2586a 4144847i bk11: 2906a 4142043i bk12: 2276a 4148747i bk13: 2700a 4145058i bk14: 2192a 4151320i bk15: 2602a 4146865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853151
Row_Buffer_Locality_read = 0.917896
Row_Buffer_Locality_write = 0.677887
Bank_Level_Parallism = 1.465642
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033517 
total_CMD = 4173889 
util_bw = 139896 
Wasted_Col = 155058 
Wasted_Row = 99139 
Idle = 3779796 

BW Util Bottlenecks: 
RCDc_limit = 42285 
RCDWRc_limit = 33647 
WTRc_limit = 18267 
RTWc_limit = 83009 
CCDLc_limit = 43892 
rwq = 0 
CCDLc_limit_alone = 27841 
WTRc_limit_alone = 16642 
RTWc_limit_alone = 68583 

Commands details: 
total_CMD = 4173889 
n_nop = 4084743 
Read = 48012 
Write = 0 
L2_Alloc = 0 
L2_WB = 21936 
n_act = 9669 
n_pre = 9653 
n_ref = 0 
n_req = 65748 
total_req = 69948 

Dual Bus Interface Util: 
issued_total_row = 19322 
issued_total_col = 69948 
Row_Bus_Util =  0.004629 
CoL_Bus_Util = 0.016758 
Either_Row_CoL_Bus_Util = 0.021358 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001391 
queue_avg = 0.255924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4095645 n_act=8486 n_pre=8470 n_ref_event=0 n_req=57815 n_rd=42552 n_rd_L2_A=0 n_write=0 n_wr_bk=18832 bw_util=0.02941
n_activity=470887 dram_eff=0.2607
bk0: 3268a 4143247i bk1: 2448a 4150127i bk2: 2920a 4145104i bk3: 2210a 4152211i bk4: 3344a 4140408i bk5: 2562a 4147470i bk6: 3318a 4140004i bk7: 2514a 4149982i bk8: 3668a 4136480i bk9: 2718a 4145488i bk10: 2856a 4144356i bk11: 1952a 4152483i bk12: 2606a 4146930i bk13: 1878a 4154042i bk14: 2524a 4149113i bk15: 1766a 4156518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853446
Row_Buffer_Locality_read = 0.917630
Row_Buffer_Locality_write = 0.674507
Bank_Level_Parallism = 1.422954
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.063727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029413 
total_CMD = 4173889 
util_bw = 122768 
Wasted_Col = 137356 
Wasted_Row = 88625 
Idle = 3825140 

BW Util Bottlenecks: 
RCDc_limit = 37868 
RCDWRc_limit = 29836 
WTRc_limit = 13797 
RTWc_limit = 72424 
CCDLc_limit = 38128 
rwq = 0 
CCDLc_limit_alone = 24143 
WTRc_limit_alone = 12584 
RTWc_limit_alone = 59652 

Commands details: 
total_CMD = 4173889 
n_nop = 4095645 
Read = 42552 
Write = 0 
L2_Alloc = 0 
L2_WB = 18832 
n_act = 8486 
n_pre = 8470 
n_ref = 0 
n_req = 57815 
total_req = 61384 

Dual Bus Interface Util: 
issued_total_row = 16956 
issued_total_col = 61384 
Row_Bus_Util =  0.004062 
CoL_Bus_Util = 0.014707 
Either_Row_CoL_Bus_Util = 0.018746 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001227 
queue_avg = 0.213123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1355205 -   mf: uid=6558277, sid4294967295:w4294967295, part=3, addr=0xc00aa800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355105), 
Ready @ 1355227 -   mf: uid=6558280, sid4294967295:w4294967295, part=3, addr=0xc00ac000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355127), 
Ready @ 1355230 -   mf: uid=6558281, sid4294967295:w4294967295, part=3, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355130), 
Ready @ 1355237 -   mf: uid=6558285, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355137), 
Ready @ 1355249 -   mf: uid=6558287, sid4294967295:w4294967295, part=3, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355149), 
Ready @ 1355263 -   mf: uid=6558289, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355163), 
Ready @ 1355272 -   mf: uid=6558291, sid4294967295:w4294967295, part=3, addr=0xc0098700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355172), 
Ready @ 1355290 -   mf: uid=6558293, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1355190), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4084535 n_act=9745 n_pre=9729 n_ref_event=0 n_req=65789 n_rd=48040 n_rd_L2_A=0 n_write=0 n_wr_bk=21956 bw_util=0.03354
n_activity=523841 dram_eff=0.2672
bk0: 3532a 4139397i bk1: 2902a 4144735i bk2: 3134a 4140207i bk3: 2612a 4146918i bk4: 3542a 4135864i bk5: 3064a 4140508i bk6: 3550a 4136221i bk7: 3086a 4141803i bk8: 3894a 4132118i bk9: 3436a 4136994i bk10: 3008a 4140948i bk11: 2492a 4146353i bk12: 2694a 4145653i bk13: 2284a 4148925i bk14: 2620a 4147073i bk15: 2190a 4152889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852103
Row_Buffer_Locality_read = 0.917256
Row_Buffer_Locality_write = 0.675756
Bank_Level_Parallism = 1.471852
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065661
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033540 
total_CMD = 4173889 
util_bw = 139992 
Wasted_Col = 155053 
Wasted_Row = 100120 
Idle = 3778724 

BW Util Bottlenecks: 
RCDc_limit = 42626 
RCDWRc_limit = 33902 
WTRc_limit = 17513 
RTWc_limit = 84875 
CCDLc_limit = 43209 
rwq = 0 
CCDLc_limit_alone = 27387 
WTRc_limit_alone = 16015 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 4173889 
n_nop = 4084535 
Read = 48040 
Write = 0 
L2_Alloc = 0 
L2_WB = 21956 
n_act = 9745 
n_pre = 9729 
n_ref = 0 
n_req = 65789 
total_req = 69996 

Dual Bus Interface Util: 
issued_total_row = 19474 
issued_total_col = 69996 
Row_Bus_Util =  0.004666 
CoL_Bus_Util = 0.016770 
Either_Row_CoL_Bus_Util = 0.021408 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001298 
queue_avg = 0.265091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4095801 n_act=8545 n_pre=8529 n_ref_event=463904 n_req=57563 n_rd=42342 n_rd_L2_A=0 n_write=0 n_wr_bk=18764 bw_util=0.02928
n_activity=470452 dram_eff=0.2598
bk0: 2422a 4150310i bk1: 3214a 4142235i bk2: 2220a 4152691i bk3: 2920a 4145942i bk4: 2542a 4147513i bk5: 3336a 4140151i bk6: 2526a 4150193i bk7: 3298a 4140623i bk8: 2696a 4145000i bk9: 3656a 4135549i bk10: 2016a 4151526i bk11: 2746a 4144002i bk12: 1866a 4154461i bk13: 2604a 4146538i bk14: 1770a 4156090i bk15: 2510a 4149256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851815
Row_Buffer_Locality_read = 0.916702
Row_Buffer_Locality_write = 0.671309
Bank_Level_Parallism = 1.426802
Bank_Level_Parallism_Col = 1.397626
Bank_Level_Parallism_Ready = 1.059003
write_to_read_ratio_blp_rw_average = 0.524430
GrpLevelPara = 1.220642 

BW Util details:
bwutil = 0.029280 
total_CMD = 4173889 
util_bw = 122212 
Wasted_Col = 137257 
Wasted_Row = 89258 
Idle = 3825162 

BW Util Bottlenecks: 
RCDc_limit = 38206 
RCDWRc_limit = 29844 
WTRc_limit = 14199 
RTWc_limit = 72573 
CCDLc_limit = 38023 
rwq = 0 
CCDLc_limit_alone = 24182 
WTRc_limit_alone = 12989 
RTWc_limit_alone = 59942 

Commands details: 
total_CMD = 4173889 
n_nop = 4095801 
Read = 42342 
Write = 0 
L2_Alloc = 0 
L2_WB = 18764 
n_act = 8545 
n_pre = 8529 
n_ref = 463904 
n_req = 57563 
total_req = 61106 

Dual Bus Interface Util: 
issued_total_row = 17074 
issued_total_col = 61106 
Row_Bus_Util =  0.004091 
CoL_Bus_Util = 0.014640 
Either_Row_CoL_Bus_Util = 0.018709 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001178 
queue_avg = 0.214691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214691
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4173889 n_nop=4087909 n_act=8237 n_pre=8221 n_ref_event=0 n_req=65439 n_rd=47780 n_rd_L2_A=0 n_write=0 n_wr_bk=21836 bw_util=0.03336
n_activity=495409 dram_eff=0.281
bk0: 2870a 4144904i bk1: 3418a 4141508i bk2: 2628a 4147148i bk3: 3124a 4143916i bk4: 3050a 4142275i bk5: 3532a 4139368i bk6: 3098a 4143894i bk7: 3554a 4139747i bk8: 3418a 4138007i bk9: 3894a 4134980i bk10: 2526a 4144134i bk11: 2906a 4144079i bk12: 2268a 4149192i bk13: 2696a 4146777i bk14: 2184a 4151686i bk15: 2614a 4149452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874356
Row_Buffer_Locality_read = 0.931415
Row_Buffer_Locality_write = 0.719973
Bank_Level_Parallism = 1.522994
Bank_Level_Parallism_Col = 1.488502
Bank_Level_Parallism_Ready = 1.073163
write_to_read_ratio_blp_rw_average = 0.573138
GrpLevelPara = 1.310074 

BW Util details:
bwutil = 0.033358 
total_CMD = 4173889 
util_bw = 139232 
Wasted_Col = 151677 
Wasted_Row = 76712 
Idle = 3806268 

BW Util Bottlenecks: 
RCDc_limit = 34970 
RCDWRc_limit = 28848 
WTRc_limit = 19430 
RTWc_limit = 100646 
CCDLc_limit = 37549 
rwq = 0 
CCDLc_limit_alone = 24167 
WTRc_limit_alone = 18150 
RTWc_limit_alone = 88544 

Commands details: 
total_CMD = 4173889 
n_nop = 4087909 
Read = 47780 
Write = 0 
L2_Alloc = 0 
L2_WB = 21836 
n_act = 8237 
n_pre = 8221 
n_ref = 0 
n_req = 65439 
total_req = 69616 

Dual Bus Interface Util: 
issued_total_row = 16458 
issued_total_col = 69616 
Row_Bus_Util =  0.003943 
CoL_Bus_Util = 0.016679 
Either_Row_CoL_Bus_Util = 0.020599 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001093 
queue_avg = 0.212271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135372, Miss = 24310, Miss_rate = 0.180, Pending_hits = 7387, Reservation_fails = 5288
L2_cache_bank[1]: Access = 162598, Miss = 31970, Miss_rate = 0.197, Pending_hits = 9726, Reservation_fails = 6781
L2_cache_bank[2]: Access = 148914, Miss = 29040, Miss_rate = 0.195, Pending_hits = 8255, Reservation_fails = 6014
L2_cache_bank[3]: Access = 171298, Miss = 34284, Miss_rate = 0.200, Pending_hits = 9451, Reservation_fails = 8734
L2_cache_bank[4]: Access = 161252, Miss = 32120, Miss_rate = 0.199, Pending_hits = 9619, Reservation_fails = 6157
L2_cache_bank[5]: Access = 135876, Miss = 24178, Miss_rate = 0.178, Pending_hits = 7541, Reservation_fails = 6592
L2_cache_bank[6]: Access = 169870, Miss = 34432, Miss_rate = 0.203, Pending_hits = 9087, Reservation_fails = 6381
L2_cache_bank[7]: Access = 150262, Miss = 28950, Miss_rate = 0.193, Pending_hits = 8454, Reservation_fails = 6134
L2_cache_bank[8]: Access = 134130, Miss = 24162, Miss_rate = 0.180, Pending_hits = 7365, Reservation_fails = 4339
L2_cache_bank[9]: Access = 161678, Miss = 31894, Miss_rate = 0.197, Pending_hits = 9612, Reservation_fails = 6562
L2_cache_bank[10]: Access = 149464, Miss = 28908, Miss_rate = 0.193, Pending_hits = 8276, Reservation_fails = 5488
L2_cache_bank[11]: Access = 169472, Miss = 34064, Miss_rate = 0.201, Pending_hits = 9004, Reservation_fails = 6062
L2_total_cache_accesses = 1850186
L2_total_cache_misses = 358312
L2_total_cache_miss_rate = 0.1937
L2_total_cache_pending_hits = 103777
L2_total_cache_reservation_fails = 74532
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 644215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 90267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38847
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47464
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 601
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38490
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1803
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5396
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 802972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 173404
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1499
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38490
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1850186
icnt_total_pkts_simt_to_mem=700622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.6324
	minimum = 5
	maximum = 739
Network latency average = 51.7148
	minimum = 5
	maximum = 739
Slowest packet = 2336259
Flit latency average = 49.0704
	minimum = 5
	maximum = 739
Slowest flit = 2490875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.190645
	minimum = 0.069941 (at node 14)
	maximum = 0.58675 (at node 18)
Accepted packet rate average = 0.190645
	minimum = 0.0745326 (at node 15)
	maximum = 0.305018 (at node 4)
Injected flit rate average = 0.203084
	minimum = 0.0896195 (at node 14)
	maximum = 0.58675 (at node 18)
Accepted flit rate average= 0.203084
	minimum = 0.102739 (at node 15)
	maximum = 0.305018 (at node 4)
Injected packet length average = 1.06525
Accepted packet length average = 1.06525
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9747 (48 samples)
	minimum = 5 (48 samples)
	maximum = 203.688 (48 samples)
Network latency average = 20.6362 (48 samples)
	minimum = 5 (48 samples)
	maximum = 200.938 (48 samples)
Flit latency average = 19.827 (48 samples)
	minimum = 5 (48 samples)
	maximum = 200.417 (48 samples)
Fragmentation average = 0.00239501 (48 samples)
	minimum = 0 (48 samples)
	maximum = 78.7917 (48 samples)
Injected packet rate average = 0.0745258 (48 samples)
	minimum = 0.0281599 (48 samples)
	maximum = 0.208406 (48 samples)
Accepted packet rate average = 0.0745258 (48 samples)
	minimum = 0.0257727 (48 samples)
	maximum = 0.113273 (48 samples)
Injected flit rate average = 0.0794598 (48 samples)
	minimum = 0.0364674 (48 samples)
	maximum = 0.208579 (48 samples)
Accepted flit rate average = 0.0794598 (48 samples)
	minimum = 0.0349497 (48 samples)
	maximum = 0.113273 (48 samples)
Injected packet size average = 1.0662 (48 samples)
Accepted packet size average = 1.0662 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 43 sec (4603 sec)
gpgpu_simulation_rate = 49137 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 1020408x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
kernel_stream_id = 60205
gpu_sim_cycle = 28673
gpu_sim_insn = 19880
gpu_ipc =       0.6933
gpu_tot_sim_cycle = 1383872
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     163.4543
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.7933% 
max_total_param_size = 0
gpu_stall_dramfull = 177546
gpu_stall_icnt2sh    = 327793
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3916
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7846
L2_BW  =       0.0475 GB/Sec
L2_BW_total  =      12.8358 GB/Sec
gpu_total_sim_rate=48624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 56306
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36698
L1D_cache:
	L1D_cache_core[0]: Access = 41890, Miss = 25250, Miss_rate = 0.603, Pending_hits = 2529, Reservation_fails = 14232
	L1D_cache_core[1]: Access = 41414, Miss = 25225, Miss_rate = 0.609, Pending_hits = 2859, Reservation_fails = 14408
	L1D_cache_core[2]: Access = 41110, Miss = 24686, Miss_rate = 0.600, Pending_hits = 2812, Reservation_fails = 12765
	L1D_cache_core[3]: Access = 41064, Miss = 24476, Miss_rate = 0.596, Pending_hits = 3025, Reservation_fails = 12710
	L1D_cache_core[4]: Access = 41111, Miss = 25199, Miss_rate = 0.613, Pending_hits = 2619, Reservation_fails = 16614
	L1D_cache_core[5]: Access = 40424, Miss = 24605, Miss_rate = 0.609, Pending_hits = 2441, Reservation_fails = 17805
	L1D_cache_core[6]: Access = 41382, Miss = 24906, Miss_rate = 0.602, Pending_hits = 2685, Reservation_fails = 14566
	L1D_cache_core[7]: Access = 40852, Miss = 24580, Miss_rate = 0.602, Pending_hits = 2648, Reservation_fails = 13040
	L1D_cache_core[8]: Access = 41158, Miss = 24842, Miss_rate = 0.604, Pending_hits = 2669, Reservation_fails = 12175
	L1D_cache_core[9]: Access = 41159, Miss = 24703, Miss_rate = 0.600, Pending_hits = 2671, Reservation_fails = 16026
	L1D_cache_core[10]: Access = 40744, Miss = 24715, Miss_rate = 0.607, Pending_hits = 2666, Reservation_fails = 14658
	L1D_cache_core[11]: Access = 41351, Miss = 24714, Miss_rate = 0.598, Pending_hits = 2673, Reservation_fails = 14906
	L1D_cache_core[12]: Access = 40629, Miss = 24514, Miss_rate = 0.603, Pending_hits = 2704, Reservation_fails = 18490
	L1D_cache_core[13]: Access = 41668, Miss = 25150, Miss_rate = 0.604, Pending_hits = 2814, Reservation_fails = 18813
	L1D_cache_core[14]: Access = 41539, Miss = 25317, Miss_rate = 0.609, Pending_hits = 2863, Reservation_fails = 16906
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 372882
	L1D_total_cache_miss_rate = 0.6039
	L1D_total_cache_pending_hits = 40678
	L1D_total_cache_reservation_fails = 228114
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 158076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121215
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1990174
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36136
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 22308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 249408
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 121215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 86717
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2026310

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 130387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27560
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 25333
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37098, 26376, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 411473
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363103
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 92792
gpgpu_n_l1cache_bkconflict = 25049
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25049
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1464938	W0_Idle:9889538	W0_Scoreboard:8803635	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2904824 {8:363103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58096480 {40:1452412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 277 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:210629 	15451 	59445 	42229 	37658 	3794 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009347 	613207 	137152 	10190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18928 	949 	199 	457207 	25719 	25515 	12026 	1176 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181816 	228601 	224610 	279330 	664760 	190658 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1138 	362 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        68       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     12406     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.515400  7.443103  6.675556  7.299456  6.254513  6.717423  6.654369  6.600579  5.965798  6.366624  6.312217  6.723591  7.086835  7.360825  7.794212  7.366167 
dram[1]:  7.234733  7.222901  7.031311  6.382353  6.590476  6.454784  7.016639  6.248416  6.194149  6.461171  6.534323  6.683250  7.460241  7.783784  7.688946  7.451746 
dram[2]:  7.454389  6.516326  7.295290  6.473002  6.830104  6.187166  6.725806  6.555769  6.485825  6.066007  6.844948  6.361446  7.775599  7.019391  7.483801  8.013378 
dram[3]:  7.245776  6.800356  6.396779  6.760377  6.470976  6.637959  6.374194  6.642970  6.322392  6.353742  6.702572  6.497121  7.515090  7.278688  7.503080  8.051213 
dram[4]:  6.678647  7.382759  6.856492  7.274864  6.141071  6.662300  6.654369  6.592485  5.814992  6.224288  6.275229  6.601398  7.130311  7.509474  7.980066  7.477223 
dram[5]:  8.178947  8.459511  8.049784  8.113027  7.588235  7.746753  8.265267  7.348624  6.935954  7.263448  7.271047  7.543186  8.896358  9.230380  9.846645  9.010179 
average row locality = 370260/53160 = 6.965011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       908      1335       954      1356      1089      1563      1069      1554      1171      1720       893      1292       802      1212       762      1148 
dram[1]:      1130      1467      1213      1484      1377      1689      1401      1680      1538      1860      1168      1371      1038      1298       992      1239 
dram[2]:      1336       920      1365       947      1559      1094      1568      1060      1716      1176      1331       838      1214       806      1157       750 
dram[3]:      1462      1148      1493      1205      1685      1382      1688      1393      1856      1543      1419      1114      1295      1043      1250       988 
dram[4]:       905      1339       953      1357      1082      1558      1067      1558      1164      1716       880      1277       797      1211       757      1149 
dram[5]:      1242      1349      1329      1365      1488      1560      1511      1546      1652      1727      1242      1271      1125      1201      1090      1139 
total dram writes = 122181
bank skew: 1860/750 = 2.48
chip skew: 21964/18770 = 1.17
average mf latency per bank:
dram[0]:       5619      4566      5213      4574      4470      3749      4349      3708      3695      3316      3833      4085      3704      3892      4145      4052
dram[1]:       4471      4415      4389      4338      4121      4133      4369      3975      3873      3422      4030      3783      3792      3470      3800      3733
dram[2]:       4256      5194      4338      5450      3568      4550      3375      4555      3122      3616      3513      4019      3619      3672      3681      4256
dram[3]:       4169      4283      4174      4389      3903      4018      3920      4356      3520      3591      3722      3934      3336      3656      3646      3783
dram[4]:       5618      4389      5448      4520      4843      3622      4558      3627      3823      3293      3847      4232      3738      3685      4192      4132
dram[5]:       3858      4816      3838      4845      3634      4282      3870      4501      3549      3835      3585      4127      3326      3699      3303      4177
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4183820 n_act=8557 n_pre=8541 n_ref_event=0 n_req=57829 n_rd=42564 n_rd_L2_A=0 n_write=0 n_wr_bk=18828 bw_util=0.02881
n_activity=472592 dram_eff=0.2598
bk0: 2438a 4237943i bk1: 3254a 4230821i bk2: 2214a 4240073i bk3: 2920a 4234711i bk4: 2572a 4236933i bk5: 3346a 4228235i bk6: 2536a 4237319i bk7: 3300a 4228567i bk8: 2710a 4233864i bk9: 3668a 4223385i bk10: 2058a 4239136i bk11: 2774a 4232918i bk12: 1874a 4241857i bk13: 2608a 4235302i bk14: 1788a 4244318i bk15: 2504a 4237333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852219
Row_Buffer_Locality_read = 0.917090
Row_Buffer_Locality_write = 0.671340
Bank_Level_Parallism = 1.423351
Bank_Level_Parallism_Col = 1.393591
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.526573
GrpLevelPara = 1.215889 

BW Util details:
bwutil = 0.028808 
total_CMD = 4262199 
util_bw = 122784 
Wasted_Col = 137992 
Wasted_Row = 90587 
Idle = 3910836 

BW Util Bottlenecks: 
RCDc_limit = 37990 
RCDWRc_limit = 30060 
WTRc_limit = 14225 
RTWc_limit = 72161 
CCDLc_limit = 38347 
rwq = 0 
CCDLc_limit_alone = 24409 
WTRc_limit_alone = 12969 
RTWc_limit_alone = 59479 

Commands details: 
total_CMD = 4262199 
n_nop = 4183820 
Read = 42564 
Write = 0 
L2_Alloc = 0 
L2_WB = 18828 
n_act = 8557 
n_pre = 8541 
n_ref = 0 
n_req = 57829 
total_req = 61392 

Dual Bus Interface Util: 
issued_total_row = 17098 
issued_total_col = 61392 
Row_Bus_Util =  0.004012 
CoL_Bus_Util = 0.014404 
Either_Row_CoL_Bus_Util = 0.018389 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001416 
queue_avg = 0.213875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4173042 n_act=9670 n_pre=9654 n_ref_event=0 n_req=65757 n_rd=48012 n_rd_L2_A=0 n_write=0 n_wr_bk=21945 bw_util=0.03283
n_activity=522670 dram_eff=0.2677
bk0: 2890a 4234451i bk1: 3542a 4227421i bk2: 2618a 4236218i bk3: 3110a 4229278i bk4: 3058a 4229853i bk5: 3560a 4224216i bk6: 3094a 4231429i bk7: 3544a 4225076i bk8: 3428a 4226104i bk9: 3906a 4220519i bk10: 2586a 4233155i bk11: 2906a 4230352i bk12: 2276a 4237056i bk13: 2700a 4233368i bk14: 2192a 4239630i bk15: 2602a 4235175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853156
Row_Buffer_Locality_read = 0.917896
Row_Buffer_Locality_write = 0.677994
Bank_Level_Parallism = 1.465612
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065550
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032827 
total_CMD = 4262199 
util_bw = 139914 
Wasted_Col = 155065 
Wasted_Row = 99149 
Idle = 3868071 

BW Util Bottlenecks: 
RCDc_limit = 42285 
RCDWRc_limit = 33654 
WTRc_limit = 18267 
RTWc_limit = 83009 
CCDLc_limit = 43892 
rwq = 0 
CCDLc_limit_alone = 27841 
WTRc_limit_alone = 16642 
RTWc_limit_alone = 68583 

Commands details: 
total_CMD = 4262199 
n_nop = 4173042 
Read = 48012 
Write = 0 
L2_Alloc = 0 
L2_WB = 21945 
n_act = 9670 
n_pre = 9654 
n_ref = 0 
n_req = 65757 
total_req = 69957 

Dual Bus Interface Util: 
issued_total_row = 19324 
issued_total_col = 69957 
Row_Bus_Util =  0.004534 
CoL_Bus_Util = 0.016413 
Either_Row_CoL_Bus_Util = 0.020918 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001391 
queue_avg = 0.250622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4183930 n_act=8486 n_pre=8470 n_ref_event=0 n_req=57840 n_rd=42572 n_rd_L2_A=0 n_write=0 n_wr_bk=18837 bw_util=0.02882
n_activity=471064 dram_eff=0.2607
bk0: 3268a 4231557i bk1: 2448a 4238437i bk2: 2920a 4233414i bk3: 2210a 4240521i bk4: 3344a 4228718i bk5: 2574a 4235780i bk6: 3318a 4228314i bk7: 2522a 4238292i bk8: 3668a 4224790i bk9: 2718a 4233798i bk10: 2856a 4232666i bk11: 1952a 4240793i bk12: 2606a 4235240i bk13: 1878a 4242288i bk14: 2524a 4237423i bk15: 1766a 4244786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853510
Row_Buffer_Locality_read = 0.917669
Row_Buffer_Locality_write = 0.674614
Bank_Level_Parallism = 1.422852
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.063702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028816 
total_CMD = 4262199 
util_bw = 122818 
Wasted_Col = 137432 
Wasted_Row = 88625 
Idle = 3913324 

BW Util Bottlenecks: 
RCDc_limit = 37868 
RCDWRc_limit = 29836 
WTRc_limit = 13797 
RTWc_limit = 72500 
CCDLc_limit = 38143 
rwq = 0 
CCDLc_limit_alone = 24143 
WTRc_limit_alone = 12584 
RTWc_limit_alone = 59713 

Commands details: 
total_CMD = 4262199 
n_nop = 4183930 
Read = 42572 
Write = 0 
L2_Alloc = 0 
L2_WB = 18837 
n_act = 8486 
n_pre = 8470 
n_ref = 0 
n_req = 57840 
total_req = 61409 

Dual Bus Interface Util: 
issued_total_row = 16956 
issued_total_col = 61409 
Row_Bus_Util =  0.003978 
CoL_Bus_Util = 0.014408 
Either_Row_CoL_Bus_Util = 0.018364 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001227 
queue_avg = 0.208708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4172835 n_act=9746 n_pre=9730 n_ref_event=0 n_req=65797 n_rd=48040 n_rd_L2_A=0 n_write=0 n_wr_bk=21964 bw_util=0.03285
n_activity=523957 dram_eff=0.2672
bk0: 3532a 4227707i bk1: 2902a 4233045i bk2: 3134a 4228517i bk3: 2612a 4235229i bk4: 3542a 4224175i bk5: 3064a 4228819i bk6: 3550a 4224532i bk7: 3086a 4230114i bk8: 3894a 4220409i bk9: 3436a 4225303i bk10: 3008a 4229257i bk11: 2492a 4234662i bk12: 2694a 4233962i bk13: 2284a 4237234i bk14: 2620a 4235382i bk15: 2190a 4241199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852106
Row_Buffer_Locality_read = 0.917256
Row_Buffer_Locality_write = 0.675846
Bank_Level_Parallism = 1.471818
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032849 
total_CMD = 4262199 
util_bw = 140008 
Wasted_Col = 155060 
Wasted_Row = 100132 
Idle = 3866999 

BW Util Bottlenecks: 
RCDc_limit = 42626 
RCDWRc_limit = 33909 
WTRc_limit = 17513 
RTWc_limit = 84875 
CCDLc_limit = 43209 
rwq = 0 
CCDLc_limit_alone = 27387 
WTRc_limit_alone = 16015 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 4262199 
n_nop = 4172835 
Read = 48040 
Write = 0 
L2_Alloc = 0 
L2_WB = 21964 
n_act = 9746 
n_pre = 9730 
n_ref = 0 
n_req = 65797 
total_req = 70004 

Dual Bus Interface Util: 
issued_total_row = 19476 
issued_total_col = 70004 
Row_Bus_Util =  0.004569 
CoL_Bus_Util = 0.016424 
Either_Row_CoL_Bus_Util = 0.020967 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001298 
queue_avg = 0.259598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4184079 n_act=8546 n_pre=8530 n_ref_event=463904 n_req=57593 n_rd=42366 n_rd_L2_A=0 n_write=0 n_wr_bk=18770 bw_util=0.02869
n_activity=470681 dram_eff=0.2598
bk0: 2426a 4238590i bk1: 3214a 4230543i bk2: 2220a 4241000i bk3: 2920a 4234251i bk4: 2550a 4235822i bk5: 3336a 4228460i bk6: 2538a 4238502i bk7: 3298a 4228933i bk8: 2696a 4233310i bk9: 3656a 4223859i bk10: 2016a 4239836i bk11: 2746a 4232313i bk12: 1866a 4242729i bk13: 2604a 4234849i bk14: 1770a 4244338i bk15: 2510a 4237567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851874
Row_Buffer_Locality_read = 0.916726
Row_Buffer_Locality_write = 0.671439
Bank_Level_Parallism = 1.426658
Bank_Level_Parallism_Col = 1.397456
Bank_Level_Parallism_Ready = 1.058974
write_to_read_ratio_blp_rw_average = 0.524568
GrpLevelPara = 1.220512 

BW Util details:
bwutil = 0.028688 
total_CMD = 4262199 
util_bw = 122272 
Wasted_Col = 137348 
Wasted_Row = 89268 
Idle = 3913311 

BW Util Bottlenecks: 
RCDc_limit = 38218 
RCDWRc_limit = 29844 
WTRc_limit = 14201 
RTWc_limit = 72649 
CCDLc_limit = 38041 
rwq = 0 
CCDLc_limit_alone = 24185 
WTRc_limit_alone = 12991 
RTWc_limit_alone = 60003 

Commands details: 
total_CMD = 4262199 
n_nop = 4184079 
Read = 42366 
Write = 0 
L2_Alloc = 0 
L2_WB = 18770 
n_act = 8546 
n_pre = 8530 
n_ref = 463904 
n_req = 57593 
total_req = 61136 

Dual Bus Interface Util: 
issued_total_row = 17076 
issued_total_col = 61136 
Row_Bus_Util =  0.004006 
CoL_Bus_Util = 0.014344 
Either_Row_CoL_Bus_Util = 0.018329 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001178 
queue_avg = 0.210256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4262199 n_nop=4176212 n_act=8238 n_pre=8222 n_ref_event=0 n_req=65444 n_rd=47784 n_rd_L2_A=0 n_write=0 n_wr_bk=21837 bw_util=0.03267
n_activity=495461 dram_eff=0.281
bk0: 2874a 4233184i bk1: 3418a 4229816i bk2: 2628a 4235457i bk3: 3124a 4232225i bk4: 3050a 4230585i bk5: 3532a 4227678i bk6: 3098a 4232204i bk7: 3554a 4228057i bk8: 3418a 4226317i bk9: 3894a 4223290i bk10: 2526a 4232444i bk11: 2906a 4232389i bk12: 2268a 4237502i bk13: 2696a 4235087i bk14: 2184a 4239997i bk15: 2614a 4237763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874351
Row_Buffer_Locality_read = 0.931400
Row_Buffer_Locality_write = 0.719989
Bank_Level_Parallism = 1.522946
Bank_Level_Parallism_Col = 1.488461
Bank_Level_Parallism_Ready = 1.073157
write_to_read_ratio_blp_rw_average = 0.573094
GrpLevelPara = 1.310048 

BW Util details:
bwutil = 0.032669 
total_CMD = 4262199 
util_bw = 139242 
Wasted_Col = 151692 
Wasted_Row = 76722 
Idle = 3894543 

BW Util Bottlenecks: 
RCDc_limit = 34982 
RCDWRc_limit = 28848 
WTRc_limit = 19432 
RTWc_limit = 100646 
CCDLc_limit = 37552 
rwq = 0 
CCDLc_limit_alone = 24170 
WTRc_limit_alone = 18152 
RTWc_limit_alone = 88544 

Commands details: 
total_CMD = 4262199 
n_nop = 4176212 
Read = 47784 
Write = 0 
L2_Alloc = 0 
L2_WB = 21837 
n_act = 8238 
n_pre = 8222 
n_ref = 0 
n_req = 65444 
total_req = 69621 

Dual Bus Interface Util: 
issued_total_row = 16460 
issued_total_col = 69621 
Row_Bus_Util =  0.003862 
CoL_Bus_Util = 0.016335 
Either_Row_CoL_Bus_Util = 0.020174 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001093 
queue_avg = 0.207885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135414, Miss = 24334, Miss_rate = 0.180, Pending_hits = 7387, Reservation_fails = 5288
L2_cache_bank[1]: Access = 162598, Miss = 31970, Miss_rate = 0.197, Pending_hits = 9726, Reservation_fails = 6781
L2_cache_bank[2]: Access = 148922, Miss = 29040, Miss_rate = 0.195, Pending_hits = 8255, Reservation_fails = 6014
L2_cache_bank[3]: Access = 171298, Miss = 34284, Miss_rate = 0.200, Pending_hits = 9451, Reservation_fails = 8734
L2_cache_bank[4]: Access = 161260, Miss = 32120, Miss_rate = 0.199, Pending_hits = 9619, Reservation_fails = 6157
L2_cache_bank[5]: Access = 135906, Miss = 24198, Miss_rate = 0.178, Pending_hits = 7541, Reservation_fails = 6592
L2_cache_bank[6]: Access = 169878, Miss = 34432, Miss_rate = 0.203, Pending_hits = 9087, Reservation_fails = 6381
L2_cache_bank[7]: Access = 150262, Miss = 28950, Miss_rate = 0.193, Pending_hits = 8454, Reservation_fails = 6134
L2_cache_bank[8]: Access = 134168, Miss = 24186, Miss_rate = 0.180, Pending_hits = 7365, Reservation_fails = 4339
L2_cache_bank[9]: Access = 161678, Miss = 31894, Miss_rate = 0.197, Pending_hits = 9612, Reservation_fails = 6562
L2_cache_bank[10]: Access = 149472, Miss = 28912, Miss_rate = 0.193, Pending_hits = 8276, Reservation_fails = 5488
L2_cache_bank[11]: Access = 169472, Miss = 34064, Miss_rate = 0.201, Pending_hits = 9004, Reservation_fails = 6062
L2_total_cache_accesses = 1850328
L2_total_cache_misses = 358384
L2_total_cache_miss_rate = 0.1937
L2_total_cache_pending_hits = 103777
L2_total_cache_reservation_fails = 74532
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 644215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 90315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38847
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47504
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 603
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38490
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1809
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5396
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 803036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 173434
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1499
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38490
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1850328
icnt_total_pkts_simt_to_mem=700680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2392232
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2550808
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000238965
	minimum = 0 (at node 0)
	maximum = 0.00149967 (at node 9)
Accepted packet rate average = 0.000238965
	minimum = 0 (at node 0)
	maximum = 0.00495239 (at node 9)
Injected flit rate average = 0.000258341
	minimum = 0 (at node 0)
	maximum = 0.00202281 (at node 9)
Accepted flit rate average= 0.000258341
	minimum = 0 (at node 0)
	maximum = 0.00495239 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6344 (49 samples)
	minimum = 5 (49 samples)
	maximum = 199.776 (49 samples)
Network latency average = 20.3188 (49 samples)
	minimum = 5 (49 samples)
	maximum = 196.959 (49 samples)
Flit latency average = 19.5244 (49 samples)
	minimum = 5 (49 samples)
	maximum = 196.429 (49 samples)
Fragmentation average = 0.00234613 (49 samples)
	minimum = 0 (49 samples)
	maximum = 77.1837 (49 samples)
Injected packet rate average = 0.0730098 (49 samples)
	minimum = 0.0275852 (49 samples)
	maximum = 0.204184 (49 samples)
Accepted packet rate average = 0.0730098 (49 samples)
	minimum = 0.0252467 (49 samples)
	maximum = 0.111062 (49 samples)
Injected flit rate average = 0.0778434 (49 samples)
	minimum = 0.0357232 (49 samples)
	maximum = 0.204364 (49 samples)
Accepted flit rate average = 0.0778434 (49 samples)
	minimum = 0.0342364 (49 samples)
	maximum = 0.111062 (49 samples)
Injected packet size average = 1.06621 (49 samples)
Accepted packet size average = 1.06621 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 32 sec (4652 sec)
gpgpu_simulation_rate = 48624 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 1010101x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
kernel_stream_id = 60205
gpu_sim_cycle = 29269
gpu_sim_insn = 295200
gpu_ipc =      10.0858
gpu_tot_sim_cycle = 1413141
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     160.2777
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.8648% 
max_total_param_size = 0
gpu_stall_dramfull = 177546
gpu_stall_icnt2sh    = 327793
partiton_level_parallism =       0.0799
partiton_level_parallism_total  =       0.3852
partiton_level_parallism_util =       1.0579
partiton_level_parallism_util_total  =       1.7794
L2_BW  =       2.7623 GB/Sec
L2_BW_total  =      12.6272 GB/Sec
gpu_total_sim_rate=48118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 57475
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36698
L1D_cache:
	L1D_cache_core[0]: Access = 41969, Miss = 25298, Miss_rate = 0.603, Pending_hits = 2529, Reservation_fails = 14232
	L1D_cache_core[1]: Access = 41493, Miss = 25273, Miss_rate = 0.609, Pending_hits = 2859, Reservation_fails = 14408
	L1D_cache_core[2]: Access = 41189, Miss = 24734, Miss_rate = 0.601, Pending_hits = 2812, Reservation_fails = 12765
	L1D_cache_core[3]: Access = 41143, Miss = 24524, Miss_rate = 0.596, Pending_hits = 3025, Reservation_fails = 12710
	L1D_cache_core[4]: Access = 41190, Miss = 25247, Miss_rate = 0.613, Pending_hits = 2619, Reservation_fails = 16614
	L1D_cache_core[5]: Access = 40503, Miss = 24653, Miss_rate = 0.609, Pending_hits = 2441, Reservation_fails = 17805
	L1D_cache_core[6]: Access = 41461, Miss = 24954, Miss_rate = 0.602, Pending_hits = 2685, Reservation_fails = 14566
	L1D_cache_core[7]: Access = 40931, Miss = 24628, Miss_rate = 0.602, Pending_hits = 2648, Reservation_fails = 13040
	L1D_cache_core[8]: Access = 41237, Miss = 24890, Miss_rate = 0.604, Pending_hits = 2669, Reservation_fails = 12175
	L1D_cache_core[9]: Access = 41238, Miss = 24751, Miss_rate = 0.600, Pending_hits = 2671, Reservation_fails = 16026
	L1D_cache_core[10]: Access = 40823, Miss = 24747, Miss_rate = 0.606, Pending_hits = 2666, Reservation_fails = 14658
	L1D_cache_core[11]: Access = 41430, Miss = 24770, Miss_rate = 0.598, Pending_hits = 2673, Reservation_fails = 14906
	L1D_cache_core[12]: Access = 40708, Miss = 24562, Miss_rate = 0.603, Pending_hits = 2704, Reservation_fails = 18490
	L1D_cache_core[13]: Access = 41747, Miss = 25198, Miss_rate = 0.604, Pending_hits = 2814, Reservation_fails = 18813
	L1D_cache_core[14]: Access = 41618, Miss = 25365, Miss_rate = 0.609, Pending_hits = 2863, Reservation_fails = 16906
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 373594
	L1D_total_cache_miss_rate = 0.6039
	L1D_total_cache_pending_hits = 40678
	L1D_total_cache_reservation_fails = 228114
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 158076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121350
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1998155
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37305
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 22308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 250128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 121350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 87182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2035460

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 130387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27560
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 25333
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38304, 26376, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 414833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363807
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 25049
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25049
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1465703	W0_Idle:10492301	W0_Scoreboard:9011255	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2910456 {8:363807,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58209120 {40:1455228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 276 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:211334 	15477 	59533 	42230 	37658 	3794 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1013089 	613211 	137152 	10190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20082 	959 	204 	458376 	25719 	25515 	12026 	1176 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185538 	228625 	224610 	279330 	664760 	190658 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1176 	363 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.589796  7.444062  6.693333  7.299456  6.250451  6.729136  6.686047  6.617945  6.017915  6.366624  6.350679  6.723591  7.156863  7.373196  7.794212  7.379015 
dram[1]:  7.236190  7.224085  7.031311  6.382353  6.609524  6.465269  7.036606  6.263625  6.194149  6.461171  6.534323  6.683250  7.477108  7.796258  7.704370  7.464066 
dram[2]:  7.455327  6.595529  7.295290  6.488121  6.847988  6.183274  6.743402  6.593090  6.485825  6.118812  6.844948  6.395181  7.790850  7.088643  7.496760  8.013378 
dram[3]:  7.246933  6.795373  6.396779  6.760377  6.486807  6.657097  6.389678  6.655608  6.322392  6.353742  6.702572  6.497121  7.529175  7.295082  7.515400  8.061995 
dram[4]:  6.760000  7.376936  6.886105  7.274864  6.137255  6.679767  6.686047  6.604046  5.866029  6.224288  6.314220  6.601398  7.212465  7.524210  7.980066  7.485900 
dram[5]:  8.187368  8.451128  8.049784  8.113027  7.602496  7.746753  8.288168  7.348624  6.935954  7.263448  7.271047  7.543186  8.907563  9.235443  9.856230  9.017812 
average row locality = 371080/53181 = 6.977680
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       924      1335       958      1356      1093      1563      1072      1554      1171      1720       898      1292       807      1218       762      1154 
dram[1]:      1130      1467      1213      1484      1377      1689      1401      1680      1538      1860      1168      1371      1045      1304       998      1245 
dram[2]:      1336       936      1365       950      1559      1098      1568      1062      1716      1176      1331       844      1221       811      1163       750 
dram[3]:      1462      1148      1493      1205      1685      1382      1688      1393      1856      1543      1419      1114      1302      1050      1256       992 
dram[4]:       921      1339       958      1357      1086      1558      1070      1558      1164      1716       885      1277       802      1218       757      1153 
dram[5]:      1242      1349      1329      1365      1488      1560      1511      1546      1652      1727      1242      1271      1129      1203      1093      1142 
total dram writes = 122389
bank skew: 1860/750 = 2.48
chip skew: 21988/18819 = 1.17
average mf latency per bank:
dram[0]:       5533      4566      5198      4574      4485      3755      4375      3716      3708      3316      3823      4085      3691      3873      4153      4031
dram[1]:       4471      4415      4389      4338      4129      4138      4377      3982      3873      3422      4030      3783      3767      3454      3777      3715
dram[2]:       4256      5116      4338      5439      3575      4565      3383      4578      3122      3630      3513      4001      3598      3660      3662      4264
dram[3]:       4169      4283      4174      4389      3910      4027      3927      4361      3520      3591      3722      3934      3318      3632      3628      3768
dram[4]:       5532      4389      5427      4520      4849      3630      4584      3632      3837      3293      3836      4232      3726      3664      4200      4118
dram[5]:       3858      4816      3838      4845      3639      4288      3878      4505      3549      3835      3585      4127      3315      3693      3294      4166
maximum mf latency per bank:
dram[0]:        628      1305       955      1364      1016      1326      1182       937       739       877       633       878       620       958       610      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848       907       847       629       879       632      1164       612
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1101       803       926       863       684       946       659       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4273749 n_act=8563 n_pre=8547 n_ref_event=0 n_req=58034 n_rd=42720 n_rd_L2_A=0 n_write=0 n_wr_bk=18877 bw_util=0.02831
n_activity=474274 dram_eff=0.2598
bk0: 2478a 4327675i bk1: 3262a 4320934i bk2: 2218a 4330130i bk3: 2920a 4324856i bk4: 2572a 4327054i bk5: 3354a 4318378i bk6: 2556a 4327442i bk7: 3312a 4318709i bk8: 2742a 4324008i bk9: 3668a 4313530i bk10: 2070a 4329176i bk11: 2774a 4323065i bk12: 1894a 4331899i bk13: 2608a 4325389i bk14: 1788a 4334468i bk15: 2504a 4327417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852638
Row_Buffer_Locality_read = 0.917322
Row_Buffer_Locality_write = 0.672195
Bank_Level_Parallism = 1.422316
Bank_Level_Parallism_Col = 1.392345
Bank_Level_Parallism_Ready = 1.062111
write_to_read_ratio_blp_rw_average = 0.527303
GrpLevelPara = 1.215017 

BW Util details:
bwutil = 0.028305 
total_CMD = 4352345 
util_bw = 123194 
Wasted_Col = 138631 
Wasted_Row = 90654 
Idle = 3999866 

BW Util Bottlenecks: 
RCDc_limit = 38026 
RCDWRc_limit = 30081 
WTRc_limit = 14301 
RTWc_limit = 72653 
CCDLc_limit = 38462 
rwq = 0 
CCDLc_limit_alone = 24434 
WTRc_limit_alone = 13037 
RTWc_limit_alone = 59889 

Commands details: 
total_CMD = 4352345 
n_nop = 4273749 
Read = 42720 
Write = 0 
L2_Alloc = 0 
L2_WB = 18877 
n_act = 8563 
n_pre = 8547 
n_ref = 0 
n_req = 58034 
total_req = 61597 

Dual Bus Interface Util: 
issued_total_row = 17110 
issued_total_col = 61597 
Row_Bus_Util =  0.003931 
CoL_Bus_Util = 0.014153 
Either_Row_CoL_Bus_Util = 0.018058 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001412 
queue_avg = 0.209557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4263099 n_act=9672 n_pre=9656 n_ref_event=0 n_req=65842 n_rd=48072 n_rd_L2_A=0 n_write=0 n_wr_bk=21970 bw_util=0.03219
n_activity=523343 dram_eff=0.2677
bk0: 2898a 4324568i bk1: 3550a 4317535i bk2: 2618a 4326361i bk3: 3110a 4319422i bk4: 3070a 4319997i bk5: 3568a 4314362i bk6: 3106a 4321575i bk7: 3556a 4315222i bk8: 3428a 4316250i bk9: 3906a 4310665i bk10: 2586a 4323301i bk11: 2906a 4320498i bk12: 2276a 4327118i bk13: 2700a 4323451i bk14: 2192a 4329714i bk15: 2602a 4325258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853316
Row_Buffer_Locality_read = 0.917956
Row_Buffer_Locality_write = 0.678447
Bank_Level_Parallism = 1.465254
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032186 
total_CMD = 4352345 
util_bw = 140084 
Wasted_Col = 155293 
Wasted_Row = 99169 
Idle = 3957799 

BW Util Bottlenecks: 
RCDc_limit = 42309 
RCDWRc_limit = 33654 
WTRc_limit = 18272 
RTWc_limit = 83207 
CCDLc_limit = 43937 
rwq = 0 
CCDLc_limit_alone = 27847 
WTRc_limit_alone = 16647 
RTWc_limit_alone = 68742 

Commands details: 
total_CMD = 4352345 
n_nop = 4263099 
Read = 48072 
Write = 0 
L2_Alloc = 0 
L2_WB = 21970 
n_act = 9672 
n_pre = 9656 
n_ref = 0 
n_req = 65842 
total_req = 70042 

Dual Bus Interface Util: 
issued_total_row = 19328 
issued_total_col = 70042 
Row_Bus_Util =  0.004441 
CoL_Bus_Util = 0.016093 
Either_Row_CoL_Bus_Util = 0.020505 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001389 
queue_avg = 0.245456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4273861 n_act=8491 n_pre=8475 n_ref_event=0 n_req=58045 n_rd=42728 n_rd_L2_A=0 n_write=0 n_wr_bk=18886 bw_util=0.02831
n_activity=472704 dram_eff=0.2607
bk0: 3276a 4321677i bk1: 2484a 4328198i bk2: 2920a 4323556i bk3: 2214a 4330599i bk4: 3356a 4318862i bk5: 2574a 4325882i bk6: 3330a 4318456i bk7: 2546a 4328415i bk8: 3668a 4314931i bk9: 2750a 4323943i bk10: 2856a 4322812i bk11: 1960a 4330810i bk12: 2606a 4325304i bk13: 1898a 4332330i bk14: 2524a 4327510i bk15: 1766a 4334937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853941
Row_Buffer_Locality_read = 0.917923
Row_Buffer_Locality_write = 0.675459
Bank_Level_Parallism = 1.421923
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.063491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028313 
total_CMD = 4352345 
util_bw = 123228 
Wasted_Col = 138080 
Wasted_Row = 88665 
Idle = 4002372 

BW Util Bottlenecks: 
RCDc_limit = 37892 
RCDWRc_limit = 29856 
WTRc_limit = 13880 
RTWc_limit = 73015 
CCDLc_limit = 38261 
rwq = 0 
CCDLc_limit_alone = 24167 
WTRc_limit_alone = 12658 
RTWc_limit_alone = 60143 

Commands details: 
total_CMD = 4352345 
n_nop = 4273861 
Read = 42728 
Write = 0 
L2_Alloc = 0 
L2_WB = 18886 
n_act = 8491 
n_pre = 8475 
n_ref = 0 
n_req = 58045 
total_req = 61614 

Dual Bus Interface Util: 
issued_total_row = 16966 
issued_total_col = 61614 
Row_Bus_Util =  0.003898 
CoL_Bus_Util = 0.014157 
Either_Row_CoL_Bus_Util = 0.018033 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001223 
queue_avg = 0.204485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4262897 n_act=9748 n_pre=9732 n_ref_event=0 n_req=65877 n_rd=48096 n_rd_L2_A=0 n_write=0 n_wr_bk=21988 bw_util=0.03221
n_activity=524598 dram_eff=0.2672
bk0: 3540a 4317824i bk1: 2906a 4323159i bk2: 3134a 4318660i bk3: 2612a 4325373i bk4: 3554a 4314319i bk5: 3076a 4318964i bk6: 3562a 4314678i bk7: 3094a 4320260i bk8: 3894a 4310555i bk9: 3436a 4315449i bk10: 3008a 4319403i bk11: 2492a 4324808i bk12: 2694a 4324023i bk13: 2284a 4327318i bk14: 2620a 4325465i bk15: 2190a 4331304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852255
Row_Buffer_Locality_read = 0.917311
Row_Buffer_Locality_write = 0.676284
Bank_Level_Parallism = 1.471475
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032205 
total_CMD = 4352345 
util_bw = 140168 
Wasted_Col = 155274 
Wasted_Row = 100152 
Idle = 3956751 

BW Util Bottlenecks: 
RCDc_limit = 42650 
RCDWRc_limit = 33909 
WTRc_limit = 17517 
RTWc_limit = 85059 
CCDLc_limit = 43251 
rwq = 0 
CCDLc_limit_alone = 27393 
WTRc_limit_alone = 16019 
RTWc_limit_alone = 70699 

Commands details: 
total_CMD = 4352345 
n_nop = 4262897 
Read = 48096 
Write = 0 
L2_Alloc = 0 
L2_WB = 21988 
n_act = 9748 
n_pre = 9732 
n_ref = 0 
n_req = 65877 
total_req = 70084 

Dual Bus Interface Util: 
issued_total_row = 19480 
issued_total_col = 70084 
Row_Bus_Util =  0.004476 
CoL_Bus_Util = 0.016103 
Either_Row_CoL_Bus_Util = 0.020552 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001297 
queue_avg = 0.254247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4274010 n_act=8551 n_pre=8535 n_ref_event=463904 n_req=57798 n_rd=42522 n_rd_L2_A=0 n_write=0 n_wr_bk=18819 bw_util=0.02819
n_activity=472336 dram_eff=0.2597
bk0: 2462a 4328352i bk1: 3218a 4320656i bk2: 2228a 4331034i bk3: 2920a 4324396i bk4: 2550a 4325945i bk5: 3348a 4318603i bk6: 2558a 4328626i bk7: 3306a 4319075i bk8: 2728a 4323453i bk9: 3656a 4314005i bk10: 2028a 4329877i bk11: 2746a 4322460i bk12: 1890a 4332769i bk13: 2604a 4324934i bk14: 1770a 4334487i bk15: 2510a 4327673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852313
Row_Buffer_Locality_read = 0.916984
Row_Buffer_Locality_write = 0.672296
Bank_Level_Parallism = 1.425641
Bank_Level_Parallism_Col = 1.396186
Bank_Level_Parallism_Ready = 1.058778
write_to_read_ratio_blp_rw_average = 0.525304
GrpLevelPara = 1.219624 

BW Util details:
bwutil = 0.028188 
total_CMD = 4352345 
util_bw = 122682 
Wasted_Col = 137983 
Wasted_Row = 89312 
Idle = 4002368 

BW Util Bottlenecks: 
RCDc_limit = 38242 
RCDWRc_limit = 29865 
WTRc_limit = 14286 
RTWc_limit = 73148 
CCDLc_limit = 38154 
rwq = 0 
CCDLc_limit_alone = 24209 
WTRc_limit_alone = 13067 
RTWc_limit_alone = 60422 

Commands details: 
total_CMD = 4352345 
n_nop = 4274010 
Read = 42522 
Write = 0 
L2_Alloc = 0 
L2_WB = 18819 
n_act = 8551 
n_pre = 8535 
n_ref = 463904 
n_req = 57798 
total_req = 61341 

Dual Bus Interface Util: 
issued_total_row = 17086 
issued_total_col = 61341 
Row_Bus_Util =  0.003926 
CoL_Bus_Util = 0.014094 
Either_Row_CoL_Bus_Util = 0.017998 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001174 
queue_avg = 0.206002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4352345 n_nop=4266316 n_act=8239 n_pre=8223 n_ref_event=0 n_req=65484 n_rd=47812 n_rd_L2_A=0 n_write=0 n_wr_bk=21849 bw_util=0.03201
n_activity=495782 dram_eff=0.281
bk0: 2878a 4323331i bk1: 3422a 4319932i bk2: 2628a 4325601i bk3: 3124a 4322370i bk4: 3058a 4320730i bk5: 3532a 4317823i bk6: 3110a 4322350i bk7: 3554a 4318203i bk8: 3418a 4316463i bk9: 3894a 4313436i bk10: 2526a 4322590i bk11: 2906a 4322535i bk12: 2268a 4327627i bk13: 2696a 4325191i bk14: 2184a 4330144i bk15: 2614a 4327844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874412
Row_Buffer_Locality_read = 0.931419
Row_Buffer_Locality_write = 0.720179
Bank_Level_Parallism = 1.522733
Bank_Level_Parallism_Col = 1.488218
Bank_Level_Parallism_Ready = 1.073116
write_to_read_ratio_blp_rw_average = 0.573230
GrpLevelPara = 1.309907 

BW Util details:
bwutil = 0.032011 
total_CMD = 4352345 
util_bw = 139322 
Wasted_Col = 151800 
Wasted_Row = 76732 
Idle = 3984491 

BW Util Bottlenecks: 
RCDc_limit = 34994 
RCDWRc_limit = 28848 
WTRc_limit = 19434 
RTWc_limit = 100739 
CCDLc_limit = 37558 
rwq = 0 
CCDLc_limit_alone = 24173 
WTRc_limit_alone = 18154 
RTWc_limit_alone = 88634 

Commands details: 
total_CMD = 4352345 
n_nop = 4266316 
Read = 47812 
Write = 0 
L2_Alloc = 0 
L2_WB = 21849 
n_act = 8239 
n_pre = 8223 
n_ref = 0 
n_req = 65484 
total_req = 69661 

Dual Bus Interface Util: 
issued_total_row = 16462 
issued_total_col = 69661 
Row_Bus_Util =  0.003782 
CoL_Bus_Util = 0.016005 
Either_Row_CoL_Bus_Util = 0.019766 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001093 
queue_avg = 0.203592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136752, Miss = 24472, Miss_rate = 0.179, Pending_hits = 7399, Reservation_fails = 5378
L2_cache_bank[1]: Access = 163198, Miss = 32008, Miss_rate = 0.196, Pending_hits = 9758, Reservation_fails = 6864
L2_cache_bank[2]: Access = 149418, Miss = 29082, Miss_rate = 0.195, Pending_hits = 8291, Reservation_fails = 6097
L2_cache_bank[3]: Access = 171898, Miss = 34322, Miss_rate = 0.200, Pending_hits = 9495, Reservation_fails = 8895
L2_cache_bank[4]: Access = 161756, Miss = 32162, Miss_rate = 0.199, Pending_hits = 9667, Reservation_fails = 6240
L2_cache_bank[5]: Access = 137116, Miss = 24332, Miss_rate = 0.177, Pending_hits = 7553, Reservation_fails = 6683
L2_cache_bank[6]: Access = 170374, Miss = 34474, Miss_rate = 0.202, Pending_hits = 9135, Reservation_fails = 6562
L2_cache_bank[7]: Access = 150742, Miss = 28984, Miss_rate = 0.192, Pending_hits = 8486, Reservation_fails = 6224
L2_cache_bank[8]: Access = 135378, Miss = 24328, Miss_rate = 0.180, Pending_hits = 7377, Reservation_fails = 4429
L2_cache_bank[9]: Access = 162158, Miss = 31928, Miss_rate = 0.197, Pending_hits = 9644, Reservation_fails = 6652
L2_cache_bank[10]: Access = 150008, Miss = 28946, Miss_rate = 0.193, Pending_hits = 8308, Reservation_fails = 5571
L2_cache_bank[11]: Access = 169952, Miss = 34068, Miss_rate = 0.200, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1858750
L2_total_cache_misses = 359106
L2_total_cache_miss_rate = 0.1932
L2_total_cache_pending_hits = 104129
L2_total_cache_reservation_fails = 75747
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 646319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39019
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5576
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 621
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39705
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1863
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5576
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 805852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174364
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 59988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1499
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 39705
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1858750
icnt_total_pkts_simt_to_mem=703483
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0789
	minimum = 5
	maximum = 18
Network latency average = 5.0789
	minimum = 5
	maximum = 18
Slowest packet = 2392289
Flit latency average = 5.0433
	minimum = 5
	maximum = 18
Slowest flit = 2551016
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136157
	minimum = 0.00481738 (at node 10)
	maximum = 0.0457139 (at node 15)
Accepted packet rate average = 0.0136157
	minimum = 0.00444156 (at node 22)
	maximum = 0.0193379 (at node 0)
Injected flit rate average = 0.0142041
	minimum = 0.00587652 (at node 10)
	maximum = 0.0457139 (at node 15)
Accepted flit rate average= 0.0142041
	minimum = 0.00512488 (at node 22)
	maximum = 0.0193379 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3033 (50 samples)
	minimum = 5 (50 samples)
	maximum = 196.14 (50 samples)
Network latency average = 20.014 (50 samples)
	minimum = 5 (50 samples)
	maximum = 193.38 (50 samples)
Flit latency average = 19.2348 (50 samples)
	minimum = 5 (50 samples)
	maximum = 192.86 (50 samples)
Fragmentation average = 0.00229921 (50 samples)
	minimum = 0 (50 samples)
	maximum = 75.64 (50 samples)
Injected packet rate average = 0.0718219 (50 samples)
	minimum = 0.0271299 (50 samples)
	maximum = 0.201014 (50 samples)
Accepted packet rate average = 0.0718219 (50 samples)
	minimum = 0.0248306 (50 samples)
	maximum = 0.109228 (50 samples)
Injected flit rate average = 0.0765706 (50 samples)
	minimum = 0.0351262 (50 samples)
	maximum = 0.201191 (50 samples)
Accepted flit rate average = 0.0765706 (50 samples)
	minimum = 0.0336542 (50 samples)
	maximum = 0.109228 (50 samples)
Injected packet size average = 1.06612 (50 samples)
Accepted packet size average = 1.06612 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 27 sec (4707 sec)
gpgpu_simulation_rate = 48118 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 1000000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
kernel_stream_id = 60205
gpu_sim_cycle = 10573
gpu_sim_insn = 5356800
gpu_ipc =     506.6490
gpu_tot_sim_cycle = 1423714
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     162.8500
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.2272% 
gpu_tot_occupancy = 33.3088% 
max_total_param_size = 0
gpu_stall_dramfull = 182151
gpu_stall_icnt2sh    = 333299
partiton_level_parallism =       1.1396
partiton_level_parallism_total  =       0.3908
partiton_level_parallism_util =       1.8771
partiton_level_parallism_util_total  =       1.7814
L2_BW  =      37.2233 GB/Sec
L2_BW_total  =      12.8098 GB/Sec
gpu_total_sim_rate=48913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 59136
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39099
L1D_cache:
	L1D_cache_core[0]: Access = 42929, Miss = 25921, Miss_rate = 0.604, Pending_hits = 2637, Reservation_fails = 15092
	L1D_cache_core[1]: Access = 42389, Miss = 25789, Miss_rate = 0.608, Pending_hits = 2964, Reservation_fails = 15284
	L1D_cache_core[2]: Access = 42149, Miss = 25332, Miss_rate = 0.601, Pending_hits = 2899, Reservation_fails = 13302
	L1D_cache_core[3]: Access = 42103, Miss = 25115, Miss_rate = 0.597, Pending_hits = 3121, Reservation_fails = 14186
	L1D_cache_core[4]: Access = 42150, Miss = 25832, Miss_rate = 0.613, Pending_hits = 2764, Reservation_fails = 17810
	L1D_cache_core[5]: Access = 41527, Miss = 25261, Miss_rate = 0.608, Pending_hits = 2526, Reservation_fails = 18225
	L1D_cache_core[6]: Access = 42357, Miss = 25542, Miss_rate = 0.603, Pending_hits = 2749, Reservation_fails = 15374
	L1D_cache_core[7]: Access = 41891, Miss = 25188, Miss_rate = 0.601, Pending_hits = 2811, Reservation_fails = 13738
	L1D_cache_core[8]: Access = 42197, Miss = 25470, Miss_rate = 0.604, Pending_hits = 2779, Reservation_fails = 12963
	L1D_cache_core[9]: Access = 42198, Miss = 25314, Miss_rate = 0.600, Pending_hits = 2787, Reservation_fails = 16371
	L1D_cache_core[10]: Access = 41783, Miss = 25186, Miss_rate = 0.603, Pending_hits = 2763, Reservation_fails = 15459
	L1D_cache_core[11]: Access = 42518, Miss = 25444, Miss_rate = 0.598, Pending_hits = 2813, Reservation_fails = 15459
	L1D_cache_core[12]: Access = 41604, Miss = 25113, Miss_rate = 0.604, Pending_hits = 2800, Reservation_fails = 19539
	L1D_cache_core[13]: Access = 42707, Miss = 25758, Miss_rate = 0.603, Pending_hits = 2910, Reservation_fails = 19043
	L1D_cache_core[14]: Access = 42578, Miss = 25915, Miss_rate = 0.609, Pending_hits = 2988, Reservation_fails = 17739
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 382180
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 42311
	L1D_total_cache_reservation_fails = 239584
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 169546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126750
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2081094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38966
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27734
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 23894
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 126750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90782
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2120060

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 133631
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35782
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27734
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38583, 26655, 12183, 12183, 12183, 12183, 12183, 12183, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 422224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372181
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 25240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1503055	W0_Idle:10502648	W0_Scoreboard:9103454	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2977448 {8:372181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59548960 {40:1488724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 277 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:214465 	15677 	59870 	42434 	37881 	3803 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038614 	623224 	140397 	12103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20143 	973 	204 	468368 	26434 	26484 	12205 	1295 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188568 	234492 	229792 	286628 	681655 	193082 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1188 	369 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.589796  7.513746  6.704444  7.386570  6.214286  6.721098  6.672447  6.595745  6.033980  6.351485  6.358745  6.798951  7.179272  7.451546  7.819936  7.475375 
dram[1]:  7.313688  7.286149  7.125245  6.452941  6.623234  6.461140  7.077176  6.268414  6.238845  6.498229  6.555964  6.718033  7.571084  7.875260  7.820051  7.556468 
dram[2]:  7.524871  6.590264  7.382246  6.501080  6.858407  6.149912  6.737752  6.582061  6.492405  6.122549  6.918685  6.356295  7.875817  7.110803  7.593953  8.040133 
dram[3]:  7.309341  6.875666  6.467057  6.850944  6.482399  6.640502  6.392630  6.706708  6.323733  6.405914  6.725397  6.499051  7.607646  7.386417  7.607803  8.185984 
dram[4]:  6.760000  7.453608  6.897494  7.361664  6.124114  6.673851  6.672447  6.589235  5.854661  6.250305  6.294117  6.655113  7.235127  7.606316  8.006644  7.585683 
dram[5]:  8.254202  8.450281  8.136364  8.128352  7.641844  7.737864  8.301318  7.361832  7.001445  7.275482  7.308163  7.520992  9.008404  9.240506  9.977635  9.035624 
average row locality = 375184/53537 = 7.007938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       924      1351       963      1372      1104      1586      1085      1579      1193      1752       915      1318       815      1224       770      1167 
dram[1]:      1146      1483      1229      1500      1400      1712      1430      1707      1570      1892      1187      1395      1052      1310      1011      1258 
dram[2]:      1352       936      1381       956      1582      1110      1593      1076      1748      1199      1357       858      1228       819      1176       758 
dram[3]:      1478      1164      1509      1221      1708      1406      1715      1423      1888      1575      1443      1130      1309      1057      1269      1006 
dram[4]:       921      1355       963      1373      1097      1582      1083      1584      1184      1748       902      1301       810      1225       765      1167 
dram[5]:      1250      1357      1337      1373      1501      1570      1524      1562      1668      1743      1250      1282      1133      1205      1099      1149 
total dram writes = 123893
bank skew: 1892/758 = 2.50
chip skew: 22301/19060 = 1.17
average mf latency per bank:
dram[0]:       5794      4538      5427      4545      4709      3750      4801      3739      4091      3297      4364      4043      4122      3883      4292      4012
dram[1]:       4438      4389      4366      4313      4138      4131      4389      3996      3842      3401      4015      3754      3782      3466      3759      3701
dram[2]:       4232      5353      4313      5640      3592      4725      3416      4918      3105      3976      3482      4576      3610      4107      3649      4409
dram[3]:       4146      4252      4151      4363      3925      4029      3948      4348      3497      3564      3697      3917      3331      3643      3616      3745
dram[4]:       5706      4364      5569      4492      4928      3642      4882      3645      4206      3275      4370      4192      4233      3675      4287      4096
dram[5]:       3859      4809      3842      4837      3659      4328      3933      4527      3558      3836      3606      4124      3339      3713      3303      4166
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1215       877      1373       878      1377       958       662      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848      1315       847      1444       879      1441      1164       626
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1133       803      1301       863      1408       946      1404       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4305604 n_act=8624 n_pre=8608 n_ref_event=0 n_req=58619 n_rd=43064 n_rd_L2_A=0 n_write=0 n_wr_bk=19118 bw_util=0.02836
n_activity=479555 dram_eff=0.2593
bk0: 2478a 4360239i bk1: 3294a 4353281i bk2: 2218a 4362704i bk3: 2952a 4357262i bk4: 2572a 4359477i bk5: 3386a 4350477i bk6: 2556a 4359905i bk7: 3364a 4350640i bk8: 2754a 4356428i bk9: 3732a 4345406i bk10: 2082a 4361565i bk11: 2818a 4355231i bk12: 1894a 4364389i bk13: 2640a 4357902i bk14: 1788a 4366997i bk15: 2536a 4359870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853068
Row_Buffer_Locality_read = 0.917565
Row_Buffer_Locality_write = 0.674510
Bank_Level_Parallism = 1.420763
Bank_Level_Parallism_Col = 1.390917
Bank_Level_Parallism_Ready = 1.061865
write_to_read_ratio_blp_rw_average = 0.528862
GrpLevelPara = 1.214314 

BW Util details:
bwutil = 0.028362 
total_CMD = 4384907 
util_bw = 124364 
Wasted_Col = 140007 
Wasted_Row = 91420 
Idle = 4029116 

BW Util Bottlenecks: 
RCDc_limit = 38225 
RCDWRc_limit = 30363 
WTRc_limit = 14392 
RTWc_limit = 73617 
CCDLc_limit = 38762 
rwq = 0 
CCDLc_limit_alone = 24558 
WTRc_limit_alone = 13122 
RTWc_limit_alone = 60683 

Commands details: 
total_CMD = 4384907 
n_nop = 4305604 
Read = 43064 
Write = 0 
L2_Alloc = 0 
L2_WB = 19118 
n_act = 8624 
n_pre = 8608 
n_ref = 0 
n_req = 58619 
total_req = 62182 

Dual Bus Interface Util: 
issued_total_row = 17232 
issued_total_col = 62182 
Row_Bus_Util =  0.003930 
CoL_Bus_Util = 0.014181 
Either_Row_CoL_Bus_Util = 0.018085 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001400 
queue_avg = 0.208955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4294579 n_act=9743 n_pre=9727 n_ref_event=0 n_req=66782 n_rd=48700 n_rd_L2_A=0 n_write=0 n_wr_bk=22282 bw_util=0.03238
n_activity=530565 dram_eff=0.2676
bk0: 2930a 4356852i bk1: 3582a 4349885i bk2: 2650a 4358722i bk3: 3142a 4351802i bk4: 3102a 4352192i bk5: 3600a 4346508i bk6: 3158a 4353690i bk7: 3608a 4347198i bk8: 3492a 4348305i bk9: 3970a 4342682i bk10: 2618a 4355371i bk11: 2950a 4352670i bk12: 2308a 4359526i bk13: 2732a 4355867i bk14: 2224a 4362225i bk15: 2634a 4357702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854317
Row_Buffer_Locality_read = 0.918501
Row_Buffer_Locality_write = 0.681451
Bank_Level_Parallism = 1.463490
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032376 
total_CMD = 4384907 
util_bw = 141964 
Wasted_Col = 157442 
Wasted_Row = 99953 
Idle = 3985548 

BW Util Bottlenecks: 
RCDc_limit = 42588 
RCDWRc_limit = 33941 
WTRc_limit = 18435 
RTWc_limit = 84938 
CCDLc_limit = 44495 
rwq = 0 
CCDLc_limit_alone = 28054 
WTRc_limit_alone = 16793 
RTWc_limit_alone = 70139 

Commands details: 
total_CMD = 4384907 
n_nop = 4294579 
Read = 48700 
Write = 0 
L2_Alloc = 0 
L2_WB = 22282 
n_act = 9743 
n_pre = 9727 
n_ref = 0 
n_req = 66782 
total_req = 70982 

Dual Bus Interface Util: 
issued_total_row = 19470 
issued_total_col = 70982 
Row_Bus_Util =  0.004440 
CoL_Bus_Util = 0.016188 
Either_Row_CoL_Bus_Util = 0.020600 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001373 
queue_avg = 0.245218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4305714 n_act=8550 n_pre=8534 n_ref_event=0 n_req=58636 n_rd=43076 n_rd_L2_A=0 n_write=0 n_wr_bk=19129 bw_util=0.02837
n_activity=478006 dram_eff=0.2603
bk0: 3308a 4354027i bk1: 2488a 4360742i bk2: 2952a 4355968i bk3: 2214a 4363187i bk4: 3388a 4351053i bk5: 2574a 4358321i bk6: 3382a 4350452i bk7: 2546a 4360887i bk8: 3732a 4346892i bk9: 2766a 4356288i bk10: 2900a 4355013i bk11: 1968a 4363149i bk12: 2638a 4357799i bk13: 1898a 4364871i bk14: 2556a 4359919i bk15: 1766a 4367492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854407
Row_Buffer_Locality_read = 0.918191
Row_Buffer_Locality_write = 0.677828
Bank_Level_Parallism = 1.420111
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.063194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028372 
total_CMD = 4384907 
util_bw = 124410 
Wasted_Col = 139412 
Wasted_Row = 89400 
Idle = 4031685 

BW Util Bottlenecks: 
RCDc_limit = 38077 
RCDWRc_limit = 30129 
WTRc_limit = 13991 
RTWc_limit = 73922 
CCDLc_limit = 38573 
rwq = 0 
CCDLc_limit_alone = 24299 
WTRc_limit_alone = 12763 
RTWc_limit_alone = 60876 

Commands details: 
total_CMD = 4384907 
n_nop = 4305714 
Read = 43076 
Write = 0 
L2_Alloc = 0 
L2_WB = 19129 
n_act = 8550 
n_pre = 8534 
n_ref = 0 
n_req = 58636 
total_req = 62205 

Dual Bus Interface Util: 
issued_total_row = 17084 
issued_total_col = 62205 
Row_Bus_Util =  0.003896 
CoL_Bus_Util = 0.014186 
Either_Row_CoL_Bus_Util = 0.018060 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001212 
queue_avg = 0.203981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4294361 n_act=9827 n_pre=9811 n_ref_event=0 n_req=66818 n_rd=48724 n_rd_L2_A=0 n_write=0 n_wr_bk=22301 bw_util=0.0324
n_activity=532059 dram_eff=0.267
bk0: 3572a 4350180i bk1: 2942a 4355424i bk2: 3166a 4350984i bk3: 2644a 4357787i bk4: 3586a 4346491i bk5: 3108a 4351012i bk6: 3614a 4346649i bk7: 3150a 4352373i bk8: 3958a 4342411i bk9: 3500a 4347522i bk10: 3052a 4351577i bk11: 2516a 4356886i bk12: 2726a 4356479i bk13: 2316a 4359765i bk14: 2652a 4357905i bk15: 2222a 4363831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853153
Row_Buffer_Locality_read = 0.917782
Row_Buffer_Locality_write = 0.679120
Bank_Level_Parallism = 1.469545
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032395 
total_CMD = 4384907 
util_bw = 142050 
Wasted_Col = 157535 
Wasted_Row = 100975 
Idle = 3984347 

BW Util Bottlenecks: 
RCDc_limit = 42975 
RCDWRc_limit = 34231 
WTRc_limit = 17704 
RTWc_limit = 86787 
CCDLc_limit = 43795 
rwq = 0 
CCDLc_limit_alone = 27595 
WTRc_limit_alone = 16188 
RTWc_limit_alone = 72103 

Commands details: 
total_CMD = 4384907 
n_nop = 4294361 
Read = 48724 
Write = 0 
L2_Alloc = 0 
L2_WB = 22301 
n_act = 9827 
n_pre = 9811 
n_ref = 0 
n_req = 66818 
total_req = 71025 

Dual Bus Interface Util: 
issued_total_row = 19638 
issued_total_col = 71025 
Row_Bus_Util =  0.004479 
CoL_Bus_Util = 0.016198 
Either_Row_CoL_Bus_Util = 0.020649 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001292 
queue_avg = 0.254013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4305870 n_act=8610 n_pre=8594 n_ref_event=463904 n_req=58383 n_rd=42866 n_rd_L2_A=0 n_write=0 n_wr_bk=19060 bw_util=0.02825
n_activity=477618 dram_eff=0.2593
bk0: 2462a 4360917i bk1: 3254a 4353044i bk2: 2228a 4363612i bk3: 2952a 4356805i bk4: 2550a 4358435i bk5: 3380a 4350618i bk6: 2558a 4361120i bk7: 3362a 4350993i bk8: 2736a 4355762i bk9: 3720a 4345990i bk10: 2040a 4362174i bk11: 2786a 4354688i bk12: 1890a 4365291i bk13: 2636a 4357413i bk14: 1770a 4367041i bk15: 2542a 4360087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852782
Row_Buffer_Locality_read = 0.917207
Row_Buffer_Locality_write = 0.674808
Bank_Level_Parallism = 1.424348
Bank_Level_Parallism_Col = 1.394815
Bank_Level_Parallism_Ready = 1.058575
write_to_read_ratio_blp_rw_average = 0.526839
GrpLevelPara = 1.219030 

BW Util details:
bwutil = 0.028245 
total_CMD = 4384907 
util_bw = 123852 
Wasted_Col = 139330 
Wasted_Row = 90045 
Idle = 4031680 

BW Util Bottlenecks: 
RCDc_limit = 38439 
RCDWRc_limit = 30118 
WTRc_limit = 14418 
RTWc_limit = 74068 
CCDLc_limit = 38453 
rwq = 0 
CCDLc_limit_alone = 24320 
WTRc_limit_alone = 13193 
RTWc_limit_alone = 61160 

Commands details: 
total_CMD = 4384907 
n_nop = 4305870 
Read = 42866 
Write = 0 
L2_Alloc = 0 
L2_WB = 19060 
n_act = 8610 
n_pre = 8594 
n_ref = 463904 
n_req = 58383 
total_req = 61926 

Dual Bus Interface Util: 
issued_total_row = 17204 
issued_total_col = 61926 
Row_Bus_Util =  0.003923 
CoL_Bus_Util = 0.014123 
Either_Row_CoL_Bus_Util = 0.018025 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001177 
queue_avg = 0.205397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4384907 n_nop=4298362 n_act=8266 n_pre=8250 n_ref_event=0 n_req=65946 n_rd=48120 n_rd_L2_A=0 n_write=0 n_wr_bk=22003 bw_util=0.03198
n_activity=499321 dram_eff=0.2809
bk0: 2910a 4355698i bk1: 3422a 4352453i bk2: 2660a 4358096i bk3: 3124a 4354831i bk4: 3090a 4353229i bk5: 3532a 4350176i bk6: 3162a 4354545i bk7: 3554a 4350615i bk8: 3482a 4348771i bk9: 3894a 4345744i bk10: 2558a 4354887i bk11: 2906a 4354764i bk12: 2300a 4360087i bk13: 2696a 4357744i bk14: 2216a 4362700i bk15: 2614a 4360399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874882
Row_Buffer_Locality_read = 0.931712
Row_Buffer_Locality_write = 0.721474
Bank_Level_Parallism = 1.521961
Bank_Level_Parallism_Col = 1.487477
Bank_Level_Parallism_Ready = 1.072849
write_to_read_ratio_blp_rw_average = 0.574437
GrpLevelPara = 1.309806 

BW Util details:
bwutil = 0.031984 
total_CMD = 4384907 
util_bw = 140246 
Wasted_Col = 152860 
Wasted_Row = 76960 
Idle = 4014841 

BW Util Bottlenecks: 
RCDc_limit = 35073 
RCDWRc_limit = 28977 
WTRc_limit = 19519 
RTWc_limit = 101749 
CCDLc_limit = 37737 
rwq = 0 
CCDLc_limit_alone = 24258 
WTRc_limit_alone = 18236 
RTWc_limit_alone = 89553 

Commands details: 
total_CMD = 4384907 
n_nop = 4298362 
Read = 48120 
Write = 0 
L2_Alloc = 0 
L2_WB = 22003 
n_act = 8266 
n_pre = 8250 
n_ref = 0 
n_req = 65946 
total_req = 70123 

Dual Bus Interface Util: 
issued_total_row = 16516 
issued_total_col = 70123 
Row_Bus_Util =  0.003767 
CoL_Bus_Util = 0.015992 
Either_Row_CoL_Bus_Util = 0.019737 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001086 
queue_avg = 0.202628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142348, Miss = 24656, Miss_rate = 0.173, Pending_hits = 7407, Reservation_fails = 5378
L2_cache_bank[1]: Access = 165790, Miss = 32488, Miss_rate = 0.196, Pending_hits = 9882, Reservation_fails = 6868
L2_cache_bank[2]: Access = 152130, Miss = 29550, Miss_rate = 0.194, Pending_hits = 8347, Reservation_fails = 6104
L2_cache_bank[3]: Access = 174598, Miss = 34802, Miss_rate = 0.199, Pending_hits = 9569, Reservation_fails = 8896
L2_cache_bank[4]: Access = 164480, Miss = 32642, Miss_rate = 0.198, Pending_hits = 9787, Reservation_fails = 6242
L2_cache_bank[5]: Access = 142760, Miss = 24520, Miss_rate = 0.172, Pending_hits = 7584, Reservation_fails = 6781
L2_cache_bank[6]: Access = 173230, Miss = 34954, Miss_rate = 0.202, Pending_hits = 9223, Reservation_fails = 6564
L2_cache_bank[7]: Access = 153426, Miss = 29452, Miss_rate = 0.192, Pending_hits = 8537, Reservation_fails = 6232
L2_cache_bank[8]: Access = 140942, Miss = 24508, Miss_rate = 0.174, Pending_hits = 7384, Reservation_fails = 4429
L2_cache_bank[9]: Access = 164814, Miss = 32412, Miss_rate = 0.197, Pending_hits = 9768, Reservation_fails = 6654
L2_cache_bank[10]: Access = 152568, Miss = 29414, Miss_rate = 0.193, Pending_hits = 8348, Reservation_fails = 5576
L2_cache_bank[11]: Access = 172660, Miss = 34068, Miss_rate = 0.197, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1899746
L2_total_cache_misses = 363466
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 104852
L2_total_cache_reservation_fails = 75876
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 676532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 92661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39714
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 133262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52188
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5604
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39803
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1872
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5604
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 839348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181564
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 39803
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1899746
icnt_total_pkts_simt_to_mem=719132
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.7063
	minimum = 5
	maximum = 362
Network latency average = 45.6366
	minimum = 5
	maximum = 362
Slowest packet = 2427232
Flit latency average = 43.0665
	minimum = 5
	maximum = 361
Slowest flit = 2587692
Fragmentation average = 0.00965218
	minimum = 0
	maximum = 356
Injected packet rate average = 0.185816
	minimum = 0.0639364 (at node 10)
	maximum = 0.533813 (at node 20)
Accepted packet rate average = 0.185816
	minimum = 0.0756644 (at node 25)
	maximum = 0.2932 (at node 11)
Injected flit rate average = 0.198426
	minimum = 0.0866358 (at node 10)
	maximum = 0.533813 (at node 20)
Accepted flit rate average= 0.198426
	minimum = 0.10593 (at node 25)
	maximum = 0.2932 (at node 11)
Injected packet length average = 1.06787
Accepted packet length average = 1.06787
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8406 (51 samples)
	minimum = 5 (51 samples)
	maximum = 199.392 (51 samples)
Network latency average = 20.5164 (51 samples)
	minimum = 5 (51 samples)
	maximum = 196.686 (51 samples)
Flit latency average = 19.7021 (51 samples)
	minimum = 5 (51 samples)
	maximum = 196.157 (51 samples)
Fragmentation average = 0.00244339 (51 samples)
	minimum = 0 (51 samples)
	maximum = 81.1373 (51 samples)
Injected packet rate average = 0.074057 (51 samples)
	minimum = 0.0278516 (51 samples)
	maximum = 0.20754 (51 samples)
Accepted packet rate average = 0.074057 (51 samples)
	minimum = 0.0258274 (51 samples)
	maximum = 0.112835 (51 samples)
Injected flit rate average = 0.0789599 (51 samples)
	minimum = 0.0361362 (51 samples)
	maximum = 0.207713 (51 samples)
Accepted flit rate average = 0.0789599 (51 samples)
	minimum = 0.0350714 (51 samples)
	maximum = 0.112835 (51 samples)
Injected packet size average = 1.0662 (51 samples)
Accepted packet size average = 1.0662 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 0 sec (4740 sec)
gpgpu_simulation_rate = 48913 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 1000000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
kernel_stream_id = 60205
gpu_sim_cycle = 28762
gpu_sim_insn = 19880
gpu_ipc =       0.6912
gpu_tot_sim_cycle = 1452476
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     159.6389
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.2462% 
max_total_param_size = 0
gpu_stall_dramfull = 182151
gpu_stall_icnt2sh    = 333299
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3831
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7813
L2_BW  =       0.0474 GB/Sec
L2_BW_total  =      12.5571 GB/Sec
gpu_total_sim_rate=48407

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 59148
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39099
L1D_cache:
	L1D_cache_core[0]: Access = 42929, Miss = 25921, Miss_rate = 0.604, Pending_hits = 2637, Reservation_fails = 15092
	L1D_cache_core[1]: Access = 42389, Miss = 25789, Miss_rate = 0.608, Pending_hits = 2964, Reservation_fails = 15284
	L1D_cache_core[2]: Access = 42149, Miss = 25332, Miss_rate = 0.601, Pending_hits = 2899, Reservation_fails = 13302
	L1D_cache_core[3]: Access = 42103, Miss = 25115, Miss_rate = 0.597, Pending_hits = 3121, Reservation_fails = 14186
	L1D_cache_core[4]: Access = 42150, Miss = 25832, Miss_rate = 0.613, Pending_hits = 2764, Reservation_fails = 17810
	L1D_cache_core[5]: Access = 41558, Miss = 25277, Miss_rate = 0.608, Pending_hits = 2526, Reservation_fails = 18225
	L1D_cache_core[6]: Access = 42357, Miss = 25542, Miss_rate = 0.603, Pending_hits = 2749, Reservation_fails = 15374
	L1D_cache_core[7]: Access = 41891, Miss = 25188, Miss_rate = 0.601, Pending_hits = 2811, Reservation_fails = 13738
	L1D_cache_core[8]: Access = 42197, Miss = 25470, Miss_rate = 0.604, Pending_hits = 2779, Reservation_fails = 12963
	L1D_cache_core[9]: Access = 42198, Miss = 25314, Miss_rate = 0.600, Pending_hits = 2787, Reservation_fails = 16371
	L1D_cache_core[10]: Access = 41783, Miss = 25186, Miss_rate = 0.603, Pending_hits = 2763, Reservation_fails = 15459
	L1D_cache_core[11]: Access = 42518, Miss = 25444, Miss_rate = 0.598, Pending_hits = 2813, Reservation_fails = 15459
	L1D_cache_core[12]: Access = 41604, Miss = 25113, Miss_rate = 0.604, Pending_hits = 2800, Reservation_fails = 19539
	L1D_cache_core[13]: Access = 42707, Miss = 25758, Miss_rate = 0.603, Pending_hits = 2910, Reservation_fails = 19043
	L1D_cache_core[14]: Access = 42578, Miss = 25915, Miss_rate = 0.609, Pending_hits = 2988, Reservation_fails = 17739
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 382196
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 42311
	L1D_total_cache_reservation_fails = 239584
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 169546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2082754
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27734
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 23894
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 126756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90797
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2121732

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 133631
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35782
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27734
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38583, 26655, 12183, 12183, 12183, 12183, 12183, 12183, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 422728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372197
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 96656
gpgpu_n_l1cache_bkconflict = 25240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1503055	W0_Idle:10535368	W0_Scoreboard:9125307	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2977576 {8:372197,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59551520 {40:1488788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 277 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:214504 	15693 	59905 	42434 	37881 	3803 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038708 	623224 	140397 	12103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20155 	973 	204 	468399 	26434 	26484 	12205 	1295 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188662 	234492 	229792 	286628 	681655 	193082 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1201 	369 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.589796  7.513746  6.704444  7.386570  6.214286  6.721098  6.720616  6.595745  6.033980  6.351485  6.358745  6.798951  7.179272  7.451546  7.819936  7.475375 
dram[1]:  7.313688  7.286149  7.125245  6.452941  6.623234  6.461140  7.077176  6.268414  6.238845  6.498229  6.555964  6.718033  7.571084  7.875260  7.820051  7.556468 
dram[2]:  7.524871  6.590264  7.382246  6.501080  6.858407  6.149912  6.737752  6.639313  6.492405  6.122549  6.918685  6.356295  7.875817  7.110803  7.593953  8.040133 
dram[3]:  7.309341  6.875666  6.467057  6.850944  6.482399  6.640502  6.392630  6.706708  6.323733  6.405914  6.725397  6.499051  7.607646  7.386417  7.607803  8.185984 
dram[4]:  6.768421  7.453608  6.897494  7.361664  6.124114  6.673851  6.720616  6.589235  5.856240  6.250305  6.294117  6.655113  7.235127  7.606316  8.006644  7.585683 
dram[5]:  8.245283  8.450281  8.136364  8.128352  7.641844  7.737864  8.301318  7.361832  7.001445  7.275482  7.308163  7.520992  9.011205  9.240506  9.977635  9.035624 
average row locality = 375274/53538 = 7.009489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       924      1351       963      1372      1104      1586      1090      1579      1193      1752       915      1318       815      1224       770      1167 
dram[1]:      1146      1483      1229      1500      1400      1712      1430      1707      1570      1892      1187      1395      1052      1310      1011      1258 
dram[2]:      1352       936      1381       956      1582      1110      1593      1082      1748      1199      1357       858      1228       819      1176       758 
dram[3]:      1478      1164      1509      1221      1708      1406      1715      1423      1888      1575      1443      1130      1309      1057      1269      1006 
dram[4]:       921      1355       963      1373      1097      1582      1088      1584      1185      1748       902      1301       810      1225       765      1167 
dram[5]:      1250      1357      1337      1373      1501      1570      1524      1562      1668      1743      1250      1282      1134      1205      1099      1149 
total dram writes = 123911
bank skew: 1892/758 = 2.50
chip skew: 22301/19066 = 1.17
average mf latency per bank:
dram[0]:       5794      4538      5427      4545      4709      3750      4785      3739      4091      3297      4364      4043      4122      3883      4292      4012
dram[1]:       4438      4389      4366      4313      4138      4131      4389      3996      3842      3401      4015      3754      3782      3466      3759      3701
dram[2]:       4232      5353      4313      5640      3592      4725      3416      4897      3105      3976      3482      4576      3610      4107      3649      4409
dram[3]:       4146      4252      4151      4363      3925      4029      3948      4348      3497      3564      3697      3917      3331      3643      3616      3745
dram[4]:       5706      4364      5569      4492      4928      3642      4865      3645      4202      3275      4370      4192      4233      3675      4287      4096
dram[5]:       3859      4809      3842      4837      3659      4328      3933      4527      3558      3836      3606      4124      3336      3713      3303      4166
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1215       877      1373       878      1377       958       662      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848      1315       847      1444       879      1441      1164       626
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1133       803      1301       863      1408       946      1404       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4394163 n_act=8624 n_pre=8608 n_ref_event=0 n_req=58644 n_rd=43084 n_rd_L2_A=0 n_write=0 n_wr_bk=19123 bw_util=0.02781
n_activity=479760 dram_eff=0.2593
bk0: 2478a 4448823i bk1: 3294a 4441865i bk2: 2218a 4451288i bk3: 2952a 4445846i bk4: 2572a 4448061i bk5: 3386a 4439061i bk6: 2576a 4448374i bk7: 3364a 4439224i bk8: 2754a 4445012i bk9: 3732a 4433990i bk10: 2082a 4450149i bk11: 2818a 4443815i bk12: 1894a 4452973i bk13: 2640a 4446486i bk14: 1788a 4455581i bk15: 2536a 4448454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853131
Row_Buffer_Locality_read = 0.917603
Row_Buffer_Locality_write = 0.674614
Bank_Level_Parallism = 1.420591
Bank_Level_Parallism_Col = 1.390687
Bank_Level_Parallism_Ready = 1.061841
write_to_read_ratio_blp_rw_average = 0.528761
GrpLevelPara = 1.214188 

BW Util details:
bwutil = 0.027811 
total_CMD = 4473491 
util_bw = 124414 
Wasted_Col = 140107 
Wasted_Row = 91420 
Idle = 4117550 

BW Util Bottlenecks: 
RCDc_limit = 38225 
RCDWRc_limit = 30363 
WTRc_limit = 14437 
RTWc_limit = 73662 
CCDLc_limit = 38777 
rwq = 0 
CCDLc_limit_alone = 24568 
WTRc_limit_alone = 13162 
RTWc_limit_alone = 60728 

Commands details: 
total_CMD = 4473491 
n_nop = 4394163 
Read = 43084 
Write = 0 
L2_Alloc = 0 
L2_WB = 19123 
n_act = 8624 
n_pre = 8608 
n_ref = 0 
n_req = 58644 
total_req = 62207 

Dual Bus Interface Util: 
issued_total_row = 17232 
issued_total_col = 62207 
Row_Bus_Util =  0.003852 
CoL_Bus_Util = 0.013906 
Either_Row_CoL_Bus_Util = 0.017733 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001399 
queue_avg = 0.204858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4383163 n_act=9743 n_pre=9727 n_ref_event=0 n_req=66782 n_rd=48700 n_rd_L2_A=0 n_write=0 n_wr_bk=22282 bw_util=0.03173
n_activity=530565 dram_eff=0.2676
bk0: 2930a 4445436i bk1: 3582a 4438469i bk2: 2650a 4447306i bk3: 3142a 4440386i bk4: 3102a 4440776i bk5: 3600a 4435092i bk6: 3158a 4442274i bk7: 3608a 4435782i bk8: 3492a 4436889i bk9: 3970a 4431266i bk10: 2618a 4443955i bk11: 2950a 4441254i bk12: 2308a 4448110i bk13: 2732a 4444451i bk14: 2224a 4450809i bk15: 2634a 4446286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854317
Row_Buffer_Locality_read = 0.918501
Row_Buffer_Locality_write = 0.681451
Bank_Level_Parallism = 1.463490
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031735 
total_CMD = 4473491 
util_bw = 141964 
Wasted_Col = 157442 
Wasted_Row = 99953 
Idle = 4074132 

BW Util Bottlenecks: 
RCDc_limit = 42588 
RCDWRc_limit = 33941 
WTRc_limit = 18435 
RTWc_limit = 84938 
CCDLc_limit = 44495 
rwq = 0 
CCDLc_limit_alone = 28054 
WTRc_limit_alone = 16793 
RTWc_limit_alone = 70139 

Commands details: 
total_CMD = 4473491 
n_nop = 4383163 
Read = 48700 
Write = 0 
L2_Alloc = 0 
L2_WB = 22282 
n_act = 9743 
n_pre = 9727 
n_ref = 0 
n_req = 66782 
total_req = 70982 

Dual Bus Interface Util: 
issued_total_row = 19470 
issued_total_col = 70982 
Row_Bus_Util =  0.004352 
CoL_Bus_Util = 0.015867 
Either_Row_CoL_Bus_Util = 0.020192 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001373 
queue_avg = 0.240362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4394268 n_act=8550 n_pre=8534 n_ref_event=0 n_req=58666 n_rd=43100 n_rd_L2_A=0 n_write=0 n_wr_bk=19135 bw_util=0.02782
n_activity=478252 dram_eff=0.2603
bk0: 3308a 4442611i bk1: 2488a 4449326i bk2: 2952a 4444552i bk3: 2214a 4451771i bk4: 3388a 4439637i bk5: 2574a 4446905i bk6: 3382a 4439036i bk7: 2570a 4449334i bk8: 3732a 4435476i bk9: 2766a 4444872i bk10: 2900a 4443597i bk11: 1968a 4451733i bk12: 2638a 4446383i bk13: 1898a 4453455i bk14: 2556a 4448503i bk15: 1766a 4456076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854481
Row_Buffer_Locality_read = 0.918237
Row_Buffer_Locality_write = 0.677952
Bank_Level_Parallism = 1.419904
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.063164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027824 
total_CMD = 4473491 
util_bw = 124470 
Wasted_Col = 139531 
Wasted_Row = 89400 
Idle = 4120090 

BW Util Bottlenecks: 
RCDc_limit = 38077 
RCDWRc_limit = 30129 
WTRc_limit = 14045 
RTWc_limit = 73975 
CCDLc_limit = 38591 
rwq = 0 
CCDLc_limit_alone = 24311 
WTRc_limit_alone = 12811 
RTWc_limit_alone = 60929 

Commands details: 
total_CMD = 4473491 
n_nop = 4394268 
Read = 43100 
Write = 0 
L2_Alloc = 0 
L2_WB = 19135 
n_act = 8550 
n_pre = 8534 
n_ref = 0 
n_req = 58666 
total_req = 62235 

Dual Bus Interface Util: 
issued_total_row = 17084 
issued_total_col = 62235 
Row_Bus_Util =  0.003819 
CoL_Bus_Util = 0.013912 
Either_Row_CoL_Bus_Util = 0.017709 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001212 
queue_avg = 0.199989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4382945 n_act=9827 n_pre=9811 n_ref_event=0 n_req=66818 n_rd=48724 n_rd_L2_A=0 n_write=0 n_wr_bk=22301 bw_util=0.03175
n_activity=532059 dram_eff=0.267
bk0: 3572a 4438764i bk1: 2942a 4444008i bk2: 3166a 4439568i bk3: 2644a 4446371i bk4: 3586a 4435075i bk5: 3108a 4439596i bk6: 3614a 4435233i bk7: 3150a 4440957i bk8: 3958a 4430995i bk9: 3500a 4436106i bk10: 3052a 4440161i bk11: 2516a 4445470i bk12: 2726a 4445063i bk13: 2316a 4448349i bk14: 2652a 4446489i bk15: 2222a 4452415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853153
Row_Buffer_Locality_read = 0.917782
Row_Buffer_Locality_write = 0.679120
Bank_Level_Parallism = 1.469545
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031754 
total_CMD = 4473491 
util_bw = 142050 
Wasted_Col = 157535 
Wasted_Row = 100975 
Idle = 4072931 

BW Util Bottlenecks: 
RCDc_limit = 42975 
RCDWRc_limit = 34231 
WTRc_limit = 17704 
RTWc_limit = 86787 
CCDLc_limit = 43795 
rwq = 0 
CCDLc_limit_alone = 27595 
WTRc_limit_alone = 16188 
RTWc_limit_alone = 72103 

Commands details: 
total_CMD = 4473491 
n_nop = 4382945 
Read = 48724 
Write = 0 
L2_Alloc = 0 
L2_WB = 22301 
n_act = 9827 
n_pre = 9811 
n_ref = 0 
n_req = 66818 
total_req = 71025 

Dual Bus Interface Util: 
issued_total_row = 19638 
issued_total_col = 71025 
Row_Bus_Util =  0.004390 
CoL_Bus_Util = 0.015877 
Either_Row_CoL_Bus_Util = 0.020241 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001292 
queue_avg = 0.248983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4394424 n_act=8610 n_pre=8594 n_ref_event=463904 n_req=58413 n_rd=42890 n_rd_L2_A=0 n_write=0 n_wr_bk=19066 bw_util=0.0277
n_activity=477858 dram_eff=0.2593
bk0: 2466a 4449501i bk1: 3254a 4441628i bk2: 2228a 4452196i bk3: 2952a 4445389i bk4: 2550a 4447019i bk5: 3380a 4439202i bk6: 2578a 4449589i bk7: 3362a 4439577i bk8: 2736a 4444325i bk9: 3720a 4434574i bk10: 2040a 4450758i bk11: 2786a 4443272i bk12: 1890a 4453875i bk13: 2636a 4445997i bk14: 1770a 4455625i bk15: 2542a 4448671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852858
Row_Buffer_Locality_read = 0.917253
Row_Buffer_Locality_write = 0.674934
Bank_Level_Parallism = 1.424153
Bank_Level_Parallism_Col = 1.394556
Bank_Level_Parallism_Ready = 1.058547
write_to_read_ratio_blp_rw_average = 0.526775
GrpLevelPara = 1.218879 

BW Util details:
bwutil = 0.027699 
total_CMD = 4473491 
util_bw = 123912 
Wasted_Col = 139445 
Wasted_Row = 90045 
Idle = 4120089 

BW Util Bottlenecks: 
RCDc_limit = 38439 
RCDWRc_limit = 30118 
WTRc_limit = 14463 
RTWc_limit = 74128 
CCDLc_limit = 38471 
rwq = 0 
CCDLc_limit_alone = 24330 
WTRc_limit_alone = 13233 
RTWc_limit_alone = 61217 

Commands details: 
total_CMD = 4473491 
n_nop = 4394424 
Read = 42890 
Write = 0 
L2_Alloc = 0 
L2_WB = 19066 
n_act = 8610 
n_pre = 8594 
n_ref = 463904 
n_req = 58413 
total_req = 61956 

Dual Bus Interface Util: 
issued_total_row = 17204 
issued_total_col = 61956 
Row_Bus_Util =  0.003846 
CoL_Bus_Util = 0.013850 
Either_Row_CoL_Bus_Util = 0.017675 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001176 
queue_avg = 0.201371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4473491 n_nop=4386939 n_act=8267 n_pre=8251 n_ref_event=0 n_req=65951 n_rd=48124 n_rd_L2_A=0 n_write=0 n_wr_bk=22004 bw_util=0.03135
n_activity=499373 dram_eff=0.2809
bk0: 2914a 4444252i bk1: 3422a 4441035i bk2: 2660a 4446679i bk3: 3124a 4443415i bk4: 3090a 4441813i bk5: 3532a 4438760i bk6: 3162a 4443129i bk7: 3554a 4439199i bk8: 3482a 4437355i bk9: 3894a 4434328i bk10: 2558a 4443471i bk11: 2906a 4443348i bk12: 2300a 4448671i bk13: 2696a 4446328i bk14: 2216a 4451284i bk15: 2614a 4448984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874877
Row_Buffer_Locality_read = 0.931697
Row_Buffer_Locality_write = 0.721490
Bank_Level_Parallism = 1.521914
Bank_Level_Parallism_Col = 1.487437
Bank_Level_Parallism_Ready = 1.072844
write_to_read_ratio_blp_rw_average = 0.574393
GrpLevelPara = 1.309780 

BW Util details:
bwutil = 0.031353 
total_CMD = 4473491 
util_bw = 140256 
Wasted_Col = 152875 
Wasted_Row = 76970 
Idle = 4103390 

BW Util Bottlenecks: 
RCDc_limit = 35085 
RCDWRc_limit = 28977 
WTRc_limit = 19521 
RTWc_limit = 101749 
CCDLc_limit = 37740 
rwq = 0 
CCDLc_limit_alone = 24261 
WTRc_limit_alone = 18238 
RTWc_limit_alone = 89553 

Commands details: 
total_CMD = 4473491 
n_nop = 4386939 
Read = 48124 
Write = 0 
L2_Alloc = 0 
L2_WB = 22004 
n_act = 8267 
n_pre = 8251 
n_ref = 0 
n_req = 65951 
total_req = 70128 

Dual Bus Interface Util: 
issued_total_row = 16518 
issued_total_col = 70128 
Row_Bus_Util =  0.003692 
CoL_Bus_Util = 0.015676 
Either_Row_CoL_Bus_Util = 0.019348 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001086 
queue_avg = 0.198628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142386, Miss = 24676, Miss_rate = 0.173, Pending_hits = 7407, Reservation_fails = 5378
L2_cache_bank[1]: Access = 165790, Miss = 32488, Miss_rate = 0.196, Pending_hits = 9882, Reservation_fails = 6868
L2_cache_bank[2]: Access = 152138, Miss = 29550, Miss_rate = 0.194, Pending_hits = 8347, Reservation_fails = 6104
L2_cache_bank[3]: Access = 174598, Miss = 34802, Miss_rate = 0.199, Pending_hits = 9569, Reservation_fails = 8896
L2_cache_bank[4]: Access = 164488, Miss = 32642, Miss_rate = 0.198, Pending_hits = 9787, Reservation_fails = 6242
L2_cache_bank[5]: Access = 142794, Miss = 24544, Miss_rate = 0.172, Pending_hits = 7584, Reservation_fails = 6781
L2_cache_bank[6]: Access = 173238, Miss = 34954, Miss_rate = 0.202, Pending_hits = 9223, Reservation_fails = 6564
L2_cache_bank[7]: Access = 153426, Miss = 29452, Miss_rate = 0.192, Pending_hits = 8537, Reservation_fails = 6232
L2_cache_bank[8]: Access = 140980, Miss = 24532, Miss_rate = 0.174, Pending_hits = 7384, Reservation_fails = 4429
L2_cache_bank[9]: Access = 164814, Miss = 32412, Miss_rate = 0.197, Pending_hits = 9768, Reservation_fails = 6654
L2_cache_bank[10]: Access = 152576, Miss = 29418, Miss_rate = 0.193, Pending_hits = 8348, Reservation_fails = 5576
L2_cache_bank[11]: Access = 172660, Miss = 34068, Miss_rate = 0.197, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1899888
L2_total_cache_misses = 363538
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 104852
L2_total_cache_reservation_fails = 75876
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 676532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 92709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39714
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 133292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5604
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 626
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39803
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1878
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5604
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 839412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 39803
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1899888
icnt_total_pkts_simt_to_mem=719190
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2456222
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2618878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000238226
	minimum = 0 (at node 0)
	maximum = 0.00149503 (at node 5)
Accepted packet rate average = 0.000238226
	minimum = 0 (at node 0)
	maximum = 0.00493707 (at node 5)
Injected flit rate average = 0.000257541
	minimum = 0 (at node 0)
	maximum = 0.00201655 (at node 5)
Accepted flit rate average= 0.000257541
	minimum = 0 (at node 0)
	maximum = 0.00493707 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5226 (52 samples)
	minimum = 5 (52 samples)
	maximum = 195.788 (52 samples)
Network latency average = 20.2196 (52 samples)
	minimum = 5 (52 samples)
	maximum = 193.019 (52 samples)
Flit latency average = 19.4194 (52 samples)
	minimum = 5 (52 samples)
	maximum = 192.481 (52 samples)
Fragmentation average = 0.0023964 (52 samples)
	minimum = 0 (52 samples)
	maximum = 79.5769 (52 samples)
Injected packet rate average = 0.0726375 (52 samples)
	minimum = 0.027316 (52 samples)
	maximum = 0.203577 (52 samples)
Accepted packet rate average = 0.0726375 (52 samples)
	minimum = 0.0253307 (52 samples)
	maximum = 0.11076 (52 samples)
Injected flit rate average = 0.0774464 (52 samples)
	minimum = 0.0354413 (52 samples)
	maximum = 0.203757 (52 samples)
Accepted flit rate average = 0.0774464 (52 samples)
	minimum = 0.0343969 (52 samples)
	maximum = 0.11076 (52 samples)
Injected packet size average = 1.06621 (52 samples)
Accepted packet size average = 1.06621 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 50 sec (4790 sec)
gpgpu_simulation_rate = 48407 (inst/sec)
gpgpu_simulation_rate = 303 (cycle/sec)
gpgpu_silicon_slowdown = 990099x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
kernel_stream_id = 60205
gpu_sim_cycle = 29414
gpu_sim_insn = 275520
gpu_ipc =       9.3670
gpu_tot_sim_cycle = 1481890
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     156.6562
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.4207% 
max_total_param_size = 0
gpu_stall_dramfull = 182151
gpu_stall_icnt2sh    = 333299
partiton_level_parallism =       0.0747
partiton_level_parallism_total  =       0.3769
partiton_level_parallism_util =       1.0314
partiton_level_parallism_util_total  =       1.7762
L2_BW  =       2.5862 GB/Sec
L2_BW_total  =      12.3592 GB/Sec
gpu_total_sim_rate=47914

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 60240
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39099
L1D_cache:
	L1D_cache_core[0]: Access = 43008, Miss = 25969, Miss_rate = 0.604, Pending_hits = 2637, Reservation_fails = 15092
	L1D_cache_core[1]: Access = 42468, Miss = 25837, Miss_rate = 0.608, Pending_hits = 2964, Reservation_fails = 15284
	L1D_cache_core[2]: Access = 42228, Miss = 25380, Miss_rate = 0.601, Pending_hits = 2899, Reservation_fails = 13302
	L1D_cache_core[3]: Access = 42182, Miss = 25163, Miss_rate = 0.597, Pending_hits = 3121, Reservation_fails = 14186
	L1D_cache_core[4]: Access = 42229, Miss = 25880, Miss_rate = 0.613, Pending_hits = 2764, Reservation_fails = 17810
	L1D_cache_core[5]: Access = 41558, Miss = 25277, Miss_rate = 0.608, Pending_hits = 2526, Reservation_fails = 18225
	L1D_cache_core[6]: Access = 42436, Miss = 25590, Miss_rate = 0.603, Pending_hits = 2749, Reservation_fails = 15374
	L1D_cache_core[7]: Access = 41970, Miss = 25244, Miss_rate = 0.601, Pending_hits = 2811, Reservation_fails = 13738
	L1D_cache_core[8]: Access = 42276, Miss = 25518, Miss_rate = 0.604, Pending_hits = 2779, Reservation_fails = 12963
	L1D_cache_core[9]: Access = 42277, Miss = 25362, Miss_rate = 0.600, Pending_hits = 2787, Reservation_fails = 16371
	L1D_cache_core[10]: Access = 41862, Miss = 25234, Miss_rate = 0.603, Pending_hits = 2763, Reservation_fails = 15459
	L1D_cache_core[11]: Access = 42597, Miss = 25492, Miss_rate = 0.598, Pending_hits = 2813, Reservation_fails = 15459
	L1D_cache_core[12]: Access = 41683, Miss = 25161, Miss_rate = 0.604, Pending_hits = 2800, Reservation_fails = 19539
	L1D_cache_core[13]: Access = 42786, Miss = 25806, Miss_rate = 0.603, Pending_hits = 2910, Reservation_fails = 19043
	L1D_cache_core[14]: Access = 42657, Miss = 25963, Miss_rate = 0.609, Pending_hits = 2988, Reservation_fails = 17739
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 382876
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 42311
	L1D_total_cache_reservation_fails = 239584
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 169546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126882
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2090202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27734
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 23894
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 261616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 126882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 91231
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2130272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 133631
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35782
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27734
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39789, 26655, 12183, 12183, 12183, 12183, 12183, 12183, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 425864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372869
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 25240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1503769	W0_Idle:11103865	W0_Scoreboard:9319628	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2982952 {8:372869,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59659040 {40:1491476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1565 
max_icnt2mem_latency = 1547 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 277 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 64 
mrq_lat_table:215061 	15753 	60055 	42437 	37881 	3803 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042253 	623235 	140397 	12103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21231 	984 	209 	469505 	26434 	26484 	12205 	1295 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	192207 	234503 	229792 	286628 	681655 	193082 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1239 	369 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579798  7.514580  6.744444  7.386570  6.221034  6.721098  6.720616  6.601418  6.093851  6.351485  6.441704  6.809441  7.291317  7.455670  7.884244  7.475375 
dram[1]:  7.314991  7.287234  7.125245  6.452941  6.623234  6.461140  7.110016  6.283396  6.238845  6.498229  6.574312  6.720131  7.575903  7.879418  7.820051  7.556468 
dram[2]:  7.525685  6.596774  7.382246  6.526998  6.858407  6.147887  6.743516  6.639313  6.492405  6.183007  6.929066  6.446556  7.880174  7.221607  7.593953  8.090301 
dram[3]:  7.310398  6.870567  6.467057  6.850944  6.482399  6.640502  6.407878  6.744150  6.323733  6.405914  6.738095  6.519924  7.611670  7.388759  7.607803  8.185984 
dram[4]:  6.763598  7.447684  6.938497  7.361664  6.122124  6.673851  6.720616  6.600566  5.914692  6.250305  6.377828  6.655709  7.348442  7.608421  8.073090  7.585683 
dram[5]:  8.253669  8.450281  8.136364  8.128352  7.641844  7.737864  8.323308  7.361832  7.001445  7.275482  7.303463  7.530534  9.014006  9.240506  9.977635  9.035624 
average row locality = 376044/53563 = 7.020593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       932      1351       969      1372      1106      1586      1090      1579      1198      1752       920      1324       823      1226       778      1167 
dram[1]:      1146      1483      1229      1500      1400      1712      1430      1707      1570      1892      1197      1403      1054      1312      1011      1258 
dram[2]:      1352       943      1381       960      1582      1111      1593      1082      1748      1204      1363       864      1230       827      1176       765 
dram[3]:      1478      1164      1509      1221      1708      1406      1715      1423      1888      1575      1451      1141      1311      1058      1269      1006 
dram[4]:       927      1355       969      1373      1098      1582      1088      1584      1190      1748       907      1308       818      1226       773      1167 
dram[5]:      1250      1357      1337      1373      1501      1570      1524      1562      1668      1743      1255      1287      1135      1205      1099      1149 
total dram writes = 124109
bank skew: 1892/765 = 2.47
chip skew: 22323/19113 = 1.17
average mf latency per bank:
dram[0]:       5752      4538      5401      4545      4707      3750      4831      3749      4087      3297      4354      4025      4094      3877      4258      4012
dram[1]:       4438      4389      4366      4313      4138      4131      4403      4006      3842      3401      3981      3733      3775      3461      3759      3701
dram[2]:       4232      5321      4313      5624      3592      4727      3427      4952      3105      3973      3467      4558      3604      4079      3649      4378
dram[3]:       4146      4252      4151      4363      3925      4029      3959      4364      3497      3564      3677      3879      3326      3639      3616      3745
dram[4]:       5677      4364      5543      4492      4929      3642      4912      3657      4198      3275      4359      4170      4203      3672      4252      4096
dram[5]:       3859      4809      3842      4837      3659      4328      3946      4539      3558      3836      3591      4108      3333      3713      3303      4166
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1215       877      1373       878      1377       958       662      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       690      1400      1026      1380      1078       677      1166       848      1315       847      1444       879      1441      1164       626
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        678      1241      1012      1281      1073      1240      1133       803      1301       863      1408       946      1404       950       621      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4484532 n_act=8631 n_pre=8615 n_ref_event=0 n_req=58854 n_rd=43244 n_rd_L2_A=0 n_write=0 n_wr_bk=19173 bw_util=0.02735
n_activity=481523 dram_eff=0.2592
bk0: 2498a 4539174i bk1: 3302a 4532421i bk2: 2230a 4541742i bk3: 2952a 4536435i bk4: 2580a 4538608i bk5: 3386a 4529650i bk6: 2576a 4538963i bk7: 3368a 4529815i bk8: 2786a 4535490i bk9: 3732a 4524583i bk10: 2114a 4540628i bk11: 2818a 4534389i bk12: 1926a 4543396i bk13: 2640a 4537061i bk14: 1800a 4546112i bk15: 2536a 4539053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853536
Row_Buffer_Locality_read = 0.917838
Row_Buffer_Locality_write = 0.675400
Bank_Level_Parallism = 1.419464
Bank_Level_Parallism_Col = 1.389246
Bank_Level_Parallism_Ready = 1.061633
write_to_read_ratio_blp_rw_average = 0.528863
GrpLevelPara = 1.213277 

BW Util details:
bwutil = 0.027351 
total_CMD = 4564084 
util_bw = 124834 
Wasted_Col = 140804 
Wasted_Row = 91481 
Idle = 4206965 

BW Util Bottlenecks: 
RCDc_limit = 38261 
RCDWRc_limit = 30386 
WTRc_limit = 14616 
RTWc_limit = 74096 
CCDLc_limit = 38897 
rwq = 0 
CCDLc_limit_alone = 24616 
WTRc_limit_alone = 13322 
RTWc_limit_alone = 61109 

Commands details: 
total_CMD = 4564084 
n_nop = 4484532 
Read = 43244 
Write = 0 
L2_Alloc = 0 
L2_WB = 19173 
n_act = 8631 
n_pre = 8615 
n_ref = 0 
n_req = 58854 
total_req = 62417 

Dual Bus Interface Util: 
issued_total_row = 17246 
issued_total_col = 62417 
Row_Bus_Util =  0.003779 
CoL_Bus_Util = 0.013676 
Either_Row_CoL_Bus_Util = 0.017430 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001395 
queue_avg = 0.200983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4473680 n_act=9746 n_pre=9730 n_ref_event=0 n_req=66852 n_rd=48748 n_rd_L2_A=0 n_write=0 n_wr_bk=22304 bw_util=0.03114
n_activity=531153 dram_eff=0.2675
bk0: 2938a 4536000i bk1: 3590a 4529030i bk2: 2650a 4537896i bk3: 3142a 4530977i bk4: 3102a 4531367i bk5: 3600a 4525683i bk6: 3178a 4532865i bk7: 3620a 4526374i bk8: 3492a 4527481i bk9: 3970a 4521859i bk10: 2618a 4534444i bk11: 2950a 4531785i bk12: 2308a 4538683i bk13: 2732a 4535023i bk14: 2224a 4541403i bk15: 2634a 4536881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854425
Row_Buffer_Locality_read = 0.918540
Row_Buffer_Locality_write = 0.681783
Bank_Level_Parallism = 1.463198
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031135 
total_CMD = 4564084 
util_bw = 142104 
Wasted_Col = 157619 
Wasted_Row = 99979 
Idle = 4164382 

BW Util Bottlenecks: 
RCDc_limit = 42612 
RCDWRc_limit = 33948 
WTRc_limit = 18439 
RTWc_limit = 85085 
CCDLc_limit = 44528 
rwq = 0 
CCDLc_limit_alone = 28060 
WTRc_limit_alone = 16797 
RTWc_limit_alone = 70259 

Commands details: 
total_CMD = 4564084 
n_nop = 4473680 
Read = 48748 
Write = 0 
L2_Alloc = 0 
L2_WB = 22304 
n_act = 9746 
n_pre = 9730 
n_ref = 0 
n_req = 66852 
total_req = 71052 

Dual Bus Interface Util: 
issued_total_row = 19476 
issued_total_col = 71052 
Row_Bus_Util =  0.004267 
CoL_Bus_Util = 0.015568 
Either_Row_CoL_Bus_Util = 0.019808 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001372 
queue_avg = 0.235616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4484661 n_act=8555 n_pre=8539 n_ref_event=0 n_req=58856 n_rd=43244 n_rd_L2_A=0 n_write=0 n_wr_bk=19181 bw_util=0.02735
n_activity=479854 dram_eff=0.2602
bk0: 3316a 4533177i bk1: 2504a 4539734i bk2: 2952a 4535142i bk3: 2222a 4542275i bk4: 3388a 4530229i bk5: 2578a 4537475i bk6: 3386a 4529627i bk7: 2570a 4539925i bk8: 3732a 4526067i bk9: 2798a 4535350i bk10: 2900a 4534168i bk11: 2000a 4542189i bk12: 2638a 4536955i bk13: 1930a 4543870i bk14: 2556a 4539098i bk15: 1774a 4546626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854866
Row_Buffer_Locality_read = 0.918463
Row_Buffer_Locality_write = 0.678709
Bank_Level_Parallism = 1.418809
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027355 
total_CMD = 4564084 
util_bw = 124850 
Wasted_Col = 140168 
Wasted_Row = 89451 
Idle = 4209615 

BW Util Bottlenecks: 
RCDc_limit = 38101 
RCDWRc_limit = 30150 
WTRc_limit = 14231 
RTWc_limit = 74351 
CCDLc_limit = 38696 
rwq = 0 
CCDLc_limit_alone = 24357 
WTRc_limit_alone = 12977 
RTWc_limit_alone = 61266 

Commands details: 
total_CMD = 4564084 
n_nop = 4484661 
Read = 43244 
Write = 0 
L2_Alloc = 0 
L2_WB = 19181 
n_act = 8555 
n_pre = 8539 
n_ref = 0 
n_req = 58856 
total_req = 62425 

Dual Bus Interface Util: 
issued_total_row = 17094 
issued_total_col = 62425 
Row_Bus_Util =  0.003745 
CoL_Bus_Util = 0.013677 
Either_Row_CoL_Bus_Util = 0.017402 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001209 
queue_avg = 0.196209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4473464 n_act=9829 n_pre=9813 n_ref_event=0 n_req=66888 n_rd=48772 n_rd_L2_A=0 n_write=0 n_wr_bk=22323 bw_util=0.03115
n_activity=532627 dram_eff=0.267
bk0: 3580a 4529328i bk1: 2946a 4534570i bk2: 3166a 4530159i bk3: 2644a 4536963i bk4: 3586a 4525667i bk5: 3108a 4530189i bk6: 3626a 4525826i bk7: 3174a 4531550i bk8: 3958a 4521588i bk9: 3500a 4526699i bk10: 3052a 4530691i bk11: 2516a 4535935i bk12: 2726a 4535635i bk13: 2316a 4538942i bk14: 2652a 4537082i bk15: 2222a 4543009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853277
Row_Buffer_Locality_read = 0.917822
Row_Buffer_Locality_write = 0.679510
Bank_Level_Parallism = 1.469250
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.065043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031154 
total_CMD = 4564084 
util_bw = 142190 
Wasted_Col = 157717 
Wasted_Row = 100995 
Idle = 4163182 

BW Util Bottlenecks: 
RCDc_limit = 42999 
RCDWRc_limit = 34231 
WTRc_limit = 17708 
RTWc_limit = 86939 
CCDLc_limit = 43831 
rwq = 0 
CCDLc_limit_alone = 27601 
WTRc_limit_alone = 16192 
RTWc_limit_alone = 72225 

Commands details: 
total_CMD = 4564084 
n_nop = 4473464 
Read = 48772 
Write = 0 
L2_Alloc = 0 
L2_WB = 22323 
n_act = 9829 
n_pre = 9813 
n_ref = 0 
n_req = 66888 
total_req = 71095 

Dual Bus Interface Util: 
issued_total_row = 19642 
issued_total_col = 71095 
Row_Bus_Util =  0.004304 
CoL_Bus_Util = 0.015577 
Either_Row_CoL_Bus_Util = 0.019855 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001291 
queue_avg = 0.244066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4484810 n_act=8616 n_pre=8600 n_ref_event=463904 n_req=58608 n_rd=43038 n_rd_L2_A=0 n_write=0 n_wr_bk=19113 bw_util=0.02723
n_activity=479515 dram_eff=0.2592
bk0: 2478a 4539928i bk1: 3258a 4532187i bk2: 2240a 4542652i bk3: 2952a 4535980i bk4: 2554a 4537587i bk5: 3380a 4529792i bk6: 2578a 4540180i bk7: 3370a 4530169i bk8: 2768a 4534805i bk9: 3720a 4525169i bk10: 2072a 4541238i bk11: 2786a 4533822i bk12: 1922a 4544288i bk13: 2636a 4536591i bk14: 1782a 4546152i bk15: 2542a 4539267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853245
Row_Buffer_Locality_read = 0.917491
Row_Buffer_Locality_write = 0.675658
Bank_Level_Parallism = 1.423030
Bank_Level_Parallism_Col = 1.393159
Bank_Level_Parallism_Ready = 1.058364
write_to_read_ratio_blp_rw_average = 0.526835
GrpLevelPara = 1.218013 

BW Util details:
bwutil = 0.027235 
total_CMD = 4564084 
util_bw = 124302 
Wasted_Col = 140095 
Wasted_Row = 90102 
Idle = 4209585 

BW Util Bottlenecks: 
RCDc_limit = 38463 
RCDWRc_limit = 30146 
WTRc_limit = 14639 
RTWc_limit = 74529 
CCDLc_limit = 38578 
rwq = 0 
CCDLc_limit_alone = 24374 
WTRc_limit_alone = 13390 
RTWc_limit_alone = 61574 

Commands details: 
total_CMD = 4564084 
n_nop = 4484810 
Read = 43038 
Write = 0 
L2_Alloc = 0 
L2_WB = 19113 
n_act = 8616 
n_pre = 8600 
n_ref = 463904 
n_req = 58608 
total_req = 62151 

Dual Bus Interface Util: 
issued_total_row = 17216 
issued_total_col = 62151 
Row_Bus_Util =  0.003772 
CoL_Bus_Util = 0.013617 
Either_Row_CoL_Bus_Util = 0.017369 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001173 
queue_avg = 0.197557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4564084 n_nop=4477493 n_act=8269 n_pre=8253 n_ref_event=0 n_req=65986 n_rd=48148 n_rd_L2_A=0 n_write=0 n_wr_bk=22015 bw_util=0.03075
n_activity=499661 dram_eff=0.2808
bk0: 2918a 4534845i bk1: 3422a 4531628i bk2: 2660a 4537272i bk3: 3124a 4534009i bk4: 3090a 4532407i bk5: 3532a 4529355i bk6: 3182a 4533692i bk7: 3554a 4529791i bk8: 3482a 4527948i bk9: 3894a 4524922i bk10: 2558a 4533938i bk11: 2906a 4533939i bk12: 2300a 4539241i bk13: 2696a 4536919i bk14: 2216a 4541876i bk15: 2614a 4539577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874913
Row_Buffer_Locality_read = 0.931711
Row_Buffer_Locality_write = 0.721606
Bank_Level_Parallism = 1.521799
Bank_Level_Parallism_Col = 1.487269
Bank_Level_Parallism_Ready = 1.072808
write_to_read_ratio_blp_rw_average = 0.574540
GrpLevelPara = 1.309602 

BW Util details:
bwutil = 0.030746 
total_CMD = 4564084 
util_bw = 140326 
Wasted_Col = 152975 
Wasted_Row = 76982 
Idle = 4193801 

BW Util Bottlenecks: 
RCDc_limit = 35097 
RCDWRc_limit = 28983 
WTRc_limit = 19521 
RTWc_limit = 101837 
CCDLc_limit = 37762 
rwq = 0 
CCDLc_limit_alone = 24264 
WTRc_limit_alone = 18238 
RTWc_limit_alone = 89622 

Commands details: 
total_CMD = 4564084 
n_nop = 4477493 
Read = 48148 
Write = 0 
L2_Alloc = 0 
L2_WB = 22015 
n_act = 8269 
n_pre = 8253 
n_ref = 0 
n_req = 65986 
total_req = 70163 

Dual Bus Interface Util: 
issued_total_row = 16522 
issued_total_col = 70163 
Row_Bus_Util =  0.003620 
CoL_Bus_Util = 0.015373 
Either_Row_CoL_Bus_Util = 0.018972 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001086 
queue_avg = 0.194697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143568, Miss = 24834, Miss_rate = 0.173, Pending_hits = 7431, Reservation_fails = 5552
L2_cache_bank[1]: Access = 166358, Miss = 32510, Miss_rate = 0.195, Pending_hits = 9910, Reservation_fails = 7049
L2_cache_bank[2]: Access = 152594, Miss = 29588, Miss_rate = 0.194, Pending_hits = 8391, Reservation_fails = 6276
L2_cache_bank[3]: Access = 175166, Miss = 34832, Miss_rate = 0.199, Pending_hits = 9605, Reservation_fails = 9069
L2_cache_bank[4]: Access = 164944, Miss = 32664, Miss_rate = 0.198, Pending_hits = 9815, Reservation_fails = 6417
L2_cache_bank[5]: Access = 143978, Miss = 24686, Miss_rate = 0.171, Pending_hits = 7596, Reservation_fails = 6872
L2_cache_bank[6]: Access = 173694, Miss = 34984, Miss_rate = 0.201, Pending_hits = 9259, Reservation_fails = 6739
L2_cache_bank[7]: Access = 153898, Miss = 29490, Miss_rate = 0.192, Pending_hits = 8573, Reservation_fails = 6324
L2_cache_bank[8]: Access = 142106, Miss = 24678, Miss_rate = 0.174, Pending_hits = 7396, Reservation_fails = 4519
L2_cache_bank[9]: Access = 165286, Miss = 32434, Miss_rate = 0.196, Pending_hits = 9788, Reservation_fails = 6744
L2_cache_bank[10]: Access = 153088, Miss = 29452, Miss_rate = 0.192, Pending_hits = 8380, Reservation_fails = 5659
L2_cache_bank[11]: Access = 173132, Miss = 34068, Miss_rate = 0.197, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1907812
L2_total_cache_misses = 364220
L2_total_cache_miss_rate = 0.1909
L2_total_cache_pending_hits = 105160
L2_total_cache_reservation_fails = 77372
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 678612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39818
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56324
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5808
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 643
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41299
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1929
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5808
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 842100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182462
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41299
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1907812
icnt_total_pkts_simt_to_mem=721822
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06461
	minimum = 5
	maximum = 18
Network latency average = 5.06461
	minimum = 5
	maximum = 18
Slowest packet = 2456275
Flit latency average = 5.02946
	minimum = 5
	maximum = 18
Slowest flit = 2619082
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0127453
	minimum = 0 (at node 5)
	maximum = 0.0402529 (at node 20)
Accepted packet rate average = 0.0127453
	minimum = 0 (at node 5)
	maximum = 0.0192425 (at node 0)
Injected flit rate average = 0.0132917
	minimum = 0 (at node 5)
	maximum = 0.0402529 (at node 20)
Accepted flit rate average= 0.0132917
	minimum = 0 (at node 5)
	maximum = 0.0192425 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2121 (53 samples)
	minimum = 5 (53 samples)
	maximum = 192.434 (53 samples)
Network latency average = 19.9336 (53 samples)
	minimum = 5 (53 samples)
	maximum = 189.717 (53 samples)
Flit latency average = 19.1479 (53 samples)
	minimum = 5 (53 samples)
	maximum = 189.189 (53 samples)
Fragmentation average = 0.00235118 (53 samples)
	minimum = 0 (53 samples)
	maximum = 78.0755 (53 samples)
Injected packet rate average = 0.0715074 (53 samples)
	minimum = 0.0268006 (53 samples)
	maximum = 0.200496 (53 samples)
Accepted packet rate average = 0.0715074 (53 samples)
	minimum = 0.0248527 (53 samples)
	maximum = 0.109033 (53 samples)
Injected flit rate average = 0.076236 (53 samples)
	minimum = 0.0347726 (53 samples)
	maximum = 0.200672 (53 samples)
Accepted flit rate average = 0.076236 (53 samples)
	minimum = 0.0337479 (53 samples)
	maximum = 0.109033 (53 samples)
Injected packet size average = 1.06613 (53 samples)
Accepted packet size average = 1.06613 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 45 sec (4845 sec)
gpgpu_simulation_rate = 47914 (inst/sec)
gpgpu_simulation_rate = 305 (cycle/sec)
gpgpu_silicon_slowdown = 983606x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
kernel_stream_id = 60205
gpu_sim_cycle = 9728
gpu_sim_insn = 4666368
gpu_ipc =     479.6842
gpu_tot_sim_cycle = 1491618
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     158.7629
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.8073% 
gpu_tot_occupancy = 32.8142% 
max_total_param_size = 0
gpu_stall_dramfull = 189091
gpu_stall_icnt2sh    = 341855
partiton_level_parallism =       1.1654
partiton_level_parallism_total  =       0.3821
partiton_level_parallism_util =       1.8904
partiton_level_parallism_util_total  =       1.7784
L2_BW  =      38.5618 GB/Sec
L2_BW_total  =      12.5301 GB/Sec
gpu_total_sim_rate=48577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 61740
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41130
L1D_cache:
	L1D_cache_core[0]: Access = 43904, Miss = 26521, Miss_rate = 0.604, Pending_hits = 2730, Reservation_fails = 15463
	L1D_cache_core[1]: Access = 43236, Miss = 26365, Miss_rate = 0.610, Pending_hits = 3012, Reservation_fails = 16141
	L1D_cache_core[2]: Access = 42996, Miss = 25892, Miss_rate = 0.602, Pending_hits = 2955, Reservation_fails = 13821
	L1D_cache_core[3]: Access = 43014, Miss = 25730, Miss_rate = 0.598, Pending_hits = 3185, Reservation_fails = 15030
	L1D_cache_core[4]: Access = 43061, Miss = 26421, Miss_rate = 0.614, Pending_hits = 2821, Reservation_fails = 18311
	L1D_cache_core[5]: Access = 42518, Miss = 25883, Miss_rate = 0.609, Pending_hits = 2603, Reservation_fails = 18775
	L1D_cache_core[6]: Access = 43332, Miss = 26173, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 16492
	L1D_cache_core[7]: Access = 42802, Miss = 25818, Miss_rate = 0.603, Pending_hits = 2859, Reservation_fails = 14637
	L1D_cache_core[8]: Access = 42980, Miss = 25957, Miss_rate = 0.604, Pending_hits = 2839, Reservation_fails = 13922
	L1D_cache_core[9]: Access = 43173, Miss = 25895, Miss_rate = 0.600, Pending_hits = 2909, Reservation_fails = 16814
	L1D_cache_core[10]: Access = 42694, Miss = 25814, Miss_rate = 0.605, Pending_hits = 2795, Reservation_fails = 16521
	L1D_cache_core[11]: Access = 43365, Miss = 25988, Miss_rate = 0.599, Pending_hits = 2893, Reservation_fails = 16464
	L1D_cache_core[12]: Access = 42515, Miss = 25727, Miss_rate = 0.605, Pending_hits = 2856, Reservation_fails = 20835
	L1D_cache_core[13]: Access = 43618, Miss = 26398, Miss_rate = 0.605, Pending_hits = 2942, Reservation_fails = 19871
	L1D_cache_core[14]: Access = 43553, Miss = 26524, Miss_rate = 0.609, Pending_hits = 3039, Reservation_fails = 18183
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 391106
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 43255
	L1D_total_cache_reservation_fails = 251280
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131586
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2162398
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41570
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29765
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 25320
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 271024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94367
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2203968

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 137823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43286
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29765
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40068, 26934, 12462, 12462, 12462, 12462, 12462, 12462, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 432589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 380996
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 25693
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1534663	W0_Idle:11113362	W0_Scoreboard:9416215	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3047968 {8:380996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60959360 {40:1523984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:217914 	15956 	60312 	42684 	38038 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063529 	634689 	144532 	14018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21288 	1001 	209 	478742 	27080 	27454 	12486 	1375 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194750 	238661 	233889 	292741 	698275 	198331 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1245 	379 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.585859  7.583904  6.755556  7.473684  6.216696  6.773775  6.725528  6.605891  6.113086  6.383394  6.434004  6.844291  7.291317  7.546392  7.884244  7.571734 
dram[1]:  7.392045  7.349014  7.219178  6.523530  6.680751  6.509044  7.131707  6.321739  6.282383  6.534422  6.613430  6.753647  7.667470  7.970894  7.935733  7.648870 
dram[2]:  7.594872  6.586345  7.469203  6.539957  6.911765  6.145614  6.765714  6.642586  6.531250  6.200653  6.962329  6.436019  7.973856  7.221607  7.691145  8.093645 
dram[3]:  7.372519  6.950442  6.537335  6.941509  6.530559  6.689063  6.438131  6.766615  6.353811  6.438411  6.749216  6.549718  7.698189  7.482436  7.700205  8.309973 
dram[4]:  6.771966  7.523973  6.949886  7.448463  6.118166  6.689459  6.725528  6.622191  5.925868  6.260504  6.370203  6.695876  7.348442  7.701053  8.073090  7.685466 
dram[5]:  8.320084  8.465291  8.222943  8.143678  7.689046  7.738287  8.388368  7.359209  7.064562  7.277472  7.355556  7.513308  9.095238  9.255696 10.102237  9.050891 
average row locality = 379764/53789 = 7.060254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       935      1367       974      1388      1116      1604      1106      1603      1208      1784       923      1341       823      1238       778      1180 
dram[1]:      1162      1499      1245      1516      1418      1730      1454      1731      1602      1924      1214      1420      1064      1324      1024      1271 
dram[2]:      1368       947      1397       966      1600      1122      1617      1097      1780      1213      1380       866      1241       827      1189       766 
dram[3]:      1494      1180      1525      1237      1726      1425      1739      1446      1920      1606      1468      1156      1322      1070      1282      1020 
dram[4]:       931      1371       974      1389      1108      1601      1104      1607      1199      1780       910      1322       818      1238       773      1181 
dram[5]:      1258      1365      1345      1381      1511      1578      1535      1575      1683      1759      1266      1293      1140      1211      1106      1155 
total dram writes = 125425
bank skew: 1924/766 = 2.51
chip skew: 22616/19306 = 1.17
average mf latency per bank:
dram[0]:       5879      4511      5587      4521      4861      3732      5008      3842      4388      3280      4817      4018      4719      3883      4743      4002
dram[1]:       4408      4367      4338      4291      4111      4106      4495      4060      3809      3383      3965      3728      3776      3463      3762      3690
dram[2]:       4209      5467      4293      5824      3573      4911      3506      5218      3088      4304      3461      5064      3602      4673      3637      4762
dram[3]:       4127      4223      4131      4337      3901      4002      4012      4501      3474      3537      3668      3864      3325      3634      3602      3749
dram[4]:       5818      4339      5740      4471      5121      3620      5138      3787      4545      3258      4838      4170      4821      3681      4682      4081
dram[5]:       3864      4806      3843      4833      3658      4323      4067      4662      3567      3836      3597      4124      3349      3734      3325      4174
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1236       877      1476       878      1510       958      1511      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       732      1400      1026      1380      1078       677      1166       848      1326       847      1467       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        754      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4513921 n_act=8665 n_pre=8649 n_ref_event=0 n_req=59357 n_rd=43552 n_rd_L2_A=0 n_write=0 n_wr_bk=19368 bw_util=0.02739
n_activity=485652 dram_eff=0.2591
bk0: 2498a 4569115i bk1: 3334a 4562174i bk2: 2230a 4571699i bk3: 2984a 4566296i bk4: 2580a 4568540i bk5: 3418a 4559387i bk6: 2576a 4568865i bk7: 3400a 4559276i bk8: 2794a 4565405i bk9: 3796a 4553935i bk10: 2114a 4570554i bk11: 2862a 4564079i bk12: 1926a 4573335i bk13: 2672a 4566899i bk14: 1800a 4576059i bk15: 2568a 4568827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854204
Row_Buffer_Locality_read = 0.918190
Row_Buffer_Locality_write = 0.677887
Bank_Level_Parallism = 1.417998
Bank_Level_Parallism_Col = 1.387980
Bank_Level_Parallism_Ready = 1.061428
write_to_read_ratio_blp_rw_average = 0.530358
GrpLevelPara = 1.212687 

BW Util details:
bwutil = 0.027392 
total_CMD = 4594044 
util_bw = 125840 
Wasted_Col = 141950 
Wasted_Row = 91917 
Idle = 4234337 

BW Util Bottlenecks: 
RCDc_limit = 38376 
RCDWRc_limit = 30549 
WTRc_limit = 14688 
RTWc_limit = 75010 
CCDLc_limit = 39148 
rwq = 0 
CCDLc_limit_alone = 24704 
WTRc_limit_alone = 13389 
RTWc_limit_alone = 61865 

Commands details: 
total_CMD = 4594044 
n_nop = 4513921 
Read = 43552 
Write = 0 
L2_Alloc = 0 
L2_WB = 19368 
n_act = 8665 
n_pre = 8649 
n_ref = 0 
n_req = 59357 
total_req = 62920 

Dual Bus Interface Util: 
issued_total_row = 17314 
issued_total_col = 62920 
Row_Bus_Util =  0.003769 
CoL_Bus_Util = 0.013696 
Either_Row_CoL_Bus_Util = 0.017441 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001385 
queue_avg = 0.200273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4502654 n_act=9794 n_pre=9778 n_ref_event=0 n_req=67742 n_rd=49344 n_rd_L2_A=0 n_write=0 n_wr_bk=22598 bw_util=0.03132
n_activity=537731 dram_eff=0.2676
bk0: 2970a 4565756i bk1: 3622a 4558798i bk2: 2682a 4567669i bk3: 3174a 4560814i bk4: 3134a 4561101i bk5: 3632a 4555435i bk6: 3210a 4562441i bk7: 3652a 4555985i bk8: 3556a 4556956i bk9: 4034a 4551238i bk10: 2662a 4564094i bk11: 2994a 4561428i bk12: 2336a 4568386i bk13: 2764a 4564762i bk14: 2256a 4571062i bk15: 2666a 4566689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855629
Row_Buffer_Locality_read = 0.919220
Row_Buffer_Locality_write = 0.685074
Bank_Level_Parallism = 1.461142
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031320 
total_CMD = 4594044 
util_bw = 143884 
Wasted_Col = 159635 
Wasted_Row = 100640 
Idle = 4189885 

BW Util Bottlenecks: 
RCDc_limit = 42784 
RCDWRc_limit = 34164 
WTRc_limit = 18740 
RTWc_limit = 86594 
CCDLc_limit = 45041 
rwq = 0 
CCDLc_limit_alone = 28263 
WTRc_limit_alone = 17075 
RTWc_limit_alone = 71481 

Commands details: 
total_CMD = 4594044 
n_nop = 4502654 
Read = 49344 
Write = 0 
L2_Alloc = 0 
L2_WB = 22598 
n_act = 9794 
n_pre = 9778 
n_ref = 0 
n_req = 67742 
total_req = 71942 

Dual Bus Interface Util: 
issued_total_row = 19572 
issued_total_col = 71942 
Row_Bus_Util =  0.004260 
CoL_Bus_Util = 0.015660 
Either_Row_CoL_Bus_Util = 0.019893 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001357 
queue_avg = 0.235718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4514049 n_act=8588 n_pre=8572 n_ref_event=0 n_req=59363 n_rd=43556 n_rd_L2_A=0 n_write=0 n_wr_bk=19376 bw_util=0.0274
n_activity=483945 dram_eff=0.2601
bk0: 3348a 4562864i bk1: 2508a 4569604i bk2: 2984a 4564969i bk3: 2222a 4572241i bk4: 3420a 4559969i bk5: 2578a 4567406i bk6: 3418a 4559187i bk7: 2570a 4569818i bk8: 3796a 4555531i bk9: 2806a 4565272i bk10: 2944a 4563868i bk11: 2000a 4572088i bk12: 2670a 4566709i bk13: 1930a 4573820i bk14: 2588a 4568809i bk15: 1774a 4576588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855550
Row_Buffer_Locality_read = 0.918840
Row_Buffer_Locality_write = 0.681154
Bank_Level_Parallism = 1.417656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027397 
total_CMD = 4594044 
util_bw = 125864 
Wasted_Col = 141290 
Wasted_Row = 89885 
Idle = 4237005 

BW Util Bottlenecks: 
RCDc_limit = 38209 
RCDWRc_limit = 30309 
WTRc_limit = 14310 
RTWc_limit = 75287 
CCDLc_limit = 38989 
rwq = 0 
CCDLc_limit_alone = 24461 
WTRc_limit_alone = 13045 
RTWc_limit_alone = 62024 

Commands details: 
total_CMD = 4594044 
n_nop = 4514049 
Read = 43556 
Write = 0 
L2_Alloc = 0 
L2_WB = 19376 
n_act = 8588 
n_pre = 8572 
n_ref = 0 
n_req = 59363 
total_req = 62932 

Dual Bus Interface Util: 
issued_total_row = 17160 
issued_total_col = 62932 
Row_Bus_Util =  0.003735 
CoL_Bus_Util = 0.013699 
Either_Row_CoL_Bus_Util = 0.017413 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001213 
queue_avg = 0.195646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4502428 n_act=9883 n_pre=9867 n_ref_event=0 n_req=67777 n_rd=49368 n_rd_L2_A=0 n_write=0 n_wr_bk=22616 bw_util=0.03134
n_activity=539378 dram_eff=0.2669
bk0: 3612a 4559132i bk1: 2982a 4564387i bk2: 3198a 4560030i bk3: 2676a 4566777i bk4: 3618a 4555387i bk5: 3140a 4559903i bk6: 3658a 4555360i bk7: 3206a 4561095i bk8: 4022a 4550978i bk9: 3564a 4556054i bk10: 3096a 4560291i bk11: 2556a 4565607i bk12: 2758a 4565388i bk13: 2344a 4568683i bk14: 2684a 4566817i bk15: 2254a 4572744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854405
Row_Buffer_Locality_read = 0.918429
Row_Buffer_Locality_write = 0.682710
Bank_Level_Parallism = 1.466739
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031338 
total_CMD = 4594044 
util_bw = 143968 
Wasted_Col = 159857 
Wasted_Row = 101682 
Idle = 4188537 

BW Util Bottlenecks: 
RCDc_limit = 43215 
RCDWRc_limit = 34459 
WTRc_limit = 17971 
RTWc_limit = 88496 
CCDLc_limit = 44379 
rwq = 0 
CCDLc_limit_alone = 27842 
WTRc_limit_alone = 16435 
RTWc_limit_alone = 73495 

Commands details: 
total_CMD = 4594044 
n_nop = 4502428 
Read = 49368 
Write = 0 
L2_Alloc = 0 
L2_WB = 22616 
n_act = 9883 
n_pre = 9867 
n_ref = 0 
n_req = 67777 
total_req = 71984 

Dual Bus Interface Util: 
issued_total_row = 19750 
issued_total_col = 71984 
Row_Bus_Util =  0.004299 
CoL_Bus_Util = 0.015669 
Either_Row_CoL_Bus_Util = 0.019942 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001288 
queue_avg = 0.244022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4514203 n_act=8653 n_pre=8637 n_ref_event=463904 n_req=59101 n_rd=43338 n_rd_L2_A=0 n_write=0 n_wr_bk=19306 bw_util=0.02727
n_activity=483789 dram_eff=0.259
bk0: 2478a 4569893i bk1: 3294a 4561863i bk2: 2240a 4572593i bk3: 2984a 4565776i bk4: 2554a 4567521i bk5: 3412a 4559453i bk6: 2578a 4570068i bk7: 3402a 4559776i bk8: 2772a 4564746i bk9: 3784a 4554522i bk10: 2072a 4571158i bk11: 2822a 4563596i bk12: 1922a 4574227i bk13: 2668a 4566358i bk14: 1782a 4576103i bk15: 2574a 4569049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853843
Row_Buffer_Locality_read = 0.917878
Row_Buffer_Locality_write = 0.677790
Bank_Level_Parallism = 1.421365
Bank_Level_Parallism_Col = 1.391688
Bank_Level_Parallism_Ready = 1.058082
write_to_read_ratio_blp_rw_average = 0.528267
GrpLevelPara = 1.216875 

BW Util details:
bwutil = 0.027272 
total_CMD = 4594044 
util_bw = 125288 
Wasted_Col = 141280 
Wasted_Row = 90569 
Idle = 4236907 

BW Util Bottlenecks: 
RCDc_limit = 38557 
RCDWRc_limit = 30336 
WTRc_limit = 14754 
RTWc_limit = 75382 
CCDLc_limit = 38865 
rwq = 0 
CCDLc_limit_alone = 24476 
WTRc_limit_alone = 13494 
RTWc_limit_alone = 62253 

Commands details: 
total_CMD = 4594044 
n_nop = 4514203 
Read = 43338 
Write = 0 
L2_Alloc = 0 
L2_WB = 19306 
n_act = 8653 
n_pre = 8637 
n_ref = 463904 
n_req = 59101 
total_req = 62644 

Dual Bus Interface Util: 
issued_total_row = 17290 
issued_total_col = 62644 
Row_Bus_Util =  0.003764 
CoL_Bus_Util = 0.013636 
Either_Row_CoL_Bus_Util = 0.017379 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001165 
queue_avg = 0.196959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4594044 n_nop=4506975 n_act=8289 n_pre=8273 n_ref_event=0 n_req=66424 n_rd=48440 n_rd_L2_A=0 n_write=0 n_wr_bk=22161 bw_util=0.03074
n_activity=503133 dram_eff=0.2806
bk0: 2950a 4564689i bk1: 3422a 4561485i bk2: 2692a 4567132i bk3: 3124a 4563913i bk4: 3122a 4562275i bk5: 3532a 4559259i bk6: 3214a 4563535i bk7: 3554a 4559573i bk8: 3546a 4557716i bk9: 3894a 4554583i bk10: 2602a 4563770i bk11: 2906a 4563747i bk12: 2324a 4569164i bk13: 2696a 4566784i bk14: 2248a 4571681i bk15: 2614a 4569494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875437
Row_Buffer_Locality_read = 0.932060
Row_Buffer_Locality_write = 0.722920
Bank_Level_Parallism = 1.520063
Bank_Level_Parallism_Col = 1.485402
Bank_Level_Parallism_Ready = 1.072457
write_to_read_ratio_blp_rw_average = 0.575758
GrpLevelPara = 1.308593 

BW Util details:
bwutil = 0.030736 
total_CMD = 4594044 
util_bw = 141202 
Wasted_Col = 154033 
Wasted_Row = 77157 
Idle = 4221652 

BW Util Bottlenecks: 
RCDc_limit = 35133 
RCDWRc_limit = 29095 
WTRc_limit = 19622 
RTWc_limit = 102740 
CCDLc_limit = 37884 
rwq = 0 
CCDLc_limit_alone = 24310 
WTRc_limit_alone = 18334 
RTWc_limit_alone = 90454 

Commands details: 
total_CMD = 4594044 
n_nop = 4506975 
Read = 48440 
Write = 0 
L2_Alloc = 0 
L2_WB = 22161 
n_act = 8289 
n_pre = 8273 
n_ref = 0 
n_req = 66424 
total_req = 70601 

Dual Bus Interface Util: 
issued_total_row = 16562 
issued_total_col = 70601 
Row_Bus_Util =  0.003605 
CoL_Bus_Util = 0.015368 
Either_Row_CoL_Bus_Util = 0.018953 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001080 
queue_avg = 0.193582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148412, Miss = 24992, Miss_rate = 0.168, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 169038, Miss = 32960, Miss_rate = 0.195, Pending_hits = 9990, Reservation_fails = 7050
L2_cache_bank[2]: Access = 155286, Miss = 30034, Miss_rate = 0.193, Pending_hits = 8475, Reservation_fails = 6276
L2_cache_bank[3]: Access = 177730, Miss = 35282, Miss_rate = 0.199, Pending_hits = 9733, Reservation_fails = 9076
L2_cache_bank[4]: Access = 167624, Miss = 33114, Miss_rate = 0.198, Pending_hits = 9894, Reservation_fails = 6418
L2_cache_bank[5]: Access = 148950, Miss = 24846, Miss_rate = 0.167, Pending_hits = 7616, Reservation_fails = 6970
L2_cache_bank[6]: Access = 176254, Miss = 35434, Miss_rate = 0.201, Pending_hits = 9375, Reservation_fails = 6744
L2_cache_bank[7]: Access = 156858, Miss = 29934, Miss_rate = 0.191, Pending_hits = 8649, Reservation_fails = 6325
L2_cache_bank[8]: Access = 146946, Miss = 24832, Miss_rate = 0.169, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 168178, Miss = 32878, Miss_rate = 0.195, Pending_hits = 9856, Reservation_fails = 6747
L2_cache_bank[10]: Access = 155784, Miss = 29894, Miss_rate = 0.192, Pending_hits = 8448, Reservation_fails = 5661
L2_cache_bank[11]: Access = 175828, Miss = 34068, Miss_rate = 0.194, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1946888
L2_total_cache_misses = 368268
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 105891
L2_total_cache_reservation_fails = 77490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 708009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40537
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5820
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 646
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41397
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1938
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5820
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 874608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188734
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1550
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41397
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1946888
icnt_total_pkts_simt_to_mem=736295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.8312
	minimum = 5
	maximum = 945
Network latency average = 54.7493
	minimum = 5
	maximum = 945
Slowest packet = 2473222
Flit latency average = 51.8848
	minimum = 5
	maximum = 945
Slowest flit = 2636463
Fragmentation average = 0.0112273
	minimum = 0
	maximum = 198
Injected packet rate average = 0.191935
	minimum = 0.0637336 (at node 8)
	maximum = 0.511102 (at node 20)
Accepted packet rate average = 0.191935
	minimum = 0.0812089 (at node 21)
	maximum = 0.29523 (at node 5)
Injected flit rate average = 0.203875
	minimum = 0.0818257 (at node 8)
	maximum = 0.511102 (at node 20)
Accepted flit rate average= 0.203875
	minimum = 0.112048 (at node 21)
	maximum = 0.29523 (at node 5)
Injected packet length average = 1.06221
Accepted packet length average = 1.06221
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9087 (54 samples)
	minimum = 5 (54 samples)
	maximum = 206.37 (54 samples)
Network latency average = 20.5784 (54 samples)
	minimum = 5 (54 samples)
	maximum = 203.704 (54 samples)
Flit latency average = 19.7541 (54 samples)
	minimum = 5 (54 samples)
	maximum = 203.185 (54 samples)
Fragmentation average = 0.00251555 (54 samples)
	minimum = 0 (54 samples)
	maximum = 80.2963 (54 samples)
Injected packet rate average = 0.0737376 (54 samples)
	minimum = 0.0274845 (54 samples)
	maximum = 0.206248 (54 samples)
Accepted packet rate average = 0.0737376 (54 samples)
	minimum = 0.0258964 (54 samples)
	maximum = 0.112481 (54 samples)
Injected flit rate average = 0.0785997 (54 samples)
	minimum = 0.0356439 (54 samples)
	maximum = 0.206421 (54 samples)
Accepted flit rate average = 0.0785997 (54 samples)
	minimum = 0.0351979 (54 samples)
	maximum = 0.112481 (54 samples)
Injected packet size average = 1.06594 (54 samples)
Accepted packet size average = 1.06594 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 15 sec (4875 sec)
gpgpu_simulation_rate = 48577 (inst/sec)
gpgpu_simulation_rate = 305 (cycle/sec)
gpgpu_silicon_slowdown = 983606x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
kernel_stream_id = 60205
gpu_sim_cycle = 26032
gpu_sim_insn = 19880
gpu_ipc =       0.7637
gpu_tot_sim_cycle = 1517650
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     156.0528
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7605% 
max_total_param_size = 0
gpu_stall_dramfull = 189091
gpu_stall_icnt2sh    = 341855
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.3756
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7783
L2_BW  =       0.0435 GB/Sec
L2_BW_total  =      12.3159 GB/Sec
gpu_total_sim_rate=48136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 61746
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41130
L1D_cache:
	L1D_cache_core[0]: Access = 43904, Miss = 26521, Miss_rate = 0.604, Pending_hits = 2730, Reservation_fails = 15463
	L1D_cache_core[1]: Access = 43236, Miss = 26365, Miss_rate = 0.610, Pending_hits = 3012, Reservation_fails = 16141
	L1D_cache_core[2]: Access = 42996, Miss = 25892, Miss_rate = 0.602, Pending_hits = 2955, Reservation_fails = 13821
	L1D_cache_core[3]: Access = 43014, Miss = 25730, Miss_rate = 0.598, Pending_hits = 3185, Reservation_fails = 15030
	L1D_cache_core[4]: Access = 43061, Miss = 26421, Miss_rate = 0.614, Pending_hits = 2821, Reservation_fails = 18311
	L1D_cache_core[5]: Access = 42549, Miss = 25899, Miss_rate = 0.609, Pending_hits = 2603, Reservation_fails = 18775
	L1D_cache_core[6]: Access = 43332, Miss = 26173, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 16492
	L1D_cache_core[7]: Access = 42802, Miss = 25818, Miss_rate = 0.603, Pending_hits = 2859, Reservation_fails = 14637
	L1D_cache_core[8]: Access = 42980, Miss = 25957, Miss_rate = 0.604, Pending_hits = 2839, Reservation_fails = 13922
	L1D_cache_core[9]: Access = 43173, Miss = 25895, Miss_rate = 0.600, Pending_hits = 2909, Reservation_fails = 16814
	L1D_cache_core[10]: Access = 42694, Miss = 25814, Miss_rate = 0.605, Pending_hits = 2795, Reservation_fails = 16521
	L1D_cache_core[11]: Access = 43365, Miss = 25988, Miss_rate = 0.599, Pending_hits = 2893, Reservation_fails = 16464
	L1D_cache_core[12]: Access = 42515, Miss = 25727, Miss_rate = 0.605, Pending_hits = 2856, Reservation_fails = 20835
	L1D_cache_core[13]: Access = 43618, Miss = 26398, Miss_rate = 0.605, Pending_hits = 2942, Reservation_fails = 19871
	L1D_cache_core[14]: Access = 43553, Miss = 26524, Miss_rate = 0.609, Pending_hits = 3039, Reservation_fails = 18183
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 391122
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 43255
	L1D_total_cache_reservation_fails = 251280
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2164064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41576
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29765
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 25320
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 271040
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94382
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2205640

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 137823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43286
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29765
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40068, 26934, 12462, 12462, 12462, 12462, 12462, 12462, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 433093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381012
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 100296
gpgpu_n_l1cache_bkconflict = 25693
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1534663	W0_Idle:11142410	W0_Scoreboard:9436280	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3048096 {8:381012,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180288 {8:22536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60961920 {40:1524048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3605760 {40:90144,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:217916 	15956 	60315 	42684 	38038 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063623 	634689 	144532 	14018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21294 	1001 	209 	478773 	27080 	27454 	12486 	1375 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194844 	238661 	233889 	292741 	698275 	198331 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1255 	379 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13023     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.585859  7.583904  6.755556  7.473684  6.216696  6.773775  6.725528  6.605891  6.113086  6.383394  6.434004  6.844291  7.291317  7.546392  7.884244  7.571734 
dram[1]:  7.392045  7.349014  7.219178  6.523530  6.680751  6.509044  7.131707  6.321739  6.282383  6.534422  6.613430  6.753647  7.667470  7.970894  7.935733  7.648870 
dram[2]:  7.594872  6.586345  7.469203  6.539957  6.911765  6.145614  6.765714  6.642586  6.531250  6.200653  6.962329  6.436019  7.973856  7.221607  7.691145  8.093645 
dram[3]:  7.372519  6.950442  6.537335  6.941509  6.530559  6.689063  6.438131  6.766615  6.353811  6.438411  6.749216  6.549718  7.698189  7.482436  7.700205  8.309973 
dram[4]:  6.766180  7.523973  6.949886  7.448463  6.118166  6.689459  6.725528  6.622191  5.918110  6.260504  6.370203  6.695876  7.348442  7.701053  8.073090  7.685466 
dram[5]:  8.320084  8.465291  8.222943  8.143678  7.689046  7.738287  8.388368  7.359209  7.064562  7.277472  7.355556  7.513308  9.095238  9.255696 10.102237  9.050891 
average row locality = 379769/53791 = 7.060084
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       935      1367       974      1388      1116      1604      1106      1603      1208      1784       923      1341       823      1238       778      1180 
dram[1]:      1162      1499      1245      1516      1418      1730      1454      1731      1602      1924      1214      1420      1064      1324      1024      1271 
dram[2]:      1368       947      1397       966      1600      1122      1617      1097      1780      1213      1380       866      1241       827      1189       766 
dram[3]:      1494      1180      1525      1237      1726      1425      1739      1446      1920      1606      1468      1156      1322      1070      1282      1020 
dram[4]:       931      1371       974      1389      1108      1601      1104      1607      1200      1780       910      1322       818      1238       773      1181 
dram[5]:      1258      1365      1345      1381      1511      1578      1535      1575      1683      1759      1266      1293      1140      1211      1106      1155 
total dram writes = 125426
bank skew: 1924/766 = 2.51
chip skew: 22616/19307 = 1.17
average mf latency per bank:
dram[0]:       5879      4511      5587      4521      4861      3732      5008      3842      4391      3280      4817      4018      4719      3883      4743      4002
dram[1]:       4408      4367      4338      4291      4111      4106      4495      4060      3809      3383      3965      3728      3776      3463      3762      3690
dram[2]:       4209      5467      4293      5824      3573      4911      3506      5218      3088      4307      3461      5064      3602      4673      3637      4762
dram[3]:       4127      4223      4131      4337      3901      4002      4012      4501      3474      3537      3668      3864      3325      3634      3602      3749
dram[4]:       5818      4339      5740      4471      5121      3620      5138      3787      4545      3258      4838      4170      4821      3681      4682      4081
dram[5]:       3864      4806      3843      4833      3658      4323      4067      4662      3567      3836      3597      4124      3349      3734      3325      4174
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1236       877      1476       878      1510       958      1511      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       732      1400      1026      1380      1078       677      1166       848      1326       847      1467       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        754      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4594097 n_act=8665 n_pre=8649 n_ref_event=0 n_req=59357 n_rd=43552 n_rd_L2_A=0 n_write=0 n_wr_bk=19368 bw_util=0.02692
n_activity=485652 dram_eff=0.2591
bk0: 2498a 4649291i bk1: 3334a 4642350i bk2: 2230a 4651875i bk3: 2984a 4646472i bk4: 2580a 4648716i bk5: 3418a 4639563i bk6: 2576a 4649041i bk7: 3400a 4639452i bk8: 2794a 4645581i bk9: 3796a 4634111i bk10: 2114a 4650730i bk11: 2862a 4644255i bk12: 1926a 4653511i bk13: 2672a 4647075i bk14: 1800a 4656235i bk15: 2568a 4649003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854204
Row_Buffer_Locality_read = 0.918190
Row_Buffer_Locality_write = 0.677887
Bank_Level_Parallism = 1.417998
Bank_Level_Parallism_Col = 1.387980
Bank_Level_Parallism_Ready = 1.061428
write_to_read_ratio_blp_rw_average = 0.530358
GrpLevelPara = 1.212687 

BW Util details:
bwutil = 0.026922 
total_CMD = 4674220 
util_bw = 125840 
Wasted_Col = 141950 
Wasted_Row = 91917 
Idle = 4314513 

BW Util Bottlenecks: 
RCDc_limit = 38376 
RCDWRc_limit = 30549 
WTRc_limit = 14688 
RTWc_limit = 75010 
CCDLc_limit = 39148 
rwq = 0 
CCDLc_limit_alone = 24704 
WTRc_limit_alone = 13389 
RTWc_limit_alone = 61865 

Commands details: 
total_CMD = 4674220 
n_nop = 4594097 
Read = 43552 
Write = 0 
L2_Alloc = 0 
L2_WB = 19368 
n_act = 8665 
n_pre = 8649 
n_ref = 0 
n_req = 59357 
total_req = 62920 

Dual Bus Interface Util: 
issued_total_row = 17314 
issued_total_col = 62920 
Row_Bus_Util =  0.003704 
CoL_Bus_Util = 0.013461 
Either_Row_CoL_Bus_Util = 0.017141 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001385 
queue_avg = 0.196838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4582830 n_act=9794 n_pre=9778 n_ref_event=0 n_req=67742 n_rd=49344 n_rd_L2_A=0 n_write=0 n_wr_bk=22598 bw_util=0.03078
n_activity=537731 dram_eff=0.2676
bk0: 2970a 4645932i bk1: 3622a 4638974i bk2: 2682a 4647845i bk3: 3174a 4640990i bk4: 3134a 4641277i bk5: 3632a 4635611i bk6: 3210a 4642617i bk7: 3652a 4636161i bk8: 3556a 4637132i bk9: 4034a 4631414i bk10: 2662a 4644270i bk11: 2994a 4641604i bk12: 2336a 4648562i bk13: 2764a 4644938i bk14: 2256a 4651238i bk15: 2666a 4646865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855629
Row_Buffer_Locality_read = 0.919220
Row_Buffer_Locality_write = 0.685074
Bank_Level_Parallism = 1.461142
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030782 
total_CMD = 4674220 
util_bw = 143884 
Wasted_Col = 159635 
Wasted_Row = 100640 
Idle = 4270061 

BW Util Bottlenecks: 
RCDc_limit = 42784 
RCDWRc_limit = 34164 
WTRc_limit = 18740 
RTWc_limit = 86594 
CCDLc_limit = 45041 
rwq = 0 
CCDLc_limit_alone = 28263 
WTRc_limit_alone = 17075 
RTWc_limit_alone = 71481 

Commands details: 
total_CMD = 4674220 
n_nop = 4582830 
Read = 49344 
Write = 0 
L2_Alloc = 0 
L2_WB = 22598 
n_act = 9794 
n_pre = 9778 
n_ref = 0 
n_req = 67742 
total_req = 71942 

Dual Bus Interface Util: 
issued_total_row = 19572 
issued_total_col = 71942 
Row_Bus_Util =  0.004187 
CoL_Bus_Util = 0.015391 
Either_Row_CoL_Bus_Util = 0.019552 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001357 
queue_avg = 0.231675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4594225 n_act=8588 n_pre=8572 n_ref_event=0 n_req=59363 n_rd=43556 n_rd_L2_A=0 n_write=0 n_wr_bk=19376 bw_util=0.02693
n_activity=483945 dram_eff=0.2601
bk0: 3348a 4643040i bk1: 2508a 4649780i bk2: 2984a 4645145i bk3: 2222a 4652417i bk4: 3420a 4640145i bk5: 2578a 4647582i bk6: 3418a 4639363i bk7: 2570a 4649994i bk8: 3796a 4635707i bk9: 2806a 4645448i bk10: 2944a 4644044i bk11: 2000a 4652264i bk12: 2670a 4646885i bk13: 1930a 4653996i bk14: 2588a 4648985i bk15: 1774a 4656764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855550
Row_Buffer_Locality_read = 0.918840
Row_Buffer_Locality_write = 0.681154
Bank_Level_Parallism = 1.417656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026927 
total_CMD = 4674220 
util_bw = 125864 
Wasted_Col = 141290 
Wasted_Row = 89885 
Idle = 4317181 

BW Util Bottlenecks: 
RCDc_limit = 38209 
RCDWRc_limit = 30309 
WTRc_limit = 14310 
RTWc_limit = 75287 
CCDLc_limit = 38989 
rwq = 0 
CCDLc_limit_alone = 24461 
WTRc_limit_alone = 13045 
RTWc_limit_alone = 62024 

Commands details: 
total_CMD = 4674220 
n_nop = 4594225 
Read = 43556 
Write = 0 
L2_Alloc = 0 
L2_WB = 19376 
n_act = 8588 
n_pre = 8572 
n_ref = 0 
n_req = 59363 
total_req = 62932 

Dual Bus Interface Util: 
issued_total_row = 17160 
issued_total_col = 62932 
Row_Bus_Util =  0.003671 
CoL_Bus_Util = 0.013464 
Either_Row_CoL_Bus_Util = 0.017114 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001213 
queue_avg = 0.192290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4582604 n_act=9883 n_pre=9867 n_ref_event=0 n_req=67777 n_rd=49368 n_rd_L2_A=0 n_write=0 n_wr_bk=22616 bw_util=0.0308
n_activity=539378 dram_eff=0.2669
bk0: 3612a 4639308i bk1: 2982a 4644563i bk2: 3198a 4640206i bk3: 2676a 4646953i bk4: 3618a 4635563i bk5: 3140a 4640079i bk6: 3658a 4635536i bk7: 3206a 4641271i bk8: 4022a 4631154i bk9: 3564a 4636230i bk10: 3096a 4640467i bk11: 2556a 4645783i bk12: 2758a 4645564i bk13: 2344a 4648859i bk14: 2684a 4646993i bk15: 2254a 4652920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854405
Row_Buffer_Locality_read = 0.918429
Row_Buffer_Locality_write = 0.682710
Bank_Level_Parallism = 1.466739
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030800 
total_CMD = 4674220 
util_bw = 143968 
Wasted_Col = 159857 
Wasted_Row = 101682 
Idle = 4268713 

BW Util Bottlenecks: 
RCDc_limit = 43215 
RCDWRc_limit = 34459 
WTRc_limit = 17971 
RTWc_limit = 88496 
CCDLc_limit = 44379 
rwq = 0 
CCDLc_limit_alone = 27842 
WTRc_limit_alone = 16435 
RTWc_limit_alone = 73495 

Commands details: 
total_CMD = 4674220 
n_nop = 4582604 
Read = 49368 
Write = 0 
L2_Alloc = 0 
L2_WB = 22616 
n_act = 9883 
n_pre = 9867 
n_ref = 0 
n_req = 67777 
total_req = 71984 

Dual Bus Interface Util: 
issued_total_row = 19750 
issued_total_col = 71984 
Row_Bus_Util =  0.004225 
CoL_Bus_Util = 0.015400 
Either_Row_CoL_Bus_Util = 0.019600 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001288 
queue_avg = 0.239836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4594370 n_act=8655 n_pre=8639 n_ref_event=463904 n_req=59106 n_rd=43342 n_rd_L2_A=0 n_write=0 n_wr_bk=19307 bw_util=0.02681
n_activity=483847 dram_eff=0.259
bk0: 2482a 4650039i bk1: 3294a 4642038i bk2: 2240a 4652769i bk3: 2984a 4645952i bk4: 2554a 4647698i bk5: 3412a 4639630i bk6: 2578a 4650245i bk7: 3402a 4639953i bk8: 2772a 4644880i bk9: 3784a 4634697i bk10: 2072a 4651333i bk11: 2822a 4643771i bk12: 1922a 4654402i bk13: 2668a 4646533i bk14: 1782a 4656279i bk15: 2574a 4649225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853822
Row_Buffer_Locality_read = 0.917863
Row_Buffer_Locality_write = 0.677747
Bank_Level_Parallism = 1.421398
Bank_Level_Parallism_Col = 1.391696
Bank_Level_Parallism_Ready = 1.058077
write_to_read_ratio_blp_rw_average = 0.528275
GrpLevelPara = 1.216845 

BW Util details:
bwutil = 0.026806 
total_CMD = 4674220 
util_bw = 125298 
Wasted_Col = 141305 
Wasted_Row = 90581 
Idle = 4317036 

BW Util Bottlenecks: 
RCDc_limit = 38569 
RCDWRc_limit = 30342 
WTRc_limit = 14754 
RTWc_limit = 75395 
CCDLc_limit = 38872 
rwq = 0 
CCDLc_limit_alone = 24479 
WTRc_limit_alone = 13494 
RTWc_limit_alone = 62262 

Commands details: 
total_CMD = 4674220 
n_nop = 4594370 
Read = 43342 
Write = 0 
L2_Alloc = 0 
L2_WB = 19307 
n_act = 8655 
n_pre = 8639 
n_ref = 463904 
n_req = 59106 
total_req = 62649 

Dual Bus Interface Util: 
issued_total_row = 17294 
issued_total_col = 62649 
Row_Bus_Util =  0.003700 
CoL_Bus_Util = 0.013403 
Either_Row_CoL_Bus_Util = 0.017083 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001165 
queue_avg = 0.193593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4674220 n_nop=4587151 n_act=8289 n_pre=8273 n_ref_event=0 n_req=66424 n_rd=48440 n_rd_L2_A=0 n_write=0 n_wr_bk=22161 bw_util=0.03021
n_activity=503133 dram_eff=0.2806
bk0: 2950a 4644865i bk1: 3422a 4641661i bk2: 2692a 4647308i bk3: 3124a 4644089i bk4: 3122a 4642451i bk5: 3532a 4639435i bk6: 3214a 4643711i bk7: 3554a 4639749i bk8: 3546a 4637892i bk9: 3894a 4634759i bk10: 2602a 4643946i bk11: 2906a 4643923i bk12: 2324a 4649340i bk13: 2696a 4646960i bk14: 2248a 4651857i bk15: 2614a 4649670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875437
Row_Buffer_Locality_read = 0.932060
Row_Buffer_Locality_write = 0.722920
Bank_Level_Parallism = 1.520063
Bank_Level_Parallism_Col = 1.485402
Bank_Level_Parallism_Ready = 1.072457
write_to_read_ratio_blp_rw_average = 0.575758
GrpLevelPara = 1.308593 

BW Util details:
bwutil = 0.030209 
total_CMD = 4674220 
util_bw = 141202 
Wasted_Col = 154033 
Wasted_Row = 77157 
Idle = 4301828 

BW Util Bottlenecks: 
RCDc_limit = 35133 
RCDWRc_limit = 29095 
WTRc_limit = 19622 
RTWc_limit = 102740 
CCDLc_limit = 37884 
rwq = 0 
CCDLc_limit_alone = 24310 
WTRc_limit_alone = 18334 
RTWc_limit_alone = 90454 

Commands details: 
total_CMD = 4674220 
n_nop = 4587151 
Read = 48440 
Write = 0 
L2_Alloc = 0 
L2_WB = 22161 
n_act = 8289 
n_pre = 8273 
n_ref = 0 
n_req = 66424 
total_req = 70601 

Dual Bus Interface Util: 
issued_total_row = 16562 
issued_total_col = 70601 
Row_Bus_Util =  0.003543 
CoL_Bus_Util = 0.015104 
Either_Row_CoL_Bus_Util = 0.018627 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001080 
queue_avg = 0.190261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148446, Miss = 24992, Miss_rate = 0.168, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 169038, Miss = 32960, Miss_rate = 0.195, Pending_hits = 9990, Reservation_fails = 7050
L2_cache_bank[2]: Access = 155290, Miss = 30034, Miss_rate = 0.193, Pending_hits = 8475, Reservation_fails = 6276
L2_cache_bank[3]: Access = 177730, Miss = 35282, Miss_rate = 0.199, Pending_hits = 9733, Reservation_fails = 9076
L2_cache_bank[4]: Access = 167628, Miss = 33114, Miss_rate = 0.198, Pending_hits = 9894, Reservation_fails = 6418
L2_cache_bank[5]: Access = 148980, Miss = 24846, Miss_rate = 0.167, Pending_hits = 7616, Reservation_fails = 6970
L2_cache_bank[6]: Access = 176258, Miss = 35434, Miss_rate = 0.201, Pending_hits = 9375, Reservation_fails = 6744
L2_cache_bank[7]: Access = 156858, Miss = 29934, Miss_rate = 0.191, Pending_hits = 8649, Reservation_fails = 6325
L2_cache_bank[8]: Access = 146984, Miss = 24836, Miss_rate = 0.169, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 168178, Miss = 32878, Miss_rate = 0.195, Pending_hits = 9856, Reservation_fails = 6747
L2_cache_bank[10]: Access = 155788, Miss = 29894, Miss_rate = 0.192, Pending_hits = 8448, Reservation_fails = 5661
L2_cache_bank[11]: Access = 175828, Miss = 34068, Miss_rate = 0.194, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1947006
L2_total_cache_misses = 368272
L2_total_cache_miss_rate = 0.1891
L2_total_cache_pending_hits = 105891
L2_total_cache_reservation_fails = 77490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 708073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40537
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5820
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 647
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41397
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1941
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5820
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 874672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188764
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1550
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41397
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1947006
icnt_total_pkts_simt_to_mem=736347
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2516912
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2683183
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000220526
	minimum = 0 (at node 0)
	maximum = 0.00145974 (at node 23)
Accepted packet rate average = 0.000220526
	minimum = 0 (at node 0)
	maximum = 0.00453288 (at node 5)
Injected flit rate average = 0.000241868
	minimum = 0 (at node 0)
	maximum = 0.00199754 (at node 5)
Accepted flit rate average= 0.000241868
	minimum = 0 (at node 0)
	maximum = 0.00453288 (at node 5)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6078 (55 samples)
	minimum = 5 (55 samples)
	maximum = 202.836 (55 samples)
Network latency average = 20.2969 (55 samples)
	minimum = 5 (55 samples)
	maximum = 200.109 (55 samples)
Flit latency average = 19.4859 (55 samples)
	minimum = 5 (55 samples)
	maximum = 199.582 (55 samples)
Fragmentation average = 0.00246982 (55 samples)
	minimum = 0 (55 samples)
	maximum = 78.8364 (55 samples)
Injected packet rate average = 0.0724009 (55 samples)
	minimum = 0.0269848 (55 samples)
	maximum = 0.202524 (55 samples)
Accepted packet rate average = 0.0724009 (55 samples)
	minimum = 0.0254255 (55 samples)
	maximum = 0.110519 (55 samples)
Injected flit rate average = 0.077175 (55 samples)
	minimum = 0.0349959 (55 samples)
	maximum = 0.202704 (55 samples)
Accepted flit rate average = 0.077175 (55 samples)
	minimum = 0.034558 (55 samples)
	maximum = 0.110519 (55 samples)
Injected packet size average = 1.06594 (55 samples)
Accepted packet size average = 1.06594 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 0 sec (4920 sec)
gpgpu_simulation_rate = 48136 (inst/sec)
gpgpu_simulation_rate = 308 (cycle/sec)
gpgpu_silicon_slowdown = 974025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
kernel_stream_id = 60205
gpu_sim_cycle = 27587
gpu_sim_insn = 255840
gpu_ipc =       9.2739
gpu_tot_sim_cycle = 1545237
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     153.4323
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0674% 
max_total_param_size = 0
gpu_stall_dramfull = 189091
gpu_stall_icnt2sh    = 341855
partiton_level_parallism =       0.0734
partiton_level_parallism_total  =       0.3702
partiton_level_parallism_util =       1.0347
partiton_level_parallism_util_total  =       1.7738
L2_BW  =       2.5382 GB/Sec
L2_BW_total  =      12.1414 GB/Sec
gpu_total_sim_rate=47704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 62760
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41130
L1D_cache:
	L1D_cache_core[0]: Access = 43983, Miss = 26569, Miss_rate = 0.604, Pending_hits = 2730, Reservation_fails = 15463
	L1D_cache_core[1]: Access = 43315, Miss = 26413, Miss_rate = 0.610, Pending_hits = 3012, Reservation_fails = 16141
	L1D_cache_core[2]: Access = 43075, Miss = 25940, Miss_rate = 0.602, Pending_hits = 2955, Reservation_fails = 13821
	L1D_cache_core[3]: Access = 43093, Miss = 25778, Miss_rate = 0.598, Pending_hits = 3185, Reservation_fails = 15030
	L1D_cache_core[4]: Access = 43061, Miss = 26421, Miss_rate = 0.614, Pending_hits = 2821, Reservation_fails = 18311
	L1D_cache_core[5]: Access = 42549, Miss = 25899, Miss_rate = 0.609, Pending_hits = 2603, Reservation_fails = 18775
	L1D_cache_core[6]: Access = 43411, Miss = 26205, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 16492
	L1D_cache_core[7]: Access = 42881, Miss = 25866, Miss_rate = 0.603, Pending_hits = 2859, Reservation_fails = 14637
	L1D_cache_core[8]: Access = 43059, Miss = 26005, Miss_rate = 0.604, Pending_hits = 2839, Reservation_fails = 13922
	L1D_cache_core[9]: Access = 43252, Miss = 25943, Miss_rate = 0.600, Pending_hits = 2909, Reservation_fails = 16814
	L1D_cache_core[10]: Access = 42773, Miss = 25862, Miss_rate = 0.605, Pending_hits = 2795, Reservation_fails = 16521
	L1D_cache_core[11]: Access = 43444, Miss = 26036, Miss_rate = 0.599, Pending_hits = 2893, Reservation_fails = 16464
	L1D_cache_core[12]: Access = 42594, Miss = 25775, Miss_rate = 0.605, Pending_hits = 2856, Reservation_fails = 20835
	L1D_cache_core[13]: Access = 43697, Miss = 26446, Miss_rate = 0.605, Pending_hits = 2942, Reservation_fails = 19871
	L1D_cache_core[14]: Access = 43632, Miss = 26572, Miss_rate = 0.609, Pending_hits = 3039, Reservation_fails = 18183
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 391730
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 43255
	L1D_total_cache_reservation_fails = 251280
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131709
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2170980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42590
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29765
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 25320
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 271664
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94785
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2213570

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 137823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43286
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29765
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41274, 26934, 12462, 12462, 12462, 12462, 12462, 12462, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 436005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381620
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 25693
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25693
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1535326	W0_Idle:11643177	W0_Scoreboard:9607900	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3052960 {8:381620,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188400 {8:23550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61059200 {40:1526480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768000 {40:94200,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:218220 	15956 	60345 	42684 	38038 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1066861 	634689 	144532 	14018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22296 	1009 	213 	479784 	27080 	27454 	12486 	1375 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	198081 	238662 	233889 	292741 	698275 	198331 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1290 	379 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.588710  7.573379  6.755556  7.473684  6.216696  6.773775  6.725528  6.605891  6.106452  6.412698  6.434004  6.844291  7.296919  7.571134  7.884244  7.571734 
dram[1]:  7.383019  7.340394  7.219178  6.523530  6.680751  6.509044  7.131707  6.321739  6.308290  6.562427  6.613430  6.753647  7.691566  7.995842  7.935733  7.648870 
dram[2]:  7.586030  6.581162  7.469203  6.539957  6.911765  6.145614  6.765714  6.642586  6.556250  6.192183  6.962329  6.436019  7.995643  7.224377  7.691145  8.093645 
dram[3]:  7.365297  6.934744  6.537335  6.941509  6.530559  6.689063  6.438131  6.766615  6.376565  6.459603  6.749216  6.549718  7.718310  7.503513  7.700205  8.309973 
dram[4]:  6.774530  7.506826  6.949886  7.448463  6.118166  6.689459  6.725528  6.622191  5.919685  6.284514  6.370203  6.695876  7.351275  7.722105  8.073090  7.685466 
dram[5]:  8.311065  8.467167  8.222943  8.143678  7.689046  7.738287  8.388368  7.359209  7.093257  7.277472  7.355556  7.513308  9.109243  9.268354 10.102237  9.050891 
average row locality = 380103/53810 = 7.063798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       935      1368       974      1388      1116      1604      1106      1603      1210      1784       923      1341       825      1250       778      1180 
dram[1]:      1164      1500      1245      1516      1418      1730      1454      1731      1602      1924      1214      1420      1074      1336      1024      1271 
dram[2]:      1370       947      1397       966      1600      1122      1617      1097      1780      1214      1380       866      1251       828      1189       766 
dram[3]:      1496      1181      1525      1237      1726      1425      1739      1446      1920      1606      1468      1156      1332      1079      1282      1020 
dram[4]:       931      1372       974      1389      1108      1601      1104      1607      1201      1780       910      1322       819      1248       773      1181 
dram[5]:      1258      1366      1345      1381      1511      1578      1535      1575      1683      1759      1266      1293      1145      1216      1106      1155 
total dram writes = 125528
bank skew: 1924/766 = 2.51
chip skew: 22638/19320 = 1.17
average mf latency per bank:
dram[0]:       5886      4507      5593      4521      4866      3732      5013      3842      4420      3293      4826      4018      4715      3846      4751      4002
dram[1]:       4400      4364      4338      4291      4111      4106      4495      4060      3822      3395      3965      3728      3741      3432      3762      3690
dram[2]:       4203      5473      4293      5831      3573      4916      3506      5224      3099      4340      3461      5073      3573      4675      3637      4770
dram[3]:       4122      4220      4131      4337      3901      4002      4012      4501      3484      3549      3668      3864      3300      3604      3602      3749
dram[4]:       5825      4336      5747      4471      5127      3620      5144      3787      4582      3269      4847      4170      4823      3651      4690      4081
dram[5]:       3864      4803      3843      4833      3658      4323      4067      4662      3580      3845      3597      4124      3335      3719      3325      4174
maximum mf latency per bank:
dram[0]:        661      1305       955      1364      1016      1326      1182       937      1236       877      1476       878      1510       958      1511      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251       732      1400      1026      1380      1078       677      1166       848      1326       847      1467       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:        754      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4678997 n_act=8669 n_pre=8653 n_ref_event=0 n_req=59414 n_rd=43592 n_rd_L2_A=0 n_write=0 n_wr_bk=19385 bw_util=0.02647
n_activity=486160 dram_eff=0.2591
bk0: 2506a 4734228i bk1: 3342a 4727265i bk2: 2230a 4736837i bk3: 2984a 4731436i bk4: 2580a 4733680i bk5: 3418a 4724527i bk6: 2576a 4734007i bk7: 3400a 4724418i bk8: 2794a 4730483i bk9: 3820a 4719075i bk10: 2114a 4735694i bk11: 2862a 4729219i bk12: 1926a 4738475i bk13: 2672a 4731892i bk14: 1800a 4741201i bk15: 2568a 4733970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854277
Row_Buffer_Locality_read = 0.918219
Row_Buffer_Locality_write = 0.678106
Bank_Level_Parallism = 1.417809
Bank_Level_Parallism_Col = 1.387737
Bank_Level_Parallism_Ready = 1.061372
write_to_read_ratio_blp_rw_average = 0.530623
GrpLevelPara = 1.212465 

BW Util details:
bwutil = 0.026465 
total_CMD = 4759185 
util_bw = 125954 
Wasted_Col = 142117 
Wasted_Row = 91951 
Idle = 4399163 

BW Util Bottlenecks: 
RCDc_limit = 38400 
RCDWRc_limit = 30562 
WTRc_limit = 14691 
RTWc_limit = 75143 
CCDLc_limit = 39182 
rwq = 0 
CCDLc_limit_alone = 24710 
WTRc_limit_alone = 13392 
RTWc_limit_alone = 61970 

Commands details: 
total_CMD = 4759185 
n_nop = 4678997 
Read = 43592 
Write = 0 
L2_Alloc = 0 
L2_WB = 19385 
n_act = 8669 
n_pre = 8653 
n_ref = 0 
n_req = 59414 
total_req = 62977 

Dual Bus Interface Util: 
issued_total_row = 17322 
issued_total_col = 62977 
Row_Bus_Util =  0.003640 
CoL_Bus_Util = 0.013233 
Either_Row_CoL_Bus_Util = 0.016849 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001384 
queue_avg = 0.193347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193347
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4667702 n_act=9798 n_pre=9782 n_ref_event=0 n_req=67827 n_rd=49404 n_rd_L2_A=0 n_write=0 n_wr_bk=22623 bw_util=0.03027
n_activity=538486 dram_eff=0.2675
bk0: 2978a 4730849i bk1: 3630a 4723887i bk2: 2682a 4732806i bk3: 3174a 4725953i bk4: 3134a 4726241i bk5: 3632a 4720576i bk6: 3210a 4727582i bk7: 3652a 4721126i bk8: 3576a 4722097i bk9: 4058a 4716379i bk10: 2662a 4729235i bk11: 2994a 4726569i bk12: 2336a 4733400i bk13: 2764a 4729754i bk14: 2256a 4736204i bk15: 2666a 4731832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855751
Row_Buffer_Locality_read = 0.919278
Row_Buffer_Locality_write = 0.685393
Bank_Level_Parallism = 1.460751
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030269 
total_CMD = 4759185 
util_bw = 144054 
Wasted_Col = 159878 
Wasted_Row = 100684 
Idle = 4354569 

BW Util Bottlenecks: 
RCDc_limit = 42808 
RCDWRc_limit = 34178 
WTRc_limit = 18744 
RTWc_limit = 86793 
CCDLc_limit = 45086 
rwq = 0 
CCDLc_limit_alone = 28269 
WTRc_limit_alone = 17079 
RTWc_limit_alone = 71641 

Commands details: 
total_CMD = 4759185 
n_nop = 4667702 
Read = 49404 
Write = 0 
L2_Alloc = 0 
L2_WB = 22623 
n_act = 9798 
n_pre = 9782 
n_ref = 0 
n_req = 67827 
total_req = 72027 

Dual Bus Interface Util: 
issued_total_row = 19580 
issued_total_col = 72027 
Row_Bus_Util =  0.004114 
CoL_Bus_Util = 0.015134 
Either_Row_CoL_Bus_Util = 0.019222 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001355 
queue_avg = 0.227562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4679136 n_act=8592 n_pre=8576 n_ref_event=0 n_req=59409 n_rd=43588 n_rd_L2_A=0 n_write=0 n_wr_bk=19390 bw_util=0.02647
n_activity=484372 dram_eff=0.26
bk0: 3356a 4727956i bk1: 2512a 4734712i bk2: 2984a 4730107i bk3: 2222a 4737380i bk4: 3420a 4725109i bk5: 2578a 4732547i bk6: 3418a 4724329i bk7: 2570a 4734960i bk8: 3816a 4720673i bk9: 2806a 4730371i bk10: 2944a 4729008i bk11: 2000a 4737228i bk12: 2670a 4731724i bk13: 1930a 4738961i bk14: 2588a 4733951i bk15: 1774a 4741731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855594
Row_Buffer_Locality_read = 0.918854
Row_Buffer_Locality_write = 0.681310
Bank_Level_Parallism = 1.417506
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026466 
total_CMD = 4759185 
util_bw = 125956 
Wasted_Col = 141427 
Wasted_Row = 89919 
Idle = 4401883 

BW Util Bottlenecks: 
RCDc_limit = 38233 
RCDWRc_limit = 30322 
WTRc_limit = 14312 
RTWc_limit = 75390 
CCDLc_limit = 39017 
rwq = 0 
CCDLc_limit_alone = 24467 
WTRc_limit_alone = 13047 
RTWc_limit_alone = 62105 

Commands details: 
total_CMD = 4759185 
n_nop = 4679136 
Read = 43588 
Write = 0 
L2_Alloc = 0 
L2_WB = 19390 
n_act = 8592 
n_pre = 8576 
n_ref = 0 
n_req = 59409 
total_req = 62978 

Dual Bus Interface Util: 
issued_total_row = 17168 
issued_total_col = 62978 
Row_Bus_Util =  0.003607 
CoL_Bus_Util = 0.013233 
Either_Row_CoL_Bus_Util = 0.016820 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001212 
queue_avg = 0.188881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4667491 n_act=9887 n_pre=9871 n_ref_event=0 n_req=67847 n_rd=49416 n_rd_L2_A=0 n_write=0 n_wr_bk=22638 bw_util=0.03028
n_activity=540013 dram_eff=0.2669
bk0: 3620a 4724226i bk1: 2986a 4729476i bk2: 3198a 4725166i bk3: 2676a 4731915i bk4: 3618a 4720525i bk5: 3140a 4725043i bk6: 3658a 4720500i bk7: 3206a 4726235i bk8: 4042a 4716118i bk9: 3580a 4721195i bk10: 3096a 4725432i bk11: 2556a 4730749i bk12: 2758a 4730403i bk13: 2344a 4733741i bk14: 2684a 4731960i bk15: 2254a 4737889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854496
Row_Buffer_Locality_read = 0.918468
Row_Buffer_Locality_write = 0.682980
Bank_Level_Parallism = 1.466405
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064610
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030280 
total_CMD = 4759185 
util_bw = 144108 
Wasted_Col = 160053 
Wasted_Row = 101726 
Idle = 4353298 

BW Util Bottlenecks: 
RCDc_limit = 43239 
RCDWRc_limit = 34473 
WTRc_limit = 17975 
RTWc_limit = 88648 
CCDLc_limit = 44415 
rwq = 0 
CCDLc_limit_alone = 27848 
WTRc_limit_alone = 16439 
RTWc_limit_alone = 73617 

Commands details: 
total_CMD = 4759185 
n_nop = 4667491 
Read = 49416 
Write = 0 
L2_Alloc = 0 
L2_WB = 22638 
n_act = 9887 
n_pre = 9871 
n_ref = 0 
n_req = 67847 
total_req = 72054 

Dual Bus Interface Util: 
issued_total_row = 19758 
issued_total_col = 72054 
Row_Bus_Util =  0.004152 
CoL_Bus_Util = 0.015140 
Either_Row_CoL_Bus_Util = 0.019267 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001287 
queue_avg = 0.235579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4679290 n_act=8657 n_pre=8641 n_ref_event=463904 n_req=59147 n_rd=43370 n_rd_L2_A=0 n_write=0 n_wr_bk=19320 bw_util=0.02634
n_activity=484216 dram_eff=0.2589
bk0: 2486a 4735006i bk1: 3298a 4726954i bk2: 2240a 4737731i bk3: 2984a 4730915i bk4: 2554a 4732661i bk5: 3412a 4724593i bk6: 2578a 4735209i bk7: 3402a 4724917i bk8: 2772a 4729824i bk9: 3804a 4719662i bk10: 2072a 4736298i bk11: 2822a 4728736i bk12: 1922a 4739368i bk13: 2668a 4731394i bk14: 1782a 4741246i bk15: 2574a 4734192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853889
Row_Buffer_Locality_read = 0.917893
Row_Buffer_Locality_write = 0.677949
Bank_Level_Parallism = 1.421212
Bank_Level_Parallism_Col = 1.391491
Bank_Level_Parallism_Ready = 1.058039
write_to_read_ratio_blp_rw_average = 0.528463
GrpLevelPara = 1.216689 

BW Util details:
bwutil = 0.026345 
total_CMD = 4759185 
util_bw = 125380 
Wasted_Col = 141417 
Wasted_Row = 90603 
Idle = 4401785 

BW Util Bottlenecks: 
RCDc_limit = 38581 
RCDWRc_limit = 30349 
WTRc_limit = 14757 
RTWc_limit = 75485 
CCDLc_limit = 38893 
rwq = 0 
CCDLc_limit_alone = 24482 
WTRc_limit_alone = 13497 
RTWc_limit_alone = 62334 

Commands details: 
total_CMD = 4759185 
n_nop = 4679290 
Read = 43370 
Write = 0 
L2_Alloc = 0 
L2_WB = 19320 
n_act = 8657 
n_pre = 8641 
n_ref = 463904 
n_req = 59147 
total_req = 62690 

Dual Bus Interface Util: 
issued_total_row = 17298 
issued_total_col = 62690 
Row_Bus_Util =  0.003635 
CoL_Bus_Util = 0.013172 
Either_Row_CoL_Bus_Util = 0.016788 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001164 
queue_avg = 0.190148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4759185 n_nop=4672079 n_act=8290 n_pre=8274 n_ref_event=0 n_req=66459 n_rd=48464 n_rd_L2_A=0 n_write=0 n_wr_bk=22172 bw_util=0.02968
n_activity=503415 dram_eff=0.2806
bk0: 2954a 4729800i bk1: 3422a 4726624i bk2: 2692a 4732272i bk3: 3124a 4729053i bk4: 3122a 4727415i bk5: 3532a 4724399i bk6: 3214a 4728675i bk7: 3554a 4724714i bk8: 3566a 4722857i bk9: 3894a 4719724i bk10: 2602a 4728911i bk11: 2906a 4728889i bk12: 2324a 4734201i bk13: 2696a 4731926i bk14: 2248a 4736823i bk15: 2614a 4734636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875487
Row_Buffer_Locality_read = 0.932073
Row_Buffer_Locality_write = 0.723090
Bank_Level_Parallism = 1.519884
Bank_Level_Parallism_Col = 1.485200
Bank_Level_Parallism_Ready = 1.072421
write_to_read_ratio_blp_rw_average = 0.575858
GrpLevelPara = 1.308430 

BW Util details:
bwutil = 0.029684 
total_CMD = 4759185 
util_bw = 141272 
Wasted_Col = 154123 
Wasted_Row = 77167 
Idle = 4386623 

BW Util Bottlenecks: 
RCDc_limit = 35145 
RCDWRc_limit = 29095 
WTRc_limit = 19624 
RTWc_limit = 102815 
CCDLc_limit = 37902 
rwq = 0 
CCDLc_limit_alone = 24313 
WTRc_limit_alone = 18336 
RTWc_limit_alone = 90514 

Commands details: 
total_CMD = 4759185 
n_nop = 4672079 
Read = 48464 
Write = 0 
L2_Alloc = 0 
L2_WB = 22172 
n_act = 8290 
n_pre = 8274 
n_ref = 0 
n_req = 66459 
total_req = 70636 

Dual Bus Interface Util: 
issued_total_row = 16564 
issued_total_col = 70636 
Row_Bus_Util =  0.003480 
CoL_Bus_Util = 0.014842 
Either_Row_CoL_Bus_Util = 0.018303 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001079 
queue_avg = 0.186876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149500, Miss = 25004, Miss_rate = 0.167, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 169590, Miss = 33002, Miss_rate = 0.195, Pending_hits = 10026, Reservation_fails = 7148
L2_cache_bank[2]: Access = 155722, Miss = 30072, Miss_rate = 0.193, Pending_hits = 8495, Reservation_fails = 6276
L2_cache_bank[3]: Access = 178282, Miss = 35324, Miss_rate = 0.198, Pending_hits = 9769, Reservation_fails = 9166
L2_cache_bank[4]: Access = 168060, Miss = 33152, Miss_rate = 0.197, Pending_hits = 9914, Reservation_fails = 6418
L2_cache_bank[5]: Access = 149976, Miss = 24852, Miss_rate = 0.166, Pending_hits = 7616, Reservation_fails = 6970
L2_cache_bank[6]: Access = 176690, Miss = 35472, Miss_rate = 0.201, Pending_hits = 9395, Reservation_fails = 6744
L2_cache_bank[7]: Access = 157290, Miss = 29964, Miss_rate = 0.191, Pending_hits = 8665, Reservation_fails = 6325
L2_cache_bank[8]: Access = 148032, Miss = 24842, Miss_rate = 0.168, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 168610, Miss = 32912, Miss_rate = 0.195, Pending_hits = 9876, Reservation_fails = 6747
L2_cache_bank[10]: Access = 156288, Miss = 29928, Miss_rate = 0.191, Pending_hits = 8468, Reservation_fails = 5661
L2_cache_bank[11]: Access = 176260, Miss = 34068, Miss_rate = 0.193, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1954300
L2_total_cache_misses = 368592
L2_total_cache_miss_rate = 0.1886
L2_total_cache_pending_hits = 106079
L2_total_cache_reservation_fails = 77678
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 710177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40701
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60580
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5844
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 664
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41585
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1992
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5844
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69080
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1550
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41585
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1954300
icnt_total_pkts_simt_to_mem=738775
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05601
	minimum = 5
	maximum = 17
Network latency average = 5.05601
	minimum = 5
	maximum = 17
Slowest packet = 2516964
Flit latency average = 5.01574
	minimum = 5
	maximum = 17
Slowest flit = 2683356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0125113
	minimum = 0 (at node 4)
	maximum = 0.0382064 (at node 15)
Accepted packet rate average = 0.0125113
	minimum = 0 (at node 4)
	maximum = 0.0205169 (at node 0)
Injected flit rate average = 0.0130523
	minimum = 0 (at node 4)
	maximum = 0.0382064 (at node 15)
Accepted flit rate average= 0.0130523
	minimum = 0 (at node 4)
	maximum = 0.0205169 (at node 0)
Injected packet length average = 1.04324
Accepted packet length average = 1.04324
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3122 (56 samples)
	minimum = 5 (56 samples)
	maximum = 199.518 (56 samples)
Network latency average = 20.0247 (56 samples)
	minimum = 5 (56 samples)
	maximum = 196.839 (56 samples)
Flit latency average = 19.2275 (56 samples)
	minimum = 5 (56 samples)
	maximum = 196.321 (56 samples)
Fragmentation average = 0.00242571 (56 samples)
	minimum = 0 (56 samples)
	maximum = 77.4286 (56 samples)
Injected packet rate average = 0.0713314 (56 samples)
	minimum = 0.0265029 (56 samples)
	maximum = 0.19959 (56 samples)
Accepted packet rate average = 0.0713314 (56 samples)
	minimum = 0.0249715 (56 samples)
	maximum = 0.108912 (56 samples)
Injected flit rate average = 0.0760299 (56 samples)
	minimum = 0.0343709 (56 samples)
	maximum = 0.199767 (56 samples)
Accepted flit rate average = 0.0760299 (56 samples)
	minimum = 0.0339409 (56 samples)
	maximum = 0.108912 (56 samples)
Injected packet size average = 1.06587 (56 samples)
Accepted packet size average = 1.06587 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 50 sec (4970 sec)
gpgpu_simulation_rate = 47704 (inst/sec)
gpgpu_simulation_rate = 310 (cycle/sec)
gpgpu_silicon_slowdown = 967741x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
kernel_stream_id = 60205
gpu_sim_cycle = 8876
gpu_sim_insn = 4023552
gpu_ipc =     453.3069
gpu_tot_sim_cycle = 1554113
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     155.1450
gpu_tot_issued_cta = 10203
gpu_occupancy = 74.0545% 
gpu_tot_occupancy = 32.4130% 
max_total_param_size = 0
gpu_stall_dramfull = 194206
gpu_stall_icnt2sh    = 350333
partiton_level_parallism =       1.0947
partiton_level_parallism_total  =       0.3743
partiton_level_parallism_util =       1.9109
partiton_level_parallism_util_total  =       1.7759
L2_BW  =      36.1893 GB/Sec
L2_BW_total  =      12.2787 GB/Sec
gpu_total_sim_rate=48261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 64115
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42887
L1D_cache:
	L1D_cache_core[0]: Access = 44687, Miss = 27018, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 16327
	L1D_cache_core[1]: Access = 44019, Miss = 26925, Miss_rate = 0.612, Pending_hits = 3022, Reservation_fails = 17596
	L1D_cache_core[2]: Access = 43843, Miss = 26438, Miss_rate = 0.603, Pending_hits = 2982, Reservation_fails = 14400
	L1D_cache_core[3]: Access = 43733, Miss = 26192, Miss_rate = 0.599, Pending_hits = 3246, Reservation_fails = 16378
	L1D_cache_core[4]: Access = 43829, Miss = 26937, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18888
	L1D_cache_core[5]: Access = 43317, Miss = 26366, Miss_rate = 0.609, Pending_hits = 2615, Reservation_fails = 20420
	L1D_cache_core[6]: Access = 44051, Miss = 26621, Miss_rate = 0.604, Pending_hits = 2842, Reservation_fails = 17952
	L1D_cache_core[7]: Access = 43521, Miss = 26314, Miss_rate = 0.605, Pending_hits = 2875, Reservation_fails = 16496
	L1D_cache_core[8]: Access = 43699, Miss = 26455, Miss_rate = 0.605, Pending_hits = 2855, Reservation_fails = 15688
	L1D_cache_core[9]: Access = 43892, Miss = 26343, Miss_rate = 0.600, Pending_hits = 2950, Reservation_fails = 18195
	L1D_cache_core[10]: Access = 43413, Miss = 26262, Miss_rate = 0.605, Pending_hits = 2858, Reservation_fails = 17710
	L1D_cache_core[11]: Access = 44148, Miss = 26503, Miss_rate = 0.600, Pending_hits = 2914, Reservation_fails = 17515
	L1D_cache_core[12]: Access = 43426, Miss = 26320, Miss_rate = 0.606, Pending_hits = 2872, Reservation_fails = 21601
	L1D_cache_core[13]: Access = 44529, Miss = 26962, Miss_rate = 0.605, Pending_hits = 2995, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 44528, Miss = 27150, Miss_rate = 0.610, Pending_hits = 3042, Reservation_fails = 18459
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 398806
	L1D_total_cache_miss_rate = 0.6055
	L1D_total_cache_pending_hits = 43673
	L1D_total_cache_reservation_fails = 267972
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25506
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135765
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2233169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43945
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 26606
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 279776
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 135765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97489
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2277114

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 145664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52137
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31522
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41460, 27120, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 443258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 388564
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 27538
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27538
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1565118	W0_Idle:11652114	W0_Scoreboard:9696431	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3108512 {8:388564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188952 {8:23619,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62170240 {40:1554256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779040 {40:94476,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:220160 	16085 	60570 	42858 	38231 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1085639 	644653 	147660 	15332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22340 	1024 	214 	487811 	27497 	27902 	12819 	1494 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200413 	243081 	238128 	297253 	711327 	202961 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1299 	385 	43 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.610921  6.755556  7.515427  6.216696  6.842939  6.725528  6.610335  6.106452  6.403615  6.434004  6.896907  7.296919  7.657732  7.884244  7.620985 
dram[1]:  7.469811  7.411498  7.313112  6.594118  6.755868  6.571059  7.134304  6.318912  6.286260  6.531573  6.651706  6.786517  7.759036  8.083160  7.956298  7.737166 
dram[2]:  7.638842  6.580000  7.510870  6.539957  6.982353  6.145614  6.769559  6.642586  6.528255  6.192183  7.025554  6.436019  8.089325  7.227147  7.740821  8.093645 
dram[3]:  7.435312  7.000000  6.607614  7.032075  6.592978  6.764062  6.442767  6.761539  6.341899  6.434330  6.794393  6.576994  7.804829  7.569087  7.778234  8.331536 
dram[4]:  6.762500  7.542517  6.949886  7.481013  6.118166  6.757835  6.725528  6.619580  5.919685  6.276923  6.370203  6.750427  7.351275  7.812632  8.073090  7.724512 
dram[5]:  8.366667  8.480300  8.309524  8.159004  7.759717  7.749596  8.394393  7.352583  7.116976  7.258197  7.367266  7.505682  9.176471  9.288608 10.102237  9.071247 
average row locality = 382764/53986 = 7.090060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1378       974      1399      1116      1620      1106      1614      1210      1807       923      1355       825      1260       778      1191 
dram[1]:      1178      1515      1261      1532      1434      1746      1465      1742      1629      1949      1231      1437      1082      1346      1032      1286 
dram[2]:      1381       949      1408       966      1616      1122      1628      1097      1805      1214      1394       866      1262       829      1200       766 
dram[3]:      1510      1196      1541      1253      1742      1441      1750      1455      1947      1633      1484      1170      1343      1087      1296      1028 
dram[4]:       932      1384       974      1399      1108      1617      1104      1617      1201      1805       910      1334       819      1259       773      1191 
dram[5]:      1265      1373      1353      1389      1519      1585      1543      1578      1692      1774      1272      1304      1145      1224      1106      1163 
total dram writes = 126449
bank skew: 1949/766 = 2.54
chip skew: 22876/19427 = 1.18
average mf latency per bank:
dram[0]:       6031      4509      5644      4504      4920      3717      5065      3835      4591      3492      5187      4017      5180      3857      5222      4008
dram[1]:       4388      4348      4311      4267      4087      4087      4480      4052      3925      3495      3963      3715      3762      3431      3791      3684
dram[2]:       4207      5628      4278      5903      3557      5009      3502      5328      3261      4561      3468      5460      3591      5115      3656      5202
dram[3]:       4109      4205      4108      4310      3884      3981      4004      4492      3550      3685      3659      3870      3297      3627      3597      3780
dram[4]:       6004      4334      5809      4457      5208      3605      5247      3782      4788      3412      5212      4172      5281      3665      5104      4096
dram[5]:       3876      4805      3846      4826      3660      4322      4063      4671      3790      3935      3625      4120      3375      3718      3372      4185
maximum mf latency per bank:
dram[0]:       1464      1305       955      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1026      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1554120 -   mf: uid=7017036, sid4294967295:w4294967295, part=0, addr=0xc0099600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554020), 
Ready @ 1554135 -   mf: uid=7017038, sid4294967295:w4294967295, part=0, addr=0xc009f600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554035), 
Ready @ 1554139 -   mf: uid=7017039, sid4294967295:w4294967295, part=0, addr=0xc009ae00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554039), 
Ready @ 1554187 -   mf: uid=7017043, sid4294967295:w4294967295, part=0, addr=0xc009de00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554087), 
Ready @ 1554204 -   mf: uid=7017048, sid4294967295:w4294967295, part=0, addr=0xc009c600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554104), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4705991 n_act=8688 n_pre=8672 n_ref_event=0 n_req=59718 n_rd=43788 n_rd_L2_A=0 n_write=0 n_wr_bk=19493 bw_util=0.02644
n_activity=488401 dram_eff=0.2591
bk0: 2506a 4761481i bk1: 3354a 4754428i bk2: 2230a 4764173i bk3: 2996a 4758731i bk4: 2580a 4761020i bk5: 3450a 4751754i bk6: 2576a 4761352i bk7: 3412a 4751587i bk8: 2794a 4757823i bk9: 3860a 4745877i bk10: 2114a 4763018i bk11: 2906a 4756164i bk12: 1926a 4765796i bk13: 2704a 4759130i bk14: 1800a 4768531i bk15: 2580a 4761238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854700
Row_Buffer_Locality_read = 0.918425
Row_Buffer_Locality_write = 0.679535
Bank_Level_Parallism = 1.417826
Bank_Level_Parallism_Col = 1.387765
Bank_Level_Parallism_Ready = 1.061299
write_to_read_ratio_blp_rw_average = 0.531012
GrpLevelPara = 1.212645 

BW Util details:
bwutil = 0.026441 
total_CMD = 4786521 
util_bw = 126562 
Wasted_Col = 142797 
Wasted_Row = 92135 
Idle = 4425027 

BW Util Bottlenecks: 
RCDc_limit = 38479 
RCDWRc_limit = 30635 
WTRc_limit = 14837 
RTWc_limit = 75649 
CCDLc_limit = 39351 
rwq = 0 
CCDLc_limit_alone = 24781 
WTRc_limit_alone = 13526 
RTWc_limit_alone = 62390 

Commands details: 
total_CMD = 4786521 
n_nop = 4705991 
Read = 43788 
Write = 0 
L2_Alloc = 0 
L2_WB = 19493 
n_act = 8688 
n_pre = 8672 
n_ref = 0 
n_req = 59718 
total_req = 63281 

Dual Bus Interface Util: 
issued_total_row = 17360 
issued_total_col = 63281 
Row_Bus_Util =  0.003627 
CoL_Bus_Util = 0.013221 
Either_Row_CoL_Bus_Util = 0.016824 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001378 
queue_avg = 0.192899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4694234 n_act=9845 n_pre=9829 n_ref_event=0 n_req=68537 n_rd=49872 n_rd_L2_A=0 n_write=0 n_wr_bk=22865 bw_util=0.03039
n_activity=543942 dram_eff=0.2674
bk0: 3010a 4758075i bk1: 3662a 4751016i bk2: 2714a 4760113i bk3: 3206a 4753080i bk4: 3166a 4753402i bk5: 3664a 4747648i bk6: 3222a 4754715i bk7: 3664a 4748355i bk8: 3620a 4748778i bk9: 4098a 4743085i bk10: 2706a 4756076i bk11: 3038a 4753409i bk12: 2356a 4760585i bk13: 2796a 4756995i bk14: 2256a 4763451i bk15: 2694a 4759005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856559
Row_Buffer_Locality_read = 0.919714
Row_Buffer_Locality_write = 0.687811
Bank_Level_Parallism = 1.459830
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030392 
total_CMD = 4786521 
util_bw = 145474 
Wasted_Col = 161636 
Wasted_Row = 101216 
Idle = 4378195 

BW Util Bottlenecks: 
RCDc_limit = 42982 
RCDWRc_limit = 34372 
WTRc_limit = 19074 
RTWc_limit = 88158 
CCDLc_limit = 45457 
rwq = 0 
CCDLc_limit_alone = 28393 
WTRc_limit_alone = 17386 
RTWc_limit_alone = 72782 

Commands details: 
total_CMD = 4786521 
n_nop = 4694234 
Read = 49872 
Write = 0 
L2_Alloc = 0 
L2_WB = 22865 
n_act = 9845 
n_pre = 9829 
n_ref = 0 
n_req = 68537 
total_req = 72737 

Dual Bus Interface Util: 
issued_total_row = 19674 
issued_total_col = 72737 
Row_Bus_Util =  0.004110 
CoL_Bus_Util = 0.015196 
Either_Row_CoL_Bus_Util = 0.019281 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001344 
queue_avg = 0.227703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1554118 -   mf: uid=7017035, sid4294967295:w4294967295, part=2, addr=0xc0099e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554018), 
Ready @ 1554133 -   mf: uid=7017037, sid4294967295:w4294967295, part=2, addr=0xc009fe00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554033), 
Ready @ 1554148 -   mf: uid=7017042, sid4294967295:w4294967295, part=2, addr=0xc009b600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554048), 
Ready @ 1554200 -   mf: uid=7017046, sid4294967295:w4294967295, part=2, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554100), 
Ready @ 1554203 -   mf: uid=7017047, sid4294967295:w4294967295, part=2, addr=0xc009ce00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554103), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4706105 n_act=8613 n_pre=8597 n_ref_event=0 n_req=59734 n_rd=43800 n_rd_L2_A=0 n_write=0 n_wr_bk=19503 bw_util=0.02645
n_activity=486860 dram_eff=0.26
bk0: 3376a 4755093i bk1: 2516a 4761987i bk2: 2996a 4757334i bk3: 2222a 4764723i bk4: 3452a 4752320i bk5: 2578a 4759894i bk6: 3430a 4751547i bk7: 2570a 4762303i bk8: 3860a 4747436i bk9: 2806a 4757691i bk10: 2988a 4755918i bk11: 2000a 4764549i bk12: 2702a 4758967i bk13: 1930a 4766266i bk14: 2600a 4761241i bk15: 1774a 4769065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856028
Row_Buffer_Locality_read = 0.919087
Row_Buffer_Locality_write = 0.682691
Bank_Level_Parallism = 1.417111
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026451 
total_CMD = 4786521 
util_bw = 126606 
Wasted_Col = 142204 
Wasted_Row = 90161 
Idle = 4427550 

BW Util Bottlenecks: 
RCDc_limit = 38315 
RCDWRc_limit = 30412 
WTRc_limit = 14445 
RTWc_limit = 75959 
CCDLc_limit = 39228 
rwq = 0 
CCDLc_limit_alone = 24549 
WTRc_limit_alone = 13169 
RTWc_limit_alone = 62556 

Commands details: 
total_CMD = 4786521 
n_nop = 4706105 
Read = 43800 
Write = 0 
L2_Alloc = 0 
L2_WB = 19503 
n_act = 8613 
n_pre = 8597 
n_ref = 0 
n_req = 59734 
total_req = 63303 

Dual Bus Interface Util: 
issued_total_row = 17210 
issued_total_col = 63303 
Row_Bus_Util =  0.003596 
CoL_Bus_Util = 0.013225 
Either_Row_CoL_Bus_Util = 0.016801 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001206 
queue_avg = 0.188567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4694034 n_act=9935 n_pre=9919 n_ref_event=0 n_req=68545 n_rd=49876 n_rd_L2_A=0 n_write=0 n_wr_bk=22876 bw_util=0.0304
n_activity=545285 dram_eff=0.2668
bk0: 3652a 4751407i bk1: 3022a 4756694i bk2: 3230a 4752300i bk3: 2708a 4759246i bk4: 3650a 4747579i bk5: 3172a 4752154i bk6: 3670a 4747698i bk7: 3214a 4753363i bk8: 4086a 4742759i bk9: 3624a 4747835i bk10: 3136a 4752395i bk11: 2596a 4757576i bk12: 2790a 4757636i bk13: 2364a 4760948i bk14: 2708a 4759123i bk15: 2254a 4765179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855278
Row_Buffer_Locality_read = 0.918879
Row_Buffer_Locality_write = 0.685361
Bank_Level_Parallism = 1.465724
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030399 
total_CMD = 4786521 
util_bw = 145504 
Wasted_Col = 161667 
Wasted_Row = 102319 
Idle = 4377031 

BW Util Bottlenecks: 
RCDc_limit = 43420 
RCDWRc_limit = 34668 
WTRc_limit = 18272 
RTWc_limit = 89955 
CCDLc_limit = 44766 
rwq = 0 
CCDLc_limit_alone = 27966 
WTRc_limit_alone = 16713 
RTWc_limit_alone = 74714 

Commands details: 
total_CMD = 4786521 
n_nop = 4694034 
Read = 49876 
Write = 0 
L2_Alloc = 0 
L2_WB = 22876 
n_act = 9935 
n_pre = 9919 
n_ref = 0 
n_req = 68545 
total_req = 72752 

Dual Bus Interface Util: 
issued_total_row = 19854 
issued_total_col = 72752 
Row_Bus_Util =  0.004148 
CoL_Bus_Util = 0.015199 
Either_Row_CoL_Bus_Util = 0.019322 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001287 
queue_avg = 0.235573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1554141 -   mf: uid=7017040, sid4294967295:w4294967295, part=4, addr=0xc009a600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554041), 
Ready @ 1554146 -   mf: uid=7017041, sid4294967295:w4294967295, part=4, addr=0xc009be00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554046), 
Ready @ 1554189 -   mf: uid=7017044, sid4294967295:w4294967295, part=4, addr=0xc009d600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554089), 
Ready @ 1554198 -   mf: uid=7017045, sid4294967295:w4294967295, part=4, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1554098), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4706281 n_act=8678 n_pre=8662 n_ref_event=463904 n_req=59450 n_rd=43566 n_rd_L2_A=0 n_write=0 n_wr_bk=19427 bw_util=0.02632
n_activity=486651 dram_eff=0.2589
bk0: 2486a 4762323i bk1: 3322a 4754057i bk2: 2240a 4765066i bk3: 2992a 4758230i bk4: 2554a 4760000i bk5: 3444a 4751785i bk6: 2578a 4762554i bk7: 3410a 4752124i bk8: 2772a 4757167i bk9: 3848a 4746467i bk10: 2072a 4763620i bk11: 2862a 4755743i bk12: 1922a 4766690i bk13: 2700a 4758638i bk14: 1782a 4768577i bk15: 2582a 4761487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854281
Row_Buffer_Locality_read = 0.918101
Row_Buffer_Locality_write = 0.679237
Bank_Level_Parallism = 1.420482
Bank_Level_Parallism_Col = 1.390667
Bank_Level_Parallism_Ready = 1.057919
write_to_read_ratio_blp_rw_average = 0.529032
GrpLevelPara = 1.216312 

BW Util details:
bwutil = 0.026321 
total_CMD = 4786521 
util_bw = 125986 
Wasted_Col = 142153 
Wasted_Row = 90833 
Idle = 4427549 

BW Util Bottlenecks: 
RCDc_limit = 38663 
RCDWRc_limit = 30439 
WTRc_limit = 14888 
RTWc_limit = 75968 
CCDLc_limit = 39042 
rwq = 0 
CCDLc_limit_alone = 24538 
WTRc_limit_alone = 13619 
RTWc_limit_alone = 62733 

Commands details: 
total_CMD = 4786521 
n_nop = 4706281 
Read = 43566 
Write = 0 
L2_Alloc = 0 
L2_WB = 19427 
n_act = 8678 
n_pre = 8662 
n_ref = 463904 
n_req = 59450 
total_req = 62993 

Dual Bus Interface Util: 
issued_total_row = 17340 
issued_total_col = 62993 
Row_Bus_Util =  0.003623 
CoL_Bus_Util = 0.013160 
Either_Row_CoL_Bus_Util = 0.016764 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001159 
queue_avg = 0.189596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4786521 n_nop=4699054 n_act=8310 n_pre=8294 n_ref_event=0 n_req=66780 n_rd=48672 n_rd_L2_A=0 n_write=0 n_wr_bk=22285 bw_util=0.02965
n_activity=505947 dram_eff=0.2805
bk0: 2982a 4757037i bk1: 3422a 4753938i bk2: 2724a 4759579i bk3: 3124a 4756395i bk4: 3154a 4754652i bk5: 3532a 4751669i bk6: 3226a 4755883i bk7: 3554a 4751989i bk8: 3602a 4749939i bk9: 3894a 4746772i bk10: 2646a 4756005i bk11: 2906a 4756065i bk12: 2348a 4761501i bk13: 2696a 4759193i bk14: 2248a 4764151i bk15: 2614a 4761895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875786
Row_Buffer_Locality_read = 0.932281
Row_Buffer_Locality_write = 0.723934
Bank_Level_Parallism = 1.518981
Bank_Level_Parallism_Col = 1.484283
Bank_Level_Parallism_Ready = 1.072206
write_to_read_ratio_blp_rw_average = 0.576802
GrpLevelPara = 1.307901 

BW Util details:
bwutil = 0.029649 
total_CMD = 4786521 
util_bw = 141914 
Wasted_Col = 154862 
Wasted_Row = 77381 
Idle = 4412364 

BW Util Bottlenecks: 
RCDc_limit = 35193 
RCDWRc_limit = 29193 
WTRc_limit = 19666 
RTWc_limit = 103502 
CCDLc_limit = 38011 
rwq = 0 
CCDLc_limit_alone = 24348 
WTRc_limit_alone = 18375 
RTWc_limit_alone = 91130 

Commands details: 
total_CMD = 4786521 
n_nop = 4699054 
Read = 48672 
Write = 0 
L2_Alloc = 0 
L2_WB = 22285 
n_act = 8310 
n_pre = 8294 
n_ref = 0 
n_req = 66780 
total_req = 70957 

Dual Bus Interface Util: 
issued_total_row = 16604 
issued_total_col = 70957 
Row_Bus_Util =  0.003469 
CoL_Bus_Util = 0.014824 
Either_Row_CoL_Bus_Util = 0.018274 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001075 
queue_avg = 0.186034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152896, Miss = 25008, Miss_rate = 0.164, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 172334, Miss = 33326, Miss_rate = 0.193, Pending_hits = 10105, Reservation_fails = 7157
L2_cache_bank[2]: Access = 158174, Miss = 30418, Miss_rate = 0.192, Pending_hits = 8519, Reservation_fails = 6276
L2_cache_bank[3]: Access = 180958, Miss = 35704, Miss_rate = 0.197, Pending_hits = 9848, Reservation_fails = 9172
L2_cache_bank[4]: Access = 170636, Miss = 33490, Miss_rate = 0.196, Pending_hits = 9973, Reservation_fails = 6425
L2_cache_bank[5]: Access = 153434, Miss = 24860, Miss_rate = 0.162, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 179218, Miss = 35850, Miss_rate = 0.200, Pending_hits = 9467, Reservation_fails = 6748
L2_cache_bank[7]: Access = 159826, Miss = 30302, Miss_rate = 0.190, Pending_hits = 8693, Reservation_fails = 6329
L2_cache_bank[8]: Access = 151422, Miss = 24844, Miss_rate = 0.164, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 171218, Miss = 33234, Miss_rate = 0.194, Pending_hits = 9944, Reservation_fails = 6754
L2_cache_bank[10]: Access = 158872, Miss = 30260, Miss_rate = 0.190, Pending_hits = 8500, Reservation_fails = 5661
L2_cache_bank[11]: Access = 178772, Miss = 34068, Miss_rate = 0.191, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1987760
L2_total_cache_misses = 371364
L2_total_cache_miss_rate = 0.1868
L2_total_cache_pending_hits = 106532
L2_total_cache_reservation_fails = 77806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41138
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60828
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5860
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 667
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41676
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2001
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5860
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 194978
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69356
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1587
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41676
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1987760
icnt_total_pkts_simt_to_mem=751196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.5569
	minimum = 5
	maximum = 1152
Network latency average = 58.1802
	minimum = 5
	maximum = 1152
Slowest packet = 2533976
Flit latency average = 55.2368
	minimum = 5
	maximum = 1152
Slowest flit = 2700771
Fragmentation average = 0.000440049
	minimum = 0
	maximum = 19
Injected packet rate average = 0.180165
	minimum = 0.0618522 (at node 3)
	maximum = 0.38959 (at node 20)
Accepted packet rate average = 0.180165
	minimum = 0.0848355 (at node 17)
	maximum = 0.306895 (at node 14)
Injected flit rate average = 0.191448
	minimum = 0.0798783 (at node 3)
	maximum = 0.38959 (at node 20)
Accepted flit rate average= 0.191448
	minimum = 0.107143 (at node 23)
	maximum = 0.306895 (at node 14)
Injected packet length average = 1.06263
Accepted packet length average = 1.06263
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0358 (57 samples)
	minimum = 5 (57 samples)
	maximum = 216.228 (57 samples)
Network latency average = 20.6941 (57 samples)
	minimum = 5 (57 samples)
	maximum = 213.596 (57 samples)
Flit latency average = 19.8592 (57 samples)
	minimum = 5 (57 samples)
	maximum = 213.088 (57 samples)
Fragmentation average = 0.00239088 (57 samples)
	minimum = 0 (57 samples)
	maximum = 76.4035 (57 samples)
Injected packet rate average = 0.0732408 (57 samples)
	minimum = 0.0271231 (57 samples)
	maximum = 0.202923 (57 samples)
Accepted packet rate average = 0.0732408 (57 samples)
	minimum = 0.0260217 (57 samples)
	maximum = 0.112385 (57 samples)
Injected flit rate average = 0.0780548 (57 samples)
	minimum = 0.0351693 (57 samples)
	maximum = 0.203097 (57 samples)
Accepted flit rate average = 0.0780548 (57 samples)
	minimum = 0.0352251 (57 samples)
	maximum = 0.112385 (57 samples)
Injected packet size average = 1.06573 (57 samples)
Accepted packet size average = 1.06573 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 16 sec (4996 sec)
gpgpu_simulation_rate = 48261 (inst/sec)
gpgpu_simulation_rate = 311 (cycle/sec)
gpgpu_silicon_slowdown = 964630x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
kernel_stream_id = 60205
gpu_sim_cycle = 26830
gpu_sim_insn = 19880
gpu_ipc =       0.7410
gpu_tot_sim_cycle = 1580943
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     152.5246
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3601% 
max_total_param_size = 0
gpu_stall_dramfull = 194206
gpu_stall_icnt2sh    = 350333
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3680
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7758
L2_BW  =       0.0508 GB/Sec
L2_BW_total  =      12.0712 GB/Sec
gpu_total_sim_rate=47824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 64127
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42887
L1D_cache:
	L1D_cache_core[0]: Access = 44718, Miss = 27034, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 16327
	L1D_cache_core[1]: Access = 44019, Miss = 26925, Miss_rate = 0.612, Pending_hits = 3022, Reservation_fails = 17596
	L1D_cache_core[2]: Access = 43843, Miss = 26438, Miss_rate = 0.603, Pending_hits = 2982, Reservation_fails = 14400
	L1D_cache_core[3]: Access = 43733, Miss = 26192, Miss_rate = 0.599, Pending_hits = 3246, Reservation_fails = 16378
	L1D_cache_core[4]: Access = 43829, Miss = 26937, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18888
	L1D_cache_core[5]: Access = 43317, Miss = 26366, Miss_rate = 0.609, Pending_hits = 2615, Reservation_fails = 20420
	L1D_cache_core[6]: Access = 44051, Miss = 26621, Miss_rate = 0.604, Pending_hits = 2842, Reservation_fails = 17952
	L1D_cache_core[7]: Access = 43521, Miss = 26314, Miss_rate = 0.605, Pending_hits = 2875, Reservation_fails = 16496
	L1D_cache_core[8]: Access = 43699, Miss = 26455, Miss_rate = 0.605, Pending_hits = 2855, Reservation_fails = 15688
	L1D_cache_core[9]: Access = 43892, Miss = 26343, Miss_rate = 0.600, Pending_hits = 2950, Reservation_fails = 18195
	L1D_cache_core[10]: Access = 43413, Miss = 26262, Miss_rate = 0.605, Pending_hits = 2858, Reservation_fails = 17710
	L1D_cache_core[11]: Access = 44148, Miss = 26503, Miss_rate = 0.600, Pending_hits = 2914, Reservation_fails = 17515
	L1D_cache_core[12]: Access = 43426, Miss = 26320, Miss_rate = 0.606, Pending_hits = 2872, Reservation_fails = 21601
	L1D_cache_core[13]: Access = 44529, Miss = 26962, Miss_rate = 0.605, Pending_hits = 2995, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 44528, Miss = 27150, Miss_rate = 0.610, Pending_hits = 3042, Reservation_fails = 18459
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 398822
	L1D_total_cache_miss_rate = 0.6055
	L1D_total_cache_pending_hits = 43673
	L1D_total_cache_reservation_fails = 267972
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25506
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135771
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2234829
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43957
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 26606
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 279792
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 135771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2278786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 145664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52137
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31522
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 27120, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 443762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 388580
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 103712
gpgpu_n_l1cache_bkconflict = 27538
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27538
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1565118	W0_Idle:11682794	W0_Scoreboard:9716460	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3108640 {8:388580,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189048 {8:23631,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62172800 {40:1554320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3780960 {40:94524,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:220176 	16085 	60573 	42858 	38231 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1085733 	644653 	147660 	15332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22352 	1024 	214 	487842 	27497 	27902 	12819 	1494 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200507 	243081 	238128 	297253 	711327 	202961 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1309 	385 	43 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13400     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.610921  6.755556  7.515427  6.216696  6.842939  6.725528  6.610335  6.106452  6.398315  6.434004  6.902062  7.296919  7.657732  7.884244  7.620985 
dram[1]:  7.469811  7.411498  7.313112  6.594118  6.755868  6.571059  7.134304  6.318912  6.286260  6.531573  6.651706  6.786517  7.759036  8.083160  7.956298  7.737166 
dram[2]:  7.638842  6.580000  7.510870  6.539957  6.982353  6.145614  6.769559  6.642586  6.530713  6.192183  7.018707  6.436019  8.089325  7.227147  7.740821  8.093645 
dram[3]:  7.435312  7.000000  6.607614  7.032075  6.592978  6.764062  6.442767  6.761539  6.341899  6.434330  6.794393  6.576994  7.804829  7.569087  7.778234  8.331536 
dram[4]:  6.762500  7.542517  6.949886  7.481013  6.118166  6.757835  6.725528  6.619580  5.919685  6.279290  6.370203  6.742321  7.351275  7.812632  8.073090  7.724512 
dram[5]:  8.357589  8.480300  8.309524  8.159004  7.759717  7.749596  8.394393  7.352583  7.116976  7.258197  7.367266  7.505682  9.179272  9.288608 10.102237  9.071247 
average row locality = 382783/53990 = 7.089887
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1378       974      1399      1116      1620      1106      1614      1210      1809       923      1358       825      1260       778      1191 
dram[1]:      1178      1515      1261      1532      1434      1746      1465      1742      1629      1949      1231      1437      1082      1346      1032      1286 
dram[2]:      1381       949      1408       966      1616      1122      1628      1097      1807      1214      1397       866      1262       829      1200       766 
dram[3]:      1510      1196      1541      1253      1742      1441      1750      1455      1947      1633      1484      1170      1343      1087      1296      1028 
dram[4]:       932      1384       974      1399      1108      1617      1104      1617      1201      1807       910      1336       819      1259       773      1191 
dram[5]:      1265      1373      1353      1389      1519      1585      1543      1578      1692      1774      1272      1304      1146      1224      1106      1163 
total dram writes = 126464
bank skew: 1949/766 = 2.54
chip skew: 22876/19431 = 1.18
average mf latency per bank:
dram[0]:       6031      4509      5644      4504      4920      3717      5065      3835      4593      3489      5189      4008      5180      3857      5222      4008
dram[1]:       4388      4348      4311      4267      4087      4087      4480      4052      3925      3495      3963      3715      3762      3431      3791      3684
dram[2]:       4207      5628      4278      5903      3557      5009      3502      5328      3258      4563      3460      5462      3591      5115      3656      5202
dram[3]:       4109      4205      4108      4310      3884      3981      4004      4492      3550      3685      3659      3870      3297      3627      3597      3780
dram[4]:       6004      4334      5809      4457      5208      3605      5247      3782      4789      3408      5215      4165      5281      3665      5104      4096
dram[5]:       3876      4805      3846      4826      3660      4322      4063      4671      3790      3935      3625      4120      3372      3718      3372      4185
maximum mf latency per bank:
dram[0]:       1464      1305       955      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1026      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4788618 n_act=8689 n_pre=8673 n_ref_event=0 n_req=59723 n_rd=43788 n_rd_L2_A=0 n_write=0 n_wr_bk=19498 bw_util=0.02599
n_activity=488491 dram_eff=0.2591
bk0: 2506a 4844115i bk1: 3354a 4837062i bk2: 2230a 4846807i bk3: 2996a 4841365i bk4: 2580a 4843654i bk5: 3450a 4834388i bk6: 2576a 4843987i bk7: 3412a 4834222i bk8: 2794a 4840458i bk9: 3860a 4828492i bk10: 2114a 4845651i bk11: 2906a 4838797i bk12: 1926a 4848429i bk13: 2704a 4841763i bk14: 1800a 4851165i bk15: 2580a 4843872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854696
Row_Buffer_Locality_read = 0.918425
Row_Buffer_Locality_write = 0.679573
Bank_Level_Parallism = 1.417797
Bank_Level_Parallism_Col = 1.387747
Bank_Level_Parallism_Ready = 1.061294
write_to_read_ratio_blp_rw_average = 0.531033
GrpLevelPara = 1.212635 

BW Util details:
bwutil = 0.025995 
total_CMD = 4869155 
util_bw = 126572 
Wasted_Col = 142804 
Wasted_Row = 92147 
Idle = 4507632 

BW Util Bottlenecks: 
RCDc_limit = 38479 
RCDWRc_limit = 30642 
WTRc_limit = 14837 
RTWc_limit = 75649 
CCDLc_limit = 39351 
rwq = 0 
CCDLc_limit_alone = 24781 
WTRc_limit_alone = 13526 
RTWc_limit_alone = 62390 

Commands details: 
total_CMD = 4869155 
n_nop = 4788618 
Read = 43788 
Write = 0 
L2_Alloc = 0 
L2_WB = 19498 
n_act = 8689 
n_pre = 8673 
n_ref = 0 
n_req = 59723 
total_req = 63286 

Dual Bus Interface Util: 
issued_total_row = 17362 
issued_total_col = 63286 
Row_Bus_Util =  0.003566 
CoL_Bus_Util = 0.012997 
Either_Row_CoL_Bus_Util = 0.016540 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001378 
queue_avg = 0.189625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4776868 n_act=9845 n_pre=9829 n_ref_event=0 n_req=68537 n_rd=49872 n_rd_L2_A=0 n_write=0 n_wr_bk=22865 bw_util=0.02988
n_activity=543942 dram_eff=0.2674
bk0: 3010a 4840709i bk1: 3662a 4833650i bk2: 2714a 4842747i bk3: 3206a 4835714i bk4: 3166a 4836036i bk5: 3664a 4830282i bk6: 3222a 4837349i bk7: 3664a 4830989i bk8: 3620a 4831412i bk9: 4098a 4825719i bk10: 2706a 4838710i bk11: 3038a 4836043i bk12: 2356a 4843219i bk13: 2796a 4839629i bk14: 2256a 4846085i bk15: 2694a 4841639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856559
Row_Buffer_Locality_read = 0.919714
Row_Buffer_Locality_write = 0.687811
Bank_Level_Parallism = 1.459830
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029877 
total_CMD = 4869155 
util_bw = 145474 
Wasted_Col = 161636 
Wasted_Row = 101216 
Idle = 4460829 

BW Util Bottlenecks: 
RCDc_limit = 42982 
RCDWRc_limit = 34372 
WTRc_limit = 19074 
RTWc_limit = 88158 
CCDLc_limit = 45457 
rwq = 0 
CCDLc_limit_alone = 28393 
WTRc_limit_alone = 17386 
RTWc_limit_alone = 72782 

Commands details: 
total_CMD = 4869155 
n_nop = 4776868 
Read = 49872 
Write = 0 
L2_Alloc = 0 
L2_WB = 22865 
n_act = 9845 
n_pre = 9829 
n_ref = 0 
n_req = 68537 
total_req = 72737 

Dual Bus Interface Util: 
issued_total_row = 19674 
issued_total_col = 72737 
Row_Bus_Util =  0.004041 
CoL_Bus_Util = 0.014938 
Either_Row_CoL_Bus_Util = 0.018953 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001344 
queue_avg = 0.223838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4788732 n_act=8614 n_pre=8598 n_ref_event=0 n_req=59739 n_rd=43800 n_rd_L2_A=0 n_write=0 n_wr_bk=19508 bw_util=0.026
n_activity=486949 dram_eff=0.26
bk0: 3376a 4837726i bk1: 2516a 4844621i bk2: 2996a 4839968i bk3: 2222a 4847357i bk4: 3452a 4834954i bk5: 2578a 4842529i bk6: 3430a 4834182i bk7: 2570a 4844938i bk8: 3860a 4830071i bk9: 2806a 4840326i bk10: 2988a 4838533i bk11: 2000a 4847182i bk12: 2702a 4841600i bk13: 1930a 4848899i bk14: 2600a 4843874i bk15: 1774a 4851698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856024
Row_Buffer_Locality_read = 0.919087
Row_Buffer_Locality_write = 0.682728
Bank_Level_Parallism = 1.417082
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026004 
total_CMD = 4869155 
util_bw = 126616 
Wasted_Col = 142211 
Wasted_Row = 90173 
Idle = 4510155 

BW Util Bottlenecks: 
RCDc_limit = 38315 
RCDWRc_limit = 30419 
WTRc_limit = 14445 
RTWc_limit = 75959 
CCDLc_limit = 39228 
rwq = 0 
CCDLc_limit_alone = 24549 
WTRc_limit_alone = 13169 
RTWc_limit_alone = 62556 

Commands details: 
total_CMD = 4869155 
n_nop = 4788732 
Read = 43800 
Write = 0 
L2_Alloc = 0 
L2_WB = 19508 
n_act = 8614 
n_pre = 8598 
n_ref = 0 
n_req = 59739 
total_req = 63308 

Dual Bus Interface Util: 
issued_total_row = 17212 
issued_total_col = 63308 
Row_Bus_Util =  0.003535 
CoL_Bus_Util = 0.013002 
Either_Row_CoL_Bus_Util = 0.016517 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001206 
queue_avg = 0.185367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4776668 n_act=9935 n_pre=9919 n_ref_event=0 n_req=68545 n_rd=49876 n_rd_L2_A=0 n_write=0 n_wr_bk=22876 bw_util=0.02988
n_activity=545285 dram_eff=0.2668
bk0: 3652a 4834041i bk1: 3022a 4839328i bk2: 3230a 4834934i bk3: 2708a 4841880i bk4: 3650a 4830213i bk5: 3172a 4834788i bk6: 3670a 4830332i bk7: 3214a 4835997i bk8: 4086a 4825393i bk9: 3624a 4830469i bk10: 3136a 4835029i bk11: 2596a 4840210i bk12: 2790a 4840270i bk13: 2364a 4843582i bk14: 2708a 4841757i bk15: 2254a 4847813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855278
Row_Buffer_Locality_read = 0.918879
Row_Buffer_Locality_write = 0.685361
Bank_Level_Parallism = 1.465724
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029883 
total_CMD = 4869155 
util_bw = 145504 
Wasted_Col = 161667 
Wasted_Row = 102319 
Idle = 4459665 

BW Util Bottlenecks: 
RCDc_limit = 43420 
RCDWRc_limit = 34668 
WTRc_limit = 18272 
RTWc_limit = 89955 
CCDLc_limit = 44766 
rwq = 0 
CCDLc_limit_alone = 27966 
WTRc_limit_alone = 16713 
RTWc_limit_alone = 74714 

Commands details: 
total_CMD = 4869155 
n_nop = 4776668 
Read = 49876 
Write = 0 
L2_Alloc = 0 
L2_WB = 22876 
n_act = 9935 
n_pre = 9919 
n_ref = 0 
n_req = 68545 
total_req = 72752 

Dual Bus Interface Util: 
issued_total_row = 19854 
issued_total_col = 72752 
Row_Bus_Util =  0.004078 
CoL_Bus_Util = 0.014941 
Either_Row_CoL_Bus_Util = 0.018994 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001287 
queue_avg = 0.231575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4788909 n_act=8679 n_pre=8663 n_ref_event=463904 n_req=59454 n_rd=43566 n_rd_L2_A=0 n_write=0 n_wr_bk=19431 bw_util=0.02588
n_activity=486725 dram_eff=0.2589
bk0: 2486a 4844957i bk1: 3322a 4836691i bk2: 2240a 4847700i bk3: 2992a 4840864i bk4: 2554a 4842634i bk5: 3444a 4834419i bk6: 2578a 4845188i bk7: 3410a 4834758i bk8: 2772a 4839802i bk9: 3848a 4829102i bk10: 2072a 4846255i bk11: 2862a 4838358i bk12: 1922a 4849323i bk13: 2700a 4841271i bk14: 1782a 4851210i bk15: 2582a 4844120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854274
Row_Buffer_Locality_read = 0.918101
Row_Buffer_Locality_write = 0.679255
Bank_Level_Parallism = 1.420454
Bank_Level_Parallism_Col = 1.390651
Bank_Level_Parallism_Ready = 1.057916
write_to_read_ratio_blp_rw_average = 0.529052
GrpLevelPara = 1.216303 

BW Util details:
bwutil = 0.025876 
total_CMD = 4869155 
util_bw = 125994 
Wasted_Col = 142160 
Wasted_Row = 90845 
Idle = 4510156 

BW Util Bottlenecks: 
RCDc_limit = 38663 
RCDWRc_limit = 30446 
WTRc_limit = 14888 
RTWc_limit = 75968 
CCDLc_limit = 39042 
rwq = 0 
CCDLc_limit_alone = 24538 
WTRc_limit_alone = 13619 
RTWc_limit_alone = 62733 

Commands details: 
total_CMD = 4869155 
n_nop = 4788909 
Read = 43566 
Write = 0 
L2_Alloc = 0 
L2_WB = 19431 
n_act = 8679 
n_pre = 8663 
n_ref = 463904 
n_req = 59454 
total_req = 62997 

Dual Bus Interface Util: 
issued_total_row = 17342 
issued_total_col = 62997 
Row_Bus_Util =  0.003562 
CoL_Bus_Util = 0.012938 
Either_Row_CoL_Bus_Util = 0.016480 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001159 
queue_avg = 0.186378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186378
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4869155 n_nop=4781681 n_act=8311 n_pre=8295 n_ref_event=0 n_req=66785 n_rd=48676 n_rd_L2_A=0 n_write=0 n_wr_bk=22286 bw_util=0.02915
n_activity=505999 dram_eff=0.2805
bk0: 2986a 4839641i bk1: 3422a 4836570i bk2: 2724a 4842212i bk3: 3124a 4839029i bk4: 3154a 4837286i bk5: 3532a 4834303i bk6: 3226a 4838517i bk7: 3554a 4834623i bk8: 3602a 4832573i bk9: 3894a 4829406i bk10: 2646a 4838639i bk11: 2906a 4838699i bk12: 2348a 4844135i bk13: 2696a 4841827i bk14: 2248a 4846785i bk15: 2614a 4844530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875780
Row_Buffer_Locality_read = 0.932266
Row_Buffer_Locality_write = 0.723949
Bank_Level_Parallism = 1.518935
Bank_Level_Parallism_Col = 1.484244
Bank_Level_Parallism_Ready = 1.072201
write_to_read_ratio_blp_rw_average = 0.576758
GrpLevelPara = 1.307876 

BW Util details:
bwutil = 0.029148 
total_CMD = 4869155 
util_bw = 141924 
Wasted_Col = 154877 
Wasted_Row = 77391 
Idle = 4494963 

BW Util Bottlenecks: 
RCDc_limit = 35205 
RCDWRc_limit = 29193 
WTRc_limit = 19668 
RTWc_limit = 103502 
CCDLc_limit = 38014 
rwq = 0 
CCDLc_limit_alone = 24351 
WTRc_limit_alone = 18377 
RTWc_limit_alone = 91130 

Commands details: 
total_CMD = 4869155 
n_nop = 4781681 
Read = 48676 
Write = 0 
L2_Alloc = 0 
L2_WB = 22286 
n_act = 8311 
n_pre = 8295 
n_ref = 0 
n_req = 66785 
total_req = 70962 

Dual Bus Interface Util: 
issued_total_row = 16606 
issued_total_col = 70962 
Row_Bus_Util =  0.003410 
CoL_Bus_Util = 0.014574 
Either_Row_CoL_Bus_Util = 0.017965 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001075 
queue_avg = 0.182888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152938, Miss = 25008, Miss_rate = 0.164, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 172334, Miss = 33326, Miss_rate = 0.193, Pending_hits = 10105, Reservation_fails = 7157
L2_cache_bank[2]: Access = 158182, Miss = 30418, Miss_rate = 0.192, Pending_hits = 8519, Reservation_fails = 6276
L2_cache_bank[3]: Access = 180958, Miss = 35704, Miss_rate = 0.197, Pending_hits = 9848, Reservation_fails = 9172
L2_cache_bank[4]: Access = 170644, Miss = 33490, Miss_rate = 0.196, Pending_hits = 9973, Reservation_fails = 6425
L2_cache_bank[5]: Access = 153464, Miss = 24860, Miss_rate = 0.162, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 179226, Miss = 35850, Miss_rate = 0.200, Pending_hits = 9467, Reservation_fails = 6748
L2_cache_bank[7]: Access = 159826, Miss = 30302, Miss_rate = 0.190, Pending_hits = 8693, Reservation_fails = 6329
L2_cache_bank[8]: Access = 151460, Miss = 24844, Miss_rate = 0.164, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 171218, Miss = 33234, Miss_rate = 0.194, Pending_hits = 9944, Reservation_fails = 6754
L2_cache_bank[10]: Access = 158880, Miss = 30264, Miss_rate = 0.190, Pending_hits = 8500, Reservation_fails = 5661
L2_cache_bank[11]: Access = 178772, Miss = 34068, Miss_rate = 0.191, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1987902
L2_total_cache_misses = 371368
L2_total_cache_miss_rate = 0.1868
L2_total_cache_pending_hits = 106532
L2_total_cache_reservation_fails = 77806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 735852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41138
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60872
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5860
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 668
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41676
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2004
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5860
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 195008
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69404
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1587
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41676
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1987902
icnt_total_pkts_simt_to_mem=751254
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2569593
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2738956
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025538
	minimum = 0 (at node 1)
	maximum = 0.00160268 (at node 0)
Accepted packet rate average = 0.00025538
	minimum = 0 (at node 1)
	maximum = 0.00529258 (at node 0)
Injected flit rate average = 0.000276087
	minimum = 0 (at node 1)
	maximum = 0.00216176 (at node 0)
Accepted flit rate average= 0.000276087
	minimum = 0 (at node 1)
	maximum = 0.00529258 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7473 (58 samples)
	minimum = 5 (58 samples)
	maximum = 212.707 (58 samples)
Network latency average = 20.4249 (58 samples)
	minimum = 5 (58 samples)
	maximum = 210.017 (58 samples)
Flit latency average = 19.603 (58 samples)
	minimum = 5 (58 samples)
	maximum = 209.5 (58 samples)
Fragmentation average = 0.00234965 (58 samples)
	minimum = 0 (58 samples)
	maximum = 75.0862 (58 samples)
Injected packet rate average = 0.0719824 (58 samples)
	minimum = 0.0266555 (58 samples)
	maximum = 0.199452 (58 samples)
Accepted packet rate average = 0.0719824 (58 samples)
	minimum = 0.0255731 (58 samples)
	maximum = 0.110539 (58 samples)
Injected flit rate average = 0.0767138 (58 samples)
	minimum = 0.0345629 (58 samples)
	maximum = 0.199632 (58 samples)
Accepted flit rate average = 0.0767138 (58 samples)
	minimum = 0.0346178 (58 samples)
	maximum = 0.110539 (58 samples)
Injected packet size average = 1.06573 (58 samples)
Accepted packet size average = 1.06573 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 2 sec (5042 sec)
gpgpu_simulation_rate = 47824 (inst/sec)
gpgpu_simulation_rate = 313 (cycle/sec)
gpgpu_silicon_slowdown = 958466x
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
kernel_stream_id = 60205
gpu_sim_cycle = 27447
gpu_sim_insn = 236160
gpu_ipc =       8.6042
gpu_tot_sim_cycle = 1608390
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     150.0687
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.7339% 
max_total_param_size = 0
gpu_stall_dramfull = 194206
gpu_stall_icnt2sh    = 350333
partiton_level_parallism =       0.0686
partiton_level_parallism_total  =       0.3629
partiton_level_parallism_util =       1.0502
partiton_level_parallism_util_total  =       1.7718
L2_BW  =       2.3742 GB/Sec
L2_BW_total  =      11.9057 GB/Sec
gpu_total_sim_rate=47401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 65062
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42887
L1D_cache:
	L1D_cache_core[0]: Access = 44718, Miss = 27034, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 16327
	L1D_cache_core[1]: Access = 44098, Miss = 26973, Miss_rate = 0.612, Pending_hits = 3022, Reservation_fails = 17596
	L1D_cache_core[2]: Access = 43922, Miss = 26486, Miss_rate = 0.603, Pending_hits = 2982, Reservation_fails = 14400
	L1D_cache_core[3]: Access = 43812, Miss = 26240, Miss_rate = 0.599, Pending_hits = 3246, Reservation_fails = 16378
	L1D_cache_core[4]: Access = 43908, Miss = 26985, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18888
	L1D_cache_core[5]: Access = 43396, Miss = 26414, Miss_rate = 0.609, Pending_hits = 2615, Reservation_fails = 20420
	L1D_cache_core[6]: Access = 44130, Miss = 26669, Miss_rate = 0.604, Pending_hits = 2842, Reservation_fails = 17952
	L1D_cache_core[7]: Access = 43600, Miss = 26362, Miss_rate = 0.605, Pending_hits = 2875, Reservation_fails = 16496
	L1D_cache_core[8]: Access = 43778, Miss = 26503, Miss_rate = 0.605, Pending_hits = 2855, Reservation_fails = 15688
	L1D_cache_core[9]: Access = 43971, Miss = 26391, Miss_rate = 0.600, Pending_hits = 2950, Reservation_fails = 18195
	L1D_cache_core[10]: Access = 43492, Miss = 26310, Miss_rate = 0.605, Pending_hits = 2858, Reservation_fails = 17710
	L1D_cache_core[11]: Access = 44227, Miss = 26551, Miss_rate = 0.600, Pending_hits = 2914, Reservation_fails = 17515
	L1D_cache_core[12]: Access = 43505, Miss = 26368, Miss_rate = 0.606, Pending_hits = 2872, Reservation_fails = 21601
	L1D_cache_core[13]: Access = 44529, Miss = 26962, Miss_rate = 0.605, Pending_hits = 2995, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 44528, Miss = 27150, Miss_rate = 0.610, Pending_hits = 3042, Reservation_fails = 18459
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 399398
	L1D_total_cache_miss_rate = 0.6055
	L1D_total_cache_pending_hits = 43673
	L1D_total_cache_reservation_fails = 267972
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 197934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25506
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135879
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2241214
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44892
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 26606
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 280368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 135879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97876
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2286106

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 145664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52137
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31522
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 27120, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 446450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389156
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 27538
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27538
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1565730	W0_Idle:12156668	W0_Scoreboard:9877900	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3113248 {8:389156,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196528 {8:24566,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62264960 {40:1556624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3930560 {40:98264,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:220464 	16085 	60600 	42863 	38231 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088781 	644653 	147660 	15332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23275 	1034 	216 	488790 	27497 	27902 	12819 	1494 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203552 	243084 	238128 	297253 	711327 	202961 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1340 	385 	43 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.576271  6.755556  7.515427  6.216696  6.842939  6.725528  6.610335  6.106452  6.407942  6.434004  6.922680  7.296919  7.665979  7.884244  7.633833 
dram[1]:  7.470810  7.412387  7.313112  6.594118  6.755868  6.571059  7.134304  6.318912  6.301527  6.540758  6.673250  6.805779  7.775904  8.095634  7.971723  7.749486 
dram[2]:  7.604061  6.580000  7.510870  6.539957  6.982353  6.145614  6.769559  6.642586  6.545455  6.192183  7.039115  6.436019  8.100218  7.227147  7.753780  8.093645 
dram[3]:  7.436170  6.994737  6.607614  7.032075  6.592978  6.764062  6.442767  6.761539  6.355307  6.449935  6.813084  6.591837  7.818913  7.585480  7.790555  8.342319 
dram[4]:  6.762500  7.525424  6.949886  7.481013  6.118166  6.757835  6.725528  6.619580  5.919685  6.293491  6.370203  6.755973  7.351275  7.825263  8.073090  7.733189 
dram[5]:  8.365905  8.480300  8.309524  8.159004  7.759717  7.749596  8.394393  7.352583  7.128388  7.258197  7.391218  7.505682  9.187675  9.293671 10.111821  9.078880 
average row locality = 383103/54004 = 7.093975
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1380       974      1399      1116      1620      1106      1614      1210      1809       923      1358       825      1264       778      1197 
dram[1]:      1178      1515      1261      1532      1434      1746      1465      1742      1629      1949      1231      1437      1089      1352      1038      1292 
dram[2]:      1383       949      1408       966      1616      1122      1628      1097      1807      1214      1397       866      1267       829      1206       766 
dram[3]:      1510      1196      1541      1253      1742      1441      1750      1455      1947      1633      1484      1170      1350      1094      1302      1032 
dram[4]:       932      1385       974      1399      1108      1617      1104      1617      1201      1807       910      1336       819      1265       773      1195 
dram[5]:      1265      1373      1353      1389      1519      1585      1543      1578      1692      1774      1272      1304      1149      1226      1109      1166 
total dram writes = 126560
bank skew: 1949/766 = 2.54
chip skew: 22900/19442 = 1.18
average mf latency per bank:
dram[0]:       6038      4503      5650      4504      4925      3717      5071      3835      4613      3493      5217      4017      5187      3845      5230      3988
dram[1]:       4388      4348      4311      4267      4087      4087      4480      4052      3932      3499      3973      3724      3738      3416      3769      3666
dram[2]:       4201      5635      4278      5909      3557      5014      3502      5334      3264      4583      3469      5483      3577      5122      3638      5210
dram[3]:       4109      4205      4108      4310      3884      3981      4004      4492      3555      3692      3667      3877      3280      3604      3581      3766
dram[4]:       6011      4331      5816      4457      5214      3605      5252      3782      4805      3415      5243      4171      5289      3647      5112      4082
dram[5]:       3876      4805      3846      4826      3660      4322      4063      4671      3795      3940      3634      4125      3363      3712      3363      4174
maximum mf latency per bank:
dram[0]:       1464      1305       955      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1026      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1012      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4873104 n_act=8693 n_pre=8677 n_ref_event=0 n_req=59763 n_rd=43816 n_rd_L2_A=0 n_write=0 n_wr_bk=19510 bw_util=0.02557
n_activity=488906 dram_eff=0.2591
bk0: 2506a 4928653i bk1: 3362a 4921486i bk2: 2230a 4931337i bk3: 2996a 4925895i bk4: 2580a 4928184i bk5: 3450a 4918919i bk6: 2576a 4928520i bk7: 3412a 4918755i bk8: 2794a 4924992i bk9: 3868a 4913026i bk10: 2114a 4930185i bk11: 2918a 4923331i bk12: 1926a 4932964i bk13: 2704a 4926256i bk14: 1800a 4935702i bk15: 2580a 4928347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854726
Row_Buffer_Locality_read = 0.918432
Row_Buffer_Locality_write = 0.679689
Bank_Level_Parallism = 1.417552
Bank_Level_Parallism_Col = 1.387528
Bank_Level_Parallism_Ready = 1.061256
write_to_read_ratio_blp_rw_average = 0.531149
GrpLevelPara = 1.212481 

BW Util details:
bwutil = 0.025567 
total_CMD = 4953689 
util_bw = 126652 
Wasted_Col = 142923 
Wasted_Row = 92205 
Idle = 4591909 

BW Util Bottlenecks: 
RCDc_limit = 38503 
RCDWRc_limit = 30656 
WTRc_limit = 14837 
RTWc_limit = 75724 
CCDLc_limit = 39372 
rwq = 0 
CCDLc_limit_alone = 24787 
WTRc_limit_alone = 13526 
RTWc_limit_alone = 62450 

Commands details: 
total_CMD = 4953689 
n_nop = 4873104 
Read = 43816 
Write = 0 
L2_Alloc = 0 
L2_WB = 19510 
n_act = 8693 
n_pre = 8677 
n_ref = 0 
n_req = 59763 
total_req = 63326 

Dual Bus Interface Util: 
issued_total_row = 17370 
issued_total_col = 63326 
Row_Bus_Util =  0.003506 
CoL_Bus_Util = 0.012784 
Either_Row_CoL_Bus_Util = 0.016268 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001377 
queue_avg = 0.186423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186423
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4861313 n_act=9847 n_pre=9831 n_ref_event=0 n_req=68622 n_rd=49932 n_rd_L2_A=0 n_write=0 n_wr_bk=22890 bw_util=0.0294
n_activity=544618 dram_eff=0.2674
bk0: 3018a 4925214i bk1: 3670a 4918152i bk2: 2714a 4927278i bk3: 3206a 4920246i bk4: 3166a 4920569i bk5: 3664a 4914816i bk6: 3222a 4921883i bk7: 3664a 4915523i bk8: 3632a 4915946i bk9: 4106a 4910253i bk10: 2718a 4923244i bk11: 3050a 4920577i bk12: 2356a 4927667i bk13: 2796a 4924100i bk14: 2256a 4930555i bk15: 2694a 4926110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856708
Row_Buffer_Locality_read = 0.919771
Row_Buffer_Locality_write = 0.688229
Bank_Level_Parallism = 1.459487
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029401 
total_CMD = 4953689 
util_bw = 145644 
Wasted_Col = 161867 
Wasted_Row = 101236 
Idle = 4544942 

BW Util Bottlenecks: 
RCDc_limit = 43006 
RCDWRc_limit = 34372 
WTRc_limit = 19078 
RTWc_limit = 88359 
CCDLc_limit = 45502 
rwq = 0 
CCDLc_limit_alone = 28399 
WTRc_limit_alone = 17390 
RTWc_limit_alone = 72944 

Commands details: 
total_CMD = 4953689 
n_nop = 4861313 
Read = 49932 
Write = 0 
L2_Alloc = 0 
L2_WB = 22890 
n_act = 9847 
n_pre = 9831 
n_ref = 0 
n_req = 68622 
total_req = 72822 

Dual Bus Interface Util: 
issued_total_row = 19678 
issued_total_col = 72822 
Row_Bus_Util =  0.003972 
CoL_Bus_Util = 0.014701 
Either_Row_CoL_Bus_Util = 0.018648 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001342 
queue_avg = 0.220041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4873213 n_act=8618 n_pre=8602 n_ref_event=0 n_req=59784 n_rd=43832 n_rd_L2_A=0 n_write=0 n_wr_bk=19521 bw_util=0.02558
n_activity=487400 dram_eff=0.26
bk0: 3384a 4922150i bk1: 2516a 4929151i bk2: 2996a 4924499i bk3: 2222a 4931888i bk4: 3452a 4919485i bk5: 2578a 4927063i bk6: 3430a 4918716i bk7: 2570a 4929472i bk8: 3872a 4914605i bk9: 2806a 4924860i bk10: 3000a 4923067i bk11: 2000a 4931716i bk12: 2702a 4926069i bk13: 1930a 4933436i bk14: 2600a 4928348i bk15: 1774a 4936235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856065
Row_Buffer_Locality_read = 0.919100
Row_Buffer_Locality_write = 0.682861
Bank_Level_Parallism = 1.416813
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025578 
total_CMD = 4953689 
util_bw = 126706 
Wasted_Col = 142347 
Wasted_Row = 90231 
Idle = 4594405 

BW Util Bottlenecks: 
RCDc_limit = 38339 
RCDWRc_limit = 30433 
WTRc_limit = 14445 
RTWc_limit = 76051 
CCDLc_limit = 39252 
rwq = 0 
CCDLc_limit_alone = 24555 
WTRc_limit_alone = 13169 
RTWc_limit_alone = 62630 

Commands details: 
total_CMD = 4953689 
n_nop = 4873213 
Read = 43832 
Write = 0 
L2_Alloc = 0 
L2_WB = 19521 
n_act = 8618 
n_pre = 8602 
n_ref = 0 
n_req = 59784 
total_req = 63353 

Dual Bus Interface Util: 
issued_total_row = 17220 
issued_total_col = 63353 
Row_Bus_Util =  0.003476 
CoL_Bus_Util = 0.012789 
Either_Row_CoL_Bus_Util = 0.016246 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001205 
queue_avg = 0.182238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182238
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4861118 n_act=9937 n_pre=9921 n_ref_event=0 n_req=68625 n_rd=49932 n_rd_L2_A=0 n_write=0 n_wr_bk=22900 bw_util=0.02941
n_activity=545923 dram_eff=0.2668
bk0: 3660a 4918546i bk1: 3026a 4923830i bk2: 3230a 4919465i bk3: 2708a 4926412i bk4: 3650a 4914745i bk5: 3172a 4919321i bk6: 3670a 4914866i bk7: 3214a 4920531i bk8: 4098a 4909927i bk9: 3636a 4915003i bk10: 3148a 4919563i bk11: 2604a 4924744i bk12: 2790a 4924720i bk13: 2364a 4928052i bk14: 2708a 4926228i bk15: 2254a 4932307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855417
Row_Buffer_Locality_read = 0.918930
Row_Buffer_Locality_write = 0.685765
Bank_Level_Parallism = 1.465398
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029405 
total_CMD = 4953689 
util_bw = 145664 
Wasted_Col = 161881 
Wasted_Row = 102339 
Idle = 4543805 

BW Util Bottlenecks: 
RCDc_limit = 43444 
RCDWRc_limit = 34668 
WTRc_limit = 18277 
RTWc_limit = 90139 
CCDLc_limit = 44808 
rwq = 0 
CCDLc_limit_alone = 27972 
WTRc_limit_alone = 16718 
RTWc_limit_alone = 74862 

Commands details: 
total_CMD = 4953689 
n_nop = 4861118 
Read = 49932 
Write = 0 
L2_Alloc = 0 
L2_WB = 22900 
n_act = 9937 
n_pre = 9921 
n_ref = 0 
n_req = 68625 
total_req = 72832 

Dual Bus Interface Util: 
issued_total_row = 19858 
issued_total_col = 72832 
Row_Bus_Util =  0.004009 
CoL_Bus_Util = 0.014703 
Either_Row_CoL_Bus_Util = 0.018687 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001285 
queue_avg = 0.227646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4873404 n_act=8681 n_pre=8665 n_ref_event=463904 n_req=59489 n_rd=43590 n_rd_L2_A=0 n_write=0 n_wr_bk=19442 bw_util=0.02545
n_activity=487048 dram_eff=0.2588
bk0: 2486a 4929493i bk1: 3326a 4921170i bk2: 2240a 4932232i bk3: 2992a 4925396i bk4: 2554a 4927166i bk5: 3444a 4918951i bk6: 2578a 4929721i bk7: 3410a 4919292i bk8: 2772a 4924336i bk9: 3860a 4913636i bk10: 2072a 4930789i bk11: 2870a 4922892i bk12: 1922a 4933857i bk13: 2700a 4925742i bk14: 1782a 4935746i bk15: 2582a 4928614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854326
Row_Buffer_Locality_read = 0.918123
Row_Buffer_Locality_write = 0.679414
Bank_Level_Parallism = 1.420276
Bank_Level_Parallism_Col = 1.390472
Bank_Level_Parallism_Ready = 1.057884
write_to_read_ratio_blp_rw_average = 0.529203
GrpLevelPara = 1.216170 

BW Util details:
bwutil = 0.025449 
total_CMD = 4953689 
util_bw = 126064 
Wasted_Col = 142258 
Wasted_Row = 90874 
Idle = 4594493 

BW Util Bottlenecks: 
RCDc_limit = 38675 
RCDWRc_limit = 30453 
WTRc_limit = 14888 
RTWc_limit = 76044 
CCDLc_limit = 39060 
rwq = 0 
CCDLc_limit_alone = 24541 
WTRc_limit_alone = 13619 
RTWc_limit_alone = 62794 

Commands details: 
total_CMD = 4953689 
n_nop = 4873404 
Read = 43590 
Write = 0 
L2_Alloc = 0 
L2_WB = 19442 
n_act = 8681 
n_pre = 8665 
n_ref = 463904 
n_req = 59489 
total_req = 63032 

Dual Bus Interface Util: 
issued_total_row = 17346 
issued_total_col = 63032 
Row_Bus_Util =  0.003502 
CoL_Bus_Util = 0.012724 
Either_Row_CoL_Bus_Util = 0.016207 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001158 
queue_avg = 0.183215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4953689 n_nop=4866180 n_act=8311 n_pre=8295 n_ref_event=0 n_req=66820 n_rd=48700 n_rd_L2_A=0 n_write=0 n_wr_bk=22297 bw_util=0.02866
n_activity=506265 dram_eff=0.2805
bk0: 2990a 4924175i bk1: 3422a 4921104i bk2: 2724a 4926746i bk3: 3124a 4923563i bk4: 3154a 4921820i bk5: 3532a 4918837i bk6: 3226a 4923051i bk7: 3554a 4919157i bk8: 3610a 4917107i bk9: 3894a 4913940i bk10: 2658a 4923173i bk11: 2906a 4923233i bk12: 2348a 4928606i bk13: 2696a 4926361i bk14: 2248a 4931256i bk15: 2614a 4929064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875846
Row_Buffer_Locality_read = 0.932300
Row_Buffer_Locality_write = 0.724117
Bank_Level_Parallism = 1.518778
Bank_Level_Parallism_Col = 1.484053
Bank_Level_Parallism_Ready = 1.072166
write_to_read_ratio_blp_rw_average = 0.576927
GrpLevelPara = 1.307712 

BW Util details:
bwutil = 0.028664 
total_CMD = 4953689 
util_bw = 141994 
Wasted_Col = 154967 
Wasted_Row = 77391 
Idle = 4579337 

BW Util Bottlenecks: 
RCDc_limit = 35205 
RCDWRc_limit = 29193 
WTRc_limit = 19668 
RTWc_limit = 103592 
CCDLc_limit = 38032 
rwq = 0 
CCDLc_limit_alone = 24351 
WTRc_limit_alone = 18377 
RTWc_limit_alone = 91202 

Commands details: 
total_CMD = 4953689 
n_nop = 4866180 
Read = 48700 
Write = 0 
L2_Alloc = 0 
L2_WB = 22297 
n_act = 8311 
n_pre = 8295 
n_ref = 0 
n_req = 66820 
total_req = 70997 

Dual Bus Interface Util: 
issued_total_row = 16606 
issued_total_col = 70997 
Row_Bus_Util =  0.003352 
CoL_Bus_Util = 0.014332 
Either_Row_CoL_Bus_Util = 0.017665 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001074 
queue_avg = 0.179767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153946, Miss = 25008, Miss_rate = 0.162, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 172838, Miss = 33364, Miss_rate = 0.193, Pending_hits = 10137, Reservation_fails = 7250
L2_cache_bank[2]: Access = 158606, Miss = 30460, Miss_rate = 0.192, Pending_hits = 8567, Reservation_fails = 6428
L2_cache_bank[3]: Access = 181462, Miss = 35742, Miss_rate = 0.197, Pending_hits = 9892, Reservation_fails = 9335
L2_cache_bank[4]: Access = 171068, Miss = 33532, Miss_rate = 0.196, Pending_hits = 10021, Reservation_fails = 6610
L2_cache_bank[5]: Access = 154376, Miss = 24860, Miss_rate = 0.161, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 179650, Miss = 35892, Miss_rate = 0.200, Pending_hits = 9515, Reservation_fails = 6925
L2_cache_bank[7]: Access = 160234, Miss = 30336, Miss_rate = 0.189, Pending_hits = 8725, Reservation_fails = 6421
L2_cache_bank[8]: Access = 152372, Miss = 24844, Miss_rate = 0.163, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 171626, Miss = 33268, Miss_rate = 0.194, Pending_hits = 9976, Reservation_fails = 6846
L2_cache_bank[10]: Access = 159332, Miss = 30298, Miss_rate = 0.190, Pending_hits = 8532, Reservation_fails = 5742
L2_cache_bank[11]: Access = 179180, Miss = 34068, Miss_rate = 0.190, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 1994690
L2_total_cache_misses = 371672
L2_total_cache_miss_rate = 0.1863
L2_total_cache_pending_hits = 106848
L2_total_cache_reservation_fails = 78841
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 737812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41310
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6004
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 681
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42711
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2043
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6004
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 907248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 195752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 73144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1587
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42711
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1994690
icnt_total_pkts_simt_to_mem=753509
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0519
	minimum = 5
	maximum = 15
Network latency average = 5.0519
	minimum = 5
	maximum = 15
Slowest packet = 2569652
Flit latency average = 5.01017
	minimum = 5
	maximum = 15
Slowest flit = 2739166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0117007
	minimum = 0 (at node 0)
	maximum = 0.0367253 (at node 15)
Accepted packet rate average = 0.0117007
	minimum = 0 (at node 0)
	maximum = 0.0206216 (at node 1)
Injected flit rate average = 0.0122026
	minimum = 0 (at node 0)
	maximum = 0.0367253 (at node 15)
Accepted flit rate average= 0.0122026
	minimum = 0 (at node 0)
	maximum = 0.0206216 (at node 1)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4643 (59 samples)
	minimum = 5 (59 samples)
	maximum = 209.356 (59 samples)
Network latency average = 20.1644 (59 samples)
	minimum = 5 (59 samples)
	maximum = 206.712 (59 samples)
Flit latency average = 19.3557 (59 samples)
	minimum = 5 (59 samples)
	maximum = 206.203 (59 samples)
Fragmentation average = 0.00230983 (59 samples)
	minimum = 0 (59 samples)
	maximum = 73.8136 (59 samples)
Injected packet rate average = 0.0709607 (59 samples)
	minimum = 0.0262037 (59 samples)
	maximum = 0.196694 (59 samples)
Accepted packet rate average = 0.0709607 (59 samples)
	minimum = 0.0251397 (59 samples)
	maximum = 0.109015 (59 samples)
Injected flit rate average = 0.0756204 (59 samples)
	minimum = 0.0339771 (59 samples)
	maximum = 0.196871 (59 samples)
Accepted flit rate average = 0.0756204 (59 samples)
	minimum = 0.034031 (59 samples)
	maximum = 0.109015 (59 samples)
Injected packet size average = 1.06567 (59 samples)
Accepted packet size average = 1.06567 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 52 sec (5092 sec)
gpgpu_simulation_rate = 47401 (inst/sec)
gpgpu_simulation_rate = 315 (cycle/sec)
gpgpu_silicon_slowdown = 952380x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
kernel_stream_id = 60205
gpu_sim_cycle = 7354
gpu_sim_insn = 3428352
gpu_ipc =     466.1888
gpu_tot_sim_cycle = 1615744
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     151.5075
gpu_tot_issued_cta = 10360
gpu_occupancy = 71.1890% 
gpu_tot_occupancy = 31.9962% 
max_total_param_size = 0
gpu_stall_dramfull = 197783
gpu_stall_icnt2sh    = 357378
partiton_level_parallism =       1.1732
partiton_level_parallism_total  =       0.3666
partiton_level_parallism_util =       1.8785
partiton_level_parallism_util_total  =       1.7733
L2_BW  =      39.0370 GB/Sec
L2_BW_total  =      12.0292 GB/Sec
gpu_total_sim_rate=47868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 66229
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43139
L1D_cache:
	L1D_cache_core[0]: Access = 45294, Miss = 27402, Miss_rate = 0.605, Pending_hits = 2807, Reservation_fails = 17667
	L1D_cache_core[1]: Access = 44738, Miss = 27401, Miss_rate = 0.612, Pending_hits = 3048, Reservation_fails = 17800
	L1D_cache_core[2]: Access = 44498, Miss = 26892, Miss_rate = 0.604, Pending_hits = 2998, Reservation_fails = 15681
	L1D_cache_core[3]: Access = 44388, Miss = 26672, Miss_rate = 0.601, Pending_hits = 3252, Reservation_fails = 17719
	L1D_cache_core[4]: Access = 44548, Miss = 27387, Miss_rate = 0.615, Pending_hits = 2869, Reservation_fails = 19182
	L1D_cache_core[5]: Access = 43972, Miss = 26846, Miss_rate = 0.611, Pending_hits = 2615, Reservation_fails = 21287
	L1D_cache_core[6]: Access = 44770, Miss = 27129, Miss_rate = 0.606, Pending_hits = 2852, Reservation_fails = 18770
	L1D_cache_core[7]: Access = 44240, Miss = 26810, Miss_rate = 0.606, Pending_hits = 2894, Reservation_fails = 17086
	L1D_cache_core[8]: Access = 44290, Miss = 26887, Miss_rate = 0.607, Pending_hits = 2871, Reservation_fails = 17569
	L1D_cache_core[9]: Access = 44483, Miss = 26759, Miss_rate = 0.602, Pending_hits = 2950, Reservation_fails = 19444
	L1D_cache_core[10]: Access = 44196, Miss = 26794, Miss_rate = 0.606, Pending_hits = 2903, Reservation_fails = 17892
	L1D_cache_core[11]: Access = 44867, Miss = 26997, Miss_rate = 0.602, Pending_hits = 2914, Reservation_fails = 18588
	L1D_cache_core[12]: Access = 44145, Miss = 26826, Miss_rate = 0.608, Pending_hits = 2878, Reservation_fails = 22358
	L1D_cache_core[13]: Access = 45233, Miss = 27450, Miss_rate = 0.607, Pending_hits = 3021, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 45168, Miss = 27570, Miss_rate = 0.610, Pending_hits = 3082, Reservation_fails = 18595
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 405822
	L1D_total_cache_miss_rate = 0.6068
	L1D_total_cache_pending_hits = 43954
	L1D_total_cache_reservation_fails = 279985
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 233072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25787
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 139335
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2294191
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31774
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27709
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 139335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 100180
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2340250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 152059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57755
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31774
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44595, 27306, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 452391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395416
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 28871
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28871
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1590625	W0_Idle:12162850	W0_Scoreboard:9950137	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3163328 {8:395416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197040 {8:24630,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63266560 {40:1581664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3940800 {40:98520,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:221509 	16150 	60714 	42912 	38302 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105556 	654048 	150360 	16110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23327 	1045 	216 	496205 	27806 	28269 	13016 	1685 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205424 	246515 	241797 	301719 	722815 	207683 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1349 	389 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.620339  6.755556  7.548094  6.216696  6.878963  6.725528  6.635475  6.106452  6.391408  6.434004  6.911263  7.296919  7.746392  7.884244  7.665953 
dram[1]:  7.488722  7.437406  7.318983  6.600000  6.790298  6.596899  7.163430  6.333333  6.281566  6.519954  6.663102  6.806709  7.867470  8.130977  8.010283  7.778234 
dram[2]:  7.648054  6.580000  7.543478  6.539957  7.020588  6.145614  6.795164  6.642586  6.534714  6.192183  7.027027  6.436019  8.187364  7.227147  7.786177  8.093645 
dram[3]:  7.462822  7.029772  6.612006  7.035849  6.618986  6.800000  6.457286  6.780000  6.357063  6.403081  6.792890  6.556985  7.863179  7.679157  7.821355  8.369272 
dram[4]:  6.762500  7.560811  6.949886  7.502712  6.118166  6.800570  6.725528  6.636364  5.919685  6.286385  6.370203  6.745331  7.351275  7.909474  8.073090  7.754881 
dram[5]:  8.379668  8.495310  8.309524  8.164751  7.777385  7.760905  8.422430  7.357143  7.139601  7.246594  7.406374  7.488679  9.288515  9.298734 10.150160  9.086514 
average row locality = 384447/54094 = 7.107018
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1390       974      1405      1116      1629      1106      1620      1210      1824       923      1367       825      1271       778      1200 
dram[1]:      1187      1527      1264      1536      1444      1754      1471      1748      1643      1962      1240      1446      1095      1353      1041      1294 
dram[2]:      1393       949      1414       966      1626      1122      1634      1097      1824      1214      1406       866      1275       829      1209       766 
dram[3]:      1523      1207      1544      1255      1750      1452      1756      1459      1962      1649      1493      1176      1352      1102      1305      1034 
dram[4]:       932      1397       974      1403      1108      1627      1104      1621      1201      1825       910      1342       819      1273       773      1197 
dram[5]:      1268      1381      1353      1392      1521      1592      1546      1581      1699      1780      1275      1310      1153      1228      1109      1169 
total dram writes = 127052
bank skew: 1962/766 = 2.56
chip skew: 23019/19506 = 1.18
average mf latency per bank:
dram[0]:       6323      4512      5806      4529      4962      3718      5119      3839      4674      3540      5373      4147      5427      3851      5590      4011
dram[1]:       4390      4356      4330      4289      4078      4091      4480      4055      3988      3550      4081      3855      3747      3452      3794      3710
dram[2]:       4213      5939      4307      6057      3557      5050      3508      5386      3349      4650      3612      5701      3581      5380      3660      5592
dram[3]:       4108      4192      4132      4327      3889      3967      4007      4498      3630      3741      3790      3953      3308      3608      3611      3789
dram[4]:       6318      4326      5985      4475      5249      3602      5300      3791      4870      3480      5420      4261      5535      3651      5485      4106
dram[5]:       3900      4814      3873      4842      3672      4321      4073      4679      3835      4019      3741      4208      3381      3744      3396      4207
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4895537 n_act=8704 n_pre=8688 n_ref_event=0 n_req=59956 n_rd=43944 n_rd_L2_A=0 n_write=0 n_wr_bk=19575 bw_util=0.02553
n_activity=490569 dram_eff=0.259
bk0: 2506a 4951298i bk1: 3378a 4944069i bk2: 2230a 4953985i bk3: 3008a 4948461i bk4: 2580a 4950833i bk5: 3466a 4941479i bk6: 2576a 4951170i bk7: 3424a 4941366i bk8: 2794a 4947646i bk9: 3884a 4935418i bk10: 2114a 4952829i bk11: 2930a 4945808i bk12: 1926a 4955604i bk13: 2736a 4948733i bk14: 1800a 4958346i bk15: 2592a 4950992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855010
Row_Buffer_Locality_read = 0.918601
Row_Buffer_Locality_write = 0.680490
Bank_Level_Parallism = 1.416578
Bank_Level_Parallism_Col = 1.386475
Bank_Level_Parallism_Ready = 1.061070
write_to_read_ratio_blp_rw_average = 0.531356
GrpLevelPara = 1.211782 

BW Util details:
bwutil = 0.025528 
total_CMD = 4976337 
util_bw = 127038 
Wasted_Col = 143441 
Wasted_Row = 92367 
Idle = 4613491 

BW Util Bottlenecks: 
RCDc_limit = 38537 
RCDWRc_limit = 30709 
WTRc_limit = 14935 
RTWc_limit = 76033 
CCDLc_limit = 39481 
rwq = 0 
CCDLc_limit_alone = 24833 
WTRc_limit_alone = 13613 
RTWc_limit_alone = 62707 

Commands details: 
total_CMD = 4976337 
n_nop = 4895537 
Read = 43944 
Write = 0 
L2_Alloc = 0 
L2_WB = 19575 
n_act = 8704 
n_pre = 8688 
n_ref = 0 
n_req = 59956 
total_req = 63519 

Dual Bus Interface Util: 
issued_total_row = 17392 
issued_total_col = 63519 
Row_Bus_Util =  0.003495 
CoL_Bus_Util = 0.012764 
Either_Row_CoL_Bus_Util = 0.016237 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001374 
queue_avg = 0.185834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4883622 n_act=9869 n_pre=9853 n_ref_event=0 n_req=68917 n_rd=50112 n_rd_L2_A=0 n_write=0 n_wr_bk=23005 bw_util=0.02939
n_activity=546996 dram_eff=0.2673
bk0: 3026a 4947762i bk1: 3682a 4940653i bk2: 2714a 4949924i bk3: 3206a 4942800i bk4: 3178a 4943042i bk5: 3676a 4937444i bk6: 3234a 4944441i bk7: 3676a 4938164i bk8: 3640a 4938412i bk9: 4114a 4932681i bk10: 2730a 4945719i bk11: 3062a 4943039i bk12: 2388a 4950247i bk13: 2812a 4946740i bk14: 2268a 4953199i bk15: 2706a 4948747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857002
Row_Buffer_Locality_read = 0.919959
Row_Buffer_Locality_write = 0.689232
Bank_Level_Parallism = 1.459121
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029386 
total_CMD = 4976337 
util_bw = 146234 
Wasted_Col = 162455 
Wasted_Row = 101469 
Idle = 4566179 

BW Util Bottlenecks: 
RCDc_limit = 43056 
RCDWRc_limit = 34480 
WTRc_limit = 19125 
RTWc_limit = 88861 
CCDLc_limit = 45637 
rwq = 0 
CCDLc_limit_alone = 28443 
WTRc_limit_alone = 17434 
RTWc_limit_alone = 73358 

Commands details: 
total_CMD = 4976337 
n_nop = 4883622 
Read = 50112 
Write = 0 
L2_Alloc = 0 
L2_WB = 23005 
n_act = 9869 
n_pre = 9853 
n_ref = 0 
n_req = 68917 
total_req = 73117 

Dual Bus Interface Util: 
issued_total_row = 19722 
issued_total_col = 73117 
Row_Bus_Util =  0.003963 
CoL_Bus_Util = 0.014693 
Either_Row_CoL_Bus_Util = 0.018631 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001337 
queue_avg = 0.219533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4895638 n_act=8629 n_pre=8613 n_ref_event=0 n_req=59985 n_rd=43964 n_rd_L2_A=0 n_write=0 n_wr_bk=19590 bw_util=0.02554
n_activity=489172 dram_eff=0.2598
bk0: 3400a 4944710i bk1: 2516a 4951800i bk2: 3008a 4947088i bk3: 2222a 4954538i bk4: 3468a 4942047i bk5: 2578a 4949714i bk6: 3442a 4941305i bk7: 2570a 4952126i bk8: 3892a 4936969i bk9: 2806a 4947504i bk10: 3012a 4945544i bk11: 2000a 4954355i bk12: 2734a 4948568i bk13: 1930a 4956079i bk14: 2612a 4950992i bk15: 1774a 4958880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856364
Row_Buffer_Locality_read = 0.919275
Row_Buffer_Locality_write = 0.683728
Bank_Level_Parallism = 1.415745
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025542 
total_CMD = 4976337 
util_bw = 127108 
Wasted_Col = 142889 
Wasted_Row = 90408 
Idle = 4615932 

BW Util Bottlenecks: 
RCDc_limit = 38375 
RCDWRc_limit = 30487 
WTRc_limit = 14537 
RTWc_limit = 76384 
CCDLc_limit = 39357 
rwq = 0 
CCDLc_limit_alone = 24594 
WTRc_limit_alone = 13252 
RTWc_limit_alone = 62906 

Commands details: 
total_CMD = 4976337 
n_nop = 4895638 
Read = 43964 
Write = 0 
L2_Alloc = 0 
L2_WB = 19590 
n_act = 8629 
n_pre = 8613 
n_ref = 0 
n_req = 59985 
total_req = 63554 

Dual Bus Interface Util: 
issued_total_row = 17242 
issued_total_col = 63554 
Row_Bus_Util =  0.003465 
CoL_Bus_Util = 0.012771 
Either_Row_CoL_Bus_Util = 0.016217 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001202 
queue_avg = 0.181621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4883406 n_act=9964 n_pre=9948 n_ref_event=0 n_req=68932 n_rd=50120 n_rd_L2_A=0 n_write=0 n_wr_bk=23019 bw_util=0.02939
n_activity=548476 dram_eff=0.2667
bk0: 3672a 4941094i bk1: 3042a 4946350i bk2: 3230a 4942034i bk3: 2708a 4949062i bk4: 3662a 4937357i bk5: 3184a 4941805i bk6: 3682a 4937504i bk7: 3222a 4943148i bk8: 4110a 4932389i bk9: 3648a 4937300i bk10: 3160a 4941965i bk11: 2612a 4947166i bk12: 2810a 4947294i bk13: 2396a 4950655i bk14: 2720a 4948869i bk15: 2262a 4954950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855669
Row_Buffer_Locality_read = 0.919094
Row_Buffer_Locality_write = 0.686689
Bank_Level_Parallism = 1.464839
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029395 
total_CMD = 4976337 
util_bw = 146278 
Wasted_Col = 162596 
Wasted_Row = 102612 
Idle = 4564851 

BW Util Bottlenecks: 
RCDc_limit = 43516 
RCDWRc_limit = 34791 
WTRc_limit = 18342 
RTWc_limit = 90717 
CCDLc_limit = 44943 
rwq = 0 
CCDLc_limit_alone = 28014 
WTRc_limit_alone = 16777 
RTWc_limit_alone = 75353 

Commands details: 
total_CMD = 4976337 
n_nop = 4883406 
Read = 50120 
Write = 0 
L2_Alloc = 0 
L2_WB = 23019 
n_act = 9964 
n_pre = 9948 
n_ref = 0 
n_req = 68932 
total_req = 73139 

Dual Bus Interface Util: 
issued_total_row = 19912 
issued_total_col = 73139 
Row_Bus_Util =  0.004001 
CoL_Bus_Util = 0.014697 
Either_Row_CoL_Bus_Util = 0.018675 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001291 
queue_avg = 0.226983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4895836 n_act=8693 n_pre=8677 n_ref_event=463904 n_req=59681 n_rd=43718 n_rd_L2_A=0 n_write=0 n_wr_bk=19506 bw_util=0.02541
n_activity=488680 dram_eff=0.2588
bk0: 2486a 4952141i bk1: 3350a 4943639i bk2: 2240a 4954878i bk3: 3000a 4947968i bk4: 2554a 4949814i bk5: 3464a 4941509i bk6: 2578a 4952374i bk7: 3418a 4941908i bk8: 2772a 4946993i bk9: 3880a 4935978i bk10: 2072a 4953433i bk11: 2878a 4945390i bk12: 1922a 4956494i bk13: 2732a 4948262i bk14: 1782a 4958391i bk15: 2590a 4951260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854594
Row_Buffer_Locality_read = 0.918249
Row_Buffer_Locality_write = 0.680261
Bank_Level_Parallism = 1.419432
Bank_Level_Parallism_Col = 1.389639
Bank_Level_Parallism_Ready = 1.057756
write_to_read_ratio_blp_rw_average = 0.529500
GrpLevelPara = 1.215680 

BW Util details:
bwutil = 0.025410 
total_CMD = 4976337 
util_bw = 126448 
Wasted_Col = 142764 
Wasted_Row = 91070 
Idle = 4616055 

BW Util Bottlenecks: 
RCDc_limit = 38735 
RCDWRc_limit = 30501 
WTRc_limit = 14961 
RTWc_limit = 76373 
CCDLc_limit = 39167 
rwq = 0 
CCDLc_limit_alone = 24582 
WTRc_limit_alone = 13683 
RTWc_limit_alone = 63066 

Commands details: 
total_CMD = 4976337 
n_nop = 4895836 
Read = 43718 
Write = 0 
L2_Alloc = 0 
L2_WB = 19506 
n_act = 8693 
n_pre = 8677 
n_ref = 463904 
n_req = 59681 
total_req = 63224 

Dual Bus Interface Util: 
issued_total_row = 17370 
issued_total_col = 63224 
Row_Bus_Util =  0.003491 
CoL_Bus_Util = 0.012705 
Either_Row_CoL_Bus_Util = 0.016177 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001155 
queue_avg = 0.182716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4976337 n_nop=4888658 n_act=8318 n_pre=8302 n_ref_event=0 n_req=66976 n_rd=48796 n_rd_L2_A=0 n_write=0 n_wr_bk=22357 bw_util=0.0286
n_activity=507483 dram_eff=0.2804
bk0: 3002a 4946782i bk1: 3422a 4943642i bk2: 2724a 4949391i bk3: 3124a 4946209i bk4: 3162a 4944426i bk5: 3532a 4941369i bk6: 3238a 4945625i bk7: 3554a 4941809i bk8: 3618a 4939720i bk9: 3894a 4936528i bk10: 2670a 4945800i bk11: 2906a 4945749i bk12: 2380a 4951221i bk13: 2696a 4949006i bk14: 2260a 4953902i bk15: 2614a 4951713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876030
Row_Buffer_Locality_read = 0.932433
Row_Buffer_Locality_write = 0.724642
Bank_Level_Parallism = 1.518362
Bank_Level_Parallism_Col = 1.483620
Bank_Level_Parallism_Ready = 1.072036
write_to_read_ratio_blp_rw_average = 0.577354
GrpLevelPara = 1.307587 

BW Util details:
bwutil = 0.028597 
total_CMD = 4976337 
util_bw = 142306 
Wasted_Col = 155301 
Wasted_Row = 77445 
Idle = 4601285 

BW Util Bottlenecks: 
RCDc_limit = 35205 
RCDWRc_limit = 29239 
WTRc_limit = 19703 
RTWc_limit = 103909 
CCDLc_limit = 38066 
rwq = 0 
CCDLc_limit_alone = 24367 
WTRc_limit_alone = 18412 
RTWc_limit_alone = 91501 

Commands details: 
total_CMD = 4976337 
n_nop = 4888658 
Read = 48796 
Write = 0 
L2_Alloc = 0 
L2_WB = 22357 
n_act = 8318 
n_pre = 8302 
n_ref = 0 
n_req = 66976 
total_req = 71153 

Dual Bus Interface Util: 
issued_total_row = 16620 
issued_total_col = 71153 
Row_Bus_Util =  0.003340 
CoL_Bus_Util = 0.014298 
Either_Row_CoL_Bus_Util = 0.017619 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001072 
queue_avg = 0.178994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156626, Miss = 25008, Miss_rate = 0.160, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 175254, Miss = 33564, Miss_rate = 0.192, Pending_hits = 10153, Reservation_fails = 7250
L2_cache_bank[2]: Access = 160978, Miss = 30632, Miss_rate = 0.190, Pending_hits = 8587, Reservation_fails = 6430
L2_cache_bank[3]: Access = 183866, Miss = 35900, Miss_rate = 0.195, Pending_hits = 9916, Reservation_fails = 9336
L2_cache_bank[4]: Access = 173652, Miss = 33740, Miss_rate = 0.194, Pending_hits = 10033, Reservation_fails = 6610
L2_cache_bank[5]: Access = 157152, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 182222, Miss = 36060, Miss_rate = 0.198, Pending_hits = 9543, Reservation_fails = 6925
L2_cache_bank[7]: Access = 162554, Miss = 30506, Miss_rate = 0.188, Pending_hits = 8745, Reservation_fails = 6422
L2_cache_bank[8]: Access = 155056, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 174090, Miss = 33464, Miss_rate = 0.192, Pending_hits = 9988, Reservation_fails = 6846
L2_cache_bank[10]: Access = 161560, Miss = 30472, Miss_rate = 0.189, Pending_hits = 8552, Reservation_fails = 5742
L2_cache_bank[11]: Access = 181584, Miss = 34068, Miss_rate = 0.188, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2024594
L2_total_cache_misses = 373118
L2_total_cache_miss_rate = 0.1843
L2_total_cache_pending_hits = 107000
L2_total_cache_reservation_fails = 78845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 761860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41458
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6008
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 683
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42711
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6008
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 932288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 73400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42711
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2024594
icnt_total_pkts_simt_to_mem=764441
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.7869
	minimum = 5
	maximum = 991
Network latency average = 56.5681
	minimum = 5
	maximum = 991
Slowest packet = 2586031
Flit latency average = 53.6106
	minimum = 5
	maximum = 991
Slowest flit = 2755917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.194059
	minimum = 0.0681262 (at node 8)
	maximum = 0.377482 (at node 20)
Accepted packet rate average = 0.194059
	minimum = 0.0911069 (at node 15)
	maximum = 0.311123 (at node 13)
Injected flit rate average = 0.205663
	minimum = 0.0855317 (at node 8)
	maximum = 0.377482 (at node 20)
Accepted flit rate average= 0.205663
	minimum = 0.0911069 (at node 15)
	maximum = 0.311123 (at node 13)
Injected packet length average = 1.05979
Accepted packet length average = 1.05979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1197 (60 samples)
	minimum = 5 (60 samples)
	maximum = 222.383 (60 samples)
Network latency average = 20.7711 (60 samples)
	minimum = 5 (60 samples)
	maximum = 219.783 (60 samples)
Flit latency average = 19.9266 (60 samples)
	minimum = 5 (60 samples)
	maximum = 219.283 (60 samples)
Fragmentation average = 0.00227133 (60 samples)
	minimum = 0 (60 samples)
	maximum = 72.5833 (60 samples)
Injected packet rate average = 0.0730123 (60 samples)
	minimum = 0.0269024 (60 samples)
	maximum = 0.199707 (60 samples)
Accepted packet rate average = 0.0730123 (60 samples)
	minimum = 0.0262391 (60 samples)
	maximum = 0.112383 (60 samples)
Injected flit rate average = 0.0777878 (60 samples)
	minimum = 0.0348364 (60 samples)
	maximum = 0.199881 (60 samples)
Accepted flit rate average = 0.0777878 (60 samples)
	minimum = 0.0349823 (60 samples)
	maximum = 0.112383 (60 samples)
Injected packet size average = 1.06541 (60 samples)
Accepted packet size average = 1.06541 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 14 sec (5114 sec)
gpgpu_simulation_rate = 47868 (inst/sec)
gpgpu_simulation_rate = 315 (cycle/sec)
gpgpu_silicon_slowdown = 952380x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
kernel_stream_id = 60205
gpu_sim_cycle = 26830
gpu_sim_insn = 19880
gpu_ipc =       0.7410
gpu_tot_sim_cycle = 1642574
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     149.0448
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.9455% 
max_total_param_size = 0
gpu_stall_dramfull = 197783
gpu_stall_icnt2sh    = 357378
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3606
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7732
L2_BW  =       0.0508 GB/Sec
L2_BW_total  =      11.8335 GB/Sec
gpu_total_sim_rate=47435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 66241
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43139
L1D_cache:
	L1D_cache_core[0]: Access = 45294, Miss = 27402, Miss_rate = 0.605, Pending_hits = 2807, Reservation_fails = 17667
	L1D_cache_core[1]: Access = 44738, Miss = 27401, Miss_rate = 0.612, Pending_hits = 3048, Reservation_fails = 17800
	L1D_cache_core[2]: Access = 44498, Miss = 26892, Miss_rate = 0.604, Pending_hits = 2998, Reservation_fails = 15681
	L1D_cache_core[3]: Access = 44388, Miss = 26672, Miss_rate = 0.601, Pending_hits = 3252, Reservation_fails = 17719
	L1D_cache_core[4]: Access = 44548, Miss = 27387, Miss_rate = 0.615, Pending_hits = 2869, Reservation_fails = 19182
	L1D_cache_core[5]: Access = 43972, Miss = 26846, Miss_rate = 0.611, Pending_hits = 2615, Reservation_fails = 21287
	L1D_cache_core[6]: Access = 44770, Miss = 27129, Miss_rate = 0.606, Pending_hits = 2852, Reservation_fails = 18770
	L1D_cache_core[7]: Access = 44240, Miss = 26810, Miss_rate = 0.606, Pending_hits = 2894, Reservation_fails = 17086
	L1D_cache_core[8]: Access = 44290, Miss = 26887, Miss_rate = 0.607, Pending_hits = 2871, Reservation_fails = 17569
	L1D_cache_core[9]: Access = 44483, Miss = 26759, Miss_rate = 0.602, Pending_hits = 2950, Reservation_fails = 19444
	L1D_cache_core[10]: Access = 44196, Miss = 26794, Miss_rate = 0.606, Pending_hits = 2903, Reservation_fails = 17892
	L1D_cache_core[11]: Access = 44898, Miss = 27013, Miss_rate = 0.602, Pending_hits = 2914, Reservation_fails = 18588
	L1D_cache_core[12]: Access = 44145, Miss = 26826, Miss_rate = 0.608, Pending_hits = 2878, Reservation_fails = 22358
	L1D_cache_core[13]: Access = 45233, Miss = 27450, Miss_rate = 0.607, Pending_hits = 3021, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 45168, Miss = 27570, Miss_rate = 0.610, Pending_hits = 3082, Reservation_fails = 18595
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 405838
	L1D_total_cache_miss_rate = 0.6068
	L1D_total_cache_pending_hits = 43954
	L1D_total_cache_reservation_fails = 279985
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 233088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25787
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 139341
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2295851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46071
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31774
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27709
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287296
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 139341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 100195
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2341922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 152059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57755
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31774
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44595, 27306, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 452895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395432
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 106904
gpgpu_n_l1cache_bkconflict = 28871
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28871
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1590625	W0_Idle:12193530	W0_Scoreboard:9970166	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3163456 {8:395432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197136 {8:24642,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63269120 {40:1581728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3942720 {40:98568,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:221511 	16150 	60717 	42912 	38302 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105650 	654048 	150360 	16110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23339 	1045 	216 	496236 	27806 	28269 	13016 	1685 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205518 	246515 	241797 	301719 	722815 	207683 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1359 	389 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.620339  6.755556  7.548094  6.216696  6.878963  6.725528  6.635475  6.106452  6.391408  6.434004  6.911263  7.296919  7.746392  7.884244  7.665953 
dram[1]:  7.488722  7.437406  7.318983  6.600000  6.790298  6.596899  7.163430  6.333333  6.281566  6.519954  6.663102  6.806709  7.867470  8.130977  8.010283  7.778234 
dram[2]:  7.648054  6.580000  7.543478  6.539957  7.020588  6.145614  6.795164  6.642586  6.534714  6.192183  7.027027  6.436019  8.187364  7.227147  7.786177  8.093645 
dram[3]:  7.462822  7.029772  6.612006  7.035849  6.618986  6.800000  6.457286  6.780000  6.357063  6.403081  6.792890  6.556985  7.863179  7.679157  7.821355  8.369272 
dram[4]:  6.762500  7.560811  6.949886  7.502712  6.118166  6.800570  6.725528  6.636364  5.919685  6.286385  6.370203  6.745331  7.351275  7.909474  8.073090  7.754881 
dram[5]:  8.370601  8.495310  8.309524  8.164751  7.777385  7.760905  8.422430  7.357143  7.139601  7.246594  7.406374  7.488679  9.288515  9.301266 10.150160  9.086514 
average row locality = 384452/54095 = 7.106978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1390       974      1405      1116      1629      1106      1620      1210      1824       923      1367       825      1271       778      1200 
dram[1]:      1187      1527      1264      1536      1444      1754      1471      1748      1643      1962      1240      1446      1095      1353      1041      1294 
dram[2]:      1393       949      1414       966      1626      1122      1634      1097      1824      1214      1406       866      1275       829      1209       766 
dram[3]:      1523      1207      1544      1255      1750      1452      1756      1459      1962      1649      1493      1176      1352      1102      1305      1034 
dram[4]:       932      1397       974      1403      1108      1627      1104      1621      1201      1825       910      1342       819      1273       773      1197 
dram[5]:      1268      1381      1353      1392      1521      1592      1546      1581      1699      1780      1275      1310      1153      1229      1109      1169 
total dram writes = 127053
bank skew: 1962/766 = 2.56
chip skew: 23019/19506 = 1.18
average mf latency per bank:
dram[0]:       6323      4512      5806      4529      4962      3718      5119      3839      4674      3540      5373      4147      5427      3851      5590      4011
dram[1]:       4390      4356      4330      4289      4078      4091      4480      4055      3988      3550      4085      3855      3747      3452      3794      3710
dram[2]:       4213      5939      4307      6057      3557      5050      3508      5386      3349      4650      3612      5701      3581      5380      3660      5592
dram[3]:       4108      4192      4132      4327      3889      3967      4007      4498      3630      3741      3790      3957      3308      3608      3611      3789
dram[4]:       6318      4326      5985      4475      5249      3602      5300      3791      4870      3480      5420      4261      5535      3651      5485      4106
dram[5]:       3900      4814      3873      4842      3672      4321      4073      4679      3835      4019      3744      4208      3381      3741      3396      4207
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4978171 n_act=8704 n_pre=8688 n_ref_event=0 n_req=59956 n_rd=43944 n_rd_L2_A=0 n_write=0 n_wr_bk=19575 bw_util=0.02511
n_activity=490569 dram_eff=0.259
bk0: 2506a 5033932i bk1: 3378a 5026703i bk2: 2230a 5036619i bk3: 3008a 5031095i bk4: 2580a 5033467i bk5: 3466a 5024113i bk6: 2576a 5033804i bk7: 3424a 5024000i bk8: 2794a 5030280i bk9: 3884a 5018052i bk10: 2114a 5035463i bk11: 2930a 5028442i bk12: 1926a 5038238i bk13: 2736a 5031367i bk14: 1800a 5040980i bk15: 2592a 5033626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855010
Row_Buffer_Locality_read = 0.918601
Row_Buffer_Locality_write = 0.680490
Bank_Level_Parallism = 1.416578
Bank_Level_Parallism_Col = 1.386475
Bank_Level_Parallism_Ready = 1.061070
write_to_read_ratio_blp_rw_average = 0.531356
GrpLevelPara = 1.211782 

BW Util details:
bwutil = 0.025111 
total_CMD = 5058971 
util_bw = 127038 
Wasted_Col = 143441 
Wasted_Row = 92367 
Idle = 4696125 

BW Util Bottlenecks: 
RCDc_limit = 38537 
RCDWRc_limit = 30709 
WTRc_limit = 14935 
RTWc_limit = 76033 
CCDLc_limit = 39481 
rwq = 0 
CCDLc_limit_alone = 24833 
WTRc_limit_alone = 13613 
RTWc_limit_alone = 62707 

Commands details: 
total_CMD = 5058971 
n_nop = 4978171 
Read = 43944 
Write = 0 
L2_Alloc = 0 
L2_WB = 19575 
n_act = 8704 
n_pre = 8688 
n_ref = 0 
n_req = 59956 
total_req = 63519 

Dual Bus Interface Util: 
issued_total_row = 17392 
issued_total_col = 63519 
Row_Bus_Util =  0.003438 
CoL_Bus_Util = 0.012556 
Either_Row_CoL_Bus_Util = 0.015972 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001374 
queue_avg = 0.182798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4966256 n_act=9869 n_pre=9853 n_ref_event=0 n_req=68917 n_rd=50112 n_rd_L2_A=0 n_write=0 n_wr_bk=23005 bw_util=0.02891
n_activity=546996 dram_eff=0.2673
bk0: 3026a 5030396i bk1: 3682a 5023287i bk2: 2714a 5032558i bk3: 3206a 5025434i bk4: 3178a 5025676i bk5: 3676a 5020078i bk6: 3234a 5027075i bk7: 3676a 5020798i bk8: 3640a 5021046i bk9: 4114a 5015315i bk10: 2730a 5028353i bk11: 3062a 5025673i bk12: 2388a 5032881i bk13: 2812a 5029374i bk14: 2268a 5035833i bk15: 2706a 5031381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857002
Row_Buffer_Locality_read = 0.919959
Row_Buffer_Locality_write = 0.689232
Bank_Level_Parallism = 1.459121
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028906 
total_CMD = 5058971 
util_bw = 146234 
Wasted_Col = 162455 
Wasted_Row = 101469 
Idle = 4648813 

BW Util Bottlenecks: 
RCDc_limit = 43056 
RCDWRc_limit = 34480 
WTRc_limit = 19125 
RTWc_limit = 88861 
CCDLc_limit = 45637 
rwq = 0 
CCDLc_limit_alone = 28443 
WTRc_limit_alone = 17434 
RTWc_limit_alone = 73358 

Commands details: 
total_CMD = 5058971 
n_nop = 4966256 
Read = 50112 
Write = 0 
L2_Alloc = 0 
L2_WB = 23005 
n_act = 9869 
n_pre = 9853 
n_ref = 0 
n_req = 68917 
total_req = 73117 

Dual Bus Interface Util: 
issued_total_row = 19722 
issued_total_col = 73117 
Row_Bus_Util =  0.003898 
CoL_Bus_Util = 0.014453 
Either_Row_CoL_Bus_Util = 0.018327 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001337 
queue_avg = 0.215947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4978272 n_act=8629 n_pre=8613 n_ref_event=0 n_req=59985 n_rd=43964 n_rd_L2_A=0 n_write=0 n_wr_bk=19590 bw_util=0.02513
n_activity=489172 dram_eff=0.2598
bk0: 3400a 5027344i bk1: 2516a 5034434i bk2: 3008a 5029722i bk3: 2222a 5037172i bk4: 3468a 5024681i bk5: 2578a 5032348i bk6: 3442a 5023939i bk7: 2570a 5034760i bk8: 3892a 5019603i bk9: 2806a 5030138i bk10: 3012a 5028178i bk11: 2000a 5036989i bk12: 2734a 5031202i bk13: 1930a 5038713i bk14: 2612a 5033626i bk15: 1774a 5041514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856364
Row_Buffer_Locality_read = 0.919275
Row_Buffer_Locality_write = 0.683728
Bank_Level_Parallism = 1.415745
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025125 
total_CMD = 5058971 
util_bw = 127108 
Wasted_Col = 142889 
Wasted_Row = 90408 
Idle = 4698566 

BW Util Bottlenecks: 
RCDc_limit = 38375 
RCDWRc_limit = 30487 
WTRc_limit = 14537 
RTWc_limit = 76384 
CCDLc_limit = 39357 
rwq = 0 
CCDLc_limit_alone = 24594 
WTRc_limit_alone = 13252 
RTWc_limit_alone = 62906 

Commands details: 
total_CMD = 5058971 
n_nop = 4978272 
Read = 43964 
Write = 0 
L2_Alloc = 0 
L2_WB = 19590 
n_act = 8629 
n_pre = 8613 
n_ref = 0 
n_req = 59985 
total_req = 63554 

Dual Bus Interface Util: 
issued_total_row = 17242 
issued_total_col = 63554 
Row_Bus_Util =  0.003408 
CoL_Bus_Util = 0.012563 
Either_Row_CoL_Bus_Util = 0.015952 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001202 
queue_avg = 0.178654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4966040 n_act=9964 n_pre=9948 n_ref_event=0 n_req=68932 n_rd=50120 n_rd_L2_A=0 n_write=0 n_wr_bk=23019 bw_util=0.02891
n_activity=548476 dram_eff=0.2667
bk0: 3672a 5023728i bk1: 3042a 5028984i bk2: 3230a 5024668i bk3: 2708a 5031696i bk4: 3662a 5019991i bk5: 3184a 5024439i bk6: 3682a 5020138i bk7: 3222a 5025782i bk8: 4110a 5015023i bk9: 3648a 5019934i bk10: 3160a 5024599i bk11: 2612a 5029800i bk12: 2810a 5029928i bk13: 2396a 5033289i bk14: 2720a 5031503i bk15: 2262a 5037584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855669
Row_Buffer_Locality_read = 0.919094
Row_Buffer_Locality_write = 0.686689
Bank_Level_Parallism = 1.464839
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028915 
total_CMD = 5058971 
util_bw = 146278 
Wasted_Col = 162596 
Wasted_Row = 102612 
Idle = 4647485 

BW Util Bottlenecks: 
RCDc_limit = 43516 
RCDWRc_limit = 34791 
WTRc_limit = 18342 
RTWc_limit = 90717 
CCDLc_limit = 44943 
rwq = 0 
CCDLc_limit_alone = 28014 
WTRc_limit_alone = 16777 
RTWc_limit_alone = 75353 

Commands details: 
total_CMD = 5058971 
n_nop = 4966040 
Read = 50120 
Write = 0 
L2_Alloc = 0 
L2_WB = 23019 
n_act = 9964 
n_pre = 9948 
n_ref = 0 
n_req = 68932 
total_req = 73139 

Dual Bus Interface Util: 
issued_total_row = 19912 
issued_total_col = 73139 
Row_Bus_Util =  0.003936 
CoL_Bus_Util = 0.014457 
Either_Row_CoL_Bus_Util = 0.018370 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001291 
queue_avg = 0.223276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4978470 n_act=8693 n_pre=8677 n_ref_event=463904 n_req=59681 n_rd=43718 n_rd_L2_A=0 n_write=0 n_wr_bk=19506 bw_util=0.02499
n_activity=488680 dram_eff=0.2588
bk0: 2486a 5034775i bk1: 3350a 5026273i bk2: 2240a 5037512i bk3: 3000a 5030602i bk4: 2554a 5032448i bk5: 3464a 5024143i bk6: 2578a 5035008i bk7: 3418a 5024542i bk8: 2772a 5029627i bk9: 3880a 5018612i bk10: 2072a 5036067i bk11: 2878a 5028024i bk12: 1922a 5039128i bk13: 2732a 5030896i bk14: 1782a 5041025i bk15: 2590a 5033894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854594
Row_Buffer_Locality_read = 0.918249
Row_Buffer_Locality_write = 0.680261
Bank_Level_Parallism = 1.419432
Bank_Level_Parallism_Col = 1.389639
Bank_Level_Parallism_Ready = 1.057756
write_to_read_ratio_blp_rw_average = 0.529500
GrpLevelPara = 1.215680 

BW Util details:
bwutil = 0.024995 
total_CMD = 5058971 
util_bw = 126448 
Wasted_Col = 142764 
Wasted_Row = 91070 
Idle = 4698689 

BW Util Bottlenecks: 
RCDc_limit = 38735 
RCDWRc_limit = 30501 
WTRc_limit = 14961 
RTWc_limit = 76373 
CCDLc_limit = 39167 
rwq = 0 
CCDLc_limit_alone = 24582 
WTRc_limit_alone = 13683 
RTWc_limit_alone = 63066 

Commands details: 
total_CMD = 5058971 
n_nop = 4978470 
Read = 43718 
Write = 0 
L2_Alloc = 0 
L2_WB = 19506 
n_act = 8693 
n_pre = 8677 
n_ref = 463904 
n_req = 59681 
total_req = 63224 

Dual Bus Interface Util: 
issued_total_row = 17370 
issued_total_col = 63224 
Row_Bus_Util =  0.003434 
CoL_Bus_Util = 0.012497 
Either_Row_CoL_Bus_Util = 0.015913 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001155 
queue_avg = 0.179731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179731
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5058971 n_nop=4971285 n_act=8319 n_pre=8303 n_ref_event=0 n_req=66981 n_rd=48800 n_rd_L2_A=0 n_write=0 n_wr_bk=22358 bw_util=0.02813
n_activity=507535 dram_eff=0.2804
bk0: 3006a 5029386i bk1: 3422a 5026275i bk2: 2724a 5032025i bk3: 3124a 5028843i bk4: 3162a 5027060i bk5: 3532a 5024003i bk6: 3238a 5028259i bk7: 3554a 5024443i bk8: 3618a 5022354i bk9: 3894a 5019162i bk10: 2670a 5028434i bk11: 2906a 5028383i bk12: 2380a 5033855i bk13: 2696a 5031640i bk14: 2260a 5036536i bk15: 2614a 5034347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876025
Row_Buffer_Locality_read = 0.932418
Row_Buffer_Locality_write = 0.724658
Bank_Level_Parallism = 1.518316
Bank_Level_Parallism_Col = 1.483581
Bank_Level_Parallism_Ready = 1.072031
write_to_read_ratio_blp_rw_average = 0.577310
GrpLevelPara = 1.307562 

BW Util details:
bwutil = 0.028131 
total_CMD = 5058971 
util_bw = 142316 
Wasted_Col = 155316 
Wasted_Row = 77455 
Idle = 4683884 

BW Util Bottlenecks: 
RCDc_limit = 35217 
RCDWRc_limit = 29239 
WTRc_limit = 19705 
RTWc_limit = 103909 
CCDLc_limit = 38069 
rwq = 0 
CCDLc_limit_alone = 24370 
WTRc_limit_alone = 18414 
RTWc_limit_alone = 91501 

Commands details: 
total_CMD = 5058971 
n_nop = 4971285 
Read = 48800 
Write = 0 
L2_Alloc = 0 
L2_WB = 22358 
n_act = 8319 
n_pre = 8303 
n_ref = 0 
n_req = 66981 
total_req = 71158 

Dual Bus Interface Util: 
issued_total_row = 16622 
issued_total_col = 71158 
Row_Bus_Util =  0.003286 
CoL_Bus_Util = 0.014066 
Either_Row_CoL_Bus_Util = 0.017333 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001072 
queue_avg = 0.176081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156634, Miss = 25008, Miss_rate = 0.160, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 175254, Miss = 33564, Miss_rate = 0.192, Pending_hits = 10153, Reservation_fails = 7250
L2_cache_bank[2]: Access = 161016, Miss = 30632, Miss_rate = 0.190, Pending_hits = 8587, Reservation_fails = 6430
L2_cache_bank[3]: Access = 183866, Miss = 35900, Miss_rate = 0.195, Pending_hits = 9916, Reservation_fails = 9336
L2_cache_bank[4]: Access = 173660, Miss = 33740, Miss_rate = 0.194, Pending_hits = 10033, Reservation_fails = 6610
L2_cache_bank[5]: Access = 157152, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 182230, Miss = 36060, Miss_rate = 0.198, Pending_hits = 9543, Reservation_fails = 6925
L2_cache_bank[7]: Access = 162588, Miss = 30506, Miss_rate = 0.188, Pending_hits = 8745, Reservation_fails = 6422
L2_cache_bank[8]: Access = 155064, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 174090, Miss = 33464, Miss_rate = 0.192, Pending_hits = 9988, Reservation_fails = 6846
L2_cache_bank[10]: Access = 161598, Miss = 30476, Miss_rate = 0.189, Pending_hits = 8552, Reservation_fails = 5742
L2_cache_bank[11]: Access = 181584, Miss = 34068, Miss_rate = 0.188, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2024736
L2_total_cache_misses = 373122
L2_total_cache_miss_rate = 0.1843
L2_total_cache_pending_hits = 107000
L2_total_cache_reservation_fails = 78845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 761924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41458
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64704
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6008
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 684
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42711
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2052
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6008
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 932352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 73448
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42711
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2024736
icnt_total_pkts_simt_to_mem=764499
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2616981
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2789035
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025538
	minimum = 0 (at node 0)
	maximum = 0.00160268 (at node 11)
Accepted packet rate average = 0.00025538
	minimum = 0 (at node 0)
	maximum = 0.00529258 (at node 11)
Injected flit rate average = 0.000276087
	minimum = 0 (at node 0)
	maximum = 0.00216176 (at node 11)
Accepted flit rate average= 0.000276087
	minimum = 0 (at node 0)
	maximum = 0.00529258 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.844 (61 samples)
	minimum = 5 (61 samples)
	maximum = 218.934 (61 samples)
Network latency average = 20.5139 (61 samples)
	minimum = 5 (61 samples)
	maximum = 216.279 (61 samples)
Flit latency average = 19.6819 (61 samples)
	minimum = 5 (61 samples)
	maximum = 215.77 (61 samples)
Fragmentation average = 0.0022341 (61 samples)
	minimum = 0 (61 samples)
	maximum = 71.3934 (61 samples)
Injected packet rate average = 0.0718196 (61 samples)
	minimum = 0.0264614 (61 samples)
	maximum = 0.19646 (61 samples)
Accepted packet rate average = 0.0718196 (61 samples)
	minimum = 0.025809 (61 samples)
	maximum = 0.110627 (61 samples)
Injected flit rate average = 0.0765171 (61 samples)
	minimum = 0.0342653 (61 samples)
	maximum = 0.19664 (61 samples)
Accepted flit rate average = 0.0765171 (61 samples)
	minimum = 0.0344088 (61 samples)
	maximum = 0.110627 (61 samples)
Injected packet size average = 1.06541 (61 samples)
Accepted packet size average = 1.06541 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 1 sec (5161 sec)
gpgpu_simulation_rate = 47435 (inst/sec)
gpgpu_simulation_rate = 318 (cycle/sec)
gpgpu_silicon_slowdown = 943396x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
kernel_stream_id = 60205
gpu_sim_cycle = 25713
gpu_sim_insn = 216480
gpu_ipc =       8.4191
gpu_tot_sim_cycle = 1668287
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     146.8774
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4242% 
max_total_param_size = 0
gpu_stall_dramfull = 197783
gpu_stall_icnt2sh    = 357378
partiton_level_parallism =       0.0665
partiton_level_parallism_total  =       0.3561
partiton_level_parallism_util =       1.0351
partiton_level_parallism_util_total  =       1.7696
L2_BW  =       2.2991 GB/Sec
L2_BW_total  =      11.6866 GB/Sec
gpu_total_sim_rate=47049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 67098
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43139
L1D_cache:
	L1D_cache_core[0]: Access = 45373, Miss = 27450, Miss_rate = 0.605, Pending_hits = 2807, Reservation_fails = 17667
	L1D_cache_core[1]: Access = 44817, Miss = 27449, Miss_rate = 0.612, Pending_hits = 3048, Reservation_fails = 17800
	L1D_cache_core[2]: Access = 44577, Miss = 26940, Miss_rate = 0.604, Pending_hits = 2998, Reservation_fails = 15681
	L1D_cache_core[3]: Access = 44467, Miss = 26720, Miss_rate = 0.601, Pending_hits = 3252, Reservation_fails = 17719
	L1D_cache_core[4]: Access = 44627, Miss = 27435, Miss_rate = 0.615, Pending_hits = 2869, Reservation_fails = 19182
	L1D_cache_core[5]: Access = 44051, Miss = 26894, Miss_rate = 0.611, Pending_hits = 2615, Reservation_fails = 21287
	L1D_cache_core[6]: Access = 44849, Miss = 27177, Miss_rate = 0.606, Pending_hits = 2852, Reservation_fails = 18770
	L1D_cache_core[7]: Access = 44319, Miss = 26858, Miss_rate = 0.606, Pending_hits = 2894, Reservation_fails = 17086
	L1D_cache_core[8]: Access = 44290, Miss = 26887, Miss_rate = 0.607, Pending_hits = 2871, Reservation_fails = 17569
	L1D_cache_core[9]: Access = 44483, Miss = 26759, Miss_rate = 0.602, Pending_hits = 2950, Reservation_fails = 19444
	L1D_cache_core[10]: Access = 44196, Miss = 26794, Miss_rate = 0.606, Pending_hits = 2903, Reservation_fails = 17892
	L1D_cache_core[11]: Access = 44898, Miss = 27013, Miss_rate = 0.602, Pending_hits = 2914, Reservation_fails = 18588
	L1D_cache_core[12]: Access = 44224, Miss = 26858, Miss_rate = 0.607, Pending_hits = 2878, Reservation_fails = 22358
	L1D_cache_core[13]: Access = 45312, Miss = 27506, Miss_rate = 0.607, Pending_hits = 3021, Reservation_fails = 20347
	L1D_cache_core[14]: Access = 45247, Miss = 27618, Miss_rate = 0.610, Pending_hits = 3082, Reservation_fails = 18595
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 406358
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 43954
	L1D_total_cache_reservation_fails = 279985
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 233600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25787
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 139440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2301704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46928
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31774
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27709
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287824
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 139440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 100536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2348632

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 152059
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57755
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31774
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45801, 27306, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 455359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395944
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 28871
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28871
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1591186	W0_Idle:12605808	W0_Scoreboard:10107425	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3167552 {8:395944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 203992 {8:25499,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63351040 {40:1583776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4079840 {40:101996,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:221555 	16150 	60738 	42912 	38302 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1108380 	654048 	150360 	16110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24184 	1056 	217 	497089 	27806 	28269 	13016 	1685 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208205 	246558 	241797 	301719 	722815 	207683 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1388 	389 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.620981  6.755556  7.548094  6.216696  6.878963  6.725528  6.635475  6.106452  6.391408  6.434004  6.911263  7.296919  7.750515  7.884244  7.665953 
dram[1]:  7.489681  7.438253  7.318983  6.600000  6.790298  6.596899  7.163430  6.333333  6.281566  6.519954  6.663102  6.806709  7.872289  8.135135  8.010283  7.778234 
dram[2]:  7.648649  6.580000  7.543478  6.539957  7.020588  6.145614  6.795164  6.642586  6.534714  6.192183  7.027027  6.436019  8.191721  7.227147  7.786177  8.093645 
dram[3]:  7.463636  7.024476  6.612006  7.035849  6.618986  6.800000  6.457286  6.780000  6.357063  6.403081  6.792890  6.556985  7.867203  7.681499  7.821355  8.369272 
dram[4]:  6.762500  7.554806  6.949886  7.502712  6.118166  6.800570  6.725528  6.636364  5.919685  6.286385  6.370203  6.745331  7.351275  7.911579  8.073090  7.754881 
dram[5]:  8.378882  8.495310  8.309524  8.164751  7.777385  7.760905  8.422430  7.357143  7.139601  7.246594  7.406374  7.488679  9.288515  9.303798 10.150160  9.086514 
average row locality = 384517/54102 = 7.107260
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1390       974      1405      1116      1629      1106      1620      1210      1824       923      1367       825      1273       778      1200 
dram[1]:      1187      1527      1264      1536      1444      1754      1471      1748      1643      1962      1240      1446      1097      1355      1041      1294 
dram[2]:      1393       949      1414       966      1626      1122      1634      1097      1824      1214      1406       866      1277       829      1209       766 
dram[3]:      1523      1207      1544      1255      1750      1452      1756      1459      1962      1649      1493      1176      1354      1103      1305      1034 
dram[4]:       932      1397       974      1403      1108      1627      1104      1621      1201      1825       910      1342       819      1274       773      1197 
dram[5]:      1268      1381      1353      1392      1521      1592      1546      1581      1699      1780      1275      1310      1153      1230      1109      1169 
total dram writes = 127066
bank skew: 1962/766 = 2.56
chip skew: 23022/19507 = 1.18
average mf latency per bank:
dram[0]:       6323      4512      5806      4529      4962      3718      5119      3839      4674      3540      5373      4159      5427      3845      5590      4011
dram[1]:       4395      4356      4335      4289      4082      4091      4484      4055      3991      3550      4117      3865      3746      3447      3800      3710
dram[2]:       4213      5939      4307      6057      3557      5050      3508      5386      3349      4650      3623      5701      3576      5380      3660      5592
dram[3]:       4108      4198      4132      4332      3889      3972      4007      4502      3630      3744      3801      3997      3304      3610      3611      3795
dram[4]:       6318      4326      5985      4475      5249      3602      5300      3791      4870      3480      5420      4274      5535      3649      5485      4106
dram[5]:       3905      4814      3878      4842      3676      4321      4077      4679      3839      4019      3775      4222      3387      3738      3402      4207
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:        811       941       839      1300       753      1445       929      1454      1033      1414      1048      1421      1024       937      1023       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934       814      1173       836      1403       752      1424       895      1423       984      1394      1057       991      1069       837      1076
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       743      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5057352 n_act=8705 n_pre=8689 n_ref_event=0 n_req=59966 n_rd=43952 n_rd_L2_A=0 n_write=0 n_wr_bk=19577 bw_util=0.02473
n_activity=490656 dram_eff=0.259
bk0: 2506a 5113125i bk1: 3386a 5105866i bk2: 2230a 5115810i bk3: 3008a 5110288i bk4: 2580a 5112660i bk5: 3466a 5103306i bk6: 2576a 5112997i bk7: 3424a 5103193i bk8: 2794a 5109473i bk9: 3884a 5097245i bk10: 2114a 5114656i bk11: 2930a 5107635i bk12: 1926a 5117431i bk13: 2736a 5110539i bk14: 1800a 5120173i bk15: 2592a 5112819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855018
Row_Buffer_Locality_read = 0.918593
Row_Buffer_Locality_write = 0.680530
Bank_Level_Parallism = 1.416521
Bank_Level_Parallism_Col = 1.386416
Bank_Level_Parallism_Ready = 1.061061
write_to_read_ratio_blp_rw_average = 0.531346
GrpLevelPara = 1.211743 

BW Util details:
bwutil = 0.024728 
total_CMD = 5138164 
util_bw = 127058 
Wasted_Col = 143471 
Wasted_Row = 92377 
Idle = 4775258 

BW Util Bottlenecks: 
RCDc_limit = 38549 
RCDWRc_limit = 30709 
WTRc_limit = 14937 
RTWc_limit = 76048 
CCDLc_limit = 39487 
rwq = 0 
CCDLc_limit_alone = 24836 
WTRc_limit_alone = 13615 
RTWc_limit_alone = 62719 

Commands details: 
total_CMD = 5138164 
n_nop = 5057352 
Read = 43952 
Write = 0 
L2_Alloc = 0 
L2_WB = 19577 
n_act = 8705 
n_pre = 8689 
n_ref = 0 
n_req = 59966 
total_req = 63529 

Dual Bus Interface Util: 
issued_total_row = 17394 
issued_total_col = 63529 
Row_Bus_Util =  0.003385 
CoL_Bus_Util = 0.012364 
Either_Row_CoL_Bus_Util = 0.015728 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001374 
queue_avg = 0.179992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5045425 n_act=9871 n_pre=9855 n_ref_event=0 n_req=68937 n_rd=50128 n_rd_L2_A=0 n_write=0 n_wr_bk=23009 bw_util=0.02847
n_activity=547170 dram_eff=0.2673
bk0: 3034a 5109560i bk1: 3690a 5102448i bk2: 2714a 5111748i bk3: 3206a 5104625i bk4: 3178a 5104868i bk5: 3676a 5099270i bk6: 3234a 5106268i bk7: 3676a 5099991i bk8: 3640a 5100239i bk9: 4114a 5094508i bk10: 2730a 5107546i bk11: 3062a 5104866i bk12: 2388a 5112054i bk13: 2812a 5108547i bk14: 2268a 5115027i bk15: 2706a 5110575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857014
Row_Buffer_Locality_read = 0.919945
Row_Buffer_Locality_write = 0.689298
Bank_Level_Parallism = 1.459009
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028468 
total_CMD = 5138164 
util_bw = 146274 
Wasted_Col = 162515 
Wasted_Row = 101489 
Idle = 4727886 

BW Util Bottlenecks: 
RCDc_limit = 43080 
RCDWRc_limit = 34480 
WTRc_limit = 19129 
RTWc_limit = 88891 
CCDLc_limit = 45649 
rwq = 0 
CCDLc_limit_alone = 28449 
WTRc_limit_alone = 17438 
RTWc_limit_alone = 73382 

Commands details: 
total_CMD = 5138164 
n_nop = 5045425 
Read = 50128 
Write = 0 
L2_Alloc = 0 
L2_WB = 23009 
n_act = 9871 
n_pre = 9855 
n_ref = 0 
n_req = 68937 
total_req = 73137 

Dual Bus Interface Util: 
issued_total_row = 19726 
issued_total_col = 73137 
Row_Bus_Util =  0.003839 
CoL_Bus_Util = 0.014234 
Either_Row_CoL_Bus_Util = 0.018049 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001337 
queue_avg = 0.212640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5057453 n_act=8630 n_pre=8614 n_ref_event=0 n_req=59995 n_rd=43972 n_rd_L2_A=0 n_write=0 n_wr_bk=19592 bw_util=0.02474
n_activity=489260 dram_eff=0.2598
bk0: 3408a 5106507i bk1: 2516a 5113625i bk2: 3008a 5108914i bk3: 2222a 5116365i bk4: 3468a 5103874i bk5: 2578a 5111541i bk6: 3442a 5103132i bk7: 2570a 5113953i bk8: 3892a 5098796i bk9: 2806a 5109331i bk10: 3012a 5107371i bk11: 2000a 5116182i bk12: 2734a 5110373i bk13: 1930a 5117906i bk14: 2612a 5112819i bk15: 1774a 5120708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856371
Row_Buffer_Locality_read = 0.919267
Row_Buffer_Locality_write = 0.683767
Bank_Level_Parallism = 1.415686
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024742 
total_CMD = 5138164 
util_bw = 127128 
Wasted_Col = 142920 
Wasted_Row = 90418 
Idle = 4777698 

BW Util Bottlenecks: 
RCDc_limit = 38387 
RCDWRc_limit = 30487 
WTRc_limit = 14539 
RTWc_limit = 76400 
CCDLc_limit = 39363 
rwq = 0 
CCDLc_limit_alone = 24597 
WTRc_limit_alone = 13254 
RTWc_limit_alone = 62919 

Commands details: 
total_CMD = 5138164 
n_nop = 5057453 
Read = 43972 
Write = 0 
L2_Alloc = 0 
L2_WB = 19592 
n_act = 8630 
n_pre = 8614 
n_ref = 0 
n_req = 59995 
total_req = 63564 

Dual Bus Interface Util: 
issued_total_row = 17244 
issued_total_col = 63564 
Row_Bus_Util =  0.003356 
CoL_Bus_Util = 0.012371 
Either_Row_CoL_Bus_Util = 0.015708 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001202 
queue_avg = 0.175911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5045214 n_act=9966 n_pre=9950 n_ref_event=0 n_req=68947 n_rd=50132 n_rd_L2_A=0 n_write=0 n_wr_bk=23022 bw_util=0.02847
n_activity=548616 dram_eff=0.2667
bk0: 3680a 5102892i bk1: 3046a 5108145i bk2: 3230a 5103858i bk3: 2708a 5110887i bk4: 3662a 5099182i bk5: 3184a 5103632i bk6: 3682a 5099331i bk7: 3222a 5104975i bk8: 4110a 5094216i bk9: 3648a 5099127i bk10: 3160a 5103792i bk11: 2612a 5108993i bk12: 2810a 5109099i bk13: 2396a 5112483i bk14: 2720a 5110697i bk15: 2262a 5116779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855672
Row_Buffer_Locality_read = 0.919074
Row_Buffer_Locality_write = 0.686739
Bank_Level_Parallism = 1.464743
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064402
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028475 
total_CMD = 5138164 
util_bw = 146308 
Wasted_Col = 162642 
Wasted_Row = 102632 
Idle = 4726582 

BW Util Bottlenecks: 
RCDc_limit = 43540 
RCDWRc_limit = 34791 
WTRc_limit = 18346 
RTWc_limit = 90733 
CCDLc_limit = 44952 
rwq = 0 
CCDLc_limit_alone = 28020 
WTRc_limit_alone = 16781 
RTWc_limit_alone = 75366 

Commands details: 
total_CMD = 5138164 
n_nop = 5045214 
Read = 50132 
Write = 0 
L2_Alloc = 0 
L2_WB = 23022 
n_act = 9966 
n_pre = 9950 
n_ref = 0 
n_req = 68947 
total_req = 73154 

Dual Bus Interface Util: 
issued_total_row = 19916 
issued_total_col = 73154 
Row_Bus_Util =  0.003876 
CoL_Bus_Util = 0.014237 
Either_Row_CoL_Bus_Util = 0.018090 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001291 
queue_avg = 0.219857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5057656 n_act=8694 n_pre=8678 n_ref_event=463904 n_req=59686 n_rd=43722 n_rd_L2_A=0 n_write=0 n_wr_bk=19507 bw_util=0.02461
n_activity=488732 dram_eff=0.2587
bk0: 2486a 5113969i bk1: 3354a 5105436i bk2: 2240a 5116703i bk3: 3000a 5109794i bk4: 2554a 5111640i bk5: 3464a 5103335i bk6: 2578a 5114200i bk7: 3418a 5103734i bk8: 2772a 5108820i bk9: 3880a 5097805i bk10: 2072a 5115260i bk11: 2878a 5107217i bk12: 1922a 5118322i bk13: 2732a 5110090i bk14: 1782a 5120219i bk15: 2590a 5113088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854589
Row_Buffer_Locality_read = 0.918233
Row_Buffer_Locality_write = 0.680281
Bank_Level_Parallism = 1.419394
Bank_Level_Parallism_Col = 1.389603
Bank_Level_Parallism_Ready = 1.057751
write_to_read_ratio_blp_rw_average = 0.529457
GrpLevelPara = 1.215661 

BW Util details:
bwutil = 0.024612 
total_CMD = 5138164 
util_bw = 126458 
Wasted_Col = 142779 
Wasted_Row = 91080 
Idle = 4777847 

BW Util Bottlenecks: 
RCDc_limit = 38747 
RCDWRc_limit = 30501 
WTRc_limit = 14963 
RTWc_limit = 76373 
CCDLc_limit = 39170 
rwq = 0 
CCDLc_limit_alone = 24585 
WTRc_limit_alone = 13685 
RTWc_limit_alone = 63066 

Commands details: 
total_CMD = 5138164 
n_nop = 5057656 
Read = 43722 
Write = 0 
L2_Alloc = 0 
L2_WB = 19507 
n_act = 8694 
n_pre = 8678 
n_ref = 463904 
n_req = 59686 
total_req = 63229 

Dual Bus Interface Util: 
issued_total_row = 17372 
issued_total_col = 63229 
Row_Bus_Util =  0.003381 
CoL_Bus_Util = 0.012306 
Either_Row_CoL_Bus_Util = 0.015669 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001155 
queue_avg = 0.176972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5138164 n_nop=5050473 n_act=8319 n_pre=8303 n_ref_event=0 n_req=66986 n_rd=48804 n_rd_L2_A=0 n_write=0 n_wr_bk=22359 bw_util=0.0277
n_activity=507570 dram_eff=0.2804
bk0: 3010a 5108579i bk1: 3422a 5105468i bk2: 2724a 5111218i bk3: 3124a 5108036i bk4: 3162a 5106253i bk5: 3532a 5103196i bk6: 3238a 5107452i bk7: 3554a 5103636i bk8: 3618a 5101547i bk9: 3894a 5098355i bk10: 2670a 5107627i bk11: 2906a 5107576i bk12: 2380a 5113048i bk13: 2696a 5110812i bk14: 2260a 5115729i bk15: 2614a 5113540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876034
Row_Buffer_Locality_read = 0.932424
Row_Buffer_Locality_write = 0.724673
Bank_Level_Parallism = 1.518291
Bank_Level_Parallism_Col = 1.483551
Bank_Level_Parallism_Ready = 1.072026
write_to_read_ratio_blp_rw_average = 0.577337
GrpLevelPara = 1.307547 

BW Util details:
bwutil = 0.027700 
total_CMD = 5138164 
util_bw = 142326 
Wasted_Col = 155331 
Wasted_Row = 77455 
Idle = 4763052 

BW Util Bottlenecks: 
RCDc_limit = 35217 
RCDWRc_limit = 29239 
WTRc_limit = 19705 
RTWc_limit = 103924 
CCDLc_limit = 38069 
rwq = 0 
CCDLc_limit_alone = 24370 
WTRc_limit_alone = 18414 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5138164 
n_nop = 5050473 
Read = 48804 
Write = 0 
L2_Alloc = 0 
L2_WB = 22359 
n_act = 8319 
n_pre = 8303 
n_ref = 0 
n_req = 66986 
total_req = 71163 

Dual Bus Interface Util: 
issued_total_row = 16622 
issued_total_col = 71163 
Row_Bus_Util =  0.003235 
CoL_Bus_Util = 0.013850 
Either_Row_CoL_Bus_Util = 0.017067 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001072 
queue_avg = 0.173368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156942, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 175726, Miss = 33572, Miss_rate = 0.191, Pending_hits = 10153, Reservation_fails = 7250
L2_cache_bank[2]: Access = 161924, Miss = 30640, Miss_rate = 0.189, Pending_hits = 8587, Reservation_fails = 6430
L2_cache_bank[3]: Access = 184338, Miss = 35908, Miss_rate = 0.195, Pending_hits = 9928, Reservation_fails = 9414
L2_cache_bank[4]: Access = 174044, Miss = 33748, Miss_rate = 0.194, Pending_hits = 10033, Reservation_fails = 6610
L2_cache_bank[5]: Access = 157416, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 182614, Miss = 36068, Miss_rate = 0.198, Pending_hits = 9543, Reservation_fails = 6925
L2_cache_bank[7]: Access = 163542, Miss = 30510, Miss_rate = 0.187, Pending_hits = 8745, Reservation_fails = 6422
L2_cache_bank[8]: Access = 155328, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 174490, Miss = 33468, Miss_rate = 0.192, Pending_hits = 9988, Reservation_fails = 6846
L2_cache_bank[10]: Access = 162546, Miss = 30480, Miss_rate = 0.188, Pending_hits = 8552, Reservation_fails = 5742
L2_cache_bank[11]: Access = 181984, Miss = 34068, Miss_rate = 0.187, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2030894
L2_total_cache_misses = 373174
L2_total_cache_miss_rate = 0.1837
L2_total_cache_pending_hits = 107012
L2_total_cache_reservation_fails = 78923
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 763972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41458
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68068
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6020
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 697
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42789
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2091
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6020
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 934400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 201072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 76876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42789
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2030894
icnt_total_pkts_simt_to_mem=766550
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08617
	minimum = 5
	maximum = 14
Network latency average = 5.08617
	minimum = 5
	maximum = 14
Slowest packet = 2617036
Flit latency average = 5.06018
	minimum = 5
	maximum = 14
Slowest flit = 2789241
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113331
	minimum = 0 (at node 8)
	maximum = 0.0371019 (at node 22)
Accepted packet rate average = 0.0113331
	minimum = 0 (at node 8)
	maximum = 0.0220122 (at node 1)
Injected flit rate average = 0.0118243
	minimum = 0 (at node 8)
	maximum = 0.0371019 (at node 22)
Accepted flit rate average= 0.0118243
	minimum = 0 (at node 8)
	maximum = 0.0220122 (at node 1)
Injected packet length average = 1.04334
Accepted packet length average = 1.04334
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5737 (62 samples)
	minimum = 5 (62 samples)
	maximum = 215.629 (62 samples)
Network latency average = 20.265 (62 samples)
	minimum = 5 (62 samples)
	maximum = 213.016 (62 samples)
Flit latency average = 19.4461 (62 samples)
	minimum = 5 (62 samples)
	maximum = 212.516 (62 samples)
Fragmentation average = 0.00219806 (62 samples)
	minimum = 0 (62 samples)
	maximum = 70.2419 (62 samples)
Injected packet rate average = 0.070844 (62 samples)
	minimum = 0.0260346 (62 samples)
	maximum = 0.193889 (62 samples)
Accepted packet rate average = 0.070844 (62 samples)
	minimum = 0.0253927 (62 samples)
	maximum = 0.109198 (62 samples)
Injected flit rate average = 0.0754736 (62 samples)
	minimum = 0.0337126 (62 samples)
	maximum = 0.194067 (62 samples)
Accepted flit rate average = 0.0754736 (62 samples)
	minimum = 0.0338538 (62 samples)
	maximum = 0.109198 (62 samples)
Injected packet size average = 1.06535 (62 samples)
Accepted packet size average = 1.06535 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 48 sec (5208 sec)
gpgpu_simulation_rate = 47049 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
gpgpu_silicon_slowdown = 937500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
kernel_stream_id = 60205
gpu_sim_cycle = 8076
gpu_sim_insn = 2880768
gpu_ipc =     356.7073
gpu_tot_sim_cycle = 1676363
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     147.8883
gpu_tot_issued_cta = 10493
gpu_occupancy = 71.2616% 
gpu_tot_occupancy = 31.6992% 
max_total_param_size = 0
gpu_stall_dramfull = 203211
gpu_stall_icnt2sh    = 364834
partiton_level_parallism =       0.8839
partiton_level_parallism_total  =       0.3586
partiton_level_parallism_util =       1.7242
partiton_level_parallism_util_total  =       1.7690
L2_BW  =      29.3373 GB/Sec
L2_BW_total  =      11.7716 GB/Sec
gpu_total_sim_rate=47393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 68606
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44576
L1D_cache:
	L1D_cache_core[0]: Access = 45949, Miss = 27818, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 18498
	L1D_cache_core[1]: Access = 45201, Miss = 27705, Miss_rate = 0.613, Pending_hits = 3048, Reservation_fails = 19519
	L1D_cache_core[2]: Access = 44961, Miss = 27212, Miss_rate = 0.605, Pending_hits = 3014, Reservation_fails = 16731
	L1D_cache_core[3]: Access = 44851, Miss = 26979, Miss_rate = 0.602, Pending_hits = 3255, Reservation_fails = 19374
	L1D_cache_core[4]: Access = 45203, Miss = 27835, Miss_rate = 0.616, Pending_hits = 2885, Reservation_fails = 20170
	L1D_cache_core[5]: Access = 44627, Miss = 27238, Miss_rate = 0.610, Pending_hits = 2661, Reservation_fails = 21608
	L1D_cache_core[6]: Access = 45297, Miss = 27513, Miss_rate = 0.607, Pending_hits = 2852, Reservation_fails = 20096
	L1D_cache_core[7]: Access = 44895, Miss = 27212, Miss_rate = 0.606, Pending_hits = 2953, Reservation_fails = 17443
	L1D_cache_core[8]: Access = 44994, Miss = 27365, Miss_rate = 0.608, Pending_hits = 2873, Reservation_fails = 17986
	L1D_cache_core[9]: Access = 45123, Miss = 27157, Miss_rate = 0.602, Pending_hits = 2982, Reservation_fails = 19994
	L1D_cache_core[10]: Access = 44708, Miss = 27146, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 19509
	L1D_cache_core[11]: Access = 45474, Miss = 27375, Miss_rate = 0.602, Pending_hits = 2954, Reservation_fails = 19590
	L1D_cache_core[12]: Access = 44608, Miss = 27146, Miss_rate = 0.609, Pending_hits = 2878, Reservation_fails = 24089
	L1D_cache_core[13]: Access = 45888, Miss = 27878, Miss_rate = 0.608, Pending_hits = 3057, Reservation_fails = 21527
	L1D_cache_core[14]: Access = 45695, Miss = 27938, Miss_rate = 0.611, Pending_hits = 3082, Reservation_fails = 19862
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 411517
	L1D_total_cache_miss_rate = 0.6074
	L1D_total_cache_pending_hits = 44229
	L1D_total_cache_reservation_fails = 295996
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26062
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 142344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2345692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48436
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33211
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 29158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 142344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102472
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2394128

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 161271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 64554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33211
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45987, 27492, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 462316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401087
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 31956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616182	W0_Idle:12614986	W0_Scoreboard:10207583	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3208696 {8:401087,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204464 {8:25558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64173920 {40:1604348,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4089280 {40:102232,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221768 	16174 	60787 	42937 	38302 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117806 	664147 	155061 	16328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24219 	1065 	219 	502223 	28189 	28769 	13452 	2281 	725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209445 	248552 	243548 	303988 	735878 	211810 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1395 	396 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.614865  6.755556  7.553539  6.216696  6.878963  6.725528  6.635475  6.106452  6.380952  6.434004  6.916382  7.296919  7.791753  7.884244  7.698073 
dram[1]:  7.479401  7.443609  7.318983  6.617647  6.793427  6.599483  7.163430  6.333333  6.278688  6.513637  6.668449  6.800638  7.872289  8.147609  8.010283  7.800821 
dram[2]:  7.644182  6.580000  7.548913  6.539957  7.020588  6.145614  6.795164  6.642586  6.523694  6.192183  7.032094  6.436019  8.246187  7.227147  7.818574  8.093645 
dram[3]:  7.476551  7.015707  6.623719  7.035849  6.621586  6.803125  6.457286  6.780000  6.351441  6.401282  6.787037  6.548624  7.881288  7.683841  7.841889  8.369272 
dram[4]:  6.762500  7.557239  6.949886  7.506329  6.118166  6.800570  6.725528  6.636364  5.919685  6.277518  6.370203  6.737288  7.351275  7.966316  8.073090  7.776573 
dram[5]:  8.378882  8.499062  8.309524  8.164751  7.777385  7.764136  8.422430  7.357143  7.132290  7.239456  7.397614  7.488679  9.288515  9.303798 10.150160  9.086514 
average row locality = 384828/54130 = 7.109329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1629      1106      1620      1210      1828       923      1370       825      1277       778      1203 
dram[1]:      1189      1530      1264      1540      1446      1756      1471      1748      1647      1968      1243      1449      1097      1357      1041      1297 
dram[2]:      1398       949      1417       966      1626      1122      1634      1097      1828      1214      1409       866      1282       829      1212       766 
dram[3]:      1527      1209      1548      1255      1752      1454      1756      1459      1968      1654      1496      1178      1357      1104      1307      1034 
dram[4]:       932      1402       974      1405      1108      1627      1104      1621      1201      1830       910      1344       819      1280       773      1199 
dram[5]:      1268      1383      1353      1392      1521      1594      1546      1581      1701      1782      1278      1310      1153      1230      1109      1169 
total dram writes = 127213
bank skew: 1968/766 = 2.57
chip skew: 23058/19529 = 1.18
average mf latency per bank:
dram[0]:       6323      4561      5806      4566      4962      3764      5119      3858      4674      3548      5373      4342      5427      3886      5590      4057
dram[1]:       4622      4408      4569      4335      4199      4130      4538      4071      4045      3554      4251      4059      3965      3500      4037      3747
dram[2]:       4236      5939      4329      6057      3581      5050      3524      5386      3357      4650      3758      5701      3595      5380      3688      5592
dram[3]:       4149      4421      4174      4544      3919      4100      4023      4566      3633      3798      3969      4176      3344      3835      3645      4029
dram[4]:       6318      4370      5985      4513      5249      3644      5300      3809      4870      3485      5420      4523      5535      3681      5485      4156
dram[5]:       4091      4871      4048      4901      3787      4355      4131      4697      3896      4030      3892      4488      3582      3796      3595      4249
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1045       941      1061      1300      1029      1445       929      1454      1033      1414      1048      1421      1024       937      1060       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1105      1173      1113      1403      1117      1424       895      1423       984      1394      1057       991      1069       837      1123
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       835      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5082169 n_act=8708 n_pre=8692 n_ref_event=0 n_req=60015 n_rd=43980 n_rd_L2_A=0 n_write=0 n_wr_bk=19598 bw_util=0.02463
n_activity=491167 dram_eff=0.2589
bk0: 2506a 5137997i bk1: 3386a 5130719i bk2: 2230a 5140681i bk3: 3008a 5135160i bk4: 2580a 5137532i bk5: 3466a 5128178i bk6: 2576a 5137870i bk7: 3424a 5128067i bk8: 2794a 5134347i bk9: 3884a 5122077i bk10: 2114a 5139526i bk11: 2930a 5132505i bk12: 1926a 5142301i bk13: 2752a 5135313i bk14: 1800a 5145045i bk15: 2604a 5137602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855086
Row_Buffer_Locality_read = 0.918645
Row_Buffer_Locality_write = 0.680761
Bank_Level_Parallism = 1.416215
Bank_Level_Parallism_Col = 1.386075
Bank_Level_Parallism_Ready = 1.061029
write_to_read_ratio_blp_rw_average = 0.531284
GrpLevelPara = 1.211576 

BW Util details:
bwutil = 0.024628 
total_CMD = 5163036 
util_bw = 127156 
Wasted_Col = 143639 
Wasted_Row = 92413 
Idle = 4799828 

BW Util Bottlenecks: 
RCDc_limit = 38549 
RCDWRc_limit = 30730 
WTRc_limit = 15003 
RTWc_limit = 76116 
CCDLc_limit = 39514 
rwq = 0 
CCDLc_limit_alone = 24853 
WTRc_limit_alone = 13674 
RTWc_limit_alone = 62784 

Commands details: 
total_CMD = 5163036 
n_nop = 5082169 
Read = 43980 
Write = 0 
L2_Alloc = 0 
L2_WB = 19598 
n_act = 8708 
n_pre = 8692 
n_ref = 0 
n_req = 60015 
total_req = 63578 

Dual Bus Interface Util: 
issued_total_row = 17400 
issued_total_col = 63578 
Row_Bus_Util =  0.003370 
CoL_Bus_Util = 0.012314 
Either_Row_CoL_Bus_Util = 0.015663 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001373 
queue_avg = 0.179226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5070213 n_act=9878 n_pre=9862 n_ref_event=0 n_req=69007 n_rd=50164 n_rd_L2_A=0 n_write=0 n_wr_bk=23043 bw_util=0.02836
n_activity=547991 dram_eff=0.2672
bk0: 3034a 5134414i bk1: 3698a 5127283i bk2: 2714a 5136618i bk3: 3214a 5129475i bk4: 3178a 5129740i bk5: 3676a 5124144i bk6: 3234a 5131142i bk7: 3676a 5124865i bk8: 3640a 5125095i bk9: 4122a 5119269i bk10: 2730a 5132415i bk11: 3062a 5129716i bk12: 2388a 5136924i bk13: 2816a 5133375i bk14: 2268a 5139897i bk15: 2714a 5135381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857058
Row_Buffer_Locality_read = 0.919982
Row_Buffer_Locality_write = 0.689540
Bank_Level_Parallism = 1.458656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028358 
total_CMD = 5163036 
util_bw = 146414 
Wasted_Col = 162708 
Wasted_Row = 101567 
Idle = 4752347 

BW Util Bottlenecks: 
RCDc_limit = 43092 
RCDWRc_limit = 34522 
WTRc_limit = 19156 
RTWc_limit = 89013 
CCDLc_limit = 45673 
rwq = 0 
CCDLc_limit_alone = 28455 
WTRc_limit_alone = 17463 
RTWc_limit_alone = 73488 

Commands details: 
total_CMD = 5163036 
n_nop = 5070213 
Read = 50164 
Write = 0 
L2_Alloc = 0 
L2_WB = 23043 
n_act = 9878 
n_pre = 9862 
n_ref = 0 
n_req = 69007 
total_req = 73207 

Dual Bus Interface Util: 
issued_total_row = 19740 
issued_total_col = 73207 
Row_Bus_Util =  0.003823 
CoL_Bus_Util = 0.014179 
Either_Row_CoL_Bus_Util = 0.017978 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001336 
queue_avg = 0.211656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5082264 n_act=8633 n_pre=8617 n_ref_event=0 n_req=60050 n_rd=44004 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.02464
n_activity=489856 dram_eff=0.2597
bk0: 3408a 5131360i bk1: 2516a 5138496i bk2: 3008a 5133787i bk3: 2222a 5141238i bk4: 3468a 5128747i bk5: 2578a 5136414i bk6: 3442a 5128005i bk7: 2570a 5138827i bk8: 3892a 5123630i bk9: 2806a 5134201i bk10: 3012a 5132241i bk11: 2000a 5141053i bk12: 2754a 5135128i bk13: 1930a 5142777i bk14: 2624a 5137600i bk15: 1774a 5145579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856453
Row_Buffer_Locality_read = 0.919326
Row_Buffer_Locality_write = 0.684033
Bank_Level_Parallism = 1.415370
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024644 
total_CMD = 5163036 
util_bw = 127238 
Wasted_Col = 143103 
Wasted_Row = 90454 
Idle = 4802241 

BW Util Bottlenecks: 
RCDc_limit = 38387 
RCDWRc_limit = 30508 
WTRc_limit = 14619 
RTWc_limit = 76475 
CCDLc_limit = 39388 
rwq = 0 
CCDLc_limit_alone = 24613 
WTRc_limit_alone = 13326 
RTWc_limit_alone = 62993 

Commands details: 
total_CMD = 5163036 
n_nop = 5082264 
Read = 44004 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 8633 
n_pre = 8617 
n_ref = 0 
n_req = 60050 
total_req = 63619 

Dual Bus Interface Util: 
issued_total_row = 17250 
issued_total_col = 63619 
Row_Bus_Util =  0.003341 
CoL_Bus_Util = 0.012322 
Either_Row_CoL_Bus_Util = 0.015644 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001201 
queue_avg = 0.175155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5069998 n_act=9974 n_pre=9958 n_ref_event=0 n_req=69019 n_rd=50168 n_rd_L2_A=0 n_write=0 n_wr_bk=23058 bw_util=0.02837
n_activity=549455 dram_eff=0.2665
bk0: 3692a 5127743i bk1: 3046a 5132997i bk2: 3234a 5128707i bk3: 2708a 5135758i bk4: 3662a 5124054i bk5: 3184a 5128505i bk6: 3682a 5124204i bk7: 3222a 5129850i bk8: 4118a 5118978i bk9: 3648a 5123978i bk10: 3160a 5128642i bk11: 2612a 5133843i bk12: 2814a 5133903i bk13: 2396a 5137354i bk14: 2728a 5135525i bk15: 2262a 5141652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855706
Row_Buffer_Locality_read = 0.919112
Row_Buffer_Locality_write = 0.686966
Bank_Level_Parallism = 1.464347
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028365 
total_CMD = 5163036 
util_bw = 146452 
Wasted_Col = 162844 
Wasted_Row = 102716 
Idle = 4751024 

BW Util Bottlenecks: 
RCDc_limit = 43552 
RCDWRc_limit = 34840 
WTRc_limit = 18373 
RTWc_limit = 90848 
CCDLc_limit = 44977 
rwq = 0 
CCDLc_limit_alone = 28026 
WTRc_limit_alone = 16805 
RTWc_limit_alone = 75465 

Commands details: 
total_CMD = 5163036 
n_nop = 5069998 
Read = 50168 
Write = 0 
L2_Alloc = 0 
L2_WB = 23058 
n_act = 9974 
n_pre = 9958 
n_ref = 0 
n_req = 69019 
total_req = 73226 

Dual Bus Interface Util: 
issued_total_row = 19932 
issued_total_col = 73226 
Row_Bus_Util =  0.003861 
CoL_Bus_Util = 0.014183 
Either_Row_CoL_Bus_Util = 0.018020 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001290 
queue_avg = 0.218837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5082466 n_act=8698 n_pre=8682 n_ref_event=463904 n_req=59740 n_rd=43754 n_rd_L2_A=0 n_write=0 n_wr_bk=19529 bw_util=0.02451
n_activity=489342 dram_eff=0.2586
bk0: 2486a 5138841i bk1: 3358a 5130288i bk2: 2240a 5141575i bk3: 3000a 5134666i bk4: 2554a 5136512i bk5: 3464a 5128207i bk6: 2578a 5139073i bk7: 3418a 5128608i bk8: 2772a 5133694i bk9: 3880a 5122639i bk10: 2072a 5140130i bk11: 2878a 5132068i bk12: 1922a 5143191i bk13: 2752a 5134804i bk14: 1782a 5145091i bk15: 2598a 5137912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854653
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680470
Bank_Level_Parallism = 1.419066
Bank_Level_Parallism_Col = 1.389258
Bank_Level_Parallism_Ready = 1.057718
write_to_read_ratio_blp_rw_average = 0.529443
GrpLevelPara = 1.215492 

BW Util details:
bwutil = 0.024514 
total_CMD = 5163036 
util_bw = 126566 
Wasted_Col = 142965 
Wasted_Row = 91128 
Idle = 4802377 

BW Util Bottlenecks: 
RCDc_limit = 38747 
RCDWRc_limit = 30529 
WTRc_limit = 15033 
RTWc_limit = 76455 
CCDLc_limit = 39196 
rwq = 0 
CCDLc_limit_alone = 24600 
WTRc_limit_alone = 13748 
RTWc_limit_alone = 63144 

Commands details: 
total_CMD = 5163036 
n_nop = 5082466 
Read = 43754 
Write = 0 
L2_Alloc = 0 
L2_WB = 19529 
n_act = 8698 
n_pre = 8682 
n_ref = 463904 
n_req = 59740 
total_req = 63283 

Dual Bus Interface Util: 
issued_total_row = 17380 
issued_total_col = 63283 
Row_Bus_Util =  0.003366 
CoL_Bus_Util = 0.012257 
Either_Row_CoL_Bus_Util = 0.015605 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001154 
queue_avg = 0.176185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5163036 n_nop=5075328 n_act=8322 n_pre=8306 n_ref_event=0 n_req=66997 n_rd=48804 n_rd_L2_A=0 n_write=0 n_wr_bk=22370 bw_util=0.02757
n_activity=507814 dram_eff=0.2803
bk0: 3010a 5133451i bk1: 3422a 5130340i bk2: 2724a 5136090i bk3: 3124a 5132908i bk4: 3162a 5131126i bk5: 3532a 5128069i bk6: 3238a 5132326i bk7: 3554a 5128510i bk8: 3618a 5126401i bk9: 3894a 5123207i bk10: 2670a 5132478i bk11: 2906a 5132446i bk12: 2380a 5137918i bk13: 2696a 5135682i bk14: 2260a 5140601i bk15: 2614a 5138412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876009
Row_Buffer_Locality_read = 0.932424
Row_Buffer_Locality_write = 0.724674
Bank_Level_Parallism = 1.518193
Bank_Level_Parallism_Col = 1.483499
Bank_Level_Parallism_Ready = 1.072015
write_to_read_ratio_blp_rw_average = 0.577383
GrpLevelPara = 1.307514 

BW Util details:
bwutil = 0.027571 
total_CMD = 5163036 
util_bw = 142348 
Wasted_Col = 155352 
Wasted_Row = 77491 
Idle = 4787845 

BW Util Bottlenecks: 
RCDc_limit = 35217 
RCDWRc_limit = 29260 
WTRc_limit = 19705 
RTWc_limit = 103924 
CCDLc_limit = 38069 
rwq = 0 
CCDLc_limit_alone = 24370 
WTRc_limit_alone = 18414 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5163036 
n_nop = 5075328 
Read = 48804 
Write = 0 
L2_Alloc = 0 
L2_WB = 22370 
n_act = 8322 
n_pre = 8306 
n_ref = 0 
n_req = 66997 
total_req = 71174 

Dual Bus Interface Util: 
issued_total_row = 16628 
issued_total_col = 71174 
Row_Bus_Util =  0.003221 
CoL_Bus_Util = 0.013785 
Either_Row_CoL_Bus_Util = 0.016988 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001072 
queue_avg = 0.172532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156942, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 177854, Miss = 33632, Miss_rate = 0.189, Pending_hits = 10153, Reservation_fails = 7250
L2_cache_bank[2]: Access = 165682, Miss = 30668, Miss_rate = 0.185, Pending_hits = 8587, Reservation_fails = 6430
L2_cache_bank[3]: Access = 186498, Miss = 35976, Miss_rate = 0.193, Pending_hits = 9932, Reservation_fails = 9414
L2_cache_bank[4]: Access = 176172, Miss = 33816, Miss_rate = 0.192, Pending_hits = 10033, Reservation_fails = 6610
L2_cache_bank[5]: Access = 157508, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 184770, Miss = 36140, Miss_rate = 0.196, Pending_hits = 9547, Reservation_fails = 6925
L2_cache_bank[7]: Access = 167450, Miss = 30536, Miss_rate = 0.182, Pending_hits = 8745, Reservation_fails = 6422
L2_cache_bank[8]: Access = 155328, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 176790, Miss = 33532, Miss_rate = 0.190, Pending_hits = 10000, Reservation_fails = 6900
L2_cache_bank[10]: Access = 166316, Miss = 30506, Miss_rate = 0.183, Pending_hits = 8552, Reservation_fails = 5742
L2_cache_bank[11]: Access = 184264, Miss = 34068, Miss_rate = 0.185, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2055574
L2_total_cache_misses = 373586
L2_total_cache_miss_rate = 0.1817
L2_total_cache_pending_hits = 107032
L2_total_cache_reservation_fails = 78977
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 784376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41466
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6032
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 698
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42843
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2094
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6032
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 204944
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 77112
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42843
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2055574
icnt_total_pkts_simt_to_mem=775624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.5256
	minimum = 5
	maximum = 726
Network latency average = 70.6624
	minimum = 5
	maximum = 726
Slowest packet = 2631358
Flit latency average = 67.7464
	minimum = 5
	maximum = 726
Slowest flit = 2803904
Fragmentation average = 0.0248287
	minimum = 0
	maximum = 263
Injected packet rate average = 0.145919
	minimum = 0 (at node 15)
	maximum = 0.483903 (at node 22)
Accepted packet rate average = 0.145919
	minimum = 0 (at node 15)
	maximum = 0.280337 (at node 8)
Injected flit rate average = 0.154798
	minimum = 0 (at node 15)
	maximum = 0.483903 (at node 22)
Accepted flit rate average= 0.154798
	minimum = 0 (at node 15)
	maximum = 0.280337 (at node 8)
Injected packet length average = 1.06085
Accepted packet length average = 1.06085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.446 (63 samples)
	minimum = 5 (63 samples)
	maximum = 223.73 (63 samples)
Network latency average = 21.065 (63 samples)
	minimum = 5 (63 samples)
	maximum = 221.159 (63 samples)
Flit latency average = 20.2127 (63 samples)
	minimum = 5 (63 samples)
	maximum = 220.667 (63 samples)
Fragmentation average = 0.00255728 (63 samples)
	minimum = 0 (63 samples)
	maximum = 73.3016 (63 samples)
Injected packet rate average = 0.0720357 (63 samples)
	minimum = 0.0256213 (63 samples)
	maximum = 0.198493 (63 samples)
Accepted packet rate average = 0.0720357 (63 samples)
	minimum = 0.0249896 (63 samples)
	maximum = 0.111915 (63 samples)
Injected flit rate average = 0.0767328 (63 samples)
	minimum = 0.0331775 (63 samples)
	maximum = 0.198668 (63 samples)
Accepted flit rate average = 0.0767328 (63 samples)
	minimum = 0.0333165 (63 samples)
	maximum = 0.111915 (63 samples)
Injected packet size average = 1.0652 (63 samples)
Accepted packet size average = 1.0652 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 11 sec (5231 sec)
gpgpu_simulation_rate = 47393 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
gpgpu_silicon_slowdown = 937500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
kernel_stream_id = 60205
gpu_sim_cycle = 26950
gpu_sim_insn = 19880
gpu_ipc =       0.7377
gpu_tot_sim_cycle = 1703313
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     145.5600
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.6502% 
max_total_param_size = 0
gpu_stall_dramfull = 203211
gpu_stall_icnt2sh    = 364834
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3530
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7689
L2_BW  =       0.0506 GB/Sec
L2_BW_total  =      11.5862 GB/Sec
gpu_total_sim_rate=46975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 68618
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44576
L1D_cache:
	L1D_cache_core[0]: Access = 45980, Miss = 27834, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 18498
	L1D_cache_core[1]: Access = 45201, Miss = 27705, Miss_rate = 0.613, Pending_hits = 3048, Reservation_fails = 19519
	L1D_cache_core[2]: Access = 44961, Miss = 27212, Miss_rate = 0.605, Pending_hits = 3014, Reservation_fails = 16731
	L1D_cache_core[3]: Access = 44851, Miss = 26979, Miss_rate = 0.602, Pending_hits = 3255, Reservation_fails = 19374
	L1D_cache_core[4]: Access = 45203, Miss = 27835, Miss_rate = 0.616, Pending_hits = 2885, Reservation_fails = 20170
	L1D_cache_core[5]: Access = 44627, Miss = 27238, Miss_rate = 0.610, Pending_hits = 2661, Reservation_fails = 21608
	L1D_cache_core[6]: Access = 45297, Miss = 27513, Miss_rate = 0.607, Pending_hits = 2852, Reservation_fails = 20096
	L1D_cache_core[7]: Access = 44895, Miss = 27212, Miss_rate = 0.606, Pending_hits = 2953, Reservation_fails = 17443
	L1D_cache_core[8]: Access = 44994, Miss = 27365, Miss_rate = 0.608, Pending_hits = 2873, Reservation_fails = 17986
	L1D_cache_core[9]: Access = 45123, Miss = 27157, Miss_rate = 0.602, Pending_hits = 2982, Reservation_fails = 19994
	L1D_cache_core[10]: Access = 44708, Miss = 27146, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 19509
	L1D_cache_core[11]: Access = 45474, Miss = 27375, Miss_rate = 0.602, Pending_hits = 2954, Reservation_fails = 19590
	L1D_cache_core[12]: Access = 44608, Miss = 27146, Miss_rate = 0.609, Pending_hits = 2878, Reservation_fails = 24089
	L1D_cache_core[13]: Access = 45888, Miss = 27878, Miss_rate = 0.608, Pending_hits = 3057, Reservation_fails = 21527
	L1D_cache_core[14]: Access = 45695, Miss = 27938, Miss_rate = 0.611, Pending_hits = 3082, Reservation_fails = 19862
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 411533
	L1D_total_cache_miss_rate = 0.6074
	L1D_total_cache_pending_hits = 44229
	L1D_total_cache_reservation_fails = 295996
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26062
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 142350
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2347352
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33211
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 29158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 142350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102487
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2395800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 161271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 64554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33211
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48936, 27492, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 462820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401103
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 109872
gpgpu_n_l1cache_bkconflict = 31956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616182	W0_Idle:12645799	W0_Scoreboard:10227719	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3208824 {8:401103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204560 {8:25570,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64176480 {40:1604412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4091200 {40:102280,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221774 	16174 	60788 	42937 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117900 	664147 	155061 	16328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24231 	1065 	219 	502254 	28189 	28769 	13452 	2281 	725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209539 	248552 	243548 	303988 	735878 	211810 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1405 	396 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.614865  6.755556  7.553539  6.216696  6.878963  6.725528  6.635475  6.106452  6.380952  6.434004  6.916382  7.296919  7.791753  7.884244  7.698073 
dram[1]:  7.479401  7.443609  7.318983  6.617647  6.793427  6.599483  7.163430  6.333333  6.278688  6.513637  6.668449  6.800638  7.872289  8.147609  8.010283  7.800821 
dram[2]:  7.644182  6.580000  7.548913  6.539957  7.020588  6.145614  6.795164  6.642586  6.523694  6.192183  7.032094  6.436019  8.246187  7.227147  7.818574  8.093645 
dram[3]:  7.476551  7.015707  6.623719  7.035849  6.621586  6.803125  6.457286  6.780000  6.351441  6.401282  6.787037  6.548624  7.881288  7.693208  7.841889  8.369272 
dram[4]:  6.762500  7.557239  6.949886  7.506329  6.118166  6.800570  6.725528  6.636364  5.919685  6.277518  6.370203  6.737288  7.351275  7.966316  8.073090  7.776573 
dram[5]:  8.354639  8.499062  8.309524  8.164751  7.777385  7.764136  8.422430  7.357143  7.132290  7.239456  7.397614  7.488679  9.288515  9.303798 10.150160  9.086514 
average row locality = 384837/54132 = 7.109233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1629      1106      1620      1210      1828       923      1370       825      1277       778      1203 
dram[1]:      1189      1530      1264      1540      1446      1756      1471      1748      1647      1968      1243      1449      1097      1357      1041      1297 
dram[2]:      1398       949      1417       966      1626      1122      1634      1097      1828      1214      1409       866      1282       829      1212       766 
dram[3]:      1527      1209      1548      1255      1752      1454      1756      1459      1968      1654      1496      1178      1357      1104      1307      1034 
dram[4]:       932      1402       974      1405      1108      1627      1104      1621      1201      1830       910      1344       819      1280       773      1199 
dram[5]:      1269      1383      1353      1392      1521      1594      1546      1581      1701      1782      1278      1310      1153      1230      1109      1169 
total dram writes = 127214
bank skew: 1968/766 = 2.57
chip skew: 23058/19529 = 1.18
average mf latency per bank:
dram[0]:       6323      4561      5806      4566      4962      3764      5119      3858      4674      3548      5373      4342      5427      3886      5590      4057
dram[1]:       4622      4408      4569      4335      4199      4130      4538      4071      4045      3554      4251      4059      3969      3500      4037      3747
dram[2]:       4236      5939      4329      6057      3581      5050      3524      5386      3357      4650      3758      5701      3595      5380      3688      5592
dram[3]:       4149      4421      4174      4544      3919      4100      4023      4566      3633      3798      3969      4176      3344      3839      3645      4029
dram[4]:       6318      4370      5985      4513      5249      3644      5300      3809      4870      3485      5420      4523      5535      3681      5485      4156
dram[5]:       4088      4871      4048      4901      3787      4355      4131      4697      3896      4030      3892      4488      3586      3796      3595      4249
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1045       941      1061      1300      1029      1445       929      1454      1033      1414      1048      1421      1024       937      1060       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1105      1173      1113      1403      1117      1424       895      1423       984      1394      1057       991      1069       837      1123
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       835      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5165172 n_act=8708 n_pre=8692 n_ref_event=0 n_req=60015 n_rd=43980 n_rd_L2_A=0 n_write=0 n_wr_bk=19598 bw_util=0.02424
n_activity=491167 dram_eff=0.2589
bk0: 2506a 5221000i bk1: 3386a 5213722i bk2: 2230a 5223684i bk3: 3008a 5218163i bk4: 2580a 5220535i bk5: 3466a 5211181i bk6: 2576a 5220873i bk7: 3424a 5211070i bk8: 2794a 5217350i bk9: 3884a 5205080i bk10: 2114a 5222529i bk11: 2930a 5215508i bk12: 1926a 5225304i bk13: 2752a 5218316i bk14: 1800a 5228048i bk15: 2604a 5220605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855086
Row_Buffer_Locality_read = 0.918645
Row_Buffer_Locality_write = 0.680761
Bank_Level_Parallism = 1.416215
Bank_Level_Parallism_Col = 1.386075
Bank_Level_Parallism_Ready = 1.061029
write_to_read_ratio_blp_rw_average = 0.531284
GrpLevelPara = 1.211576 

BW Util details:
bwutil = 0.024238 
total_CMD = 5246039 
util_bw = 127156 
Wasted_Col = 143639 
Wasted_Row = 92413 
Idle = 4882831 

BW Util Bottlenecks: 
RCDc_limit = 38549 
RCDWRc_limit = 30730 
WTRc_limit = 15003 
RTWc_limit = 76116 
CCDLc_limit = 39514 
rwq = 0 
CCDLc_limit_alone = 24853 
WTRc_limit_alone = 13674 
RTWc_limit_alone = 62784 

Commands details: 
total_CMD = 5246039 
n_nop = 5165172 
Read = 43980 
Write = 0 
L2_Alloc = 0 
L2_WB = 19598 
n_act = 8708 
n_pre = 8692 
n_ref = 0 
n_req = 60015 
total_req = 63578 

Dual Bus Interface Util: 
issued_total_row = 17400 
issued_total_col = 63578 
Row_Bus_Util =  0.003317 
CoL_Bus_Util = 0.012119 
Either_Row_CoL_Bus_Util = 0.015415 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001373 
queue_avg = 0.176390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5153216 n_act=9878 n_pre=9862 n_ref_event=0 n_req=69007 n_rd=50164 n_rd_L2_A=0 n_write=0 n_wr_bk=23043 bw_util=0.02791
n_activity=547991 dram_eff=0.2672
bk0: 3034a 5217417i bk1: 3698a 5210286i bk2: 2714a 5219621i bk3: 3214a 5212478i bk4: 3178a 5212743i bk5: 3676a 5207147i bk6: 3234a 5214145i bk7: 3676a 5207868i bk8: 3640a 5208098i bk9: 4122a 5202272i bk10: 2730a 5215418i bk11: 3062a 5212719i bk12: 2388a 5219927i bk13: 2816a 5216378i bk14: 2268a 5222900i bk15: 2714a 5218384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857058
Row_Buffer_Locality_read = 0.919982
Row_Buffer_Locality_write = 0.689540
Bank_Level_Parallism = 1.458656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027909 
total_CMD = 5246039 
util_bw = 146414 
Wasted_Col = 162708 
Wasted_Row = 101567 
Idle = 4835350 

BW Util Bottlenecks: 
RCDc_limit = 43092 
RCDWRc_limit = 34522 
WTRc_limit = 19156 
RTWc_limit = 89013 
CCDLc_limit = 45673 
rwq = 0 
CCDLc_limit_alone = 28455 
WTRc_limit_alone = 17463 
RTWc_limit_alone = 73488 

Commands details: 
total_CMD = 5246039 
n_nop = 5153216 
Read = 50164 
Write = 0 
L2_Alloc = 0 
L2_WB = 23043 
n_act = 9878 
n_pre = 9862 
n_ref = 0 
n_req = 69007 
total_req = 73207 

Dual Bus Interface Util: 
issued_total_row = 19740 
issued_total_col = 73207 
Row_Bus_Util =  0.003763 
CoL_Bus_Util = 0.013955 
Either_Row_CoL_Bus_Util = 0.017694 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001336 
queue_avg = 0.208307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5165267 n_act=8633 n_pre=8617 n_ref_event=0 n_req=60050 n_rd=44004 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.02425
n_activity=489856 dram_eff=0.2597
bk0: 3408a 5214363i bk1: 2516a 5221499i bk2: 3008a 5216790i bk3: 2222a 5224241i bk4: 3468a 5211750i bk5: 2578a 5219417i bk6: 3442a 5211008i bk7: 2570a 5221830i bk8: 3892a 5206633i bk9: 2806a 5217204i bk10: 3012a 5215244i bk11: 2000a 5224056i bk12: 2754a 5218131i bk13: 1930a 5225780i bk14: 2624a 5220603i bk15: 1774a 5228582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856453
Row_Buffer_Locality_read = 0.919326
Row_Buffer_Locality_write = 0.684033
Bank_Level_Parallism = 1.415370
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024254 
total_CMD = 5246039 
util_bw = 127238 
Wasted_Col = 143103 
Wasted_Row = 90454 
Idle = 4885244 

BW Util Bottlenecks: 
RCDc_limit = 38387 
RCDWRc_limit = 30508 
WTRc_limit = 14619 
RTWc_limit = 76475 
CCDLc_limit = 39388 
rwq = 0 
CCDLc_limit_alone = 24613 
WTRc_limit_alone = 13326 
RTWc_limit_alone = 62993 

Commands details: 
total_CMD = 5246039 
n_nop = 5165267 
Read = 44004 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 8633 
n_pre = 8617 
n_ref = 0 
n_req = 60050 
total_req = 63619 

Dual Bus Interface Util: 
issued_total_row = 17250 
issued_total_col = 63619 
Row_Bus_Util =  0.003288 
CoL_Bus_Util = 0.012127 
Either_Row_CoL_Bus_Util = 0.015397 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001201 
queue_avg = 0.172383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5152997 n_act=9974 n_pre=9958 n_ref_event=0 n_req=69023 n_rd=50172 n_rd_L2_A=0 n_write=0 n_wr_bk=23058 bw_util=0.02792
n_activity=549476 dram_eff=0.2665
bk0: 3692a 5210746i bk1: 3046a 5216000i bk2: 3234a 5211710i bk3: 2708a 5218761i bk4: 3662a 5207057i bk5: 3184a 5211508i bk6: 3682a 5207207i bk7: 3222a 5212853i bk8: 4118a 5201981i bk9: 3648a 5206981i bk10: 3160a 5211645i bk11: 2612a 5216846i bk12: 2814a 5216906i bk13: 2400a 5220357i bk14: 2728a 5218528i bk15: 2262a 5224655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855715
Row_Buffer_Locality_read = 0.919118
Row_Buffer_Locality_write = 0.686966
Bank_Level_Parallism = 1.464343
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027918 
total_CMD = 5246039 
util_bw = 146460 
Wasted_Col = 162844 
Wasted_Row = 102716 
Idle = 4834019 

BW Util Bottlenecks: 
RCDc_limit = 43552 
RCDWRc_limit = 34840 
WTRc_limit = 18373 
RTWc_limit = 90848 
CCDLc_limit = 44977 
rwq = 0 
CCDLc_limit_alone = 28026 
WTRc_limit_alone = 16805 
RTWc_limit_alone = 75465 

Commands details: 
total_CMD = 5246039 
n_nop = 5152997 
Read = 50172 
Write = 0 
L2_Alloc = 0 
L2_WB = 23058 
n_act = 9974 
n_pre = 9958 
n_ref = 0 
n_req = 69023 
total_req = 73230 

Dual Bus Interface Util: 
issued_total_row = 19932 
issued_total_col = 73230 
Row_Bus_Util =  0.003799 
CoL_Bus_Util = 0.013959 
Either_Row_CoL_Bus_Util = 0.017736 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001290 
queue_avg = 0.215375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5165469 n_act=8698 n_pre=8682 n_ref_event=463904 n_req=59740 n_rd=43754 n_rd_L2_A=0 n_write=0 n_wr_bk=19529 bw_util=0.02413
n_activity=489342 dram_eff=0.2586
bk0: 2486a 5221844i bk1: 3358a 5213291i bk2: 2240a 5224578i bk3: 3000a 5217669i bk4: 2554a 5219515i bk5: 3464a 5211210i bk6: 2578a 5222076i bk7: 3418a 5211611i bk8: 2772a 5216697i bk9: 3880a 5205642i bk10: 2072a 5223133i bk11: 2878a 5215071i bk12: 1922a 5226194i bk13: 2752a 5217807i bk14: 1782a 5228094i bk15: 2598a 5220915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854653
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680470
Bank_Level_Parallism = 1.419066
Bank_Level_Parallism_Col = 1.389258
Bank_Level_Parallism_Ready = 1.057718
write_to_read_ratio_blp_rw_average = 0.529443
GrpLevelPara = 1.215492 

BW Util details:
bwutil = 0.024126 
total_CMD = 5246039 
util_bw = 126566 
Wasted_Col = 142965 
Wasted_Row = 91128 
Idle = 4885380 

BW Util Bottlenecks: 
RCDc_limit = 38747 
RCDWRc_limit = 30529 
WTRc_limit = 15033 
RTWc_limit = 76455 
CCDLc_limit = 39196 
rwq = 0 
CCDLc_limit_alone = 24600 
WTRc_limit_alone = 13748 
RTWc_limit_alone = 63144 

Commands details: 
total_CMD = 5246039 
n_nop = 5165469 
Read = 43754 
Write = 0 
L2_Alloc = 0 
L2_WB = 19529 
n_act = 8698 
n_pre = 8682 
n_ref = 463904 
n_req = 59740 
total_req = 63283 

Dual Bus Interface Util: 
issued_total_row = 17380 
issued_total_col = 63283 
Row_Bus_Util =  0.003313 
CoL_Bus_Util = 0.012063 
Either_Row_CoL_Bus_Util = 0.015358 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001154 
queue_avg = 0.173398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5246039 n_nop=5158322 n_act=8324 n_pre=8308 n_ref_event=0 n_req=67002 n_rd=48808 n_rd_L2_A=0 n_write=0 n_wr_bk=22371 bw_util=0.02714
n_activity=507909 dram_eff=0.2803
bk0: 3014a 5216387i bk1: 3422a 5213341i bk2: 2724a 5219092i bk3: 3124a 5215910i bk4: 3162a 5214128i bk5: 3532a 5211072i bk6: 3238a 5215329i bk7: 3554a 5211513i bk8: 3618a 5209404i bk9: 3894a 5206210i bk10: 2670a 5215481i bk11: 2906a 5215449i bk12: 2380a 5220921i bk13: 2696a 5218686i bk14: 2260a 5223605i bk15: 2614a 5221416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875989
Row_Buffer_Locality_read = 0.932409
Row_Buffer_Locality_write = 0.724634
Bank_Level_Parallism = 1.518089
Bank_Level_Parallism_Col = 1.483452
Bank_Level_Parallism_Ready = 1.072010
write_to_read_ratio_blp_rw_average = 0.577353
GrpLevelPara = 1.307484 

BW Util details:
bwutil = 0.027136 
total_CMD = 5246039 
util_bw = 142358 
Wasted_Col = 155373 
Wasted_Row = 77534 
Idle = 4870774 

BW Util Bottlenecks: 
RCDc_limit = 35229 
RCDWRc_limit = 29267 
WTRc_limit = 19705 
RTWc_limit = 103924 
CCDLc_limit = 38071 
rwq = 0 
CCDLc_limit_alone = 24372 
WTRc_limit_alone = 18414 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5246039 
n_nop = 5158322 
Read = 48808 
Write = 0 
L2_Alloc = 0 
L2_WB = 22371 
n_act = 8324 
n_pre = 8308 
n_ref = 0 
n_req = 67002 
total_req = 71179 

Dual Bus Interface Util: 
issued_total_row = 16632 
issued_total_col = 71179 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.013568 
Either_Row_CoL_Bus_Util = 0.016721 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001072 
queue_avg = 0.169828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156950, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 177854, Miss = 33632, Miss_rate = 0.189, Pending_hits = 10153, Reservation_fails = 7250
L2_cache_bank[2]: Access = 165720, Miss = 30668, Miss_rate = 0.185, Pending_hits = 8587, Reservation_fails = 6430
L2_cache_bank[3]: Access = 186498, Miss = 35976, Miss_rate = 0.193, Pending_hits = 9932, Reservation_fails = 9414
L2_cache_bank[4]: Access = 176180, Miss = 33816, Miss_rate = 0.192, Pending_hits = 10033, Reservation_fails = 6610
L2_cache_bank[5]: Access = 157508, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 184778, Miss = 36140, Miss_rate = 0.196, Pending_hits = 9547, Reservation_fails = 6925
L2_cache_bank[7]: Access = 167480, Miss = 30540, Miss_rate = 0.182, Pending_hits = 8745, Reservation_fails = 6422
L2_cache_bank[8]: Access = 155336, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 176790, Miss = 33532, Miss_rate = 0.190, Pending_hits = 10000, Reservation_fails = 6900
L2_cache_bank[10]: Access = 166358, Miss = 30510, Miss_rate = 0.183, Pending_hits = 8552, Reservation_fails = 5742
L2_cache_bank[11]: Access = 184264, Miss = 34068, Miss_rate = 0.185, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2055716
L2_total_cache_misses = 373594
L2_total_cache_miss_rate = 0.1817
L2_total_cache_pending_hits = 107032
L2_total_cache_reservation_fails = 78977
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 784436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41466
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68332
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6032
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 699
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42843
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2097
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6032
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 955036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 204974
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 77160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42843
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2055716
icnt_total_pkts_simt_to_mem=775682
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2656852
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2831198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000254243
	minimum = 0 (at node 1)
	maximum = 0.00159555 (at node 0)
Accepted packet rate average = 0.000254243
	minimum = 0 (at node 1)
	maximum = 0.00526902 (at node 0)
Injected flit rate average = 0.000274857
	minimum = 0 (at node 1)
	maximum = 0.00215213 (at node 0)
Accepted flit rate average= 0.000274857
	minimum = 0 (at node 1)
	maximum = 0.00526902 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1781 (64 samples)
	minimum = 5 (64 samples)
	maximum = 220.422 (64 samples)
Network latency average = 20.8153 (64 samples)
	minimum = 5 (64 samples)
	maximum = 217.797 (64 samples)
Flit latency average = 19.975 (64 samples)
	minimum = 5 (64 samples)
	maximum = 217.297 (64 samples)
Fragmentation average = 0.00251732 (64 samples)
	minimum = 0 (64 samples)
	maximum = 72.1562 (64 samples)
Injected packet rate average = 0.0709141 (64 samples)
	minimum = 0.025221 (64 samples)
	maximum = 0.195416 (64 samples)
Accepted packet rate average = 0.0709141 (64 samples)
	minimum = 0.0245992 (64 samples)
	maximum = 0.110248 (64 samples)
Injected flit rate average = 0.0755381 (64 samples)
	minimum = 0.0326591 (64 samples)
	maximum = 0.195597 (64 samples)
Accepted flit rate average = 0.0755381 (64 samples)
	minimum = 0.0327959 (64 samples)
	maximum = 0.110248 (64 samples)
Injected packet size average = 1.06521 (64 samples)
Accepted packet size average = 1.06521 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 58 sec (5278 sec)
gpgpu_simulation_rate = 46975 (inst/sec)
gpgpu_simulation_rate = 322 (cycle/sec)
gpgpu_silicon_slowdown = 931677x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
kernel_stream_id = 60205
gpu_sim_cycle = 27104
gpu_sim_insn = 196800
gpu_ipc =       7.2609
gpu_tot_sim_cycle = 1730417
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     143.3938
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1662% 
max_total_param_size = 0
gpu_stall_dramfull = 203211
gpu_stall_icnt2sh    = 364834
partiton_level_parallism =       0.0579
partiton_level_parallism_total  =       0.3483
partiton_level_parallism_util =       1.0322
partiton_level_parallism_util_total  =       1.7656
L2_BW  =       2.0047 GB/Sec
L2_BW_total  =      11.4361 GB/Sec
gpu_total_sim_rate=46571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 69398
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44576
L1D_cache:
	L1D_cache_core[0]: Access = 45980, Miss = 27834, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 18498
	L1D_cache_core[1]: Access = 45280, Miss = 27753, Miss_rate = 0.613, Pending_hits = 3048, Reservation_fails = 19519
	L1D_cache_core[2]: Access = 45040, Miss = 27268, Miss_rate = 0.605, Pending_hits = 3014, Reservation_fails = 16731
	L1D_cache_core[3]: Access = 44930, Miss = 27027, Miss_rate = 0.602, Pending_hits = 3255, Reservation_fails = 19374
	L1D_cache_core[4]: Access = 45282, Miss = 27883, Miss_rate = 0.616, Pending_hits = 2885, Reservation_fails = 20170
	L1D_cache_core[5]: Access = 44706, Miss = 27286, Miss_rate = 0.610, Pending_hits = 2661, Reservation_fails = 21608
	L1D_cache_core[6]: Access = 45376, Miss = 27561, Miss_rate = 0.607, Pending_hits = 2852, Reservation_fails = 20096
	L1D_cache_core[7]: Access = 44974, Miss = 27260, Miss_rate = 0.606, Pending_hits = 2953, Reservation_fails = 17443
	L1D_cache_core[8]: Access = 45073, Miss = 27413, Miss_rate = 0.608, Pending_hits = 2873, Reservation_fails = 17986
	L1D_cache_core[9]: Access = 45202, Miss = 27205, Miss_rate = 0.602, Pending_hits = 2982, Reservation_fails = 19994
	L1D_cache_core[10]: Access = 44787, Miss = 27194, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 19509
	L1D_cache_core[11]: Access = 45474, Miss = 27375, Miss_rate = 0.602, Pending_hits = 2954, Reservation_fails = 19590
	L1D_cache_core[12]: Access = 44608, Miss = 27146, Miss_rate = 0.609, Pending_hits = 2878, Reservation_fails = 24089
	L1D_cache_core[13]: Access = 45888, Miss = 27878, Miss_rate = 0.608, Pending_hits = 3057, Reservation_fails = 21527
	L1D_cache_core[14]: Access = 45695, Miss = 27938, Miss_rate = 0.611, Pending_hits = 3082, Reservation_fails = 19862
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 412021
	L1D_total_cache_miss_rate = 0.6074
	L1D_total_cache_pending_hits = 44229
	L1D_total_cache_reservation_fails = 295996
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 239239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26062
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 142440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2352672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49228
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33211
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 29158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 294128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 142440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102797
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2401900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 161271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 64554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33211
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48936, 27492, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 465060
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401583
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 31956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616692	W0_Idle:13047712	W0_Scoreboard:10354906	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3212664 {8:401583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210800 {8:26350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64253280 {40:1606332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4216000 {40:105400,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221822 	16174 	60821 	42940 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1120440 	664147 	155061 	16328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25002 	1073 	220 	503044 	28189 	28769 	13452 	2281 	725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212071 	248560 	243548 	303988 	735878 	211810 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1433 	396 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.615514  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.380952  6.434004  6.916382  7.296919  7.802062  7.884244  7.698073 
dram[1]:  7.470149  7.414051  7.318983  6.617647  6.793427  6.599483  7.163430  6.333333  6.278688  6.513637  6.668449  6.800638  7.877109  8.158004  8.010283  7.800821 
dram[2]:  7.644781  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.523694  6.192183  7.032094  6.436019  8.246187  7.227147  7.818574  8.093645 
dram[3]:  7.446617  7.000000  6.623719  7.035849  6.621586  6.803125  6.457286  6.780000  6.351441  6.401282  6.787037  6.548624  7.881288  7.695550  7.841889  8.369272 
dram[4]:  6.762500  7.551260  6.949886  7.506329  6.118166  6.801994  6.725528  6.636364  5.919685  6.277518  6.370203  6.737288  7.351275  7.966316  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.764136  8.422430  7.357143  7.132290  7.239456  7.397614  7.488679  9.288515  9.308861 10.150160  9.086514 
average row locality = 384921/54149 = 7.108552
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1828       923      1370       825      1278       778      1203 
dram[1]:      1191      1532      1264      1540      1446      1756      1471      1748      1647      1968      1243      1449      1099      1358      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1828      1214      1409       866      1282       829      1212       766 
dram[3]:      1529      1210      1548      1255      1752      1454      1756      1459      1968      1654      1496      1178      1357      1105      1307      1034 
dram[4]:       932      1402       974      1405      1108      1628      1104      1621      1201      1830       910      1344       819      1280       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1594      1546      1581      1701      1782      1278      1310      1153      1232      1109      1169 
total dram writes = 127234
bank skew: 1968/766 = 2.57
chip skew: 23062/19530 = 1.18
average mf latency per bank:
dram[0]:       6323      4561      5806      4566      4962      3759      5119      3858      4674      3548      5373      4342      5427      3897      5590      4057
dram[1]:       4619      4402      4574      4335      4203      4130      4542      4071      4049      3554      4252      4059      3995      3511      4043      3747
dram[2]:       4236      5939      4329      6057      3576      5050      3524      5386      3357      4650      3758      5701      3607      5380      3688      5592
dram[3]:       4144      4422      4174      4549      3919      4105      4023      4570      3633      3801      3969      4177      3356      3869      3645      4036
dram[4]:       6318      4370      5985      4513      5249      3642      5300      3809      4870      3485      5420      4523      5535      3693      5485      4156
dram[5]:       4093      4867      4053      4901      3791      4355      4135      4697      3900      4030      3894      4488      3622      3802      3601      4249
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1045       941      1061      1300      1029      1445       929      1454      1033      1414      1048      1421      1024       937      1060       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1105      1173      1113      1403      1117      1424       895      1423       984      1394      1057       991      1069       837      1123
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:        920       918       918      1197       835      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5248633 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60030 n_rd=43992 n_rd_L2_A=0 n_write=0 n_wr_bk=19601 bw_util=0.02386
n_activity=491291 dram_eff=0.2589
bk0: 2506a 5304479i bk1: 3394a 5297170i bk2: 2230a 5307160i bk3: 3008a 5301640i bk4: 2580a 5304012i bk5: 3466a 5294615i bk6: 2576a 5304350i bk7: 3424a 5294547i bk8: 2794a 5300828i bk9: 3884a 5288558i bk10: 2114a 5306007i bk11: 2930a 5298986i bk12: 1926a 5308783i bk13: 2756a 5301795i bk14: 1800a 5311527i bk15: 2604a 5304084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855106
Row_Buffer_Locality_read = 0.918644
Row_Buffer_Locality_write = 0.680821
Bank_Level_Parallism = 1.416138
Bank_Level_Parallism_Col = 1.385990
Bank_Level_Parallism_Ready = 1.061015
write_to_read_ratio_blp_rw_average = 0.531310
GrpLevelPara = 1.211516 

BW Util details:
bwutil = 0.023864 
total_CMD = 5329517 
util_bw = 127186 
Wasted_Col = 143685 
Wasted_Row = 92423 
Idle = 4966223 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76147 
CCDLc_limit = 39523 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62809 

Commands details: 
total_CMD = 5329517 
n_nop = 5248633 
Read = 43992 
Write = 0 
L2_Alloc = 0 
L2_WB = 19601 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60030 
total_req = 63593 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63593 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.011932 
Either_Row_CoL_Bus_Util = 0.015177 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001372 
queue_avg = 0.173638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173638
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5236655 n_act=9884 n_pre=9868 n_ref_event=0 n_req=69034 n_rd=50184 n_rd_L2_A=0 n_write=0 n_wr_bk=23050 bw_util=0.02748
n_activity=548341 dram_eff=0.2671
bk0: 3042a 5300851i bk1: 3706a 5293655i bk2: 2714a 5303091i bk3: 3214a 5295950i bk4: 3178a 5296216i bk5: 3676a 5290622i bk6: 3234a 5297621i bk7: 3676a 5291345i bk8: 3640a 5291576i bk9: 4122a 5285750i bk10: 2730a 5298897i bk11: 3062a 5296198i bk12: 2388a 5303384i bk13: 2820a 5299858i bk14: 2268a 5306381i bk15: 2714a 5301868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857027
Row_Buffer_Locality_read = 0.919955
Row_Buffer_Locality_write = 0.689496
Bank_Level_Parallism = 1.458449
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064300
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027482 
total_CMD = 5329517 
util_bw = 146468 
Wasted_Col = 162792 
Wasted_Row = 101634 
Idle = 4918623 

BW Util Bottlenecks: 
RCDc_limit = 43128 
RCDWRc_limit = 34543 
WTRc_limit = 19160 
RTWc_limit = 89038 
CCDLc_limit = 45685 
rwq = 0 
CCDLc_limit_alone = 28464 
WTRc_limit_alone = 17467 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5329517 
n_nop = 5236655 
Read = 50184 
Write = 0 
L2_Alloc = 0 
L2_WB = 23050 
n_act = 9884 
n_pre = 9868 
n_ref = 0 
n_req = 69034 
total_req = 73234 

Dual Bus Interface Util: 
issued_total_row = 19752 
issued_total_col = 73234 
Row_Bus_Util =  0.003706 
CoL_Bus_Util = 0.013741 
Either_Row_CoL_Bus_Util = 0.017424 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001335 
queue_avg = 0.205082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5248733 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60060 n_rd=44012 n_rd_L2_A=0 n_write=0 n_wr_bk=19617 bw_util=0.02388
n_activity=489943 dram_eff=0.2597
bk0: 3416a 5297811i bk1: 2516a 5304975i bk2: 3008a 5300267i bk3: 2222a 5307718i bk4: 3468a 5295206i bk5: 2578a 5302894i bk6: 3442a 5294485i bk7: 2570a 5305308i bk8: 3892a 5290111i bk9: 2806a 5300682i bk10: 3012a 5298722i bk11: 2000a 5307535i bk12: 2754a 5301610i bk13: 1930a 5309259i bk14: 2624a 5304082i bk15: 1774a 5312061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856460
Row_Buffer_Locality_read = 0.919317
Row_Buffer_Locality_write = 0.684073
Bank_Level_Parallism = 1.415313
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062334
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023878 
total_CMD = 5329517 
util_bw = 127258 
Wasted_Col = 143133 
Wasted_Row = 90464 
Idle = 4968662 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14621 
RTWc_limit = 76490 
CCDLc_limit = 39394 
rwq = 0 
CCDLc_limit_alone = 24616 
WTRc_limit_alone = 13328 
RTWc_limit_alone = 63005 

Commands details: 
total_CMD = 5329517 
n_nop = 5248733 
Read = 44012 
Write = 0 
L2_Alloc = 0 
L2_WB = 19617 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60060 
total_req = 63629 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63629 
Row_Bus_Util =  0.003237 
CoL_Bus_Util = 0.011939 
Either_Row_CoL_Bus_Util = 0.015158 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001201 
queue_avg = 0.169694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5236447 n_act=9980 n_pre=9964 n_ref_event=0 n_req=69039 n_rd=50184 n_rd_L2_A=0 n_write=0 n_wr_bk=23062 bw_util=0.02749
n_activity=549764 dram_eff=0.2665
bk0: 3700a 5294114i bk1: 3050a 5299425i bk2: 3234a 5295183i bk3: 2708a 5302235i bk4: 3662a 5290531i bk5: 3184a 5294984i bk6: 3682a 5290684i bk7: 3222a 5296331i bk8: 4118a 5285459i bk9: 3648a 5290459i bk10: 3160a 5295123i bk11: 2612a 5300325i bk12: 2814a 5300386i bk13: 2400a 5303839i bk14: 2728a 5302010i bk15: 2262a 5308137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855661
Row_Buffer_Locality_read = 0.919078
Row_Buffer_Locality_write = 0.686873
Bank_Level_Parallism = 1.464141
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027487 
total_CMD = 5329517 
util_bw = 146492 
Wasted_Col = 162910 
Wasted_Row = 102796 
Idle = 4917319 

BW Util Bottlenecks: 
RCDc_limit = 43588 
RCDWRc_limit = 34861 
WTRc_limit = 18375 
RTWc_limit = 90848 
CCDLc_limit = 44986 
rwq = 0 
CCDLc_limit_alone = 28035 
WTRc_limit_alone = 16807 
RTWc_limit_alone = 75465 

Commands details: 
total_CMD = 5329517 
n_nop = 5236447 
Read = 50184 
Write = 0 
L2_Alloc = 0 
L2_WB = 23062 
n_act = 9980 
n_pre = 9964 
n_ref = 0 
n_req = 69039 
total_req = 73246 

Dual Bus Interface Util: 
issued_total_row = 19944 
issued_total_col = 73246 
Row_Bus_Util =  0.003742 
CoL_Bus_Util = 0.013743 
Either_Row_CoL_Bus_Util = 0.017463 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001289 
queue_avg = 0.212045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212045
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5248940 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59745 n_rd=43758 n_rd_L2_A=0 n_write=0 n_wr_bk=19530 bw_util=0.02375
n_activity=489394 dram_eff=0.2586
bk0: 2486a 5305323i bk1: 3362a 5296739i bk2: 2240a 5308054i bk3: 3000a 5301146i bk4: 2554a 5302992i bk5: 3464a 5294687i bk6: 2578a 5305553i bk7: 3418a 5295088i bk8: 2772a 5300175i bk9: 3880a 5289120i bk10: 2072a 5306611i bk11: 2878a 5298549i bk12: 1922a 5309673i bk13: 2752a 5301286i bk14: 1782a 5311573i bk15: 2598a 5304394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854649
Row_Buffer_Locality_read = 0.918278
Row_Buffer_Locality_write = 0.680490
Bank_Level_Parallism = 1.419027
Bank_Level_Parallism_Col = 1.389223
Bank_Level_Parallism_Ready = 1.057714
write_to_read_ratio_blp_rw_average = 0.529399
GrpLevelPara = 1.215472 

BW Util details:
bwutil = 0.023750 
total_CMD = 5329517 
util_bw = 126576 
Wasted_Col = 142980 
Wasted_Row = 91138 
Idle = 4968823 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76455 
CCDLc_limit = 39199 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63144 

Commands details: 
total_CMD = 5329517 
n_nop = 5248940 
Read = 43758 
Write = 0 
L2_Alloc = 0 
L2_WB = 19530 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59745 
total_req = 63288 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63288 
Row_Bus_Util =  0.003261 
CoL_Bus_Util = 0.011875 
Either_Row_CoL_Bus_Util = 0.015119 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.170692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329517 n_nop=5241785 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67013 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22374 bw_util=0.02672
n_activity=508024 dram_eff=0.2803
bk0: 3022a 5299805i bk1: 3422a 5296815i bk2: 2724a 5302568i bk3: 3124a 5299386i bk4: 3162a 5297605i bk5: 3532a 5294550i bk6: 3238a 5298807i bk7: 3554a 5294991i bk8: 3618a 5292882i bk9: 3894a 5289688i bk10: 2670a 5298959i bk11: 2906a 5298927i bk12: 2380a 5304399i bk13: 2696a 5302165i bk14: 2260a 5307085i bk15: 2614a 5304896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875979
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724680
Bank_Level_Parallism = 1.517995
Bank_Level_Parallism_Col = 1.483372
Bank_Level_Parallism_Ready = 1.071999
write_to_read_ratio_blp_rw_average = 0.577268
GrpLevelPara = 1.307433 

BW Util details:
bwutil = 0.026715 
total_CMD = 5329517 
util_bw = 142380 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 4954180 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5329517 
n_nop = 5241785 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22374 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67013 
total_req = 71190 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71190 
Row_Bus_Util =  0.003121 
CoL_Bus_Util = 0.013358 
Either_Row_CoL_Bus_Util = 0.016462 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001071 
queue_avg = 0.167189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167189

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157230, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 178310, Miss = 33644, Miss_rate = 0.189, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 166544, Miss = 30680, Miss_rate = 0.184, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 186954, Miss = 35988, Miss_rate = 0.192, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 176540, Miss = 33824, Miss_rate = 0.192, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 157748, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 185138, Miss = 36148, Miss_rate = 0.195, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 168298, Miss = 30546, Miss_rate = 0.181, Pending_hits = 8757, Reservation_fails = 6512
L2_cache_bank[8]: Access = 155576, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 177150, Miss = 33536, Miss_rate = 0.189, Pending_hits = 10012, Reservation_fails = 6990
L2_cache_bank[10]: Access = 167264, Miss = 30520, Miss_rate = 0.182, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 184624, Miss = 34068, Miss_rate = 0.185, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2061376
L2_total_cache_misses = 373666
L2_total_cache_miss_rate = 0.1813
L2_total_cache_pending_hits = 107196
L2_total_cache_reservation_fails = 80118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6188
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 712
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43984
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2136
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6188
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 956956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 205594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 43984
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2061376
icnt_total_pkts_simt_to_mem=777562
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05892
	minimum = 5
	maximum = 14
Network latency average = 5.05892
	minimum = 5
	maximum = 14
Slowest packet = 2656910
Flit latency average = 5.02082
	minimum = 5
	maximum = 14
Slowest flit = 2831407
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00987964
	minimum = 0 (at node 0)
	maximum = 0.0334268 (at node 25)
Accepted packet rate average = 0.00987964
	minimum = 0 (at node 0)
	maximum = 0.0208825 (at node 1)
Injected flit rate average = 0.0103032
	minimum = 0 (at node 0)
	maximum = 0.0334268 (at node 25)
Accepted flit rate average= 0.0103032
	minimum = 0 (at node 0)
	maximum = 0.0208825 (at node 1)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9147 (65 samples)
	minimum = 5 (65 samples)
	maximum = 217.246 (65 samples)
Network latency average = 20.5728 (65 samples)
	minimum = 5 (65 samples)
	maximum = 214.662 (65 samples)
Flit latency average = 19.745 (65 samples)
	minimum = 5 (65 samples)
	maximum = 214.169 (65 samples)
Fragmentation average = 0.00247859 (65 samples)
	minimum = 0 (65 samples)
	maximum = 71.0462 (65 samples)
Injected packet rate average = 0.0699751 (65 samples)
	minimum = 0.024833 (65 samples)
	maximum = 0.192924 (65 samples)
Accepted packet rate average = 0.0699751 (65 samples)
	minimum = 0.0242207 (65 samples)
	maximum = 0.108873 (65 samples)
Injected flit rate average = 0.0745345 (65 samples)
	minimum = 0.0321567 (65 samples)
	maximum = 0.193102 (65 samples)
Accepted flit rate average = 0.0745345 (65 samples)
	minimum = 0.0322913 (65 samples)
	maximum = 0.108873 (65 samples)
Injected packet size average = 1.06516 (65 samples)
Accepted packet size average = 1.06516 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 48 sec (5328 sec)
gpgpu_simulation_rate = 46571 (inst/sec)
gpgpu_simulation_rate = 324 (cycle/sec)
gpgpu_silicon_slowdown = 925925x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
kernel_stream_id = 60205
gpu_sim_cycle = 7046
gpu_sim_insn = 2380800
gpu_ipc =     337.8938
gpu_tot_sim_cycle = 1737463
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     144.1826
gpu_tot_issued_cta = 10604
gpu_occupancy = 73.9535% 
gpu_tot_occupancy = 31.4094% 
max_total_param_size = 0
gpu_stall_dramfull = 208896
gpu_stall_icnt2sh    = 370560
partiton_level_parallism =       0.7830
partiton_level_parallism_total  =       0.3501
partiton_level_parallism_util =       1.7895
partiton_level_parallism_util_total  =       1.7658
L2_BW  =      25.7072 GB/Sec
L2_BW_total  =      11.4940 GB/Sec
gpu_total_sim_rate=46859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 70948
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 45970
L1D_cache:
	L1D_cache_core[0]: Access = 46300, Miss = 28026, Miss_rate = 0.605, Pending_hits = 2871, Reservation_fails = 19805
	L1D_cache_core[1]: Access = 45664, Miss = 27993, Miss_rate = 0.613, Pending_hits = 3096, Reservation_fails = 20365
	L1D_cache_core[2]: Access = 45424, Miss = 27508, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17543
	L1D_cache_core[3]: Access = 45250, Miss = 27219, Miss_rate = 0.602, Pending_hits = 3303, Reservation_fails = 20425
	L1D_cache_core[4]: Access = 45602, Miss = 28075, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 20706
	L1D_cache_core[5]: Access = 45026, Miss = 27478, Miss_rate = 0.610, Pending_hits = 2706, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 45824, Miss = 27817, Miss_rate = 0.607, Pending_hits = 2892, Reservation_fails = 20497
	L1D_cache_core[7]: Access = 45358, Miss = 27484, Miss_rate = 0.606, Pending_hits = 2992, Reservation_fails = 17886
	L1D_cache_core[8]: Access = 45393, Miss = 27605, Miss_rate = 0.608, Pending_hits = 2921, Reservation_fails = 19176
	L1D_cache_core[9]: Access = 45522, Miss = 27397, Miss_rate = 0.602, Pending_hits = 3026, Reservation_fails = 20512
	L1D_cache_core[10]: Access = 45107, Miss = 27386, Miss_rate = 0.607, Pending_hits = 2960, Reservation_fails = 20698
	L1D_cache_core[11]: Access = 46114, Miss = 27775, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 20029
	L1D_cache_core[12]: Access = 45248, Miss = 27534, Miss_rate = 0.609, Pending_hits = 2935, Reservation_fails = 24503
	L1D_cache_core[13]: Access = 46528, Miss = 28322, Miss_rate = 0.609, Pending_hits = 3083, Reservation_fails = 22344
	L1D_cache_core[14]: Access = 46335, Miss = 28330, Miss_rate = 0.611, Pending_hits = 3136, Reservation_fails = 20120
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 415949
	L1D_total_cache_miss_rate = 0.6075
	L1D_total_cache_pending_hits = 44879
	L1D_total_cache_reservation_fails = 306898
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26712
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 144840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2388722
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34605
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30654
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 298928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 144840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104397
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2439500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34605
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
49029, 27585, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 468469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405446
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 32165
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32165
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1635196	W0_Idle:13059642	W0_Scoreboard:10439216	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3243568 {8:405446,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211232 {8:26404,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64871360 {40:1621784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4224640 {40:105616,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221858 	16175 	60826 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126998 	671278 	159641 	16711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25038 	1084 	220 	507148 	28591 	29109 	13616 	2571 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212920 	249948 	244908 	305569 	747199 	213963 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1439 	403 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.615514  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.804124  7.884244  7.698073 
dram[1]:  7.470149  7.414051  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.160083  8.010283  7.800821 
dram[2]:  7.644781  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.246187  7.227147  7.818574  8.093645 
dram[3]:  7.446617  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.881288  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.557983  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.968421  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384964/54151 = 7.109084
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1279       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1359      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1282       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1357      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1281       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127265
bank skew: 1970/766 = 2.57
chip skew: 23072/19534 = 1.18
average mf latency per bank:
dram[0]:       6323      4604      5806      4612      4962      3806      5119      3899      4674      3572      5373      4349      5427      4010      5590      4101
dram[1]:       4849      4454      4772      4375      4379      4186      4679      4120      4075      3570      4268      4066      4085      3644      4252      3787
dram[2]:       4283      5939      4378      6057      3627      5050      3568      5386      3377      4650      3765      5701      3707      5380      3736      5592
dram[3]:       4196      4638      4212      4733      3970      4282      4072      4725      3646      3830      3976      4189      3463      3976      3685      4231
dram[4]:       6318      4416      5985      4563      5249      3691      5300      3858      4870      3507      5420      4528      5535      3787      5485      4204
dram[5]:       4294      4920      4219      4937      3965      4407      4284      4744      3927      4045      3909      4493      3700      3920      3790      4286
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1033      1414      1048      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1106      1173      1151      1403      1142      1424      1100      1423       984      1394      1057       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1026       918       985      1197      1018      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5270330 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60032 n_rd=43992 n_rd_L2_A=0 n_write=0 n_wr_bk=19603 bw_util=0.02377
n_activity=491313 dram_eff=0.2589
bk0: 2506a 5326178i bk1: 3394a 5318869i bk2: 2230a 5328859i bk3: 3008a 5323339i bk4: 2580a 5325711i bk5: 3466a 5316314i bk6: 2576a 5326049i bk7: 3424a 5316246i bk8: 2794a 5322527i bk9: 3884a 5310257i bk10: 2114a 5327706i bk11: 2930a 5320685i bk12: 1926a 5330482i bk13: 2756a 5323494i bk14: 1800a 5333226i bk15: 2604a 5325783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855111
Row_Buffer_Locality_read = 0.918644
Row_Buffer_Locality_write = 0.680860
Bank_Level_Parallism = 1.416136
Bank_Level_Parallism_Col = 1.385987
Bank_Level_Parallism_Ready = 1.061013
write_to_read_ratio_blp_rw_average = 0.531314
GrpLevelPara = 1.211514 

BW Util details:
bwutil = 0.023768 
total_CMD = 5351216 
util_bw = 127190 
Wasted_Col = 143685 
Wasted_Row = 92423 
Idle = 4987918 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76147 
CCDLc_limit = 39523 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62809 

Commands details: 
total_CMD = 5351216 
n_nop = 5270330 
Read = 43992 
Write = 0 
L2_Alloc = 0 
L2_WB = 19603 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60032 
total_req = 63595 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63595 
Row_Bus_Util =  0.003252 
CoL_Bus_Util = 0.011884 
Either_Row_CoL_Bus_Util = 0.015115 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001372 
queue_avg = 0.172934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5258345 n_act=9884 n_pre=9868 n_ref_event=0 n_req=69043 n_rd=50184 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.02737
n_activity=548440 dram_eff=0.2671
bk0: 3042a 5322550i bk1: 3706a 5315354i bk2: 2714a 5324790i bk3: 3214a 5317649i bk4: 3178a 5317915i bk5: 3676a 5312321i bk6: 3234a 5319320i bk7: 3676a 5313044i bk8: 3640a 5313275i bk9: 4122a 5307449i bk10: 2730a 5320596i bk11: 3062a 5317897i bk12: 2388a 5325083i bk13: 2820a 5321557i bk14: 2268a 5328080i bk15: 2714a 5323567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857046
Row_Buffer_Locality_read = 0.919955
Row_Buffer_Locality_write = 0.689644
Bank_Level_Parallism = 1.458439
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027374 
total_CMD = 5351216 
util_bw = 146486 
Wasted_Col = 162792 
Wasted_Row = 101634 
Idle = 4940304 

BW Util Bottlenecks: 
RCDc_limit = 43128 
RCDWRc_limit = 34543 
WTRc_limit = 19160 
RTWc_limit = 89038 
CCDLc_limit = 45685 
rwq = 0 
CCDLc_limit_alone = 28464 
WTRc_limit_alone = 17467 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5351216 
n_nop = 5258345 
Read = 50184 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 9884 
n_pre = 9868 
n_ref = 0 
n_req = 69043 
total_req = 73243 

Dual Bus Interface Util: 
issued_total_row = 19752 
issued_total_col = 73243 
Row_Bus_Util =  0.003691 
CoL_Bus_Util = 0.013687 
Either_Row_CoL_Bus_Util = 0.017355 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001335 
queue_avg = 0.204251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5270425 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60067 n_rd=44016 n_rd_L2_A=0 n_write=0 n_wr_bk=19620 bw_util=0.02378
n_activity=490006 dram_eff=0.2597
bk0: 3416a 5319510i bk1: 2516a 5326674i bk2: 3008a 5321966i bk3: 2222a 5329417i bk4: 3468a 5316905i bk5: 2578a 5324593i bk6: 3442a 5316184i bk7: 2570a 5327007i bk8: 3896a 5311787i bk9: 2806a 5322381i bk10: 3012a 5320421i bk11: 2000a 5329234i bk12: 2754a 5323309i bk13: 1930a 5330958i bk14: 2624a 5325781i bk15: 1774a 5333760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856477
Row_Buffer_Locality_read = 0.919325
Row_Buffer_Locality_write = 0.684132
Bank_Level_Parallism = 1.415277
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023784 
total_CMD = 5351216 
util_bw = 127272 
Wasted_Col = 143153 
Wasted_Row = 90464 
Idle = 4990327 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76499 
CCDLc_limit = 39397 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63014 

Commands details: 
total_CMD = 5351216 
n_nop = 5270425 
Read = 44016 
Write = 0 
L2_Alloc = 0 
L2_WB = 19620 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60067 
total_req = 63636 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63636 
Row_Bus_Util =  0.003224 
CoL_Bus_Util = 0.011892 
Either_Row_CoL_Bus_Util = 0.015098 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001201 
queue_avg = 0.169012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5258128 n_act=9982 n_pre=9966 n_ref_event=0 n_req=69053 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23072 bw_util=0.02738
n_activity=549955 dram_eff=0.2664
bk0: 3700a 5315814i bk1: 3054a 5321069i bk2: 3234a 5316880i bk3: 2708a 5323933i bk4: 3662a 5312229i bk5: 3184a 5316682i bk6: 3682a 5312383i bk7: 3222a 5318030i bk8: 4118a 5307158i bk9: 3648a 5312158i bk10: 3160a 5316822i bk11: 2612a 5322024i bk12: 2814a 5322085i bk13: 2400a 5325538i bk14: 2728a 5323710i bk15: 2262a 5329837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855662
Row_Buffer_Locality_read = 0.919064
Row_Buffer_Locality_write = 0.686987
Bank_Level_Parallism = 1.464061
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027381 
total_CMD = 5351216 
util_bw = 146520 
Wasted_Col = 162932 
Wasted_Row = 102825 
Idle = 4938939 

BW Util Bottlenecks: 
RCDc_limit = 43600 
RCDWRc_limit = 34868 
WTRc_limit = 18375 
RTWc_limit = 90848 
CCDLc_limit = 44989 
rwq = 0 
CCDLc_limit_alone = 28038 
WTRc_limit_alone = 16807 
RTWc_limit_alone = 75465 

Commands details: 
total_CMD = 5351216 
n_nop = 5258128 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23072 
n_act = 9982 
n_pre = 9966 
n_ref = 0 
n_req = 69053 
total_req = 73260 

Dual Bus Interface Util: 
issued_total_row = 19948 
issued_total_col = 73260 
Row_Bus_Util =  0.003728 
CoL_Bus_Util = 0.013690 
Either_Row_CoL_Bus_Util = 0.017396 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001289 
queue_avg = 0.211202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5270631 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59753 n_rd=43762 n_rd_L2_A=0 n_write=0 n_wr_bk=19534 bw_util=0.02366
n_activity=489463 dram_eff=0.2586
bk0: 2486a 5327022i bk1: 3366a 5318438i bk2: 2240a 5329753i bk3: 3000a 5322845i bk4: 2554a 5324691i bk5: 3464a 5316365i bk6: 2578a 5327252i bk7: 3418a 5316787i bk8: 2772a 5321874i bk9: 3880a 5310819i bk10: 2072a 5328310i bk11: 2878a 5320248i bk12: 1922a 5331372i bk13: 2752a 5322985i bk14: 1782a 5333272i bk15: 2598a 5326093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854668
Row_Buffer_Locality_read = 0.918285
Row_Buffer_Locality_write = 0.680570
Bank_Level_Parallism = 1.419005
Bank_Level_Parallism_Col = 1.389193
Bank_Level_Parallism_Ready = 1.057706
write_to_read_ratio_blp_rw_average = 0.529439
GrpLevelPara = 1.215449 

BW Util details:
bwutil = 0.023657 
total_CMD = 5351216 
util_bw = 126592 
Wasted_Col = 142995 
Wasted_Row = 91138 
Idle = 4990491 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76470 
CCDLc_limit = 39202 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63156 

Commands details: 
total_CMD = 5351216 
n_nop = 5270631 
Read = 43762 
Write = 0 
L2_Alloc = 0 
L2_WB = 19534 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59753 
total_req = 63296 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63296 
Row_Bus_Util =  0.003248 
CoL_Bus_Util = 0.011828 
Either_Row_CoL_Bus_Util = 0.015059 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.170000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351216 n_nop=5263481 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02661
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5321504i bk1: 3422a 5318514i bk2: 2724a 5324267i bk3: 3124a 5321085i bk4: 3162a 5319304i bk5: 3532a 5316249i bk6: 3238a 5320506i bk7: 3554a 5316690i bk8: 3618a 5314581i bk9: 3894a 5311387i bk10: 2670a 5320658i bk11: 2906a 5320626i bk12: 2380a 5326098i bk13: 2696a 5323864i bk14: 2260a 5328784i bk15: 2614a 5326595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.026608 
total_CMD = 5351216 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 4975873 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5351216 
n_nop = 5263481 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.003109 
CoL_Bus_Util = 0.013304 
Either_Row_CoL_Bus_Util = 0.016395 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001071 
queue_avg = 0.166511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157230, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 180058, Miss = 33650, Miss_rate = 0.187, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 169304, Miss = 30692, Miss_rate = 0.181, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 188798, Miss = 35996, Miss_rate = 0.191, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 178236, Miss = 33836, Miss_rate = 0.190, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 157832, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 186894, Miss = 36160, Miss_rate = 0.193, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 171098, Miss = 30562, Miss_rate = 0.179, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 155576, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 178862, Miss = 33548, Miss_rate = 0.188, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 169996, Miss = 30526, Miss_rate = 0.180, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 186360, Miss = 34068, Miss_rate = 0.183, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2080244
L2_total_cache_misses = 373750
L2_total_cache_miss_rate = 0.1797
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 801784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71428
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 714
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2142
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208794
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2080244
icnt_total_pkts_simt_to_mem=784679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.6034
	minimum = 5
	maximum = 1118
Network latency average = 72.5792
	minimum = 5
	maximum = 1118
Slowest packet = 2668503
Flit latency average = 69.5178
	minimum = 5
	maximum = 1118
Slowest flit = 2843310
Fragmentation average = 0.0353496
	minimum = 0
	maximum = 235
Injected packet rate average = 0.128179
	minimum = 0 (at node 15)
	maximum = 0.397389 (at node 22)
Accepted packet rate average = 0.128179
	minimum = 0 (at node 15)
	maximum = 0.287255 (at node 13)
Injected flit rate average = 0.136589
	minimum = 0 (at node 15)
	maximum = 0.397389 (at node 22)
Accepted flit rate average= 0.136589
	minimum = 0 (at node 15)
	maximum = 0.287255 (at node 13)
Injected packet length average = 1.06561
Accepted packet length average = 1.06561
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7736 (66 samples)
	minimum = 5 (66 samples)
	maximum = 230.894 (66 samples)
Network latency average = 21.3608 (66 samples)
	minimum = 5 (66 samples)
	maximum = 228.348 (66 samples)
Flit latency average = 20.4991 (66 samples)
	minimum = 5 (66 samples)
	maximum = 227.864 (66 samples)
Fragmentation average = 0.00297664 (66 samples)
	minimum = 0 (66 samples)
	maximum = 73.5303 (66 samples)
Injected packet rate average = 0.070857 (66 samples)
	minimum = 0.0244567 (66 samples)
	maximum = 0.196022 (66 samples)
Accepted packet rate average = 0.070857 (66 samples)
	minimum = 0.0238537 (66 samples)
	maximum = 0.111576 (66 samples)
Injected flit rate average = 0.0754747 (66 samples)
	minimum = 0.0316694 (66 samples)
	maximum = 0.196197 (66 samples)
Accepted flit rate average = 0.0754747 (66 samples)
	minimum = 0.0318021 (66 samples)
	maximum = 0.111576 (66 samples)
Injected packet size average = 1.06517 (66 samples)
Accepted packet size average = 1.06517 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 6 sec (5346 sec)
gpgpu_simulation_rate = 46859 (inst/sec)
gpgpu_simulation_rate = 325 (cycle/sec)
gpgpu_silicon_slowdown = 923076x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1764178
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     142.0105
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.3624% 
max_total_param_size = 0
gpu_stall_dramfull = 208896
gpu_stall_icnt2sh    = 370560
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3448
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7658
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      11.3207 GB/Sec
gpu_total_sim_rate=46454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 70960
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 45970
L1D_cache:
	L1D_cache_core[0]: Access = 46300, Miss = 28026, Miss_rate = 0.605, Pending_hits = 2871, Reservation_fails = 19805
	L1D_cache_core[1]: Access = 45664, Miss = 27993, Miss_rate = 0.613, Pending_hits = 3096, Reservation_fails = 20365
	L1D_cache_core[2]: Access = 45424, Miss = 27508, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17543
	L1D_cache_core[3]: Access = 45250, Miss = 27219, Miss_rate = 0.602, Pending_hits = 3303, Reservation_fails = 20425
	L1D_cache_core[4]: Access = 45602, Miss = 28075, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 20706
	L1D_cache_core[5]: Access = 45026, Miss = 27478, Miss_rate = 0.610, Pending_hits = 2706, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 45824, Miss = 27817, Miss_rate = 0.607, Pending_hits = 2892, Reservation_fails = 20497
	L1D_cache_core[7]: Access = 45389, Miss = 27500, Miss_rate = 0.606, Pending_hits = 2992, Reservation_fails = 17886
	L1D_cache_core[8]: Access = 45393, Miss = 27605, Miss_rate = 0.608, Pending_hits = 2921, Reservation_fails = 19176
	L1D_cache_core[9]: Access = 45522, Miss = 27397, Miss_rate = 0.602, Pending_hits = 3026, Reservation_fails = 20512
	L1D_cache_core[10]: Access = 45107, Miss = 27386, Miss_rate = 0.607, Pending_hits = 2960, Reservation_fails = 20698
	L1D_cache_core[11]: Access = 46114, Miss = 27775, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 20029
	L1D_cache_core[12]: Access = 45248, Miss = 27534, Miss_rate = 0.609, Pending_hits = 2935, Reservation_fails = 24503
	L1D_cache_core[13]: Access = 46528, Miss = 28322, Miss_rate = 0.609, Pending_hits = 3083, Reservation_fails = 22344
	L1D_cache_core[14]: Access = 46335, Miss = 28330, Miss_rate = 0.611, Pending_hits = 3136, Reservation_fails = 20120
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 415965
	L1D_total_cache_miss_rate = 0.6075
	L1D_total_cache_pending_hits = 44879
	L1D_total_cache_reservation_fails = 306898
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26712
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 144846
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2390382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50790
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34605
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30654
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 298944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 144846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2441172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34605
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
49029, 27585, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 468973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405462
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 112616
gpgpu_n_l1cache_bkconflict = 32165
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32165
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1635196	W0_Idle:13090092	W0_Scoreboard:10459245	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3243696 {8:405462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211328 {8:26416,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64873920 {40:1621848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4226560 {40:105664,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221858 	16175 	60826 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1127092 	671278 	159641 	16711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25050 	1084 	220 	507179 	28591 	29109 	13616 	2571 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	213014 	249948 	244908 	305569 	747199 	213963 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1449 	403 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.615514  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.804124  7.884244  7.698073 
dram[1]:  7.470149  7.414051  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.160083  8.010283  7.800821 
dram[2]:  7.644781  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.246187  7.227147  7.818574  8.093645 
dram[3]:  7.446617  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.881288  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.557983  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.968421  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384964/54151 = 7.109084
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1279       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1359      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1282       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1357      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1281       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127265
bank skew: 1970/766 = 2.57
chip skew: 23072/19534 = 1.18
average mf latency per bank:
dram[0]:       6323      4604      5806      4612      4962      3806      5119      3899      4674      3572      5373      4349      5427      4010      5590      4101
dram[1]:       4849      4454      4772      4375      4379      4186      4679      4120      4075      3570      4268      4066      4087      3644      4254      3787
dram[2]:       4283      5939      4378      6057      3627      5050      3568      5386      3377      4650      3765      5701      3707      5380      3736      5592
dram[3]:       4196      4638      4212      4733      3970      4282      4072      4725      3646      3830      3976      4189      3463      3978      3685      4232
dram[4]:       6318      4416      5985      4563      5249      3691      5300      3858      4870      3507      5420      4528      5535      3787      5485      4204
dram[5]:       4294      4920      4219      4937      3965      4407      4284      4744      3927      4045      3909      4493      3701      3920      3792      4286
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1033      1414      1048      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1106      1173      1151      1403      1142      1424      1100      1423       984      1394      1057       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1026       918       985      1197      1018      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5352610 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60032 n_rd=43992 n_rd_L2_A=0 n_write=0 n_wr_bk=19603 bw_util=0.02341
n_activity=491313 dram_eff=0.2589
bk0: 2506a 5408458i bk1: 3394a 5401149i bk2: 2230a 5411139i bk3: 3008a 5405619i bk4: 2580a 5407991i bk5: 3466a 5398594i bk6: 2576a 5408329i bk7: 3424a 5398526i bk8: 2794a 5404807i bk9: 3884a 5392537i bk10: 2114a 5409986i bk11: 2930a 5402965i bk12: 1926a 5412762i bk13: 2756a 5405774i bk14: 1800a 5415506i bk15: 2604a 5408063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855111
Row_Buffer_Locality_read = 0.918644
Row_Buffer_Locality_write = 0.680860
Bank_Level_Parallism = 1.416136
Bank_Level_Parallism_Col = 1.385987
Bank_Level_Parallism_Ready = 1.061013
write_to_read_ratio_blp_rw_average = 0.531314
GrpLevelPara = 1.211514 

BW Util details:
bwutil = 0.023409 
total_CMD = 5433496 
util_bw = 127190 
Wasted_Col = 143685 
Wasted_Row = 92423 
Idle = 5070198 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76147 
CCDLc_limit = 39523 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62809 

Commands details: 
total_CMD = 5433496 
n_nop = 5352610 
Read = 43992 
Write = 0 
L2_Alloc = 0 
L2_WB = 19603 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60032 
total_req = 63595 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63595 
Row_Bus_Util =  0.003203 
CoL_Bus_Util = 0.011704 
Either_Row_CoL_Bus_Util = 0.014887 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001372 
queue_avg = 0.170315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5340625 n_act=9884 n_pre=9868 n_ref_event=0 n_req=69043 n_rd=50184 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.02696
n_activity=548440 dram_eff=0.2671
bk0: 3042a 5404830i bk1: 3706a 5397634i bk2: 2714a 5407070i bk3: 3214a 5399929i bk4: 3178a 5400195i bk5: 3676a 5394601i bk6: 3234a 5401600i bk7: 3676a 5395324i bk8: 3640a 5395555i bk9: 4122a 5389729i bk10: 2730a 5402876i bk11: 3062a 5400177i bk12: 2388a 5407363i bk13: 2820a 5403837i bk14: 2268a 5410360i bk15: 2714a 5405847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857046
Row_Buffer_Locality_read = 0.919955
Row_Buffer_Locality_write = 0.689644
Bank_Level_Parallism = 1.458439
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026960 
total_CMD = 5433496 
util_bw = 146486 
Wasted_Col = 162792 
Wasted_Row = 101634 
Idle = 5022584 

BW Util Bottlenecks: 
RCDc_limit = 43128 
RCDWRc_limit = 34543 
WTRc_limit = 19160 
RTWc_limit = 89038 
CCDLc_limit = 45685 
rwq = 0 
CCDLc_limit_alone = 28464 
WTRc_limit_alone = 17467 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5433496 
n_nop = 5340625 
Read = 50184 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 9884 
n_pre = 9868 
n_ref = 0 
n_req = 69043 
total_req = 73243 

Dual Bus Interface Util: 
issued_total_row = 19752 
issued_total_col = 73243 
Row_Bus_Util =  0.003635 
CoL_Bus_Util = 0.013480 
Either_Row_CoL_Bus_Util = 0.017092 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001335 
queue_avg = 0.201158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5352705 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60067 n_rd=44016 n_rd_L2_A=0 n_write=0 n_wr_bk=19620 bw_util=0.02342
n_activity=490006 dram_eff=0.2597
bk0: 3416a 5401790i bk1: 2516a 5408954i bk2: 3008a 5404246i bk3: 2222a 5411697i bk4: 3468a 5399185i bk5: 2578a 5406873i bk6: 3442a 5398464i bk7: 2570a 5409287i bk8: 3896a 5394067i bk9: 2806a 5404661i bk10: 3012a 5402701i bk11: 2000a 5411514i bk12: 2754a 5405589i bk13: 1930a 5413238i bk14: 2624a 5408061i bk15: 1774a 5416040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856477
Row_Buffer_Locality_read = 0.919325
Row_Buffer_Locality_write = 0.684132
Bank_Level_Parallism = 1.415277
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023424 
total_CMD = 5433496 
util_bw = 127272 
Wasted_Col = 143153 
Wasted_Row = 90464 
Idle = 5072607 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76499 
CCDLc_limit = 39397 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63014 

Commands details: 
total_CMD = 5433496 
n_nop = 5352705 
Read = 44016 
Write = 0 
L2_Alloc = 0 
L2_WB = 19620 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60067 
total_req = 63636 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63636 
Row_Bus_Util =  0.003175 
CoL_Bus_Util = 0.011712 
Either_Row_CoL_Bus_Util = 0.014869 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001201 
queue_avg = 0.166453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5340408 n_act=9982 n_pre=9966 n_ref_event=0 n_req=69053 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23072 bw_util=0.02697
n_activity=549955 dram_eff=0.2664
bk0: 3700a 5398094i bk1: 3054a 5403349i bk2: 3234a 5399160i bk3: 2708a 5406213i bk4: 3662a 5394509i bk5: 3184a 5398962i bk6: 3682a 5394663i bk7: 3222a 5400310i bk8: 4118a 5389438i bk9: 3648a 5394438i bk10: 3160a 5399102i bk11: 2612a 5404304i bk12: 2814a 5404365i bk13: 2400a 5407818i bk14: 2728a 5405990i bk15: 2262a 5412117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855662
Row_Buffer_Locality_read = 0.919064
Row_Buffer_Locality_write = 0.686987
Bank_Level_Parallism = 1.464061
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026966 
total_CMD = 5433496 
util_bw = 146520 
Wasted_Col = 162932 
Wasted_Row = 102825 
Idle = 5021219 

BW Util Bottlenecks: 
RCDc_limit = 43600 
RCDWRc_limit = 34868 
WTRc_limit = 18375 
RTWc_limit = 90848 
CCDLc_limit = 44989 
rwq = 0 
CCDLc_limit_alone = 28038 
WTRc_limit_alone = 16807 
RTWc_limit_alone = 75465 

Commands details: 
total_CMD = 5433496 
n_nop = 5340408 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23072 
n_act = 9982 
n_pre = 9966 
n_ref = 0 
n_req = 69053 
total_req = 73260 

Dual Bus Interface Util: 
issued_total_row = 19948 
issued_total_col = 73260 
Row_Bus_Util =  0.003671 
CoL_Bus_Util = 0.013483 
Either_Row_CoL_Bus_Util = 0.017132 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001289 
queue_avg = 0.208003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5352911 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59753 n_rd=43762 n_rd_L2_A=0 n_write=0 n_wr_bk=19534 bw_util=0.0233
n_activity=489463 dram_eff=0.2586
bk0: 2486a 5409302i bk1: 3366a 5400718i bk2: 2240a 5412033i bk3: 3000a 5405125i bk4: 2554a 5406971i bk5: 3464a 5398645i bk6: 2578a 5409532i bk7: 3418a 5399067i bk8: 2772a 5404154i bk9: 3880a 5393099i bk10: 2072a 5410590i bk11: 2878a 5402528i bk12: 1922a 5413652i bk13: 2752a 5405265i bk14: 1782a 5415552i bk15: 2598a 5408373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854668
Row_Buffer_Locality_read = 0.918285
Row_Buffer_Locality_write = 0.680570
Bank_Level_Parallism = 1.419005
Bank_Level_Parallism_Col = 1.389193
Bank_Level_Parallism_Ready = 1.057706
write_to_read_ratio_blp_rw_average = 0.529439
GrpLevelPara = 1.215449 

BW Util details:
bwutil = 0.023298 
total_CMD = 5433496 
util_bw = 126592 
Wasted_Col = 142995 
Wasted_Row = 91138 
Idle = 5072771 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76470 
CCDLc_limit = 39202 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63156 

Commands details: 
total_CMD = 5433496 
n_nop = 5352911 
Read = 43762 
Write = 0 
L2_Alloc = 0 
L2_WB = 19534 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59753 
total_req = 63296 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63296 
Row_Bus_Util =  0.003199 
CoL_Bus_Util = 0.011649 
Either_Row_CoL_Bus_Util = 0.014831 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.167426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5433496 n_nop=5345761 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02621
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5403784i bk1: 3422a 5400794i bk2: 2724a 5406547i bk3: 3124a 5403365i bk4: 3162a 5401584i bk5: 3532a 5398529i bk6: 3238a 5402786i bk7: 3554a 5398970i bk8: 3618a 5396861i bk9: 3894a 5393667i bk10: 2670a 5402938i bk11: 2906a 5402906i bk12: 2380a 5408378i bk13: 2696a 5406144i bk14: 2260a 5411064i bk15: 2614a 5408875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.026205 
total_CMD = 5433496 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5058153 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5433496 
n_nop = 5345761 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.003062 
CoL_Bus_Util = 0.013103 
Either_Row_CoL_Bus_Util = 0.016147 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001071 
queue_avg = 0.163990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157238, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 180058, Miss = 33650, Miss_rate = 0.187, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 169346, Miss = 30692, Miss_rate = 0.181, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 188798, Miss = 35996, Miss_rate = 0.191, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 178244, Miss = 33836, Miss_rate = 0.190, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 157832, Miss = 24860, Miss_rate = 0.158, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 186902, Miss = 36160, Miss_rate = 0.193, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 171128, Miss = 30562, Miss_rate = 0.179, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 155584, Miss = 24844, Miss_rate = 0.160, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 178862, Miss = 33548, Miss_rate = 0.188, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 170034, Miss = 30526, Miss_rate = 0.180, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 186360, Miss = 34068, Miss_rate = 0.183, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2080386
L2_total_cache_misses = 373750
L2_total_cache_miss_rate = 0.1797
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 801848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71476
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 714
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2142
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80544
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2080386
icnt_total_pkts_simt_to_mem=784737
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2688652
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2864923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 7)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 7)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5129 (67 samples)
	minimum = 5 (67 samples)
	maximum = 227.627 (67 samples)
Network latency average = 21.1178 (67 samples)
	minimum = 5 (67 samples)
	maximum = 225.03 (67 samples)
Flit latency average = 20.2678 (67 samples)
	minimum = 5 (67 samples)
	maximum = 224.537 (67 samples)
Fragmentation average = 0.00293221 (67 samples)
	minimum = 0 (67 samples)
	maximum = 72.4328 (67 samples)
Injected packet rate average = 0.0698032 (67 samples)
	minimum = 0.0240917 (67 samples)
	maximum = 0.19312 (67 samples)
Accepted packet rate average = 0.0698032 (67 samples)
	minimum = 0.0234977 (67 samples)
	maximum = 0.10999 (67 samples)
Injected flit rate average = 0.0743524 (67 samples)
	minimum = 0.0311968 (67 samples)
	maximum = 0.193301 (67 samples)
Accepted flit rate average = 0.0743524 (67 samples)
	minimum = 0.0313274 (67 samples)
	maximum = 0.10999 (67 samples)
Injected packet size average = 1.06517 (67 samples)
Accepted packet size average = 1.06517 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 53 sec (5393 sec)
gpgpu_simulation_rate = 46454 (inst/sec)
gpgpu_simulation_rate = 327 (cycle/sec)
gpgpu_silicon_slowdown = 917431x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
kernel_stream_id = 60205
gpu_sim_cycle = 25591
gpu_sim_insn = 177120
gpu_ipc =       6.9212
gpu_tot_sim_cycle = 1789769
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     140.0789
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9663% 
max_total_param_size = 0
gpu_stall_dramfull = 208896
gpu_stall_icnt2sh    = 370560
partiton_level_parallism =       0.0545
partiton_level_parallism_total  =       0.3407
partiton_level_parallism_util =       1.0227
partiton_level_parallism_util_total  =       1.7628
L2_BW  =       1.8839 GB/Sec
L2_BW_total  =      11.1858 GB/Sec
gpu_total_sim_rate=46094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 71660
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 45970
L1D_cache:
	L1D_cache_core[0]: Access = 46379, Miss = 28074, Miss_rate = 0.605, Pending_hits = 2871, Reservation_fails = 19805
	L1D_cache_core[1]: Access = 45743, Miss = 28041, Miss_rate = 0.613, Pending_hits = 3096, Reservation_fails = 20365
	L1D_cache_core[2]: Access = 45424, Miss = 27508, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17543
	L1D_cache_core[3]: Access = 45250, Miss = 27219, Miss_rate = 0.602, Pending_hits = 3303, Reservation_fails = 20425
	L1D_cache_core[4]: Access = 45602, Miss = 28075, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 20706
	L1D_cache_core[5]: Access = 45026, Miss = 27478, Miss_rate = 0.610, Pending_hits = 2706, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 45824, Miss = 27817, Miss_rate = 0.607, Pending_hits = 2892, Reservation_fails = 20497
	L1D_cache_core[7]: Access = 45389, Miss = 27500, Miss_rate = 0.606, Pending_hits = 2992, Reservation_fails = 17886
	L1D_cache_core[8]: Access = 45472, Miss = 27637, Miss_rate = 0.608, Pending_hits = 2921, Reservation_fails = 19176
	L1D_cache_core[9]: Access = 45601, Miss = 27445, Miss_rate = 0.602, Pending_hits = 3026, Reservation_fails = 20512
	L1D_cache_core[10]: Access = 45186, Miss = 27434, Miss_rate = 0.607, Pending_hits = 2960, Reservation_fails = 20698
	L1D_cache_core[11]: Access = 46193, Miss = 27823, Miss_rate = 0.602, Pending_hits = 2969, Reservation_fails = 20029
	L1D_cache_core[12]: Access = 45327, Miss = 27582, Miss_rate = 0.609, Pending_hits = 2935, Reservation_fails = 24503
	L1D_cache_core[13]: Access = 46607, Miss = 28370, Miss_rate = 0.609, Pending_hits = 3083, Reservation_fails = 22344
	L1D_cache_core[14]: Access = 46414, Miss = 28378, Miss_rate = 0.611, Pending_hits = 3136, Reservation_fails = 20120
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 416381
	L1D_total_cache_miss_rate = 0.6075
	L1D_total_cache_pending_hits = 44879
	L1D_total_cache_reservation_fails = 306898
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26712
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 144927
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2395172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34605
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30654
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 299376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 144927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104691
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2446662

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34605
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50235, 27585, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 470989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405878
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 32165
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32165
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1635655	W0_Idle:13423997	W0_Scoreboard:10571127	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3247024 {8:405878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216928 {8:27116,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64940480 {40:1623512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4338560 {40:108464,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1129314 	671278 	159641 	16711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25741 	1093 	220 	507874 	28591 	29109 	13616 	2571 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215236 	249948 	244908 	305569 	747199 	213963 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1479 	403 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4604      5806      4612      4962      3806      5119      3899      4674      3572      5373      4349      5427      4011      5590      4109
dram[1]:       4854      4454      4777      4375      4383      4186      4683      4120      4079      3570      4270      4066      4100      3646      4272      3794
dram[2]:       4283      5939      4378      6057      3627      5050      3568      5386      3377      4650      3765      5701      3708      5380      3744      5592
dram[3]:       4196      4644      4212      4738      3970      4286      4072      4729      3646      3833      3976      4190      3464      3991      3692      4246
dram[4]:       6318      4416      5985      4563      5249      3691      5300      3858      4870      3507      5420      4528      5535      3792      5485      4210
dram[5]:       4298      4920      4223      4937      3969      4407      4288      4744      3931      4045      3911      4493      3710      3928      3809      4292
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1033      1414      1048      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1106      1173      1151      1403      1142      1424      1100      1423       984      1394      1057       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1026       918       985      1197      1018      1458      1004      1563      1060      1565      1060      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5431423 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02308
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5487276i bk1: 3398a 5479967i bk2: 2230a 5489957i bk3: 3008a 5484437i bk4: 2580a 5486809i bk5: 3466a 5477412i bk6: 2576a 5487147i bk7: 3424a 5477344i bk8: 2794a 5483625i bk9: 3884a 5471355i bk10: 2114a 5488804i bk11: 2930a 5481783i bk12: 1926a 5491580i bk13: 2756a 5484571i bk14: 1800a 5494324i bk15: 2604a 5486881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.023076 
total_CMD = 5512314 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5148991 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5512314 
n_nop = 5431423 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003157 
CoL_Bus_Util = 0.011538 
Either_Row_CoL_Bus_Util = 0.014675 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001372 
queue_avg = 0.167880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5419436 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02658
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5483649i bk1: 3710a 5476422i bk2: 2714a 5485886i bk3: 3214a 5478746i bk4: 3178a 5479012i bk5: 3676a 5473418i bk6: 3234a 5480417i bk7: 3676a 5474141i bk8: 3640a 5474373i bk9: 4122a 5468547i bk10: 2730a 5481694i bk11: 3062a 5478995i bk12: 2388a 5486182i bk13: 2820a 5482656i bk14: 2268a 5489179i bk15: 2714a 5484666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026576 
total_CMD = 5512314 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5101367 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5512314 
n_nop = 5419436 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003584 
CoL_Bus_Util = 0.013288 
Either_Row_CoL_Bus_Util = 0.016849 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001335 
queue_avg = 0.198292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5431513 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02309
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5480608i bk1: 2516a 5487772i bk2: 3008a 5483064i bk3: 2222a 5490515i bk4: 3468a 5478003i bk5: 2578a 5485691i bk6: 3442a 5477282i bk7: 2570a 5488105i bk8: 3896a 5472885i bk9: 2806a 5483479i bk10: 3012a 5481519i bk11: 2000a 5490332i bk12: 2754a 5484364i bk13: 1930a 5492056i bk14: 2624a 5486879i bk15: 1774a 5494858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023092 
total_CMD = 5512314 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5151374 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5512314 
n_nop = 5431513 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.003130 
CoL_Bus_Util = 0.011546 
Either_Row_CoL_Bus_Util = 0.014658 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001200 
queue_avg = 0.164073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5419214 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02658
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5476882i bk1: 3054a 5482165i bk2: 3234a 5477977i bk3: 2708a 5485030i bk4: 3662a 5473326i bk5: 3184a 5477779i bk6: 3682a 5473481i bk7: 3222a 5479128i bk8: 4118a 5468256i bk9: 3648a 5473256i bk10: 3160a 5477920i bk11: 2612a 5483122i bk12: 2814a 5483163i bk13: 2400a 5486637i bk14: 2728a 5484809i bk15: 2262a 5490936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026584 
total_CMD = 5512314 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5099977 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5512314 
n_nop = 5419214 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003619 
CoL_Bus_Util = 0.013292 
Either_Row_CoL_Bus_Util = 0.016889 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001289 
queue_avg = 0.205039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205039
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5431724 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02297
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5488120i bk1: 3370a 5479536i bk2: 2240a 5490851i bk3: 3000a 5483943i bk4: 2554a 5485789i bk5: 3464a 5477463i bk6: 2578a 5488350i bk7: 3418a 5477885i bk8: 2772a 5482972i bk9: 3880a 5471917i bk10: 2072a 5489408i bk11: 2878a 5481346i bk12: 1922a 5492470i bk13: 2752a 5484062i bk14: 1782a 5494370i bk15: 2598a 5487191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.022967 
total_CMD = 5512314 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5151564 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5512314 
n_nop = 5431724 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.011484 
Either_Row_CoL_Bus_Util = 0.014620 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.165032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5512314 n_nop=5424579 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02583
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5482602i bk1: 3422a 5479612i bk2: 2724a 5485365i bk3: 3124a 5482183i bk4: 3162a 5480402i bk5: 3532a 5477347i bk6: 3238a 5481604i bk7: 3554a 5477788i bk8: 3618a 5475679i bk9: 3894a 5472485i bk10: 2670a 5481756i bk11: 2906a 5481724i bk12: 2380a 5487196i bk13: 2696a 5484962i bk14: 2260a 5489882i bk15: 2614a 5487693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.025831 
total_CMD = 5512314 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5136971 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5512314 
n_nop = 5424579 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.003018 
CoL_Bus_Util = 0.012915 
Either_Row_CoL_Bus_Util = 0.015916 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001071 
queue_avg = 0.161645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157490, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 180466, Miss = 33654, Miss_rate = 0.186, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 170076, Miss = 30692, Miss_rate = 0.180, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 189206, Miss = 36000, Miss_rate = 0.190, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 178596, Miss = 33844, Miss_rate = 0.190, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158048, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 187254, Miss = 36168, Miss_rate = 0.193, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 171822, Miss = 30562, Miss_rate = 0.178, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 155800, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 179198, Miss = 33552, Miss_rate = 0.187, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 170756, Miss = 30526, Miss_rate = 0.179, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 186696, Miss = 34068, Miss_rate = 0.182, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2085408
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1792
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 803512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 974136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 209382
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 83344
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2085408
icnt_total_pkts_simt_to_mem=786411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05127
	minimum = 5
	maximum = 11
Network latency average = 5.05127
	minimum = 5
	maximum = 11
Slowest packet = 2688701
Flit latency average = 5.01135
	minimum = 5
	maximum = 11
Slowest flit = 2865123
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00928712
	minimum = 0 (at node 2)
	maximum = 0.0285257 (at node 17)
Accepted packet rate average = 0.00928712
	minimum = 0 (at node 2)
	maximum = 0.0221172 (at node 1)
Injected flit rate average = 0.00969091
	minimum = 0 (at node 2)
	maximum = 0.0285257 (at node 17)
Accepted flit rate average= 0.00969091
	minimum = 0 (at node 2)
	maximum = 0.0221172 (at node 1)
Injected packet length average = 1.04348
Accepted packet length average = 1.04348
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2561 (68 samples)
	minimum = 5 (68 samples)
	maximum = 224.441 (68 samples)
Network latency average = 20.8816 (68 samples)
	minimum = 5 (68 samples)
	maximum = 221.882 (68 samples)
Flit latency average = 20.0434 (68 samples)
	minimum = 5 (68 samples)
	maximum = 221.397 (68 samples)
Fragmentation average = 0.00288909 (68 samples)
	minimum = 0 (68 samples)
	maximum = 71.3676 (68 samples)
Injected packet rate average = 0.0689133 (68 samples)
	minimum = 0.0237374 (68 samples)
	maximum = 0.1907 (68 samples)
Accepted packet rate average = 0.0689133 (68 samples)
	minimum = 0.0231522 (68 samples)
	maximum = 0.108698 (68 samples)
Injected flit rate average = 0.0734015 (68 samples)
	minimum = 0.030738 (68 samples)
	maximum = 0.190878 (68 samples)
Accepted flit rate average = 0.0734015 (68 samples)
	minimum = 0.0308667 (68 samples)
	maximum = 0.108698 (68 samples)
Injected packet size average = 1.06513 (68 samples)
Accepted packet size average = 1.06513 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 39 sec (5439 sec)
gpgpu_simulation_rate = 46094 (inst/sec)
gpgpu_simulation_rate = 329 (cycle/sec)
gpgpu_silicon_slowdown = 911854x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
kernel_stream_id = 60205
gpu_sim_cycle = 5502
gpu_sim_insn = 1928448
gpu_ipc =     350.4995
gpu_tot_sim_cycle = 1795271
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     140.7238
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.4284% 
gpu_tot_occupancy = 31.1587% 
max_total_param_size = 0
gpu_stall_dramfull = 213248
gpu_stall_icnt2sh    = 375859
partiton_level_parallism =       0.8873
partiton_level_parallism_total  =       0.3423
partiton_level_parallism_util =       1.7746
partiton_level_parallism_util_total  =       1.7629
L2_BW  =      29.5503 GB/Sec
L2_BW_total  =      11.2420 GB/Sec
gpu_total_sim_rate=46321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 72815
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 46699, Miss = 28312, Miss_rate = 0.606, Pending_hits = 2871, Reservation_fails = 21101
	L1D_cache_core[1]: Access = 46063, Miss = 28281, Miss_rate = 0.614, Pending_hits = 3096, Reservation_fails = 21586
	L1D_cache_core[2]: Access = 45808, Miss = 27768, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45634, Miss = 27498, Miss_rate = 0.603, Pending_hits = 3303, Reservation_fails = 21429
	L1D_cache_core[4]: Access = 46050, Miss = 28394, Miss_rate = 0.617, Pending_hits = 2951, Reservation_fails = 21419
	L1D_cache_core[5]: Access = 45474, Miss = 27734, Miss_rate = 0.610, Pending_hits = 2715, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46144, Miss = 28057, Miss_rate = 0.608, Pending_hits = 2892, Reservation_fails = 22012
	L1D_cache_core[7]: Access = 45709, Miss = 27738, Miss_rate = 0.607, Pending_hits = 2994, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 45792, Miss = 27829, Miss_rate = 0.608, Pending_hits = 2953, Reservation_fails = 19465
	L1D_cache_core[9]: Access = 45921, Miss = 27682, Miss_rate = 0.603, Pending_hits = 3026, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45506, Miss = 27674, Miss_rate = 0.608, Pending_hits = 2960, Reservation_fails = 22407
	L1D_cache_core[11]: Access = 46513, Miss = 28001, Miss_rate = 0.602, Pending_hits = 3001, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45647, Miss = 27820, Miss_rate = 0.609, Pending_hits = 2936, Reservation_fails = 26081
	L1D_cache_core[13]: Access = 46927, Miss = 28609, Miss_rate = 0.610, Pending_hits = 3083, Reservation_fails = 23700
	L1D_cache_core[14]: Access = 46734, Miss = 28556, Miss_rate = 0.611, Pending_hits = 3168, Reservation_fails = 20467
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 419953
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 45011
	L1D_total_cache_reservation_fails = 322394
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146871
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2424473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52645
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 31760
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 146871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105987
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2477118

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 171245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80978
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50328, 27678, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 478060
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409415
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657003	W0_Idle:13435796	W0_Scoreboard:10635300	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3275320 {8:409415,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217320 {8:27165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65506400 {40:1637660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4346400 {40:108660,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1135639 	678616 	162180 	17249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25773 	1100 	222 	511191 	28766 	29335 	14298 	2943 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215971 	251132 	245784 	306862 	757586 	216228 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1483 	409 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4649      5806      4648      4962      3846      5119      3933      4674      3609      5373      4368      5427      4072      5590      4229
dram[1]:       4992      4475      4935      4398      4519      4212      4821      4141      4173      3588      4309      4075      4110      3690      4378      3886
dram[2]:       4324      5939      4413      6057      3661      5050      3600      5386      3412      4650      3782      5701      3807      5380      3871      5592
dram[3]:       4223      4771      4240      4885      4005      4416      4099      4868      3672      3926      3988      4216      3550      4000      3810      4357
dram[4]:       6318      4459      5985      4599      5249      3728      5300      3896      4870      3544      5420      4541      5535      3880      5485      4296
dram[5]:       4423      4954      4363      4970      4103      4449      4419      4774      4026      4078      3950      4503      3715      3993      3906      4378
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1150      1424      1161      1423      1173      1394      1177       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5448367 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.023
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5504220i bk1: 3398a 5496911i bk2: 2230a 5506901i bk3: 3008a 5501381i bk4: 2580a 5503753i bk5: 3466a 5494356i bk6: 2576a 5504091i bk7: 3424a 5494288i bk8: 2794a 5500569i bk9: 3884a 5488299i bk10: 2114a 5505748i bk11: 2930a 5498727i bk12: 1926a 5508524i bk13: 2756a 5501515i bk14: 1800a 5511268i bk15: 2604a 5503825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.023005 
total_CMD = 5529258 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5165935 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5529258 
n_nop = 5448367 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003147 
CoL_Bus_Util = 0.011502 
Either_Row_CoL_Bus_Util = 0.014630 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001372 
queue_avg = 0.167365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5436380 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02649
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5500593i bk1: 3710a 5493366i bk2: 2714a 5502830i bk3: 3214a 5495690i bk4: 3178a 5495956i bk5: 3676a 5490362i bk6: 3234a 5497361i bk7: 3676a 5491085i bk8: 3640a 5491317i bk9: 4122a 5485491i bk10: 2730a 5498638i bk11: 3062a 5495939i bk12: 2388a 5503126i bk13: 2820a 5499600i bk14: 2268a 5506123i bk15: 2714a 5501610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026495 
total_CMD = 5529258 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5118311 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5529258 
n_nop = 5436380 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003573 
CoL_Bus_Util = 0.013247 
Either_Row_CoL_Bus_Util = 0.016798 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001335 
queue_avg = 0.197684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5448457 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02302
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5497552i bk1: 2516a 5504716i bk2: 3008a 5500008i bk3: 2222a 5507459i bk4: 3468a 5494947i bk5: 2578a 5502635i bk6: 3442a 5494226i bk7: 2570a 5505049i bk8: 3896a 5489829i bk9: 2806a 5500423i bk10: 3012a 5498463i bk11: 2000a 5507276i bk12: 2754a 5501308i bk13: 1930a 5509000i bk14: 2624a 5503823i bk15: 1774a 5511802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023022 
total_CMD = 5529258 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5168318 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5529258 
n_nop = 5448457 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.003120 
CoL_Bus_Util = 0.011511 
Either_Row_CoL_Bus_Util = 0.014613 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001200 
queue_avg = 0.163570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5436158 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.0265
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5493826i bk1: 3054a 5499109i bk2: 3234a 5494921i bk3: 2708a 5501974i bk4: 3662a 5490270i bk5: 3184a 5494723i bk6: 3682a 5490425i bk7: 3222a 5496072i bk8: 4118a 5485200i bk9: 3648a 5490200i bk10: 3160a 5494864i bk11: 2612a 5500066i bk12: 2814a 5500107i bk13: 2400a 5503581i bk14: 2728a 5501753i bk15: 2262a 5507880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026503 
total_CMD = 5529258 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5116921 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5529258 
n_nop = 5436158 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003608 
CoL_Bus_Util = 0.013251 
Either_Row_CoL_Bus_Util = 0.016838 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001289 
queue_avg = 0.204411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5448668 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.0229
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5505064i bk1: 3370a 5496480i bk2: 2240a 5507795i bk3: 3000a 5500887i bk4: 2554a 5502733i bk5: 3464a 5494407i bk6: 2578a 5505294i bk7: 3418a 5494829i bk8: 2772a 5499916i bk9: 3880a 5488861i bk10: 2072a 5506352i bk11: 2878a 5498290i bk12: 1922a 5509414i bk13: 2752a 5501006i bk14: 1782a 5511314i bk15: 2598a 5504135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.022897 
total_CMD = 5529258 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5168508 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5529258 
n_nop = 5448668 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003144 
CoL_Bus_Util = 0.011448 
Either_Row_CoL_Bus_Util = 0.014575 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.164526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5529258 n_nop=5441523 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02575
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5499546i bk1: 3422a 5496556i bk2: 2724a 5502309i bk3: 3124a 5499127i bk4: 3162a 5497346i bk5: 3532a 5494291i bk6: 3238a 5498548i bk7: 3554a 5494732i bk8: 3618a 5492623i bk9: 3894a 5489429i bk10: 2670a 5498700i bk11: 2906a 5498668i bk12: 2380a 5504140i bk13: 2696a 5501906i bk14: 2260a 5506826i bk15: 2614a 5504637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.025751 
total_CMD = 5529258 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5153915 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5529258 
n_nop = 5441523 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.003009 
CoL_Bus_Util = 0.012876 
Either_Row_CoL_Bus_Util = 0.015867 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001071 
queue_avg = 0.161149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157490, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 182270, Miss = 33654, Miss_rate = 0.185, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 171996, Miss = 30692, Miss_rate = 0.178, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 191002, Miss = 36000, Miss_rate = 0.188, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 180512, Miss = 33844, Miss_rate = 0.187, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158124, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 189166, Miss = 36168, Miss_rate = 0.191, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 173798, Miss = 30562, Miss_rate = 0.176, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 155800, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 181034, Miss = 33552, Miss_rate = 0.185, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 172660, Miss = 30526, Miss_rate = 0.177, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 188492, Miss = 34068, Miss_rate = 0.181, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2102344
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1778
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 817660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 988284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211974
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 83540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2102344
icnt_total_pkts_simt_to_mem=792589
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.5899
	minimum = 5
	maximum = 639
Network latency average = 72.537
	minimum = 5
	maximum = 639
Slowest packet = 2704756
Flit latency average = 69.0754
	minimum = 5
	maximum = 639
Slowest flit = 2881517
Fragmentation average = 0.0117793
	minimum = 0
	maximum = 121
Injected packet rate average = 0.146869
	minimum = 0 (at node 15)
	maximum = 0.359142 (at node 22)
Accepted packet rate average = 0.146869
	minimum = 0 (at node 15)
	maximum = 0.25518 (at node 4)
Injected flit rate average = 0.155593
	minimum = 0 (at node 15)
	maximum = 0.359142 (at node 22)
Accepted flit rate average= 0.155593
	minimum = 0 (at node 15)
	maximum = 0.25518 (at node 4)
Injected packet length average = 1.0594
Accepted packet length average = 1.0594
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0725 (69 samples)
	minimum = 5 (69 samples)
	maximum = 230.449 (69 samples)
Network latency average = 21.6302 (69 samples)
	minimum = 5 (69 samples)
	maximum = 227.928 (69 samples)
Flit latency average = 20.754 (69 samples)
	minimum = 5 (69 samples)
	maximum = 227.449 (69 samples)
Fragmentation average = 0.00301794 (69 samples)
	minimum = 0 (69 samples)
	maximum = 72.087 (69 samples)
Injected packet rate average = 0.0700431 (69 samples)
	minimum = 0.0233934 (69 samples)
	maximum = 0.193141 (69 samples)
Accepted packet rate average = 0.0700431 (69 samples)
	minimum = 0.0228166 (69 samples)
	maximum = 0.110821 (69 samples)
Injected flit rate average = 0.0745926 (69 samples)
	minimum = 0.0302925 (69 samples)
	maximum = 0.193317 (69 samples)
Accepted flit rate average = 0.0745926 (69 samples)
	minimum = 0.0304194 (69 samples)
	maximum = 0.110821 (69 samples)
Injected packet size average = 1.06495 (69 samples)
Accepted packet size average = 1.06495 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 54 sec (5454 sec)
gpgpu_simulation_rate = 46321 (inst/sec)
gpgpu_simulation_rate = 329 (cycle/sec)
gpgpu_silicon_slowdown = 911854x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1821986
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     138.6713
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1130% 
max_total_param_size = 0
gpu_stall_dramfull = 213248
gpu_stall_icnt2sh    = 375859
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3373
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7628
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      11.0779 GB/Sec
gpu_total_sim_rate=45929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 72827
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 46699, Miss = 28312, Miss_rate = 0.606, Pending_hits = 2871, Reservation_fails = 21101
	L1D_cache_core[1]: Access = 46063, Miss = 28281, Miss_rate = 0.614, Pending_hits = 3096, Reservation_fails = 21586
	L1D_cache_core[2]: Access = 45808, Miss = 27768, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45634, Miss = 27498, Miss_rate = 0.603, Pending_hits = 3303, Reservation_fails = 21429
	L1D_cache_core[4]: Access = 46081, Miss = 28410, Miss_rate = 0.617, Pending_hits = 2951, Reservation_fails = 21419
	L1D_cache_core[5]: Access = 45474, Miss = 27734, Miss_rate = 0.610, Pending_hits = 2715, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46144, Miss = 28057, Miss_rate = 0.608, Pending_hits = 2892, Reservation_fails = 22012
	L1D_cache_core[7]: Access = 45709, Miss = 27738, Miss_rate = 0.607, Pending_hits = 2994, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 45792, Miss = 27829, Miss_rate = 0.608, Pending_hits = 2953, Reservation_fails = 19465
	L1D_cache_core[9]: Access = 45921, Miss = 27682, Miss_rate = 0.603, Pending_hits = 3026, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45506, Miss = 27674, Miss_rate = 0.608, Pending_hits = 2960, Reservation_fails = 22407
	L1D_cache_core[11]: Access = 46513, Miss = 28001, Miss_rate = 0.602, Pending_hits = 3001, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45647, Miss = 27820, Miss_rate = 0.609, Pending_hits = 2936, Reservation_fails = 26081
	L1D_cache_core[13]: Access = 46927, Miss = 28609, Miss_rate = 0.610, Pending_hits = 3083, Reservation_fails = 23700
	L1D_cache_core[14]: Access = 46734, Miss = 28556, Miss_rate = 0.611, Pending_hits = 3168, Reservation_fails = 20467
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 419969
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 45011
	L1D_total_cache_reservation_fails = 322394
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146877
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2426133
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52657
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 31760
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 146877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 106002
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2478790

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 171245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80978
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50328, 27678, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 478564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409431
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 115136
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657003	W0_Idle:13466246	W0_Scoreboard:10655329	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3275448 {8:409431,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217416 {8:27177,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65508960 {40:1637724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4348320 {40:108708,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1135733 	678616 	162180 	17249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25785 	1100 	222 	511222 	28766 	29335 	14298 	2943 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216065 	251132 	245784 	306862 	757586 	216228 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1493 	409 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4649      5806      4648      4962      3846      5119      3933      4674      3609      5373      4368      5427      4072      5590      4229
dram[1]:       4992      4475      4935      4398      4519      4212      4821      4141      4173      3588      4309      4075      4110      3690      4382      3886
dram[2]:       4324      5939      4413      6057      3661      5050      3600      5386      3412      4650      3782      5701      3807      5380      3871      5592
dram[3]:       4223      4771      4240      4885      4005      4416      4099      4868      3672      3926      3988      4216      3550      4000      3810      4361
dram[4]:       6318      4459      5985      4599      5249      3728      5300      3896      4870      3544      5420      4541      5535      3880      5485      4296
dram[5]:       4423      4954      4363      4970      4103      4449      4419      4774      4026      4078      3950      4503      3715      3993      3908      4379
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1150      1424      1161      1423      1173      1394      1177       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5530647 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02267
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5586500i bk1: 3398a 5579191i bk2: 2230a 5589181i bk3: 3008a 5583661i bk4: 2580a 5586033i bk5: 3466a 5576636i bk6: 2576a 5586371i bk7: 3424a 5576568i bk8: 2794a 5582849i bk9: 3884a 5570579i bk10: 2114a 5588028i bk11: 2930a 5581007i bk12: 1926a 5590804i bk13: 2756a 5583795i bk14: 1800a 5593548i bk15: 2604a 5586105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.022668 
total_CMD = 5611538 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5248215 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5611538 
n_nop = 5530647 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003101 
CoL_Bus_Util = 0.011334 
Either_Row_CoL_Bus_Util = 0.014415 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001372 
queue_avg = 0.164911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5518660 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02611
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5582873i bk1: 3710a 5575646i bk2: 2714a 5585110i bk3: 3214a 5577970i bk4: 3178a 5578236i bk5: 3676a 5572642i bk6: 3234a 5579641i bk7: 3676a 5573365i bk8: 3640a 5573597i bk9: 4122a 5567771i bk10: 2730a 5580918i bk11: 3062a 5578219i bk12: 2388a 5585406i bk13: 2820a 5581880i bk14: 2268a 5588403i bk15: 2714a 5583890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026106 
total_CMD = 5611538 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5200591 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5611538 
n_nop = 5518660 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003520 
CoL_Bus_Util = 0.013053 
Either_Row_CoL_Bus_Util = 0.016551 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001335 
queue_avg = 0.194786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5530737 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02268
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5579832i bk1: 2516a 5586996i bk2: 3008a 5582288i bk3: 2222a 5589739i bk4: 3468a 5577227i bk5: 2578a 5584915i bk6: 3442a 5576506i bk7: 2570a 5587329i bk8: 3896a 5572109i bk9: 2806a 5582703i bk10: 3012a 5580743i bk11: 2000a 5589556i bk12: 2754a 5583588i bk13: 1930a 5591280i bk14: 2624a 5586103i bk15: 1774a 5594082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022684 
total_CMD = 5611538 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5250598 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5611538 
n_nop = 5530737 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.003074 
CoL_Bus_Util = 0.011342 
Either_Row_CoL_Bus_Util = 0.014399 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.161171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5518438 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02611
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5576106i bk1: 3054a 5581389i bk2: 3234a 5577201i bk3: 2708a 5584254i bk4: 3662a 5572550i bk5: 3184a 5577003i bk6: 3682a 5572705i bk7: 3222a 5578352i bk8: 4118a 5567480i bk9: 3648a 5572480i bk10: 3160a 5577144i bk11: 2612a 5582346i bk12: 2814a 5582387i bk13: 2400a 5585861i bk14: 2728a 5584033i bk15: 2262a 5590160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026114 
total_CMD = 5611538 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5199201 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5611538 
n_nop = 5518438 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003555 
CoL_Bus_Util = 0.013057 
Either_Row_CoL_Bus_Util = 0.016591 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001289 
queue_avg = 0.201414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5530948 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02256
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5587344i bk1: 3370a 5578760i bk2: 2240a 5590075i bk3: 3000a 5583167i bk4: 2554a 5585013i bk5: 3464a 5576687i bk6: 2578a 5587574i bk7: 3418a 5577109i bk8: 2772a 5582196i bk9: 3880a 5571141i bk10: 2072a 5588632i bk11: 2878a 5580570i bk12: 1922a 5591694i bk13: 2752a 5583286i bk14: 1782a 5593594i bk15: 2598a 5586415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.022561 
total_CMD = 5611538 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5250788 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5611538 
n_nop = 5530948 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003098 
CoL_Bus_Util = 0.011281 
Either_Row_CoL_Bus_Util = 0.014361 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001154 
queue_avg = 0.162114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5611538 n_nop=5523803 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02537
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5581826i bk1: 3422a 5578836i bk2: 2724a 5584589i bk3: 3124a 5581407i bk4: 3162a 5579626i bk5: 3532a 5576571i bk6: 3238a 5580828i bk7: 3554a 5577012i bk8: 3618a 5574903i bk9: 3894a 5571709i bk10: 2670a 5580980i bk11: 2906a 5580948i bk12: 2380a 5586420i bk13: 2696a 5584186i bk14: 2260a 5589106i bk15: 2614a 5586917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.025374 
total_CMD = 5611538 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5236195 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5611538 
n_nop = 5523803 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.012687 
Either_Row_CoL_Bus_Util = 0.015635 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001071 
queue_avg = 0.158787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157498, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 182270, Miss = 33654, Miss_rate = 0.185, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 172034, Miss = 30692, Miss_rate = 0.178, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 191002, Miss = 36000, Miss_rate = 0.188, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 180520, Miss = 33844, Miss_rate = 0.187, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158124, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 189174, Miss = 36168, Miss_rate = 0.191, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 173832, Miss = 30562, Miss_rate = 0.176, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 155808, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 181034, Miss = 33552, Miss_rate = 0.185, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 172698, Miss = 30526, Miss_rate = 0.177, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 188492, Miss = 34068, Miss_rate = 0.181, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2102486
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1778
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 817724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 988348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 212004
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 83588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2102486
icnt_total_pkts_simt_to_mem=792647
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2717072
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2894933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 4)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 4)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 4)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8187 (70 samples)
	minimum = 5 (70 samples)
	maximum = 227.329 (70 samples)
Network latency average = 21.3938 (70 samples)
	minimum = 5 (70 samples)
	maximum = 224.757 (70 samples)
Flit latency average = 20.529 (70 samples)
	minimum = 5 (70 samples)
	maximum = 224.271 (70 samples)
Fragmentation average = 0.00297482 (70 samples)
	minimum = 0 (70 samples)
	maximum = 71.0571 (70 samples)
Injected packet rate average = 0.0690461 (70 samples)
	minimum = 0.0230592 (70 samples)
	maximum = 0.190405 (70 samples)
Accepted packet rate average = 0.0690461 (70 samples)
	minimum = 0.0224907 (70 samples)
	maximum = 0.109314 (70 samples)
Injected flit rate average = 0.073531 (70 samples)
	minimum = 0.0298598 (70 samples)
	maximum = 0.190586 (70 samples)
Accepted flit rate average = 0.073531 (70 samples)
	minimum = 0.0299848 (70 samples)
	maximum = 0.109314 (70 samples)
Injected packet size average = 1.06495 (70 samples)
Accepted packet size average = 1.06495 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 41 sec (5501 sec)
gpgpu_simulation_rate = 45929 (inst/sec)
gpgpu_simulation_rate = 331 (cycle/sec)
gpgpu_silicon_slowdown = 906344x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
kernel_stream_id = 60205
gpu_sim_cycle = 25583
gpu_sim_insn = 157440
gpu_ipc =       6.1541
gpu_tot_sim_cycle = 1847569
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     136.8364
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.7681% 
max_total_param_size = 0
gpu_stall_dramfull = 213248
gpu_stall_icnt2sh    = 375859
partiton_level_parallism =       0.0491
partiton_level_parallism_total  =       0.3334
partiton_level_parallism_util =       1.0162
partiton_level_parallism_util_total  =       1.7602
L2_BW  =       1.6976 GB/Sec
L2_BW_total  =      10.9481 GB/Sec
gpu_total_sim_rate=45576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 73450
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 46699, Miss = 28312, Miss_rate = 0.606, Pending_hits = 2871, Reservation_fails = 21101
	L1D_cache_core[1]: Access = 46063, Miss = 28281, Miss_rate = 0.614, Pending_hits = 3096, Reservation_fails = 21586
	L1D_cache_core[2]: Access = 45808, Miss = 27768, Miss_rate = 0.606, Pending_hits = 3062, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45634, Miss = 27498, Miss_rate = 0.603, Pending_hits = 3303, Reservation_fails = 21429
	L1D_cache_core[4]: Access = 46081, Miss = 28410, Miss_rate = 0.617, Pending_hits = 2951, Reservation_fails = 21419
	L1D_cache_core[5]: Access = 45553, Miss = 27782, Miss_rate = 0.610, Pending_hits = 2715, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46223, Miss = 28105, Miss_rate = 0.608, Pending_hits = 2892, Reservation_fails = 22012
	L1D_cache_core[7]: Access = 45788, Miss = 27786, Miss_rate = 0.607, Pending_hits = 2994, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 45871, Miss = 27877, Miss_rate = 0.608, Pending_hits = 2953, Reservation_fails = 19465
	L1D_cache_core[9]: Access = 46000, Miss = 27730, Miss_rate = 0.603, Pending_hits = 3026, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45585, Miss = 27722, Miss_rate = 0.608, Pending_hits = 2960, Reservation_fails = 22407
	L1D_cache_core[11]: Access = 46592, Miss = 28049, Miss_rate = 0.602, Pending_hits = 3001, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45726, Miss = 27868, Miss_rate = 0.609, Pending_hits = 2936, Reservation_fails = 26081
	L1D_cache_core[13]: Access = 46927, Miss = 28609, Miss_rate = 0.610, Pending_hits = 3083, Reservation_fails = 23700
	L1D_cache_core[14]: Access = 46734, Miss = 28556, Miss_rate = 0.611, Pending_hits = 3168, Reservation_fails = 20467
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 420353
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 45011
	L1D_total_cache_reservation_fails = 322394
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2430390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 31760
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303664
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 146949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 106250
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2483670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 171245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80978
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50328, 27678, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 480356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409815
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657411	W0_Idle:13763728	W0_Scoreboard:10756617	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3278520 {8:409815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222400 {8:27800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65570400 {40:1639260,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4448000 {40:111200,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1137765 	678616 	162180 	17249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26401 	1107 	222 	511854 	28766 	29335 	14298 	2943 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218097 	251132 	245784 	306862 	757586 	216228 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1520 	409 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4649      5806      4648      4962      3846      5119      3933      4674      3609      5373      4368      5427      4072      5590      4242
dram[1]:       4998      4475      4940      4398      4523      4212      4825      4141      4177      3588      4311      4075      4110      3690      4402      3898
dram[2]:       4324      5939      4413      6057      3661      5050      3600      5386      3412      4650      3782      5701      3807      5380      3884      5592
dram[3]:       4223      4776      4240      4890      4005      4420      4099      4873      3672      3929      3988      4218      3550      4000      3822      4386
dram[4]:       6318      4459      5985      4599      5249      3728      5300      3896      4870      3544      5420      4541      5535      3880      5485      4310
dram[5]:       4426      4955      4366      4972      4105      4450      4422      4776      4028      4079      3951      4504      3715      3993      3928      4393
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1150      1424      1161      1423      1173      1394      1177       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5609440 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02235
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5665293i bk1: 3398a 5657984i bk2: 2230a 5667974i bk3: 3008a 5662454i bk4: 2580a 5664826i bk5: 3466a 5655429i bk6: 2576a 5665164i bk7: 3424a 5655361i bk8: 2794a 5661642i bk9: 3884a 5649372i bk10: 2114a 5666821i bk11: 2930a 5659800i bk12: 1926a 5669597i bk13: 2756a 5662588i bk14: 1800a 5672341i bk15: 2604a 5664898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.022354 
total_CMD = 5690331 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5327008 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5690331 
n_nop = 5609440 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003058 
CoL_Bus_Util = 0.011177 
Either_Row_CoL_Bus_Util = 0.014216 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001372 
queue_avg = 0.162628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5597453 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02574
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5661666i bk1: 3710a 5654439i bk2: 2714a 5663903i bk3: 3214a 5656763i bk4: 3178a 5657029i bk5: 3676a 5651435i bk6: 3234a 5658434i bk7: 3676a 5652158i bk8: 3640a 5652390i bk9: 4122a 5646564i bk10: 2730a 5659711i bk11: 3062a 5657012i bk12: 2388a 5664199i bk13: 2820a 5660673i bk14: 2268a 5667196i bk15: 2714a 5662683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025745 
total_CMD = 5690331 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5279384 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5690331 
n_nop = 5597453 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003472 
CoL_Bus_Util = 0.012872 
Either_Row_CoL_Bus_Util = 0.016322 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001335 
queue_avg = 0.192088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5609530 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02237
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5658625i bk1: 2516a 5665789i bk2: 3008a 5661081i bk3: 2222a 5668532i bk4: 3468a 5656020i bk5: 2578a 5663708i bk6: 3442a 5655299i bk7: 2570a 5666122i bk8: 3896a 5650902i bk9: 2806a 5661496i bk10: 3012a 5659536i bk11: 2000a 5668349i bk12: 2754a 5662381i bk13: 1930a 5670073i bk14: 2624a 5664896i bk15: 1774a 5672875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022370 
total_CMD = 5690331 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5329391 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5690331 
n_nop = 5609530 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.003032 
CoL_Bus_Util = 0.011185 
Either_Row_CoL_Bus_Util = 0.014200 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.158940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15894
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5597231 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02575
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5654899i bk1: 3054a 5660182i bk2: 3234a 5655994i bk3: 2708a 5663047i bk4: 3662a 5651343i bk5: 3184a 5655796i bk6: 3682a 5651498i bk7: 3222a 5657145i bk8: 4118a 5646273i bk9: 3648a 5651273i bk10: 3160a 5655937i bk11: 2612a 5661139i bk12: 2814a 5661180i bk13: 2400a 5664654i bk14: 2728a 5662826i bk15: 2262a 5668953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025752 
total_CMD = 5690331 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5277994 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5690331 
n_nop = 5597231 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003506 
CoL_Bus_Util = 0.012876 
Either_Row_CoL_Bus_Util = 0.016361 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001289 
queue_avg = 0.198625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198625
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5609741 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02225
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5666137i bk1: 3370a 5657553i bk2: 2240a 5668868i bk3: 3000a 5661960i bk4: 2554a 5663806i bk5: 3464a 5655480i bk6: 2578a 5666367i bk7: 3418a 5655902i bk8: 2772a 5660989i bk9: 3880a 5649934i bk10: 2072a 5667425i bk11: 2878a 5659363i bk12: 1922a 5670487i bk13: 2752a 5662079i bk14: 1782a 5672387i bk15: 2598a 5665208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.022249 
total_CMD = 5690331 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5329581 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5690331 
n_nop = 5609741 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003055 
CoL_Bus_Util = 0.011124 
Either_Row_CoL_Bus_Util = 0.014163 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.159869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5690331 n_nop=5602596 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02502
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5660619i bk1: 3422a 5657629i bk2: 2724a 5663382i bk3: 3124a 5660200i bk4: 3162a 5658419i bk5: 3532a 5655364i bk6: 3238a 5659621i bk7: 3554a 5655805i bk8: 3618a 5653696i bk9: 3894a 5650502i bk10: 2670a 5659773i bk11: 2906a 5659741i bk12: 2380a 5665213i bk13: 2696a 5662979i bk14: 2260a 5667899i bk15: 2614a 5665710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.025022 
total_CMD = 5690331 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5314988 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5690331 
n_nop = 5602596 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002924 
CoL_Bus_Util = 0.012511 
Either_Row_CoL_Bus_Util = 0.015418 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001071 
queue_avg = 0.156588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157722, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 182646, Miss = 33654, Miss_rate = 0.184, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 172644, Miss = 30692, Miss_rate = 0.178, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 191378, Miss = 36000, Miss_rate = 0.188, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 180832, Miss = 33844, Miss_rate = 0.187, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158316, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 189486, Miss = 36168, Miss_rate = 0.191, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 174468, Miss = 30562, Miss_rate = 0.175, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156000, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 181362, Miss = 33552, Miss_rate = 0.185, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 173336, Miss = 30526, Miss_rate = 0.176, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 188820, Miss = 34068, Miss_rate = 0.180, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2107010
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1774
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 819260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 76984
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 989884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 212500
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 86080
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2107010
icnt_total_pkts_simt_to_mem=794150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05122
	minimum = 5
	maximum = 11
Network latency average = 5.05122
	minimum = 5
	maximum = 11
Slowest packet = 2717127
Flit latency average = 5.01228
	minimum = 5
	maximum = 11
Slowest flit = 2895139
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00836638
	minimum = 0 (at node 0)
	maximum = 0.0249384 (at node 25)
Accepted packet rate average = 0.00836638
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 5)
Injected flit rate average = 0.00872541
	minimum = 0 (at node 0)
	maximum = 0.0249384 (at node 25)
Accepted flit rate average= 0.00872541
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 5)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5684 (71 samples)
	minimum = 5 (71 samples)
	maximum = 224.282 (71 samples)
Network latency average = 21.1636 (71 samples)
	minimum = 5 (71 samples)
	maximum = 221.746 (71 samples)
Flit latency average = 20.3104 (71 samples)
	minimum = 5 (71 samples)
	maximum = 221.268 (71 samples)
Fragmentation average = 0.00293292 (71 samples)
	minimum = 0 (71 samples)
	maximum = 70.0563 (71 samples)
Injected packet rate average = 0.0681915 (71 samples)
	minimum = 0.0227344 (71 samples)
	maximum = 0.188074 (71 samples)
Accepted packet rate average = 0.0681915 (71 samples)
	minimum = 0.0221739 (71 samples)
	maximum = 0.108086 (71 samples)
Injected flit rate average = 0.0726182 (71 samples)
	minimum = 0.0294392 (71 samples)
	maximum = 0.188253 (71 samples)
Accepted flit rate average = 0.0726182 (71 samples)
	minimum = 0.0295625 (71 samples)
	maximum = 0.108086 (71 samples)
Injected packet size average = 1.06492 (71 samples)
Accepted packet size average = 1.06492 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 27 sec (5547 sec)
gpgpu_simulation_rate = 45576 (inst/sec)
gpgpu_simulation_rate = 333 (cycle/sec)
gpgpu_silicon_slowdown = 900900x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
kernel_stream_id = 60205
gpu_sim_cycle = 4759
gpu_sim_insn = 1523712
gpu_ipc =     320.1748
gpu_tot_sim_cycle = 1852328
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     137.3074
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.8871% 
gpu_tot_occupancy = 30.8874% 
max_total_param_size = 0
gpu_stall_dramfull = 216403
gpu_stall_icnt2sh    = 379641
partiton_level_parallism =       0.7892
partiton_level_parallism_total  =       0.3345
partiton_level_parallism_util =       1.7675
partiton_level_parallism_util_total  =       1.7602
L2_BW  =      26.1756 GB/Sec
L2_BW_total  =      10.9872 GB/Sec
gpu_total_sim_rate=45752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 74461
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47019, Miss = 28520, Miss_rate = 0.607, Pending_hits = 2903, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46383, Miss = 28489, Miss_rate = 0.614, Pending_hits = 3128, Reservation_fails = 22072
	L1D_cache_core[2]: Access = 46064, Miss = 27944, Miss_rate = 0.607, Pending_hits = 3078, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45890, Miss = 27658, Miss_rate = 0.603, Pending_hits = 3335, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46337, Miss = 28586, Miss_rate = 0.617, Pending_hits = 2967, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 45809, Miss = 27942, Miss_rate = 0.610, Pending_hits = 2747, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46479, Miss = 28281, Miss_rate = 0.608, Pending_hits = 2908, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46044, Miss = 27946, Miss_rate = 0.607, Pending_hits = 3026, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46127, Miss = 28053, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 19782
	L1D_cache_core[9]: Access = 46256, Miss = 27890, Miss_rate = 0.603, Pending_hits = 3058, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45841, Miss = 27898, Miss_rate = 0.609, Pending_hits = 2976, Reservation_fails = 22644
	L1D_cache_core[11]: Access = 46848, Miss = 28209, Miss_rate = 0.602, Pending_hits = 3033, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45982, Miss = 28044, Miss_rate = 0.610, Pending_hits = 2952, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47247, Miss = 28817, Miss_rate = 0.610, Pending_hits = 3115, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47054, Miss = 28764, Miss_rate = 0.611, Pending_hits = 3200, Reservation_fails = 20467
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 423041
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 45395
	L1D_total_cache_reservation_fails = 324457
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 250159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148485
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2453443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 32727
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 306736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107274
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2507734

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173072
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50421, 27771, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 482404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412503
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1668955	W0_Idle:13775273	W0_Scoreboard:10818302	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3300024 {8:412503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222752 {8:27844,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66000480 {40:1650012,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4455040 {40:111376,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1142566 	684240 	164312 	17492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26431 	1115 	222 	515039 	28830 	29431 	14381 	3233 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218529 	251797 	246501 	308157 	766317 	217188 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1524 	414 	53 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4682      5806      4685      4962      3881      5119      3968      4674      3636      5373      4385      5427      4072      5590      4335
dram[1]:       5089      4502      5037      4429      4636      4239      4937      4167      4275      3615      4353      4086      4110      3690      4402      3975
dram[2]:       4352      5939      4441      6057      3693      5050      3634      5386      3440      4650      3798      5701      3807      5380      3989      5592
dram[3]:       4251      4876      4275      4984      4036      4547      4128      4998      3702      4039      4001      4252      3550      4000      3883      4386
dram[4]:       6318      4489      5985      4632      5249      3753      5300      3924      4870      3566      5420      4549      5535      3880      5485      4455
dram[5]:       4512      4984      4469      5005      4220      4480      4534      4802      4131      4107      4002      4512      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5624095 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.0223
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5679948i bk1: 3398a 5672639i bk2: 2230a 5682629i bk3: 3008a 5677109i bk4: 2580a 5679481i bk5: 3466a 5670084i bk6: 2576a 5679819i bk7: 3424a 5670016i bk8: 2794a 5676297i bk9: 3884a 5664027i bk10: 2114a 5681476i bk11: 2930a 5674455i bk12: 1926a 5684252i bk13: 2756a 5677243i bk14: 1800a 5686996i bk15: 2604a 5679553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.022296 
total_CMD = 5704986 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5341663 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5704986 
n_nop = 5624095 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003050 
CoL_Bus_Util = 0.011148 
Either_Row_CoL_Bus_Util = 0.014179 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001372 
queue_avg = 0.162210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5612108 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02568
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5676321i bk1: 3710a 5669094i bk2: 2714a 5678558i bk3: 3214a 5671418i bk4: 3178a 5671684i bk5: 3676a 5666090i bk6: 3234a 5673089i bk7: 3676a 5666813i bk8: 3640a 5667045i bk9: 4122a 5661219i bk10: 2730a 5674366i bk11: 3062a 5671667i bk12: 2388a 5678854i bk13: 2820a 5675328i bk14: 2268a 5681851i bk15: 2714a 5677338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025679 
total_CMD = 5704986 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5294039 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5704986 
n_nop = 5612108 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003463 
CoL_Bus_Util = 0.012839 
Either_Row_CoL_Bus_Util = 0.016280 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001335 
queue_avg = 0.191595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5624185 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02231
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5673280i bk1: 2516a 5680444i bk2: 3008a 5675736i bk3: 2222a 5683187i bk4: 3468a 5670675i bk5: 2578a 5678363i bk6: 3442a 5669954i bk7: 2570a 5680777i bk8: 3896a 5665557i bk9: 2806a 5676151i bk10: 3012a 5674191i bk11: 2000a 5683004i bk12: 2754a 5677036i bk13: 1930a 5684728i bk14: 2624a 5679551i bk15: 1774a 5687530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022312 
total_CMD = 5704986 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5344046 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5704986 
n_nop = 5624185 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.003024 
CoL_Bus_Util = 0.011156 
Either_Row_CoL_Bus_Util = 0.014163 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.158532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5611886 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02569
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5669554i bk1: 3054a 5674837i bk2: 3234a 5670649i bk3: 2708a 5677702i bk4: 3662a 5665998i bk5: 3184a 5670451i bk6: 3682a 5666153i bk7: 3222a 5671800i bk8: 4118a 5660928i bk9: 3648a 5665928i bk10: 3160a 5670592i bk11: 2612a 5675794i bk12: 2814a 5675835i bk13: 2400a 5679309i bk14: 2728a 5677481i bk15: 2262a 5683608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025686 
total_CMD = 5704986 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5292649 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5704986 
n_nop = 5611886 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003497 
CoL_Bus_Util = 0.012843 
Either_Row_CoL_Bus_Util = 0.016319 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001289 
queue_avg = 0.198115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5624396 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02219
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5680792i bk1: 3370a 5672208i bk2: 2240a 5683523i bk3: 3000a 5676615i bk4: 2554a 5678461i bk5: 3464a 5670135i bk6: 2578a 5681022i bk7: 3418a 5670557i bk8: 2772a 5675644i bk9: 3880a 5664589i bk10: 2072a 5682080i bk11: 2878a 5674018i bk12: 1922a 5685142i bk13: 2752a 5676734i bk14: 1782a 5687042i bk15: 2598a 5679863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.022191 
total_CMD = 5704986 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5344236 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5704986 
n_nop = 5624396 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003047 
CoL_Bus_Util = 0.011096 
Either_Row_CoL_Bus_Util = 0.014126 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.159458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5704986 n_nop=5617251 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02496
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5675274i bk1: 3422a 5672284i bk2: 2724a 5678037i bk3: 3124a 5674855i bk4: 3162a 5673074i bk5: 3532a 5670019i bk6: 3238a 5674276i bk7: 3554a 5670460i bk8: 3618a 5668351i bk9: 3894a 5665157i bk10: 2670a 5674428i bk11: 2906a 5674396i bk12: 2380a 5679868i bk13: 2696a 5677634i bk14: 2260a 5682554i bk15: 2614a 5680365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.024958 
total_CMD = 5704986 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5329643 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5704986 
n_nop = 5617251 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002916 
CoL_Bus_Util = 0.012479 
Either_Row_CoL_Bus_Util = 0.015379 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.156186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157722, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 184078, Miss = 33654, Miss_rate = 0.183, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174020, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 192814, Miss = 36000, Miss_rate = 0.187, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 182264, Miss = 33844, Miss_rate = 0.186, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158384, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 190918, Miss = 36168, Miss_rate = 0.189, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 175880, Miss = 30562, Miss_rate = 0.174, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156000, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 182886, Miss = 33552, Miss_rate = 0.183, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 174712, Miss = 30526, Miss_rate = 0.175, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 190308, Miss = 34068, Miss_rate = 0.179, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2119986
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1763
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 830012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1000636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 214548
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 86256
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2119986
icnt_total_pkts_simt_to_mem=798930
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.7504
	minimum = 5
	maximum = 912
Network latency average = 74.0248
	minimum = 5
	maximum = 912
Slowest packet = 2727916
Flit latency average = 69.9931
	minimum = 5
	maximum = 912
Slowest flit = 2906176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.130217
	minimum = 0 (at node 15)
	maximum = 0.320235 (at node 24)
Accepted packet rate average = 0.130217
	minimum = 0 (at node 15)
	maximum = 0.208447 (at node 0)
Injected flit rate average = 0.138187
	minimum = 0 (at node 15)
	maximum = 0.320235 (at node 24)
Accepted flit rate average= 0.138187
	minimum = 0 (at node 15)
	maximum = 0.208447 (at node 0)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3626 (72 samples)
	minimum = 5 (72 samples)
	maximum = 233.833 (72 samples)
Network latency average = 21.8978 (72 samples)
	minimum = 5 (72 samples)
	maximum = 231.333 (72 samples)
Flit latency average = 21.0004 (72 samples)
	minimum = 5 (72 samples)
	maximum = 230.861 (72 samples)
Fragmentation average = 0.00289219 (72 samples)
	minimum = 0 (72 samples)
	maximum = 69.0833 (72 samples)
Injected packet rate average = 0.069053 (72 samples)
	minimum = 0.0224186 (72 samples)
	maximum = 0.18991 (72 samples)
Accepted packet rate average = 0.069053 (72 samples)
	minimum = 0.0218659 (72 samples)
	maximum = 0.10948 (72 samples)
Injected flit rate average = 0.0735289 (72 samples)
	minimum = 0.0290303 (72 samples)
	maximum = 0.190086 (72 samples)
Accepted flit rate average = 0.0735289 (72 samples)
	minimum = 0.0291519 (72 samples)
	maximum = 0.10948 (72 samples)
Injected packet size average = 1.06482 (72 samples)
Accepted packet size average = 1.06482 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 39 sec (5559 sec)
gpgpu_simulation_rate = 45752 (inst/sec)
gpgpu_simulation_rate = 333 (cycle/sec)
gpgpu_silicon_slowdown = 900900x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1879043
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     135.3658
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8429% 
max_total_param_size = 0
gpu_stall_dramfull = 216403
gpu_stall_icnt2sh    = 379641
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3298
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7601
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      10.8317 GB/Sec
gpu_total_sim_rate=45380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 74473
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47019, Miss = 28520, Miss_rate = 0.607, Pending_hits = 2903, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46383, Miss = 28489, Miss_rate = 0.614, Pending_hits = 3128, Reservation_fails = 22072
	L1D_cache_core[2]: Access = 46095, Miss = 27960, Miss_rate = 0.607, Pending_hits = 3078, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45890, Miss = 27658, Miss_rate = 0.603, Pending_hits = 3335, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46337, Miss = 28586, Miss_rate = 0.617, Pending_hits = 2967, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 45809, Miss = 27942, Miss_rate = 0.610, Pending_hits = 2747, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46479, Miss = 28281, Miss_rate = 0.608, Pending_hits = 2908, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46044, Miss = 27946, Miss_rate = 0.607, Pending_hits = 3026, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46127, Miss = 28053, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 19782
	L1D_cache_core[9]: Access = 46256, Miss = 27890, Miss_rate = 0.603, Pending_hits = 3058, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45841, Miss = 27898, Miss_rate = 0.609, Pending_hits = 2976, Reservation_fails = 22644
	L1D_cache_core[11]: Access = 46848, Miss = 28209, Miss_rate = 0.602, Pending_hits = 3033, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45982, Miss = 28044, Miss_rate = 0.610, Pending_hits = 2952, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47247, Miss = 28817, Miss_rate = 0.610, Pending_hits = 3115, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47054, Miss = 28764, Miss_rate = 0.611, Pending_hits = 3200, Reservation_fails = 20467
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 423057
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 45395
	L1D_total_cache_reservation_fails = 324457
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 250175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148491
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2455103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54303
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 32727
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 306752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107289
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2509406

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173072
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50421, 27771, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 482908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412519
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 117432
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1668955	W0_Idle:13805723	W0_Scoreboard:10838331	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3300152 {8:412519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222848 {8:27856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66003040 {40:1650076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4456960 {40:111424,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1142660 	684240 	164312 	17492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26443 	1115 	222 	515070 	28830 	29431 	14381 	3233 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218623 	251797 	246501 	308157 	766317 	217188 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1534 	414 	53 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4685      5806      4685      4962      3881      5119      3968      4674      3636      5373      4385      5427      4072      5590      4335
dram[1]:       5089      4502      5037      4429      4636      4239      4937      4167      4275      3615      4353      4086      4110      3690      4402      3975
dram[2]:       4355      5939      4441      6057      3693      5050      3634      5386      3440      4650      3798      5701      3807      5380      3989      5592
dram[3]:       4251      4876      4275      4984      4036      4547      4128      4998      3702      4039      4001      4252      3550      4000      3883      4386
dram[4]:       6318      4491      5985      4632      5249      3753      5300      3924      4870      3566      5420      4549      5535      3880      5485      4455
dram[5]:       4512      4984      4469      5005      4220      4480      4534      4802      4131      4107      4002      4512      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5706375 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02198
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5762228i bk1: 3398a 5754919i bk2: 2230a 5764909i bk3: 3008a 5759389i bk4: 2580a 5761761i bk5: 3466a 5752364i bk6: 2576a 5762099i bk7: 3424a 5752296i bk8: 2794a 5758577i bk9: 3884a 5746307i bk10: 2114a 5763756i bk11: 2930a 5756735i bk12: 1926a 5766532i bk13: 2756a 5759523i bk14: 1800a 5769276i bk15: 2604a 5761833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021979 
total_CMD = 5787266 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5423943 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5787266 
n_nop = 5706375 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.003007 
CoL_Bus_Util = 0.010990 
Either_Row_CoL_Bus_Util = 0.013977 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001372 
queue_avg = 0.159904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159904
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5694388 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02531
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5758601i bk1: 3710a 5751374i bk2: 2714a 5760838i bk3: 3214a 5753698i bk4: 3178a 5753964i bk5: 3676a 5748370i bk6: 3234a 5755369i bk7: 3676a 5749093i bk8: 3640a 5749325i bk9: 4122a 5743499i bk10: 2730a 5756646i bk11: 3062a 5753947i bk12: 2388a 5761134i bk13: 2820a 5757608i bk14: 2268a 5764131i bk15: 2714a 5759618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025314 
total_CMD = 5787266 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5376319 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5787266 
n_nop = 5694388 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003413 
CoL_Bus_Util = 0.012657 
Either_Row_CoL_Bus_Util = 0.016049 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001335 
queue_avg = 0.188871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5706465 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.022
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5755560i bk1: 2516a 5762724i bk2: 3008a 5758016i bk3: 2222a 5765467i bk4: 3468a 5752955i bk5: 2578a 5760643i bk6: 3442a 5752234i bk7: 2570a 5763057i bk8: 3896a 5747837i bk9: 2806a 5758431i bk10: 3012a 5756471i bk11: 2000a 5765284i bk12: 2754a 5759316i bk13: 1930a 5767008i bk14: 2624a 5761831i bk15: 1774a 5769810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021995 
total_CMD = 5787266 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5426326 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5787266 
n_nop = 5706465 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002981 
CoL_Bus_Util = 0.010998 
Either_Row_CoL_Bus_Util = 0.013962 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.156278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5694166 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02532
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5751834i bk1: 3054a 5757117i bk2: 3234a 5752929i bk3: 2708a 5759982i bk4: 3662a 5748278i bk5: 3184a 5752731i bk6: 3682a 5748433i bk7: 3222a 5754080i bk8: 4118a 5743208i bk9: 3648a 5748208i bk10: 3160a 5752872i bk11: 2612a 5758074i bk12: 2814a 5758115i bk13: 2400a 5761589i bk14: 2728a 5759761i bk15: 2262a 5765888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025321 
total_CMD = 5787266 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5374929 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5787266 
n_nop = 5694166 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003447 
CoL_Bus_Util = 0.012661 
Either_Row_CoL_Bus_Util = 0.016087 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001289 
queue_avg = 0.195298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5706676 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02188
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5763072i bk1: 3370a 5754488i bk2: 2240a 5765803i bk3: 3000a 5758895i bk4: 2554a 5760741i bk5: 3464a 5752415i bk6: 2578a 5763302i bk7: 3418a 5752837i bk8: 2772a 5757924i bk9: 3880a 5746869i bk10: 2072a 5764360i bk11: 2878a 5756298i bk12: 1922a 5767422i bk13: 2752a 5759014i bk14: 1782a 5769322i bk15: 2598a 5762143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.021876 
total_CMD = 5787266 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5426516 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5787266 
n_nop = 5706676 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.003003 
CoL_Bus_Util = 0.010938 
Either_Row_CoL_Bus_Util = 0.013925 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.157191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5787266 n_nop=5699531 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.0246
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5757554i bk1: 3422a 5754564i bk2: 2724a 5760317i bk3: 3124a 5757135i bk4: 3162a 5755354i bk5: 3532a 5752299i bk6: 3238a 5756556i bk7: 3554a 5752740i bk8: 3618a 5750631i bk9: 3894a 5747437i bk10: 2670a 5756708i bk11: 2906a 5756676i bk12: 2380a 5762148i bk13: 2696a 5759914i bk14: 2260a 5764834i bk15: 2614a 5762645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.024603 
total_CMD = 5787266 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5411923 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5787266 
n_nop = 5699531 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002875 
CoL_Bus_Util = 0.012302 
Either_Row_CoL_Bus_Util = 0.015160 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.153965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157730, Miss = 25008, Miss_rate = 0.159, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 184112, Miss = 33654, Miss_rate = 0.183, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174028, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 192814, Miss = 36000, Miss_rate = 0.187, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 182302, Miss = 33844, Miss_rate = 0.186, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158384, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 190926, Miss = 36168, Miss_rate = 0.189, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 175880, Miss = 30562, Miss_rate = 0.174, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156008, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 182916, Miss = 33552, Miss_rate = 0.183, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 174720, Miss = 30526, Miss_rate = 0.175, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 190308, Miss = 34068, Miss_rate = 0.179, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2120128
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1763
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 830076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1000700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 214578
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 86304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2120128
icnt_total_pkts_simt_to_mem=798988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2739768
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2918916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 2)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 2)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1152 (73 samples)
	minimum = 5 (73 samples)
	maximum = 230.795 (73 samples)
Network latency average = 21.6674 (73 samples)
	minimum = 5 (73 samples)
	maximum = 228.247 (73 samples)
Flit latency average = 20.7813 (73 samples)
	minimum = 5 (73 samples)
	maximum = 227.767 (73 samples)
Fragmentation average = 0.00285257 (73 samples)
	minimum = 0 (73 samples)
	maximum = 68.137 (73 samples)
Injected packet rate average = 0.0681106 (73 samples)
	minimum = 0.0221115 (73 samples)
	maximum = 0.18733 (73 samples)
Accepted packet rate average = 0.0681106 (73 samples)
	minimum = 0.0215664 (73 samples)
	maximum = 0.108053 (73 samples)
Injected flit rate average = 0.0725255 (73 samples)
	minimum = 0.0286326 (73 samples)
	maximum = 0.187512 (73 samples)
Accepted flit rate average = 0.0725255 (73 samples)
	minimum = 0.0287526 (73 samples)
	maximum = 0.108053 (73 samples)
Injected packet size average = 1.06482 (73 samples)
Accepted packet size average = 1.06482 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 25 sec (5605 sec)
gpgpu_simulation_rate = 45380 (inst/sec)
gpgpu_simulation_rate = 335 (cycle/sec)
gpgpu_silicon_slowdown = 895522x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
kernel_stream_id = 60205
gpu_sim_cycle = 25583
gpu_sim_insn = 137760
gpu_ipc =       5.3848
gpu_tot_sim_cycle = 1904626
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     133.6199
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5520% 
max_total_param_size = 0
gpu_stall_dramfull = 216403
gpu_stall_icnt2sh    = 379641
partiton_level_parallism =       0.0423
partiton_level_parallism_total  =       0.3259
partiton_level_parallism_util =       1.0122
partiton_level_parallism_util_total  =       1.7579
L2_BW  =       1.4612 GB/Sec
L2_BW_total  =      10.7058 GB/Sec
gpu_total_sim_rate=45035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 75018
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47019, Miss = 28520, Miss_rate = 0.607, Pending_hits = 2903, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46383, Miss = 28489, Miss_rate = 0.614, Pending_hits = 3128, Reservation_fails = 22072
	L1D_cache_core[2]: Access = 46095, Miss = 27960, Miss_rate = 0.607, Pending_hits = 3078, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 45969, Miss = 27690, Miss_rate = 0.602, Pending_hits = 3335, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46416, Miss = 28642, Miss_rate = 0.617, Pending_hits = 2967, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 45888, Miss = 27990, Miss_rate = 0.610, Pending_hits = 2747, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46558, Miss = 28329, Miss_rate = 0.608, Pending_hits = 2908, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46123, Miss = 27994, Miss_rate = 0.607, Pending_hits = 3026, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46206, Miss = 28101, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 19782
	L1D_cache_core[9]: Access = 46335, Miss = 27938, Miss_rate = 0.603, Pending_hits = 3058, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 45841, Miss = 27898, Miss_rate = 0.609, Pending_hits = 2976, Reservation_fails = 22644
	L1D_cache_core[11]: Access = 46848, Miss = 28209, Miss_rate = 0.602, Pending_hits = 3033, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 45982, Miss = 28044, Miss_rate = 0.610, Pending_hits = 2952, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47247, Miss = 28817, Miss_rate = 0.610, Pending_hits = 3115, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47054, Miss = 28764, Miss_rate = 0.611, Pending_hits = 3200, Reservation_fails = 20467
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 423385
	L1D_total_cache_miss_rate = 0.6083
	L1D_total_cache_pending_hits = 45395
	L1D_total_cache_reservation_fails = 324457
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 250495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2458828
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54848
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 32727
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 307088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107506
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2513676

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173072
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50421, 27771, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 484476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412839
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1669312	W0_Idle:14063907	W0_Scoreboard:10924900	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3302712 {8:412839,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227208 {8:28401,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66054240 {40:1651356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4544160 {40:113604,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1144374 	684240 	164312 	17492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26981 	1122 	222 	515607 	28830 	29431 	14381 	3233 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220337 	251797 	246501 	308157 	766317 	217188 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1565 	414 	53 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4709      5806      4689      4962      3885      5119      3972      4674      3639      5373      4387      5427      4072      5590      4335
dram[1]:       5089      4514      5037      4429      4636      4239      4937      4167      4275      3615      4353      4086      4110      3690      4402      3975
dram[2]:       4376      5939      4445      6057      3696      5050      3637      5386      3444      4650      3800      5701      3807      5380      3989      5592
dram[3]:       4262      4876      4275      4984      4036      4547      4128      4998      3702      4039      4001      4252      3550      4000      3883      4386
dram[4]:       6318      4513      5985      4636      5249      3757      5300      3927      4870      3569      5420      4550      5535      3880      5485      4455
dram[5]:       4513      4994      4469      5005      4220      4480      4534      4802      4131      4107      4002      4512      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182       937      1253       877      1476       878      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078       677      1166       848      1326       847      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       803      1301       863      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5785168 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02168
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5841021i bk1: 3398a 5833712i bk2: 2230a 5843702i bk3: 3008a 5838182i bk4: 2580a 5840554i bk5: 3466a 5831157i bk6: 2576a 5840892i bk7: 3424a 5831089i bk8: 2794a 5837370i bk9: 3884a 5825100i bk10: 2114a 5842549i bk11: 2930a 5835528i bk12: 1926a 5845325i bk13: 2756a 5838316i bk14: 1800a 5848069i bk15: 2604a 5840626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021684 
total_CMD = 5866059 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5502736 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5866059 
n_nop = 5785168 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.010842 
Either_Row_CoL_Bus_Util = 0.013790 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001372 
queue_avg = 0.157756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5773181 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02497
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5837394i bk1: 3710a 5830167i bk2: 2714a 5839631i bk3: 3214a 5832491i bk4: 3178a 5832757i bk5: 3676a 5827163i bk6: 3234a 5834162i bk7: 3676a 5827886i bk8: 3640a 5828118i bk9: 4122a 5822292i bk10: 2730a 5835439i bk11: 3062a 5832740i bk12: 2388a 5839927i bk13: 2820a 5836401i bk14: 2268a 5842924i bk15: 2714a 5838411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024973 
total_CMD = 5866059 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5455112 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5866059 
n_nop = 5773181 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003368 
CoL_Bus_Util = 0.012487 
Either_Row_CoL_Bus_Util = 0.015833 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001335 
queue_avg = 0.186334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186334
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5785258 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.0217
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5834353i bk1: 2516a 5841517i bk2: 3008a 5836809i bk3: 2222a 5844260i bk4: 3468a 5831748i bk5: 2578a 5839436i bk6: 3442a 5831027i bk7: 2570a 5841850i bk8: 3896a 5826630i bk9: 2806a 5837224i bk10: 3012a 5835264i bk11: 2000a 5844077i bk12: 2754a 5838109i bk13: 1930a 5845801i bk14: 2624a 5840624i bk15: 1774a 5848603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021700 
total_CMD = 5866059 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5505119 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5866059 
n_nop = 5785258 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002941 
CoL_Bus_Util = 0.010850 
Either_Row_CoL_Bus_Util = 0.013774 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.154178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5772959 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02498
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5830627i bk1: 3054a 5835910i bk2: 3234a 5831722i bk3: 2708a 5838775i bk4: 3662a 5827071i bk5: 3184a 5831524i bk6: 3682a 5827226i bk7: 3222a 5832873i bk8: 4118a 5822001i bk9: 3648a 5827001i bk10: 3160a 5831665i bk11: 2612a 5836867i bk12: 2814a 5836908i bk13: 2400a 5840382i bk14: 2728a 5838554i bk15: 2262a 5844681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024981 
total_CMD = 5866059 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5453722 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5866059 
n_nop = 5772959 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003401 
CoL_Bus_Util = 0.012490 
Either_Row_CoL_Bus_Util = 0.015871 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.192675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5785469 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02158
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5841865i bk1: 3370a 5833281i bk2: 2240a 5844596i bk3: 3000a 5837688i bk4: 2554a 5839534i bk5: 3464a 5831208i bk6: 2578a 5842095i bk7: 3418a 5831630i bk8: 2772a 5836717i bk9: 3880a 5825662i bk10: 2072a 5843153i bk11: 2878a 5835091i bk12: 1922a 5846215i bk13: 2752a 5837807i bk14: 1782a 5848115i bk15: 2598a 5840936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.021582 
total_CMD = 5866059 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5505309 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5866059 
n_nop = 5785469 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002963 
CoL_Bus_Util = 0.010791 
Either_Row_CoL_Bus_Util = 0.013738 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.155080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5866059 n_nop=5778324 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02427
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5836347i bk1: 3422a 5833357i bk2: 2724a 5839110i bk3: 3124a 5835928i bk4: 3162a 5834147i bk5: 3532a 5831092i bk6: 3238a 5835349i bk7: 3554a 5831533i bk8: 3618a 5829424i bk9: 3894a 5826230i bk10: 2670a 5835501i bk11: 2906a 5835469i bk12: 2380a 5840941i bk13: 2696a 5838707i bk14: 2260a 5843627i bk15: 2614a 5841438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.024273 
total_CMD = 5866059 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5490716 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5866059 
n_nop = 5778324 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002836 
CoL_Bus_Util = 0.012136 
Either_Row_CoL_Bus_Util = 0.014956 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.151897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157926, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 184804, Miss = 33654, Miss_rate = 0.182, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174196, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 193174, Miss = 36000, Miss_rate = 0.186, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 182908, Miss = 33844, Miss_rate = 0.185, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158552, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 191214, Miss = 36168, Miss_rate = 0.189, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176048, Miss = 30562, Miss_rate = 0.174, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156176, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 183516, Miss = 33552, Miss_rate = 0.183, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 174912, Miss = 30526, Miss_rate = 0.175, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 190596, Miss = 34068, Miss_rate = 0.179, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2124022
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1760
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 831356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162834
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79388
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1001980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 215012
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88484
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2124022
icnt_total_pkts_simt_to_mem=800287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04703
	minimum = 5
	maximum = 10
Network latency average = 5.04703
	minimum = 5
	maximum = 10
Slowest packet = 2739822
Flit latency average = 5.00327
	minimum = 5
	maximum = 10
Slowest flit = 2919121
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00720386
	minimum = 0 (at node 0)
	maximum = 0.0270492 (at node 16)
Accepted packet rate average = 0.00720386
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 5)
Injected flit rate average = 0.00751801
	minimum = 0 (at node 0)
	maximum = 0.0270492 (at node 16)
Accepted flit rate average= 0.00751801
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 5)
Injected packet length average = 1.04361
Accepted packet length average = 1.04361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8711 (74 samples)
	minimum = 5 (74 samples)
	maximum = 227.811 (74 samples)
Network latency average = 21.4428 (74 samples)
	minimum = 5 (74 samples)
	maximum = 225.297 (74 samples)
Flit latency average = 20.568 (74 samples)
	minimum = 5 (74 samples)
	maximum = 224.824 (74 samples)
Fragmentation average = 0.00281402 (74 samples)
	minimum = 0 (74 samples)
	maximum = 67.2162 (74 samples)
Injected packet rate average = 0.0672875 (74 samples)
	minimum = 0.0218127 (74 samples)
	maximum = 0.185165 (74 samples)
Accepted packet rate average = 0.0672875 (74 samples)
	minimum = 0.021275 (74 samples)
	maximum = 0.106891 (74 samples)
Injected flit rate average = 0.071647 (74 samples)
	minimum = 0.0282457 (74 samples)
	maximum = 0.185344 (74 samples)
Accepted flit rate average = 0.071647 (74 samples)
	minimum = 0.028364 (74 samples)
	maximum = 0.106891 (74 samples)
Injected packet size average = 1.06479 (74 samples)
Accepted packet size average = 1.06479 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 11 sec (5651 sec)
gpgpu_simulation_rate = 45035 (inst/sec)
gpgpu_simulation_rate = 337 (cycle/sec)
gpgpu_silicon_slowdown = 890207x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
kernel_stream_id = 60205
gpu_sim_cycle = 3928
gpu_sim_insn = 1166592
gpu_ipc =     296.9939
gpu_tot_sim_cycle = 1908554
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     133.9562
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.9457% 
gpu_tot_occupancy = 30.6057% 
max_total_param_size = 0
gpu_stall_dramfull = 218735
gpu_stall_icnt2sh    = 382116
partiton_level_parallism =       0.7192
partiton_level_parallism_total  =       0.3267
partiton_level_parallism_util =       1.5915
partiton_level_parallism_util_total  =       1.7570
L2_BW  =      23.7849 GB/Sec
L2_BW_total  =      10.7328 GB/Sec
gpu_total_sim_rate=45162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 75626
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47211, Miss = 28632, Miss_rate = 0.606, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46575, Miss = 28617, Miss_rate = 0.614, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46287, Miss = 28072, Miss_rate = 0.606, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46161, Miss = 27818, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46608, Miss = 28770, Miss_rate = 0.617, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46080, Miss = 28118, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46750, Miss = 28457, Miss_rate = 0.609, Pending_hits = 2924, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46315, Miss = 28106, Miss_rate = 0.607, Pending_hits = 3042, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46398, Miss = 28231, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46527, Miss = 28050, Miss_rate = 0.603, Pending_hits = 3074, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46097, Miss = 28058, Miss_rate = 0.609, Pending_hits = 2992, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47104, Miss = 28369, Miss_rate = 0.602, Pending_hits = 3065, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46238, Miss = 28220, Miss_rate = 0.610, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47503, Miss = 28977, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47246, Miss = 28892, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 425387
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 45635
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149730
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2476644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55456
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33296
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 309440
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 149730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 108290
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2532100

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50514, 27864, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 486044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 414841
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677213	W0_Idle:14072782	W0_Scoreboard:10979946	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3318728 {8:414841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227520 {8:28440,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66374560 {40:1659364,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4550400 {40:113760,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148374 	687631 	166429 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27013 	1129 	222 	518076 	28903 	29436 	14408 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220851 	252513 	247160 	309171 	772327 	217851 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1569 	416 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4824      5806      4810      4962      3992      5119      4087      4674      3723      5373      4424      5427      4072      5590      4335
dram[1]:       5089      4609      5037      4455      4636      4258      4937      4190      4275      3641      4353      4099      4110      3690      4402      3975
dram[2]:       4477      5939      4564      6057      3801      5050      3750      5386      3531      4650      3832      5701      3807      5380      3989      5592
dram[3]:       4332      4876      4304      4984      4058      4547      4153      4998      3733      4039      4016      4252      3550      4000      3883      4386
dram[4]:       6318      4614      5985      4755      5249      3853      5300      4014      4870      3645      5420      4573      5535      3880      5485      4455
dram[5]:       4513      5075      4470      5034      4222      4500      4536      4827      4133      4138      4003      4523      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5797264 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02164
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5853117i bk1: 3398a 5845808i bk2: 2230a 5855798i bk3: 3008a 5850278i bk4: 2580a 5852650i bk5: 3466a 5843253i bk6: 2576a 5852988i bk7: 3424a 5843185i bk8: 2794a 5849466i bk9: 3884a 5837196i bk10: 2114a 5854645i bk11: 2930a 5847624i bk12: 1926a 5857421i bk13: 2756a 5850412i bk14: 1800a 5860165i bk15: 2604a 5852722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021639 
total_CMD = 5878155 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5514832 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5878155 
n_nop = 5797264 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002960 
CoL_Bus_Util = 0.010820 
Either_Row_CoL_Bus_Util = 0.013761 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001372 
queue_avg = 0.157431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5785277 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02492
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5849490i bk1: 3710a 5842263i bk2: 2714a 5851727i bk3: 3214a 5844587i bk4: 3178a 5844853i bk5: 3676a 5839259i bk6: 3234a 5846258i bk7: 3676a 5839982i bk8: 3640a 5840214i bk9: 4122a 5834388i bk10: 2730a 5847535i bk11: 3062a 5844836i bk12: 2388a 5852023i bk13: 2820a 5848497i bk14: 2268a 5855020i bk15: 2714a 5850507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024922 
total_CMD = 5878155 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5467208 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5878155 
n_nop = 5785277 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003361 
CoL_Bus_Util = 0.012461 
Either_Row_CoL_Bus_Util = 0.015801 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001335 
queue_avg = 0.185951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5797354 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02166
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5846449i bk1: 2516a 5853613i bk2: 3008a 5848905i bk3: 2222a 5856356i bk4: 3468a 5843844i bk5: 2578a 5851532i bk6: 3442a 5843123i bk7: 2570a 5853946i bk8: 3896a 5838726i bk9: 2806a 5849320i bk10: 3012a 5847360i bk11: 2000a 5856173i bk12: 2754a 5850205i bk13: 1930a 5857897i bk14: 2624a 5852720i bk15: 1774a 5860699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021655 
total_CMD = 5878155 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5517215 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5878155 
n_nop = 5797354 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002935 
CoL_Bus_Util = 0.010828 
Either_Row_CoL_Bus_Util = 0.013746 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001200 
queue_avg = 0.153861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153861
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5785055 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02493
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5842723i bk1: 3054a 5848006i bk2: 3234a 5843818i bk3: 2708a 5850871i bk4: 3662a 5839167i bk5: 3184a 5843620i bk6: 3682a 5839322i bk7: 3222a 5844969i bk8: 4118a 5834097i bk9: 3648a 5839097i bk10: 3160a 5843761i bk11: 2612a 5848963i bk12: 2814a 5849004i bk13: 2400a 5852478i bk14: 2728a 5850650i bk15: 2262a 5856777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024930 
total_CMD = 5878155 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5465818 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5878155 
n_nop = 5785055 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003394 
CoL_Bus_Util = 0.012465 
Either_Row_CoL_Bus_Util = 0.015838 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.192278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5797565 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02154
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5853961i bk1: 3370a 5845377i bk2: 2240a 5856692i bk3: 3000a 5849784i bk4: 2554a 5851630i bk5: 3464a 5843304i bk6: 2578a 5854191i bk7: 3418a 5843726i bk8: 2772a 5848813i bk9: 3880a 5837758i bk10: 2072a 5855249i bk11: 2878a 5847187i bk12: 1922a 5858311i bk13: 2752a 5849903i bk14: 1782a 5860211i bk15: 2598a 5853032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.021538 
total_CMD = 5878155 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5517405 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5878155 
n_nop = 5797565 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002957 
CoL_Bus_Util = 0.010769 
Either_Row_CoL_Bus_Util = 0.013710 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.154761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5878155 n_nop=5790420 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02422
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5848443i bk1: 3422a 5845453i bk2: 2724a 5851206i bk3: 3124a 5848024i bk4: 3162a 5846243i bk5: 3532a 5843188i bk6: 3238a 5847445i bk7: 3554a 5843629i bk8: 3618a 5841520i bk9: 3894a 5838326i bk10: 2670a 5847597i bk11: 2906a 5847565i bk12: 2380a 5853037i bk13: 2696a 5850803i bk14: 2260a 5855723i bk15: 2614a 5853534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.024223 
total_CMD = 5878155 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5502812 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5878155 
n_nop = 5790420 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002830 
CoL_Bus_Util = 0.012111 
Either_Row_CoL_Bus_Util = 0.014926 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.151584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151584

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157926, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 186746, Miss = 33654, Miss_rate = 0.180, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174196, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 194498, Miss = 36000, Miss_rate = 0.185, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 184828, Miss = 33844, Miss_rate = 0.183, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158612, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 192486, Miss = 36168, Miss_rate = 0.188, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176108, Miss = 30562, Miss_rate = 0.174, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156176, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 185422, Miss = 33552, Miss_rate = 0.181, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 174912, Miss = 30526, Miss_rate = 0.175, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 191844, Miss = 34068, Miss_rate = 0.178, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2133754
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1752
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 839364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164402
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79544
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1009988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216580
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2133754
icnt_total_pkts_simt_to_mem=803896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5513
	minimum = 5
	maximum = 843
Network latency average = 65.0997
	minimum = 5
	maximum = 843
Slowest packet = 2748362
Flit latency average = 61.5172
	minimum = 5
	maximum = 843
Slowest flit = 2927878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.1184
	minimum = 0 (at node 15)
	maximum = 0.494399 (at node 16)
Accepted packet rate average = 0.1184
	minimum = 0 (at node 15)
	maximum = 0.211813 (at node 12)
Injected flit rate average = 0.125792
	minimum = 0 (at node 15)
	maximum = 0.494399 (at node 16)
Accepted flit rate average= 0.125792
	minimum = 0 (at node 15)
	maximum = 0.211813 (at node 12)
Injected packet length average = 1.06244
Accepted packet length average = 1.06244
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5068 (75 samples)
	minimum = 5 (75 samples)
	maximum = 236.013 (75 samples)
Network latency average = 22.0249 (75 samples)
	minimum = 5 (75 samples)
	maximum = 233.533 (75 samples)
Flit latency average = 21.114 (75 samples)
	minimum = 5 (75 samples)
	maximum = 233.067 (75 samples)
Fragmentation average = 0.0027765 (75 samples)
	minimum = 0 (75 samples)
	maximum = 66.32 (75 samples)
Injected packet rate average = 0.067969 (75 samples)
	minimum = 0.0215219 (75 samples)
	maximum = 0.189288 (75 samples)
Accepted packet rate average = 0.067969 (75 samples)
	minimum = 0.0209913 (75 samples)
	maximum = 0.10829 (75 samples)
Injected flit rate average = 0.0723689 (75 samples)
	minimum = 0.0278691 (75 samples)
	maximum = 0.189464 (75 samples)
Accepted flit rate average = 0.0723689 (75 samples)
	minimum = 0.0279858 (75 samples)
	maximum = 0.10829 (75 samples)
Injected packet size average = 1.06473 (75 samples)
Accepted packet size average = 1.06473 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 21 sec (5661 sec)
gpgpu_simulation_rate = 45162 (inst/sec)
gpgpu_simulation_rate = 337 (cycle/sec)
gpgpu_silicon_slowdown = 890207x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1935269
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     132.1173
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5623% 
max_total_param_size = 0
gpu_stall_dramfull = 218735
gpu_stall_icnt2sh    = 382116
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3222
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7569
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      10.5853 GB/Sec
gpu_total_sim_rate=44793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 75638
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47211, Miss = 28632, Miss_rate = 0.606, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46575, Miss = 28617, Miss_rate = 0.614, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46287, Miss = 28072, Miss_rate = 0.606, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46161, Miss = 27818, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46608, Miss = 28770, Miss_rate = 0.617, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46080, Miss = 28118, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46750, Miss = 28457, Miss_rate = 0.609, Pending_hits = 2924, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46315, Miss = 28106, Miss_rate = 0.607, Pending_hits = 3042, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46398, Miss = 28231, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46527, Miss = 28050, Miss_rate = 0.603, Pending_hits = 3074, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46097, Miss = 28058, Miss_rate = 0.609, Pending_hits = 2992, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47104, Miss = 28369, Miss_rate = 0.602, Pending_hits = 3065, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46238, Miss = 28220, Miss_rate = 0.610, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47503, Miss = 28977, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47277, Miss = 28908, Miss_rate = 0.611, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 425403
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 45635
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2478304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55468
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33296
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 309456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 149736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 108305
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2533772

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50514, 27864, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 486548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 414857
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 119504
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677213	W0_Idle:14103232	W0_Scoreboard:10999975	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3318856 {8:414857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227616 {8:28452,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66377120 {40:1659428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4552320 {40:113808,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148468 	687631 	166429 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27025 	1129 	222 	518107 	28903 	29436 	14408 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220945 	252513 	247160 	309171 	772327 	217851 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1579 	416 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4825      5806      4812      4962      3992      5119      4087      4674      3723      5373      4424      5427      4072      5590      4335
dram[1]:       5089      4609      5037      4455      4636      4258      4937      4190      4275      3641      4353      4099      4110      3690      4402      3975
dram[2]:       4478      5939      4566      6057      3801      5050      3750      5386      3531      4650      3832      5701      3807      5380      3989      5592
dram[3]:       4332      4876      4304      4984      4058      4547      4153      4998      3733      4039      4016      4252      3550      4000      3883      4386
dram[4]:       6318      4616      5985      4756      5249      3853      5300      4014      4870      3645      5420      4573      5535      3880      5485      4455
dram[5]:       4513      5075      4470      5034      4222      4500      4536      4827      4133      4138      4003      4523      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5879544 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02134
n_activity=491349 dram_eff=0.2589
bk0: 2506a 5935397i bk1: 3398a 5928088i bk2: 2230a 5938078i bk3: 3008a 5932558i bk4: 2580a 5934930i bk5: 3466a 5925533i bk6: 2576a 5935268i bk7: 3424a 5925465i bk8: 2794a 5931746i bk9: 3884a 5919476i bk10: 2114a 5936925i bk11: 2930a 5929904i bk12: 1926a 5939701i bk13: 2756a 5932692i bk14: 1800a 5942445i bk15: 2604a 5935002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021341 
total_CMD = 5960435 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5597112 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 5960435 
n_nop = 5879544 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002920 
CoL_Bus_Util = 0.010670 
Either_Row_CoL_Bus_Util = 0.013571 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001372 
queue_avg = 0.155258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5867557 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02458
n_activity=548492 dram_eff=0.2671
bk0: 3042a 5931770i bk1: 3710a 5924543i bk2: 2714a 5934007i bk3: 3214a 5926867i bk4: 3178a 5927133i bk5: 3676a 5921539i bk6: 3234a 5928538i bk7: 3676a 5922262i bk8: 3640a 5922494i bk9: 4122a 5916668i bk10: 2730a 5929815i bk11: 3062a 5927116i bk12: 2388a 5934303i bk13: 2820a 5930777i bk14: 2268a 5937300i bk15: 2714a 5932787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024578 
total_CMD = 5960435 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5549488 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 5960435 
n_nop = 5867557 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003314 
CoL_Bus_Util = 0.012289 
Either_Row_CoL_Bus_Util = 0.015582 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001335 
queue_avg = 0.183384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5879634 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02136
n_activity=490077 dram_eff=0.2597
bk0: 3424a 5928729i bk1: 2516a 5935893i bk2: 3008a 5931185i bk3: 2222a 5938636i bk4: 3468a 5926124i bk5: 2578a 5933812i bk6: 3442a 5925403i bk7: 2570a 5936226i bk8: 3896a 5921006i bk9: 2806a 5931600i bk10: 3012a 5929640i bk11: 2000a 5938453i bk12: 2754a 5932485i bk13: 1930a 5940177i bk14: 2624a 5935000i bk15: 1774a 5942979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021356 
total_CMD = 5960435 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5599495 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 5960435 
n_nop = 5879634 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002894 
CoL_Bus_Util = 0.010678 
Either_Row_CoL_Bus_Util = 0.013556 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.151737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151737
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5867335 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02459
n_activity=550042 dram_eff=0.2664
bk0: 3708a 5925003i bk1: 3054a 5930286i bk2: 3234a 5926098i bk3: 2708a 5933151i bk4: 3662a 5921447i bk5: 3184a 5925900i bk6: 3682a 5921602i bk7: 3222a 5927249i bk8: 4118a 5916377i bk9: 3648a 5921377i bk10: 3160a 5926041i bk11: 2612a 5931243i bk12: 2814a 5931284i bk13: 2400a 5934758i bk14: 2728a 5932930i bk15: 2262a 5939057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024585 
total_CMD = 5960435 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5548098 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 5960435 
n_nop = 5867335 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003347 
CoL_Bus_Util = 0.012293 
Either_Row_CoL_Bus_Util = 0.015620 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.189624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5879845 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02124
n_activity=489498 dram_eff=0.2586
bk0: 2486a 5936241i bk1: 3370a 5927657i bk2: 2240a 5938972i bk3: 3000a 5932064i bk4: 2554a 5933910i bk5: 3464a 5925584i bk6: 2578a 5936471i bk7: 3418a 5926006i bk8: 2772a 5931093i bk9: 3880a 5920038i bk10: 2072a 5937529i bk11: 2878a 5929467i bk12: 1922a 5940591i bk13: 2752a 5932183i bk14: 1782a 5942491i bk15: 2598a 5935312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.021240 
total_CMD = 5960435 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5599685 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 5960435 
n_nop = 5879845 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002916 
CoL_Bus_Util = 0.010620 
Either_Row_CoL_Bus_Util = 0.013521 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001154 
queue_avg = 0.152624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5960435 n_nop=5872700 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02389
n_activity=508057 dram_eff=0.2803
bk0: 3022a 5930723i bk1: 3422a 5927733i bk2: 2724a 5933486i bk3: 3124a 5930304i bk4: 3162a 5928523i bk5: 3532a 5925468i bk6: 3238a 5929725i bk7: 3554a 5925909i bk8: 3618a 5923800i bk9: 3894a 5920606i bk10: 2670a 5929877i bk11: 2906a 5929845i bk12: 2380a 5935317i bk13: 2696a 5933083i bk14: 2260a 5938003i bk15: 2614a 5935814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.023889 
total_CMD = 5960435 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5585092 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 5960435 
n_nop = 5872700 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002791 
CoL_Bus_Util = 0.011944 
Either_Row_CoL_Bus_Util = 0.014720 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.149492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157934, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 186776, Miss = 33654, Miss_rate = 0.180, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174204, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 194498, Miss = 36000, Miss_rate = 0.185, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 184870, Miss = 33844, Miss_rate = 0.183, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158612, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 192494, Miss = 36168, Miss_rate = 0.188, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176108, Miss = 30562, Miss_rate = 0.174, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156184, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 185452, Miss = 33552, Miss_rate = 0.181, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 174920, Miss = 30526, Miss_rate = 0.175, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 191844, Miss = 34068, Miss_rate = 0.178, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2133896
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1752
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 839428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1010052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216610
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88688
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2133896
icnt_total_pkts_simt_to_mem=803954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2757486
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2937650
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 14)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 14)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 14)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2673 (76 samples)
	minimum = 5 (76 samples)
	maximum = 233.066 (76 samples)
Network latency average = 21.802 (76 samples)
	minimum = 5 (76 samples)
	maximum = 230.539 (76 samples)
Flit latency average = 20.902 (76 samples)
	minimum = 5 (76 samples)
	maximum = 230.066 (76 samples)
Fragmentation average = 0.00273997 (76 samples)
	minimum = 0 (76 samples)
	maximum = 65.4474 (76 samples)
Injected packet rate average = 0.067078 (76 samples)
	minimum = 0.0212387 (76 samples)
	maximum = 0.186818 (76 samples)
Accepted packet rate average = 0.067078 (76 samples)
	minimum = 0.0207151 (76 samples)
	maximum = 0.106935 (76 samples)
Injected flit rate average = 0.0714204 (76 samples)
	minimum = 0.0275024 (76 samples)
	maximum = 0.187 (76 samples)
Accepted flit rate average = 0.0714204 (76 samples)
	minimum = 0.0276176 (76 samples)
	maximum = 0.106935 (76 samples)
Injected packet size average = 1.06474 (76 samples)
Accepted packet size average = 1.06474 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 8 sec (5708 sec)
gpgpu_simulation_rate = 44793 (inst/sec)
gpgpu_simulation_rate = 339 (cycle/sec)
gpgpu_silicon_slowdown = 884955x
GPGPU-Sim uArch: Shader 0 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
kernel_stream_id = 60205
gpu_sim_cycle = 25575
gpu_sim_insn = 118080
gpu_ipc =       4.6170
gpu_tot_sim_cycle = 1960844
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     130.4543
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3158% 
max_total_param_size = 0
gpu_stall_dramfull = 218735
gpu_stall_icnt2sh    = 382116
partiton_level_parallism =       0.0368
partiton_level_parallism_total  =       0.3185
partiton_level_parallism_util =       1.0086
partiton_level_parallism_util_total  =       1.7550
L2_BW  =       1.2732 GB/Sec
L2_BW_total  =      10.4638 GB/Sec
gpu_total_sim_rate=44463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 76105
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47290, Miss = 28680, Miss_rate = 0.606, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46654, Miss = 28673, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46366, Miss = 28120, Miss_rate = 0.606, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46240, Miss = 27866, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46687, Miss = 28818, Miss_rate = 0.617, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46159, Miss = 28166, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46750, Miss = 28457, Miss_rate = 0.609, Pending_hits = 2924, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46315, Miss = 28106, Miss_rate = 0.607, Pending_hits = 3042, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46398, Miss = 28231, Miss_rate = 0.608, Pending_hits = 2969, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46527, Miss = 28050, Miss_rate = 0.603, Pending_hits = 3074, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46097, Miss = 28058, Miss_rate = 0.609, Pending_hits = 2992, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47104, Miss = 28369, Miss_rate = 0.602, Pending_hits = 3065, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46238, Miss = 28220, Miss_rate = 0.610, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47503, Miss = 28977, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47277, Miss = 28908, Miss_rate = 0.611, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 425699
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 45635
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149790
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2481497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55935
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33296
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 309744
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 149790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 108491
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2537432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51720, 27864, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 487892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415145
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677519	W0_Idle:14326224	W0_Scoreboard:11075941	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3321160 {8:415145,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231352 {8:28919,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66423200 {40:1660580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627040 {40:115676,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1149992 	687631 	166429 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27488 	1133 	222 	518581 	28903 	29436 	14408 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	222469 	252513 	247160 	309171 	772327 	217851 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1606 	416 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4832      5806      4825      4962      3995      5119      4091      4674      3727      5373      4426      5427      4072      5590      4335
dram[1]:       5089      4613      5037      4461      4636      4258      4937      4190      4275      3641      4353      4099      4110      3690      4402      3975
dram[2]:       4488      5939      4579      6057      3805      5050      3754      5386      3534      4650      3834      5701      3807      5380      3989      5592
dram[3]:       4337      4876      4310      4984      4058      4547      4153      4998      3733      4039      4016      4252      3550      4000      3883      4386
dram[4]:       6318      4626      5985      4766      5249      3857      5300      4018      4870      3649      5420      4574      5535      3880      5485      4455
dram[5]:       4513      5081      4471      5039      4222      4500      4536      4827      4133      4138      4003      4523      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5958312 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02106
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6014165i bk1: 3398a 6006856i bk2: 2230a 6016846i bk3: 3008a 6011326i bk4: 2580a 6013698i bk5: 3466a 6004301i bk6: 2576a 6014036i bk7: 3424a 6004233i bk8: 2794a 6010514i bk9: 3884a 5998244i bk10: 2114a 6015693i bk11: 2930a 6008672i bk12: 1926a 6018469i bk13: 2756a 6011460i bk14: 1800a 6021213i bk15: 2604a 6013770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021062 
total_CMD = 6039203 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5675880 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6039203 
n_nop = 5958312 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002882 
CoL_Bus_Util = 0.010531 
Either_Row_CoL_Bus_Util = 0.013394 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.153233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5946325 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02426
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6010538i bk1: 3710a 6003311i bk2: 2714a 6012775i bk3: 3214a 6005635i bk4: 3178a 6005901i bk5: 3676a 6000307i bk6: 3234a 6007306i bk7: 3676a 6001030i bk8: 3640a 6001262i bk9: 4122a 5995436i bk10: 2730a 6008583i bk11: 3062a 6005884i bk12: 2388a 6013071i bk13: 2820a 6009545i bk14: 2268a 6016068i bk15: 2714a 6011555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024258 
total_CMD = 6039203 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5628256 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6039203 
n_nop = 5946325 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003271 
CoL_Bus_Util = 0.012129 
Either_Row_CoL_Bus_Util = 0.015379 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001335 
queue_avg = 0.180992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5958402 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02108
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6007497i bk1: 2516a 6014661i bk2: 3008a 6009953i bk3: 2222a 6017404i bk4: 3468a 6004892i bk5: 2578a 6012580i bk6: 3442a 6004171i bk7: 2570a 6014994i bk8: 3896a 5999774i bk9: 2806a 6010368i bk10: 3012a 6008408i bk11: 2000a 6017221i bk12: 2754a 6011253i bk13: 1930a 6018945i bk14: 2624a 6013768i bk15: 1774a 6021747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021078 
total_CMD = 6039203 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5678263 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6039203 
n_nop = 5958402 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002857 
CoL_Bus_Util = 0.010539 
Either_Row_CoL_Bus_Util = 0.013379 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.149758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5946103 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02426
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6003771i bk1: 3054a 6009054i bk2: 3234a 6004866i bk3: 2708a 6011919i bk4: 3662a 6000215i bk5: 3184a 6004668i bk6: 3682a 6000370i bk7: 3222a 6006017i bk8: 4118a 5995145i bk9: 3648a 6000145i bk10: 3160a 6004809i bk11: 2612a 6010011i bk12: 2814a 6010052i bk13: 2400a 6013526i bk14: 2728a 6011698i bk15: 2262a 6017825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024265 
total_CMD = 6039203 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5626866 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6039203 
n_nop = 5946103 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003303 
CoL_Bus_Util = 0.012132 
Either_Row_CoL_Bus_Util = 0.015416 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.187151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5958613 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02096
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6015009i bk1: 3370a 6006425i bk2: 2240a 6017740i bk3: 3000a 6010832i bk4: 2554a 6012678i bk5: 3464a 6004352i bk6: 2578a 6015239i bk7: 3418a 6004774i bk8: 2772a 6009861i bk9: 3880a 5998806i bk10: 2072a 6016297i bk11: 2878a 6008235i bk12: 1922a 6019359i bk13: 2752a 6010951i bk14: 1782a 6021259i bk15: 2598a 6014080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020963 
total_CMD = 6039203 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5678453 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6039203 
n_nop = 5958613 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002878 
CoL_Bus_Util = 0.010482 
Either_Row_CoL_Bus_Util = 0.013344 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.150634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150634
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6039203 n_nop=5951468 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02358
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6009491i bk1: 3422a 6006501i bk2: 2724a 6012254i bk3: 3124a 6009072i bk4: 3162a 6007291i bk5: 3532a 6004236i bk6: 3238a 6008493i bk7: 3554a 6004677i bk8: 3618a 6002568i bk9: 3894a 5999374i bk10: 2670a 6008645i bk11: 2906a 6008613i bk12: 2380a 6014085i bk13: 2696a 6011851i bk14: 2260a 6016771i bk15: 2614a 6014582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.023577 
total_CMD = 6039203 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5663860 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6039203 
n_nop = 5951468 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.011788 
Either_Row_CoL_Bus_Util = 0.014528 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.147542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158102, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 187340, Miss = 33654, Miss_rate = 0.180, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174348, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 194810, Miss = 36000, Miss_rate = 0.185, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 185418, Miss = 33844, Miss_rate = 0.183, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158756, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 192774, Miss = 36168, Miss_rate = 0.188, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176252, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156328, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 185968, Miss = 33552, Miss_rate = 0.180, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175084, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 192108, Miss = 34068, Miss_rate = 0.177, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2137288
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1749
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 840580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1011204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216982
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90556
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2137288
icnt_total_pkts_simt_to_mem=805081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2757539
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2937854
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00627494
	minimum = 0 (at node 6)
	maximum = 0.0220528 (at node 16)
Accepted packet rate average = 0.00627494
	minimum = 0 (at node 6)
	maximum = 0.022131 (at node 0)
Injected flit rate average = 0.0065443
	minimum = 0 (at node 6)
	maximum = 0.0220528 (at node 16)
Accepted flit rate average= 0.0065443
	minimum = 0 (at node 6)
	maximum = 0.022131 (at node 0)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0307 (77 samples)
	minimum = 5 (77 samples)
	maximum = 230.156 (77 samples)
Network latency average = 21.5844 (77 samples)
	minimum = 5 (77 samples)
	maximum = 227.662 (77 samples)
Flit latency average = 20.6957 (77 samples)
	minimum = 5 (77 samples)
	maximum = 227.195 (77 samples)
Fragmentation average = 0.00270438 (77 samples)
	minimum = 0 (77 samples)
	maximum = 64.5974 (77 samples)
Injected packet rate average = 0.0662884 (77 samples)
	minimum = 0.0209629 (77 samples)
	maximum = 0.184678 (77 samples)
Accepted packet rate average = 0.0662884 (77 samples)
	minimum = 0.0204461 (77 samples)
	maximum = 0.105834 (77 samples)
Injected flit rate average = 0.0705778 (77 samples)
	minimum = 0.0271452 (77 samples)
	maximum = 0.184858 (77 samples)
Accepted flit rate average = 0.0705778 (77 samples)
	minimum = 0.0272589 (77 samples)
	maximum = 0.105834 (77 samples)
Injected packet size average = 1.06471 (77 samples)
Accepted packet size average = 1.06471 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 53 sec (5753 sec)
gpgpu_simulation_rate = 44463 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 882352x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
kernel_stream_id = 60205
gpu_sim_cycle = 3301
gpu_sim_insn = 857088
gpu_ipc =     259.6450
gpu_tot_sim_cycle = 1964145
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     130.6714
gpu_tot_issued_cta = 10868
gpu_occupancy = 35.6910% 
gpu_tot_occupancy = 30.3294% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383299
partiton_level_parallism =       0.6792
partiton_level_parallism_total  =       0.3191
partiton_level_parallism_util =       1.5388
partiton_level_parallism_util_total  =       1.7541
L2_BW  =      22.7306 GB/Sec
L2_BW_total  =      10.4845 GB/Sec
gpu_total_sim_rate=44550

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 76576
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47418, Miss = 28776, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46782, Miss = 28769, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46494, Miss = 28216, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46368, Miss = 27962, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46815, Miss = 28914, Miss_rate = 0.618, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46287, Miss = 28262, Miss_rate = 0.611, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46942, Miss = 28585, Miss_rate = 0.609, Pending_hits = 2939, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46507, Miss = 28234, Miss_rate = 0.607, Pending_hits = 3056, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46590, Miss = 28359, Miss_rate = 0.609, Pending_hits = 2979, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46719, Miss = 28178, Miss_rate = 0.603, Pending_hits = 3086, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46289, Miss = 28186, Miss_rate = 0.609, Pending_hits = 3002, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47296, Miss = 28497, Miss_rate = 0.603, Pending_hits = 3078, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46366, Miss = 28316, Miss_rate = 0.611, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47631, Miss = 29073, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47405, Miss = 29004, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 427331
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45709
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 254433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27542
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 150654
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2494562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33733
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311472
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 150654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109067
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2550968

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51813, 27957, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 489044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416777
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1683013	W0_Idle:14340750	W0_Scoreboard:11118955	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3334216 {8:416777,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231624 {8:28953,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66684320 {40:1667108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4632480 {40:115812,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1153960 	691010 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27517 	1138 	222 	520773 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	222835 	253052 	248087 	310495 	776423 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1611 	418 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4879      4962      4052      5119      4153      4674      3780      5373      4450      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4526      4636      4287      4937      4214      4275      3666      4353      4108      4110      3690      4402      3975
dram[2]:       4507      5939      4639      6057      3867      5050      3822      5386      3587      4650      3861      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4383      4984      4084      4547      4178      4998      3755      4039      4026      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4809      5249      3906      5300      4073      4870      3690      5420      4588      5535      3880      5485      4455
dram[5]:       4513      5132      4472      5093      4224      4528      4538      4854      4135      4163      4004      4530      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5968477 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02103
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6024330i bk1: 3398a 6017021i bk2: 2230a 6027011i bk3: 3008a 6021491i bk4: 2580a 6023863i bk5: 3466a 6014466i bk6: 2576a 6024201i bk7: 3424a 6014398i bk8: 2794a 6020679i bk9: 3884a 6008409i bk10: 2114a 6025858i bk11: 2930a 6018837i bk12: 1926a 6028634i bk13: 2756a 6021625i bk14: 1800a 6031378i bk15: 2604a 6023935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.021027 
total_CMD = 6049368 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5686045 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6049368 
n_nop = 5968477 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002877 
CoL_Bus_Util = 0.010513 
Either_Row_CoL_Bus_Util = 0.013372 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.152975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5956490 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02422
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6020703i bk1: 3710a 6013476i bk2: 2714a 6022940i bk3: 3214a 6015800i bk4: 3178a 6016066i bk5: 3676a 6010472i bk6: 3234a 6017471i bk7: 3676a 6011195i bk8: 3640a 6011427i bk9: 4122a 6005601i bk10: 2730a 6018748i bk11: 3062a 6016049i bk12: 2388a 6023236i bk13: 2820a 6019710i bk14: 2268a 6026233i bk15: 2714a 6021720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024217 
total_CMD = 6049368 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5638421 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6049368 
n_nop = 5956490 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.012108 
Either_Row_CoL_Bus_Util = 0.015353 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001335 
queue_avg = 0.180688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5968567 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02104
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6017662i bk1: 2516a 6024826i bk2: 3008a 6020118i bk3: 2222a 6027569i bk4: 3468a 6015057i bk5: 2578a 6022745i bk6: 3442a 6014336i bk7: 2570a 6025159i bk8: 3896a 6009939i bk9: 2806a 6020533i bk10: 3012a 6018573i bk11: 2000a 6027386i bk12: 2754a 6021418i bk13: 1930a 6029110i bk14: 2624a 6023933i bk15: 1774a 6031912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021042 
total_CMD = 6049368 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5688428 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6049368 
n_nop = 5968567 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002852 
CoL_Bus_Util = 0.010521 
Either_Row_CoL_Bus_Util = 0.013357 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.149507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5956268 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02422
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6013936i bk1: 3054a 6019219i bk2: 3234a 6015031i bk3: 2708a 6022084i bk4: 3662a 6010380i bk5: 3184a 6014833i bk6: 3682a 6010535i bk7: 3222a 6016182i bk8: 4118a 6005310i bk9: 3648a 6010310i bk10: 3160a 6014974i bk11: 2612a 6020176i bk12: 2814a 6020217i bk13: 2400a 6023691i bk14: 2728a 6021863i bk15: 2262a 6027990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024224 
total_CMD = 6049368 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5637031 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6049368 
n_nop = 5956268 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003298 
CoL_Bus_Util = 0.012112 
Either_Row_CoL_Bus_Util = 0.015390 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.186836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5968778 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02093
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6025174i bk1: 3370a 6016590i bk2: 2240a 6027905i bk3: 3000a 6020997i bk4: 2554a 6022843i bk5: 3464a 6014517i bk6: 2578a 6025404i bk7: 3418a 6014939i bk8: 2772a 6020026i bk9: 3880a 6008971i bk10: 2072a 6026462i bk11: 2878a 6018400i bk12: 1922a 6029524i bk13: 2752a 6021116i bk14: 1782a 6031424i bk15: 2598a 6024245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020928 
total_CMD = 6049368 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5688618 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6049368 
n_nop = 5968778 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002873 
CoL_Bus_Util = 0.010464 
Either_Row_CoL_Bus_Util = 0.013322 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.150381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6049368 n_nop=5961633 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02354
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6019656i bk1: 3422a 6016666i bk2: 2724a 6022419i bk3: 3124a 6019237i bk4: 3162a 6017456i bk5: 3532a 6014401i bk6: 3238a 6018658i bk7: 3554a 6014842i bk8: 3618a 6012733i bk9: 3894a 6009539i bk10: 2670a 6018810i bk11: 2906a 6018778i bk12: 2380a 6024250i bk13: 2696a 6022016i bk14: 2260a 6026936i bk15: 2614a 6024747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.023537 
total_CMD = 6049368 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5674025 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6049368 
n_nop = 5961633 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002750 
CoL_Bus_Util = 0.011769 
Either_Row_CoL_Bus_Util = 0.014503 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001071 
queue_avg = 0.147294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158102, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 188692, Miss = 33654, Miss_rate = 0.178, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174348, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 195982, Miss = 36000, Miss_rate = 0.184, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 186810, Miss = 33844, Miss_rate = 0.181, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158808, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 194022, Miss = 36168, Miss_rate = 0.186, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176304, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156328, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 187348, Miss = 33552, Miss_rate = 0.179, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175084, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 193276, Miss = 34068, Miss_rate = 0.176, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2145104
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1742
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 847108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1017732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 218134
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2145104
icnt_total_pkts_simt_to_mem=807899
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.7767
	minimum = 5
	maximum = 168
Network latency average = 48.992
	minimum = 5
	maximum = 153
Slowest packet = 2763212
Flit latency average = 46.5625
	minimum = 5
	maximum = 153
Slowest flit = 2951742
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.11285
	minimum = 0 (at node 15)
	maximum = 0.42169 (at node 19)
Accepted packet rate average = 0.11285
	minimum = 0 (at node 15)
	maximum = 0.184187 (at node 6)
Injected flit rate average = 0.119313
	minimum = 0 (at node 15)
	maximum = 0.42169 (at node 19)
Accepted flit rate average= 0.119313
	minimum = 0 (at node 15)
	maximum = 0.184187 (at node 6)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4121 (78 samples)
	minimum = 5 (78 samples)
	maximum = 229.359 (78 samples)
Network latency average = 21.9358 (78 samples)
	minimum = 5 (78 samples)
	maximum = 226.705 (78 samples)
Flit latency average = 21.0273 (78 samples)
	minimum = 5 (78 samples)
	maximum = 226.244 (78 samples)
Fragmentation average = 0.00266971 (78 samples)
	minimum = 0 (78 samples)
	maximum = 63.7692 (78 samples)
Injected packet rate average = 0.0668853 (78 samples)
	minimum = 0.0206941 (78 samples)
	maximum = 0.187717 (78 samples)
Accepted packet rate average = 0.0668853 (78 samples)
	minimum = 0.0201839 (78 samples)
	maximum = 0.106839 (78 samples)
Injected flit rate average = 0.0712026 (78 samples)
	minimum = 0.0267972 (78 samples)
	maximum = 0.187894 (78 samples)
Accepted flit rate average = 0.0712026 (78 samples)
	minimum = 0.0269095 (78 samples)
	maximum = 0.106839 (78 samples)
Injected packet size average = 1.06455 (78 samples)
Accepted packet size average = 1.06455 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 1 sec (5761 sec)
gpgpu_simulation_rate = 44550 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 882352x
GPGPU-Sim uArch: Shader 12 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1990860
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     128.9280
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2870% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383299
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3149
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7540
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      10.3445 GB/Sec
gpu_total_sim_rate=44201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 76588
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47418, Miss = 28776, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46782, Miss = 28769, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46494, Miss = 28216, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46368, Miss = 27962, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46815, Miss = 28914, Miss_rate = 0.618, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46287, Miss = 28262, Miss_rate = 0.611, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46942, Miss = 28585, Miss_rate = 0.609, Pending_hits = 2939, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46507, Miss = 28234, Miss_rate = 0.607, Pending_hits = 3056, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46590, Miss = 28359, Miss_rate = 0.609, Pending_hits = 2979, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46719, Miss = 28178, Miss_rate = 0.603, Pending_hits = 3086, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46289, Miss = 28186, Miss_rate = 0.609, Pending_hits = 3002, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47296, Miss = 28497, Miss_rate = 0.603, Pending_hits = 3078, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46397, Miss = 28332, Miss_rate = 0.611, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47631, Miss = 29073, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47405, Miss = 29004, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 427347
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45709
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 254449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27542
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 150660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2496222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56418
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33733
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 150660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109082
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2552640

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51813, 27957, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 489548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416793
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 121352
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1683013	W0_Idle:14371200	W0_Scoreboard:11138984	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3334344 {8:416793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231720 {8:28965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66686880 {40:1667172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4634400 {40:115860,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1154054 	691010 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27529 	1138 	222 	520804 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	222929 	253052 	248087 	310495 	776423 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1620 	419 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4882      4962      4052      5119      4153      4674      3780      5373      4450      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4526      4636      4287      4937      4214      4275      3666      4353      4108      4110      3690      4402      3975
dram[2]:       4507      5939      4641      6057      3867      5050      3822      5386      3587      4650      3861      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4383      4984      4084      4547      4178      4998      3755      4039      4026      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4813      5249      3906      5300      4073      4870      3690      5420      4588      5535      3880      5485      4455
dram[5]:       4513      5132      4472      5093      4224      4528      4538      4854      4135      4163      4004      4530      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6050757 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02074
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6106610i bk1: 3398a 6099301i bk2: 2230a 6109291i bk3: 3008a 6103771i bk4: 2580a 6106143i bk5: 3466a 6096746i bk6: 2576a 6106481i bk7: 3424a 6096678i bk8: 2794a 6102959i bk9: 3884a 6090689i bk10: 2114a 6108138i bk11: 2930a 6101117i bk12: 1926a 6110914i bk13: 2756a 6103905i bk14: 1800a 6113658i bk15: 2604a 6106215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.020745 
total_CMD = 6131648 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5768325 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6131648 
n_nop = 6050757 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002838 
CoL_Bus_Util = 0.010372 
Either_Row_CoL_Bus_Util = 0.013192 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.150923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6038770 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02389
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6102983i bk1: 3710a 6095756i bk2: 2714a 6105220i bk3: 3214a 6098080i bk4: 3178a 6098346i bk5: 3676a 6092752i bk6: 3234a 6099751i bk7: 3676a 6093475i bk8: 3640a 6093707i bk9: 4122a 6087881i bk10: 2730a 6101028i bk11: 3062a 6098329i bk12: 2388a 6105516i bk13: 2820a 6101990i bk14: 2268a 6108513i bk15: 2714a 6104000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023892 
total_CMD = 6131648 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5720701 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6131648 
n_nop = 6038770 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003222 
CoL_Bus_Util = 0.011946 
Either_Row_CoL_Bus_Util = 0.015147 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001335 
queue_avg = 0.178263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6050847 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02076
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6099942i bk1: 2516a 6107106i bk2: 3008a 6102398i bk3: 2222a 6109849i bk4: 3468a 6097337i bk5: 2578a 6105025i bk6: 3442a 6096616i bk7: 2570a 6107439i bk8: 3896a 6092219i bk9: 2806a 6102813i bk10: 3012a 6100853i bk11: 2000a 6109666i bk12: 2754a 6103698i bk13: 1930a 6111390i bk14: 2624a 6106213i bk15: 1774a 6114192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020760 
total_CMD = 6131648 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5770708 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6131648 
n_nop = 6050847 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002814 
CoL_Bus_Util = 0.010380 
Either_Row_CoL_Bus_Util = 0.013178 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.147500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6038548 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.0239
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6096216i bk1: 3054a 6101499i bk2: 3234a 6097311i bk3: 2708a 6104364i bk4: 3662a 6092660i bk5: 3184a 6097113i bk6: 3682a 6092815i bk7: 3222a 6098462i bk8: 4118a 6087590i bk9: 3648a 6092590i bk10: 3160a 6097254i bk11: 2612a 6102456i bk12: 2814a 6102497i bk13: 2400a 6105971i bk14: 2728a 6104143i bk15: 2262a 6110270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023899 
total_CMD = 6131648 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5719311 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6131648 
n_nop = 6038548 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003254 
CoL_Bus_Util = 0.011949 
Either_Row_CoL_Bus_Util = 0.015184 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001289 
queue_avg = 0.184329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6051058 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02065
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6107454i bk1: 3370a 6098870i bk2: 2240a 6110185i bk3: 3000a 6103277i bk4: 2554a 6105123i bk5: 3464a 6096797i bk6: 2578a 6107684i bk7: 3418a 6097219i bk8: 2772a 6102306i bk9: 3880a 6091251i bk10: 2072a 6108742i bk11: 2878a 6100680i bk12: 1922a 6111804i bk13: 2752a 6103396i bk14: 1782a 6113704i bk15: 2598a 6106525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020647 
total_CMD = 6131648 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5770898 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6131648 
n_nop = 6051058 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002835 
CoL_Bus_Util = 0.010324 
Either_Row_CoL_Bus_Util = 0.013143 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.148363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6131648 n_nop=6043913 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02322
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6101936i bk1: 3422a 6098946i bk2: 2724a 6104699i bk3: 3124a 6101517i bk4: 3162a 6099736i bk5: 3532a 6096681i bk6: 3238a 6100938i bk7: 3554a 6097122i bk8: 3618a 6095013i bk9: 3894a 6091819i bk10: 2670a 6101090i bk11: 2906a 6101058i bk12: 2380a 6106530i bk13: 2696a 6104296i bk14: 2260a 6109216i bk15: 2614a 6107027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.023221 
total_CMD = 6131648 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5756305 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6131648 
n_nop = 6043913 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002713 
CoL_Bus_Util = 0.011611 
Either_Row_CoL_Bus_Util = 0.014309 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.145318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158110, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 188722, Miss = 33654, Miss_rate = 0.178, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174356, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 195982, Miss = 36000, Miss_rate = 0.184, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 186848, Miss = 33844, Miss_rate = 0.181, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158808, Miss = 24860, Miss_rate = 0.157, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 194030, Miss = 36168, Miss_rate = 0.186, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176304, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156336, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 187382, Miss = 33552, Miss_rate = 0.179, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175092, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 193276, Miss = 34068, Miss_rate = 0.176, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2145246
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1742
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 847172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81644
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1017796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 218164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90740
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2145246
icnt_total_pkts_simt_to_mem=807957
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2772062
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2953003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 12)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 12)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 12)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1828 (79 samples)
	minimum = 5 (79 samples)
	maximum = 226.608 (79 samples)
Network latency average = 21.7225 (79 samples)
	minimum = 5 (79 samples)
	maximum = 223.911 (79 samples)
Flit latency average = 20.8244 (79 samples)
	minimum = 5 (79 samples)
	maximum = 223.443 (79 samples)
Fragmentation average = 0.00263592 (79 samples)
	minimum = 0 (79 samples)
	maximum = 62.962 (79 samples)
Injected packet rate average = 0.0660419 (79 samples)
	minimum = 0.0204322 (79 samples)
	maximum = 0.185361 (79 samples)
Accepted packet rate average = 0.0660419 (79 samples)
	minimum = 0.0199284 (79 samples)
	maximum = 0.105554 (79 samples)
Injected flit rate average = 0.0703048 (79 samples)
	minimum = 0.026458 (79 samples)
	maximum = 0.185543 (79 samples)
Accepted flit rate average = 0.0703048 (79 samples)
	minimum = 0.0265688 (79 samples)
	maximum = 0.105554 (79 samples)
Injected packet size average = 1.06455 (79 samples)
Accepted packet size average = 1.06455 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 47 sec (5807 sec)
gpgpu_simulation_rate = 44201 (inst/sec)
gpgpu_simulation_rate = 342 (cycle/sec)
gpgpu_silicon_slowdown = 877192x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
kernel_stream_id = 60205
gpu_sim_cycle = 25574
gpu_sim_insn = 98400
gpu_ipc =       3.8477
gpu_tot_sim_cycle = 2016434
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     127.3416
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0891% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383299
partiton_level_parallism =       0.0300
partiton_level_parallism_total  =       0.3113
partiton_level_parallism_util =       1.0039
partiton_level_parallism_util_total  =       1.7524
L2_BW  =       1.0368 GB/Sec
L2_BW_total  =      10.2264 GB/Sec
gpu_total_sim_rate=43870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 76977
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47497, Miss = 28824, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46861, Miss = 28817, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46573, Miss = 28264, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46368, Miss = 27962, Miss_rate = 0.603, Pending_hits = 3351, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46815, Miss = 28914, Miss_rate = 0.618, Pending_hits = 2983, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46287, Miss = 28262, Miss_rate = 0.611, Pending_hits = 2763, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 46942, Miss = 28585, Miss_rate = 0.609, Pending_hits = 2939, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46507, Miss = 28234, Miss_rate = 0.607, Pending_hits = 3056, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46590, Miss = 28359, Miss_rate = 0.609, Pending_hits = 2979, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46719, Miss = 28178, Miss_rate = 0.603, Pending_hits = 3086, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46289, Miss = 28186, Miss_rate = 0.609, Pending_hits = 3002, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47296, Miss = 28497, Miss_rate = 0.603, Pending_hits = 3078, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46397, Miss = 28332, Miss_rate = 0.611, Pending_hits = 2968, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47710, Miss = 29105, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47484, Miss = 29052, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 427571
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45709
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 254673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27542
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 150705
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2498883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56807
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33733
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 150705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109237
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555690

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53019, 27957, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 490668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417017
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1683268	W0_Idle:14554899	W0_Scoreboard:11200228	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3336136 {8:417017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234832 {8:29354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66722720 {40:1668068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4696640 {40:117416,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1155260 	691010 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27915 	1141 	222 	521183 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224135 	253052 	248087 	310495 	776423 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1651 	419 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4892      4962      4056      5119      4157      4674      3783      5373      4452      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4536      4636      4287      4937      4214      4275      3666      4353      4108      4110      3690      4402      3975
dram[2]:       4507      5939      4652      6057      3871      5050      3825      5386      3590      4650      3863      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4393      4984      4084      4547      4178      4998      3755      4039      4026      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4825      5249      3910      5300      4076      4870      3694      5420      4589      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5105      4224      4528      4538      4854      4135      4163      4004      4530      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6129522 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02048
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6185375i bk1: 3398a 6178066i bk2: 2230a 6188056i bk3: 3008a 6182536i bk4: 2580a 6184908i bk5: 3466a 6175511i bk6: 2576a 6185246i bk7: 3424a 6175443i bk8: 2794a 6181724i bk9: 3884a 6169454i bk10: 2114a 6186903i bk11: 2930a 6179882i bk12: 1926a 6189679i bk13: 2756a 6182670i bk14: 1800a 6192423i bk15: 2604a 6184980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.020482 
total_CMD = 6210413 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5847090 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6210413 
n_nop = 6129522 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.010241 
Either_Row_CoL_Bus_Util = 0.013025 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.149009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6117535 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02359
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6181748i bk1: 3710a 6174521i bk2: 2714a 6183985i bk3: 3214a 6176845i bk4: 3178a 6177111i bk5: 3676a 6171517i bk6: 3234a 6178516i bk7: 3676a 6172240i bk8: 3640a 6172472i bk9: 4122a 6166646i bk10: 2730a 6179793i bk11: 3062a 6177094i bk12: 2388a 6184281i bk13: 2820a 6180755i bk14: 2268a 6187278i bk15: 2714a 6182765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023589 
total_CMD = 6210413 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5799466 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6210413 
n_nop = 6117535 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003181 
CoL_Bus_Util = 0.011794 
Either_Row_CoL_Bus_Util = 0.014955 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001335 
queue_avg = 0.176002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6129612 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.0205
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6178707i bk1: 2516a 6185871i bk2: 3008a 6181163i bk3: 2222a 6188614i bk4: 3468a 6176102i bk5: 2578a 6183790i bk6: 3442a 6175381i bk7: 2570a 6186204i bk8: 3896a 6170984i bk9: 2806a 6181578i bk10: 3012a 6179618i bk11: 2000a 6188431i bk12: 2754a 6182463i bk13: 1930a 6190155i bk14: 2624a 6184978i bk15: 1774a 6192957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020497 
total_CMD = 6210413 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5849473 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6210413 
n_nop = 6129612 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002778 
CoL_Bus_Util = 0.010248 
Either_Row_CoL_Bus_Util = 0.013011 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.145630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6117313 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.0236
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6174981i bk1: 3054a 6180264i bk2: 3234a 6176076i bk3: 2708a 6183129i bk4: 3662a 6171425i bk5: 3184a 6175878i bk6: 3682a 6171580i bk7: 3222a 6177227i bk8: 4118a 6166355i bk9: 3648a 6171355i bk10: 3160a 6176019i bk11: 2612a 6181221i bk12: 2814a 6181262i bk13: 2400a 6184736i bk14: 2728a 6182908i bk15: 2262a 6189035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023596 
total_CMD = 6210413 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5798076 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6210413 
n_nop = 6117313 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003212 
CoL_Bus_Util = 0.011798 
Either_Row_CoL_Bus_Util = 0.014991 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.181991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181991
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6129823 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02039
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6186219i bk1: 3370a 6177635i bk2: 2240a 6188950i bk3: 3000a 6182042i bk4: 2554a 6183888i bk5: 3464a 6175562i bk6: 2578a 6186449i bk7: 3418a 6175984i bk8: 2772a 6181071i bk9: 3880a 6170016i bk10: 2072a 6187507i bk11: 2878a 6179445i bk12: 1922a 6190569i bk13: 2752a 6182161i bk14: 1782a 6192469i bk15: 2598a 6185290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020385 
total_CMD = 6210413 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5849663 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6210413 
n_nop = 6129823 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002799 
CoL_Bus_Util = 0.010193 
Either_Row_CoL_Bus_Util = 0.012977 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.146481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6210413 n_nop=6122678 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02293
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6180701i bk1: 3422a 6177711i bk2: 2724a 6183464i bk3: 3124a 6180282i bk4: 3162a 6178501i bk5: 3532a 6175446i bk6: 3238a 6179703i bk7: 3554a 6175887i bk8: 3618a 6173778i bk9: 3894a 6170584i bk10: 2670a 6179855i bk11: 2906a 6179823i bk12: 2380a 6185295i bk13: 2696a 6183061i bk14: 2260a 6187981i bk15: 2614a 6185792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022927 
total_CMD = 6210413 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5835070 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6210413 
n_nop = 6122678 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002679 
CoL_Bus_Util = 0.011463 
Either_Row_CoL_Bus_Util = 0.014127 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.143475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158250, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 189154, Miss = 33654, Miss_rate = 0.178, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174476, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 196262, Miss = 36000, Miss_rate = 0.183, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 187240, Miss = 33844, Miss_rate = 0.181, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158928, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 194270, Miss = 36168, Miss_rate = 0.186, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176424, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156456, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 187788, Miss = 33552, Miss_rate = 0.179, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175228, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 193532, Miss = 34068, Miss_rate = 0.176, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2148008
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1740
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 848068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1018692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 218474
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92296
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2148008
icnt_total_pkts_simt_to_mem=808880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2772113
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2953205
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511225
	minimum = 0 (at node 3)
	maximum = 0.0168922 (at node 16)
Accepted packet rate average = 0.00511225
	minimum = 0 (at node 3)
	maximum = 0.0221319 (at node 0)
Injected flit rate average = 0.00533673
	minimum = 0 (at node 3)
	maximum = 0.0168922 (at node 16)
Accepted flit rate average= 0.00533673
	minimum = 0 (at node 3)
	maximum = 0.0221319 (at node 0)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9561 (80 samples)
	minimum = 5 (80 samples)
	maximum = 223.875 (80 samples)
Network latency average = 21.514 (80 samples)
	minimum = 5 (80 samples)
	maximum = 221.213 (80 samples)
Flit latency average = 20.6266 (80 samples)
	minimum = 5 (80 samples)
	maximum = 220.75 (80 samples)
Fragmentation average = 0.00260297 (80 samples)
	minimum = 0 (80 samples)
	maximum = 62.175 (80 samples)
Injected packet rate average = 0.0652803 (80 samples)
	minimum = 0.0201768 (80 samples)
	maximum = 0.183255 (80 samples)
Accepted packet rate average = 0.0652803 (80 samples)
	minimum = 0.0196793 (80 samples)
	maximum = 0.104511 (80 samples)
Injected flit rate average = 0.0694927 (80 samples)
	minimum = 0.0261273 (80 samples)
	maximum = 0.183435 (80 samples)
Accepted flit rate average = 0.0694927 (80 samples)
	minimum = 0.0262367 (80 samples)
	maximum = 0.104511 (80 samples)
Injected packet size average = 1.06453 (80 samples)
Accepted packet size average = 1.06453 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 33 sec (5853 sec)
gpgpu_simulation_rate = 43870 (inst/sec)
gpgpu_simulation_rate = 344 (cycle/sec)
gpgpu_silicon_slowdown = 872093x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
kernel_stream_id = 60205
gpu_sim_cycle = 2846
gpu_sim_insn = 595200
gpu_ipc =     209.1356
gpu_tot_sim_cycle = 2019280
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     127.4569
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.3309% 
gpu_tot_occupancy = 30.0813% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383724
partiton_level_parallism =       0.4881
partiton_level_parallism_total  =       0.3115
partiton_level_parallism_util =       1.4952
partiton_level_parallism_util_total  =       1.7517
L2_BW  =      16.0427 GB/Sec
L2_BW_total  =      10.2346 GB/Sec
gpu_total_sim_rate=43927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 77241
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47561, Miss = 28872, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46925, Miss = 28865, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46637, Miss = 28312, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46496, Miss = 28010, Miss_rate = 0.602, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46943, Miss = 28994, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46415, Miss = 28342, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47070, Miss = 28665, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46635, Miss = 28314, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46718, Miss = 28407, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46847, Miss = 28258, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46417, Miss = 28266, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47424, Miss = 28577, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46525, Miss = 28412, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47774, Miss = 29137, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47548, Miss = 29100, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 428531
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151305
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2508019
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57071
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 312928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109637
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2565090

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 28050, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 491468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417977
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1686738	W0_Idle:14569363	W0_Scoreboard:11238420	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343816 {8:417977,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235064 {8:29383,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66876320 {40:1671908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4701280 {40:117532,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157862 	693048 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27940 	1145 	222 	522543 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224430 	253431 	248455 	311508 	779008 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1654 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4085      5119      4199      4674      3810      5373      4469      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4313      4937      4238      4275      3693      4353      4123      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3900      5050      3866      5386      3617      4650      3880      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4110      4547      4201      4998      3781      4039      4040      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3936      5300      4111      4870      3718      5420      4599      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4226      4550      4539      4870      4136      4185      4005      4538      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6138285 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02045
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6194138i bk1: 3398a 6186829i bk2: 2230a 6196819i bk3: 3008a 6191299i bk4: 2580a 6193671i bk5: 3466a 6184274i bk6: 2576a 6194009i bk7: 3424a 6184206i bk8: 2794a 6190487i bk9: 3884a 6178217i bk10: 2114a 6195666i bk11: 2930a 6188645i bk12: 1926a 6198442i bk13: 2756a 6191433i bk14: 1800a 6201186i bk15: 2604a 6193743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.020453 
total_CMD = 6219176 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5855853 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6219176 
n_nop = 6138285 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002798 
CoL_Bus_Util = 0.010226 
Either_Row_CoL_Bus_Util = 0.013007 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.148799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6126298 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02356
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6190511i bk1: 3710a 6183284i bk2: 2714a 6192748i bk3: 3214a 6185608i bk4: 3178a 6185874i bk5: 3676a 6180280i bk6: 3234a 6187279i bk7: 3676a 6181003i bk8: 3640a 6181235i bk9: 4122a 6175409i bk10: 2730a 6188556i bk11: 3062a 6185857i bk12: 2388a 6193044i bk13: 2820a 6189518i bk14: 2268a 6196041i bk15: 2714a 6191528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023556 
total_CMD = 6219176 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5808229 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6219176 
n_nop = 6126298 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003176 
CoL_Bus_Util = 0.011778 
Either_Row_CoL_Bus_Util = 0.014934 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001335 
queue_avg = 0.175754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6138375 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.02047
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6187470i bk1: 2516a 6194634i bk2: 3008a 6189926i bk3: 2222a 6197377i bk4: 3468a 6184865i bk5: 2578a 6192553i bk6: 3442a 6184144i bk7: 2570a 6194967i bk8: 3896a 6179747i bk9: 2806a 6190341i bk10: 3012a 6188381i bk11: 2000a 6197194i bk12: 2754a 6191226i bk13: 1930a 6198918i bk14: 2624a 6193741i bk15: 1774a 6201720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020468 
total_CMD = 6219176 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5858236 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6219176 
n_nop = 6138375 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002774 
CoL_Bus_Util = 0.010234 
Either_Row_CoL_Bus_Util = 0.012992 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001200 
queue_avg = 0.145424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6126076 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02356
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6183744i bk1: 3054a 6189027i bk2: 3234a 6184839i bk3: 2708a 6191892i bk4: 3662a 6180188i bk5: 3184a 6184641i bk6: 3682a 6180343i bk7: 3222a 6185990i bk8: 4118a 6175118i bk9: 3648a 6180118i bk10: 3160a 6184782i bk11: 2612a 6189984i bk12: 2814a 6190025i bk13: 2400a 6193499i bk14: 2728a 6191671i bk15: 2262a 6197798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023563 
total_CMD = 6219176 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5806839 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6219176 
n_nop = 6126076 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003208 
CoL_Bus_Util = 0.011781 
Either_Row_CoL_Bus_Util = 0.014970 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.181735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6138586 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02036
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6194982i bk1: 3370a 6186398i bk2: 2240a 6197713i bk3: 3000a 6190805i bk4: 2554a 6192651i bk5: 3464a 6184325i bk6: 2578a 6195212i bk7: 3418a 6184747i bk8: 2772a 6189834i bk9: 3880a 6178779i bk10: 2072a 6196270i bk11: 2878a 6188208i bk12: 1922a 6199332i bk13: 2752a 6190924i bk14: 1782a 6201232i bk15: 2598a 6194053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020357 
total_CMD = 6219176 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5858426 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6219176 
n_nop = 6138586 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002795 
CoL_Bus_Util = 0.010178 
Either_Row_CoL_Bus_Util = 0.012958 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.146275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6219176 n_nop=6131441 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02289
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6189464i bk1: 3422a 6186474i bk2: 2724a 6192227i bk3: 3124a 6189045i bk4: 3162a 6187264i bk5: 3532a 6184209i bk6: 3238a 6188466i bk7: 3554a 6184650i bk8: 3618a 6182541i bk9: 3894a 6179347i bk10: 2670a 6188618i bk11: 2906a 6188586i bk12: 2380a 6194058i bk13: 2696a 6191824i bk14: 2260a 6196744i bk15: 2614a 6194555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022895 
total_CMD = 6219176 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5843833 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6219176 
n_nop = 6131441 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002675 
CoL_Bus_Util = 0.011447 
Either_Row_CoL_Bus_Util = 0.014107 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.143273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158250, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 189808, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174476, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 197154, Miss = 36000, Miss_rate = 0.183, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 187894, Miss = 33844, Miss_rate = 0.180, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158972, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 195158, Miss = 36168, Miss_rate = 0.185, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176468, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156456, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 188456, Miss = 33552, Miss_rate = 0.178, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175228, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 194444, Miss = 34068, Miss_rate = 0.175, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2152764
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1736
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 851908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1022532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2152764
icnt_total_pkts_simt_to_mem=810669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.1408
	minimum = 5
	maximum = 119
Network latency average = 45.1596
	minimum = 5
	maximum = 108
Slowest packet = 2777741
Flit latency average = 42.6558
	minimum = 5
	maximum = 108
Slowest flit = 2963103
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0799693
	minimum = 0 (at node 15)
	maximum = 0.32045 (at node 26)
Accepted packet rate average = 0.0799693
	minimum = 0 (at node 15)
	maximum = 0.140548 (at node 12)
Injected flit rate average = 0.0851748
	minimum = 0 (at node 15)
	maximum = 0.32045 (at node 26)
Accepted flit rate average= 0.0851748
	minimum = 0 (at node 15)
	maximum = 0.140548 (at node 12)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.267 (81 samples)
	minimum = 5 (81 samples)
	maximum = 222.58 (81 samples)
Network latency average = 21.8059 (81 samples)
	minimum = 5 (81 samples)
	maximum = 219.815 (81 samples)
Flit latency average = 20.8986 (81 samples)
	minimum = 5 (81 samples)
	maximum = 219.358 (81 samples)
Fragmentation average = 0.00257083 (81 samples)
	minimum = 0 (81 samples)
	maximum = 61.4074 (81 samples)
Injected packet rate average = 0.0654617 (81 samples)
	minimum = 0.0199277 (81 samples)
	maximum = 0.184949 (81 samples)
Accepted packet rate average = 0.0654617 (81 samples)
	minimum = 0.0194364 (81 samples)
	maximum = 0.104956 (81 samples)
Injected flit rate average = 0.0696863 (81 samples)
	minimum = 0.0258047 (81 samples)
	maximum = 0.185127 (81 samples)
Accepted flit rate average = 0.0696863 (81 samples)
	minimum = 0.0259128 (81 samples)
	maximum = 0.104956 (81 samples)
Injected packet size average = 1.06454 (81 samples)
Accepted packet size average = 1.06454 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 39 sec (5859 sec)
gpgpu_simulation_rate = 43927 (inst/sec)
gpgpu_simulation_rate = 344 (cycle/sec)
gpgpu_silicon_slowdown = 872093x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2045995
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     125.8024
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0397% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383724
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3075
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7517
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =      10.1016 GB/Sec
gpu_total_sim_rate=43588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 77253
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47561, Miss = 28872, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 46925, Miss = 28865, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46637, Miss = 28312, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46496, Miss = 28010, Miss_rate = 0.602, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46943, Miss = 28994, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46415, Miss = 28342, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47070, Miss = 28665, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46635, Miss = 28314, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46718, Miss = 28407, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46847, Miss = 28258, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46417, Miss = 28266, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47424, Miss = 28577, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46525, Miss = 28412, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47805, Miss = 29153, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47548, Miss = 29100, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 428547
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2509679
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57083
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 312944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109652
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2566762

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 28050, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 491972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417993
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 122976
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1686738	W0_Idle:14599813	W0_Scoreboard:11258449	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343944 {8:417993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235160 {8:29395,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66878880 {40:1671972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4703200 {40:117580,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157956 	693048 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27952 	1145 	222 	522574 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224524 	253431 	248455 	311508 	779008 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1664 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4088      5119      4199      4674      3810      5373      4469      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4313      4937      4238      4275      3693      4353      4123      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3902      5050      3866      5386      3617      4650      3880      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4110      4547      4201      4998      3781      4039      4040      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3938      5300      4111      4870      3718      5420      4599      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4226      4550      4539      4870      4136      4185      4005      4538      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6220565 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.02019
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6276418i bk1: 3398a 6269109i bk2: 2230a 6279099i bk3: 3008a 6273579i bk4: 2580a 6275951i bk5: 3466a 6266554i bk6: 2576a 6276289i bk7: 3424a 6266486i bk8: 2794a 6272767i bk9: 3884a 6260497i bk10: 2114a 6277946i bk11: 2930a 6270925i bk12: 1926a 6280722i bk13: 2756a 6273713i bk14: 1800a 6283466i bk15: 2604a 6276023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.020186 
total_CMD = 6301456 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 5938133 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6301456 
n_nop = 6220565 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002762 
CoL_Bus_Util = 0.010093 
Either_Row_CoL_Bus_Util = 0.012837 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001372 
queue_avg = 0.146856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6208578 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02325
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6272791i bk1: 3710a 6265564i bk2: 2714a 6275028i bk3: 3214a 6267888i bk4: 3178a 6268154i bk5: 3676a 6262560i bk6: 3234a 6269559i bk7: 3676a 6263283i bk8: 3640a 6263515i bk9: 4122a 6257689i bk10: 2730a 6270836i bk11: 3062a 6268137i bk12: 2388a 6275324i bk13: 2820a 6271798i bk14: 2268a 6278321i bk15: 2714a 6273808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023248 
total_CMD = 6301456 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5890509 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6301456 
n_nop = 6208578 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003135 
CoL_Bus_Util = 0.011624 
Either_Row_CoL_Bus_Util = 0.014739 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001335 
queue_avg = 0.173459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6220655 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.0202
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6269750i bk1: 2516a 6276914i bk2: 3008a 6272206i bk3: 2222a 6279657i bk4: 3468a 6267145i bk5: 2578a 6274833i bk6: 3442a 6266424i bk7: 2570a 6277247i bk8: 3896a 6262027i bk9: 2806a 6272621i bk10: 3012a 6270661i bk11: 2000a 6279474i bk12: 2754a 6273506i bk13: 1930a 6281198i bk14: 2624a 6276021i bk15: 1774a 6284000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020200 
total_CMD = 6301456 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 5940516 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6301456 
n_nop = 6220655 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002738 
CoL_Bus_Util = 0.010100 
Either_Row_CoL_Bus_Util = 0.012823 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.143526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6208356 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02325
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6266024i bk1: 3054a 6271307i bk2: 3234a 6267119i bk3: 2708a 6274172i bk4: 3662a 6262468i bk5: 3184a 6266921i bk6: 3682a 6262623i bk7: 3222a 6268270i bk8: 4118a 6257398i bk9: 3648a 6262398i bk10: 3160a 6267062i bk11: 2612a 6272264i bk12: 2814a 6272305i bk13: 2400a 6275779i bk14: 2728a 6273951i bk15: 2262a 6280078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023255 
total_CMD = 6301456 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5889119 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6301456 
n_nop = 6208356 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003166 
CoL_Bus_Util = 0.011627 
Either_Row_CoL_Bus_Util = 0.014774 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.179362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6220866 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.02009
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6277262i bk1: 3370a 6268678i bk2: 2240a 6279993i bk3: 3000a 6273085i bk4: 2554a 6274931i bk5: 3464a 6266605i bk6: 2578a 6277492i bk7: 3418a 6267027i bk8: 2772a 6272114i bk9: 3880a 6261059i bk10: 2072a 6278550i bk11: 2878a 6270488i bk12: 1922a 6281612i bk13: 2752a 6273204i bk14: 1782a 6283512i bk15: 2598a 6276333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.020091 
total_CMD = 6301456 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 5940706 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6301456 
n_nop = 6220866 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002758 
CoL_Bus_Util = 0.010045 
Either_Row_CoL_Bus_Util = 0.012789 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.144365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6301456 n_nop=6213721 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.0226
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6271744i bk1: 3422a 6268754i bk2: 2724a 6274507i bk3: 3124a 6271325i bk4: 3162a 6269544i bk5: 3532a 6266489i bk6: 3238a 6270746i bk7: 3554a 6266930i bk8: 3618a 6264821i bk9: 3894a 6261627i bk10: 2670a 6270898i bk11: 2906a 6270866i bk12: 2380a 6276338i bk13: 2696a 6274104i bk14: 2260a 6279024i bk15: 2614a 6276835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022596 
total_CMD = 6301456 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 5926113 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6301456 
n_nop = 6213721 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002640 
CoL_Bus_Util = 0.011298 
Either_Row_CoL_Bus_Util = 0.013923 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.141402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158258, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 189842, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174484, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 197154, Miss = 36000, Miss_rate = 0.183, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 187932, Miss = 33844, Miss_rate = 0.180, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 158972, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 195166, Miss = 36168, Miss_rate = 0.185, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176468, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156464, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 188486, Miss = 33552, Miss_rate = 0.178, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175236, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 194444, Miss = 34068, Miss_rate = 0.175, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2152906
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1736
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 851972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167126
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1022596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2152906
icnt_total_pkts_simt_to_mem=810727
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2781922
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2963433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 13)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 13)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 13)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.048 (82 samples)
	minimum = 5 (82 samples)
	maximum = 220.012 (82 samples)
Network latency average = 21.602 (82 samples)
	minimum = 5 (82 samples)
	maximum = 217.207 (82 samples)
Flit latency average = 20.7047 (82 samples)
	minimum = 5 (82 samples)
	maximum = 216.744 (82 samples)
Fragmentation average = 0.00253948 (82 samples)
	minimum = 0 (82 samples)
	maximum = 60.6585 (82 samples)
Injected packet rate average = 0.0646665 (82 samples)
	minimum = 0.0196847 (82 samples)
	maximum = 0.182713 (82 samples)
Accepted packet rate average = 0.0646665 (82 samples)
	minimum = 0.0191993 (82 samples)
	maximum = 0.103741 (82 samples)
Injected flit rate average = 0.0688399 (82 samples)
	minimum = 0.02549 (82 samples)
	maximum = 0.182895 (82 samples)
Accepted flit rate average = 0.0688399 (82 samples)
	minimum = 0.0255968 (82 samples)
	maximum = 0.103741 (82 samples)
Injected packet size average = 1.06454 (82 samples)
Accepted packet size average = 1.06454 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 25 sec (5905 sec)
gpgpu_simulation_rate = 43588 (inst/sec)
gpgpu_simulation_rate = 346 (cycle/sec)
gpgpu_silicon_slowdown = 867052x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
kernel_stream_id = 60205
gpu_sim_cycle = 25571
gpu_sim_insn = 78720
gpu_ipc =       3.0785
gpu_tot_sim_cycle = 2071566
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     124.2875
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8815% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 383724
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.3040
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7504
L2_BW  =       0.8500 GB/Sec
L2_BW_total  =       9.9874 GB/Sec
gpu_total_sim_rate=43272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 77565
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47640, Miss = 28920, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47004, Miss = 28913, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46716, Miss = 28360, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46496, Miss = 28010, Miss_rate = 0.602, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 46943, Miss = 28994, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46415, Miss = 28342, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47070, Miss = 28665, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46635, Miss = 28314, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46718, Miss = 28407, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46847, Miss = 28258, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46417, Miss = 28266, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47424, Miss = 28577, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46525, Miss = 28412, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47805, Miss = 29153, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47627, Miss = 29148, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 428739
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151347
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2511807
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57395
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 33968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109776
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2569202

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54318, 28050, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 492868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418185
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1686942	W0_Idle:14748653	W0_Scoreboard:11309093	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3345480 {8:418185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237656 {8:29707,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66909600 {40:1672740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753120 {40:118828,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1158972 	693048 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28261 	1148 	222 	522890 	28903 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225540 	253431 	248455 	311508 	779008 	218279 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1691 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4097      5119      4203      4674      3814      5373      4471      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4323      4937      4238      4275      3693      4353      4123      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3910      5050      3870      5386      3620      4650      3882      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4119      4547      4201      4998      3781      4039      4040      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3946      5300      4115      4870      3721      5420      4600      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4227      4559      4539      4870      4136      4185      4005      4538      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6299321 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01994
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6355174i bk1: 3398a 6347865i bk2: 2230a 6357855i bk3: 3008a 6352335i bk4: 2580a 6354707i bk5: 3466a 6345310i bk6: 2576a 6355045i bk7: 3424a 6345242i bk8: 2794a 6351523i bk9: 3884a 6339253i bk10: 2114a 6356702i bk11: 2930a 6349681i bk12: 1926a 6359478i bk13: 2756a 6352469i bk14: 1800a 6362222i bk15: 2604a 6354779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019937 
total_CMD = 6380212 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6016889 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6380212 
n_nop = 6299321 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002727 
CoL_Bus_Util = 0.009968 
Either_Row_CoL_Bus_Util = 0.012678 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.145043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6287334 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02296
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6351547i bk1: 3710a 6344320i bk2: 2714a 6353784i bk3: 3214a 6346644i bk4: 3178a 6346910i bk5: 3676a 6341316i bk6: 3234a 6348315i bk7: 3676a 6342039i bk8: 3640a 6342271i bk9: 4122a 6336445i bk10: 2730a 6349592i bk11: 3062a 6346893i bk12: 2388a 6354080i bk13: 2820a 6350554i bk14: 2268a 6357077i bk15: 2714a 6352564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022961 
total_CMD = 6380212 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5969265 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6380212 
n_nop = 6287334 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003096 
CoL_Bus_Util = 0.011480 
Either_Row_CoL_Bus_Util = 0.014557 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.171318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6299411 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01995
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6348506i bk1: 2516a 6355670i bk2: 3008a 6350962i bk3: 2222a 6358413i bk4: 3468a 6345901i bk5: 2578a 6353589i bk6: 3442a 6345180i bk7: 2570a 6356003i bk8: 3896a 6340783i bk9: 2806a 6351377i bk10: 3012a 6349417i bk11: 2000a 6358230i bk12: 2754a 6352262i bk13: 1930a 6359954i bk14: 2624a 6354777i bk15: 1774a 6362756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019951 
total_CMD = 6380212 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6019272 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6380212 
n_nop = 6299411 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002704 
CoL_Bus_Util = 0.009976 
Either_Row_CoL_Bus_Util = 0.012664 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.141754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6287112 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02297
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6344780i bk1: 3054a 6350063i bk2: 3234a 6345875i bk3: 2708a 6352928i bk4: 3662a 6341224i bk5: 3184a 6345677i bk6: 3682a 6341379i bk7: 3222a 6347026i bk8: 4118a 6336154i bk9: 3648a 6341154i bk10: 3160a 6345818i bk11: 2612a 6351020i bk12: 2814a 6351061i bk13: 2400a 6354535i bk14: 2728a 6352707i bk15: 2262a 6358834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022968 
total_CMD = 6380212 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5967875 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6380212 
n_nop = 6287112 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003127 
CoL_Bus_Util = 0.011484 
Either_Row_CoL_Bus_Util = 0.014592 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.177148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6299622 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01984
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6356018i bk1: 3370a 6347434i bk2: 2240a 6358749i bk3: 3000a 6351841i bk4: 2554a 6353687i bk5: 3464a 6345361i bk6: 2578a 6356248i bk7: 3418a 6345783i bk8: 2772a 6350870i bk9: 3880a 6339815i bk10: 2072a 6357306i bk11: 2878a 6349244i bk12: 1922a 6360368i bk13: 2752a 6351960i bk14: 1782a 6362268i bk15: 2598a 6355089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019843 
total_CMD = 6380212 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6019462 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6380212 
n_nop = 6299622 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002724 
CoL_Bus_Util = 0.009921 
Either_Row_CoL_Bus_Util = 0.012631 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.142583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6380212 n_nop=6292477 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02232
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6350500i bk1: 3422a 6347510i bk2: 2724a 6353263i bk3: 3124a 6350081i bk4: 3162a 6348300i bk5: 3532a 6345245i bk6: 3238a 6349502i bk7: 3554a 6345686i bk8: 3618a 6343577i bk9: 3894a 6340383i bk10: 2670a 6349654i bk11: 2906a 6349622i bk12: 2380a 6355094i bk13: 2696a 6352860i bk14: 2260a 6357780i bk15: 2614a 6355591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022317 
total_CMD = 6380212 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6004869 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6380212 
n_nop = 6292477 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002607 
CoL_Bus_Util = 0.011158 
Either_Row_CoL_Bus_Util = 0.013751 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.139656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158370, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190192, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174580, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 197418, Miss = 36000, Miss_rate = 0.182, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188240, Miss = 33844, Miss_rate = 0.180, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159068, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 195382, Miss = 36168, Miss_rate = 0.185, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176564, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156560, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 188788, Miss = 33552, Miss_rate = 0.178, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175348, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 194660, Miss = 34068, Miss_rate = 0.175, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2155170
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1734
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 852740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 84612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1023364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219552
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93708
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2155170
icnt_total_pkts_simt_to_mem=811479
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2781973
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2963635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00418877
	minimum = 0 (at node 3)
	maximum = 0.0136874 (at node 16)
Accepted packet rate average = 0.00418877
	minimum = 0 (at node 3)
	maximum = 0.0221344 (at node 0)
Injected flit rate average = 0.00436837
	minimum = 0 (at node 3)
	maximum = 0.0136874 (at node 16)
Accepted flit rate average= 0.00436837
	minimum = 0 (at node 3)
	maximum = 0.0221344 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.831 (83 samples)
	minimum = 5 (83 samples)
	maximum = 217.458 (83 samples)
Network latency average = 21.4025 (83 samples)
	minimum = 5 (83 samples)
	maximum = 214.687 (83 samples)
Flit latency average = 20.5155 (83 samples)
	minimum = 5 (83 samples)
	maximum = 214.229 (83 samples)
Fragmentation average = 0.00250889 (83 samples)
	minimum = 0 (83 samples)
	maximum = 59.9277 (83 samples)
Injected packet rate average = 0.0639378 (83 samples)
	minimum = 0.0194475 (83 samples)
	maximum = 0.180677 (83 samples)
Accepted packet rate average = 0.0639378 (83 samples)
	minimum = 0.018968 (83 samples)
	maximum = 0.102757 (83 samples)
Injected flit rate average = 0.0680631 (83 samples)
	minimum = 0.0251829 (83 samples)
	maximum = 0.180857 (83 samples)
Accepted flit rate average = 0.0680631 (83 samples)
	minimum = 0.0252884 (83 samples)
	maximum = 0.102757 (83 samples)
Injected packet size average = 1.06452 (83 samples)
Accepted packet size average = 1.06452 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 10 sec (5950 sec)
gpgpu_simulation_rate = 43272 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 862068x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
kernel_stream_id = 60205
gpu_sim_cycle = 2702
gpu_sim_insn = 380928
gpu_ipc =     140.9800
gpu_tot_sim_cycle = 2074268
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     124.3092
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.5536% 
gpu_tot_occupancy = 29.8584% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.3879
partiton_level_parallism_total  =       0.3041
partiton_level_parallism_util =       1.2970
partiton_level_parallism_util_total  =       1.7493
L2_BW  =      13.0748 GB/Sec
L2_BW_total  =       9.9915 GB/Sec
gpu_total_sim_rate=43299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 77757
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47704, Miss = 28968, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47068, Miss = 28961, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46780, Miss = 28408, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46624, Miss = 28106, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47007, Miss = 29042, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46479, Miss = 28390, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47134, Miss = 28713, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46699, Miss = 28362, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46782, Miss = 28455, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46911, Miss = 28306, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46481, Miss = 28314, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47488, Miss = 28625, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46589, Miss = 28460, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47869, Miss = 29201, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47691, Miss = 29196, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 429507
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151731
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2517631
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57587
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313904
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2575218

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54411, 28143, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 493380
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418953
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688179	W0_Idle:14762245	W0_Scoreboard:11350226	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3351624 {8:418953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237848 {8:29731,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67032480 {40:1675812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4756960 {40:118924,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161485 	694119 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28283 	1150 	222 	523849 	28968 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225715 	253884 	249434 	312103 	780171 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1697 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4398      4937      4264      4275      3712      4353      4133      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4170      4547      4227      4998      3800      4039      4050      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4227      4626      4541      4897      4138      4204      4005      4545      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6307641 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01991
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6363494i bk1: 3398a 6356185i bk2: 2230a 6366175i bk3: 3008a 6360655i bk4: 2580a 6363027i bk5: 3466a 6353630i bk6: 2576a 6363365i bk7: 3424a 6353562i bk8: 2794a 6359843i bk9: 3884a 6347573i bk10: 2114a 6365022i bk11: 2930a 6358001i bk12: 1926a 6367798i bk13: 2756a 6360789i bk14: 1800a 6370542i bk15: 2604a 6363099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019911 
total_CMD = 6388532 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6025209 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6388532 
n_nop = 6307641 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002724 
CoL_Bus_Util = 0.009955 
Either_Row_CoL_Bus_Util = 0.012662 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.144854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6295654 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02293
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6359867i bk1: 3710a 6352640i bk2: 2714a 6362104i bk3: 3214a 6354964i bk4: 3178a 6355230i bk5: 3676a 6349636i bk6: 3234a 6356635i bk7: 3676a 6350359i bk8: 3640a 6350591i bk9: 4122a 6344765i bk10: 2730a 6357912i bk11: 3062a 6355213i bk12: 2388a 6362400i bk13: 2820a 6358874i bk14: 2268a 6365397i bk15: 2714a 6360884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022931 
total_CMD = 6388532 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 5977585 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6388532 
n_nop = 6295654 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003092 
CoL_Bus_Util = 0.011466 
Either_Row_CoL_Bus_Util = 0.014538 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.171095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6307731 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01993
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6356826i bk1: 2516a 6363990i bk2: 3008a 6359282i bk3: 2222a 6366733i bk4: 3468a 6354221i bk5: 2578a 6361909i bk6: 3442a 6353500i bk7: 2570a 6364323i bk8: 3896a 6349103i bk9: 2806a 6359697i bk10: 3012a 6357737i bk11: 2000a 6366550i bk12: 2754a 6360582i bk13: 1930a 6368274i bk14: 2624a 6363097i bk15: 1774a 6371076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019925 
total_CMD = 6388532 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6027592 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6388532 
n_nop = 6307731 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002700 
CoL_Bus_Util = 0.009963 
Either_Row_CoL_Bus_Util = 0.012648 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.141569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6295432 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02294
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6353100i bk1: 3054a 6358383i bk2: 3234a 6354195i bk3: 2708a 6361248i bk4: 3662a 6349544i bk5: 3184a 6353997i bk6: 3682a 6349699i bk7: 3222a 6355346i bk8: 4118a 6344474i bk9: 3648a 6349474i bk10: 3160a 6354138i bk11: 2612a 6359340i bk12: 2814a 6359381i bk13: 2400a 6362855i bk14: 2728a 6361027i bk15: 2262a 6367154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022938 
total_CMD = 6388532 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 5976195 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6388532 
n_nop = 6295432 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003123 
CoL_Bus_Util = 0.011469 
Either_Row_CoL_Bus_Util = 0.014573 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.176917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6307942 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01982
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6364338i bk1: 3370a 6355754i bk2: 2240a 6367069i bk3: 3000a 6360161i bk4: 2554a 6362007i bk5: 3464a 6353681i bk6: 2578a 6364568i bk7: 3418a 6354103i bk8: 2772a 6359190i bk9: 3880a 6348135i bk10: 2072a 6365626i bk11: 2878a 6357564i bk12: 1922a 6368688i bk13: 2752a 6360280i bk14: 1782a 6370588i bk15: 2598a 6363409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019817 
total_CMD = 6388532 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6027782 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6388532 
n_nop = 6307942 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002721 
CoL_Bus_Util = 0.009909 
Either_Row_CoL_Bus_Util = 0.012615 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001154 
queue_avg = 0.142397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388532 n_nop=6300797 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02229
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6358820i bk1: 3422a 6355830i bk2: 2724a 6361583i bk3: 3124a 6358401i bk4: 3162a 6356620i bk5: 3532a 6353565i bk6: 3238a 6357822i bk7: 3554a 6354006i bk8: 3618a 6351897i bk9: 3894a 6348703i bk10: 2670a 6357974i bk11: 2906a 6357942i bk12: 2380a 6363414i bk13: 2696a 6361180i bk14: 2260a 6366100i bk15: 2614a 6363911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022288 
total_CMD = 6388532 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6013189 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6388532 
n_nop = 6300797 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002604 
CoL_Bus_Util = 0.011144 
Either_Row_CoL_Bus_Util = 0.013733 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.139474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158370, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190528, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174580, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 198310, Miss = 36000, Miss_rate = 0.182, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188592, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159104, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 196230, Miss = 36168, Miss_rate = 0.184, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176600, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156560, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189144, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175348, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 195484, Miss = 34068, Miss_rate = 0.174, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2158850
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1731
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 855812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 84708
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1026436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220064
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93804
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2158850
icnt_total_pkts_simt_to_mem=812783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.464
	minimum = 5
	maximum = 150
Network latency average = 38.6658
	minimum = 5
	maximum = 136
Slowest packet = 2788245
Flit latency average = 36.8888
	minimum = 5
	maximum = 136
Slowest flit = 2970268
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.064808
	minimum = 0 (at node 15)
	maximum = 0.330126 (at node 18)
Accepted packet rate average = 0.064808
	minimum = 0 (at node 15)
	maximum = 0.165803 (at node 3)
Injected flit rate average = 0.068317
	minimum = 0 (at node 15)
	maximum = 0.330126 (at node 18)
Accepted flit rate average= 0.068317
	minimum = 0 (at node 15)
	maximum = 0.165803 (at node 3)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.041 (84 samples)
	minimum = 5 (84 samples)
	maximum = 216.655 (84 samples)
Network latency average = 21.608 (84 samples)
	minimum = 5 (84 samples)
	maximum = 213.75 (84 samples)
Flit latency average = 20.7104 (84 samples)
	minimum = 5 (84 samples)
	maximum = 213.298 (84 samples)
Fragmentation average = 0.00247902 (84 samples)
	minimum = 0 (84 samples)
	maximum = 59.2143 (84 samples)
Injected packet rate average = 0.0639482 (84 samples)
	minimum = 0.019216 (84 samples)
	maximum = 0.182456 (84 samples)
Accepted packet rate average = 0.0639482 (84 samples)
	minimum = 0.0187422 (84 samples)
	maximum = 0.103508 (84 samples)
Injected flit rate average = 0.0680661 (84 samples)
	minimum = 0.0248831 (84 samples)
	maximum = 0.182634 (84 samples)
Accepted flit rate average = 0.0680661 (84 samples)
	minimum = 0.0249874 (84 samples)
	maximum = 0.103508 (84 samples)
Injected packet size average = 1.0644 (84 samples)
Accepted packet size average = 1.0644 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 16 sec (5956 sec)
gpgpu_simulation_rate = 43292 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 862068x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2100983
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     122.7380
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8175% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3002
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7493
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =       9.8651 GB/Sec
gpu_total_sim_rate=42971

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 77769
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47704, Miss = 28968, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47068, Miss = 28961, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46780, Miss = 28408, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46624, Miss = 28106, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47038, Miss = 29058, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46479, Miss = 28390, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47134, Miss = 28713, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46699, Miss = 28362, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46782, Miss = 28455, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46911, Miss = 28306, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46481, Miss = 28314, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47488, Miss = 28625, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46589, Miss = 28460, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47869, Miss = 29201, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47691, Miss = 29196, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 429523
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151737
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2519291
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57599
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110047
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2576890

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54411, 28143, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 493884
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418969
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 124376
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688179	W0_Idle:14792695	W0_Scoreboard:11370255	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3351752 {8:418969,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237944 {8:29743,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67035040 {40:1675876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4758880 {40:118972,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161579 	694119 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28295 	1150 	222 	523880 	28968 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225809 	253884 	249434 	312103 	780171 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1707 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4398      4937      4265      4275      3712      4353      4133      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4171      4547      4228      4998      3800      4039      4050      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4227      4627      4541      4898      4138      4204      4005      4545      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6389921 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01966
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6445774i bk1: 3398a 6438465i bk2: 2230a 6448455i bk3: 3008a 6442935i bk4: 2580a 6445307i bk5: 3466a 6435910i bk6: 2576a 6445645i bk7: 3424a 6435842i bk8: 2794a 6442123i bk9: 3884a 6429853i bk10: 2114a 6447302i bk11: 2930a 6440281i bk12: 1926a 6450078i bk13: 2756a 6443069i bk14: 1800a 6452822i bk15: 2604a 6445379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019658 
total_CMD = 6470812 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6107489 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6470812 
n_nop = 6389921 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002689 
CoL_Bus_Util = 0.009829 
Either_Row_CoL_Bus_Util = 0.012501 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.143012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6377934 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02264
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6442147i bk1: 3710a 6434920i bk2: 2714a 6444384i bk3: 3214a 6437244i bk4: 3178a 6437510i bk5: 3676a 6431916i bk6: 3234a 6438915i bk7: 3676a 6432639i bk8: 3640a 6432871i bk9: 4122a 6427045i bk10: 2730a 6440192i bk11: 3062a 6437493i bk12: 2388a 6444680i bk13: 2820a 6441154i bk14: 2268a 6447677i bk15: 2714a 6443164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022640 
total_CMD = 6470812 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6059865 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6470812 
n_nop = 6377934 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003053 
CoL_Bus_Util = 0.011320 
Either_Row_CoL_Bus_Util = 0.014353 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.168920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6390011 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01967
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6439106i bk1: 2516a 6446270i bk2: 3008a 6441562i bk3: 2222a 6449013i bk4: 3468a 6436501i bk5: 2578a 6444189i bk6: 3442a 6435780i bk7: 2570a 6446603i bk8: 3896a 6431383i bk9: 2806a 6441977i bk10: 3012a 6440017i bk11: 2000a 6448830i bk12: 2754a 6442862i bk13: 1930a 6450554i bk14: 2624a 6445377i bk15: 1774a 6453356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019672 
total_CMD = 6470812 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6109872 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6470812 
n_nop = 6390011 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002666 
CoL_Bus_Util = 0.009836 
Either_Row_CoL_Bus_Util = 0.012487 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.139769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6377712 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02265
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6435380i bk1: 3054a 6440663i bk2: 3234a 6436475i bk3: 2708a 6443528i bk4: 3662a 6431824i bk5: 3184a 6436277i bk6: 3682a 6431979i bk7: 3222a 6437626i bk8: 4118a 6426754i bk9: 3648a 6431754i bk10: 3160a 6436418i bk11: 2612a 6441620i bk12: 2814a 6441661i bk13: 2400a 6445135i bk14: 2728a 6443307i bk15: 2262a 6449434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022646 
total_CMD = 6470812 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6058475 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6470812 
n_nop = 6377712 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003083 
CoL_Bus_Util = 0.011323 
Either_Row_CoL_Bus_Util = 0.014388 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001289 
queue_avg = 0.174668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6390222 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01957
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6446618i bk1: 3370a 6438034i bk2: 2240a 6449349i bk3: 3000a 6442441i bk4: 2554a 6444287i bk5: 3464a 6435961i bk6: 2578a 6446848i bk7: 3418a 6436383i bk8: 2772a 6441470i bk9: 3880a 6430415i bk10: 2072a 6447906i bk11: 2878a 6439844i bk12: 1922a 6450968i bk13: 2752a 6442560i bk14: 1782a 6452868i bk15: 2598a 6445689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019565 
total_CMD = 6470812 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6110062 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6470812 
n_nop = 6390222 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002686 
CoL_Bus_Util = 0.009783 
Either_Row_CoL_Bus_Util = 0.012454 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.140586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6470812 n_nop=6383077 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.022
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6441100i bk1: 3422a 6438110i bk2: 2724a 6443863i bk3: 3124a 6440681i bk4: 3162a 6438900i bk5: 3532a 6435845i bk6: 3238a 6440102i bk7: 3554a 6436286i bk8: 3618a 6434177i bk9: 3894a 6430983i bk10: 2670a 6440254i bk11: 2906a 6440222i bk12: 2380a 6445694i bk13: 2696a 6443460i bk14: 2260a 6448380i bk15: 2614a 6446191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.022004 
total_CMD = 6470812 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6095469 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6470812 
n_nop = 6383077 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002571 
CoL_Bus_Util = 0.011002 
Either_Row_CoL_Bus_Util = 0.013559 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001071 
queue_avg = 0.137701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158378, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190528, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174588, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 198340, Miss = 36000, Miss_rate = 0.182, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188600, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159104, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 196272, Miss = 36168, Miss_rate = 0.184, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176600, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156568, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189144, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175356, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 195514, Miss = 34068, Miss_rate = 0.174, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2158992
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1731
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 855876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 84756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1026500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220094
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93852
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2158992
icnt_total_pkts_simt_to_mem=812841
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2789727
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2971633
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 4)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 4)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 4)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8323 (85 samples)
	minimum = 5 (85 samples)
	maximum = 214.247 (85 samples)
Network latency average = 21.4136 (85 samples)
	minimum = 5 (85 samples)
	maximum = 211.306 (85 samples)
Flit latency average = 20.5256 (85 samples)
	minimum = 5 (85 samples)
	maximum = 210.847 (85 samples)
Fragmentation average = 0.00244985 (85 samples)
	minimum = 0 (85 samples)
	maximum = 58.5176 (85 samples)
Injected packet rate average = 0.0631989 (85 samples)
	minimum = 0.0189899 (85 samples)
	maximum = 0.180328 (85 samples)
Accepted packet rate average = 0.0631989 (85 samples)
	minimum = 0.0185217 (85 samples)
	maximum = 0.102353 (85 samples)
Injected flit rate average = 0.0672686 (85 samples)
	minimum = 0.0245904 (85 samples)
	maximum = 0.180511 (85 samples)
Accepted flit rate average = 0.0672686 (85 samples)
	minimum = 0.0246934 (85 samples)
	maximum = 0.102353 (85 samples)
Injected packet size average = 1.0644 (85 samples)
Accepted packet size average = 1.0644 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 1 sec (6001 sec)
gpgpu_simulation_rate = 42971 (inst/sec)
gpgpu_simulation_rate = 350 (cycle/sec)
gpgpu_silicon_slowdown = 857142x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
kernel_stream_id = 60205
gpu_sim_cycle = 25570
gpu_sim_insn = 59040
gpu_ipc =       2.3090
gpu_tot_sim_cycle = 2126553
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     121.2900
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.7038% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.2968
partiton_level_parallism_util =       1.0111
partiton_level_parallism_util_total  =       1.7483
L2_BW  =       0.6135 GB/Sec
L2_BW_total  =       9.7538 GB/Sec
gpu_total_sim_rate=42661

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 78003
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47704, Miss = 28968, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47068, Miss = 28961, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46780, Miss = 28408, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46624, Miss = 28106, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47038, Miss = 29058, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46558, Miss = 28422, Miss_rate = 0.610, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47213, Miss = 28769, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46778, Miss = 28410, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46782, Miss = 28455, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46911, Miss = 28306, Miss_rate = 0.603, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46481, Miss = 28314, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47488, Miss = 28625, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46589, Miss = 28460, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47869, Miss = 29201, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47691, Miss = 29196, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 429659
	L1D_total_cache_miss_rate = 0.6089
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151764
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2520887
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57833
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110140
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2578720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54411, 28143, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 494556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419097
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688332	W0_Idle:14902258	W0_Scoreboard:11406171	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3352776 {8:419097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67055520 {40:1676388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1162277 	694119 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28526 	1153 	222 	524101 	28968 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	226507 	253884 	249434 	312103 	780171 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1738 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4402      4937      4273      4275      3715      4353      4135      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4176      4547      4236      4998      3803      4039      4052      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4633      4542      4905      4138      4208      4005      4546      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6468674 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01942
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6524527i bk1: 3398a 6517218i bk2: 2230a 6527208i bk3: 3008a 6521688i bk4: 2580a 6524060i bk5: 3466a 6514663i bk6: 2576a 6524398i bk7: 3424a 6514595i bk8: 2794a 6520876i bk9: 3884a 6508606i bk10: 2114a 6526055i bk11: 2930a 6519034i bk12: 1926a 6528831i bk13: 2756a 6521822i bk14: 1800a 6531575i bk15: 2604a 6524132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019421 
total_CMD = 6549565 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6186242 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6549565 
n_nop = 6468674 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002657 
CoL_Bus_Util = 0.009711 
Either_Row_CoL_Bus_Util = 0.012351 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.141293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6456687 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02237
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6520900i bk1: 3710a 6513673i bk2: 2714a 6523137i bk3: 3214a 6515997i bk4: 3178a 6516263i bk5: 3676a 6510669i bk6: 3234a 6517668i bk7: 3676a 6511392i bk8: 3640a 6511624i bk9: 4122a 6505798i bk10: 2730a 6518945i bk11: 3062a 6516246i bk12: 2388a 6523433i bk13: 2820a 6519907i bk14: 2268a 6526430i bk15: 2714a 6521917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022367 
total_CMD = 6549565 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6138618 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6549565 
n_nop = 6456687 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.011184 
Either_Row_CoL_Bus_Util = 0.014181 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.166888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6468764 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01944
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6517859i bk1: 2516a 6525023i bk2: 3008a 6520315i bk3: 2222a 6527766i bk4: 3468a 6515254i bk5: 2578a 6522942i bk6: 3442a 6514533i bk7: 2570a 6525356i bk8: 3896a 6510136i bk9: 2806a 6520730i bk10: 3012a 6518770i bk11: 2000a 6527583i bk12: 2754a 6521615i bk13: 1930a 6529307i bk14: 2624a 6524130i bk15: 1774a 6532109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019435 
total_CMD = 6549565 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6188625 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6549565 
n_nop = 6468764 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002634 
CoL_Bus_Util = 0.009718 
Either_Row_CoL_Bus_Util = 0.012337 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.138089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6456465 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02237
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6514133i bk1: 3054a 6519416i bk2: 3234a 6515228i bk3: 2708a 6522281i bk4: 3662a 6510577i bk5: 3184a 6515030i bk6: 3682a 6510732i bk7: 3222a 6516379i bk8: 4118a 6505507i bk9: 3648a 6510507i bk10: 3160a 6515171i bk11: 2612a 6520373i bk12: 2814a 6520414i bk13: 2400a 6523888i bk14: 2728a 6522060i bk15: 2262a 6528187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022374 
total_CMD = 6549565 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6137228 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6549565 
n_nop = 6456465 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003046 
CoL_Bus_Util = 0.011187 
Either_Row_CoL_Bus_Util = 0.014215 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.172567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6468975 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01933
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6525371i bk1: 3370a 6516787i bk2: 2240a 6528102i bk3: 3000a 6521194i bk4: 2554a 6523040i bk5: 3464a 6514714i bk6: 2578a 6525601i bk7: 3418a 6515136i bk8: 2772a 6520223i bk9: 3880a 6509168i bk10: 2072a 6526659i bk11: 2878a 6518597i bk12: 1922a 6529721i bk13: 2752a 6521313i bk14: 1782a 6531621i bk15: 2598a 6524442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019330 
total_CMD = 6549565 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6188815 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6549565 
n_nop = 6468975 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002654 
CoL_Bus_Util = 0.009665 
Either_Row_CoL_Bus_Util = 0.012305 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.138896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6549565 n_nop=6461830 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02174
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6519853i bk1: 3422a 6516863i bk2: 2724a 6522616i bk3: 3124a 6519434i bk4: 3162a 6517653i bk5: 3532a 6514598i bk6: 3238a 6518855i bk7: 3554a 6515039i bk8: 3618a 6512930i bk9: 3894a 6509736i bk10: 2670a 6519007i bk11: 2906a 6518975i bk12: 2380a 6524447i bk13: 2696a 6522213i bk14: 2260a 6527133i bk15: 2614a 6524944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.021740 
total_CMD = 6549565 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6174222 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6549565 
n_nop = 6461830 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002540 
CoL_Bus_Util = 0.010870 
Either_Row_CoL_Bus_Util = 0.013396 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.136045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158462, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190624, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174660, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 198662, Miss = 36000, Miss_rate = 0.181, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188672, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159176, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 196590, Miss = 36168, Miss_rate = 0.184, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176672, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156640, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189216, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175440, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 195812, Miss = 34068, Miss_rate = 0.174, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2160626
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1730
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85692
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1027012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94788
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2160626
icnt_total_pkts_simt_to_mem=813389
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04691
	minimum = 5
	maximum = 7
Network latency average = 5.04691
	minimum = 5
	maximum = 7
Slowest packet = 2789778
Flit latency average = 5.00229
	minimum = 5
	maximum = 7
Slowest flit = 2971835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 6)
Injected flit rate average = 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted flit rate average= 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 6)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6255 (86 samples)
	minimum = 5 (86 samples)
	maximum = 211.837 (86 samples)
Network latency average = 21.2232 (86 samples)
	minimum = 5 (86 samples)
	maximum = 208.93 (86 samples)
Flit latency average = 20.3451 (86 samples)
	minimum = 5 (86 samples)
	maximum = 208.477 (86 samples)
Fragmentation average = 0.00242137 (86 samples)
	minimum = 0 (86 samples)
	maximum = 57.8372 (86 samples)
Injected packet rate average = 0.0624992 (86 samples)
	minimum = 0.0187691 (86 samples)
	maximum = 0.178378 (86 samples)
Accepted packet rate average = 0.0624992 (86 samples)
	minimum = 0.0183064 (86 samples)
	maximum = 0.10142 (86 samples)
Injected flit rate average = 0.0665232 (86 samples)
	minimum = 0.0243045 (86 samples)
	maximum = 0.178558 (86 samples)
Accepted flit rate average = 0.0665232 (86 samples)
	minimum = 0.0244063 (86 samples)
	maximum = 0.10142 (86 samples)
Injected packet size average = 1.06438 (86 samples)
Accepted packet size average = 1.06438 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 46 sec (6046 sec)
gpgpu_simulation_rate = 42661 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 854700x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
kernel_stream_id = 60205
gpu_sim_cycle = 1949
gpu_sim_insn = 214272
gpu_ipc =     109.9395
gpu_tot_sim_cycle = 2128502
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     121.2796
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.3787% 
gpu_tot_occupancy = 29.6916% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.2709
partiton_level_parallism_total  =       0.2968
partiton_level_parallism_util =       1.4586
partiton_level_parallism_util_total  =       1.7480
L2_BW  =       8.9843 GB/Sec
L2_BW_total  =       9.7531 GB/Sec
gpu_total_sim_rate=42668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 78003
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46780, Miss = 28408, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46624, Miss = 28106, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47038, Miss = 29058, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46558, Miss = 28422, Miss_rate = 0.610, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47213, Miss = 28769, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46778, Miss = 28410, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46846, Miss = 28487, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46975, Miss = 28354, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46545, Miss = 28362, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 430043
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151980
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2524271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57833
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110284
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2582104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 494844
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419481
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688811	W0_Idle:14906800	W0_Scoreboard:11427940	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3355848 {8:419481,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67116960 {40:1677924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1163889 	694331 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28526 	1153 	222 	524591 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	226647 	254299 	250008 	312585 	780384 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1741 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4301      4275      3733      4353      4144      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4265      4998      3821      4039      4061      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4542      4932      4139      4226      4006      4553      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6474674 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.0194
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6530527i bk1: 3398a 6523218i bk2: 2230a 6533208i bk3: 3008a 6527688i bk4: 2580a 6530060i bk5: 3466a 6520663i bk6: 2576a 6530398i bk7: 3424a 6520595i bk8: 2794a 6526876i bk9: 3884a 6514606i bk10: 2114a 6532055i bk11: 2930a 6525034i bk12: 1926a 6534831i bk13: 2756a 6527822i bk14: 1800a 6537575i bk15: 2604a 6530132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019403 
total_CMD = 6555565 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6192242 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6555565 
n_nop = 6474674 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002655 
CoL_Bus_Util = 0.009702 
Either_Row_CoL_Bus_Util = 0.012339 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.141163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6462687 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02235
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6526900i bk1: 3710a 6519673i bk2: 2714a 6529137i bk3: 3214a 6521997i bk4: 3178a 6522263i bk5: 3676a 6516669i bk6: 3234a 6523668i bk7: 3676a 6517392i bk8: 3640a 6517624i bk9: 4122a 6511798i bk10: 2730a 6524945i bk11: 3062a 6522246i bk12: 2388a 6529433i bk13: 2820a 6525907i bk14: 2268a 6532430i bk15: 2714a 6527917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022347 
total_CMD = 6555565 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6144618 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6555565 
n_nop = 6462687 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.011173 
Either_Row_CoL_Bus_Util = 0.014168 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.166736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6474764 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01942
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6523859i bk1: 2516a 6531023i bk2: 3008a 6526315i bk3: 2222a 6533766i bk4: 3468a 6521254i bk5: 2578a 6528942i bk6: 3442a 6520533i bk7: 2570a 6531356i bk8: 3896a 6516136i bk9: 2806a 6526730i bk10: 3012a 6524770i bk11: 2000a 6533583i bk12: 2754a 6527615i bk13: 1930a 6535307i bk14: 2624a 6530130i bk15: 1774a 6538109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019417 
total_CMD = 6555565 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6194625 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6555565 
n_nop = 6474764 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.009709 
Either_Row_CoL_Bus_Util = 0.012326 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.137962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137962
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6462465 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02235
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6520133i bk1: 3054a 6525416i bk2: 3234a 6521228i bk3: 2708a 6528281i bk4: 3662a 6516577i bk5: 3184a 6521030i bk6: 3682a 6516732i bk7: 3222a 6522379i bk8: 4118a 6511507i bk9: 3648a 6516507i bk10: 3160a 6521171i bk11: 2612a 6526373i bk12: 2814a 6526414i bk13: 2400a 6529888i bk14: 2728a 6528060i bk15: 2262a 6534187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022354 
total_CMD = 6555565 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6143228 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6555565 
n_nop = 6462465 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.011177 
Either_Row_CoL_Bus_Util = 0.014202 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.172410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17241
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6474975 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01931
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6531371i bk1: 3370a 6522787i bk2: 2240a 6534102i bk3: 3000a 6527194i bk4: 2554a 6529040i bk5: 3464a 6520714i bk6: 2578a 6531601i bk7: 3418a 6521136i bk8: 2772a 6526223i bk9: 3880a 6515168i bk10: 2072a 6532659i bk11: 2878a 6524597i bk12: 1922a 6535721i bk13: 2752a 6527313i bk14: 1782a 6537621i bk15: 2598a 6530442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019312 
total_CMD = 6555565 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6194815 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6555565 
n_nop = 6474975 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.009656 
Either_Row_CoL_Bus_Util = 0.012293 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.138769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6555565 n_nop=6467830 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02172
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6525853i bk1: 3422a 6522863i bk2: 2724a 6528616i bk3: 3124a 6525434i bk4: 3162a 6523653i bk5: 3532a 6520598i bk6: 3238a 6524855i bk7: 3554a 6521039i bk8: 3618a 6518930i bk9: 3894a 6515736i bk10: 2670a 6525007i bk11: 2906a 6524975i bk12: 2380a 6530447i bk13: 2696a 6528213i bk14: 2260a 6533133i bk15: 2614a 6530944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.021720 
total_CMD = 6555565 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6180222 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6555565 
n_nop = 6467830 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002538 
CoL_Bus_Util = 0.010860 
Either_Row_CoL_Bus_Util = 0.013383 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.135921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158462, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190624, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174660, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199258, Miss = 36000, Miss_rate = 0.181, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188672, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159176, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197222, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176672, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156640, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189216, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175440, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 196408, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2162450
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 857924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85692
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1028548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94788
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2162450
icnt_total_pkts_simt_to_mem=814061
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0493
	minimum = 5
	maximum = 101
Network latency average = 24.9719
	minimum = 5
	maximum = 101
Slowest packet = 2793951
Flit latency average = 23.7833
	minimum = 5
	maximum = 101
Slowest flit = 2976185
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0446953
	minimum = 0 (at node 2)
	maximum = 0.324269 (at node 21)
Accepted packet rate average = 0.0446953
	minimum = 0 (at node 2)
	maximum = 0.114931 (at node 0)
Injected flit rate average = 0.0474317
	minimum = 0 (at node 2)
	maximum = 0.324269 (at node 21)
Accepted flit rate average= 0.0474317
	minimum = 0 (at node 2)
	maximum = 0.118009 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6533 (87 samples)
	minimum = 5 (87 samples)
	maximum = 210.563 (87 samples)
Network latency average = 21.2663 (87 samples)
	minimum = 5 (87 samples)
	maximum = 207.69 (87 samples)
Flit latency average = 20.3846 (87 samples)
	minimum = 5 (87 samples)
	maximum = 207.241 (87 samples)
Fragmentation average = 0.00239353 (87 samples)
	minimum = 0 (87 samples)
	maximum = 57.1724 (87 samples)
Injected packet rate average = 0.0622945 (87 samples)
	minimum = 0.0185534 (87 samples)
	maximum = 0.180055 (87 samples)
Accepted packet rate average = 0.0622945 (87 samples)
	minimum = 0.0180959 (87 samples)
	maximum = 0.101575 (87 samples)
Injected flit rate average = 0.0663037 (87 samples)
	minimum = 0.0240251 (87 samples)
	maximum = 0.180233 (87 samples)
Accepted flit rate average = 0.0663037 (87 samples)
	minimum = 0.0241257 (87 samples)
	maximum = 0.101611 (87 samples)
Injected packet size average = 1.06436 (87 samples)
Accepted packet size average = 1.06436 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 50 sec (6050 sec)
gpgpu_simulation_rate = 42668 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 854700x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2155217
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     119.7855
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6512% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2932
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7480
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =       9.6329 GB/Sec
gpu_total_sim_rate=42349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 78015
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46624, Miss = 28106, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47038, Miss = 29058, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46558, Miss = 28422, Miss_rate = 0.610, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47213, Miss = 28769, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46778, Miss = 28410, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46846, Miss = 28487, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46975, Miss = 28354, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46545, Miss = 28362, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 430059
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151986
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2525931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57845
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314512
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110299
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2583776

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 495348
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419497
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 125552
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688811	W0_Idle:14937250	W0_Scoreboard:11447969	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3355976 {8:419497,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239912 {8:29989,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67119520 {40:1677988,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4798240 {40:119956,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1163983 	694331 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28538 	1153 	222 	524622 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	226741 	254299 	250008 	312585 	780384 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1751 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4303      4275      3733      4353      4144      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4268      4998      3821      4039      4061      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4542      4935      4139      4226      4006      4553      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6556954 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01916
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6612807i bk1: 3398a 6605498i bk2: 2230a 6615488i bk3: 3008a 6609968i bk4: 2580a 6612340i bk5: 3466a 6602943i bk6: 2576a 6612678i bk7: 3424a 6602875i bk8: 2794a 6609156i bk9: 3884a 6596886i bk10: 2114a 6614335i bk11: 2930a 6607314i bk12: 1926a 6617111i bk13: 2756a 6610102i bk14: 1800a 6619855i bk15: 2604a 6612412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.019163 
total_CMD = 6637845 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6274522 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6637845 
n_nop = 6556954 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002622 
CoL_Bus_Util = 0.009581 
Either_Row_CoL_Bus_Util = 0.012186 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.139413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6544967 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02207
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6609180i bk1: 3710a 6601953i bk2: 2714a 6611417i bk3: 3214a 6604277i bk4: 3178a 6604543i bk5: 3676a 6598949i bk6: 3234a 6605948i bk7: 3676a 6599672i bk8: 3640a 6599904i bk9: 4122a 6594078i bk10: 2730a 6607225i bk11: 3062a 6604526i bk12: 2388a 6611713i bk13: 2820a 6608187i bk14: 2268a 6614710i bk15: 2714a 6610197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022070 
total_CMD = 6637845 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6226898 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6637845 
n_nop = 6544967 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002976 
CoL_Bus_Util = 0.011035 
Either_Row_CoL_Bus_Util = 0.013992 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001335 
queue_avg = 0.164669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6557044 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01918
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6606139i bk1: 2516a 6613303i bk2: 3008a 6608595i bk3: 2222a 6616046i bk4: 3468a 6603534i bk5: 2578a 6611222i bk6: 3442a 6602813i bk7: 2570a 6613636i bk8: 3896a 6598416i bk9: 2806a 6609010i bk10: 3012a 6607050i bk11: 2000a 6615863i bk12: 2754a 6609895i bk13: 1930a 6617587i bk14: 2624a 6612410i bk15: 1774a 6620389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019177 
total_CMD = 6637845 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6276905 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6637845 
n_nop = 6557044 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002599 
CoL_Bus_Util = 0.009588 
Either_Row_CoL_Bus_Util = 0.012173 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001200 
queue_avg = 0.136252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6544745 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02208
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6602413i bk1: 3054a 6607696i bk2: 3234a 6603508i bk3: 2708a 6610561i bk4: 3662a 6598857i bk5: 3184a 6603310i bk6: 3682a 6599012i bk7: 3222a 6604659i bk8: 4118a 6593787i bk9: 3648a 6598787i bk10: 3160a 6603451i bk11: 2612a 6608653i bk12: 2814a 6608694i bk13: 2400a 6612168i bk14: 2728a 6610340i bk15: 2262a 6616467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022076 
total_CMD = 6637845 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6225508 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6637845 
n_nop = 6544745 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.003005 
CoL_Bus_Util = 0.011038 
Either_Row_CoL_Bus_Util = 0.014026 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.170272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6557255 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01907
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6613651i bk1: 3370a 6605067i bk2: 2240a 6616382i bk3: 3000a 6609474i bk4: 2554a 6611320i bk5: 3464a 6602994i bk6: 2578a 6613881i bk7: 3418a 6603416i bk8: 2772a 6608503i bk9: 3880a 6597448i bk10: 2072a 6614939i bk11: 2878a 6606877i bk12: 1922a 6618001i bk13: 2752a 6609593i bk14: 1782a 6619901i bk15: 2598a 6612722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.019073 
total_CMD = 6637845 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6277095 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6637845 
n_nop = 6557255 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002619 
CoL_Bus_Util = 0.009536 
Either_Row_CoL_Bus_Util = 0.012141 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.137049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6637845 n_nop=6550110 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02145
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6608133i bk1: 3422a 6605143i bk2: 2724a 6610896i bk3: 3124a 6607714i bk4: 3162a 6605933i bk5: 3532a 6602878i bk6: 3238a 6607135i bk7: 3554a 6603319i bk8: 3618a 6601210i bk9: 3894a 6598016i bk10: 2670a 6607287i bk11: 2906a 6607255i bk12: 2380a 6612727i bk13: 2696a 6610493i bk14: 2260a 6615413i bk15: 2614a 6613224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.021451 
total_CMD = 6637845 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6262502 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6637845 
n_nop = 6550110 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002506 
CoL_Bus_Util = 0.010725 
Either_Row_CoL_Bus_Util = 0.013217 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.134236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158470, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190624, Miss = 33654, Miss_rate = 0.177, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174668, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199288, Miss = 36000, Miss_rate = 0.181, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188680, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159176, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197260, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176672, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156648, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189216, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175448, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 196442, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2162592
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 857988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1028612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220598
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2162592
icnt_total_pkts_simt_to_mem=814119
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2794353
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2976511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 2)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 2)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4562 (88 samples)
	minimum = 5 (88 samples)
	maximum = 208.307 (88 samples)
Network latency average = 21.0824 (88 samples)
	minimum = 5 (88 samples)
	maximum = 205.398 (88 samples)
Flit latency average = 20.2098 (88 samples)
	minimum = 5 (88 samples)
	maximum = 204.943 (88 samples)
Fragmentation average = 0.00236634 (88 samples)
	minimum = 0 (88 samples)
	maximum = 56.5227 (88 samples)
Injected packet rate average = 0.0615896 (88 samples)
	minimum = 0.0183425 (88 samples)
	maximum = 0.178027 (88 samples)
Accepted packet rate average = 0.0615896 (88 samples)
	minimum = 0.0178903 (88 samples)
	maximum = 0.100481 (88 samples)
Injected flit rate average = 0.0655534 (88 samples)
	minimum = 0.0237521 (88 samples)
	maximum = 0.17821 (88 samples)
Accepted flit rate average = 0.0655534 (88 samples)
	minimum = 0.0238516 (88 samples)
	maximum = 0.100516 (88 samples)
Injected packet size average = 1.06436 (88 samples)
Accepted packet size average = 1.06436 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 36 sec (6096 sec)
gpgpu_simulation_rate = 42349 (inst/sec)
gpgpu_simulation_rate = 353 (cycle/sec)
gpgpu_silicon_slowdown = 849858x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
kernel_stream_id = 60205
gpu_sim_cycle = 25559
gpu_sim_insn = 39360
gpu_ipc =       1.5400
gpu_tot_sim_cycle = 2180776
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     118.3996
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.5744% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.2899
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7473
L2_BW  =       0.4237 GB/Sec
L2_BW_total  =       9.5249 GB/Sec
gpu_total_sim_rate=42052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 78170
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46558, Miss = 28422, Miss_rate = 0.610, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47213, Miss = 28769, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46778, Miss = 28410, Miss_rate = 0.607, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46846, Miss = 28487, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46975, Miss = 28354, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46545, Miss = 28362, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 430163
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152004
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2526996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34136
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314608
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110361
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2584996

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 495796
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419593
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688913	W0_Idle:15011368	W0_Scoreboard:11473291	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356744 {8:419593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241152 {8:30144,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67134880 {40:1678372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823040 {40:120576,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1164491 	694331 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28693 	1153 	222 	524780 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227249 	254299 	250008 	312585 	780384 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1778 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4311      4275      3736      4353      4145      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4275      4998      3824      4039      4062      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4944      4139      4229      4006      4554      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6635673 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01894
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6691526i bk1: 3398a 6684217i bk2: 2230a 6694207i bk3: 3008a 6688687i bk4: 2580a 6691059i bk5: 3466a 6681662i bk6: 2576a 6691397i bk7: 3424a 6681594i bk8: 2794a 6687875i bk9: 3884a 6675605i bk10: 2114a 6693054i bk11: 2930a 6686033i bk12: 1926a 6695830i bk13: 2756a 6688821i bk14: 1800a 6698574i bk15: 2604a 6691131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018938 
total_CMD = 6716564 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6353241 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6716564 
n_nop = 6635673 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002591 
CoL_Bus_Util = 0.009469 
Either_Row_CoL_Bus_Util = 0.012044 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.137780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6623686 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02181
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6687899i bk1: 3710a 6680672i bk2: 2714a 6690136i bk3: 3214a 6682996i bk4: 3178a 6683262i bk5: 3676a 6677668i bk6: 3234a 6684667i bk7: 3676a 6678391i bk8: 3640a 6678623i bk9: 4122a 6672797i bk10: 2730a 6685944i bk11: 3062a 6683245i bk12: 2388a 6690432i bk13: 2820a 6686906i bk14: 2268a 6693429i bk15: 2714a 6688916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021811 
total_CMD = 6716564 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6305617 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6716564 
n_nop = 6623686 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002941 
CoL_Bus_Util = 0.010906 
Either_Row_CoL_Bus_Util = 0.013828 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.162739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6635763 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01895
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6684858i bk1: 2516a 6692022i bk2: 3008a 6687314i bk3: 2222a 6694765i bk4: 3468a 6682253i bk5: 2578a 6689941i bk6: 3442a 6681532i bk7: 2570a 6692355i bk8: 3896a 6677135i bk9: 2806a 6687729i bk10: 3012a 6685769i bk11: 2000a 6694582i bk12: 2754a 6688614i bk13: 1930a 6696306i bk14: 2624a 6691129i bk15: 1774a 6699108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018952 
total_CMD = 6716564 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6355624 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6716564 
n_nop = 6635763 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002569 
CoL_Bus_Util = 0.009476 
Either_Row_CoL_Bus_Util = 0.012030 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.134655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134655
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6623464 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02182
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6681132i bk1: 3054a 6686415i bk2: 3234a 6682227i bk3: 2708a 6689280i bk4: 3662a 6677576i bk5: 3184a 6682029i bk6: 3682a 6677731i bk7: 3222a 6683378i bk8: 4118a 6672506i bk9: 3648a 6677506i bk10: 3160a 6682170i bk11: 2612a 6687372i bk12: 2814a 6687413i bk13: 2400a 6690887i bk14: 2728a 6689059i bk15: 2262a 6695186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021818 
total_CMD = 6716564 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6304227 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6716564 
n_nop = 6623464 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002970 
CoL_Bus_Util = 0.010909 
Either_Row_CoL_Bus_Util = 0.013861 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.168277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6635974 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01885
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6692370i bk1: 3370a 6683786i bk2: 2240a 6695101i bk3: 3000a 6688193i bk4: 2554a 6690039i bk5: 3464a 6681713i bk6: 2578a 6692600i bk7: 3418a 6682135i bk8: 2772a 6687222i bk9: 3880a 6676167i bk10: 2072a 6693658i bk11: 2878a 6685596i bk12: 1922a 6696720i bk13: 2752a 6688312i bk14: 1782a 6698620i bk15: 2598a 6691441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018849 
total_CMD = 6716564 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6355814 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6716564 
n_nop = 6635974 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002588 
CoL_Bus_Util = 0.009425 
Either_Row_CoL_Bus_Util = 0.011999 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.135442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6716564 n_nop=6628829 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.0212
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6686852i bk1: 3422a 6683862i bk2: 2724a 6689615i bk3: 3124a 6686433i bk4: 3162a 6684652i bk5: 3532a 6681597i bk6: 3238a 6685854i bk7: 3554a 6682038i bk8: 3618a 6679929i bk9: 3894a 6676735i bk10: 2670a 6686006i bk11: 2906a 6685974i bk12: 2380a 6691446i bk13: 2696a 6689212i bk14: 2260a 6694132i bk15: 2614a 6691943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.021199 
total_CMD = 6716564 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6341221 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6716564 
n_nop = 6628829 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002477 
CoL_Bus_Util = 0.010600 
Either_Row_CoL_Bus_Util = 0.013062 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.132663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158526, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190688, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174716, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199518, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188728, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159224, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197474, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176720, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156696, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189264, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175500, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 196666, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2163720
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1727
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86360
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1028996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220722
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2163720
icnt_total_pkts_simt_to_mem=814494
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2795573
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2976711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 3)
Injected flit rate average = 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted flit rate average= 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 3)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2605 (89 samples)
	minimum = 5 (89 samples)
	maximum = 206.034 (89 samples)
Network latency average = 20.9022 (89 samples)
	minimum = 5 (89 samples)
	maximum = 203.157 (89 samples)
Flit latency average = 20.0389 (89 samples)
	minimum = 5 (89 samples)
	maximum = 202.697 (89 samples)
Fragmentation average = 0.00233975 (89 samples)
	minimum = 0 (89 samples)
	maximum = 55.8876 (89 samples)
Injected packet rate average = 0.060921 (89 samples)
	minimum = 0.0181364 (89 samples)
	maximum = 0.176128 (89 samples)
Accepted packet rate average = 0.060921 (89 samples)
	minimum = 0.0176893 (89 samples)
	maximum = 0.0996011 (89 samples)
Injected flit rate average = 0.0648413 (89 samples)
	minimum = 0.0234852 (89 samples)
	maximum = 0.176308 (89 samples)
Accepted flit rate average = 0.0648413 (89 samples)
	minimum = 0.0235836 (89 samples)
	maximum = 0.0996357 (89 samples)
Injected packet size average = 1.06435 (89 samples)
Accepted packet size average = 1.06435 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 20 sec (6140 sec)
gpgpu_simulation_rate = 42052 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
gpgpu_silicon_slowdown = 845070x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
kernel_stream_id = 60205
gpu_sim_cycle = 2426
gpu_sim_insn = 95232
gpu_ipc =      39.2547
gpu_tot_sim_cycle = 2183202
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     118.3117
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4936% 
gpu_tot_occupancy = 29.5681% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.1117
partiton_level_parallism_total  =       0.2897
partiton_level_parallism_util =       1.1107
partiton_level_parallism_util_total  =       1.7469
L2_BW  =       3.7830 GB/Sec
L2_BW_total  =       9.5185 GB/Sec
gpu_total_sim_rate=42033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 78290
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46622, Miss = 28470, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47277, Miss = 28817, Miss_rate = 0.610, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46842, Miss = 28458, Miss_rate = 0.608, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46910, Miss = 28535, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 46975, Miss = 28354, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46545, Miss = 28362, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 430355
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2528380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34241
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110425
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2586500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 495924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419785
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1689265	W0_Idle:15016314	W0_Scoreboard:11482551	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3358280 {8:419785,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241272 {8:30159,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67165600 {40:1679140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4825440 {40:120636,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165386 	694332 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28706 	1155 	222 	525036 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227401 	254433 	250235 	312870 	780482 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1783 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4318      4275      3749      4353      4152      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4283      4998      3837      4039      4069      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4954      4140      4242      4007      4558      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6643142 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01892
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6698995i bk1: 3398a 6691686i bk2: 2230a 6701676i bk3: 3008a 6696156i bk4: 2580a 6698528i bk5: 3466a 6689131i bk6: 2576a 6698866i bk7: 3424a 6689063i bk8: 2794a 6695344i bk9: 3884a 6683074i bk10: 2114a 6700523i bk11: 2930a 6693502i bk12: 1926a 6703299i bk13: 2756a 6696290i bk14: 1800a 6706043i bk15: 2604a 6698600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018917 
total_CMD = 6724033 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6360710 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6724033 
n_nop = 6643142 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002588 
CoL_Bus_Util = 0.009459 
Either_Row_CoL_Bus_Util = 0.012030 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001372 
queue_avg = 0.137626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6631155 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02179
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6695368i bk1: 3710a 6688141i bk2: 2714a 6697605i bk3: 3214a 6690465i bk4: 3178a 6690731i bk5: 3676a 6685137i bk6: 3234a 6692136i bk7: 3676a 6685860i bk8: 3640a 6686092i bk9: 4122a 6680266i bk10: 2730a 6693413i bk11: 3062a 6690714i bk12: 2388a 6697901i bk13: 2820a 6694375i bk14: 2268a 6700898i bk15: 2714a 6696385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021787 
total_CMD = 6724033 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6313086 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6724033 
n_nop = 6631155 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002938 
CoL_Bus_Util = 0.010893 
Either_Row_CoL_Bus_Util = 0.013813 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.162558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6643232 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01893
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6692327i bk1: 2516a 6699491i bk2: 3008a 6694783i bk3: 2222a 6702234i bk4: 3468a 6689722i bk5: 2578a 6697410i bk6: 3442a 6689001i bk7: 2570a 6699824i bk8: 3896a 6684604i bk9: 2806a 6695198i bk10: 3012a 6693238i bk11: 2000a 6702051i bk12: 2754a 6696083i bk13: 1930a 6703775i bk14: 2624a 6698598i bk15: 1774a 6706577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018931 
total_CMD = 6724033 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6363093 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6724033 
n_nop = 6643232 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002566 
CoL_Bus_Util = 0.009465 
Either_Row_CoL_Bus_Util = 0.012017 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.134506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6630933 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02179
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6688601i bk1: 3054a 6693884i bk2: 3234a 6689696i bk3: 2708a 6696749i bk4: 3662a 6685045i bk5: 3184a 6689498i bk6: 3682a 6685200i bk7: 3222a 6690847i bk8: 4118a 6679975i bk9: 3648a 6684975i bk10: 3160a 6689639i bk11: 2612a 6694841i bk12: 2814a 6694882i bk13: 2400a 6698356i bk14: 2728a 6696528i bk15: 2262a 6702655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021793 
total_CMD = 6724033 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6311696 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6724033 
n_nop = 6630933 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.010897 
Either_Row_CoL_Bus_Util = 0.013846 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.168090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16809
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6643443 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01883
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6699839i bk1: 3370a 6691255i bk2: 2240a 6702570i bk3: 3000a 6695662i bk4: 2554a 6697508i bk5: 3464a 6689182i bk6: 2578a 6700069i bk7: 3418a 6689604i bk8: 2772a 6694691i bk9: 3880a 6683636i bk10: 2072a 6701127i bk11: 2878a 6693065i bk12: 1922a 6704189i bk13: 2752a 6695781i bk14: 1782a 6706089i bk15: 2598a 6698910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018828 
total_CMD = 6724033 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6363283 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6724033 
n_nop = 6643443 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002585 
CoL_Bus_Util = 0.009414 
Either_Row_CoL_Bus_Util = 0.011985 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.135292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724033 n_nop=6636298 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02118
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6694321i bk1: 3422a 6691331i bk2: 2724a 6697084i bk3: 3124a 6693902i bk4: 3162a 6692121i bk5: 3532a 6689066i bk6: 3238a 6693323i bk7: 3554a 6689507i bk8: 3618a 6687398i bk9: 3894a 6684204i bk10: 2670a 6693475i bk11: 2906a 6693443i bk12: 2380a 6698915i bk13: 2696a 6696681i bk14: 2260a 6701601i bk15: 2614a 6699412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.021176 
total_CMD = 6724033 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6348690 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6724033 
n_nop = 6636298 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002474 
CoL_Bus_Util = 0.010588 
Either_Row_CoL_Bus_Util = 0.013048 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.132515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158526, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190688, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174716, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199818, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188728, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159248, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197774, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176744, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156696, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189276, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175500, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 196962, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2164676
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1727
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86420
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1029764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220850
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95516
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2164676
icnt_total_pkts_simt_to_mem=814829
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.2453
	minimum = 5
	maximum = 114
Network latency average = 23.2029
	minimum = 5
	maximum = 114
Slowest packet = 2796509
Flit latency average = 22.2517
	minimum = 5
	maximum = 114
Slowest flit = 2978880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187323
	minimum = 0 (at node 0)
	maximum = 0.12366 (at node 18)
Accepted packet rate average = 0.0187323
	minimum = 0 (at node 0)
	maximum = 0.100577 (at node 5)
Injected flit rate average = 0.0197093
	minimum = 0 (at node 0)
	maximum = 0.12366 (at node 18)
Accepted flit rate average= 0.0197093
	minimum = 0 (at node 0)
	maximum = 0.100577 (at node 5)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2715 (90 samples)
	minimum = 5 (90 samples)
	maximum = 205.011 (90 samples)
Network latency average = 20.9278 (90 samples)
	minimum = 5 (90 samples)
	maximum = 202.167 (90 samples)
Flit latency average = 20.0635 (90 samples)
	minimum = 5 (90 samples)
	maximum = 201.711 (90 samples)
Fragmentation average = 0.00231375 (90 samples)
	minimum = 0 (90 samples)
	maximum = 55.2667 (90 samples)
Injected packet rate average = 0.0604522 (90 samples)
	minimum = 0.0179349 (90 samples)
	maximum = 0.175545 (90 samples)
Accepted packet rate average = 0.0604522 (90 samples)
	minimum = 0.0174927 (90 samples)
	maximum = 0.099612 (90 samples)
Injected flit rate average = 0.0643399 (90 samples)
	minimum = 0.0232243 (90 samples)
	maximum = 0.175723 (90 samples)
Accepted flit rate average = 0.0643399 (90 samples)
	minimum = 0.0233215 (90 samples)
	maximum = 0.0996462 (90 samples)
Injected packet size average = 1.06431 (90 samples)
Accepted packet size average = 1.06431 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 25 sec (6145 sec)
gpgpu_simulation_rate = 42033 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
gpgpu_silicon_slowdown = 845070x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
kernel_stream_id = 60205
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2209917
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     116.8905
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.5281% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2862
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7468
L2_BW  =       0.0510 GB/Sec
L2_BW_total  =       9.4041 GB/Sec
gpu_total_sim_rate=41724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 78302
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46622, Miss = 28470, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47277, Miss = 28817, Miss_rate = 0.610, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46842, Miss = 28458, Miss_rate = 0.608, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46910, Miss = 28535, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 47006, Miss = 28370, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46545, Miss = 28362, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 430371
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2530040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58132
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34241
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110440
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2588172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 496428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419801
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 126504
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1689265	W0_Idle:15046764	W0_Scoreboard:11502580	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3358408 {8:419801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241368 {8:30171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67168160 {40:1679204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4827360 {40:120684,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165480 	694332 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28718 	1155 	222 	525067 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227495 	254433 	250235 	312870 	780482 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1793 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4318      4275      3752      4353      4152      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4283      4998      3839      4039      4069      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4954      4140      4244      4007      4558      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6725422 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01869
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6781275i bk1: 3398a 6773966i bk2: 2230a 6783956i bk3: 3008a 6778436i bk4: 2580a 6780808i bk5: 3466a 6771411i bk6: 2576a 6781146i bk7: 3424a 6771343i bk8: 2794a 6777624i bk9: 3884a 6765354i bk10: 2114a 6782803i bk11: 2930a 6775782i bk12: 1926a 6785579i bk13: 2756a 6778570i bk14: 1800a 6788323i bk15: 2604a 6780880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018689 
total_CMD = 6806313 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6442990 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6806313 
n_nop = 6725422 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002557 
CoL_Bus_Util = 0.009344 
Either_Row_CoL_Bus_Util = 0.011885 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001372 
queue_avg = 0.135963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6713435 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02152
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6777648i bk1: 3710a 6770421i bk2: 2714a 6779885i bk3: 3214a 6772745i bk4: 3178a 6773011i bk5: 3676a 6767417i bk6: 3234a 6774416i bk7: 3676a 6768140i bk8: 3640a 6768372i bk9: 4122a 6762546i bk10: 2730a 6775693i bk11: 3062a 6772994i bk12: 2388a 6780181i bk13: 2820a 6776655i bk14: 2268a 6783178i bk15: 2714a 6778665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021524 
total_CMD = 6806313 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6395366 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6806313 
n_nop = 6713435 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002902 
CoL_Bus_Util = 0.010762 
Either_Row_CoL_Bus_Util = 0.013646 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.160593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6725512 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.0187
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6774607i bk1: 2516a 6781771i bk2: 3008a 6777063i bk3: 2222a 6784514i bk4: 3468a 6772002i bk5: 2578a 6779690i bk6: 3442a 6771281i bk7: 2570a 6782104i bk8: 3896a 6766884i bk9: 2806a 6777478i bk10: 3012a 6775518i bk11: 2000a 6784331i bk12: 2754a 6778363i bk13: 1930a 6786055i bk14: 2624a 6780878i bk15: 1774a 6788857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018702 
total_CMD = 6806313 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6445373 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6806313 
n_nop = 6725512 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002535 
CoL_Bus_Util = 0.009351 
Either_Row_CoL_Bus_Util = 0.011871 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.132880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6713213 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02153
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6770881i bk1: 3054a 6776164i bk2: 3234a 6771976i bk3: 2708a 6779029i bk4: 3662a 6767325i bk5: 3184a 6771778i bk6: 3682a 6767480i bk7: 3222a 6773127i bk8: 4118a 6762255i bk9: 3648a 6767255i bk10: 3160a 6771919i bk11: 2612a 6777121i bk12: 2814a 6777162i bk13: 2400a 6780636i bk14: 2728a 6778808i bk15: 2262a 6784935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021530 
total_CMD = 6806313 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6393976 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6806313 
n_nop = 6713213 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002931 
CoL_Bus_Util = 0.010765 
Either_Row_CoL_Bus_Util = 0.013678 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001289 
queue_avg = 0.166058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6725723 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.0186
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6782119i bk1: 3370a 6773535i bk2: 2240a 6784850i bk3: 3000a 6777942i bk4: 2554a 6779788i bk5: 3464a 6771462i bk6: 2578a 6782349i bk7: 3418a 6771884i bk8: 2772a 6776971i bk9: 3880a 6765916i bk10: 2072a 6783407i bk11: 2878a 6775345i bk12: 1922a 6786469i bk13: 2752a 6778061i bk14: 1782a 6788369i bk15: 2598a 6781190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018601 
total_CMD = 6806313 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6445563 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6806313 
n_nop = 6725723 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002554 
CoL_Bus_Util = 0.009300 
Either_Row_CoL_Bus_Util = 0.011840 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.133656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6806313 n_nop=6718578 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02092
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6776601i bk1: 3422a 6773611i bk2: 2724a 6779364i bk3: 3124a 6776182i bk4: 3162a 6774401i bk5: 3532a 6771346i bk6: 3238a 6775603i bk7: 3554a 6771787i bk8: 3618a 6769678i bk9: 3894a 6766484i bk10: 2670a 6775755i bk11: 2906a 6775723i bk12: 2380a 6781195i bk13: 2696a 6778961i bk14: 2260a 6783881i bk15: 2614a 6781692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.020920 
total_CMD = 6806313 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6430970 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6806313 
n_nop = 6718578 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002444 
CoL_Bus_Util = 0.010460 
Either_Row_CoL_Bus_Util = 0.012890 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.130913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158534, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190688, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174724, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199852, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188736, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159248, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197812, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176744, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156704, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189276, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175508, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 196992, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2164818
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1727
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86468
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1029828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95564
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2164818
icnt_total_pkts_simt_to_mem=814887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2797206
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2979505
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 9)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 9)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 9)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.085 (91 samples)
	minimum = 5 (91 samples)
	maximum = 202.89 (91 samples)
Network latency average = 20.7536 (91 samples)
	minimum = 5 (91 samples)
	maximum = 200.011 (91 samples)
Flit latency average = 19.898 (91 samples)
	minimum = 5 (91 samples)
	maximum = 199.549 (91 samples)
Fragmentation average = 0.00228832 (91 samples)
	minimum = 0 (91 samples)
	maximum = 54.6593 (91 samples)
Injected packet rate average = 0.0597907 (91 samples)
	minimum = 0.0177378 (91 samples)
	maximum = 0.173634 (91 samples)
Accepted packet rate average = 0.0597907 (91 samples)
	minimum = 0.0173005 (91 samples)
	maximum = 0.0985758 (91 samples)
Injected flit rate average = 0.0636359 (91 samples)
	minimum = 0.022969 (91 samples)
	maximum = 0.173816 (91 samples)
Accepted flit rate average = 0.0636359 (91 samples)
	minimum = 0.0230652 (91 samples)
	maximum = 0.0986096 (91 samples)
Injected packet size average = 1.06431 (91 samples)
Accepted packet size average = 1.06431 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 11 sec (6191 sec)
gpgpu_simulation_rate = 41724 (inst/sec)
gpgpu_simulation_rate = 356 (cycle/sec)
gpgpu_silicon_slowdown = 842696x
GPGPU-Sim uArch: Shader 10 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
kernel_stream_id = 60205
gpu_sim_cycle = 23489
gpu_sim_insn = 19680
gpu_ipc =       0.8378
gpu_tot_sim_cycle = 2233406
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     115.6699
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4930% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2832
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7465
L2_BW  =       0.2052 GB/Sec
L2_BW_total  =       9.3073 GB/Sec
gpu_total_sim_rate=41453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 78380
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46622, Miss = 28470, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47277, Miss = 28817, Miss_rate = 0.610, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46842, Miss = 28458, Miss_rate = 0.608, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46910, Miss = 28535, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 47006, Miss = 28370, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46624, Miss = 28394, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47552, Miss = 28657, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 430403
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152115
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2530572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34241
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110471
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2588782

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 496652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419833
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1689316	W0_Idle:15081892	W0_Scoreboard:11513171	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3358664 {8:419833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67173280 {40:1679332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165670 	694332 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28796 	1155 	222 	525130 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227685 	254433 	250235 	312870 	780482 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1813 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4318      4275      3755      4353      4153      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4283      4998      3842      4039      4070      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4954      4141      4247      4007      4559      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6797766 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01849
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6853619i bk1: 3398a 6846310i bk2: 2230a 6856300i bk3: 3008a 6850780i bk4: 2580a 6853152i bk5: 3466a 6843755i bk6: 2576a 6853490i bk7: 3424a 6843687i bk8: 2794a 6849968i bk9: 3884a 6837698i bk10: 2114a 6855147i bk11: 2930a 6848126i bk12: 1926a 6857923i bk13: 2756a 6850914i bk14: 1800a 6860667i bk15: 2604a 6853224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018492 
total_CMD = 6878657 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6515334 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6878657 
n_nop = 6797766 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002530 
CoL_Bus_Util = 0.009246 
Either_Row_CoL_Bus_Util = 0.011760 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001372 
queue_avg = 0.134533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6785779 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.0213
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6849992i bk1: 3710a 6842765i bk2: 2714a 6852229i bk3: 3214a 6845089i bk4: 3178a 6845355i bk5: 3676a 6839761i bk6: 3234a 6846760i bk7: 3676a 6840484i bk8: 3640a 6840716i bk9: 4122a 6834890i bk10: 2730a 6848037i bk11: 3062a 6845338i bk12: 2388a 6852525i bk13: 2820a 6848999i bk14: 2268a 6855522i bk15: 2714a 6851009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021297 
total_CMD = 6878657 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6467710 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6878657 
n_nop = 6785779 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002872 
CoL_Bus_Util = 0.010649 
Either_Row_CoL_Bus_Util = 0.013502 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.158904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6797856 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01851
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6846951i bk1: 2516a 6854115i bk2: 3008a 6849407i bk3: 2222a 6856858i bk4: 3468a 6844346i bk5: 2578a 6852034i bk6: 3442a 6843625i bk7: 2570a 6854448i bk8: 3896a 6839228i bk9: 2806a 6849822i bk10: 3012a 6847862i bk11: 2000a 6856675i bk12: 2754a 6850707i bk13: 1930a 6858399i bk14: 2624a 6853222i bk15: 1774a 6861201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018505 
total_CMD = 6878657 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6517717 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6878657 
n_nop = 6797856 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002508 
CoL_Bus_Util = 0.009253 
Either_Row_CoL_Bus_Util = 0.011747 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.131482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6785557 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.0213
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6843225i bk1: 3054a 6848508i bk2: 3234a 6844320i bk3: 2708a 6851373i bk4: 3662a 6839669i bk5: 3184a 6844122i bk6: 3682a 6839824i bk7: 3222a 6845471i bk8: 4118a 6834599i bk9: 3648a 6839599i bk10: 3160a 6844263i bk11: 2612a 6849465i bk12: 2814a 6849506i bk13: 2400a 6852980i bk14: 2728a 6851152i bk15: 2262a 6857279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021304 
total_CMD = 6878657 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6466320 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6878657 
n_nop = 6785557 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.010652 
Either_Row_CoL_Bus_Util = 0.013535 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001289 
queue_avg = 0.164311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6798067 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01841
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6854463i bk1: 3370a 6845879i bk2: 2240a 6857194i bk3: 3000a 6850286i bk4: 2554a 6852132i bk5: 3464a 6843806i bk6: 2578a 6854693i bk7: 3418a 6844228i bk8: 2772a 6849315i bk9: 3880a 6838260i bk10: 2072a 6855751i bk11: 2878a 6847689i bk12: 1922a 6858813i bk13: 2752a 6850405i bk14: 1782a 6860713i bk15: 2598a 6853534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018405 
total_CMD = 6878657 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6517907 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6878657 
n_nop = 6798067 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002527 
CoL_Bus_Util = 0.009203 
Either_Row_CoL_Bus_Util = 0.011716 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.132251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6878657 n_nop=6790922 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.0207
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6848945i bk1: 3422a 6845955i bk2: 2724a 6851708i bk3: 3124a 6848526i bk4: 3162a 6846745i bk5: 3532a 6843690i bk6: 3238a 6847947i bk7: 3554a 6844131i bk8: 3618a 6842022i bk9: 3894a 6838828i bk10: 2670a 6848099i bk11: 2906a 6848067i bk12: 2380a 6853539i bk13: 2696a 6851305i bk14: 2260a 6856225i bk15: 2614a 6854036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.020700 
total_CMD = 6878657 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6503314 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6878657 
n_nop = 6790922 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002418 
CoL_Bus_Util = 0.010350 
Either_Row_CoL_Bus_Util = 0.012755 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.129536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158562, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190720, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174748, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 199948, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188760, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159272, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
L2_cache_bank[6]: Access = 197902, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed638989aec (mode=performance simulation) on stream 0
L2_cache_bank[7]: Access = 176768, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
L2_cache_bank[8]: Access = 156728, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
L2_cache_bank[9]: Access = 189300, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175536, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 197076, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2165320
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1029956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220942
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2165320
icnt_total_pkts_simt_to_mem=815059
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2797765
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2979705
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.00600281 (at node 10)
Accepted packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 10)
Injected flit rate average = 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.00732258 (at node 10)
Accepted flit rate average= 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 10)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8998 (92 samples)
	minimum = 5 (92 samples)
	maximum = 200.75 (92 samples)
Network latency average = 20.5829 (92 samples)
	minimum = 5 (92 samples)
	maximum = 197.902 (92 samples)
Flit latency average = 19.736 (92 samples)
	minimum = 5 (92 samples)
	maximum = 197.435 (92 samples)
Fragmentation average = 0.00226345 (92 samples)
	minimum = 0 (92 samples)
	maximum = 54.0652 (92 samples)
Injected packet rate average = 0.0591519 (92 samples)
	minimum = 0.017545 (92 samples)
	maximum = 0.171811 (92 samples)
Accepted packet rate average = 0.0591519 (92 samples)
	minimum = 0.0171125 (92 samples)
	maximum = 0.0977366 (92 samples)
Injected flit rate average = 0.0629558 (92 samples)
	minimum = 0.0227194 (92 samples)
	maximum = 0.172006 (92 samples)
Accepted flit rate average = 0.0629558 (92 samples)
	minimum = 0.0228145 (92 samples)
	maximum = 0.0977701 (92 samples)
Injected packet size average = 1.06431 (92 samples)
Accepted packet size average = 1.06431 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 52 sec (6232 sec)
gpgpu_simulation_rate = 41453 (inst/sec)
gpgpu_simulation_rate = 358 (cycle/sec)
gpgpu_silicon_slowdown = 837988x
GPGPU-Sim uArch: Shader 11 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
kernel_stream_id = 60205
gpu_sim_cycle = 1500
gpu_sim_insn = 23808
gpu_ipc =      15.8720
gpu_tot_sim_cycle = 2234906
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     115.6029
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4358% 
gpu_tot_occupancy = 29.4919% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0320
partiton_level_parallism_total  =       0.2831
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7464
L2_BW  =       1.0240 GB/Sec
L2_BW_total  =       9.3018 GB/Sec
gpu_total_sim_rate=41443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 78380
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46622, Miss = 28470, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47277, Miss = 28817, Miss_rate = 0.610, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46842, Miss = 28458, Miss_rate = 0.608, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46910, Miss = 28535, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 47006, Miss = 28370, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46624, Miss = 28394, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47616, Miss = 28689, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46653, Miss = 28508, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 430435
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152139
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2530948
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34241
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110487
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2589158

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 496684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419865
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1689365	W0_Idle:15082276	W0_Scoreboard:11514992	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3358920 {8:419865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67178400 {40:1679460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165830 	694332 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28796 	1155 	222 	525178 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227727 	254490 	250276 	312890 	780482 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1817 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4318      4275      3757      4353      4155      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4283      4998      3845      4039      4072      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4954      4141      4249      4007      4560      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6802383 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01848
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6858236i bk1: 3398a 6850927i bk2: 2230a 6860917i bk3: 3008a 6855397i bk4: 2580a 6857769i bk5: 3466a 6848372i bk6: 2576a 6858107i bk7: 3424a 6848304i bk8: 2794a 6854585i bk9: 3884a 6842315i bk10: 2114a 6859764i bk11: 2930a 6852743i bk12: 1926a 6862540i bk13: 2756a 6855531i bk14: 1800a 6865284i bk15: 2604a 6857841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018480 
total_CMD = 6883274 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6519951 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6883274 
n_nop = 6802383 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002528 
CoL_Bus_Util = 0.009240 
Either_Row_CoL_Bus_Util = 0.011752 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001372 
queue_avg = 0.134443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6790396 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02128
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6854609i bk1: 3710a 6847382i bk2: 2714a 6856846i bk3: 3214a 6849706i bk4: 3178a 6849972i bk5: 3676a 6844378i bk6: 3234a 6851377i bk7: 3676a 6845101i bk8: 3640a 6845333i bk9: 4122a 6839507i bk10: 2730a 6852654i bk11: 3062a 6849955i bk12: 2388a 6857142i bk13: 2820a 6853616i bk14: 2268a 6860139i bk15: 2714a 6855626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021283 
total_CMD = 6883274 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6472327 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6883274 
n_nop = 6790396 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002870 
CoL_Bus_Util = 0.010641 
Either_Row_CoL_Bus_Util = 0.013493 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.158798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158798
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6802473 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01849
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6851568i bk1: 2516a 6858732i bk2: 3008a 6854024i bk3: 2222a 6861475i bk4: 3468a 6848963i bk5: 2578a 6856651i bk6: 3442a 6848242i bk7: 2570a 6859065i bk8: 3896a 6843845i bk9: 2806a 6854439i bk10: 3012a 6852479i bk11: 2000a 6861292i bk12: 2754a 6855324i bk13: 1930a 6863016i bk14: 2624a 6857839i bk15: 1774a 6865818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018493 
total_CMD = 6883274 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6522334 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6883274 
n_nop = 6802473 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002506 
CoL_Bus_Util = 0.009246 
Either_Row_CoL_Bus_Util = 0.011739 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.131394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6790174 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02129
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6847842i bk1: 3054a 6853125i bk2: 3234a 6848937i bk3: 2708a 6855990i bk4: 3662a 6844286i bk5: 3184a 6848739i bk6: 3682a 6844441i bk7: 3222a 6850088i bk8: 4118a 6839216i bk9: 3648a 6844216i bk10: 3160a 6848880i bk11: 2612a 6854082i bk12: 2814a 6854123i bk13: 2400a 6857597i bk14: 2728a 6855769i bk15: 2262a 6861896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021289 
total_CMD = 6883274 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6470937 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6883274 
n_nop = 6790174 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002898 
CoL_Bus_Util = 0.010645 
Either_Row_CoL_Bus_Util = 0.013526 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001289 
queue_avg = 0.164201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6802684 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01839
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6859080i bk1: 3370a 6850496i bk2: 2240a 6861811i bk3: 3000a 6854903i bk4: 2554a 6856749i bk5: 3464a 6848423i bk6: 2578a 6859310i bk7: 3418a 6848845i bk8: 2772a 6853932i bk9: 3880a 6842877i bk10: 2072a 6860368i bk11: 2878a 6852306i bk12: 1922a 6863430i bk13: 2752a 6855022i bk14: 1782a 6865330i bk15: 2598a 6858151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018393 
total_CMD = 6883274 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6522524 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6883274 
n_nop = 6802684 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002525 
CoL_Bus_Util = 0.009196 
Either_Row_CoL_Bus_Util = 0.011708 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001154 
queue_avg = 0.132162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132162
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6883274 n_nop=6795539 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02069
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6853562i bk1: 3422a 6850572i bk2: 2724a 6856325i bk3: 3124a 6853143i bk4: 3162a 6851362i bk5: 3532a 6848307i bk6: 3238a 6852564i bk7: 3554a 6848748i bk8: 3618a 6846639i bk9: 3894a 6843445i bk10: 2670a 6852716i bk11: 2906a 6852684i bk12: 2380a 6858156i bk13: 2696a 6855922i bk14: 2260a 6860842i bk15: 2614a 6858653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.020686 
total_CMD = 6883274 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6507931 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6883274 
n_nop = 6795539 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002417 
CoL_Bus_Util = 0.010343 
Either_Row_CoL_Bus_Util = 0.012746 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001071 
queue_avg = 0.129450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158562, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190720, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174748, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 200002, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188760, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159272, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197958, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176768, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156728, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189300, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175536, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 197126, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2165480
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1030084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 220974
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2165480
icnt_total_pkts_simt_to_mem=815123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0577
	minimum = 5
	maximum = 39
Network latency average = 11.9808
	minimum = 5
	maximum = 39
Slowest packet = 2797971
Flit latency average = 11.4107
	minimum = 5
	maximum = 39
Slowest flit = 2980452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0051358
	minimum = 0 (at node 0)
	maximum = 0.0373333 (at node 21)
Accepted packet rate average = 0.0051358
	minimum = 0 (at node 0)
	maximum = 0.106667 (at node 11)
Injected flit rate average = 0.00553086
	minimum = 0 (at node 0)
	maximum = 0.0426667 (at node 11)
Accepted flit rate average= 0.00553086
	minimum = 0 (at node 0)
	maximum = 0.106667 (at node 11)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.794 (93 samples)
	minimum = 5 (93 samples)
	maximum = 199.011 (93 samples)
Network latency average = 20.4904 (93 samples)
	minimum = 5 (93 samples)
	maximum = 196.194 (93 samples)
Flit latency average = 19.6465 (93 samples)
	minimum = 5 (93 samples)
	maximum = 195.731 (93 samples)
Fragmentation average = 0.00223911 (93 samples)
	minimum = 0 (93 samples)
	maximum = 53.4839 (93 samples)
Injected packet rate average = 0.058571 (93 samples)
	minimum = 0.0173564 (93 samples)
	maximum = 0.170365 (93 samples)
Accepted packet rate average = 0.058571 (93 samples)
	minimum = 0.0169285 (93 samples)
	maximum = 0.0978326 (93 samples)
Injected flit rate average = 0.0623383 (93 samples)
	minimum = 0.0224751 (93 samples)
	maximum = 0.170616 (93 samples)
Accepted flit rate average = 0.0623383 (93 samples)
	minimum = 0.0225692 (93 samples)
	maximum = 0.0978657 (93 samples)
Injected packet size average = 1.06432 (93 samples)
Accepted packet size average = 1.06432 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 54 sec (6234 sec)
gpgpu_simulation_rate = 41443 (inst/sec)
gpgpu_simulation_rate = 358 (cycle/sec)
gpgpu_silicon_slowdown = 837988x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5f941338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5f941330..

GPGPU-Sim PTX: cudaLaunch for 0x0x5ed6389897d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
kernel_stream_id = 60205
gpu_sim_cycle = 25917
gpu_sim_insn = 19880
gpu_ipc =       0.7671
gpu_tot_sim_cycle = 2260823
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     114.2865
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4533% 
max_total_param_size = 0
gpu_stall_dramfull = 219275
gpu_stall_icnt2sh    = 384017
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2798
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7463
L2_BW  =       0.0437 GB/Sec
L2_BW_total  =       9.1957 GB/Sec
gpu_total_sim_rate=41150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 78386
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 47060
L1D_cache:
	L1D_cache_core[0]: Access = 47768, Miss = 29016, Miss_rate = 0.607, Pending_hits = 2919, Reservation_fails = 21392
	L1D_cache_core[1]: Access = 47132, Miss = 29009, Miss_rate = 0.615, Pending_hits = 3128, Reservation_fails = 22122
	L1D_cache_core[2]: Access = 46811, Miss = 28424, Miss_rate = 0.607, Pending_hits = 3094, Reservation_fails = 17959
	L1D_cache_core[3]: Access = 46703, Miss = 28154, Miss_rate = 0.603, Pending_hits = 3367, Reservation_fails = 21498
	L1D_cache_core[4]: Access = 47117, Miss = 29114, Miss_rate = 0.618, Pending_hits = 2999, Reservation_fails = 21705
	L1D_cache_core[5]: Access = 46622, Miss = 28470, Miss_rate = 0.611, Pending_hits = 2779, Reservation_fails = 22289
	L1D_cache_core[6]: Access = 47277, Miss = 28817, Miss_rate = 0.610, Pending_hits = 2955, Reservation_fails = 22193
	L1D_cache_core[7]: Access = 46842, Miss = 28458, Miss_rate = 0.608, Pending_hits = 3072, Reservation_fails = 19756
	L1D_cache_core[8]: Access = 46910, Miss = 28535, Miss_rate = 0.608, Pending_hits = 2995, Reservation_fails = 20107
	L1D_cache_core[9]: Access = 47006, Miss = 28370, Miss_rate = 0.604, Pending_hits = 3102, Reservation_fails = 22509
	L1D_cache_core[10]: Access = 46624, Miss = 28394, Miss_rate = 0.609, Pending_hits = 3018, Reservation_fails = 22653
	L1D_cache_core[11]: Access = 47616, Miss = 28689, Miss_rate = 0.603, Pending_hits = 3094, Reservation_fails = 20214
	L1D_cache_core[12]: Access = 46684, Miss = 28524, Miss_rate = 0.611, Pending_hits = 2984, Reservation_fails = 26257
	L1D_cache_core[13]: Access = 47933, Miss = 29249, Miss_rate = 0.610, Pending_hits = 3147, Reservation_fails = 23720
	L1D_cache_core[14]: Access = 47755, Miss = 29228, Miss_rate = 0.612, Pending_hits = 3216, Reservation_fails = 20467
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 430451
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 45869
	L1D_total_cache_reservation_fails = 324841
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27702
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 152145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2532614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35695
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 34241
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 314928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 152145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110502
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2590830

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 173456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 81214
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35695
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 28236, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 497188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419881
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 127232
gpgpu_n_l1cache_bkconflict = 36644
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1689365	W0_Idle:15111094	W0_Scoreboard:11535057	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3359048 {8:419881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242040 {8:30255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67180960 {40:1679524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840800 {40:121020,}
maxmflatency = 1565 
max_icnt2mem_latency = 1801 
maxmrqlatency = 258 
max_icnt2sh_latency = 271 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:221887 	16175 	60832 	42941 	38304 	3806 	957 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165924 	694332 	166762 	17560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28802 	1155 	222 	525209 	29006 	29436 	14424 	3445 	964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227821 	254490 	250276 	312890 	780482 	218498 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1825 	422 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       122       128        89       128       105       128        67       139        84       128        80       137       121       128 
dram[1]:       128       128       128       128       139       129       128       128       139       131       128       128       139       139       128       128 
dram[2]:       128        89       128       122       129        84       128        86       139        65       128       124       135        84       128       121 
dram[3]:       128       128       128       128       128       138       128       128       128       138       128       128       139       138       128       128 
dram[4]:        80       128       125       128        85       128       108       128        71       138       127       128        80       136       121       128 
dram[5]:       128       128       128       128       138       130       128       128       138       128       128       128       139       139       128       128 
maximum service time to same row:
dram[0]:     17167     25632     21442     15283     23151     18068     32808     18569     22033     20944     32825     23521     20025     24387     24384     26155 
dram[1]:     15817     24572     19088     15583     18353     17438     18756     18828     23485     21026     22462     23524     24449     24275     25123     25299 
dram[2]:     15329     16095     15282     22090     17732     32879     18548     32825     20919     22003     22414     32851     24375     20694     25575     25313 
dram[3]:     13204     14682     15555     18433     17437     19106     18827     18730     21022     23471     24099     22038     24274     24448     25296     25125 
dram[4]:     21059     13478     21804     15290     32902     18360     32856     18546     32485     20918     32884     23571     20440     24372     25050     25200 
dram[5]:     29407     11202     22038     15553     22787     22957     23163     23614     20908     21021     21849     27319     24469     24334     25859     25316 
average row accesses per activate:
dram[0]:  6.579477  7.622260  6.755556  7.553539  6.216696  6.881845  6.725528  6.635475  6.106452  6.382143  6.434004  6.916382  7.296919  7.806186  7.884244  7.698073 
dram[1]:  7.470149  7.408955  7.318983  6.617647  6.796557  6.600775  7.163430  6.333333  6.281210  6.514773  6.668449  6.800638  7.881927  8.162162  8.010283  7.800821 
dram[2]:  7.658249  6.580000  7.548913  6.539957  7.023530  6.145614  6.795164  6.642586  6.532199  6.192183  7.032094  6.436019  8.250545  7.227147  7.818574  8.093645 
dram[3]:  7.447447  6.984402  6.623719  7.035849  6.624187  6.806250  6.457286  6.780000  6.353659  6.403846  6.787037  6.548624  7.885312  7.697892  7.841889  8.369272 
dram[4]:  6.762500  7.564706  6.949886  7.506329  6.118166  6.803419  6.725528  6.636364  5.919685  6.279860  6.370203  6.737288  7.351275  7.970526  8.073090  7.776573 
dram[5]:  8.336756  8.500938  8.309524  8.164751  7.777385  7.765751  8.422430  7.357143  7.132290  7.240816  7.397614  7.488679  9.291317  9.308861 10.150160  9.086514 
average row locality = 384999/54153 = 7.109468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1394       974      1408      1116      1631      1106      1620      1210      1829       923      1370       825      1280       778      1203 
dram[1]:      1191      1532      1264      1540      1448      1757      1471      1748      1649      1969      1243      1449      1101      1360      1041      1297 
dram[2]:      1398       949      1417       966      1628      1122      1634      1097      1831      1214      1409       866      1284       829      1212       766 
dram[3]:      1529      1211      1548      1255      1754      1456      1756      1459      1970      1656      1496      1178      1359      1106      1307      1034 
dram[4]:       932      1402       974      1405      1108      1629      1104      1621      1201      1832       910      1344       819      1282       773      1199 
dram[5]:      1269      1384      1353      1392      1521      1595      1546      1581      1701      1783      1278      1310      1154      1232      1109      1169 
total dram writes = 127272
bank skew: 1970/766 = 2.57
chip skew: 23074/19535 = 1.18
average mf latency per bank:
dram[0]:       6323      4844      5806      4899      4962      4100      5119      4214      4674      3825      5373      4478      5427      4072      5590      4335
dram[1]:       5089      4644      5037      4572      4636      4409      4937      4318      4275      3758      4353      4157      4110      3690      4402      3975
dram[2]:       4507      5939      4658      6057      3914      5050      3881      5386      3632      4650      3889      5701      3807      5380      3989      5592
dram[3]:       4389      4876      4425      4984      4188      4547      4283      4998      3846      4039      4073      4252      3550      4000      3883      4386
dram[4]:       6318      4642      5985      4833      5249      3950      5300      4126      4870      3732      5420      4604      5535      3880      5485      4455
dram[5]:       4513      5132      4473      5154      4228      4645      4543      4954      4142      4250      4008      4561      3715      3993      3928      4511
maximum mf latency per bank:
dram[0]:       1464      1305      1215      1364      1016      1326      1182      1072      1253      1021      1476      1066      1510       958      1526      1192
dram[1]:       1282       941      1334      1300      1329      1445      1332      1454      1216      1414      1209      1421      1316       937      1324       903
dram[2]:       1251      1362      1400      1162      1380      1078      1049      1166      1033      1326       989      1469       879      1505      1164      1502
dram[3]:        934      1174      1173      1151      1403      1210      1424      1181      1423      1213      1394      1184       991      1148       837      1127
dram[4]:       1343      1241      1316      1281      1073      1240      1133       919      1301       908      1482       946      1511       950      1511      1155
dram[5]:       1046      1212      1177      1221      1201      1458      1204      1563      1227      1565      1219      1559      1035      1047      1039      1046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6882205 n_act=8709 n_pre=8693 n_ref_event=0 n_req=60037 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.01827
n_activity=491349 dram_eff=0.2589
bk0: 2506a 6938058i bk1: 3398a 6930749i bk2: 2230a 6940739i bk3: 3008a 6935219i bk4: 2580a 6937591i bk5: 3466a 6928194i bk6: 2576a 6937929i bk7: 3424a 6928126i bk8: 2794a 6934407i bk9: 3884a 6922137i bk10: 2114a 6939586i bk11: 2930a 6932565i bk12: 1926a 6942362i bk13: 2756a 6935353i bk14: 1800a 6945106i bk15: 2604a 6937663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855123
Row_Buffer_Locality_read = 0.918652
Row_Buffer_Locality_write = 0.680880
Bank_Level_Parallism = 1.416117
Bank_Level_Parallism_Col = 1.385963
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.531348
GrpLevelPara = 1.211495 

BW Util details:
bwutil = 0.018268 
total_CMD = 6963096 
util_bw = 127200 
Wasted_Col = 143700 
Wasted_Row = 92423 
Idle = 6599773 

BW Util Bottlenecks: 
RCDc_limit = 38561 
RCDWRc_limit = 30730 
WTRc_limit = 15006 
RTWc_limit = 76162 
CCDLc_limit = 39526 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 13677 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 6963096 
n_nop = 6882205 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 8709 
n_pre = 8693 
n_ref = 0 
n_req = 60037 
total_req = 63600 

Dual Bus Interface Util: 
issued_total_row = 17402 
issued_total_col = 63600 
Row_Bus_Util =  0.002499 
CoL_Bus_Util = 0.009134 
Either_Row_CoL_Bus_Util = 0.011617 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001372 
queue_avg = 0.132901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6870218 n_act=9885 n_pre=9869 n_ref_event=0 n_req=69048 n_rd=50188 n_rd_L2_A=0 n_write=0 n_wr_bk=23060 bw_util=0.02104
n_activity=548492 dram_eff=0.2671
bk0: 3042a 6934431i bk1: 3710a 6927204i bk2: 2714a 6936668i bk3: 3214a 6929528i bk4: 3178a 6929794i bk5: 3676a 6924200i bk6: 3234a 6931199i bk7: 3676a 6924923i bk8: 3640a 6925155i bk9: 4122a 6919329i bk10: 2730a 6932476i bk11: 3062a 6929777i bk12: 2388a 6936964i bk13: 2820a 6933438i bk14: 2268a 6939961i bk15: 2714a 6935448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857041
Row_Buffer_Locality_read = 0.919941
Row_Buffer_Locality_write = 0.689661
Bank_Level_Parallism = 1.458402
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.064287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021039 
total_CMD = 6963096 
util_bw = 146496 
Wasted_Col = 162807 
Wasted_Row = 101644 
Idle = 6552149 

BW Util Bottlenecks: 
RCDc_limit = 43140 
RCDWRc_limit = 34543 
WTRc_limit = 19162 
RTWc_limit = 89038 
CCDLc_limit = 45688 
rwq = 0 
CCDLc_limit_alone = 28467 
WTRc_limit_alone = 17469 
RTWc_limit_alone = 73510 

Commands details: 
total_CMD = 6963096 
n_nop = 6870218 
Read = 50188 
Write = 0 
L2_Alloc = 0 
L2_WB = 23060 
n_act = 9885 
n_pre = 9869 
n_ref = 0 
n_req = 69048 
total_req = 73248 

Dual Bus Interface Util: 
issued_total_row = 19754 
issued_total_col = 73248 
Row_Bus_Util =  0.002837 
CoL_Bus_Util = 0.010519 
Either_Row_CoL_Bus_Util = 0.013339 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001335 
queue_avg = 0.156977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6882295 n_act=8634 n_pre=8618 n_ref_event=0 n_req=60077 n_rd=44024 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.01828
n_activity=490077 dram_eff=0.2597
bk0: 3424a 6931390i bk1: 2516a 6938554i bk2: 3008a 6933846i bk3: 2222a 6941297i bk4: 3468a 6928785i bk5: 2578a 6936473i bk6: 3442a 6928064i bk7: 2570a 6938887i bk8: 3896a 6923667i bk9: 2806a 6934261i bk10: 3012a 6932301i bk11: 2000a 6941114i bk12: 2754a 6935146i bk13: 1930a 6942838i bk14: 2624a 6937661i bk15: 1774a 6945640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856501
Row_Buffer_Locality_read = 0.919339
Row_Buffer_Locality_write = 0.684171
Bank_Level_Parallism = 1.415238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.062317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018281 
total_CMD = 6963096 
util_bw = 127292 
Wasted_Col = 143184 
Wasted_Row = 90464 
Idle = 6602156 

BW Util Bottlenecks: 
RCDc_limit = 38399 
RCDWRc_limit = 30508 
WTRc_limit = 14630 
RTWc_limit = 76530 
CCDLc_limit = 39403 
rwq = 0 
CCDLc_limit_alone = 24618 
WTRc_limit_alone = 13336 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 6963096 
n_nop = 6882295 
Read = 44024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 8634 
n_pre = 8618 
n_ref = 0 
n_req = 60077 
total_req = 63646 

Dual Bus Interface Util: 
issued_total_row = 17252 
issued_total_col = 63646 
Row_Bus_Util =  0.002478 
CoL_Bus_Util = 0.009140 
Either_Row_CoL_Bus_Util = 0.011604 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001200 
queue_avg = 0.129888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129888
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6869996 n_act=9983 n_pre=9967 n_ref_event=0 n_req=69063 n_rd=50196 n_rd_L2_A=0 n_write=0 n_wr_bk=23074 bw_util=0.02105
n_activity=550042 dram_eff=0.2664
bk0: 3708a 6927664i bk1: 3054a 6932947i bk2: 3234a 6928759i bk3: 2708a 6935812i bk4: 3662a 6924108i bk5: 3184a 6928561i bk6: 3682a 6924263i bk7: 3222a 6929910i bk8: 4118a 6919038i bk9: 3648a 6924038i bk10: 3160a 6928702i bk11: 2612a 6933904i bk12: 2814a 6933945i bk13: 2400a 6937419i bk14: 2728a 6935591i bk15: 2262a 6941718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855668
Row_Buffer_Locality_read = 0.919057
Row_Buffer_Locality_write = 0.687020
Bank_Level_Parallism = 1.464004
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.064301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021045 
total_CMD = 6963096 
util_bw = 146540 
Wasted_Col = 162962 
Wasted_Row = 102835 
Idle = 6550759 

BW Util Bottlenecks: 
RCDc_limit = 43612 
RCDWRc_limit = 34868 
WTRc_limit = 18377 
RTWc_limit = 90863 
CCDLc_limit = 44995 
rwq = 0 
CCDLc_limit_alone = 28041 
WTRc_limit_alone = 16809 
RTWc_limit_alone = 75477 

Commands details: 
total_CMD = 6963096 
n_nop = 6869996 
Read = 50196 
Write = 0 
L2_Alloc = 0 
L2_WB = 23074 
n_act = 9983 
n_pre = 9967 
n_ref = 0 
n_req = 69063 
total_req = 73270 

Dual Bus Interface Util: 
issued_total_row = 19950 
issued_total_col = 73270 
Row_Bus_Util =  0.002865 
CoL_Bus_Util = 0.010523 
Either_Row_CoL_Bus_Util = 0.013370 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001289 
queue_avg = 0.162319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6882506 n_act=8699 n_pre=8683 n_ref_event=463904 n_req=59758 n_rd=43766 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.01818
n_activity=489498 dram_eff=0.2586
bk0: 2486a 6938902i bk1: 3370a 6930318i bk2: 2240a 6941633i bk3: 3000a 6934725i bk4: 2554a 6936571i bk5: 3464a 6928245i bk6: 2578a 6939132i bk7: 3418a 6928667i bk8: 2772a 6933754i bk9: 3880a 6922699i bk10: 2072a 6940190i bk11: 2878a 6932128i bk12: 1922a 6943252i bk13: 2752a 6934844i bk14: 1782a 6945152i bk15: 2598a 6937973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854681
Row_Buffer_Locality_read = 0.918293
Row_Buffer_Locality_write = 0.680590
Bank_Level_Parallism = 1.418985
Bank_Level_Parallism_Col = 1.389169
Bank_Level_Parallism_Ready = 1.057702
write_to_read_ratio_blp_rw_average = 0.529474
GrpLevelPara = 1.215429 

BW Util details:
bwutil = 0.018182 
total_CMD = 6963096 
util_bw = 126602 
Wasted_Col = 143010 
Wasted_Row = 91138 
Idle = 6602346 

BW Util Bottlenecks: 
RCDc_limit = 38759 
RCDWRc_limit = 30529 
WTRc_limit = 15035 
RTWc_limit = 76485 
CCDLc_limit = 39205 
rwq = 0 
CCDLc_limit_alone = 24603 
WTRc_limit_alone = 13750 
RTWc_limit_alone = 63168 

Commands details: 
total_CMD = 6963096 
n_nop = 6882506 
Read = 43766 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 8699 
n_pre = 8683 
n_ref = 463904 
n_req = 59758 
total_req = 63301 

Dual Bus Interface Util: 
issued_total_row = 17382 
issued_total_col = 63301 
Row_Bus_Util =  0.002496 
CoL_Bus_Util = 0.009091 
Either_Row_CoL_Bus_Util = 0.011574 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001154 
queue_avg = 0.130647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6963096 n_nop=6875361 n_act=8326 n_pre=8310 n_ref_event=0 n_req=67016 n_rd=48816 n_rd_L2_A=0 n_write=0 n_wr_bk=22377 bw_util=0.02045
n_activity=508057 dram_eff=0.2803
bk0: 3022a 6933384i bk1: 3422a 6930394i bk2: 2724a 6936147i bk3: 3124a 6932965i bk4: 3162a 6931184i bk5: 3532a 6928129i bk6: 3238a 6932386i bk7: 3554a 6928570i bk8: 3618a 6926461i bk9: 3894a 6923267i bk10: 2670a 6932538i bk11: 2906a 6932506i bk12: 2380a 6937978i bk13: 2696a 6935744i bk14: 2260a 6940664i bk15: 2614a 6938475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875985
Row_Buffer_Locality_read = 0.932379
Row_Buffer_Locality_write = 0.724725
Bank_Level_Parallism = 1.517991
Bank_Level_Parallism_Col = 1.483366
Bank_Level_Parallism_Ready = 1.071996
write_to_read_ratio_blp_rw_average = 0.577272
GrpLevelPara = 1.307429 

BW Util details:
bwutil = 0.020449 
total_CMD = 6963096 
util_bw = 142386 
Wasted_Col = 155403 
Wasted_Row = 77554 
Idle = 6587753 

BW Util Bottlenecks: 
RCDc_limit = 35253 
RCDWRc_limit = 29267 
WTRc_limit = 19709 
RTWc_limit = 103924 
CCDLc_limit = 38077 
rwq = 0 
CCDLc_limit_alone = 24378 
WTRc_limit_alone = 18418 
RTWc_limit_alone = 91516 

Commands details: 
total_CMD = 6963096 
n_nop = 6875361 
Read = 48816 
Write = 0 
L2_Alloc = 0 
L2_WB = 22377 
n_act = 8326 
n_pre = 8310 
n_ref = 0 
n_req = 67016 
total_req = 71193 

Dual Bus Interface Util: 
issued_total_row = 16636 
issued_total_col = 71193 
Row_Bus_Util =  0.002389 
CoL_Bus_Util = 0.010224 
Either_Row_CoL_Bus_Util = 0.012600 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001071 
queue_avg = 0.127966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158566, Miss = 25008, Miss_rate = 0.158, Pending_hits = 7439, Reservation_fails = 5552
L2_cache_bank[1]: Access = 190720, Miss = 33654, Miss_rate = 0.176, Pending_hits = 10181, Reservation_fails = 7431
L2_cache_bank[2]: Access = 174752, Miss = 30692, Miss_rate = 0.176, Pending_hits = 8611, Reservation_fails = 6587
L2_cache_bank[3]: Access = 200032, Miss = 36000, Miss_rate = 0.180, Pending_hits = 9960, Reservation_fails = 9594
L2_cache_bank[4]: Access = 188764, Miss = 33844, Miss_rate = 0.179, Pending_hits = 10057, Reservation_fails = 6783
L2_cache_bank[5]: Access = 159272, Miss = 24860, Miss_rate = 0.156, Pending_hits = 7628, Reservation_fails = 7061
L2_cache_bank[6]: Access = 197996, Miss = 36168, Miss_rate = 0.183, Pending_hits = 9571, Reservation_fails = 7105
L2_cache_bank[7]: Access = 176768, Miss = 30562, Miss_rate = 0.173, Pending_hits = 8769, Reservation_fails = 6554
L2_cache_bank[8]: Access = 156732, Miss = 24844, Miss_rate = 0.159, Pending_hits = 7400, Reservation_fails = 4519
L2_cache_bank[9]: Access = 189300, Miss = 33552, Miss_rate = 0.177, Pending_hits = 10024, Reservation_fails = 7075
L2_cache_bank[10]: Access = 175540, Miss = 30526, Miss_rate = 0.174, Pending_hits = 8564, Reservation_fails = 5832
L2_cache_bank[11]: Access = 197156, Miss = 34068, Miss_rate = 0.173, Pending_hits = 9016, Reservation_fails = 6152
L2_total_cache_accesses = 2165598
L2_total_cache_misses = 373778
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 107220
L2_total_cache_reservation_fails = 80245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44111
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2163
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1030148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 221004
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95900
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 698
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44111
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2165598
icnt_total_pkts_simt_to_mem=815175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2798212
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2980603
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000221505
	minimum = 0 (at node 0)
	maximum = 0.00146622 (at node 21)
Accepted packet rate average = 0.000221505
	minimum = 0 (at node 0)
	maximum = 0.004553 (at node 12)
Injected flit rate average = 0.000242941
	minimum = 0 (at node 0)
	maximum = 0.00200641 (at node 12)
Accepted flit rate average= 0.000242941
	minimum = 0 (at node 0)
	maximum = 0.004553 (at node 12)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6191 (94 samples)
	minimum = 5 (94 samples)
	maximum = 197.021 (94 samples)
Network latency average = 20.3266 (94 samples)
	minimum = 5 (94 samples)
	maximum = 194.17 (94 samples)
Flit latency average = 19.4907 (94 samples)
	minimum = 5 (94 samples)
	maximum = 193.702 (94 samples)
Fragmentation average = 0.00221529 (94 samples)
	minimum = 0 (94 samples)
	maximum = 52.9149 (94 samples)
Injected packet rate average = 0.0579503 (94 samples)
	minimum = 0.0171717 (94 samples)
	maximum = 0.168569 (94 samples)
Accepted packet rate average = 0.0579503 (94 samples)
	minimum = 0.0167484 (94 samples)
	maximum = 0.0968403 (94 samples)
Injected flit rate average = 0.0616777 (94 samples)
	minimum = 0.022236 (94 samples)
	maximum = 0.168822 (94 samples)
Accepted flit rate average = 0.0616777 (94 samples)
	minimum = 0.0223291 (94 samples)
	maximum = 0.096873 (94 samples)
Injected packet size average = 1.06432 (94 samples)
Accepted packet size average = 1.06432 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 39 sec (6279 sec)
gpgpu_simulation_rate = 41150 (inst/sec)
gpgpu_simulation_rate = 360 (cycle/sec)
gpgpu_silicon_slowdown = 833333x
Time consumed(ms): 6278211.201000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
