<profile>

<section name = "Vitis HLS Report for 'twoNorm_Pipeline_twoNorm'" level="0">
<item name = "Date">Fri Jan  9 14:28:50 2026
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.190 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- twoNorm">?, ?, 66, 7, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 1420, 2070, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 1088, -</column>
<column name="Register">-, -, 2304, 184, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_7_no_dsp_1_U196">dadd_64ns_64ns_64_7_no_dsp_1, 0, 0, 536, 820, 0</column>
<column name="dadd_64ns_64ns_64_7_no_dsp_1_U197">dadd_64ns_64ns_64_7_no_dsp_1, 0, 0, 536, 820, 0</column>
<column name="dmul_64ns_64ns_64_5_med_dsp_1_U198">dmul_64ns_64ns_64_5_med_dsp_1, 0, 6, 174, 215, 0</column>
<column name="dmul_64ns_64ns_64_5_med_dsp_1_U199">dmul_64ns_64ns_64_5_med_dsp_1, 0, 6, 174, 215, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln252_fu_145_p2">+, 0, 0, 31, 31, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln252_fu_155_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">24, 8, 1, 8</column>
<column name="ap_done_int">8, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">8, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">8, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">8, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">8, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_03_load">32, 2, 31, 62</column>
<column name="ap_sig_allocacmp_nrm_load">64, 2, 64, 128</column>
<column name="dualInfeasConstr_axpyfifo_blk_n">8, 2, 1, 2</column>
<column name="grp_fu_101_p0">64, 4, 64, 256</column>
<column name="grp_fu_101_p1">64, 4, 64, 256</column>
<column name="grp_fu_101_p2">64, 2, 64, 128</column>
<column name="grp_fu_105_p0">64, 4, 64, 256</column>
<column name="grp_fu_105_p1">64, 4, 64, 256</column>
<column name="grp_fu_105_p2">64, 2, 64, 128</column>
<column name="grp_fu_93_p0">64, 4, 64, 256</column>
<column name="grp_fu_93_p1">64, 4, 64, 256</column>
<column name="grp_fu_93_p2">64, 2, 64, 128</column>
<column name="grp_fu_97_p0">64, 2, 64, 128</column>
<column name="grp_fu_97_p1">64, 4, 64, 256</column>
<column name="grp_fu_97_p2">64, 2, 64, 128</column>
<column name="i_03_fu_70">32, 2, 31, 62</column>
<column name="nrm_fu_66">64, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add2_reg_603">64, 0, 64, 0</column>
<column name="add8_reg_579">64, 0, 64, 0</column>
<column name="add9_reg_591">64, 0, 64, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="grp_fu_101_ce">1, 0, 1, 0</column>
<column name="grp_fu_101_p0">64, 0, 64, 0</column>
<column name="grp_fu_101_p1">64, 0, 64, 0</column>
<column name="grp_fu_105_ce">1, 0, 1, 0</column>
<column name="grp_fu_105_p0">64, 0, 64, 0</column>
<column name="grp_fu_105_p1">64, 0, 64, 0</column>
<column name="grp_fu_93_ce">1, 0, 1, 0</column>
<column name="grp_fu_93_p0">64, 0, 64, 0</column>
<column name="grp_fu_93_p1">64, 0, 64, 0</column>
<column name="grp_fu_97_ce">1, 0, 1, 0</column>
<column name="grp_fu_97_p0">64, 0, 64, 0</column>
<column name="grp_fu_97_p1">64, 0, 64, 0</column>
<column name="i_03_fu_70">31, 0, 31, 0</column>
<column name="icmp_ln252_reg_427">1, 0, 1, 0</column>
<column name="mul1_reg_555">64, 0, 64, 0</column>
<column name="mul2_reg_561">64, 0, 64, 0</column>
<column name="mul3_reg_567">64, 0, 64, 0</column>
<column name="mul7_reg_537">64, 0, 64, 0</column>
<column name="mul8_reg_543">64, 0, 64, 0</column>
<column name="mul9_reg_549">64, 0, 64, 0</column>
<column name="nrm_fu_66">64, 0, 64, 0</column>
<column name="pre_grp_fu_101_p2_reg">64, 0, 64, 0</column>
<column name="pre_grp_fu_105_p2_reg">64, 0, 64, 0</column>
<column name="pre_grp_fu_93_p2_reg">64, 0, 64, 0</column>
<column name="pre_grp_fu_97_p2_reg">64, 0, 64, 0</column>
<column name="trunc_ln254_1_reg_441">64, 0, 64, 0</column>
<column name="trunc_ln254_2_reg_446">64, 0, 64, 0</column>
<column name="trunc_ln254_3_reg_451">64, 0, 64, 0</column>
<column name="trunc_ln254_4_reg_456">64, 0, 64, 0</column>
<column name="trunc_ln254_9_reg_431">64, 0, 64, 0</column>
<column name="trunc_ln254_s_reg_436">64, 0, 64, 0</column>
<column name="icmp_ln252_reg_427">2, 2, 1, 0</column>
<column name="mul1_reg_555">64, 32, 64, 0</column>
<column name="mul2_reg_561">64, 32, 64, 0</column>
<column name="mul3_reg_567">64, 32, 64, 0</column>
<column name="mul8_reg_543">192, 54, 64, 0</column>
<column name="mul9_reg_549">64, 32, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, twoNorm_Pipeline_twoNorm, return value</column>
<column name="n">in, 32, ap_none, n, scalar</column>
<column name="dualInfeasConstr_axpyfifo_dout">in, 512, ap_fifo, dualInfeasConstr_axpyfifo, pointer</column>
<column name="dualInfeasConstr_axpyfifo_num_data_valid">in, 3, ap_fifo, dualInfeasConstr_axpyfifo, pointer</column>
<column name="dualInfeasConstr_axpyfifo_fifo_cap">in, 3, ap_fifo, dualInfeasConstr_axpyfifo, pointer</column>
<column name="dualInfeasConstr_axpyfifo_empty_n">in, 1, ap_fifo, dualInfeasConstr_axpyfifo, pointer</column>
<column name="dualInfeasConstr_axpyfifo_read">out, 1, ap_fifo, dualInfeasConstr_axpyfifo, pointer</column>
<column name="nrm_out">out, 64, ap_vld, nrm_out, pointer</column>
<column name="nrm_out_ap_vld">out, 1, ap_vld, nrm_out, pointer</column>
</table>
</item>
</section>
</profile>
