# compile vhdl design source files
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/dds6p0/sim/dds6p0.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/dds6p0/demo_tb/tb_dds6p0.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/halfbandEven/sim/halfbandEven.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/halfbandEven/demo_tb/tb_halfbandEven.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/invSinc/sim/invSinc.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/invSinc/demo_tb/tb_invSinc.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/mult12x8Lut/sim/mult12x8Lut.vhd"
vhdl xil_defaultlib  "../../../semcoDemod.srcs/sources_1/ip/mult10x10/sim/mult10x10.vhd"

# Do not sort compile order
nosort
