{"vcs1":{"timestamp_begin":1754132648.499721480, "rt":1.80, "ut":2.05, "st":0.25}}
{"vcselab":{"timestamp_begin":1754132650.365191933, "rt":1.28, "ut":1.19, "st":0.07}}
{"link":{"timestamp_begin":1754132651.694832693, "rt":0.17, "ut":0.12, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754132648.127941149}
{"VCS_COMP_START_TIME": 1754132648.127941149}
{"VCS_COMP_END_TIME": 1754132651.969947052}
{"VCS_USER_OPTIONS": "-full64 -kdb -debug_access+all -sverilog -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v -f butterfly_filelist"}
{"vcs1": {"peak_mem": 447808}}
{"vcselab": {"peak_mem": 189432}}
