Loading plugins phase: Elapsed time ==> 1s.812ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.682ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  STS_Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -dcpsoc3 STS_Firmware.v -verilog
======================================================================

======================================================================
Compiling:  STS_Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -dcpsoc3 STS_Firmware.v -verilog
======================================================================

======================================================================
Compiling:  STS_Firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -dcpsoc3 -verilog STS_Firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat May 30 17:16:40 2020


======================================================================
Compiling:  STS_Firmware.v
Program  :   vpp
Options  :    -yv2 -q10 STS_Firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat May 30 17:16:40 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'STS_Firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
STS_Firmware.v (line 1763, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  STS_Firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -dcpsoc3 -verilog STS_Firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat May 30 17:16:42 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\codegentemp\STS_Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\codegentemp\STS_Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  STS_Firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -dcpsoc3 -verilog STS_Firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat May 30 17:16:44 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\codegentemp\STS_Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\codegentemp\STS_Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SD_CARD:SPI0:BSPIM:mosi_after_ld\
	\SD_CARD:SPI0:BSPIM:so_send\
	\SD_CARD:SPI0:BSPIM:mosi_cpha_1\
	\SD_CARD:SPI0:BSPIM:pre_mosi\
	\SD_CARD:SPI0:BSPIM:dpcounter_zero\
	\SD_CARD:SPI0:BSPIM:control_7\
	\SD_CARD:SPI0:BSPIM:control_6\
	\SD_CARD:SPI0:BSPIM:control_5\
	\SD_CARD:SPI0:BSPIM:control_4\
	\SD_CARD:SPI0:BSPIM:control_3\
	\SD_CARD:SPI0:BSPIM:control_2\
	\SD_CARD:SPI0:BSPIM:control_1\
	\SD_CARD:SPI0:BSPIM:control_0\
	\SD_CARD:SPI0:Net_253\
	\SD_CARD:Net_2\
	\ARM_ANGLE_ENCODER:Net_1129\
	\ARM_ANGLE_ENCODER:Cnt16:Net_82\
	\ARM_ANGLE_ENCODER:Cnt16:Net_95\
	\ARM_ANGLE_ENCODER:Cnt16:Net_91\
	\ARM_ANGLE_ENCODER:Cnt16:Net_102\
	\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_cmod_2\
	\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_cmod_1\
	\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_2777
	Net_2778
	Net_2779
	Net_2780
	Net_2781
	\BUZZER_PWM:PWMUDB:km_run\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode2_2\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode2_1\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode2_0\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode1_2\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode1_1\
	\BUZZER_PWM:PWMUDB:ctrl_cmpmode1_0\
	\BUZZER_PWM:PWMUDB:capt_rising\
	\BUZZER_PWM:PWMUDB:capt_falling\
	\BUZZER_PWM:PWMUDB:trig_rise\
	\BUZZER_PWM:PWMUDB:trig_fall\
	\BUZZER_PWM:PWMUDB:sc_kill\
	\BUZZER_PWM:PWMUDB:min_kill\
	\BUZZER_PWM:PWMUDB:km_tc\
	\BUZZER_PWM:PWMUDB:db_tc\
	\BUZZER_PWM:PWMUDB:dith_sel\
	\BUZZER_PWM:PWMUDB:compare2\
	\BUZZER_PWM:Net_101\
	Net_2942
	Net_2943
	\BUZZER_PWM:PWMUDB:MODULE_2:b_31\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_30\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_29\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_28\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_27\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_26\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_25\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_24\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_23\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_22\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_21\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_20\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_19\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_18\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_17\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_16\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_15\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_14\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_13\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_12\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_11\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_10\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_9\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_8\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_7\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_6\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_5\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_4\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_3\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_2\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_1\
	\BUZZER_PWM:PWMUDB:MODULE_2:b_0\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2944
	Net_2941
	\BUZZER_PWM:Net_113\
	\BUZZER_PWM:Net_107\
	\BUZZER_PWM:Net_114\
	Net_1408
	Net_2221
	Net_2216
	Net_2212
	\ACC_ADC:SAR:Net_221\
	\ACC_ADC:SAR:Net_383\
	\ACC_ADC:bSAR_SEQ:sw_soc\
	\ACC_ADC:soc_out\
	\ACC_ADC:Net_3905\
	\ACC_ADC:Net_3867\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\ACC_ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ACC_ADC:MODULE_1:g1:a0:xneq\
	\ACC_ADC:MODULE_1:g1:a0:xlt\
	\ACC_ADC:MODULE_1:g1:a0:xlte\
	\ACC_ADC:MODULE_1:g1:a0:xgt\
	\ACC_ADC:MODULE_1:g1:a0:xgte\
	\ACC_ADC:MODULE_1:lt\
	\ACC_ADC:MODULE_1:gt\
	\ACC_ADC:MODULE_1:gte\
	\ACC_ADC:MODULE_1:lte\
	\ACC_ADC:MODULE_1:neq\
	Net_3004
	Net_3005
	Net_3006
	Net_3007
	Net_3008
	Net_3009
	Net_3010
	\RECORDING_TIMER:Net_260\
	Net_3013
	\RECORDING_TIMER:TimerUDB:ctrl_ten\
	\RECORDING_TIMER:TimerUDB:ctrl_cmode_0\
	\RECORDING_TIMER:TimerUDB:ctrl_tmode_1\
	\RECORDING_TIMER:TimerUDB:ctrl_tmode_0\
	\RECORDING_TIMER:TimerUDB:ctrl_ic_1\
	\RECORDING_TIMER:TimerUDB:ctrl_ic_0\
	Net_3017
	\RECORDING_TIMER:TimerUDB:zeros_3\
	\RECORDING_TIMER:Net_102\
	\RECORDING_TIMER:Net_266\
	\DVDAC:Net_80\
	\DVDAC:Net_9\
	\I2C_Module:udb_clk\
	Net_3257
	\I2C_Module:Net_973\
	Net_3258
	\I2C_Module:Net_974\
	\I2C_Module:timeout_clk\
	Net_3263
	\I2C_Module:Net_975\
	Net_3261
	Net_3262

    Synthesized names
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 219 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__ACC_Y_PIN_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__ACC_X_PIN_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \SD_CARD:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:tx_status_3\ to \SD_CARD:SPI0:BSPIM:load_rx_data\
Aliasing \SD_CARD:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \SD_CARD:SPI0:Net_274\ to zero
Aliasing \SD_CARD:tmpOE__mosi0_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \SD_CARD:tmpOE__miso0_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \SD_CARD:tmpOE__sclk0_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \SD_CARD:tmpOE__SPI0_CS_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__DAC_CAP_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__DOWN_BTN_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__UP_BTN_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow\ to \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:tc_i\ to \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload_tc\
Aliasing \ARM_ANGLE_ENCODER:bQuadDec:status_4\ to zero
Aliasing \ARM_ANGLE_ENCODER:bQuadDec:status_5\ to zero
Aliasing \ARM_ANGLE_ENCODER:bQuadDec:status_6\ to zero
Aliasing \ARM_ANGLE_ENCODER:Net_1229\ to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__ENC_A_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__ENC_B_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__BUZZER_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \LED:clk\ to zero
Aliasing \LED:rst\ to zero
Aliasing tmpOE__RED_LED_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__GREEN_LED_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__BLUE_LED_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \BUZZER_PWM:PWMUDB:hwCapture\ to zero
Aliasing \BUZZER_PWM:PWMUDB:trig_out\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \BUZZER_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:final_kill\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \BUZZER_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:reset\ to zero
Aliasing \BUZZER_PWM:PWMUDB:status_6\ to zero
Aliasing \BUZZER_PWM:PWMUDB:status_4\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cmp2\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \BUZZER_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \BUZZER_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \BUZZER_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \BUZZER_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__SELECT_BTN_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing Net_1407 to zero
Aliasing \UI_TIMER:Net_260\ to zero
Aliasing \UI_TIMER:Net_102\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \ACC_ADC:AMuxHw_2_Decoder_enable\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \ACC_ADC:SAR:vp_ctl_0\ to zero
Aliasing \ACC_ADC:SAR:vp_ctl_2\ to zero
Aliasing \ACC_ADC:SAR:vn_ctl_1\ to zero
Aliasing \ACC_ADC:SAR:vn_ctl_3\ to zero
Aliasing \ACC_ADC:SAR:vp_ctl_1\ to zero
Aliasing \ACC_ADC:SAR:vp_ctl_3\ to zero
Aliasing \ACC_ADC:SAR:vn_ctl_0\ to zero
Aliasing \ACC_ADC:SAR:vn_ctl_2\ to zero
Aliasing \ACC_ADC:SAR:soc\ to zero
Aliasing \ACC_ADC:SAR:tmpOE__Bypass_net_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \ACC_ADC:bSAR_SEQ:status_7\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_6\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_5\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_4\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_3\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_2\ to zero
Aliasing \ACC_ADC:bSAR_SEQ:status_1\ to zero
Aliasing Net_1398 to \ACC_ADC:bSAR_SEQ:status_0\
Aliasing \ACC_ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \Timer_Reset:rst\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:trigger_enable\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \RECORDING_TIMER:TimerUDB:status_6\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:status_5\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:status_4\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:status_0\ to \RECORDING_TIMER:TimerUDB:tc_i\
Aliasing \DVDAC:VDAC8:Net_83\ to zero
Aliasing \DVDAC:VDAC8:Net_81\ to zero
Aliasing \DVDAC:VDAC8:Net_82\ to zero
Aliasing tmpOE__SDA_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__ACC_Z_PIN_net_0
Aliasing \I2C_Module:Net_969\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \I2C_Module:Net_968\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \SD_CARD:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD_CARD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD_CARD:SPI0:BSPIM:load_rx_data\
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \BUZZER_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \BUZZER_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \BUZZER_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \BUZZER_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__ACC_Z_PIN_net_0
Aliasing \BUZZER_PWM:PWMUDB:prevCompare1\\D\ to \BUZZER_PWM:PWMUDB:pwm_temp\
Aliasing \BUZZER_PWM:PWMUDB:tc_i_reg\\D\ to \BUZZER_PWM:PWMUDB:status_2\
Aliasing Net_2222D to zero
Aliasing Net_2223D to zero
Aliasing Net_2217D to zero
Aliasing Net_2218D to zero
Aliasing Net_2213D to zero
Aliasing Net_2214D to zero
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \ACC_ADC:MODIN1_5\
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \ACC_ADC:MODIN1_4\
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \ACC_ADC:MODIN1_3\
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \ACC_ADC:MODIN1_2\
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \ACC_ADC:MODIN1_1\
Aliasing \ACC_ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \ACC_ADC:MODIN1_0\
Aliasing \RECORDING_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:capture_out_reg_i\\D\ to \RECORDING_TIMER:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[9] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__ACC_Y_PIN_net_0[12] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__ACC_X_PIN_net_0[19] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \SD_CARD:SPI0:Net_276\[25] = \SD_CARD:Net_19\[26]
Removing Rhs of wire \SD_CARD:SPI0:BSPIM:load_rx_data\[29] = \SD_CARD:SPI0:BSPIM:dpcounter_one\[30]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:pol_supprt\[31] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:miso_to_dp\[32] = \SD_CARD:SPI0:Net_244\[33]
Removing Lhs of wire \SD_CARD:SPI0:Net_244\[33] = \SD_CARD:Net_16\[126]
Removing Rhs of wire \SD_CARD:Net_10\[37] = \SD_CARD:SPI0:BSPIM:mosi_fin\[38]
Removing Rhs of wire \SD_CARD:Net_10\[37] = \SD_CARD:SPI0:BSPIM:mosi_cpha_0\[39]
Removing Rhs of wire \SD_CARD:SPI0:BSPIM:tx_status_1\[60] = \SD_CARD:SPI0:BSPIM:dpMOSI_fifo_empty\[61]
Removing Rhs of wire \SD_CARD:SPI0:BSPIM:tx_status_2\[62] = \SD_CARD:SPI0:BSPIM:dpMOSI_fifo_not_full\[63]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:tx_status_3\[64] = \SD_CARD:SPI0:BSPIM:load_rx_data\[29]
Removing Rhs of wire \SD_CARD:SPI0:BSPIM:rx_status_4\[66] = \SD_CARD:SPI0:BSPIM:dpMISO_fifo_full\[67]
Removing Rhs of wire \SD_CARD:SPI0:BSPIM:rx_status_5\[68] = \SD_CARD:SPI0:BSPIM:dpMISO_fifo_not_empty\[69]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:tx_status_6\[71] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:tx_status_5\[72] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:rx_status_3\[73] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:rx_status_2\[74] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:rx_status_1\[75] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:rx_status_0\[76] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:Net_273\[86] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:Net_274\[127] = zero[4]
Removing Lhs of wire \SD_CARD:tmpOE__mosi0_net_0\[129] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \SD_CARD:tmpOE__miso0_net_0\[136] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \SD_CARD:tmpOE__sclk0_net_0\[142] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \SD_CARD:tmpOE__SPI0_CS_net_0\[148] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__DAC_CAP_net_0[154] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__DOWN_BTN_net_0[161] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[167] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[168] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[169] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[170] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[171] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[172] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[173] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__UP_BTN_net_0[191] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Net_1275\[198] = \ARM_ANGLE_ENCODER:Cnt16:Net_49\[199]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Net_1275\[198] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:tc_reg_i\[256]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:Net_89\[201] = \ARM_ANGLE_ENCODER:Net_1251\[202]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_capmode_1\[212] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_capmode_0\[213] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:ctrl_enable\[225] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:capt_rising\[227] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:capt_falling\[228] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCapture\[226]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Net_1260\[232] = \ARM_ANGLE_ENCODER:bQuadDec:state_2\[370]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:final_enable\[234] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:counter_enable\[235] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\[217]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\[236] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_status\[237]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\[238] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:per_zero\[239]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\[240] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_status\[241]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\[242] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_status\[243]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_4\[244] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:hwCapture\[230]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_5\[245] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:fifo_full\[246]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_6\[247] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:fifo_nempty\[248]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\[250] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:per_FF\[251]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow\[252] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:tc_i\[255] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload_tc\[233]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\[257] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_equal\[258]
Removing Rhs of wire \ARM_ANGLE_ENCODER:Net_1264\[261] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_reg_i\[260]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:dp_dir\[265] = \ARM_ANGLE_ENCODER:Net_1251\[202]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cs_addr_2\[266] = \ARM_ANGLE_ENCODER:Net_1251\[202]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cs_addr_1\[267] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\[264]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cs_addr_0\[268] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\[231]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Net_1290\[345] = \ARM_ANGLE_ENCODER:Net_1275\[198]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:index_filt\[368] = \ARM_ANGLE_ENCODER:Net_1232\[369]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Net_1232\[369] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire \ARM_ANGLE_ENCODER:bQuadDec:error\[371] = \ARM_ANGLE_ENCODER:bQuadDec:state_3\[372]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_0\[375] = \ARM_ANGLE_ENCODER:Net_530\[376]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_1\[377] = \ARM_ANGLE_ENCODER:Net_611\[378]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_2\[379] = \ARM_ANGLE_ENCODER:Net_1260\[232]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_3\[380] = \ARM_ANGLE_ENCODER:bQuadDec:error\[371]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_4\[381] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_5\[382] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:bQuadDec:status_6\[383] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Net_1229\[388] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Net_1272\[389] = \ARM_ANGLE_ENCODER:Net_1264\[261]
Removing Lhs of wire tmpOE__ENC_A_net_0[392] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__ENC_B_net_0[397] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__BUZZER_net_0[403] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire Net_377[404] = \BUZZER_PWM:Net_96\[584]
Removing Rhs of wire Net_377[404] = \BUZZER_PWM:PWMUDB:pwm_i_reg\[576]
Removing Lhs of wire \LED:clk\[409] = zero[4]
Removing Lhs of wire \LED:rst\[410] = zero[4]
Removing Rhs of wire Net_2776[411] = \LED:control_out_0\[412]
Removing Rhs of wire Net_2776[411] = \LED:control_0\[435]
Removing Rhs of wire Net_2775[413] = \LED:control_out_1\[414]
Removing Rhs of wire Net_2775[413] = \LED:control_1\[434]
Removing Rhs of wire Net_2774[415] = \LED:control_out_2\[416]
Removing Rhs of wire Net_2774[415] = \LED:control_2\[433]
Removing Lhs of wire tmpOE__RED_LED_net_0[437] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__GREEN_LED_net_0[443] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__BLUE_LED_net_0[449] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:ctrl_enable\[473] = \BUZZER_PWM:PWMUDB:control_7\[465]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:hwCapture\[483] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:hwEnable\[484] = \BUZZER_PWM:PWMUDB:control_7\[465]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:trig_out\[488] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:runmode_enable\\R\[490] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:runmode_enable\\S\[491] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_enable\[492] = \BUZZER_PWM:PWMUDB:runmode_enable\[489]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:ltch_kill_reg\\R\[496] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:ltch_kill_reg\\S\[497] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:min_kill_reg\\R\[498] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:min_kill_reg\\S\[499] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_kill\[502] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[506] = \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[746]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[508] = \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[747]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:dith_count_1\\R\[509] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:dith_count_1\\S\[510] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:dith_count_0\\R\[511] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:dith_count_0\\S\[512] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:reset\[515] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:status_6\[516] = zero[4]
Removing Rhs of wire \BUZZER_PWM:PWMUDB:status_5\[517] = \BUZZER_PWM:PWMUDB:final_kill_reg\[531]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:status_4\[518] = zero[4]
Removing Rhs of wire \BUZZER_PWM:PWMUDB:status_3\[519] = \BUZZER_PWM:PWMUDB:fifo_full\[538]
Removing Rhs of wire \BUZZER_PWM:PWMUDB:status_1\[521] = \BUZZER_PWM:PWMUDB:cmp2_status_reg\[530]
Removing Rhs of wire \BUZZER_PWM:PWMUDB:status_0\[522] = \BUZZER_PWM:PWMUDB:cmp1_status_reg\[529]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp2_status\[527] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp2\[528] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp1_status_reg\\R\[532] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp1_status_reg\\S\[533] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp2_status_reg\\R\[534] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp2_status_reg\\S\[535] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_kill_reg\\R\[536] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_kill_reg\\S\[537] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cs_addr_2\[539] = \BUZZER_PWM:PWMUDB:tc_i\[494]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cs_addr_1\[540] = \BUZZER_PWM:PWMUDB:runmode_enable\[489]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cs_addr_0\[541] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:compare1\[574] = \BUZZER_PWM:PWMUDB:cmp1_less\[545]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm1_i\[579] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm2_i\[581] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm_temp\[587] = \BUZZER_PWM:PWMUDB:cmp1\[525]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[628] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[629] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[630] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[631] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[632] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[633] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[634] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[635] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[636] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[637] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[638] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[639] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[640] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[641] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[642] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[643] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[644] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[645] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[646] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[647] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[648] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[649] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[650] = \BUZZER_PWM:PWMUDB:MODIN3_1\[651]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODIN3_1\[651] = \BUZZER_PWM:PWMUDB:dith_count_1\[505]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[652] = \BUZZER_PWM:PWMUDB:MODIN3_0\[653]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODIN3_0\[653] = \BUZZER_PWM:PWMUDB:dith_count_0\[507]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[785] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[786] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__SELECT_BTN_net_0[793] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire Net_1407[802] = zero[4]
Removing Lhs of wire \UI_TIMER:Net_260\[804] = zero[4]
Removing Lhs of wire \UI_TIMER:Net_266\[805] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire Net_1413[810] = \UI_TIMER:Net_51\[806]
Removing Lhs of wire \UI_TIMER:Net_102\[811] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_enable\[836] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \ACC_ADC:cmp_vv_vv_MODGEN_1\[838] = \ACC_ADC:MODULE_1:g1:a0:xeq\[1175]
Removing Rhs of wire \ACC_ADC:clock\[839] = \ACC_ADC:Net_3874\[1075]
Removing Rhs of wire \ACC_ADC:ch_addr_5\[841] = \ACC_ADC:bSAR_SEQ:count_5\[1042]
Removing Rhs of wire \ACC_ADC:ch_addr_4\[843] = \ACC_ADC:bSAR_SEQ:count_4\[1043]
Removing Rhs of wire \ACC_ADC:ch_addr_3\[845] = \ACC_ADC:bSAR_SEQ:count_3\[1044]
Removing Rhs of wire \ACC_ADC:ch_addr_2\[847] = \ACC_ADC:bSAR_SEQ:count_2\[1045]
Removing Rhs of wire \ACC_ADC:ch_addr_1\[849] = \ACC_ADC:bSAR_SEQ:count_1\[1046]
Removing Rhs of wire \ACC_ADC:ch_addr_0\[851] = \ACC_ADC:bSAR_SEQ:count_0\[1047]
Removing Lhs of wire \ACC_ADC:SAR:vp_ctl_0\[981] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vp_ctl_2\[982] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vn_ctl_1\[983] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vn_ctl_3\[984] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vp_ctl_1\[985] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vp_ctl_3\[986] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vn_ctl_0\[987] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:vn_ctl_2\[988] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:Net_188\[989] = \ACC_ADC:clock\[839]
Removing Lhs of wire \ACC_ADC:SAR:soc\[995] = zero[4]
Removing Lhs of wire \ACC_ADC:SAR:tmpOE__Bypass_net_0\[1014] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire \ACC_ADC:bSAR_SEQ:enable\[1032] = \ACC_ADC:bSAR_SEQ:control_0\[1033]
Removing Rhs of wire \ACC_ADC:bSAR_SEQ:load_period\[1034] = \ACC_ADC:bSAR_SEQ:control_1\[1035]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_7\[1048] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_6\[1049] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_5\[1050] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_4\[1051] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_3\[1052] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_2\[1053] = zero[4]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:status_1\[1054] = zero[4]
Removing Rhs of wire \ACC_ADC:bSAR_SEQ:status_0\[1055] = \ACC_ADC:bSAR_SEQ:nrq_edge_detect_reg\[1056]
Removing Rhs of wire Net_1398[1063] = \ACC_ADC:bSAR_SEQ:status_0\[1055]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_5\[1086] = \ACC_ADC:MODIN1_5\[1087]
Removing Lhs of wire \ACC_ADC:MODIN1_5\[1087] = \ACC_ADC:ch_addr_5\[841]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_4\[1088] = \ACC_ADC:MODIN1_4\[1089]
Removing Lhs of wire \ACC_ADC:MODIN1_4\[1089] = \ACC_ADC:ch_addr_4\[843]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_3\[1090] = \ACC_ADC:MODIN1_3\[1091]
Removing Lhs of wire \ACC_ADC:MODIN1_3\[1091] = \ACC_ADC:ch_addr_3\[845]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_2\[1092] = \ACC_ADC:MODIN1_2\[1093]
Removing Lhs of wire \ACC_ADC:MODIN1_2\[1093] = \ACC_ADC:ch_addr_2\[847]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_1\[1094] = \ACC_ADC:MODIN1_1\[1095]
Removing Lhs of wire \ACC_ADC:MODIN1_1\[1095] = \ACC_ADC:ch_addr_1\[849]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newa_0\[1096] = \ACC_ADC:MODIN1_0\[1097]
Removing Lhs of wire \ACC_ADC:MODIN1_0\[1097] = \ACC_ADC:ch_addr_0\[851]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_5\[1098] = \ACC_ADC:MODIN2_5\[1099]
Removing Lhs of wire \ACC_ADC:MODIN2_5\[1099] = \ACC_ADC:AMuxHw_2_Decoder_old_id_5\[840]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_4\[1100] = \ACC_ADC:MODIN2_4\[1101]
Removing Lhs of wire \ACC_ADC:MODIN2_4\[1101] = \ACC_ADC:AMuxHw_2_Decoder_old_id_4\[842]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_3\[1102] = \ACC_ADC:MODIN2_3\[1103]
Removing Lhs of wire \ACC_ADC:MODIN2_3\[1103] = \ACC_ADC:AMuxHw_2_Decoder_old_id_3\[844]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_2\[1104] = \ACC_ADC:MODIN2_2\[1105]
Removing Lhs of wire \ACC_ADC:MODIN2_2\[1105] = \ACC_ADC:AMuxHw_2_Decoder_old_id_2\[846]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_1\[1106] = \ACC_ADC:MODIN2_1\[1107]
Removing Lhs of wire \ACC_ADC:MODIN2_1\[1107] = \ACC_ADC:AMuxHw_2_Decoder_old_id_1\[848]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:newb_0\[1108] = \ACC_ADC:MODIN2_0\[1109]
Removing Lhs of wire \ACC_ADC:MODIN2_0\[1109] = \ACC_ADC:AMuxHw_2_Decoder_old_id_0\[850]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_5\[1110] = \ACC_ADC:ch_addr_5\[841]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_4\[1111] = \ACC_ADC:ch_addr_4\[843]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_3\[1112] = \ACC_ADC:ch_addr_3\[845]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_2\[1113] = \ACC_ADC:ch_addr_2\[847]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_1\[1114] = \ACC_ADC:ch_addr_1\[849]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:dataa_0\[1115] = \ACC_ADC:ch_addr_0\[851]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_5\[1116] = \ACC_ADC:AMuxHw_2_Decoder_old_id_5\[840]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_4\[1117] = \ACC_ADC:AMuxHw_2_Decoder_old_id_4\[842]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_3\[1118] = \ACC_ADC:AMuxHw_2_Decoder_old_id_3\[844]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_2\[1119] = \ACC_ADC:AMuxHw_2_Decoder_old_id_2\[846]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_1\[1120] = \ACC_ADC:AMuxHw_2_Decoder_old_id_1\[848]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:datab_0\[1121] = \ACC_ADC:AMuxHw_2_Decoder_old_id_0\[850]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_5\[1122] = \ACC_ADC:ch_addr_5\[841]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_4\[1123] = \ACC_ADC:ch_addr_4\[843]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_3\[1124] = \ACC_ADC:ch_addr_3\[845]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_2\[1125] = \ACC_ADC:ch_addr_2\[847]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_1\[1126] = \ACC_ADC:ch_addr_1\[849]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:a_0\[1127] = \ACC_ADC:ch_addr_0\[851]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_5\[1128] = \ACC_ADC:AMuxHw_2_Decoder_old_id_5\[840]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_4\[1129] = \ACC_ADC:AMuxHw_2_Decoder_old_id_4\[842]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_3\[1130] = \ACC_ADC:AMuxHw_2_Decoder_old_id_3\[844]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_2\[1131] = \ACC_ADC:AMuxHw_2_Decoder_old_id_2\[846]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_1\[1132] = \ACC_ADC:AMuxHw_2_Decoder_old_id_1\[848]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:b_0\[1133] = \ACC_ADC:AMuxHw_2_Decoder_old_id_0\[850]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[1140] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_0\[1141] = \ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1139]
Removing Lhs of wire \ACC_ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[1147] = \ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_5\[1146]
Removing Rhs of wire \ACC_ADC:MODULE_1:g1:a0:xeq\[1175] = \ACC_ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[1148]
Removing Lhs of wire \Timer_Reset:clk\[1188] = Net_2952[1187]
Removing Lhs of wire \Timer_Reset:rst\[1189] = zero[4]
Removing Rhs of wire Net_2954[1190] = \Timer_Reset:control_out_0\[1191]
Removing Rhs of wire Net_2954[1190] = \Timer_Reset:control_0\[1214]
Removing Rhs of wire Net_3012[1218] = \RECORDING_TIMER:Net_53\[1219]
Removing Rhs of wire Net_3012[1218] = \RECORDING_TIMER:TimerUDB:tc_reg_i\[1251]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:ctrl_enable\[1233] = \RECORDING_TIMER:TimerUDB:control_7\[1225]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:ctrl_cmode_1\[1235] = zero[4]
Removing Rhs of wire \RECORDING_TIMER:TimerUDB:timer_enable\[1244] = \RECORDING_TIMER:TimerUDB:runmode_enable\[1256]
Removing Rhs of wire \RECORDING_TIMER:TimerUDB:run_mode\[1245] = \RECORDING_TIMER:TimerUDB:hwEnable_reg\[1246]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:trigger_enable\[1248] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:tc_i\[1250] = \RECORDING_TIMER:TimerUDB:status_tc\[1247]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:hwEnable\[1252] = \RECORDING_TIMER:TimerUDB:control_7\[1225]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:capt_fifo_load_int\[1255] = \RECORDING_TIMER:TimerUDB:capt_fifo_load\[1243]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:status_6\[1259] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:status_5\[1260] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:status_4\[1261] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:status_0\[1262] = \RECORDING_TIMER:TimerUDB:status_tc\[1247]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:status_1\[1263] = \RECORDING_TIMER:TimerUDB:capt_fifo_load\[1243]
Removing Rhs of wire \RECORDING_TIMER:TimerUDB:status_2\[1264] = \RECORDING_TIMER:TimerUDB:fifo_full\[1265]
Removing Rhs of wire \RECORDING_TIMER:TimerUDB:status_3\[1266] = \RECORDING_TIMER:TimerUDB:fifo_nempty\[1267]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:cs_addr_2\[1269] = Net_2954[1190]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:cs_addr_1\[1270] = \RECORDING_TIMER:TimerUDB:trig_reg\[1258]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:cs_addr_0\[1271] = \RECORDING_TIMER:TimerUDB:per_zero\[1249]
Removing Rhs of wire \DVDAC:Net_12\[1406] = \DVDAC:Net_21\[1415]
Removing Lhs of wire \DVDAC:VDAC8:Net_83\[1409] = zero[4]
Removing Lhs of wire \DVDAC:VDAC8:Net_81\[1410] = zero[4]
Removing Lhs of wire \DVDAC:VDAC8:Net_82\[1411] = zero[4]
Removing Lhs of wire tmpOE__SDA_net_0[1419] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire tmpOE__SCL_net_0[1425] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Rhs of wire \I2C_Module:sda_x_wire\[1430] = \I2C_Module:Net_643_1\[1431]
Removing Rhs of wire \I2C_Module:Net_697\[1433] = \I2C_Module:Net_643_2\[1439]
Removing Rhs of wire \I2C_Module:Net_1109_0\[1436] = \I2C_Module:scl_yfb\[1449]
Removing Rhs of wire \I2C_Module:Net_1109_1\[1437] = \I2C_Module:sda_yfb\[1450]
Removing Lhs of wire \I2C_Module:scl_x_wire\[1440] = \I2C_Module:Net_643_0\[1438]
Removing Lhs of wire \I2C_Module:Net_969\[1441] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \I2C_Module:Net_968\[1442] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \I2C_Module:tmpOE__Bufoe_scl_net_0\[1452] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \I2C_Module:tmpOE__Bufoe_sda_net_0\[1454] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:so_send_reg\\D\[1460] = zero[4]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:mosi_reg\\D\[1467] = \SD_CARD:SPI0:BSPIM:mosi_pre_reg\[53]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:dpcounter_one_reg\\D\[1469] = \SD_CARD:SPI0:BSPIM:load_rx_data\[29]
Removing Lhs of wire \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\\D\[1470] = \SD_CARD:SPI0:BSPIM:mosi_from_dp\[43]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCapture\\D\[1475] = zero[4]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\\D\[1476] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\[250]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\\D\[1477] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:tc_reg_i\\D\[1478] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload_tc\[233]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\\D\[1479] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1480] = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\\D\[1481] = \ARM_ANGLE_ENCODER:Net_1203\[263]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:min_kill_reg\\D\[1491] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:prevCapture\\D\[1492] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:trig_last\\D\[1493] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:ltch_kill_reg\\D\[1496] = tmpOE__ACC_Z_PIN_net_0[3]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:prevCompare1\\D\[1499] = \BUZZER_PWM:PWMUDB:cmp1\[525]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp1_status_reg\\D\[1500] = \BUZZER_PWM:PWMUDB:cmp1_status\[526]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:cmp2_status_reg\\D\[1501] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm_i_reg\\D\[1503] = \BUZZER_PWM:PWMUDB:pwm_i\[577]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm1_i_reg\\D\[1504] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:pwm2_i_reg\\D\[1505] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:tc_i_reg\\D\[1506] = \BUZZER_PWM:PWMUDB:status_2\[520]
Removing Lhs of wire \Debouncer_UP:DEBOUNCER[0]:d_sync_0\\D\[1508] = Net_1439[192]
Removing Lhs of wire \Debouncer_UP:DEBOUNCER[0]:d_sync_1\\D\[1509] = \Debouncer_UP:DEBOUNCER[0]:d_sync_0\[816]
Removing Lhs of wire Net_2222D[1510] = zero[4]
Removing Lhs of wire Net_2223D[1511] = zero[4]
Removing Lhs of wire \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\\D\[1512] = Net_1555[162]
Removing Lhs of wire \Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\\D\[1513] = \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\[824]
Removing Lhs of wire Net_2217D[1514] = zero[4]
Removing Lhs of wire Net_2218D[1515] = zero[4]
Removing Lhs of wire \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\\D\[1516] = Net_1768[794]
Removing Lhs of wire \Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\\D\[1517] = \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\[831]
Removing Lhs of wire Net_2213D[1518] = zero[4]
Removing Lhs of wire Net_2214D[1519] = zero[4]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_5\\D\[1520] = \ACC_ADC:ch_addr_5\[841]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_4\\D\[1521] = \ACC_ADC:ch_addr_4\[843]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_3\\D\[1522] = \ACC_ADC:ch_addr_3\[845]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_2\\D\[1523] = \ACC_ADC:ch_addr_2\[847]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_1\\D\[1524] = \ACC_ADC:ch_addr_1\[849]
Removing Lhs of wire \ACC_ADC:AMuxHw_2_Decoder_old_id_0\\D\[1525] = \ACC_ADC:ch_addr_0\[851]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[1590] = \ACC_ADC:bSAR_SEQ:nrq_edge_detect\[1062]
Removing Lhs of wire \ACC_ADC:bSAR_SEQ:nrq_reg\\D\[1592] = \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\[1059]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:capture_last\\D\[1593] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:hwEnable_reg\\D\[1594] = \RECORDING_TIMER:TimerUDB:control_7\[1225]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:tc_reg_i\\D\[1595] = \RECORDING_TIMER:TimerUDB:status_tc\[1247]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:capture_out_reg_i\\D\[1596] = \RECORDING_TIMER:TimerUDB:capt_fifo_load\[1243]

------------------------------------------------------
Aliased 0 equations, 335 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ACC_Z_PIN_net_0' (cost = 0):
tmpOE__ACC_Z_PIN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SD_CARD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD_CARD:SPI0:BSPIM:load_rx_data\ <= ((not \SD_CARD:SPI0:BSPIM:count_4\ and not \SD_CARD:SPI0:BSPIM:count_3\ and not \SD_CARD:SPI0:BSPIM:count_2\ and not \SD_CARD:SPI0:BSPIM:count_1\ and \SD_CARD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:capt_either_edge\ <= (\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload_tc\ <= (\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\
	OR \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:bQuadDec:A_j\' (cost = 1):
\ARM_ANGLE_ENCODER:bQuadDec:A_j\ <= ((\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ and \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ and \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:bQuadDec:A_k\' (cost = 3):
\ARM_ANGLE_ENCODER:bQuadDec:A_k\ <= ((not \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ and not \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ and not \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:bQuadDec:B_j\' (cost = 1):
\ARM_ANGLE_ENCODER:bQuadDec:B_j\ <= ((\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ and \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ and \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:bQuadDec:B_k\' (cost = 3):
\ARM_ANGLE_ENCODER:bQuadDec:B_k\ <= ((not \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ and not \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ and not \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:Net_1151\' (cost = 0):
\ARM_ANGLE_ENCODER:Net_1151\ <= (not \ARM_ANGLE_ENCODER:Net_1251\);

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:Net_1287\' (cost = 0):
\ARM_ANGLE_ENCODER:Net_1287\ <= (not \ARM_ANGLE_ENCODER:Net_1264\);

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:cmp1\' (cost = 0):
\BUZZER_PWM:PWMUDB:cmp1\ <= (\BUZZER_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BUZZER_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \BUZZER_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BUZZER_PWM:PWMUDB:dith_count_1\ and \BUZZER_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\RECORDING_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\RECORDING_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\RECORDING_TIMER:TimerUDB:status_tc\' (cost = 3):
\RECORDING_TIMER:TimerUDB:status_tc\ <= ((\RECORDING_TIMER:TimerUDB:run_mode\ and \RECORDING_TIMER:TimerUDB:per_zero\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ARM_ANGLE_ENCODER:Net_1248\' (cost = 2):
\ARM_ANGLE_ENCODER:Net_1248\ <= ((not \ARM_ANGLE_ENCODER:Net_1264\ and \ARM_ANGLE_ENCODER:Net_1275\));

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \BUZZER_PWM:PWMUDB:dith_count_0\ and \BUZZER_PWM:PWMUDB:dith_count_1\)
	OR (not \BUZZER_PWM:PWMUDB:dith_count_1\ and \BUZZER_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACC_ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\ACC_ADC:MODULE_1:g1:a0:xeq\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \ACC_ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ACC_ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and not \ACC_ADC:ch_addr_0\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and not \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and not \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and not \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and not \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (not \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and not \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\)
	OR (\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ and \ACC_ADC:ch_addr_5\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ and \ACC_ADC:ch_addr_4\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ and \ACC_ADC:ch_addr_3\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ and \ACC_ADC:ch_addr_2\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ and \ACC_ADC:ch_addr_1\ and \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ and \ACC_ADC:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \BUZZER_PWM:PWMUDB:final_capture\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RECORDING_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \BUZZER_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:hwCapture\[230] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_capture\[543] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[756] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[766] = zero[4]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[776] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:capt_fifo_load\[1243] = zero[4]
Removing Lhs of wire \RECORDING_TIMER:TimerUDB:trig_reg\[1258] = \RECORDING_TIMER:TimerUDB:timer_enable\[1244]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:runmode_enable\\D\[1494] = \BUZZER_PWM:PWMUDB:control_7\[465]
Removing Lhs of wire \BUZZER_PWM:PWMUDB:final_kill_reg\\D\[1502] = zero[4]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj" -dcpsoc3 STS_Firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.134ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 30 May 2020 17:16:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\STS\Firmware\STS_Firmware\STS_Firmware.cydsn\STS_Firmware.cyprj -d CY8C5888LTI-LP097 STS_Firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BUZZER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ACC_ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ACC_ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ACC_ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ACC_ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ACC_ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ACC_ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \SD_CARD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_2222 from registered to combinatorial
    Converted constant MacroCell: Net_2223 from registered to combinatorial
    Converted constant MacroCell: Net_2217 from registered to combinatorial
    Converted constant MacroCell: Net_2218 from registered to combinatorial
    Converted constant MacroCell: Net_2213 from registered to combinatorial
    Converted constant MacroCell: Net_2214 from registered to combinatorial
    Converted constant MacroCell: \RECORDING_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \RECORDING_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock ACC_ADC_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock DVDAC_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock I2C_Module_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_CARD_Clock_1'. Fanout=1, Signal=\SD_CARD:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'ACC_ADC_IntClock'. Fanout=73, Signal=\ACC_ADC:clock\
    Digital Clock 2: Automatic-assigning  clock 'TIMER_CLK'. Fanout=3, Signal=Net_2952
    Digital Clock 3: Automatic-assigning  clock 'DVDAC_IntClock'. Fanout=2, Signal=\DVDAC:Net_12\
    Digital Clock 4: Automatic-assigning  clock 'ENC_CLK'. Fanout=3, Signal=Net_107
    Digital Clock 5: Automatic-assigning  clock 'BUZZER_CLK'. Fanout=1, Signal=Net_326
    Digital Clock 6: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_1405
    Digital Clock 7: Automatic-assigning  clock 'BTN_CLK'. Fanout=3, Signal=Net_1440
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SD_CARD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_CARD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_CARD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ENC_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ENC_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ENC_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ENC_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ARM_ANGLE_ENCODER:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: ENC_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ENC_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BUZZER_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUZZER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUZZER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_UP:ClkSync\: with output requested to be synchronous
        ClockIn: BTN_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BTN_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_DOWN:ClkSync\: with output requested to be synchronous
        ClockIn: BTN_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BTN_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_SELECT:ClkSync\: with output requested to be synchronous
        ClockIn: BTN_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BTN_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ACC_ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ACC_ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ACC_ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ACC_ADC_IntClock, EnableOut: \ACC_ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ACC_ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ACC_ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ACC_ADC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RECORDING_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: TIMER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TIMER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RECORDING_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: TIMER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TIMER_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ARM_ANGLE_ENCODER:Net_1264\, Duplicate of \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ACC_Z_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACC_Z_PIN(0)__PA ,
            analog_term => Net_3035 ,
            pad => ACC_Z_PIN(0)_PAD ,
            pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = ACC_Y_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACC_Y_PIN(0)__PA ,
            analog_term => Net_3033 ,
            pad => ACC_Y_PIN(0)_PAD ,
            pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = ACC_X_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACC_X_PIN(0)__PA ,
            analog_term => Net_3032 ,
            pad => ACC_X_PIN(0)_PAD ,
            pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = \SD_CARD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD_CARD:mosi0(0)\__PA ,
            pin_input => \SD_CARD:Net_10\ ,
            pad => \SD_CARD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD_CARD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD_CARD:miso0(0)\__PA ,
            fb => \SD_CARD:Net_16\ ,
            pad => \SD_CARD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD_CARD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD_CARD:sclk0(0)\__PA ,
            pin_input => \SD_CARD:Net_22\ ,
            pad => \SD_CARD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD_CARD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD_CARD:SPI0_CS(0)\__PA ,
            pad => \SD_CARD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DAC_CAP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC_CAP(0)__PA ,
            analog_term => Net_3127 ,
            pad => DAC_CAP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOWN_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOWN_BTN(0)__PA ,
            fb => Net_1555 ,
            pad => DOWN_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = UP_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UP_BTN(0)__PA ,
            fb => Net_1439 ,
            pad => UP_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_A(0)__PA ,
            fb => Net_104 ,
            pad => ENC_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_B(0)__PA ,
            fb => Net_105 ,
            pad => ENC_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            pin_input => Net_377 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pin_input => Net_2776 ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_LED(0)__PA ,
            pin_input => Net_2775 ,
            pad => GREEN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE_LED(0)__PA ,
            pin_input => Net_2774 ,
            pad => BLUE_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SELECT_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SELECT_BTN(0)__PA ,
            fb => Net_1768 ,
            pad => SELECT_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ACC_ADC:SAR:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ACC_ADC:SAR:Bypass(0)\__PA ,
            analog_term => \ACC_ADC:SAR:Net_210\ ,
            pad => \ACC_ADC:SAR:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_Module:Net_1109_1\ ,
            pin_input => \I2C_Module:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_Module:Net_1109_0\ ,
            pin_input => \I2C_Module:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_4\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_3\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_2\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_1\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD_CARD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD_CARD:Net_10\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\ * \SD_CARD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD_CARD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\ * 
              \ARM_ANGLE_ENCODER:Net_1203\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1275\ * \ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Net_530\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1275\ * !\ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Net_611\ (fanout=1)

    MacroCell: Name=\BUZZER_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:runmode_enable\ * \BUZZER_PWM:PWMUDB:tc_i\
        );
        Output = \BUZZER_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * \ACC_ADC:ch_addr_5\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * \ACC_ADC:ch_addr_4\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * \ACC_ADC:ch_addr_3\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * \ACC_ADC:ch_addr_2\
            + \ACC_ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ACC_ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3031 * !\ACC_ADC:bSAR_SEQ:load_period\
        );
        Output = \ACC_ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\RECORDING_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
        );
        Output = \RECORDING_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * \ARM_ANGLE_ENCODER:Net_1203\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1203_split\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              \SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              \SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:ld_ident\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * \SD_CARD:SPI0:BSPIM:count_2\ * 
              \SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:tx_status_1\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:tx_status_1\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD_CARD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:Net_1\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:Net_1\
        );
        Output = \SD_CARD:Net_1\ (fanout=2)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\
            + !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
        );
        Output = \SD_CARD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * \SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:ld_ident\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * \SD_CARD:SPI0:BSPIM:cnt_enable\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * \SD_CARD:SPI0:BSPIM:cnt_enable\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD_CARD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD_CARD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:Net_22\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:Net_22\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + \ARM_ANGLE_ENCODER:Net_1251_split\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1251\ (fanout=6)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1275\ (fanout=2)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * !\ACC_ADC:ch_addr_5\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * !\ACC_ADC:ch_addr_4\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * !\ACC_ADC:ch_addr_3\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * !\ACC_ADC:ch_addr_2\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * \ACC_ADC:ch_addr_1\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * !\ACC_ADC:ch_addr_1\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\ * \ACC_ADC:ch_addr_0\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ * !\ACC_ADC:ch_addr_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1203\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1203_split\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1203\ (fanout=3)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1260\ (fanout=10)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=Net_2224, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_UP:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_UP:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2224 (fanout=1)

    MacroCell: Name=Net_2219, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2219 (fanout=1)

    MacroCell: Name=\BUZZER_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:control_7\
        );
        Output = \BUZZER_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\BUZZER_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = \BUZZER_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BUZZER_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BUZZER_PWM:PWMUDB:prevCompare1\ * 
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = \BUZZER_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1251_split\ (fanout=1)

    MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:ld_ident\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_from_dp\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_377, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:runmode_enable\ * 
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_377 (fanout=1)

    MacroCell: Name=Net_2215, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2215 (fanout=1)

    MacroCell: Name=\Debouncer_UP:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1439
        );
        Output = \Debouncer_UP:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_UP:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_UP:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_UP:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1555
        );
        Output = \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1768
        );
        Output = \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_5\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_4\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_3\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_2\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_1\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_1398, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ACC_ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1398 (fanout=4)

    MacroCell: Name=\ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1398
            + \ACC_ADC:Net_3935\
        );
        Output = \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ACC_ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ACC_ADC:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\RECORDING_TIMER:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:control_7\
        );
        Output = \RECORDING_TIMER:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_3012, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
        );
        Output = Net_3012 (fanout=1)

    MacroCell: Name=\RECORDING_TIMER:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:timer_enable\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:run_mode\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:per_zero\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
        );
        Output = \RECORDING_TIMER:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\RECORDING_TIMER:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2954 * \RECORDING_TIMER:TimerUDB:timer_enable\ * 
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:trig_disable\
        );
        Output = \RECORDING_TIMER:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD_CARD:Net_19\ ,
            cs_addr_2 => \SD_CARD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD_CARD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD_CARD:SPI0:BSPIM:state_0\ ,
            route_si => \SD_CARD:Net_16\ ,
            f1_load => \SD_CARD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD_CARD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD_CARD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD_CARD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD_CARD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD_CARD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_107 ,
            cs_addr_2 => \ARM_ANGLE_ENCODER:Net_1251\ ,
            cs_addr_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ ,
            chain_out => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_107 ,
            cs_addr_2 => \ARM_ANGLE_ENCODER:Net_1251\ ,
            cs_addr_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ ,
            z0_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_5\ ,
            chain_in => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\BUZZER_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_326 ,
            cs_addr_2 => \BUZZER_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \BUZZER_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \BUZZER_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \BUZZER_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BUZZER_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_2952 ,
            cs_addr_2 => Net_2954 ,
            cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
            cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
            chain_out => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_2952 ,
            cs_addr_2 => Net_2954 ,
            cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
            cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
            chain_in => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_2952 ,
            cs_addr_2 => Net_2954 ,
            cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
            cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \RECORDING_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RECORDING_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RECORDING_TIMER:TimerUDB:status_2\ ,
            chain_in => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ACC_ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ACC_ADC:clock\ ,
            status_0 => Net_1398 ,
            clk_en => \ACC_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SD_CARD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD_CARD:Net_19\ ,
            status_4 => \SD_CARD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD_CARD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD_CARD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD_CARD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD_CARD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_CARD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD_CARD:Net_19\ ,
            status_6 => \SD_CARD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD_CARD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD_CARD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \ARM_ANGLE_ENCODER:Net_1260\ ,
            clock => Net_107 ,
            status_6 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_6\ ,
            status_5 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_5\ ,
            status_3 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\ ,
            status_2 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\ ,
            status_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ ,
            status_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ARM_ANGLE_ENCODER:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_107 ,
            status_3 => \ARM_ANGLE_ENCODER:bQuadDec:error\ ,
            status_2 => \ARM_ANGLE_ENCODER:Net_1260\ ,
            status_1 => \ARM_ANGLE_ENCODER:Net_611\ ,
            status_0 => \ARM_ANGLE_ENCODER:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BUZZER_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_326 ,
            status_3 => \BUZZER_PWM:PWMUDB:status_3\ ,
            status_2 => \BUZZER_PWM:PWMUDB:status_2\ ,
            status_0 => \BUZZER_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RECORDING_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2954 ,
            clock => Net_2952 ,
            status_3 => \RECORDING_TIMER:TimerUDB:status_3\ ,
            status_2 => \RECORDING_TIMER:TimerUDB:status_2\ ,
            status_0 => \RECORDING_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C_Module:Net_1109_1\ ,
            out => \I2C_Module:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\ACC_ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ACC_ADC:nrq\ ,
            out => \ACC_ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C_Module:Net_1109_0\ ,
            out => \I2C_Module:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_107 ,
            control_7 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\ ,
            control_6 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_6\ ,
            control_5 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_5\ ,
            control_4 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_4\ ,
            control_3 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_3\ ,
            control_2 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_2\ ,
            control_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_1\ ,
            control_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED:control_7\ ,
            control_6 => \LED:control_6\ ,
            control_5 => \LED:control_5\ ,
            control_4 => \LED:control_4\ ,
            control_3 => \LED:control_3\ ,
            control_2 => Net_2774 ,
            control_1 => Net_2775 ,
            control_0 => Net_2776 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BUZZER_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_326 ,
            control_7 => \BUZZER_PWM:PWMUDB:control_7\ ,
            control_6 => \BUZZER_PWM:PWMUDB:control_6\ ,
            control_5 => \BUZZER_PWM:PWMUDB:control_5\ ,
            control_4 => \BUZZER_PWM:PWMUDB:control_4\ ,
            control_3 => \BUZZER_PWM:PWMUDB:control_3\ ,
            control_2 => \BUZZER_PWM:PWMUDB:control_2\ ,
            control_1 => \BUZZER_PWM:PWMUDB:control_1\ ,
            control_0 => \BUZZER_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ACC_ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ACC_ADC:clock\ ,
            control_7 => \ACC_ADC:bSAR_SEQ:control_7\ ,
            control_6 => \ACC_ADC:bSAR_SEQ:control_6\ ,
            control_5 => \ACC_ADC:bSAR_SEQ:control_5\ ,
            control_4 => \ACC_ADC:bSAR_SEQ:control_4\ ,
            control_3 => \ACC_ADC:bSAR_SEQ:control_3\ ,
            control_2 => \ACC_ADC:bSAR_SEQ:control_2\ ,
            control_1 => \ACC_ADC:bSAR_SEQ:load_period\ ,
            control_0 => \ACC_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Reset:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_2952 ,
            control_7 => \Timer_Reset:control_7\ ,
            control_6 => \Timer_Reset:control_6\ ,
            control_5 => \Timer_Reset:control_5\ ,
            control_4 => \Timer_Reset:control_4\ ,
            control_3 => \Timer_Reset:control_3\ ,
            control_2 => \Timer_Reset:control_2\ ,
            control_1 => \Timer_Reset:control_1\ ,
            control_0 => Net_2954 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RECORDING_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2952 ,
            control_7 => \RECORDING_TIMER:TimerUDB:control_7\ ,
            control_6 => \RECORDING_TIMER:TimerUDB:control_6\ ,
            control_5 => \RECORDING_TIMER:TimerUDB:control_5\ ,
            control_4 => \RECORDING_TIMER:TimerUDB:control_4\ ,
            control_3 => \RECORDING_TIMER:TimerUDB:control_3\ ,
            control_2 => \RECORDING_TIMER:TimerUDB:control_2\ ,
            control_1 => \RECORDING_TIMER:TimerUDB:control_1\ ,
            control_0 => \RECORDING_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SD_CARD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD_CARD:Net_19\ ,
            enable => \SD_CARD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD_CARD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD_CARD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD_CARD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD_CARD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD_CARD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD_CARD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD_CARD:SPI0:BSPIM:count_0\ ,
            tc => \SD_CARD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ACC_ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ACC_ADC:clock\ ,
            load => \ACC_ADC:bSAR_SEQ:load_period\ ,
            enable => \ACC_ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ACC_ADC:bSAR_SEQ:count_6\ ,
            count_5 => \ACC_ADC:ch_addr_5\ ,
            count_4 => \ACC_ADC:ch_addr_4\ ,
            count_3 => \ACC_ADC:ch_addr_3\ ,
            count_2 => \ACC_ADC:ch_addr_2\ ,
            count_1 => \ACC_ADC:ch_addr_1\ ,
            count_0 => \ACC_ADC:ch_addr_0\ ,
            tc => \ACC_ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ACC_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ACC_ADC:TempBuf\
        PORT MAP (
            dmareq => \ACC_ADC:Net_3830\ ,
            termin => zero ,
            termout => \ACC_ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ACC_ADC:FinalBuf\
        PORT MAP (
            dmareq => \ACC_ADC:Net_3698\ ,
            termin => zero ,
            termout => \ACC_ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ADC_DMA
        PORT MAP (
            dmareq => Net_1398 ,
            termin => zero ,
            termout => Net_3132 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SWITCH_BUFFER_ISR
        PORT MAP (
            interrupt => Net_3132 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UP_CLICK_ISR
        PORT MAP (
            interrupt => Net_2224 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DOWN_CLICK_ISR
        PORT MAP (
            interrupt => Net_2219 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SELECT_CLICK_ISR
        PORT MAP (
            interrupt => Net_2215 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UPDATE_UI_ISR
        PORT MAP (
            interrupt => Net_1413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ACC_ADC:IRQ\
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =RECORD_COMPLETE
        PORT MAP (
            interrupt => Net_3012 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Module:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  142 :   50 :  192 : 73.96 %
  Unique P-terms              :  209 :  175 :  384 : 54.43 %
  Total P-terms               :  222 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.497ms
Tech Mapping phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_3036" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3038" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3040" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3041" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3043" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3045" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3046" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3048" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3050" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3051" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3053" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3055" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3056" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3058" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3060" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3061" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3063" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3065" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3066" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3068" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3070" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3071" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3073" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3075" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3076" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3078" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3080" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3081" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3083" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3085" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3086" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3088" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3090" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3091" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3093" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3095" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3096" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3098" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3100" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3101" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3103" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3105" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3106" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3108" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3110" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3111" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3112" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3113" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3114" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3115" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3116" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3117" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3118" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3119" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3120" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3121" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3122" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3123" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3124" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3125" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3126" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : ACC_X_PIN(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ACC_Y_PIN(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : ACC_Z_PIN(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : BLUE_LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : BUZZER(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : DAC_CAP(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DOWN_BTN(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : ENC_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ENC_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : GREEN_LED(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RED_LED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SELECT_BTN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : UP_BTN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ACC_ADC:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \SD_CARD:SPI0_CS(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \SD_CARD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD_CARD:mosi0(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \SD_CARD:sclk0(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ACC_ADC:SAR:ADC_SAR\ (fixed, SAR-VDAC, SAR-ExtVref)
VIDAC[1]@[FFB(VIDAC,1)] : \DVDAC:VDAC8:viDAC8\ (fixed, SAR-VDAC)
Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : ACC_X_PIN(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ACC_Y_PIN(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : ACC_Z_PIN(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : BLUE_LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : BUZZER(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : DAC_CAP(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DOWN_BTN(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : ENC_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ENC_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : GREEN_LED(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RED_LED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SELECT_BTN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : UP_BTN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ACC_ADC:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \SD_CARD:SPI0_CS(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \SD_CARD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD_CARD:mosi0(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \SD_CARD:sclk0(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ACC_ADC:SAR:ADC_SAR\ (fixed, SAR-VDAC, SAR-ExtVref)
VIDAC[1]@[FFB(VIDAC,1)] : \DVDAC:VDAC8:viDAC8\ (fixed, SAR-VDAC)

Analog Placement phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ACC_ADC:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_3032 {
    p15_1
  }
  Net: Net_3033 {
    p3_5
  }
  Net: Net_3035 {
    p3_1
  }
  Net: Net_3036 {
  }
  Net: Net_3038 {
  }
  Net: Net_3040 {
  }
  Net: Net_3041 {
  }
  Net: Net_3043 {
  }
  Net: Net_3045 {
  }
  Net: Net_3046 {
  }
  Net: Net_3048 {
  }
  Net: Net_3050 {
  }
  Net: Net_3051 {
  }
  Net: Net_3053 {
  }
  Net: Net_3055 {
  }
  Net: Net_3056 {
  }
  Net: Net_3058 {
  }
  Net: Net_3060 {
  }
  Net: Net_3061 {
  }
  Net: Net_3063 {
  }
  Net: Net_3065 {
  }
  Net: Net_3066 {
  }
  Net: Net_3068 {
  }
  Net: Net_3070 {
  }
  Net: Net_3071 {
  }
  Net: Net_3073 {
  }
  Net: Net_3075 {
  }
  Net: Net_3076 {
  }
  Net: Net_3078 {
  }
  Net: Net_3080 {
  }
  Net: Net_3081 {
  }
  Net: Net_3083 {
  }
  Net: Net_3085 {
  }
  Net: Net_3086 {
  }
  Net: Net_3088 {
  }
  Net: Net_3090 {
  }
  Net: Net_3091 {
  }
  Net: Net_3093 {
  }
  Net: Net_3095 {
  }
  Net: Net_3096 {
  }
  Net: Net_3098 {
  }
  Net: Net_3100 {
  }
  Net: Net_3101 {
  }
  Net: Net_3103 {
  }
  Net: Net_3105 {
  }
  Net: Net_3106 {
  }
  Net: Net_3108 {
  }
  Net: Net_3110 {
  }
  Net: Net_3111 {
  }
  Net: Net_3112 {
  }
  Net: Net_3113 {
  }
  Net: Net_3114 {
  }
  Net: Net_3115 {
  }
  Net: Net_3116 {
  }
  Net: Net_3117 {
  }
  Net: Net_3118 {
  }
  Net: Net_3119 {
  }
  Net: Net_3120 {
  }
  Net: Net_3121 {
  }
  Net: Net_3122 {
  }
  Net: Net_3123 {
  }
  Net: Net_3124 {
  }
  Net: Net_3125 {
  }
  Net: Net_3126 {
  }
  Net: Net_3127 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p15_2
    p15_2
    sar_1_vref_x_vidac_1_vout
    sar_1_vref
  }
  Net: \ACC_ADC:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ACC_ADC:SAR:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \DVDAC:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ACC_ADC:AMuxHw_2\ {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p15_1
    agr5_x_p3_1
    agr5_x_p3_5
    p15_1
    p3_1
    p3_5
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_3127
  amuxbusr_x_vidac_1_vout                          -> Net_3127
  amuxbusr                                         -> Net_3127
  amuxbusr_x_p15_2                                 -> Net_3127
  p15_2                                            -> Net_3127
  sar_1_vref_x_vidac_1_vout                        -> Net_3127
  sar_1_vref                                       -> Net_3127
  sar_1_vrefhi                                     -> \ACC_ADC:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ACC_ADC:SAR:Net_126\
  sar_1_vminus                                     -> \ACC_ADC:SAR:Net_126\
  p0_2                                             -> \ACC_ADC:SAR:Net_210\
  p0_2_exvref                                      -> \ACC_ADC:SAR:Net_210\
  sar_1_vplus                                      -> \ACC_ADC:Net_2803\
  p15_1                                            -> Net_3032
  p3_5                                             -> Net_3033
  p3_1                                             -> Net_3035
  agr5_x_sar_1_vplus                               -> AmuxNet::\ACC_ADC:AMuxHw_2\
  agr5                                             -> AmuxNet::\ACC_ADC:AMuxHw_2\
  agr5_x_p15_1                                     -> AmuxNet::\ACC_ADC:AMuxHw_2\
  agr5_x_p3_1                                      -> AmuxNet::\ACC_ADC:AMuxHw_2\
  agr5_x_p3_5                                      -> AmuxNet::\ACC_ADC:AMuxHw_2\
}
Mux Info {
  Mux: \ACC_ADC:AMuxHw_2\ {
     Mouth: \ACC_ADC:Net_2803\
     Guts:  AmuxNet::\ACC_ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_3032
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_3033
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_3035
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_3036
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_3038
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_3040
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_3041
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_3043
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_3045
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_3046
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_3048
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_3050
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_3051
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_3053
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_3055
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_3056
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_3058
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_3060
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_3061
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_3063
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_3065
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_3066
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_3068
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_3070
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_3071
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_3073
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_3075
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_3076
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_3078
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_3080
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_3081
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_3083
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_3085
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_3086
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_3088
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_3090
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_3091
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_3093
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_3095
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_3096
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_3098
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_3100
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_3101
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_3103
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_3105
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_3106
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_3108
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_3110
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_3111
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_3112
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_3113
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_3114
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_3115
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_3116
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_3117
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_3118
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_3119
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_3120
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_3121
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_3122
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_3123
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_3124
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_3125
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_3126
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.69
                   Pterms :            4.58
               Macrocells :            2.96
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.75 :       5.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_3012, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
        );
        Output = Net_3012 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RECORDING_TIMER:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:timer_enable\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:run_mode\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:control_7\ * 
              !\RECORDING_TIMER:TimerUDB:per_zero\ * 
              !\RECORDING_TIMER:TimerUDB:trig_disable\
        );
        Output = \RECORDING_TIMER:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RECORDING_TIMER:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2954 * \RECORDING_TIMER:TimerUDB:timer_enable\ * 
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
            + !Net_2954 * \RECORDING_TIMER:TimerUDB:trig_disable\
        );
        Output = \RECORDING_TIMER:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RECORDING_TIMER:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:control_7\
        );
        Output = \RECORDING_TIMER:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RECORDING_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RECORDING_TIMER:TimerUDB:run_mode\ * 
              \RECORDING_TIMER:TimerUDB:per_zero\
        );
        Output = \RECORDING_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_2952 ,
        cs_addr_2 => Net_2954 ,
        cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
        cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \RECORDING_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RECORDING_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RECORDING_TIMER:TimerUDB:status_2\ ,
        chain_in => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RECORDING_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2954 ,
        clock => Net_2952 ,
        status_3 => \RECORDING_TIMER:TimerUDB:status_3\ ,
        status_2 => \RECORDING_TIMER:TimerUDB:status_2\ ,
        status_0 => \RECORDING_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RECORDING_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2952 ,
        control_7 => \RECORDING_TIMER:TimerUDB:control_7\ ,
        control_6 => \RECORDING_TIMER:TimerUDB:control_6\ ,
        control_5 => \RECORDING_TIMER:TimerUDB:control_5\ ,
        control_4 => \RECORDING_TIMER:TimerUDB:control_4\ ,
        control_3 => \RECORDING_TIMER:TimerUDB:control_3\ ,
        control_2 => \RECORDING_TIMER:TimerUDB:control_2\ ,
        control_1 => \RECORDING_TIMER:TimerUDB:control_1\ ,
        control_0 => \RECORDING_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_2952 ,
        cs_addr_2 => Net_2954 ,
        cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
        cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
        chain_in => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\LED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED:control_7\ ,
        control_6 => \LED:control_6\ ,
        control_5 => \LED:control_5\ ,
        control_4 => \LED:control_4\ ,
        control_3 => \LED:control_3\ ,
        control_2 => Net_2774 ,
        control_1 => Net_2775 ,
        control_0 => Net_2776 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BUZZER_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BUZZER_PWM:PWMUDB:prevCompare1\ * 
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = \BUZZER_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BUZZER_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = \BUZZER_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_377, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:runmode_enable\ * 
              \BUZZER_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_377 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BUZZER_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_326) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:control_7\
        );
        Output = \BUZZER_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BUZZER_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER_PWM:PWMUDB:runmode_enable\ * \BUZZER_PWM:PWMUDB:tc_i\
        );
        Output = \BUZZER_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\BUZZER_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_326 ,
        cs_addr_2 => \BUZZER_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \BUZZER_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \BUZZER_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \BUZZER_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BUZZER_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BUZZER_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_326 ,
        status_3 => \BUZZER_PWM:PWMUDB:status_3\ ,
        status_2 => \BUZZER_PWM:PWMUDB:status_2\ ,
        status_0 => \BUZZER_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BUZZER_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_326 ,
        control_7 => \BUZZER_PWM:PWMUDB:control_7\ ,
        control_6 => \BUZZER_PWM:PWMUDB:control_6\ ,
        control_5 => \BUZZER_PWM:PWMUDB:control_5\ ,
        control_4 => \BUZZER_PWM:PWMUDB:control_4\ ,
        control_3 => \BUZZER_PWM:PWMUDB:control_3\ ,
        control_2 => \BUZZER_PWM:PWMUDB:control_2\ ,
        control_1 => \BUZZER_PWM:PWMUDB:control_1\ ,
        control_0 => \BUZZER_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_530\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1275\ * \ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1203\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1203_split\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_611\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1275\ * !\ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\ARM_ANGLE_ENCODER:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_107 ,
        status_3 => \ARM_ANGLE_ENCODER:bQuadDec:error\ ,
        status_2 => \ARM_ANGLE_ENCODER:Net_1260\ ,
        status_1 => \ARM_ANGLE_ENCODER:Net_611\ ,
        status_0 => \ARM_ANGLE_ENCODER:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * \ARM_ANGLE_ENCODER:Net_1203\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_107 ,
        cs_addr_2 => \ARM_ANGLE_ENCODER:Net_1251\ ,
        cs_addr_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ ,
        chain_out => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2224, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_UP:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_UP:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2224 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_UP:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_UP:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_UP:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_UP:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1439
        );
        Output = \Debouncer_UP:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2215, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2215 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_SELECT:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1768
        );
        Output = \Debouncer_SELECT:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RECORDING_TIMER:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_2952 ,
        cs_addr_2 => Net_2954 ,
        cs_addr_1 => \RECORDING_TIMER:TimerUDB:timer_enable\ ,
        cs_addr_0 => \RECORDING_TIMER:TimerUDB:per_zero\ ,
        chain_out => \RECORDING_TIMER:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RECORDING_TIMER:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_Reset:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_2952 ,
        control_7 => \Timer_Reset:control_7\ ,
        control_6 => \Timer_Reset:control_6\ ,
        control_5 => \Timer_Reset:control_5\ ,
        control_4 => \Timer_Reset:control_4\ ,
        control_3 => \Timer_Reset:control_3\ ,
        control_2 => \Timer_Reset:control_2\ ,
        control_1 => \Timer_Reset:control_1\ ,
        control_0 => Net_2954 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2219, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_2219 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_DOWN:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1555
        );
        Output = \Debouncer_DOWN:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:Net_1251\ * !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + \ARM_ANGLE_ENCODER:Net_1251_split\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1275\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\ * 
              \ARM_ANGLE_ENCODER:Net_1203\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Net_1203\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \ARM_ANGLE_ENCODER:Net_1260\ ,
        clock => Net_107 ,
        status_6 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_6\ ,
        status_5 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_5\ ,
        status_3 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\ ,
        status_2 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_2\ ,
        status_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ ,
        status_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_107 ,
        control_7 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_7\ ,
        control_6 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_6\ ,
        control_5 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_5\ ,
        control_4 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_4\ ,
        control_3 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_3\ ,
        control_2 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_2\ ,
        control_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_1\ ,
        control_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ * 
              !\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\
        );
        Output = \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_1\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_107 ,
        cs_addr_2 => \ARM_ANGLE_ENCODER:Net_1251\ ,
        cs_addr_1 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:reload\ ,
        z0_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:status_5\ ,
        chain_in => \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ARM_ANGLE_ENCODER:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * \ACC_ADC:ch_addr_5\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * \ACC_ADC:ch_addr_4\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * \ACC_ADC:ch_addr_3\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * \ACC_ADC:ch_addr_2\
            + \ACC_ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_3\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_4\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_2\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_5\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * !\ACC_ADC:ch_addr_5\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * !\ACC_ADC:ch_addr_4\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * !\ACC_ADC:ch_addr_3\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * !\ACC_ADC:ch_addr_2\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * \ACC_ADC:ch_addr_1\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * !\ACC_ADC:ch_addr_1\
            + !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\ * \ACC_ADC:ch_addr_0\
            + \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ * !\ACC_ADC:ch_addr_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SD_CARD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD_CARD:Net_19\ ,
        status_4 => \SD_CARD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SD_CARD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SD_CARD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SD_CARD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SD_CARD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              \SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:ld_ident\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * \SD_CARD:SPI0:BSPIM:count_2\ * 
              \SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:tx_status_1\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:Net_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:Net_1\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:Net_1\
        );
        Output = \SD_CARD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3031 * !\ACC_ADC:bSAR_SEQ:load_period\
        );
        Output = \ACC_ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

count7cell: Name =\ACC_ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ACC_ADC:clock\ ,
        load => \ACC_ADC:bSAR_SEQ:load_period\ ,
        enable => \ACC_ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ACC_ADC:bSAR_SEQ:count_6\ ,
        count_5 => \ACC_ADC:ch_addr_5\ ,
        count_4 => \ACC_ADC:ch_addr_4\ ,
        count_3 => \ACC_ADC:ch_addr_3\ ,
        count_2 => \ACC_ADC:ch_addr_2\ ,
        count_1 => \ACC_ADC:ch_addr_1\ ,
        count_0 => \ACC_ADC:ch_addr_0\ ,
        tc => \ACC_ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ACC_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:ld_ident\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_from_dp\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_4\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_3\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_2\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD_CARD:SPI0:BSPIM:count_1\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_pre_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ACC_ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ACC_ADC:clock\ ,
        control_7 => \ACC_ADC:bSAR_SEQ:control_7\ ,
        control_6 => \ACC_ADC:bSAR_SEQ:control_6\ ,
        control_5 => \ACC_ADC:bSAR_SEQ:control_5\ ,
        control_4 => \ACC_ADC:bSAR_SEQ:control_4\ ,
        control_3 => \ACC_ADC:bSAR_SEQ:control_3\ ,
        control_2 => \ACC_ADC:bSAR_SEQ:control_2\ ,
        control_1 => \ACC_ADC:bSAR_SEQ:load_period\ ,
        control_0 => \ACC_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:state_1\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              \ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + \ARM_ANGLE_ENCODER:bQuadDec:quad_A_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:quad_B_filt\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:Net_10\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:Net_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD_CARD:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ARM_ANGLE_ENCODER:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_107) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:error\
            + !\ARM_ANGLE_ENCODER:Net_1260\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
            + !\ARM_ANGLE_ENCODER:bQuadDec:error\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_1\ * 
              !\ARM_ANGLE_ENCODER:bQuadDec:state_0\
        );
        Output = \ARM_ANGLE_ENCODER:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD_CARD:Net_19\ ,
        cs_addr_2 => \SD_CARD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SD_CARD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SD_CARD:SPI0:BSPIM:state_0\ ,
        route_si => \SD_CARD:Net_16\ ,
        f1_load => \SD_CARD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SD_CARD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD_CARD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD_CARD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD_CARD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD_CARD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SD_CARD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD_CARD:Net_19\ ,
        enable => \SD_CARD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SD_CARD:SPI0:BSPIM:count_6\ ,
        count_5 => \SD_CARD:SPI0:BSPIM:count_5\ ,
        count_4 => \SD_CARD:SPI0:BSPIM:count_4\ ,
        count_3 => \SD_CARD:SPI0:BSPIM:count_3\ ,
        count_2 => \SD_CARD:SPI0:BSPIM:count_2\ ,
        count_1 => \SD_CARD:SPI0:BSPIM:count_1\ ,
        count_0 => \SD_CARD:SPI0:BSPIM:count_0\ ,
        tc => \SD_CARD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\
            + !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD_CARD:SPI0:BSPIM:state_0\ * 
              \SD_CARD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_CARD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * \SD_CARD:SPI0:BSPIM:cnt_enable\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\ * \SD_CARD:SPI0:BSPIM:cnt_enable\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD_CARD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:ch_addr_1\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SD_CARD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD_CARD:Net_19\ ,
        status_6 => \SD_CARD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SD_CARD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SD_CARD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C_Module:Net_1109_0\ ,
        out => \I2C_Module:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C_Module:Net_1109_1\ ,
        out => \I2C_Module:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\ACC_ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ACC_ADC:nrq\ ,
        out => \ACC_ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1398
            + \ACC_ADC:Net_3935\
        );
        Output = \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1398, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ACC_ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1398 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ACC_ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ACC_ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ACC_ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ACC_ADC:clock\ ,
        status_0 => Net_1398 ,
        clk_en => \ACC_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ACC_ADC:bSAR_SEQ:enable\)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
            + \SD_CARD:SPI0:BSPIM:state_1\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              \SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * 
              !\SD_CARD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * \SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:ld_ident\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:state_0\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:SPI0:BSPIM:tx_status_1\
            + !\SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_0\ * 
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * \SD_CARD:SPI0:BSPIM:count_1\ * 
              !\SD_CARD:SPI0:BSPIM:count_0\ * !\SD_CARD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD_CARD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_1\ * 
              !\SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
            + \SD_CARD:SPI0:BSPIM:state_0\ * !\SD_CARD:SPI0:BSPIM:count_4\ * 
              !\SD_CARD:SPI0:BSPIM:count_3\ * !\SD_CARD:SPI0:BSPIM:count_2\ * 
              !\SD_CARD:SPI0:BSPIM:count_1\ * !\SD_CARD:SPI0:BSPIM:count_0\ * 
              \SD_CARD:SPI0:BSPIM:load_cond\
        );
        Output = \SD_CARD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_CARD:Net_22\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_CARD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_CARD:SPI0:BSPIM:state_2\ * \SD_CARD:SPI0:BSPIM:state_1\ * 
              \SD_CARD:Net_22\
            + \SD_CARD:SPI0:BSPIM:state_2\ * !\SD_CARD:SPI0:BSPIM:state_0\
            + \SD_CARD:SPI0:BSPIM:state_1\ * !\SD_CARD:SPI0:BSPIM:state_0\
        );
        Output = \SD_CARD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_CARD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_CARD:SPI0:BSPIM:count_4\ * !\SD_CARD:SPI0:BSPIM:count_3\ * 
              !\SD_CARD:SPI0:BSPIM:count_2\ * !\SD_CARD:SPI0:BSPIM:count_1\ * 
              \SD_CARD:SPI0:BSPIM:count_0\ * \SD_CARD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD_CARD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACC_ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ACC_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACC_ADC:AMuxHw_2_Decoder_is_active\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ACC_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ACC_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ACC_ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DOWN_CLICK_ISR
        PORT MAP (
            interrupt => Net_2219 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RECORD_COMPLETE
        PORT MAP (
            interrupt => Net_3012 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SELECT_CLICK_ISR
        PORT MAP (
            interrupt => Net_2215 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =SWITCH_BUFFER_ISR
        PORT MAP (
            interrupt => Net_3132 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =UPDATE_UI_ISR
        PORT MAP (
            interrupt => Net_1413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =UP_CLICK_ISR
        PORT MAP (
            interrupt => Net_2224 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\ACC_ADC:IRQ\
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Module:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =ADC_DMA
        PORT MAP (
            dmareq => Net_1398 ,
            termin => zero ,
            termout => Net_3132 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ACC_ADC:FinalBuf\
        PORT MAP (
            dmareq => \ACC_ADC:Net_3698\ ,
            termin => zero ,
            termout => \ACC_ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\ACC_ADC:TempBuf\
        PORT MAP (
            dmareq => \ACC_ADC:Net_3830\ ,
            termin => zero ,
            termout => \ACC_ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SD_CARD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD_CARD:miso0(0)\__PA ,
        fb => \SD_CARD:Net_16\ ,
        pad => \SD_CARD:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SD_CARD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD_CARD:sclk0(0)\__PA ,
        pin_input => \SD_CARD:Net_22\ ,
        pad => \SD_CARD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ACC_ADC:SAR:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ACC_ADC:SAR:Bypass(0)\__PA ,
        analog_term => \ACC_ADC:SAR:Net_210\ ,
        pad => \ACC_ADC:SAR:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD_CARD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD_CARD:mosi0(0)\__PA ,
        pin_input => \SD_CARD:Net_10\ ,
        pad => \SD_CARD:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SD_CARD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD_CARD:SPI0_CS(0)\__PA ,
        pad => \SD_CARD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = BLUE_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE_LED(0)__PA ,
        pin_input => Net_2774 ,
        pad => BLUE_LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GREEN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_LED(0)__PA ,
        pin_input => Net_2775 ,
        pad => GREEN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pin_input => Net_2776 ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DOWN_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOWN_BTN(0)__PA ,
        fb => Net_1555 ,
        pad => DOWN_BTN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UP_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UP_BTN(0)__PA ,
        fb => Net_1439 ,
        pad => UP_BTN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        pin_input => Net_377 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SELECT_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SELECT_BTN(0)__PA ,
        fb => Net_1768 ,
        pad => SELECT_BTN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACC_Z_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACC_Z_PIN(0)__PA ,
        analog_term => Net_3035 ,
        pad => ACC_Z_PIN(0)_PAD ,
        pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ACC_Y_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACC_Y_PIN(0)__PA ,
        analog_term => Net_3033 ,
        pad => ACC_Y_PIN(0)_PAD ,
        pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_Module:Net_1109_0\ ,
        pin_input => \I2C_Module:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_Module:Net_1109_1\ ,
        pin_input => \I2C_Module:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = ENC_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_B(0)__PA ,
        fb => Net_105 ,
        pad => ENC_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACC_X_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACC_X_PIN(0)__PA ,
        analog_term => Net_3032 ,
        pad => ACC_X_PIN(0)_PAD ,
        pin_input => \ACC_ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DAC_CAP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC_CAP(0)__PA ,
        analog_term => Net_3127 ,
        pad => DAC_CAP(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENC_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_A(0)__PA ,
        fb => Net_104 ,
        pad => ENC_A(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SD_CARD:Net_19\ ,
            dclk_0 => \SD_CARD:Net_19_local\ ,
            dclk_glb_1 => \ACC_ADC:clock\ ,
            dclk_1 => \ACC_ADC:clock_local\ ,
            dclk_glb_2 => Net_2952 ,
            dclk_2 => Net_2952_local ,
            dclk_glb_3 => \DVDAC:Net_12\ ,
            dclk_3 => \DVDAC:Net_12_local\ ,
            dclk_glb_4 => Net_107 ,
            dclk_4 => Net_107_local ,
            dclk_glb_5 => Net_326 ,
            dclk_5 => Net_326_local ,
            dclk_glb_6 => Net_1405 ,
            dclk_6 => Net_1405_local ,
            dclk_glb_7 => Net_1440 ,
            dclk_7 => Net_1440_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Module:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Module:Net_1109_0\ ,
            sda_in => \I2C_Module:Net_1109_1\ ,
            scl_out => \I2C_Module:Net_643_0\ ,
            sda_out => \I2C_Module:sda_x_wire\ ,
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\UI_TIMER:TimerHW\
        PORT MAP (
            clock => Net_1405 ,
            enable => __ONE__ ,
            tc => Net_1413 ,
            cmp => \UI_TIMER:Net_261\ ,
            irq => \UI_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\DVDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DVDAC:Net_12_local\ ,
            vout => Net_3127 ,
            iout => \DVDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ACC_ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ACC_ADC:Net_2803\ ,
            vminus => \ACC_ADC:SAR:Net_126\ ,
            ext_pin => \ACC_ADC:SAR:Net_210\ ,
            vrefhi_out => \ACC_ADC:SAR:Net_126\ ,
            vref => Net_3127 ,
            clk_udb => \ACC_ADC:clock_local\ ,
            irq => \ACC_ADC:SAR:Net_252\ ,
            next => Net_3031 ,
            data_out_udb_11 => \ACC_ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \ACC_ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \ACC_ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \ACC_ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \ACC_ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \ACC_ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \ACC_ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \ACC_ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \ACC_ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \ACC_ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \ACC_ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \ACC_ADC:SAR:Net_207_0\ ,
            eof_udb => \ACC_ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ACC_ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_3126 ,
            muxin_62 => Net_3125 ,
            muxin_61 => Net_3124 ,
            muxin_60 => Net_3123 ,
            muxin_59 => Net_3122 ,
            muxin_58 => Net_3121 ,
            muxin_57 => Net_3120 ,
            muxin_56 => Net_3119 ,
            muxin_55 => Net_3118 ,
            muxin_54 => Net_3117 ,
            muxin_53 => Net_3116 ,
            muxin_52 => Net_3115 ,
            muxin_51 => Net_3114 ,
            muxin_50 => Net_3113 ,
            muxin_49 => Net_3112 ,
            muxin_48 => Net_3111 ,
            muxin_47 => Net_3110 ,
            muxin_46 => Net_3108 ,
            muxin_45 => Net_3106 ,
            muxin_44 => Net_3105 ,
            muxin_43 => Net_3103 ,
            muxin_42 => Net_3101 ,
            muxin_41 => Net_3100 ,
            muxin_40 => Net_3098 ,
            muxin_39 => Net_3096 ,
            muxin_38 => Net_3095 ,
            muxin_37 => Net_3093 ,
            muxin_36 => Net_3091 ,
            muxin_35 => Net_3090 ,
            muxin_34 => Net_3088 ,
            muxin_33 => Net_3086 ,
            muxin_32 => Net_3085 ,
            muxin_31 => Net_3083 ,
            muxin_30 => Net_3081 ,
            muxin_29 => Net_3080 ,
            muxin_28 => Net_3078 ,
            muxin_27 => Net_3076 ,
            muxin_26 => Net_3075 ,
            muxin_25 => Net_3073 ,
            muxin_24 => Net_3071 ,
            muxin_23 => Net_3070 ,
            muxin_22 => Net_3068 ,
            muxin_21 => Net_3066 ,
            muxin_20 => Net_3065 ,
            muxin_19 => Net_3063 ,
            muxin_18 => Net_3061 ,
            muxin_17 => Net_3060 ,
            muxin_16 => Net_3058 ,
            muxin_15 => Net_3056 ,
            muxin_14 => Net_3055 ,
            muxin_13 => Net_3053 ,
            muxin_12 => Net_3051 ,
            muxin_11 => Net_3050 ,
            muxin_10 => Net_3048 ,
            muxin_9 => Net_3046 ,
            muxin_8 => Net_3045 ,
            muxin_7 => Net_3043 ,
            muxin_6 => Net_3041 ,
            muxin_5 => Net_3040 ,
            muxin_4 => Net_3038 ,
            muxin_3 => Net_3036 ,
            muxin_2 => Net_3035 ,
            muxin_1 => Net_3033 ,
            muxin_0 => Net_3032 ,
            hw_ctrl_en_63 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ACC_ADC:AMuxHw_2_Decoder_one_hot_3\ ,
            vout => \ACC_ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \SD_CARD:miso0(0)\ | FB(\SD_CARD:Net_16\)
     |   1 |     * |      NONE |         CMOS_OUT |      \SD_CARD:sclk0(0)\ | In(\SD_CARD:Net_22\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ACC_ADC:SAR:Bypass(0)\ | Analog(\ACC_ADC:SAR:Net_210\)
     |   6 |     * |      NONE |         CMOS_OUT |      \SD_CARD:mosi0(0)\ | In(\SD_CARD:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT |    \SD_CARD:SPI0_CS(0)\ | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |             BLUE_LED(0) | In(Net_2774)
     |   4 |     * |      NONE |         CMOS_OUT |            GREEN_LED(0) | In(Net_2775)
     |   5 |     * |      NONE |         CMOS_OUT |              RED_LED(0) | In(Net_2776)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             DOWN_BTN(0) | FB(Net_1555)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |               UP_BTN(0) | FB(Net_1439)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |               BUZZER(0) | In(Net_377)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |           SELECT_BTN(0) | FB(Net_1768)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            ACC_Z_PIN(0) | In(\ACC_ADC:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_3035)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            ACC_Y_PIN(0) | In(\ACC_ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_3033)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                  SCL(0) | FB(\I2C_Module:Net_1109_0\), In(\I2C_Module:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                  SDA(0) | FB(\I2C_Module:Net_1109_1\), In(\I2C_Module:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |                ENC_B(0) | FB(Net_105)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            ACC_X_PIN(0) | In(\ACC_ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_3032)
     |   2 |     * |      NONE |      HI_Z_ANALOG |              DAC_CAP(0) | Analog(Net_3127)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                ENC_A(0) | FB(Net_104)
----------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.217ms
Digital Placement phase: Elapsed time ==> 6s.870ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "STS_Firmware_r.vh2" --pcf-path "STS_Firmware.pco" --des-name "STS_Firmware" --dsf-path "STS_Firmware.dsf" --sdc-path "STS_Firmware.sdc" --lib-path "STS_Firmware_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in STS_Firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.409ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.029ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.045ms
API generation phase: Elapsed time ==> 5s.353ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.000ms
