<stg><name>compute_matmul_Pipeline_VITIS_LOOP_43_1</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln43 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_10 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln43 = add i10 %i_10, i10 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln43 = icmp_eq  i10 %i_10, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln43 = br i1 %icmp_ln43, void %for.inc.split, void %for.inc13.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln43 = trunc i10 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_10, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split:13 %switch_ln46 = switch i2 %trunc_ln43, void %arrayidx.case.3, i2 0, void %arrayidx.case.0, i2 1, void %arrayidx.case.1, i2 2, void %arrayidx.case.2

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.exit:0 %store_ln43 = store i10 %add_ln43, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit:1 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.inc13.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:5 %zext_ln43 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32">
<![CDATA[
for.inc.split:6 %muxLogicFIFOCE_to_vector_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_vector_stream_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:7 %vector_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %vector_stream

]]></Node>
<StgValue><ssdm name="vector_stream_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln46 = bitcast i32 %vector_stream_read

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32">
<![CDATA[
arrayidx.case.2:0 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8">
<![CDATA[
arrayidx.case.2:1 %muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx.case.2:2 %store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:3 %br_ln46 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32">
<![CDATA[
arrayidx.case.1:0 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8">
<![CDATA[
arrayidx.case.1:1 %muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx.case.1:2 %store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:3 %br_ln46 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32">
<![CDATA[
arrayidx.case.0:0 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8">
<![CDATA[
arrayidx.case.0:1 %muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx.case.0:2 %store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:3 %br_ln46 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32">
<![CDATA[
arrayidx.case.3:0 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8">
<![CDATA[
arrayidx.case.3:1 %muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx.case.3:2 %store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:3 %br_ln46 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="vector_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="vector_stream"/></StgValue>
</port>
<port id="56" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="vector_stream" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="66" from="empty_65" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="71" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="74" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="75" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="76" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="81" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="82" from="empty_113" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="86" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln43" fromId="87" toId="7">
</dataflow>
<dataflow id="89" from="i" to="store_ln43" fromId="5" toId="7">
</dataflow>
<dataflow id="90" from="i" to="i_10" fromId="5" toId="9">
</dataflow>
<dataflow id="91" from="i_10" to="add_ln43" fromId="9" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln43" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="i_10" to="icmp_ln43" fromId="9" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln43" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="icmp_ln43" to="br_ln43" fromId="11" toId="12">
</dataflow>
<dataflow id="98" from="i_10" to="trunc_ln43" fromId="9" toId="13">
</dataflow>
<dataflow id="100" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="i_10" to="lshr_ln" fromId="9" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="lshr_ln" fromId="102" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_104" to="lshr_ln" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="trunc_ln43" to="switch_ln46" fromId="13" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="switch_ln46" fromId="107" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_109" to="switch_ln46" fromId="109" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_111" to="switch_ln46" fromId="111" toId="15">
</dataflow>
<dataflow id="113" from="add_ln43" to="store_ln43" fromId="10" toId="16">
</dataflow>
<dataflow id="114" from="i" to="store_ln43" fromId="5" toId="16">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="115" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_60" to="specpipeline_ln44" fromId="60" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_67" to="specpipeline_ln44" fromId="67" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_67" to="specpipeline_ln44" fromId="67" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_67" to="specpipeline_ln44" fromId="67" toId="18">
</dataflow>
<dataflow id="121" from="empty_113" to="specpipeline_ln44" fromId="70" toId="18">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln45" fromId="122" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_124" to="speclooptripcount_ln45" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_124" to="speclooptripcount_ln45" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_124" to="speclooptripcount_ln45" fromId="124" toId="19">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="128" toId="20">
</dataflow>
<dataflow id="131" from="empty_90" to="specloopname_ln43" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="lshr_ln" to="zext_ln43" fromId="14" toId="21">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="vector_stream_read" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="vector_stream" to="vector_stream_read" fromId="55" toId="23">
</dataflow>
<dataflow id="136" from="vector_stream_read" to="bitcast_ln46" fromId="23" toId="24">
</dataflow>
<dataflow id="137" from="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" fromId="56" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_138" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="zext_ln43" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="141" from="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" fromId="57" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_138" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" fromId="138" toId="26">
</dataflow>
<dataflow id="143" from="zext_ln43" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="144" from="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" fromId="58" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_138" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" fromId="138" toId="27">
</dataflow>
<dataflow id="146" from="zext_ln43" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="147" from="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" fromId="59" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_138" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" fromId="138" toId="28">
</dataflow>
<dataflow id="149" from="zext_ln43" to="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="150" from="bitcast_ln46" to="muxLogicRAMData_to_store_ln46" fromId="24" toId="29">
</dataflow>
<dataflow id="151" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="27" toId="30">
</dataflow>
<dataflow id="152" from="bitcast_ln46" to="store_ln46" fromId="24" toId="31">
</dataflow>
<dataflow id="153" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" to="store_ln46" fromId="27" toId="31">
</dataflow>
<dataflow id="154" from="bitcast_ln46" to="muxLogicRAMData_to_store_ln46" fromId="24" toId="33">
</dataflow>
<dataflow id="155" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="26" toId="34">
</dataflow>
<dataflow id="156" from="bitcast_ln46" to="store_ln46" fromId="24" toId="35">
</dataflow>
<dataflow id="157" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" to="store_ln46" fromId="26" toId="35">
</dataflow>
<dataflow id="158" from="bitcast_ln46" to="muxLogicRAMData_to_store_ln46" fromId="24" toId="37">
</dataflow>
<dataflow id="159" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="25" toId="38">
</dataflow>
<dataflow id="160" from="bitcast_ln46" to="store_ln46" fromId="24" toId="39">
</dataflow>
<dataflow id="161" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" to="store_ln46" fromId="25" toId="39">
</dataflow>
<dataflow id="162" from="bitcast_ln46" to="muxLogicRAMData_to_store_ln46" fromId="24" toId="41">
</dataflow>
<dataflow id="163" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="28" toId="42">
</dataflow>
<dataflow id="164" from="bitcast_ln46" to="store_ln46" fromId="24" toId="43">
</dataflow>
<dataflow id="165" from="compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" to="store_ln46" fromId="28" toId="43">
</dataflow>
<dataflow id="166" from="icmp_ln43" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="167" from="trunc_ln43" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
