<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>EarlyIfConversion.cpp source code [llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='EarlyIfConversion.cpp.html'>EarlyIfConversion.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- EarlyIfConversion.cpp - If-conversion on SSA form machine code ----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Early if-conversion is for out-of-order CPUs that don't have a lot of</i></td></tr>
<tr><th id="10">10</th><td><i>// predicable instructions. The goal is to eliminate conditional branches that</i></td></tr>
<tr><th id="11">11</th><td><i>// may mispredict.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// Instructions from both sides of the branch are executed specutatively, and a</i></td></tr>
<tr><th id="14">14</th><td><i>// cmov instruction selects the result.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html">"llvm/CodeGen/MachineTraceMetrics.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"early-ifcvt"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i  data-doc="BlockInstrLimit">// Absolute maximum number of instructions allowed per speculated block.</i></td></tr>
<tr><th id="44">44</th><td><i  data-doc="BlockInstrLimit">// This bypasses all other heuristics, so it should be set fairly high.</i></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="46">46</th><td><dfn class="tu decl def" id="BlockInstrLimit" title='BlockInstrLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BlockInstrLimit">BlockInstrLimit</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"early-ifcvt-limit"</q>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>30</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="47">47</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum number of instructions per speculated block."</q>));</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i  data-doc="Stress">// Stress testing mode - disable heuristics.</i></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="Stress" title='Stress' data-type='cl::opt&lt;bool&gt;' data-ref="Stress">Stress</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"stress-early-ifcvt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="51">51</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Turn all knobs to 11"</q>));</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDiamondsSeen = {&quot;early-ifcvt&quot;, &quot;NumDiamondsSeen&quot;, &quot;Number of diamonds&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDiamondsSeen" title='NumDiamondsSeen' data-ref="NumDiamondsSeen">NumDiamondsSeen</dfn>,  <q>"Number of diamonds"</q>);</td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDiamondsConv = {&quot;early-ifcvt&quot;, &quot;NumDiamondsConv&quot;, &quot;Number of diamonds converted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDiamondsConv" title='NumDiamondsConv' data-ref="NumDiamondsConv">NumDiamondsConv</dfn>,  <q>"Number of diamonds converted"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTrianglesSeen = {&quot;early-ifcvt&quot;, &quot;NumTrianglesSeen&quot;, &quot;Number of triangles&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTrianglesSeen" title='NumTrianglesSeen' data-ref="NumTrianglesSeen">NumTrianglesSeen</dfn>, <q>"Number of triangles"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTrianglesConv = {&quot;early-ifcvt&quot;, &quot;NumTrianglesConv&quot;, &quot;Number of triangles converted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTrianglesConv" title='NumTrianglesConv' data-ref="NumTrianglesConv">NumTrianglesConv</dfn>, <q>"Number of triangles converted"</q>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="59">59</th><td><i>//                                 SSAIfConv</i></td></tr>
<tr><th id="60">60</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="61">61</th><td><i>//</i></td></tr>
<tr><th id="62">62</th><td><i>// The SSAIfConv class performs if-conversion on SSA form machine code after</i></td></tr>
<tr><th id="63">63</th><td><i>// determining if it is possible. The class contains no heuristics; external</i></td></tr>
<tr><th id="64">64</th><td><i>// code should be used to determine when if-conversion is a good idea.</i></td></tr>
<tr><th id="65">65</th><td><i>//</i></td></tr>
<tr><th id="66">66</th><td><i>// SSAIfConv can convert both triangles and diamonds:</i></td></tr>
<tr><th id="67">67</th><td><i>//</i></td></tr>
<tr><th id="68">68</th><td><i>//   Triangle: Head              Diamond: Head</i></td></tr>
<tr><th id="69">69</th><td><i>//              | \                       /  \_</i></td></tr>
<tr><th id="70">70</th><td><i>//              |  \                     /    |</i></td></tr>
<tr><th id="71">71</th><td><i>//              |  [TF]BB              FBB    TBB</i></td></tr>
<tr><th id="72">72</th><td><i>//              |  /                     \    /</i></td></tr>
<tr><th id="73">73</th><td><i>//              | /                       \  /</i></td></tr>
<tr><th id="74">74</th><td><i>//             Tail                       Tail</i></td></tr>
<tr><th id="75">75</th><td><i>//</i></td></tr>
<tr><th id="76">76</th><td><i>// Instructions in the conditional blocks TBB and/or FBB are spliced into the</i></td></tr>
<tr><th id="77">77</th><td><i>// Head block, and phis in the Tail block are converted to select instructions.</i></td></tr>
<tr><th id="78">78</th><td><i>//</i></td></tr>
<tr><th id="79">79</th><td><b>namespace</b> {</td></tr>
<tr><th id="80">80</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</dfn> {</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</dfn>;</td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::MRI" title='(anonymous namespace)::SSAIfConv::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SSAIfConv::MRI">MRI</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>public</b>:</td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::Head">/// The block containing the conditional branch.</i></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::Tail">/// The block containing phis after the if-then-else.</i></td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</dfn>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::TBB">/// The 'true' conditional block as determined by AnalyzeBranch.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::FBB">/// The 'false' conditional block as determined by AnalyzeBranch.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv">/// isTriangle - When there is no 'else' block, either TBB or FBB will be</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv">  /// equal to Tail.</i></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv" title='(anonymous namespace)::SSAIfConv::isTriangle' data-type='bool (anonymous namespace)::SSAIfConv::isTriangle() const' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv">isTriangle</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> || <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>; }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv">/// Returns the Tail predecessor for the True side.</i></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv" title='(anonymous namespace)::SSAIfConv::getTPred' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SSAIfConv::getTPred() const' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv">getTPred</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> ? <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a> : <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>; }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv">/// Returns the Tail predecessor for the  False side.</i></td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv" title='(anonymous namespace)::SSAIfConv::getFPred' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SSAIfConv::getFPred() const' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv">getFPred</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> ? <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a> : <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>; }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::PHIInfo">/// Information about each phi in the Tail block.</i></td></tr>
<tr><th id="109">109</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</dfn> {</td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <i>// Latencies from Cond+Branch, TReg, and FReg to DstReg.</i></td></tr>
<tr><th id="113">113</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::CondCycles' data-type='int' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles">CondCycles</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::TCycles' data-type='int' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles">TCycles</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::FCycles' data-type='int' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles">FCycles</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv7PHIInfoC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHIInfo' data-type='void (anonymous namespace)::SSAIfConv::PHIInfo::PHIInfo(llvm::MachineInstr * phi)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv7PHIInfoC1EPN4llvm12MachineInstrE">PHIInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37phi" title='phi' data-type='llvm::MachineInstr *' data-ref="37phi">phi</dfn>)</td></tr>
<tr><th id="116">116</th><td>      : <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>(<a class="local col7 ref" href="#37phi" title='phi' data-ref="37phi">phi</a>), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::CondCycles' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles">CondCycles</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::TCycles' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles">TCycles</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::FCycles' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles">FCycles</a>(<var>0</var>) {}</td></tr>
<tr><th id="117">117</th><td>  };</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-type='SmallVector&lt;(anonymous namespace)::SSAIfConv::PHIInfo, 8&gt;' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>private</b>:</td></tr>
<tr><th id="122">122</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::Cond">/// The branch condition determined by AnalyzeBranch.</i></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</dfn>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::InsertAfter">/// Instructions in Head that define values used by the conditional blocks.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::InsertAfter">  /// The hoisted instructions must be inserted after these instructions.</i></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::InsertAfter" title='(anonymous namespace)::SSAIfConv::InsertAfter' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::SSAIfConv::InsertAfter">InsertAfter</dfn>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">/// Register units clobbered by the conditional blocks.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i  data-doc="(anonymousnamespace)::SSAIfConv::LiveRegUnits">// Scratch pad for findInsertionPoint.</i></td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-type='SparseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::InsertionPoint">/// Insertion point in Head for speculatively executed instructions form TBB</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="(anonymousnamespace)::SSAIfConv::InsertionPoint">  /// and FBB.</i></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::SSAIfConv::InsertionPoint" title='(anonymous namespace)::SSAIfConv::InsertionPoint' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::SSAIfConv::InsertionPoint">InsertionPoint</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// Return true if all non-terminator instructions in MBB can be safely</i></td></tr>
<tr><th id="140">140</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">  /// speculated.</i></td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canSpeculateInstrs' data-type='bool (anonymous namespace)::SSAIfConv::canSpeculateInstrs(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">canSpeculateInstrs</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="38MBB">MBB</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// Find a valid insertion point in Head.</i></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv" title='(anonymous namespace)::SSAIfConv::findInsertionPoint' data-type='bool (anonymous namespace)::SSAIfConv::findInsertionPoint()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">findInsertionPoint</a>();</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">/// Replace PHI instructions in Tail with selects.</i></td></tr>
<tr><th id="147">147</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv" title='(anonymous namespace)::SSAIfConv::replacePHIInstrs' data-type='void (anonymous namespace)::SSAIfConv::replacePHIInstrs()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">replacePHIInstrs</a>();</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">/// Insert selects and rewrite PHI operands to use them.</i></td></tr>
<tr><th id="150">150</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv" title='(anonymous namespace)::SSAIfConv::rewritePHIOperands' data-type='void (anonymous namespace)::SSAIfConv::rewritePHIOperands()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">rewritePHIOperands</a>();</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>public</b>:</td></tr>
<tr><th id="153">153</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE">/// runOnMachineFunction - Initialize per-function data structures.</i></td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SSAIfConv::runOnMachineFunction' data-type='void (anonymous namespace)::SSAIfConv::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="39MF">MF</dfn>) {</td></tr>
<tr><th id="155">155</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a> = <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="156">156</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a> = <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="157">157</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::MRI" title='(anonymous namespace)::SSAIfConv::MRI' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::MRI">MRI</a> = &amp;<a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="158">158</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="159">159</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="160">160</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="161">161</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">/// canConvertIf - If the sub-CFG headed by MBB can be if-converted,</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">  /// initialize the internal state, and return true.</i></td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canConvertIf' data-type='bool (anonymous namespace)::SSAIfConv::canConvertIf(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">canConvertIf</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="40MBB">MBB</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">/// convertIf - If-convert the last block passed to canConvertIf(), assuming</i></td></tr>
<tr><th id="169">169</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">  /// it is possible. Add any erased blocks to RemovedBlocks.</i></td></tr>
<tr><th id="170">170</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSAIfConv::convertIf' data-type='void (anonymous namespace)::SSAIfConv::convertIf(SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; RemovedBlocks)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convertIf</a>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col1 decl" id="41RemovedBlocks" title='RemovedBlocks' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="41RemovedBlocks">RemovedBlocks</dfn>);</td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// canSpeculateInstrs - Returns true if all the instructions in MBB can safely</i></td></tr>
<tr><th id="176">176</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// be speculated. The terminators are not considered.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// If instructions use any values that are defined in the head basic block,</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// the defining instructions are added to InsertAfter.</i></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">/// Any clobbered regunits are added to ClobberedRegUnits.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="183">183</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canSpeculateInstrs' data-type='bool (anonymous namespace)::SSAIfConv::canSpeculateInstrs(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">canSpeculateInstrs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="42MBB">MBB</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <i>// Reject any live-in physregs. It's probably CPSR/EFLAGS, and very hard to</i></td></tr>
<tr><th id="185">185</th><td><i>  // get right.</i></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="187">187</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; has live-ins.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has live-ins.\n"</q>);</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="189">189</th><td>  }</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43InstrCount" title='InstrCount' data-type='unsigned int' data-ref="43InstrCount">InstrCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// Check all instructions, except the terminators. It is assumed that</i></td></tr>
<tr><th id="194">194</th><td><i>  // terminators never have side effects or define any used register values.</i></td></tr>
<tr><th id="195">195</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="44I" title='I' data-type='MachineBasicBlock::iterator' data-ref="44I">I</dfn> = <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(),</td></tr>
<tr><th id="196">196</th><td>       <dfn class="local col5 decl" id="45E" title='E' data-type='MachineBasicBlock::iterator' data-ref="45E">E</dfn> = <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(); <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#45E" title='E' data-ref="45E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>) {</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="198">198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <b>if</b> (++<a class="local col3 ref" href="#43InstrCount" title='InstrCount' data-ref="43InstrCount">InstrCount</a> &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BlockInstrLimit" title='BlockInstrLimit' data-use='m' data-ref="BlockInstrLimit">BlockInstrLimit</a> &amp;&amp; !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Stress" title='Stress' data-use='m' data-ref="Stress">Stress</a>) {</td></tr>
<tr><th id="201">201</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; has more than &quot; &lt;&lt; BlockInstrLimit &lt;&lt; &quot; instructions.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has more than "</q></td></tr>
<tr><th id="202">202</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BlockInstrLimit" title='BlockInstrLimit' data-use='m' data-ref="BlockInstrLimit">BlockInstrLimit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" instructions.\n"</q>);</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td>    }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <i>// There shouldn't normally be any phis in a single-predecessor block.</i></td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="208">208</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t hoist: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't hoist: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>);</td></tr>
<tr><th id="209">209</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <i>// Don't speculate loads. Note that it may be possible and desirable to</i></td></tr>
<tr><th id="213">213</th><td><i>    // speculate GOT or constant pool loads that are guaranteed not to trap,</i></td></tr>
<tr><th id="214">214</th><td><i>    // but we don't support that for now.</i></td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="216">216</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t speculate load: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't speculate load: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>);</td></tr>
<tr><th id="217">217</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>    }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i>// We never speculate stores, so an AA pointer isn't necessary.</i></td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <dfn class="local col6 decl" id="46DontMoveAcrossStore" title='DontMoveAcrossStore' data-type='bool' data-ref="46DontMoveAcrossStore">DontMoveAcrossStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col6 ref" href="#46DontMoveAcrossStore" title='DontMoveAcrossStore' data-ref="46DontMoveAcrossStore">DontMoveAcrossStore</a></span>)) {</td></tr>
<tr><th id="223">223</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t speculate: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't speculate: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>);</td></tr>
<tr><th id="224">224</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td>    }</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <i>// Check for any dependencies on Head instructions.</i></td></tr>
<tr><th id="228">228</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="47MO">MO</dfn> : <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="229">229</th><td>      <b>if</b> (<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="230">230</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t speculate regmask: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't speculate regmask: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>);</td></tr>
<tr><th id="231">231</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td>      }</td></tr>
<tr><th id="233">233</th><td>      <b>if</b> (!<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="234">234</th><td>        <b>continue</b>;</td></tr>
<tr><th id="235">235</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn> = <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>      <i>// Remember clobbered regunits.</i></td></tr>
<tr><th id="238">238</th><td>      <b>if</b> (<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>))</td></tr>
<tr><th id="239">239</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="49Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="49Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>); <a class="local col9 ref" href="#49Units" title='Units' data-ref="49Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#49Units" title='Units' data-ref="49Units">Units</a>)</td></tr>
<tr><th id="240">240</th><td>          <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#49Units" title='Units' data-ref="49Units">Units</a>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (!<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>))</td></tr>
<tr><th id="243">243</th><td>        <b>continue</b>;</td></tr>
<tr><th id="244">244</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="50DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::MRI" title='(anonymous namespace)::SSAIfConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>);</td></tr>
<tr><th id="245">245</th><td>      <b>if</b> (!<a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a> || <a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>)</td></tr>
<tr><th id="246">246</th><td>        <b>continue</b>;</td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertAfter" title='(anonymous namespace)::SSAIfConv::InsertAfter' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::InsertAfter">InsertAfter</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="248">248</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; depends on &quot; &lt;&lt; *DefMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" depends on "</q></td></tr>
<tr><th id="249">249</th><td>                          <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>);</td></tr>
<tr><th id="250">250</th><td>      <b>if</b> (<a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="251">251</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t insert instructions below terminator.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't insert instructions below terminator.\n"</q>);</td></tr>
<tr><th id="252">252</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td>      }</td></tr>
<tr><th id="254">254</th><td>    }</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// Find an insertion point in Head for the speculated instructions. The</i></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// insertion point must be:</i></td></tr>
<tr><th id="262">262</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">///</i></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// 1. Before any terminators.</i></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// 2. After any instructions in InsertAfter.</i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// 3. Not have any clobbered regunits live.</i></td></tr>
<tr><th id="266">266</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">///</i></td></tr>
<tr><th id="267">267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// This function sets InsertionPoint and returns true when successful, it</i></td></tr>
<tr><th id="268">268</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">/// returns false if no valid insertion point could be found.</i></td></tr>
<tr><th id="269">269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">///</i></td></tr>
<tr><th id="270">270</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv" title='(anonymous namespace)::SSAIfConv::findInsertionPoint' data-type='bool (anonymous namespace)::SSAIfConv::findInsertionPoint()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">findInsertionPoint</dfn>() {</td></tr>
<tr><th id="271">271</th><td>  <i>// Keep track of live regunits before the current position.</i></td></tr>
<tr><th id="272">272</th><td><i>  // Only track RegUnits that are also in ClobberedRegUnits.</i></td></tr>
<tr><th id="273">273</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="51Reads" title='Reads' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="51Reads">Reads</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="52FirstTerm" title='FirstTerm' data-type='MachineBasicBlock::iterator' data-ref="52FirstTerm">FirstTerm</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="53I" title='I' data-type='MachineBasicBlock::iterator' data-ref="53I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54B" title='B' data-type='MachineBasicBlock::iterator' data-ref="54B">B</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="278">278</th><td>  <b>while</b> (<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#54B" title='B' data-ref="54B">B</a>) {</td></tr>
<tr><th id="279">279</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="280">280</th><td>    <i>// Some of the conditional code depends in I.</i></td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertAfter" title='(anonymous namespace)::SSAIfConv::InsertAfter' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::InsertAfter">InsertAfter</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>)) {</td></tr>
<tr><th id="282">282</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t insert code after &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't insert code after "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>);</td></tr>
<tr><th id="283">283</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <i>// Update live regunits.</i></td></tr>
<tr><th id="287">287</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="55MO">MO</dfn> : <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="288">288</th><td>      <i>// We're ignoring regmask operands. That is conservatively correct.</i></td></tr>
<tr><th id="289">289</th><td>      <b>if</b> (!<a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="290">290</th><td>        <b>continue</b>;</td></tr>
<tr><th id="291">291</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='unsigned int' data-ref="56Reg">Reg</dfn> = <a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="292">292</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>))</td></tr>
<tr><th id="293">293</th><td>        <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td>      <i>// I clobbers Reg, so it isn't live before I.</i></td></tr>
<tr><th id="295">295</th><td>      <b>if</b> (<a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="296">296</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="57Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="57Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>); <a class="local col7 ref" href="#57Units" title='Units' data-ref="57Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#57Units" title='Units' data-ref="57Units">Units</a>)</td></tr>
<tr><th id="297">297</th><td>          <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE" title='llvm::SparseSet::erase' data-ref="_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE">erase</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#57Units" title='Units' data-ref="57Units">Units</a>);</td></tr>
<tr><th id="298">298</th><td>      <i>// Unless I reads Reg.</i></td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="300">300</th><td>        <a class="local col1 ref" href="#51Reads" title='Reads' data-ref="51Reads">Reads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>    <i>// Anything read by I is live before I.</i></td></tr>
<tr><th id="303">303</th><td>    <b>while</b> (!<a class="local col1 ref" href="#51Reads" title='Reads' data-ref="51Reads">Reads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="304">304</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col8 decl" id="58Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="58Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#51Reads" title='Reads' data-ref="51Reads">Reads</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>(), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>); <a class="local col8 ref" href="#58Units" title='Units' data-ref="58Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="305">305</th><td>           <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col8 ref" href="#58Units" title='Units' data-ref="58Units">Units</a>)</td></tr>
<tr><th id="306">306</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col8 ref" href="#58Units" title='Units' data-ref="58Units">Units</a>))</td></tr>
<tr><th id="307">307</th><td>          <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col8 ref" href="#58Units" title='Units' data-ref="58Units">Units</a>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <i>// We can't insert before a terminator.</i></td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#52FirstTerm" title='FirstTerm' data-ref="52FirstTerm">FirstTerm</a> &amp;&amp; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="311">311</th><td>      <b>continue</b>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <i>// Some of the clobbered registers are live before I, not a valid insertion</i></td></tr>
<tr><th id="314">314</th><td><i>    // point.</i></td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5emptyEv" title='llvm::SparseSet::empty' data-ref="_ZNK4llvm9SparseSet5emptyEv">empty</a>()) {</td></tr>
<tr><th id="316">316</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { { dbgs() &lt;&lt; &quot;Would clobber&quot;; for (SparseSet&lt;unsigned&gt;::const_iterator i = LiveRegUnits.begin(), e = LiveRegUnits.end(); i != e; ++i) dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printRegUnit(*i, TRI); dbgs() &lt;&lt; &quot; live before &quot; &lt;&lt; *I; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="317">317</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Would clobber"</q>;</td></tr>
<tr><th id="318">318</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{unsignedint,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;unsigned int, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{unsignedint,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a></td></tr>
<tr><th id="319">319</th><td>             <dfn class="local col9 decl" id="59i" title='i' data-type='SparseSet&lt;unsigned int&gt;::const_iterator' data-ref="59i">i</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5beginEv" title='llvm::SparseSet::begin' data-ref="_ZN4llvm9SparseSet5beginEv">begin</a>(), <dfn class="local col0 decl" id="60e" title='e' data-type='SparseSet&lt;unsigned int&gt;::const_iterator' data-ref="60e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::LiveRegUnits" title='(anonymous namespace)::SSAIfConv::LiveRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::LiveRegUnits">LiveRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-ref="_ZN4llvm9SparseSet3endEv">end</a>(); <a class="local col9 ref" href="#316" title='i' data-ref="59i">i</a> != <a class="local col0 ref" href="#316" title='e' data-ref="60e">e</a>; ++<a class="local col9 ref" href="#316" title='i' data-ref="59i">i</a>)</td></tr>
<tr><th id="320">320</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(*<a class="local col9 ref" href="#316" title='i' data-ref="59i">i</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TRI" title='(anonymous namespace)::SSAIfConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TRI">TRI</a>);</td></tr>
<tr><th id="321">321</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" live before "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="322">322</th><td>      });</td></tr>
<tr><th id="323">323</th><td>      <b>continue</b>;</td></tr>
<tr><th id="324">324</th><td>    }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>    <i>// This is a valid insertion point.</i></td></tr>
<tr><th id="327">327</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertionPoint" title='(anonymous namespace)::SSAIfConv::InsertionPoint' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::InsertionPoint">InsertionPoint</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="328">328</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can insert before &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can insert before "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>);</td></tr>
<tr><th id="329">329</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;No legal insertion point found.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No legal insertion point found.\n"</q>);</td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">/// canConvertIf - analyze the sub-cfg rooted in MBB, and return true if it is</i></td></tr>
<tr><th id="338">338</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">/// a potential candidate for if-conversion. Fill out the internal state.</i></td></tr>
<tr><th id="339">339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="340">340</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canConvertIf' data-type='bool (anonymous namespace)::SSAIfConv::canConvertIf(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">canConvertIf</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="61MBB">MBB</dfn>) {</td></tr>
<tr><th id="341">341</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a> = <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>;</td></tr>
<tr><th id="342">342</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> = <b>nullptr</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>)</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="346">346</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="62Succ0" title='Succ0' data-type='llvm::MachineBasicBlock *' data-ref="62Succ0">Succ0</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>0</var>]</a>;</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="63Succ1" title='Succ1' data-type='llvm::MachineBasicBlock *' data-ref="63Succ1">Succ1</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>1</var>]</a>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// Canonicalize so Succ0 has MBB as its single predecessor.</i></td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="351">351</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a></span>, <span class='refarg'><a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a></span>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>)</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> = <a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>0</var>]</a>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// This is not a triangle.</i></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> != <a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a>) {</td></tr>
<tr><th id="360">360</th><td>    <i>// Check for a diamond. We won't deal with any critical edges.</i></td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var> ||</td></tr>
<tr><th id="362">362</th><td>        <a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>0</var>]</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;\nDiamond: &quot; &lt;&lt; printMBBReference(*Head) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*Succ0) &lt;&lt; &quot;/&quot; &lt;&lt; printMBBReference(*Succ1) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*Tail) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nDiamond: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="365">365</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/"</q></td></tr>
<tr><th id="366">366</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="367">367</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <i>// Live-in physregs are tricky to get right when speculating code.</i></td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="371">371</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Tail has live-ins.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Tail has live-ins.\n"</q>);</td></tr>
<tr><th id="372">372</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td>    }</td></tr>
<tr><th id="374">374</th><td>  } <b>else</b> {</td></tr>
<tr><th id="375">375</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;\nTriangle: &quot; &lt;&lt; printMBBReference(*Head) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*Succ0) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*Tail) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nTriangle: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="376">376</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="377">377</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="378">378</th><td>  }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// This is a triangle or a diamond.</i></td></tr>
<tr><th id="381">381</th><td><i>  // If Tail doesn't have any phis, there must be side effects.</i></td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() || !<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5frontEv" title='llvm::MachineBasicBlock::front' data-ref="_ZN4llvm17MachineBasicBlock5frontEv">front</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="383">383</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;No phis in tail.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No phis in tail.\n"</q>);</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// The branch we're looking to eliminate must be analyzable.</i></td></tr>
<tr><th id="388">388</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a></span>)) {</td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Branch not analyzable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Branch not analyzable.\n"</q>);</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// This is weird, probably some sort of degenerate CFG.</i></td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>) {</td></tr>
<tr><th id="396">396</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;AnalyzeBranch didn&apos;t find conditional branch.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AnalyzeBranch didn't find conditional branch.\n"</q>);</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td>  }</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i>// Make sure the analyzed branch is conditional; one of the successors</i></td></tr>
<tr><th id="401">401</th><td><i>  // could be a landing pad. (Empty landing pads can be generated on Windows.)</i></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;AnalyzeBranch found an unconditional branch.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AnalyzeBranch found an unconditional branch.\n"</q>);</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// AnalyzeBranch doesn't set FBB on a fall-through branch.</i></td></tr>
<tr><th id="408">408</th><td><i>  // Make sure it is always set.</i></td></tr>
<tr><th id="409">409</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> == <a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a> ? <a class="local col3 ref" href="#63Succ1" title='Succ1' data-ref="63Succ1">Succ1</a> : <a class="local col2 ref" href="#62Succ0" title='Succ0' data-ref="62Succ0">Succ0</a>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i>// Any phis in the tail block must be convertible to selects.</i></td></tr>
<tr><th id="412">412</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="413">413</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64TPred" title='TPred' data-type='llvm::MachineBasicBlock *' data-ref="64TPred">TPred</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv" title='(anonymous namespace)::SSAIfConv::getTPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv">getTPred</a>();</td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="65FPred" title='FPred' data-type='llvm::MachineBasicBlock *' data-ref="65FPred">FPred</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv" title='(anonymous namespace)::SSAIfConv::getFPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv">getFPred</a>();</td></tr>
<tr><th id="415">415</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="66I" title='I' data-type='MachineBasicBlock::iterator' data-ref="66I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col7 decl" id="67E" title='E' data-type='MachineBasicBlock::iterator' data-ref="67E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="416">416</th><td>       <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#67E" title='E' data-ref="67E">E</a> &amp;&amp; <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>) {</td></tr>
<tr><th id="417">417</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_19SSAIfConv7PHIInfoC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHIInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv7PHIInfoC1EPN4llvm12MachineInstrE"></a>&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>);</td></tr>
<tr><th id="418">418</th><td>    <a class="tu type" href="#(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</a> &amp;<dfn class="local col8 decl" id="68PI" title='PI' data-type='(anonymous namespace)::SSAIfConv::PHIInfo &amp;' data-ref="68PI">PI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="419">419</th><td>    <i>// Find PHI operands corresponding to TPred and FPred.</i></td></tr>
<tr><th id="420">420</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69i" title='i' data-type='unsigned int' data-ref="69i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a> != <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="421">421</th><td>      <b>if</b> (<a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col4 ref" href="#64TPred" title='TPred' data-ref="64TPred">TPred</a>)</td></tr>
<tr><th id="422">422</th><td>        <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a> = <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="423">423</th><td>      <b>if</b> (<a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col5 ref" href="#65FPred" title='FPred' data-ref="65FPred">FPred</a>)</td></tr>
<tr><th id="424">424</th><td>        <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a> = <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="425">425</th><td>    }</td></tr>
<tr><th id="426">426</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(PI.TReg) &amp;&amp; &quot;Bad PHI&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(PI.TReg) &amp;&amp; \&quot;Bad PHI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 426, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>) &amp;&amp; <q>"Bad PHI"</q>);</td></tr>
<tr><th id="427">427</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(PI.FReg) &amp;&amp; &quot;Bad PHI&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(PI.FReg) &amp;&amp; \&quot;Bad PHI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 427, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>) &amp;&amp; <q>"Bad PHI"</q>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <i>// Get target information.</i></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::TargetInstrInfo::canInsertSelect' data-ref="_ZNK4llvm15TargetInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a>, <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>, <a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>,</td></tr>
<tr><th id="431">431</th><td>                              <span class='refarg'><a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::CondCycles' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles">CondCycles</a></span>, <span class='refarg'><a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::TCycles' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles">TCycles</a></span>, <span class='refarg'><a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::FCycles' data-use='a' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles">FCycles</a></span>)) {</td></tr>
<tr><th id="432">432</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t convert: &quot; &lt;&lt; *PI.PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't convert: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#68PI" title='PI' data-ref="68PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="433">433</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <i>// Check that the conditional instructions can be speculated.</i></td></tr>
<tr><th id="438">438</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertAfter" title='(anonymous namespace)::SSAIfConv::InsertAfter' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::InsertAfter">InsertAfter</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="439">439</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::ClobberedRegUnits" title='(anonymous namespace)::SSAIfConv::ClobberedRegUnits' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::ClobberedRegUnits">ClobberedRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canSpeculateInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">canSpeculateInstrs</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>))</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canSpeculateInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE">canSpeculateInstrs</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>))</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// Try to find a valid insertion point for the speculated instructions in the</i></td></tr>
<tr><th id="446">446</th><td><i>  // head basic block.</i></td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv" title='(anonymous namespace)::SSAIfConv::findInsertionPoint' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv">findInsertionPoint</a>())</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv" title='(anonymous namespace)::SSAIfConv::isTriangle' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv">isTriangle</a>())</td></tr>
<tr><th id="451">451</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='NumTrianglesSeen' data-ref="NumTrianglesSeen">NumTrianglesSeen</a>;</td></tr>
<tr><th id="452">452</th><td>  <b>else</b></td></tr>
<tr><th id="453">453</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#53" title='NumDiamondsSeen' data-ref="NumDiamondsSeen">NumDiamondsSeen</a>;</td></tr>
<tr><th id="454">454</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">/// replacePHIInstrs - Completely replace PHI instructions with selects.</i></td></tr>
<tr><th id="458">458</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">/// This is possible when the only Tail predecessors are the if-converted</i></td></tr>
<tr><th id="459">459</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">/// blocks.</i></td></tr>
<tr><th id="460">460</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv" title='(anonymous namespace)::SSAIfConv::replacePHIInstrs' data-type='void (anonymous namespace)::SSAIfConv::replacePHIInstrs()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">replacePHIInstrs</dfn>() {</td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Tail-&gt;pred_size() == 2 &amp;&amp; &quot;Cannot replace PHIs&quot;) ? void (0) : __assert_fail (&quot;Tail-&gt;pred_size() == 2 &amp;&amp; \&quot;Cannot replace PHIs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 461, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>2</var> &amp;&amp; <q>"Cannot replace PHIs"</q>);</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="70FirstTerm" title='FirstTerm' data-type='MachineBasicBlock::iterator' data-ref="70FirstTerm">FirstTerm</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="463">463</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FirstTerm != Head-&gt;end() &amp;&amp; &quot;No terminators&quot;) ? void (0) : __assert_fail (&quot;FirstTerm != Head-&gt;end() &amp;&amp; \&quot;No terminators\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 463, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70FirstTerm" title='FirstTerm' data-ref="70FirstTerm">FirstTerm</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <q>"No terminators"</q>);</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="71HeadDL" title='HeadDL' data-type='llvm::DebugLoc' data-ref="71HeadDL">HeadDL</dfn> = <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#70FirstTerm" title='FirstTerm' data-ref="70FirstTerm">FirstTerm</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <i>// Convert all PHIs to select instructions inserted before FirstTerm.</i></td></tr>
<tr><th id="467">467</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72i" title='i' data-type='unsigned int' data-ref="72i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="73e" title='e' data-type='unsigned int' data-ref="73e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> != <a class="local col3 ref" href="#73e" title='e' data-ref="73e">e</a>; ++<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>) {</td></tr>
<tr><th id="468">468</th><td>    <a class="tu type" href="#(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</a> &amp;<dfn class="local col4 decl" id="74PI" title='PI' data-type='(anonymous namespace)::SSAIfConv::PHIInfo &amp;' data-ref="74PI">PI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>]</a>;</td></tr>
<tr><th id="469">469</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;If-converting &quot; &lt;&lt; *PI.PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"If-converting "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="470">470</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75DstReg" title='DstReg' data-type='unsigned int' data-ref="75DstReg">DstReg</dfn> = <a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="471">471</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699" title='llvm::TargetInstrInfo::insertSelect' data-ref="_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699">insertSelect</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#70FirstTerm" title='FirstTerm' data-ref="70FirstTerm">FirstTerm</a>, <a class="local col1 ref" href="#71HeadDL" title='HeadDL' data-ref="71HeadDL">HeadDL</a>, <a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a>, <a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>, <a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>);</td></tr>
<tr><th id="472">472</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;          --&gt; &quot; &lt;&lt; *std::prev(FirstTerm); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"          --&gt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a>std::<a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#70FirstTerm" title='FirstTerm' data-ref="70FirstTerm">FirstTerm</a>));</td></tr>
<tr><th id="473">473</th><td>    <a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="474">474</th><td>    <a class="local col4 ref" href="#74PI" title='PI' data-ref="74PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='w' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">/// rewritePHIOperands - When there are additional Tail predecessors, insert</i></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">/// select instructions in Head and rewrite PHI operands to use the selects.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">/// Keep the PHI instructions in Tail to handle the other predecessors.</i></td></tr>
<tr><th id="481">481</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv" title='(anonymous namespace)::SSAIfConv::rewritePHIOperands' data-type='void (anonymous namespace)::SSAIfConv::rewritePHIOperands()' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">rewritePHIOperands</dfn>() {</td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="76FirstTerm" title='FirstTerm' data-type='MachineBasicBlock::iterator' data-ref="76FirstTerm">FirstTerm</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FirstTerm != Head-&gt;end() &amp;&amp; &quot;No terminators&quot;) ? void (0) : __assert_fail (&quot;FirstTerm != Head-&gt;end() &amp;&amp; \&quot;No terminators\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#76FirstTerm" title='FirstTerm' data-ref="76FirstTerm">FirstTerm</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <q>"No terminators"</q>);</td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="77HeadDL" title='HeadDL' data-type='llvm::DebugLoc' data-ref="77HeadDL">HeadDL</dfn> = <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#76FirstTerm" title='FirstTerm' data-ref="76FirstTerm">FirstTerm</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// Convert all PHIs to select instructions inserted before FirstTerm.</i></td></tr>
<tr><th id="487">487</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78i" title='i' data-type='unsigned int' data-ref="78i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="79e" title='e' data-type='unsigned int' data-ref="79e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a> != <a class="local col9 ref" href="#79e" title='e' data-ref="79e">e</a>; ++<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>) {</td></tr>
<tr><th id="488">488</th><td>    <a class="tu type" href="#(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</a> &amp;<dfn class="local col0 decl" id="80PI" title='PI' data-type='(anonymous namespace)::SSAIfConv::PHIInfo &amp;' data-ref="80PI">PI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>;</td></tr>
<tr><th id="489">489</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81DstReg" title='DstReg' data-type='unsigned int' data-ref="81DstReg">DstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;If-converting &quot; &lt;&lt; *PI.PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"If-converting "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (<a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a> == <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>) {</td></tr>
<tr><th id="493">493</th><td>      <i>// We do not need the select instruction if both incoming values are</i></td></tr>
<tr><th id="494">494</th><td><i>      // equal.</i></td></tr>
<tr><th id="495">495</th><td>      <a class="local col1 ref" href="#81DstReg" title='DstReg' data-ref="81DstReg">DstReg</a> = <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>;</td></tr>
<tr><th id="496">496</th><td>    } <b>else</b> {</td></tr>
<tr><th id="497">497</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82PHIDst" title='PHIDst' data-type='unsigned int' data-ref="82PHIDst">PHIDst</dfn> = <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="498">498</th><td>      <a class="local col1 ref" href="#81DstReg" title='DstReg' data-ref="81DstReg">DstReg</a> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::MRI" title='(anonymous namespace)::SSAIfConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::MRI" title='(anonymous namespace)::SSAIfConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#82PHIDst" title='PHIDst' data-ref="82PHIDst">PHIDst</a>));</td></tr>
<tr><th id="499">499</th><td>      <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699" title='llvm::TargetInstrInfo::insertSelect' data-ref="_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699">insertSelect</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76FirstTerm" title='FirstTerm' data-ref="76FirstTerm">FirstTerm</a>, <a class="local col7 ref" href="#77HeadDL" title='HeadDL' data-ref="77HeadDL">HeadDL</a>,</td></tr>
<tr><th id="500">500</th><td>                         <a class="local col1 ref" href="#81DstReg" title='DstReg' data-ref="81DstReg">DstReg</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Cond" title='(anonymous namespace)::SSAIfConv::Cond' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Cond">Cond</a>, <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::TReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TReg">TReg</a>, <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FReg" title='(anonymous namespace)::SSAIfConv::PHIInfo::FReg' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FReg">FReg</a>);</td></tr>
<tr><th id="501">501</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;          --&gt; &quot; &lt;&lt; *std::prev(FirstTerm); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"          --&gt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a>std::<a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76FirstTerm" title='FirstTerm' data-ref="76FirstTerm">FirstTerm</a>));</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <i>// Rewrite PHI operands TPred -&gt; (DstReg, Head), remove FPred.</i></td></tr>
<tr><th id="505">505</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="83i" title='i' data-type='unsigned int' data-ref="83i">i</dfn> = <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> != <var>1</var>; <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> -= <var>2</var>) {</td></tr>
<tr><th id="506">506</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="84MBB">MBB</dfn> = <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>-<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="507">507</th><td>      <b>if</b> (<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a> == <a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv" title='(anonymous namespace)::SSAIfConv::getTPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv">getTPred</a>()) {</td></tr>
<tr><th id="508">508</th><td>        <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>-<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>);</td></tr>
<tr><th id="509">509</th><td>        <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>-<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#81DstReg" title='DstReg' data-ref="81DstReg">DstReg</a>);</td></tr>
<tr><th id="510">510</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a> == <a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv" title='(anonymous namespace)::SSAIfConv::getFPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv">getFPred</a>()) {</td></tr>
<tr><th id="511">511</th><td>        <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>-<var>1</var>);</td></tr>
<tr><th id="512">512</th><td>        <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>-<var>2</var>);</td></tr>
<tr><th id="513">513</th><td>      }</td></tr>
<tr><th id="514">514</th><td>    }</td></tr>
<tr><th id="515">515</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;          --&gt; &quot; &lt;&lt; *PI.PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"          --&gt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">/// convertIf - Execute the if conversion after canConvertIf has determined the</i></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">/// feasibility.</i></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">///</i></td></tr>
<tr><th id="522">522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">/// Any basic blocks erased will be added to RemovedBlocks.</i></td></tr>
<tr><th id="523">523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">///</i></td></tr>
<tr><th id="524">524</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSAIfConv::convertIf' data-type='void (anonymous namespace)::SSAIfConv::convertIf(SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; RemovedBlocks)' data-ref="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convertIf</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col5 decl" id="85RemovedBlocks" title='RemovedBlocks' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="85RemovedBlocks">RemovedBlocks</dfn>) {</td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Head &amp;&amp; Tail &amp;&amp; TBB &amp;&amp; FBB &amp;&amp; &quot;Call canConvertIf first.&quot;) ? void (0) : __assert_fail (&quot;Head &amp;&amp; Tail &amp;&amp; TBB &amp;&amp; FBB &amp;&amp; \&quot;Call canConvertIf first.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 525, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> &amp;&amp; <q>"Call canConvertIf first."</q>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <i>// Update statistics.</i></td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv" title='(anonymous namespace)::SSAIfConv::isTriangle' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv10isTriangleEv">isTriangle</a>())</td></tr>
<tr><th id="529">529</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='NumTrianglesConv' data-ref="NumTrianglesConv">NumTrianglesConv</a>;</td></tr>
<tr><th id="530">530</th><td>  <b>else</b></td></tr>
<tr><th id="531">531</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#54" title='NumDiamondsConv' data-ref="NumDiamondsConv">NumDiamondsConv</a>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <i>// Move all instructions into Head, except for the terminators.</i></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="535">535</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertionPoint" title='(anonymous namespace)::SSAIfConv::InsertionPoint' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::InsertionPoint">InsertionPoint</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="537">537</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::InsertionPoint" title='(anonymous namespace)::SSAIfConv::InsertionPoint' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::InsertionPoint">InsertionPoint</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <i>// Are there extra Tail predecessors?</i></td></tr>
<tr><th id="540">540</th><td>  <em>bool</em> <dfn class="local col6 decl" id="86ExtraPreds" title='ExtraPreds' data-type='bool' data-ref="86ExtraPreds">ExtraPreds</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>2</var>;</td></tr>
<tr><th id="541">541</th><td>  <b>if</b> (<a class="local col6 ref" href="#86ExtraPreds" title='ExtraPreds' data-ref="86ExtraPreds">ExtraPreds</a>)</td></tr>
<tr><th id="542">542</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv" title='(anonymous namespace)::SSAIfConv::rewritePHIOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv">rewritePHIOperands</a>();</td></tr>
<tr><th id="543">543</th><td>  <b>else</b></td></tr>
<tr><th id="544">544</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv" title='(anonymous namespace)::SSAIfConv::replacePHIInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv">replacePHIInstrs</a>();</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <i>// Fix up the CFG, temporarily leave Head without any successors.</i></td></tr>
<tr><th id="547">547</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>);</td></tr>
<tr><th id="548">548</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>, <b>true</b>);</td></tr>
<tr><th id="549">549</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="550">550</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>, <b>true</b>);</td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="552">552</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>, <b>true</b>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <i>// Fix up Head's terminators.</i></td></tr>
<tr><th id="555">555</th><td><i>  // It should become a single branch or a fallthrough.</i></td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="87HeadDL" title='HeadDL' data-type='llvm::DebugLoc' data-ref="87HeadDL">HeadDL</dfn> = <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="557">557</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::TargetInstrInfo::removeBranch' data-ref="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a></span>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Erase the now empty conditional blocks. It is likely that Head can fall</i></td></tr>
<tr><th id="560">560</th><td><i>  // through to Tail, and we can join the two blocks.</i></td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>) {</td></tr>
<tr><th id="562">562</th><td>    <a class="local col5 ref" href="#85RemovedBlocks" title='RemovedBlocks' data-ref="85RemovedBlocks">RemovedBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>);</td></tr>
<tr><th id="563">563</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>) {</td></tr>
<tr><th id="566">566</th><td>    <a class="local col5 ref" href="#85RemovedBlocks" title='RemovedBlocks' data-ref="85RemovedBlocks">RemovedBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>);</td></tr>
<tr><th id="567">567</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Head-&gt;succ_empty() &amp;&amp; &quot;Additional head successors?&quot;) ? void (0) : __assert_fail (&quot;Head-&gt;succ_empty() &amp;&amp; \&quot;Additional head successors?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 570, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>() &amp;&amp; <q>"Additional head successors?"</q>);</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (!<a class="local col6 ref" href="#86ExtraPreds" title='ExtraPreds' data-ref="86ExtraPreds">ExtraPreds</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)) {</td></tr>
<tr><th id="572">572</th><td>    <i>// Splice Tail onto the end of Head.</i></td></tr>
<tr><th id="573">573</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Joining tail &quot; &lt;&lt; printMBBReference(*Tail) &lt;&lt; &quot; into head &quot; &lt;&lt; printMBBReference(*Head) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Joining tail "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="574">574</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into head "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="575">575</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>,</td></tr>
<tr><th id="576">576</th><td>                     <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="577">577</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>);</td></tr>
<tr><th id="578">578</th><td>    <a class="local col5 ref" href="#85RemovedBlocks" title='RemovedBlocks' data-ref="85RemovedBlocks">RemovedBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>);</td></tr>
<tr><th id="579">579</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="580">580</th><td>  } <b>else</b> {</td></tr>
<tr><th id="581">581</th><td>    <i>// We need a branch to Tail, let code placement work it out later.</i></td></tr>
<tr><th id="582">582</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Converting to unconditional branch.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converting to unconditional branch.\n"</q>);</td></tr>
<tr><th id="583">583</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>0</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="88EmptyCond" title='EmptyCond' data-type='SmallVector&lt;llvm::MachineOperand, 0&gt;' data-ref="88EmptyCond">EmptyCond</dfn>;</td></tr>
<tr><th id="584">584</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::TII" title='(anonymous namespace)::SSAIfConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a></span>, <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#88EmptyCond" title='EmptyCond' data-ref="88EmptyCond">EmptyCond</a>, <a class="local col7 ref" href="#87HeadDL" title='HeadDL' data-ref="87HeadDL">HeadDL</a>);</td></tr>
<tr><th id="585">585</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>);</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; *Head; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="tu member" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>);</td></tr>
<tr><th id="588">588</th><td>}</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="592">592</th><td><i>//                           EarlyIfConverter Pass</i></td></tr>
<tr><th id="593">593</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><b>namespace</b> {</td></tr>
<tr><th id="596">596</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="597">597</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::TII" title='(anonymous namespace)::EarlyIfConverter::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::EarlyIfConverter::TII">TII</dfn>;</td></tr>
<tr><th id="598">598</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::TRI" title='(anonymous namespace)::EarlyIfConverter::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::EarlyIfConverter::TRI">TRI</dfn>;</td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> <dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::SchedModel" title='(anonymous namespace)::EarlyIfConverter::SchedModel' data-type='llvm::MCSchedModel' data-ref="(anonymousnamespace)::EarlyIfConverter::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::MRI" title='(anonymous namespace)::EarlyIfConverter::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::EarlyIfConverter::MRI">MRI</dfn>;</td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</dfn>;</td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::Loops" title='(anonymous namespace)::EarlyIfConverter::Loops' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::EarlyIfConverter::Loops">Loops</dfn>;</td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-type='llvm::MachineTraceMetrics *' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</dfn>;</td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Ensemble" title='llvm::MachineTraceMetrics::Ensemble' data-ref="llvm::MachineTraceMetrics::Ensemble">Ensemble</a> *<dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-type='MachineTraceMetrics::Ensemble *' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</dfn>;</td></tr>
<tr><th id="605">605</th><td>  <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a> <dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-type='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</dfn>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><b>public</b>:</td></tr>
<tr><th id="608">608</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::EarlyIfConverter::ID" title='(anonymous namespace)::EarlyIfConverter::ID' data-type='char' data-ref="(anonymousnamespace)::EarlyIfConverter::ID">ID</dfn>;</td></tr>
<tr><th id="609">609</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverterC1Ev" title='(anonymous namespace)::EarlyIfConverter::EarlyIfConverter' data-type='void (anonymous namespace)::EarlyIfConverter::EarlyIfConverter()' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverterC1Ev">EarlyIfConverter</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::ID" title='(anonymous namespace)::EarlyIfConverter::ID' data-use='a' data-ref="(anonymousnamespace)::EarlyIfConverter::ID">ID</a>) {}</td></tr>
<tr><th id="610">610</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116EarlyIfConverter16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::EarlyIfConverter::getAnalysisUsage' data-type='void (anonymous namespace)::EarlyIfConverter::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116EarlyIfConverter16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="89AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="89AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::EarlyIfConverter::runOnMachineFunction' data-type='bool (anonymous namespace)::EarlyIfConverter::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="90MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="90MF">MF</dfn>) override;</td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116EarlyIfConverter11getPassNameEv" title='(anonymous namespace)::EarlyIfConverter::getPassName' data-type='llvm::StringRef (anonymous namespace)::EarlyIfConverter::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116EarlyIfConverter11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Early If-Conversion"</q>; }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><b>private</b>:</td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::EarlyIfConverter::tryConvertIf' data-type='bool (anonymous namespace)::EarlyIfConverter::tryConvertIf(llvm::MachineBasicBlock * )' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE">tryConvertIf</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*);</td></tr>
<tr><th id="616">616</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateDomTree' data-type='void (anonymous namespace)::EarlyIfConverter::updateDomTree(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</a>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <dfn class="local col1 decl" id="91Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="91Removed">Removed</dfn>);</td></tr>
<tr><th id="617">617</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateLoops' data-type='void (anonymous namespace)::EarlyIfConverter::updateLoops(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</a>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <dfn class="local col2 decl" id="92Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="92Removed">Removed</dfn>);</td></tr>
<tr><th id="618">618</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv" title='(anonymous namespace)::EarlyIfConverter::invalidateTraces' data-type='void (anonymous namespace)::EarlyIfConverter::invalidateTraces()' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv">invalidateTraces</a>();</td></tr>
<tr><th id="619">619</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv" title='(anonymous namespace)::EarlyIfConverter::shouldConvertIf' data-type='bool (anonymous namespace)::EarlyIfConverter::shouldConvertIf()' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">shouldConvertIf</a>();</td></tr>
<tr><th id="620">620</th><td>};</td></tr>
<tr><th id="621">621</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="(anonymousnamespace)::EarlyIfConverter::ID" title='(anonymous namespace)::EarlyIfConverter::ID' data-type='char' data-ref="(anonymousnamespace)::EarlyIfConverter::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="624">624</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::EarlyIfConverterID" title='llvm::EarlyIfConverterID' data-ref="llvm::EarlyIfConverterID">EarlyIfConverterID</dfn> = <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<a class="tu ref" href="#(anonymousnamespace)::EarlyIfConverter::ID" title='(anonymous namespace)::EarlyIfConverter::ID' data-ref="(anonymousnamespace)::EarlyIfConverter::ID">ID</a>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeEarlyIfConverterPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(EarlyIfConverter, DEBUG_TYPE,</td></tr>
<tr><th id="627">627</th><td>                      <q>"Early If Converter"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="628">628</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineBranchProbabilityInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBranchProbabilityInfo)</td></tr>
<tr><th id="629">629</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="630">630</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineTraceMetricsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineTraceMetrics)</td></tr>
<tr><th id="631">631</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Early If Converter&quot;, &quot;early-ifcvt&quot;, &amp;EarlyIfConverter::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;EarlyIfConverter&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeEarlyIfConverterPassFlag; void llvm::initializeEarlyIfConverterPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeEarlyIfConverterPassFlag, initializeEarlyIfConverterPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>, <a class="macro" href="#41" title="&quot;early-ifcvt&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="632">632</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Early If Converter"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116EarlyIfConverter16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::EarlyIfConverter::getAnalysisUsage' data-type='void (anonymous namespace)::EarlyIfConverter::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116EarlyIfConverter16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="93AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="93AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="635">635</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="636">636</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="637">637</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="638">638</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="639">639</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="640">640</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="641">641</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="642">642</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a></span>);</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Update the dominator tree after if-conversion erased some blocks.</i></td></tr>
<tr><th id="646">646</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateDomTree' data-type='void (anonymous namespace)::EarlyIfConverter::updateDomTree(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <dfn class="local col4 decl" id="94Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="94Removed">Removed</dfn>) {</td></tr>
<tr><th id="647">647</th><td>  <i>// convertIf can remove TBB, FBB, and Tail can be merged into Head.</i></td></tr>
<tr><th id="648">648</th><td><i>  // TBB and FBB should not dominate any blocks.</i></td></tr>
<tr><th id="649">649</th><td><i>  // Tail children should be transferred to Head.</i></td></tr>
<tr><th id="650">650</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col5 decl" id="95HeadNode" title='HeadNode' data-type='MachineDomTreeNode *' data-ref="95HeadNode">HeadNode</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>);</td></tr>
<tr><th id="651">651</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="96i" title='i' data-type='unsigned int' data-ref="96i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="97e" title='e' data-type='unsigned int' data-ref="97e">e</dfn> = <a class="local col4 ref" href="#94Removed" title='Removed' data-ref="94Removed">Removed</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a> != <a class="local col7 ref" href="#97e" title='e' data-ref="97e">e</a>; ++<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>) {</td></tr>
<tr><th id="652">652</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col8 decl" id="98Node" title='Node' data-type='MachineDomTreeNode *' data-ref="98Node">Node</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col4 ref" href="#94Removed" title='Removed' data-ref="94Removed">Removed</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>]</a>);</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node != HeadNode &amp;&amp; &quot;Cannot erase the head node&quot;) ? void (0) : __assert_fail (&quot;Node != HeadNode &amp;&amp; \&quot;Cannot erase the head node\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 653, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98Node" title='Node' data-ref="98Node">Node</a> != <a class="local col5 ref" href="#95HeadNode" title='HeadNode' data-ref="95HeadNode">HeadNode</a> &amp;&amp; <q>"Cannot erase the head node"</q>);</td></tr>
<tr><th id="654">654</th><td>    <b>while</b> (<a class="local col8 ref" href="#98Node" title='Node' data-ref="98Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase14getNumChildrenEv" title='llvm::DomTreeNodeBase::getNumChildren' data-ref="_ZNK4llvm15DomTreeNodeBase14getNumChildrenEv">getNumChildren</a>()) {</td></tr>
<tr><th id="655">655</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node-&gt;getBlock() == IfConv.Tail &amp;&amp; &quot;Unexpected children&quot;) ? void (0) : __assert_fail (&quot;Node-&gt;getBlock() == IfConv.Tail &amp;&amp; \&quot;Unexpected children\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/EarlyIfConversion.cpp&quot;, 655, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98Node" title='Node' data-ref="98Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() == <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a> &amp;&amp; <q>"Unexpected children"</q>);</td></tr>
<tr><th id="656">656</th><td>      <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_15DomTreeNodeBaseINS_17MachineBasicBlockEEES4_" title='llvm::MachineDominatorTree::changeImmediateDominator' data-ref="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_15DomTreeNodeBaseINS_17MachineBasicBlockEEES4_">changeImmediateDominator</a>(<a class="local col8 ref" href="#98Node" title='Node' data-ref="98Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4backEv" title='std::vector::back' data-ref="_ZNKSt6vector4backEv">back</a>(), <a class="local col5 ref" href="#95HeadNode" title='HeadNode' data-ref="95HeadNode">HeadNode</a>);</td></tr>
<tr><th id="657">657</th><td>    }</td></tr>
<tr><th id="658">658</th><td>    <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree9eraseNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::eraseNode' data-ref="_ZN4llvm20MachineDominatorTree9eraseNodeEPNS_17MachineBasicBlockE">eraseNode</a>(<a class="local col4 ref" href="#94Removed" title='Removed' data-ref="94Removed">Removed</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>]</a>);</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Update LoopInfo after if-conversion.</i></td></tr>
<tr><th id="663">663</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateLoops' data-type='void (anonymous namespace)::EarlyIfConverter::updateLoops(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <dfn class="local col9 decl" id="99Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="99Removed">Removed</dfn>) {</td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Loops" title='(anonymous namespace)::EarlyIfConverter::Loops' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Loops">Loops</a>)</td></tr>
<tr><th id="665">665</th><td>    <b>return</b>;</td></tr>
<tr><th id="666">666</th><td>  <i>// If-conversion doesn't change loop structure, and it doesn't mess with back</i></td></tr>
<tr><th id="667">667</th><td><i>  // edges, so updating LoopInfo is simply removing the dead blocks.</i></td></tr>
<tr><th id="668">668</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100i" title='i' data-type='unsigned int' data-ref="100i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="101e" title='e' data-type='unsigned int' data-ref="101e">e</dfn> = <a class="local col9 ref" href="#99Removed" title='Removed' data-ref="99Removed">Removed</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a> != <a class="local col1 ref" href="#101e" title='e' data-ref="101e">e</a>; ++<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>)</td></tr>
<tr><th id="669">669</th><td>    <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Loops" title='(anonymous namespace)::EarlyIfConverter::Loops' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Loops">Loops</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm15MachineLoopInfo11removeBlockEPNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::removeBlock' data-ref="_ZN4llvm15MachineLoopInfo11removeBlockEPNS_17MachineBasicBlockE">removeBlock</a>(<a class="local col9 ref" href="#99Removed" title='Removed' data-ref="99Removed">Removed</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv">/// Invalidate MachineTraceMetrics before if-conversion.</i></td></tr>
<tr><th id="673">673</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv" title='(anonymous namespace)::EarlyIfConverter::invalidateTraces' data-type='void (anonymous namespace)::EarlyIfConverter::invalidateTraces()' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv">invalidateTraces</dfn>() {</td></tr>
<tr><th id="674">674</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics14verifyAnalysisEv" title='llvm::MachineTraceMetrics::verifyAnalysis' data-ref="_ZNK4llvm19MachineTraceMetrics14verifyAnalysisEv">verifyAnalysis</a>();</td></tr>
<tr><th id="675">675</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>);</td></tr>
<tr><th id="676">676</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>);</td></tr>
<tr><th id="677">677</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>);</td></tr>
<tr><th id="678">678</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::FBB" title='(anonymous namespace)::SSAIfConv::FBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::FBB">FBB</a>);</td></tr>
<tr><th id="679">679</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics14verifyAnalysisEv" title='llvm::MachineTraceMetrics::verifyAnalysis' data-ref="_ZNK4llvm19MachineTraceMetrics14verifyAnalysisEv">verifyAnalysis</a>();</td></tr>
<tr><th id="680">680</th><td>}</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><i  data-doc="_ZL9adjCyclesji">// Adjust cycles with downward saturation.</i></td></tr>
<tr><th id="683">683</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL9adjCyclesji" title='adjCycles' data-type='unsigned int adjCycles(unsigned int Cyc, int Delta)' data-ref="_ZL9adjCyclesji">adjCycles</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102Cyc" title='Cyc' data-type='unsigned int' data-ref="102Cyc">Cyc</dfn>, <em>int</em> <dfn class="local col3 decl" id="103Delta" title='Delta' data-type='int' data-ref="103Delta">Delta</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Delta" title='Delta' data-ref="103Delta">Delta</a> &lt; <var>0</var> &amp;&amp; <a class="local col2 ref" href="#102Cyc" title='Cyc' data-ref="102Cyc">Cyc</a> + <a class="local col3 ref" href="#103Delta" title='Delta' data-ref="103Delta">Delta</a> &gt; <a class="local col2 ref" href="#102Cyc" title='Cyc' data-ref="102Cyc">Cyc</a>)</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="686">686</th><td>  <b>return</b> <a class="local col2 ref" href="#102Cyc" title='Cyc' data-ref="102Cyc">Cyc</a> + <a class="local col3 ref" href="#103Delta" title='Delta' data-ref="103Delta">Delta</a>;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">/// Apply cost model and heuristics to the if-conversion in IfConv.</i></td></tr>
<tr><th id="690">690</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">/// Return true if the conversion is a good idea.</i></td></tr>
<tr><th id="691">691</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">///</i></td></tr>
<tr><th id="692">692</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv" title='(anonymous namespace)::EarlyIfConverter::shouldConvertIf' data-type='bool (anonymous namespace)::EarlyIfConverter::shouldConvertIf()' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">shouldConvertIf</dfn>() {</td></tr>
<tr><th id="693">693</th><td>  <i>// Stress testing mode disables all cost considerations.</i></td></tr>
<tr><th id="694">694</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Stress" title='Stress' data-use='m' data-ref="Stress">Stress</a>)</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a>)</td></tr>
<tr><th id="698">698</th><td>    <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics11getEnsembleENS0_8StrategyE" title='llvm::MachineTraceMetrics::getEnsemble' data-ref="_ZN4llvm19MachineTraceMetrics11getEnsembleENS0_8StrategyE">getEnsemble</a>(<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount" title='llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount' data-ref="llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount">TS_MinInstrCount</a>);</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Trace" title='llvm::MachineTraceMetrics::Trace' data-ref="llvm::MachineTraceMetrics::Trace">Trace</a> <dfn class="local col4 decl" id="104TBBTrace" title='TBBTrace' data-type='MachineTraceMetrics::Trace' data-ref="104TBBTrace">TBBTrace</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::Ensemble::getTrace' data-ref="_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE">getTrace</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv" title='(anonymous namespace)::SSAIfConv::getTPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getTPredEv">getTPred</a>());</td></tr>
<tr><th id="701">701</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Trace" title='llvm::MachineTraceMetrics::Trace' data-ref="llvm::MachineTraceMetrics::Trace">Trace</a> <dfn class="local col5 decl" id="105FBBTrace" title='FBBTrace' data-type='MachineTraceMetrics::Trace' data-ref="105FBBTrace">FBBTrace</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::Ensemble::getTrace' data-ref="_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE">getTrace</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv" title='(anonymous namespace)::SSAIfConv::getFPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_19SSAIfConv8getFPredEv">getFPred</a>());</td></tr>
<tr><th id="702">702</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;TBB: &quot; &lt;&lt; TBBTrace &lt;&lt; &quot;FBB: &quot; &lt;&lt; FBBTrace; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TBB: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_19MachineTraceMetrics5TraceE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_19MachineTraceMetrics5TraceE">&lt;&lt;</a> <a class="local col4 ref" href="#104TBBTrace" title='TBBTrace' data-ref="104TBBTrace">TBBTrace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FBB: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_19MachineTraceMetrics5TraceE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_19MachineTraceMetrics5TraceE">&lt;&lt;</a> <a class="local col5 ref" href="#105FBBTrace" title='FBBTrace' data-ref="105FBBTrace">FBBTrace</a>);</td></tr>
<tr><th id="703">703</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106MinCrit" title='MinCrit' data-type='unsigned int' data-ref="106MinCrit">MinCrit</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col4 ref" href="#104TBBTrace" title='TBBTrace' data-ref="104TBBTrace">TBBTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace15getCriticalPathEv" title='llvm::MachineTraceMetrics::Trace::getCriticalPath' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace15getCriticalPathEv">getCriticalPath</a>(),</td></tr>
<tr><th id="704">704</th><td>                              <a class="local col5 ref" href="#105FBBTrace" title='FBBTrace' data-ref="105FBBTrace">FBBTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace15getCriticalPathEv" title='llvm::MachineTraceMetrics::Trace::getCriticalPath' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace15getCriticalPathEv">getCriticalPath</a>());</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <i>// Set a somewhat arbitrary limit on the critical path extension we accept.</i></td></tr>
<tr><th id="707">707</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107CritLimit" title='CritLimit' data-type='unsigned int' data-ref="107CritLimit">CritLimit</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::SchedModel" title='(anonymous namespace)::EarlyIfConverter::SchedModel' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::MispredictPenalty" title='llvm::MCSchedModel::MispredictPenalty' data-ref="llvm::MCSchedModel::MispredictPenalty">MispredictPenalty</a>/<var>2</var>;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <i>// If-conversion only makes sense when there is unexploited ILP. Compute the</i></td></tr>
<tr><th id="710">710</th><td><i>  // maximum-ILP resource length of the trace after if-conversion. Compare it</i></td></tr>
<tr><th id="711">711</th><td><i>  // to the shortest critical path.</i></td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>1</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="108ExtraBlocks" title='ExtraBlocks' data-type='SmallVector&lt;const llvm::MachineBasicBlock *, 1&gt;' data-ref="108ExtraBlocks">ExtraBlocks</dfn>;</td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>)</td></tr>
<tr><th id="714">714</th><td>    <a class="local col8 ref" href="#108ExtraBlocks" title='ExtraBlocks' data-ref="108ExtraBlocks">ExtraBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::TBB" title='(anonymous namespace)::SSAIfConv::TBB' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::TBB">TBB</a>);</td></tr>
<tr><th id="715">715</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109ResLength" title='ResLength' data-type='unsigned int' data-ref="109ResLength">ResLength</dfn> = <a class="local col5 ref" href="#105FBBTrace" title='FBBTrace' data-ref="105FBBTrace">FBBTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace17getResourceLengthENS_8ArrayRefIPKNS_17MachineBasicBlockEEENS2_IPKNS_16MCSchedClassDescEEESA_" title='llvm::MachineTraceMetrics::Trace::getResourceLength' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace17getResourceLengthENS_8ArrayRefIPKNS_17MachineBasicBlockEEENS2_IPKNS_16MCSchedClassDescEEESA_">getResourceLength</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#108ExtraBlocks" title='ExtraBlocks' data-ref="108ExtraBlocks">ExtraBlocks</a>);</td></tr>
<tr><th id="716">716</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Resource length &quot; &lt;&lt; ResLength &lt;&lt; &quot;, minimal critical path &quot; &lt;&lt; MinCrit &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Resource length "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#109ResLength" title='ResLength' data-ref="109ResLength">ResLength</a></td></tr>
<tr><th id="717">717</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", minimal critical path "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#106MinCrit" title='MinCrit' data-ref="106MinCrit">MinCrit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (<a class="local col9 ref" href="#109ResLength" title='ResLength' data-ref="109ResLength">ResLength</a> &gt; <a class="local col6 ref" href="#106MinCrit" title='MinCrit' data-ref="106MinCrit">MinCrit</a> + <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a>) {</td></tr>
<tr><th id="719">719</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Not enough available ILP.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Not enough available ILP.\n"</q>);</td></tr>
<tr><th id="720">720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="721">721</th><td>  }</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>  <i>// Assume that the depth of the first head terminator will also be the depth</i></td></tr>
<tr><th id="724">724</th><td><i>  // of the select instruction inserted, as determined by the flag dependency.</i></td></tr>
<tr><th id="725">725</th><td><i>  // TBB / FBB data dependencies may delay the select even more.</i></td></tr>
<tr><th id="726">726</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Trace" title='llvm::MachineTraceMetrics::Trace' data-ref="llvm::MachineTraceMetrics::Trace">Trace</a> <dfn class="local col0 decl" id="110HeadTrace" title='HeadTrace' data-type='MachineTraceMetrics::Trace' data-ref="110HeadTrace">HeadTrace</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::Ensemble::getTrace' data-ref="_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE">getTrace</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>);</td></tr>
<tr><th id="727">727</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111BranchDepth" title='BranchDepth' data-type='unsigned int' data-ref="111BranchDepth">BranchDepth</dfn> =</td></tr>
<tr><th id="728">728</th><td>      <a class="local col0 ref" href="#110HeadTrace" title='HeadTrace' data-ref="110HeadTrace">HeadTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getInstrCycles' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE">getInstrCycles</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Head" title='(anonymous namespace)::SSAIfConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()).<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::InstrCycles::Depth" title='llvm::MachineTraceMetrics::InstrCycles::Depth' data-ref="llvm::MachineTraceMetrics::InstrCycles::Depth">Depth</a>;</td></tr>
<tr><th id="729">729</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Branch depth: &quot; &lt;&lt; BranchDepth &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Branch depth: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#111BranchDepth" title='BranchDepth' data-ref="111BranchDepth">BranchDepth</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <i>// Look at all the tail phis, and compute the critical path extension caused</i></td></tr>
<tr><th id="732">732</th><td><i>  // by inserting select instructions.</i></td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Trace" title='llvm::MachineTraceMetrics::Trace' data-ref="llvm::MachineTraceMetrics::Trace">Trace</a> <dfn class="local col2 decl" id="112TailTrace" title='TailTrace' data-type='MachineTraceMetrics::Trace' data-ref="112TailTrace">TailTrace</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::Ensemble::getTrace' data-ref="_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE">getTrace</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::Tail" title='(anonymous namespace)::SSAIfConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::Tail">Tail</a>);</td></tr>
<tr><th id="734">734</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113i" title='i' data-type='unsigned int' data-ref="113i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114e" title='e' data-type='unsigned int' data-ref="114e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a> != <a class="local col4 ref" href="#114e" title='e' data-ref="114e">e</a>; ++<a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a>) {</td></tr>
<tr><th id="735">735</th><td>    <a class="tu type" href="#(anonymousnamespace)::SSAIfConv" title='(anonymous namespace)::SSAIfConv' data-ref="(anonymousnamespace)::SSAIfConv">SSAIfConv</a>::<a class="tu type" href="#(anonymousnamespace)::SSAIfConv::PHIInfo" title='(anonymous namespace)::SSAIfConv::PHIInfo' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo">PHIInfo</a> &amp;<dfn class="local col5 decl" id="115PI" title='PI' data-type='SSAIfConv::PHIInfo &amp;' data-ref="115PI">PI</dfn> = <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIs" title='(anonymous namespace)::SSAIfConv::PHIs' data-use='m' data-ref="(anonymousnamespace)::SSAIfConv::PHIs">PHIs</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#113i" title='i' data-ref="113i">i</a>]</a>;</td></tr>
<tr><th id="736">736</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="116Slack" title='Slack' data-type='unsigned int' data-ref="116Slack">Slack</dfn> = <a class="local col2 ref" href="#112TailTrace" title='TailTrace' data-ref="112TailTrace">TailTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace13getInstrSlackERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getInstrSlack' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace13getInstrSlackERKNS_12MachineInstrE">getInstrSlack</a>(*<a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="737">737</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117MaxDepth" title='MaxDepth' data-type='unsigned int' data-ref="117MaxDepth">MaxDepth</dfn> = <a class="local col6 ref" href="#116Slack" title='Slack' data-ref="116Slack">Slack</a> + <a class="local col2 ref" href="#112TailTrace" title='TailTrace' data-ref="112TailTrace">TailTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getInstrCycles' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE">getInstrCycles</a>(*<a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::InstrCycles::Depth" title='llvm::MachineTraceMetrics::InstrCycles::Depth' data-ref="llvm::MachineTraceMetrics::InstrCycles::Depth">Depth</a>;</td></tr>
<tr><th id="738">738</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Slack &quot; &lt;&lt; Slack &lt;&lt; &quot;:\t&quot; &lt;&lt; *PI.PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Slack "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#116Slack" title='Slack' data-ref="116Slack">Slack</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <i>// The condition is pulled into the critical path.</i></td></tr>
<tr><th id="741">741</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118CondDepth" title='CondDepth' data-type='unsigned int' data-ref="118CondDepth">CondDepth</dfn> = <a class="tu ref" href="#_ZL9adjCyclesji" title='adjCycles' data-use='c' data-ref="_ZL9adjCyclesji">adjCycles</a>(<a class="local col1 ref" href="#111BranchDepth" title='BranchDepth' data-ref="111BranchDepth">BranchDepth</a>, <a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::CondCycles' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::CondCycles">CondCycles</a>);</td></tr>
<tr><th id="742">742</th><td>    <b>if</b> (<a class="local col8 ref" href="#118CondDepth" title='CondDepth' data-ref="118CondDepth">CondDepth</a> &gt; <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>) {</td></tr>
<tr><th id="743">743</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="119Extra" title='Extra' data-type='unsigned int' data-ref="119Extra">Extra</dfn> = <a class="local col8 ref" href="#118CondDepth" title='CondDepth' data-ref="118CondDepth">CondDepth</a> - <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>;</td></tr>
<tr><th id="744">744</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Condition adds &quot; &lt;&lt; Extra &lt;&lt; &quot; cycles.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Condition adds "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#119Extra" title='Extra' data-ref="119Extra">Extra</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles.\n"</q>);</td></tr>
<tr><th id="745">745</th><td>      <b>if</b> (<a class="local col9 ref" href="#119Extra" title='Extra' data-ref="119Extra">Extra</a> &gt; <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a>) {</td></tr>
<tr><th id="746">746</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Exceeds limit of &quot; &lt;&lt; CritLimit &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exceeds limit of "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="747">747</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="748">748</th><td>      }</td></tr>
<tr><th id="749">749</th><td>    }</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>    <i>// The TBB value is pulled into the critical path.</i></td></tr>
<tr><th id="752">752</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="120TDepth" title='TDepth' data-type='unsigned int' data-ref="120TDepth">TDepth</dfn> = <a class="tu ref" href="#_ZL9adjCyclesji" title='adjCycles' data-use='c' data-ref="_ZL9adjCyclesji">adjCycles</a>(<a class="local col4 ref" href="#104TBBTrace" title='TBBTrace' data-ref="104TBBTrace">TBBTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace11getPHIDepthERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getPHIDepth' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace11getPHIDepthERKNS_12MachineInstrE">getPHIDepth</a>(*<a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>), <a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::TCycles' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::TCycles">TCycles</a>);</td></tr>
<tr><th id="753">753</th><td>    <b>if</b> (<a class="local col0 ref" href="#120TDepth" title='TDepth' data-ref="120TDepth">TDepth</a> &gt; <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>) {</td></tr>
<tr><th id="754">754</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="121Extra" title='Extra' data-type='unsigned int' data-ref="121Extra">Extra</dfn> = <a class="local col0 ref" href="#120TDepth" title='TDepth' data-ref="120TDepth">TDepth</a> - <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>;</td></tr>
<tr><th id="755">755</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;TBB data adds &quot; &lt;&lt; Extra &lt;&lt; &quot; cycles.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TBB data adds "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121Extra" title='Extra' data-ref="121Extra">Extra</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles.\n"</q>);</td></tr>
<tr><th id="756">756</th><td>      <b>if</b> (<a class="local col1 ref" href="#121Extra" title='Extra' data-ref="121Extra">Extra</a> &gt; <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a>) {</td></tr>
<tr><th id="757">757</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Exceeds limit of &quot; &lt;&lt; CritLimit &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exceeds limit of "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="758">758</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="759">759</th><td>      }</td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <i>// The FBB value is pulled into the critical path.</i></td></tr>
<tr><th id="763">763</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="122FDepth" title='FDepth' data-type='unsigned int' data-ref="122FDepth">FDepth</dfn> = <a class="tu ref" href="#_ZL9adjCyclesji" title='adjCycles' data-use='c' data-ref="_ZL9adjCyclesji">adjCycles</a>(<a class="local col5 ref" href="#105FBBTrace" title='FBBTrace' data-ref="105FBBTrace">FBBTrace</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace11getPHIDepthERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getPHIDepth' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace11getPHIDepthERKNS_12MachineInstrE">getPHIDepth</a>(*<a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::PHI" title='(anonymous namespace)::SSAIfConv::PHIInfo::PHI' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::PHI">PHI</a>), <a class="local col5 ref" href="#115PI" title='PI' data-ref="115PI">PI</a>.<a class="tu ref" href="#(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles" title='(anonymous namespace)::SSAIfConv::PHIInfo::FCycles' data-use='r' data-ref="(anonymousnamespace)::SSAIfConv::PHIInfo::FCycles">FCycles</a>);</td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="local col2 ref" href="#122FDepth" title='FDepth' data-ref="122FDepth">FDepth</a> &gt; <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>) {</td></tr>
<tr><th id="765">765</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="123Extra" title='Extra' data-type='unsigned int' data-ref="123Extra">Extra</dfn> = <a class="local col2 ref" href="#122FDepth" title='FDepth' data-ref="122FDepth">FDepth</a> - <a class="local col7 ref" href="#117MaxDepth" title='MaxDepth' data-ref="117MaxDepth">MaxDepth</a>;</td></tr>
<tr><th id="766">766</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;FBB data adds &quot; &lt;&lt; Extra &lt;&lt; &quot; cycles.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FBB data adds "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#123Extra" title='Extra' data-ref="123Extra">Extra</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles.\n"</q>);</td></tr>
<tr><th id="767">767</th><td>      <b>if</b> (<a class="local col3 ref" href="#123Extra" title='Extra' data-ref="123Extra">Extra</a> &gt; <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a>) {</td></tr>
<tr><th id="768">768</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;Exceeds limit of &quot; &lt;&lt; CritLimit &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exceeds limit of "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#107CritLimit" title='CritLimit' data-ref="107CritLimit">CritLimit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="769">769</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="770">770</th><td>      }</td></tr>
<tr><th id="771">771</th><td>    }</td></tr>
<tr><th id="772">772</th><td>  }</td></tr>
<tr><th id="773">773</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE">/// Attempt repeated if-conversion on MBB, return true if successful.</i></td></tr>
<tr><th id="777">777</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="778">778</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::EarlyIfConverter::tryConvertIf' data-type='bool (anonymous namespace)::EarlyIfConverter::tryConvertIf(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE">tryConvertIf</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="124MBB">MBB</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <em>bool</em> <dfn class="local col5 decl" id="125Changed" title='Changed' data-type='bool' data-ref="125Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="780">780</th><td>  <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSAIfConv::canConvertIf' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE">canConvertIf</a>(<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv" title='(anonymous namespace)::EarlyIfConverter::shouldConvertIf' data-use='c' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter15shouldConvertIfEv">shouldConvertIf</a>()) {</td></tr>
<tr><th id="781">781</th><td>    <i>// If-convert MBB and update analyses.</i></td></tr>
<tr><th id="782">782</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv" title='(anonymous namespace)::EarlyIfConverter::invalidateTraces' data-use='c' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter16invalidateTracesEv">invalidateTraces</a>();</td></tr>
<tr><th id="783">783</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="126RemovedBlocks" title='RemovedBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="126RemovedBlocks">RemovedBlocks</dfn>;</td></tr>
<tr><th id="784">784</th><td>    <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSAIfConv::convertIf' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv9convertIfERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convertIf</a>(<span class='refarg'><a class="local col6 ref" href="#126RemovedBlocks" title='RemovedBlocks' data-ref="126RemovedBlocks">RemovedBlocks</a></span>);</td></tr>
<tr><th id="785">785</th><td>    <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="786">786</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateDomTree' data-use='c' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#126RemovedBlocks" title='RemovedBlocks' data-ref="126RemovedBlocks">RemovedBlocks</a>);</td></tr>
<tr><th id="787">787</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::EarlyIfConverter::updateLoops' data-use='c' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#126RemovedBlocks" title='RemovedBlocks' data-ref="126RemovedBlocks">RemovedBlocks</a>);</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a>;</td></tr>
<tr><th id="790">790</th><td>}</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::EarlyIfConverter" title='(anonymous namespace)::EarlyIfConverter' data-ref="(anonymousnamespace)::EarlyIfConverter">EarlyIfConverter</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116EarlyIfConverter20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::EarlyIfConverter::runOnMachineFunction' data-type='bool (anonymous namespace)::EarlyIfConverter::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="127MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="127MF">MF</dfn>) {</td></tr>
<tr><th id="793">793</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;early-ifcvt&quot;)) { dbgs() &lt;&lt; &quot;********** EARLY IF-CONVERSION **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** EARLY IF-CONVERSION **********\n"</q></td></tr>
<tr><th id="794">794</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#127MF" title='MF' data-ref="127MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="795">795</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#127MF" title='MF' data-ref="127MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="796">796</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <i>// Only run if conversion if the target wants it.</i></td></tr>
<tr><th id="799">799</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="128STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="128STI">STI</dfn> = <a class="local col7 ref" href="#127MF" title='MF' data-ref="127MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128STI" title='STI' data-ref="128STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo23enableEarlyIfConversionEv" title='llvm::TargetSubtargetInfo::enableEarlyIfConversion' data-ref="_ZNK4llvm19TargetSubtargetInfo23enableEarlyIfConversionEv">enableEarlyIfConversion</a>())</td></tr>
<tr><th id="801">801</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::TII" title='(anonymous namespace)::EarlyIfConverter::TII' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::TII">TII</a> = <a class="local col8 ref" href="#128STI" title='STI' data-ref="128STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::TRI" title='(anonymous namespace)::EarlyIfConverter::TRI' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::TRI">TRI</a> = <a class="local col8 ref" href="#128STI" title='STI' data-ref="128STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="805">805</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::SchedModel" title='(anonymous namespace)::EarlyIfConverter::SchedModel' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::SchedModel">SchedModel</a> <a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#244" title='llvm::MCSchedModel::operator=' data-ref="_ZN4llvm12MCSchedModelaSERKS0_">=</a> <a class="local col8 ref" href="#128STI" title='STI' data-ref="128STI">STI</a>.<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="806">806</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MRI" title='(anonymous namespace)::EarlyIfConverter::MRI' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::MRI">MRI</a> = &amp;<a class="local col7 ref" href="#127MF" title='MF' data-ref="127MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="807">807</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="808">808</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Loops" title='(anonymous namespace)::EarlyIfConverter::Loops' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::Loops">Loops</a> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="809">809</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::Traces" title='(anonymous namespace)::EarlyIfConverter::Traces' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::Traces">Traces</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="810">810</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::MinInstr" title='(anonymous namespace)::EarlyIfConverter::MinInstr' data-use='w' data-ref="(anonymousnamespace)::EarlyIfConverter::MinInstr">MinInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>bool</em> <dfn class="local col9 decl" id="129Changed" title='Changed' data-type='bool' data-ref="129Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="813">813</th><td>  <a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::IfConv" title='(anonymous namespace)::EarlyIfConverter::IfConv' data-use='m' data-ref="(anonymousnamespace)::EarlyIfConverter::IfConv">IfConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SSAIfConv::runOnMachineFunction' data-use='c' data-ref="_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col7 ref" href="#127MF" title='MF' data-ref="127MF">MF</a></span>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// Visit blocks in dominator tree post-order. The post-order enables nested</i></td></tr>
<tr><th id="816">816</th><td><i>  // if-conversion in a single pass. The tryConvertIf() function may erase</i></td></tr>
<tr><th id="817">817</th><td><i>  // blocks, but only blocks dominated by the head block. This makes it safe to</i></td></tr>
<tr><th id="818">818</th><td><i>  // update the dominator tree while the post-order iterator is still active.</i></td></tr>
<tr><th id="819">819</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="130DomNode" title='DomNode' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="130DomNode">DomNode</dfn> : <a class="ref" href="../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm10post_orderERKT_" title='llvm::post_order' data-ref="_ZN4llvm10post_orderERKT_">post_order</a>(<a class="tu member" href="#(anonymousnamespace)::EarlyIfConverter::DomTree" title='(anonymous namespace)::EarlyIfConverter::DomTree' data-use='r' data-ref="(anonymousnamespace)::EarlyIfConverter::DomTree">DomTree</a>))</td></tr>
<tr><th id="820">820</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::EarlyIfConverter::tryConvertIf' data-use='c' data-ref="_ZN12_GLOBAL__N_116EarlyIfConverter12tryConvertIfEPN4llvm17MachineBasicBlockE">tryConvertIf</a>(<a class="local col0 ref" href="#130DomNode" title='DomNode' data-ref="130DomNode">DomNode</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>()))</td></tr>
<tr><th id="821">821</th><td>      <a class="local col9 ref" href="#129Changed" title='Changed' data-ref="129Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <b>return</b> <a class="local col9 ref" href="#129Changed" title='Changed' data-ref="129Changed">Changed</a>;</td></tr>
<tr><th id="824">824</th><td>}</td></tr>
<tr><th id="825">825</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
