// Seed: 433119892
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input reg id_4,
    input logic id_5,
    output id_6
);
  always @(1'b0 or posedge 1) if (!id_3) id_0 <= 0;
  always @(posedge id_3) begin
    id_6 <= id_4;
  end
endmodule
