

================================================================
== Vitis HLS Report for 'attention'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.929 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  0.367 us|  0.367 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181                  |attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2                  |        8|        8|  26.664 ns|  26.664 ns|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189  |attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |       14|       14|  46.662 ns|  46.662 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200                |attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2                |       40|       40|   0.133 us|   0.133 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214                |attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4                |       31|       31|   0.103 us|   0.103 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226                                 |attention_Pipeline_VITIS_LOOP_8_1                                 |        8|        8|  26.664 ns|  26.664 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%qk_scaled_exp_loc = alloca i64 1"   --->   Operation 11 'alloca' 'qk_scaled_exp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_loc = alloca i64 1"   --->   Operation 12 'alloca' 'qk_scaled_exp_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'qk_scaled_exp_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'qk_scaled_exp_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qk_scaled_loc = alloca i64 1"   --->   Operation 15 'alloca' 'qk_scaled_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_scaled_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'qk_scaled_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_scaled_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'qk_scaled_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_scaled_3_loc = alloca i64 1"   --->   Operation 18 'alloca' 'qk_scaled_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_91_loc = alloca i64 1"   --->   Operation 19 'alloca' 'qk_91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qk_102_loc = alloca i64 1"   --->   Operation 20 'alloca' 'qk_102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%qk_113_loc = alloca i64 1"   --->   Operation 21 'alloca' 'qk_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qk_124_loc = alloca i64 1"   --->   Operation 22 'alloca' 'qk_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%k_t = alloca i64 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:20]   --->   Operation 23 'alloca' 'k_t' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, i32 %k, i32 %k_t"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 25 [1/2] (1.34ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, i32 %k, i32 %k_t"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, i32 %q, i32 %k_t, i32 %qk_124_loc, i32 %qk_113_loc, i32 %qk_102_loc, i32 %qk_91_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, i32 %q, i32 %k_t, i32 %qk_124_loc, i32 %qk_113_loc, i32 %qk_102_loc, i32 %qk_91_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 28 [1/1] (1.00ns)   --->   "%d_k_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %d_k"   --->   Operation 28 'read' 'd_k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%qk_124_loc_load = load i32 %qk_124_loc"   --->   Operation 29 'load' 'qk_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%qk_113_loc_load = load i32 %qk_113_loc"   --->   Operation 30 'load' 'qk_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%qk_102_loc_load = load i32 %qk_102_loc"   --->   Operation 31 'load' 'qk_102_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%qk_91_loc_load = load i32 %qk_91_loc"   --->   Operation 32 'load' 'qk_91_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (1.61ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %qk_102_loc_load, i32 %qk_91_loc_load, i32 %qk_124_loc_load, i32 %qk_113_loc_load, i32 %d_k_read, i32 %qk_scaled_3_loc, i32 %qk_scaled_2_loc, i32 %qk_scaled_1_loc, i32 %qk_scaled_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i32 %v, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i32 %v, i64 0, i64 3"   --->   Operation 35 'getelementptr' 'v_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %qk_102_loc_load, i32 %qk_91_loc_load, i32 %qk_124_loc_load, i32 %qk_113_loc_load, i32 %d_k_read, i32 %qk_scaled_3_loc, i32 %qk_scaled_2_loc, i32 %qk_scaled_1_loc, i32 %qk_scaled_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 37 [2/2] (0.69ns)   --->   "%v_load = load i3 %v_addr"   --->   Operation 37 'load' 'v_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 38 [2/2] (0.69ns)   --->   "%v_load_1 = load i3 %v_addr_1"   --->   Operation 38 'load' 'v_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i32 %v, i64 0, i64 1"   --->   Operation 39 'getelementptr' 'v_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i32 %v, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'v_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%qk_scaled_3_loc_load = load i32 %qk_scaled_3_loc"   --->   Operation 41 'load' 'qk_scaled_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%qk_scaled_2_loc_load = load i32 %qk_scaled_2_loc"   --->   Operation 42 'load' 'qk_scaled_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%qk_scaled_1_loc_load = load i32 %qk_scaled_1_loc"   --->   Operation 43 'load' 'qk_scaled_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%qk_scaled_loc_load = load i32 %qk_scaled_loc"   --->   Operation 44 'load' 'qk_scaled_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (0.45ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, i32 %qk_scaled_1_loc_load, i32 %qk_scaled_loc_load, i32 %qk_scaled_3_loc_load, i32 %qk_scaled_2_loc_load, i32 %qk_scaled_exp_3_loc, i32 %qk_scaled_exp_2_loc, i32 %qk_scaled_exp_1_loc, i32 %qk_scaled_exp_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.45> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 46 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load = load i3 %v_addr"   --->   Operation 46 'load' 'v_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 47 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_1 = load i3 %v_addr_1"   --->   Operation 47 'load' 'v_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 48 [2/2] (0.69ns)   --->   "%v_load_2 = load i3 %v_addr_2"   --->   Operation 48 'load' 'v_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 49 [2/2] (0.69ns)   --->   "%v_load_3 = load i3 %v_addr_3"   --->   Operation 49 'load' 'v_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%v_addr_4 = getelementptr i32 %v, i64 0, i64 2"   --->   Operation 50 'getelementptr' 'v_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%v_addr_5 = getelementptr i32 %v, i64 0, i64 5"   --->   Operation 51 'getelementptr' 'v_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, i32 %qk_scaled_1_loc_load, i32 %qk_scaled_loc_load, i32 %qk_scaled_3_loc_load, i32 %qk_scaled_2_loc_load, i32 %qk_scaled_exp_3_loc, i32 %qk_scaled_exp_2_loc, i32 %qk_scaled_exp_1_loc, i32 %qk_scaled_exp_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 53 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_2 = load i3 %v_addr_2"   --->   Operation 53 'load' 'v_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 54 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_3 = load i3 %v_addr_3"   --->   Operation 54 'load' 'v_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 55 [2/2] (0.69ns)   --->   "%v_load_4 = load i3 %v_addr_4"   --->   Operation 55 'load' 'v_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 56 [2/2] (0.69ns)   --->   "%v_load_5 = load i3 %v_addr_5"   --->   Operation 56 'load' 'v_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_loc_load = load i32 %qk_scaled_exp_3_loc"   --->   Operation 57 'load' 'qk_scaled_exp_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_loc_load = load i32 %qk_scaled_exp_2_loc"   --->   Operation 58 'load' 'qk_scaled_exp_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_loc_load = load i32 %qk_scaled_exp_1_loc"   --->   Operation 59 'load' 'qk_scaled_exp_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%qk_scaled_exp_loc_load = load i32 %qk_scaled_exp_loc"   --->   Operation 60 'load' 'qk_scaled_exp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_4 = load i3 %v_addr_4"   --->   Operation 61 'load' 'v_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 62 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_5 = load i3 %v_addr_5"   --->   Operation 62 'load' 'v_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1, i32 %out_r, i32 %qk_scaled_exp_2_loc_load, i32 %qk_scaled_exp_loc_load, i32 %qk_scaled_exp_3_loc_load, i32 %qk_scaled_exp_1_loc_load, i32 %v_load, i32 %v_load_1, i32 %v_load_2, i32 %v_load_3, i32 %v_load_4, i32 %v_load_5"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:6]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:6]   --->   Operation 65 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_k"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_k, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_k, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1, i32 %out_r, i32 %qk_scaled_exp_2_loc_load, i32 %qk_scaled_exp_loc_load, i32 %qk_scaled_exp_3_loc_load, i32 %qk_scaled_exp_1_loc_load, i32 %v_load, i32 %v_load_1, i32 %v_load_2, i32 %v_load_3, i32 %v_load_4, i32 %v_load_5"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:37]   --->   Operation 79 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=bram:ce=0
Port [ q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ d_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
qk_scaled_exp_loc        (alloca       ) [ 00111111110]
qk_scaled_exp_1_loc      (alloca       ) [ 00111111110]
qk_scaled_exp_2_loc      (alloca       ) [ 00111111110]
qk_scaled_exp_3_loc      (alloca       ) [ 00111111110]
qk_scaled_loc            (alloca       ) [ 00111111000]
qk_scaled_1_loc          (alloca       ) [ 00111111000]
qk_scaled_2_loc          (alloca       ) [ 00111111000]
qk_scaled_3_loc          (alloca       ) [ 00111111000]
qk_91_loc                (alloca       ) [ 00111100000]
qk_102_loc               (alloca       ) [ 00111100000]
qk_113_loc               (alloca       ) [ 00111100000]
qk_124_loc               (alloca       ) [ 00111100000]
k_t                      (alloca       ) [ 00111000000]
call_ln0                 (call         ) [ 00000000000]
call_ln0                 (call         ) [ 00000000000]
d_k_read                 (read         ) [ 00000010000]
qk_124_loc_load          (load         ) [ 00000010000]
qk_113_loc_load          (load         ) [ 00000010000]
qk_102_loc_load          (load         ) [ 00000010000]
qk_91_loc_load           (load         ) [ 00000010000]
v_addr                   (getelementptr) [ 00000001000]
v_addr_1                 (getelementptr) [ 00000001000]
call_ln0                 (call         ) [ 00000000000]
v_addr_2                 (getelementptr) [ 00000000100]
v_addr_3                 (getelementptr) [ 00000000100]
qk_scaled_3_loc_load     (load         ) [ 00000000100]
qk_scaled_2_loc_load     (load         ) [ 00000000100]
qk_scaled_1_loc_load     (load         ) [ 00000000100]
qk_scaled_loc_load       (load         ) [ 00000000100]
v_load                   (load         ) [ 00000000111]
v_load_1                 (load         ) [ 00000000111]
v_addr_4                 (getelementptr) [ 00000000010]
v_addr_5                 (getelementptr) [ 00000000010]
call_ln0                 (call         ) [ 00000000000]
v_load_2                 (load         ) [ 00000000011]
v_load_3                 (load         ) [ 00000000011]
qk_scaled_exp_3_loc_load (load         ) [ 00000000001]
qk_scaled_exp_2_loc_load (load         ) [ 00000000001]
qk_scaled_exp_1_loc_load (load         ) [ 00000000001]
qk_scaled_exp_loc_load   (load         ) [ 00000000001]
v_load_4                 (load         ) [ 00000000001]
v_load_5                 (load         ) [ 00000000001]
spectopmodule_ln6        (spectopmodule) [ 00000000000]
specinterface_ln6        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
call_ln0                 (call         ) [ 00000000000]
ret_ln37                 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_Pipeline_VITIS_LOOP_8_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="qk_scaled_exp_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_exp_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="qk_scaled_exp_1_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_exp_1_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="qk_scaled_exp_2_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_exp_2_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="qk_scaled_exp_3_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_exp_3_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="qk_scaled_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="qk_scaled_1_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_1_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="qk_scaled_2_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_2_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="qk_scaled_3_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_scaled_3_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="qk_91_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_91_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="qk_102_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_102_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="qk_113_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_113_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="qk_124_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_124_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="k_t_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_t/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="d_k_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_k_read/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_1/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load_1/6 v_load_2/7 v_load_3/7 v_load_4/8 v_load_5/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="v_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_2/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="v_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_3/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_4/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v_addr_5_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_5/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="3" bw="32" slack="2"/>
<pin id="194" dir="0" index="4" bw="32" slack="2"/>
<pin id="195" dir="0" index="5" bw="32" slack="2"/>
<pin id="196" dir="0" index="6" bw="32" slack="2"/>
<pin id="197" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="0" index="4" bw="32" slack="0"/>
<pin id="206" dir="0" index="5" bw="32" slack="0"/>
<pin id="207" dir="0" index="6" bw="32" slack="4"/>
<pin id="208" dir="0" index="7" bw="32" slack="4"/>
<pin id="209" dir="0" index="8" bw="32" slack="4"/>
<pin id="210" dir="0" index="9" bw="32" slack="4"/>
<pin id="211" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="0" index="3" bw="32" slack="0"/>
<pin id="219" dir="0" index="4" bw="32" slack="0"/>
<pin id="220" dir="0" index="5" bw="32" slack="6"/>
<pin id="221" dir="0" index="6" bw="32" slack="6"/>
<pin id="222" dir="0" index="7" bw="32" slack="6"/>
<pin id="223" dir="0" index="8" bw="32" slack="6"/>
<pin id="224" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="32" slack="0"/>
<pin id="231" dir="0" index="4" bw="32" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="0"/>
<pin id="233" dir="0" index="6" bw="32" slack="2"/>
<pin id="234" dir="0" index="7" bw="32" slack="2"/>
<pin id="235" dir="0" index="8" bw="32" slack="1"/>
<pin id="236" dir="0" index="9" bw="32" slack="1"/>
<pin id="237" dir="0" index="10" bw="32" slack="0"/>
<pin id="238" dir="0" index="11" bw="32" slack="0"/>
<pin id="239" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="qk_124_loc_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_124_loc_load/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="qk_113_loc_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="4"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_113_loc_load/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="qk_102_loc_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="4"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_102_loc_load/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="qk_91_loc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="4"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_91_loc_load/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="qk_scaled_3_loc_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="6"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_3_loc_load/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="qk_scaled_2_loc_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="6"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_2_loc_load/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="qk_scaled_1_loc_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="6"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_1_loc_load/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="qk_scaled_loc_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="6"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_loc_load/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="qk_scaled_exp_3_loc_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="8"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_exp_3_loc_load/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="qk_scaled_exp_2_loc_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="8"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_exp_2_loc_load/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="qk_scaled_exp_1_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="8"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_exp_1_loc_load/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="qk_scaled_exp_loc_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="8"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_scaled_exp_loc_load/9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="qk_scaled_exp_loc_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="6"/>
<pin id="294" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_loc "/>
</bind>
</comp>

<comp id="298" class="1005" name="qk_scaled_exp_1_loc_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="6"/>
<pin id="300" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_1_loc "/>
</bind>
</comp>

<comp id="304" class="1005" name="qk_scaled_exp_2_loc_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="6"/>
<pin id="306" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_2_loc "/>
</bind>
</comp>

<comp id="310" class="1005" name="qk_scaled_exp_3_loc_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="6"/>
<pin id="312" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_3_loc "/>
</bind>
</comp>

<comp id="316" class="1005" name="qk_scaled_loc_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="4"/>
<pin id="318" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_scaled_loc "/>
</bind>
</comp>

<comp id="322" class="1005" name="qk_scaled_1_loc_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="4"/>
<pin id="324" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_scaled_1_loc "/>
</bind>
</comp>

<comp id="328" class="1005" name="qk_scaled_2_loc_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="4"/>
<pin id="330" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_scaled_2_loc "/>
</bind>
</comp>

<comp id="334" class="1005" name="qk_scaled_3_loc_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="4"/>
<pin id="336" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_scaled_3_loc "/>
</bind>
</comp>

<comp id="340" class="1005" name="qk_91_loc_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qk_91_loc "/>
</bind>
</comp>

<comp id="346" class="1005" name="qk_102_loc_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qk_102_loc "/>
</bind>
</comp>

<comp id="352" class="1005" name="qk_113_loc_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qk_113_loc "/>
</bind>
</comp>

<comp id="358" class="1005" name="qk_124_loc_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qk_124_loc "/>
</bind>
</comp>

<comp id="364" class="1005" name="d_k_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_k_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="v_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="v_addr_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="v_addr_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="v_addr_3_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="v_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="v_load_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_load_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="v_addr_4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="1"/>
<pin id="425" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="v_addr_5_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_5 "/>
</bind>
</comp>

<comp id="433" class="1005" name="v_load_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="v_load_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="v_load_4_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_4 "/>
</bind>
</comp>

<comp id="460" class="1005" name="v_load_5_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="143"><net_src comp="118" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="145" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="162"><net_src comp="153" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="180"><net_src comp="171" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="108" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="112" pin="2"/><net_sink comp="200" pin=5"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="242"><net_src comp="134" pin="7"/><net_sink comp="226" pin=10"/></net>

<net id="243"><net_src comp="134" pin="3"/><net_sink comp="226" pin=11"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="226" pin=5"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="295"><net_src comp="60" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="214" pin=7"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="307"><net_src comp="68" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="313"><net_src comp="72" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="319"><net_src comp="76" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="200" pin=9"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="325"><net_src comp="80" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="331"><net_src comp="84" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="200" pin=7"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="337"><net_src comp="88" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="343"><net_src comp="92" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="349"><net_src comp="96" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="355"><net_src comp="100" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="361"><net_src comp="104" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="367"><net_src comp="112" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="384"><net_src comp="118" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="389"><net_src comp="126" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="394"><net_src comp="145" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="399"><net_src comp="153" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="416"><net_src comp="134" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="421"><net_src comp="134" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="426"><net_src comp="163" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="431"><net_src comp="171" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="436"><net_src comp="134" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="441"><net_src comp="134" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="458"><net_src comp="134" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="463"><net_src comp="134" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="226" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 10 }
 - Input state : 
	Port: attention : q | {3 4 }
	Port: attention : k | {1 2 }
	Port: attention : v | {6 7 8 9 }
	Port: attention : d_k | {5 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
		v_load : 1
		v_load_1 : 1
	State 7
		call_ln0 : 1
		v_load_2 : 1
		v_load_3 : 1
	State 8
		v_load_4 : 1
		v_load_5 : 1
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181         |    0    |  0.387  |    13   |    78   |
|          | grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189 |    6    |  1.548  |   878   |   1113  |
|   call   |        grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200        |    0    |  0.774  |   2485  |   2176  |
|          |        grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214        |    26   |    0    |   1398  |   2790  |
|          |                 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226                |    9    | 3.19457 |   1016  |   472   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                             d_k_read_read_fu_112                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    41   | 5.90357 |   5790  |   6629  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| k_t|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      d_k_read_reg_364     |   32   |
|     qk_102_loc_reg_346    |   32   |
|     qk_113_loc_reg_352    |   32   |
|     qk_124_loc_reg_358    |   32   |
|     qk_91_loc_reg_340     |   32   |
|  qk_scaled_1_loc_reg_322  |   32   |
|  qk_scaled_2_loc_reg_328  |   32   |
|  qk_scaled_3_loc_reg_334  |   32   |
|qk_scaled_exp_1_loc_reg_298|   32   |
|qk_scaled_exp_2_loc_reg_304|   32   |
|qk_scaled_exp_3_loc_reg_310|   32   |
| qk_scaled_exp_loc_reg_292 |   32   |
|   qk_scaled_loc_reg_316   |   32   |
|      v_addr_1_reg_386     |    3   |
|      v_addr_2_reg_391     |    3   |
|      v_addr_3_reg_396     |    3   |
|      v_addr_4_reg_423     |    3   |
|      v_addr_5_reg_428     |    3   |
|       v_addr_reg_381      |    3   |
|      v_load_1_reg_418     |   32   |
|      v_load_2_reg_433     |   32   |
|      v_load_3_reg_438     |   32   |
|      v_load_4_reg_455     |   32   |
|      v_load_5_reg_460     |   32   |
|       v_load_reg_413      |   32   |
+---------------------------+--------+
|           Total           |   626  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       grp_access_fu_134                       |  p0  |   6  |   3  |   18   ||    0    ||    31   |
|                       grp_access_fu_134                       |  p2  |   6  |   0  |    0   ||    0    ||    31   |
| grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
|          grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226         |  p10 |   2  |  32  |   64   ||    0    ||    9    |
|          grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226         |  p11 |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Total                             |      |      |      |   210  || 2.19786 ||    0    ||    89   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |    5   |  5790  |  6629  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   89   |    -   |
|  Register |    -   |    -   |    -   |   626  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |    8   |  6448  |  6751  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
