/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~celloutsig_1_8z[8];
  assign celloutsig_1_18z = ~((celloutsig_1_0z | celloutsig_1_10z) & (celloutsig_1_10z | celloutsig_1_10z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_7z) & (celloutsig_0_3z[0] | celloutsig_0_0z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & (in_data[136] | in_data[150]));
  assign celloutsig_1_17z = ~((celloutsig_1_4z | celloutsig_1_12z) & (celloutsig_1_5z | in_data[123]));
  assign celloutsig_0_4z = in_data[5] | ~(in_data[58]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_7z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_0_1z = celloutsig_0_0z[2] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_12z = celloutsig_1_3z[5] | celloutsig_1_0z;
  assign celloutsig_0_10z = { celloutsig_0_3z[3:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } & in_data[77:66];
  assign celloutsig_1_0z = in_data[151:144] == in_data[131:124];
  assign celloutsig_1_14z = { celloutsig_1_3z[6:1], celloutsig_1_13z, celloutsig_1_11z } == { celloutsig_1_3z[3:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_11z = in_data[191:172] > { celloutsig_1_8z[16:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[116:113], celloutsig_1_2z, celloutsig_1_0z } <= { celloutsig_1_3z[3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_8z[13:11], celloutsig_1_13z } % { 1'h1, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_1_3z = in_data[178:170] % { 1'h1, in_data[104:97] };
  assign celloutsig_1_8z = in_data[148:131] % { 1'h1, in_data[135:121], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[87:84] % { 1'h1, in_data[70:68] };
  assign celloutsig_0_2z = in_data[85:79] | { celloutsig_0_0z[2:0], celloutsig_0_0z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[170:162] };
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z[8:1], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ in_data[76:64];
  assign celloutsig_1_7z = ^ { in_data[186:179], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_13z = ^ { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z } ^ in_data[27:21];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_10z[5:4], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[128], out_data[99:96], out_data[39:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
