
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be38  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800bff4  0800bff4  0000cff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0ac  0800c0ac  0000e10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0ac  0800c0ac  0000d0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0b4  0800c0b4  0000e10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0b4  0800c0b4  0000d0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0b8  0800c0b8  0000d0b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800c0bc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c06c  2000010c  0800c1c8  0000e10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c178  0800c1c8  0000e178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023bb7  00000000  00000000  0000e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cce  00000000  00000000  00031cf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c18  00000000  00000000  000369c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a9  00000000  00000000  000385e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ff00  00000000  00000000  00039b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023633  00000000  00000000  00069a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d57d  00000000  00000000  0008d0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001aa639  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007670  00000000  00000000  001aa67c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b1cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800bfdc 	.word	0x0800bfdc

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800bfdc 	.word	0x0800bfdc

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000504:	4a31      	ldr	r2, [pc, #196]	@ (80005cc <MX_ADC1_Init+0xe0>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b2c      	ldr	r3, [pc, #176]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800051e:	2201      	movs	r2, #1
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b27      	ldr	r3, [pc, #156]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800052e:	4b26      	ldr	r3, [pc, #152]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000530:	2201      	movs	r2, #1
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000536:	2202      	movs	r2, #2
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b23      	ldr	r3, [pc, #140]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b1f      	ldr	r3, [pc, #124]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4817      	ldr	r0, [pc, #92]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800056a:	f001 faf7 	bl	8001b5c <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 fd01 	bl	8000f7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_ADC1_Init+0xe4>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000580:	2306      	movs	r3, #6
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000596:	f001 fe73 	bl	8002280 <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 fceb 	bl	8000f7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_ADC1_Init+0xe8>)
 80005a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005a8:	230c      	movs	r3, #12
 80005aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ac:	463b      	mov	r3, r7
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 80005b2:	f001 fe65 	bl	8002280 <HAL_ADC_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80005bc:	f000 fcdd 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000128 	.word	0x20000128
 80005cc:	50040000 	.word	0x50040000
 80005d0:	c7520000 	.word	0xc7520000
 80005d4:	04300002 	.word	0x04300002

080005d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0ae      	sub	sp, #184	@ 0xb8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	2294      	movs	r2, #148	@ 0x94
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f00b fcb5 	bl	800bf68 <memset>
  if(adcHandle->Instance==ADC1)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a40      	ldr	r2, [pc, #256]	@ (8000704 <HAL_ADC_MspInit+0x12c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d179      	bne.n	80006fc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000608:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800060c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800060e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800061a:	2301      	movs	r3, #1
 800061c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800061e:	230c      	movs	r3, #12
 8000620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800062e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4618      	mov	r0, r3
 800063a:	f005 fb61 	bl	8005d00 <HAL_RCCEx_PeriphCLKConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000644:	f000 fc99 	bl	8000f7a <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000648:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	4a2e      	ldr	r2, [pc, #184]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000654:	4b2c      	ldr	r3, [pc, #176]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000658:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800066e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800067e:	230b      	movs	r3, #11
 8000680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800068e:	4619      	mov	r1, r3
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <HAL_ADC_MspInit+0x134>)
 8000692:	f002 fff5 	bl	8003680 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x13c>)
 800069a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 800069e:	2205      	movs	r2, #5
 80006a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b4:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006c6:	2220      	movs	r2, #32
 80006c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006d2:	f002 fd1b 	bl	800310c <HAL_DMA_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006dc:	f000 fc4d 	bl	8000f7a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2100      	movs	r1, #0
 80006f0:	2012      	movs	r0, #18
 80006f2:	f002 fcd4 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f002 fced 	bl	80030d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	37b8      	adds	r7, #184	@ 0xb8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	50040000 	.word	0x50040000
 8000708:	40021000 	.word	0x40021000
 800070c:	48000800 	.word	0x48000800
 8000710:	20000190 	.word	0x20000190
 8000714:	40020008 	.word	0x40020008

08000718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800071e:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000722:	4a28      	ldr	r2, [pc, #160]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6493      	str	r3, [r2, #72]	@ 0x48
 800072a:	4b26      	ldr	r3, [pc, #152]	@ (80007c4 <MX_DMA_Init+0xac>)
 800072c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b23      	ldr	r3, [pc, #140]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a22      	ldr	r2, [pc, #136]	@ (80007c4 <MX_DMA_Init+0xac>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_DMA_Init+0xac>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000750:	4a1e      	ldr	r2, [pc, #120]	@ (80007cc <MX_DMA_Init+0xb4>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800075c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000760:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000764:	2240      	movs	r2, #64	@ 0x40
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000776:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800077c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 8000784:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_DMA_Init+0xb0>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800078a:	480f      	ldr	r0, [pc, #60]	@ (80007c8 <MX_DMA_Init+0xb0>)
 800078c:	f002 fcbe 	bl	800310c <HAL_DMA_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_DMA_Init+0x82>
  {
    Error_Handler();
 8000796:	f000 fbf0 	bl	8000f7a <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	200b      	movs	r0, #11
 80007a0:	f002 fc7d 	bl	800309e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007a4:	200b      	movs	r0, #11
 80007a6:	f002 fc96 	bl	80030d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	200c      	movs	r0, #12
 80007b0:	f002 fc75 	bl	800309e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007b4:	200c      	movs	r0, #12
 80007b6:	f002 fc8e 	bl	80030d6 <HAL_NVIC_EnableIRQ>

}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	200001f0 	.word	0x200001f0
 80007cc:	4002001c 	.word	0x4002001c

080007d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b55      	ldr	r3, [pc, #340]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a54      	ldr	r2, [pc, #336]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b52      	ldr	r3, [pc, #328]	@ (800093c <MX_GPIO_Init+0x16c>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	4b4f      	ldr	r3, [pc, #316]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a4e      	ldr	r2, [pc, #312]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <MX_GPIO_Init+0x16c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4b49      	ldr	r3, [pc, #292]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a48      	ldr	r2, [pc, #288]	@ (800093c <MX_GPIO_Init+0x16c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b46      	ldr	r3, [pc, #280]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	4b43      	ldr	r3, [pc, #268]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a42      	ldr	r2, [pc, #264]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b40      	ldr	r3, [pc, #256]	@ (800093c <MX_GPIO_Init+0x16c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a3c      	ldr	r2, [pc, #240]	@ (800093c <MX_GPIO_Init+0x16c>)
 800084c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b3a      	ldr	r3, [pc, #232]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800085e:	f004 fb67 	bl	8004f30 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b36      	ldr	r3, [pc, #216]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a35      	ldr	r2, [pc, #212]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b33      	ldr	r3, [pc, #204]	@ (800093c <MX_GPIO_Init+0x16c>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000880:	482f      	ldr	r0, [pc, #188]	@ (8000940 <MX_GPIO_Init+0x170>)
 8000882:	f003 f88f 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2140      	movs	r1, #64	@ 0x40
 800088a:	482e      	ldr	r0, [pc, #184]	@ (8000944 <MX_GPIO_Init+0x174>)
 800088c:	f003 f88a 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	482c      	ldr	r0, [pc, #176]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000896:	f003 f885 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	4825      	ldr	r0, [pc, #148]	@ (8000948 <MX_GPIO_Init+0x178>)
 80008b2:	f002 fee5 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008b6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	481c      	ldr	r0, [pc, #112]	@ (8000940 <MX_GPIO_Init+0x170>)
 80008d0:	f002 fed6 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008d4:	2320      	movs	r3, #32
 80008d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4817      	ldr	r0, [pc, #92]	@ (8000944 <MX_GPIO_Init+0x174>)
 80008e8:	f002 feca 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ec:	2340      	movs	r3, #64	@ 0x40
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	@ (8000944 <MX_GPIO_Init+0x174>)
 8000904:	f002 febc 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000908:	2380      	movs	r3, #128	@ 0x80
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	480a      	ldr	r0, [pc, #40]	@ (8000948 <MX_GPIO_Init+0x178>)
 8000920:	f002 feae 	bl	8003680 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2028      	movs	r0, #40	@ 0x28
 800092a:	f002 fbb8 	bl	800309e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	@ 0x28
 8000930:	f002 fbd1 	bl	80030d6 <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3730      	adds	r7, #48	@ 0x30
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40021000 	.word	0x40021000
 8000940:	48000400 	.word	0x48000400
 8000944:	48001800 	.word	0x48001800
 8000948:	48000800 	.word	0x48000800

0800094c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800095c:	d119      	bne.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
		static bool previous;
		if(previous == false){
 800095e:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	f083 0301 	eor.w	r3, r3, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	2b00      	cmp	r3, #0
 800096a:	d009      	beq.n	8000980 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000972:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000974:	f003 f816 	bl	80039a4 <HAL_GPIO_WritePin>
			previous = true;
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800097e:	e008      	b.n	8000992 <HAL_GPIO_EXTI_Callback+0x46>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000986:	4806      	ldr	r0, [pc, #24]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000988:	f003 f80c 	bl	80039a4 <HAL_GPIO_WritePin>
			previous = false;
 800098c:	4b03      	ldr	r3, [pc, #12]	@ (800099c <HAL_GPIO_EXTI_Callback+0x50>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000250 	.word	0x20000250
 80009a0:	48000400 	.word	0x48000400

080009a4 <DataTransmit2MTLB>:

extern uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len);
extern void DataReceive_MTLB_Callback(uint16_t iD, uint32_t *xData, uint16_t nData_in_values);

// Send float or uint32 or none data
int DataTransmit2MTLB(uint16_t iD, uint8_t *xData, uint16_t nData_in_values) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	80fb      	strh	r3, [r7, #6]
 80009b0:	4613      	mov	r3, r2
 80009b2:	80bb      	strh	r3, [r7, #4]
	// USB busy
	if (s2m_Status)
 80009b4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d002      	beq.n	80009c2 <DataTransmit2MTLB+0x1e>
		return -1;
 80009bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009c0:	e04f      	b.n	8000a62 <DataTransmit2MTLB+0xbe>

	if ((sizeof(buf_M_TX) - 4) < (nData_in_values * 4)) {
 80009c2:	88bb      	ldrh	r3, [r7, #4]
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80009ca:	d902      	bls.n	80009d2 <DataTransmit2MTLB+0x2e>
		// vystupni buffer je mensi nez odesilana data
		return -2;
 80009cc:	f06f 0301 	mvn.w	r3, #1
 80009d0:	e047      	b.n	8000a62 <DataTransmit2MTLB+0xbe>
	}

	s2m_Status = 1; // manualni nastaveni na USB busy, predpoklada se cinnost
 80009d2:	4b26      	ldr	r3, [pc, #152]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]

	// prekopirovani dat do bufferu

	((uint16_t*) buf_M_TX)[0] = iD;
 80009d8:	4a25      	ldr	r2, [pc, #148]	@ (8000a70 <DataTransmit2MTLB+0xcc>)
 80009da:	88fb      	ldrh	r3, [r7, #6]
 80009dc:	8013      	strh	r3, [r2, #0]
	if(iD == 2){
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d11c      	bne.n	8000a1e <DataTransmit2MTLB+0x7a>
		((uint16_t*) buf_M_TX)[1] = MAX_TXRX_DATA;
 80009e4:	4b23      	ldr	r3, [pc, #140]	@ (8000a74 <DataTransmit2MTLB+0xd0>)
 80009e6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009ea:	801a      	strh	r2, [r3, #0]
		for (int var = 1; var <= MAX_TXRX_DATA; ++var) {
 80009ec:	2301      	movs	r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	e007      	b.n	8000a02 <DataTransmit2MTLB+0x5e>
			buf_M_TX[var] = var;
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	491e      	ldr	r1, [pc, #120]	@ (8000a70 <DataTransmit2MTLB+0xcc>)
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int var = 1; var <= MAX_TXRX_DATA; ++var) {
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	3301      	adds	r3, #1
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a08:	ddf3      	ble.n	80009f2 <DataTransmit2MTLB+0x4e>
		}
		s2m_Status = CDC_Transmit_FS((uint8_t*) buf_M_TX, MAX_TXRX_DATA * 4 + 4);
 8000a0a:	f244 0104 	movw	r1, #16388	@ 0x4004
 8000a0e:	4818      	ldr	r0, [pc, #96]	@ (8000a70 <DataTransmit2MTLB+0xcc>)
 8000a10:	f00a fd0a 	bl	800b428 <CDC_Transmit_FS>
 8000a14:	4603      	mov	r3, r0
 8000a16:	461a      	mov	r2, r3
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	e019      	b.n	8000a52 <DataTransmit2MTLB+0xae>
	} else {
		((uint16_t*) buf_M_TX)[1] = nData_in_values;
 8000a1e:	4a15      	ldr	r2, [pc, #84]	@ (8000a74 <DataTransmit2MTLB+0xd0>)
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	8013      	strh	r3, [r2, #0]
		if (nData_in_values > 0)
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d006      	beq.n	8000a38 <DataTransmit2MTLB+0x94>
				memcpy(buf_M_TX + 1, xData, nData_in_values * 4);
 8000a2a:	4813      	ldr	r0, [pc, #76]	@ (8000a78 <DataTransmit2MTLB+0xd4>)
 8000a2c:	88bb      	ldrh	r3, [r7, #4]
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	461a      	mov	r2, r3
 8000a32:	6839      	ldr	r1, [r7, #0]
 8000a34:	f00b fac4 	bl	800bfc0 <memcpy>
		// volani funkce na transmit dat
		s2m_Status = CDC_Transmit_FS((uint8_t*) buf_M_TX, nData_in_values * 4 + 4);
 8000a38:	88bb      	ldrh	r3, [r7, #4]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	4619      	mov	r1, r3
 8000a44:	480a      	ldr	r0, [pc, #40]	@ (8000a70 <DataTransmit2MTLB+0xcc>)
 8000a46:	f00a fcef 	bl	800b428 <CDC_Transmit_FS>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 8000a50:	601a      	str	r2, [r3, #0]
	}

	if (s2m_Status) {
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d002      	beq.n	8000a60 <DataTransmit2MTLB+0xbc>
		// USB busy, vyresetuje na USB_OK
		s2m_Status = 0;
 8000a5a:	4b04      	ldr	r3, [pc, #16]	@ (8000a6c <DataTransmit2MTLB+0xc8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
	}

	return 0;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20008258 	.word	0x20008258
 8000a70:	20000254 	.word	0x20000254
 8000a74:	20000256 	.word	0x20000256
 8000a78:	20000258 	.word	0x20000258

08000a7c <SendInt2MTLB>:

int SendData2MTLB(uint16_t iD, uint8_t *xData, uint16_t nData_in_values) {
	return DataTransmit2MTLB(iD, xData, nData_in_values);
}

int SendInt2MTLB(uint16_t iD, int *xInt) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	6039      	str	r1, [r7, #0]
 8000a86:	80fb      	strh	r3, [r7, #6]

	return DataTransmit2MTLB(iD, (uint8_t*) xInt, 1);
 8000a88:	88fb      	ldrh	r3, [r7, #6]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	6839      	ldr	r1, [r7, #0]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ff88 	bl	80009a4 <DataTransmit2MTLB>
 8000a94:	4603      	mov	r3, r0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <m2s_Process>:

void m2s_Process() {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	// funkce volana z nekonecne smycky

	if (!m2s_Status)
 8000aa4:	4b12      	ldr	r3, [pc, #72]	@ (8000af0 <m2s_Process+0x50>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d01e      	beq.n	8000aea <m2s_Process+0x4a>
		return; // pokud neprisla data, ukonci se

	if (m2s_Status == 1) {
 8000aac:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <m2s_Process+0x50>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d111      	bne.n	8000ad8 <m2s_Process+0x38>
		// zpracuje data
		DataReceive_MTLB_Callback(m2s_ID, m2s_buf, m2s_nData_in_bytes / 4);
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <m2s_Process+0x54>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	b298      	uxth	r0, r3
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <m2s_Process+0x58>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	da00      	bge.n	8000ac4 <m2s_Process+0x24>
 8000ac2:	3303      	adds	r3, #3
 8000ac4:	109b      	asrs	r3, r3, #2
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	461a      	mov	r2, r3
 8000aca:	490c      	ldr	r1, [pc, #48]	@ (8000afc <m2s_Process+0x5c>)
 8000acc:	f000 f886 	bl	8000bdc <DataReceive_MTLB_Callback>
		m2s_Status = 0;
 8000ad0:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <m2s_Process+0x50>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
		return;
 8000ad6:	e009      	b.n	8000aec <m2s_Process+0x4c>
	}

	if (m2s_Status == -1) {
 8000ad8:	4b05      	ldr	r3, [pc, #20]	@ (8000af0 <m2s_Process+0x50>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ae0:	d104      	bne.n	8000aec <m2s_Process+0x4c>
		// inicializace
		m2s_Status = 0;
 8000ae2:	4b03      	ldr	r3, [pc, #12]	@ (8000af0 <m2s_Process+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
		return;
 8000ae8:	e000      	b.n	8000aec <m2s_Process+0x4c>
		return; // pokud neprisla data, ukonci se
 8000aea:	bf00      	nop
	}

}
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	2000825c 	.word	0x2000825c
 8000af4:	20008260 	.word	0x20008260
 8000af8:	20008264 	.word	0x20008264
 8000afc:	20004258 	.word	0x20004258

08000b00 <USB_My_Receive>:

void USB_My_Receive(uint8_t *Buf, uint32_t Len) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]

	// callback na prijem dat

	if (m2s_Status == 0) {
 8000b0a:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10c      	bne.n	8000b2c <USB_My_Receive+0x2c>
		// iD
		m2s_ID = ((uint16_t*) Buf)[0];
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	881b      	ldrh	r3, [r3, #0]
 8000b16:	461a      	mov	r2, r3
 8000b18:	4b1f      	ldr	r3, [pc, #124]	@ (8000b98 <USB_My_Receive+0x98>)
 8000b1a:	601a      	str	r2, [r3, #0]
		if (m2s_ID == 0)
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b98 <USB_My_Receive+0x98>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d030      	beq.n	8000b86 <USB_My_Receive+0x86>
			return;
		m2s_Status = 100;
 8000b24:	4b1b      	ldr	r3, [pc, #108]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b26:	2264      	movs	r2, #100	@ 0x64
 8000b28:	601a      	str	r2, [r3, #0]
		return;
 8000b2a:	e02f      	b.n	8000b8c <USB_My_Receive+0x8c>
	}
	if (m2s_Status == 100) {
 8000b2c:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b64      	cmp	r3, #100	@ 0x64
 8000b32:	d110      	bne.n	8000b56 <USB_My_Receive+0x56>
		// nData
		m2s_nData_in_bytes = ((uint16_t*) Buf)[0] * 4;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	4a18      	ldr	r2, [pc, #96]	@ (8000b9c <USB_My_Receive+0x9c>)
 8000b3c:	6013      	str	r3, [r2, #0]
		if (m2s_nData_in_bytes == 0) {
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <USB_My_Receive+0x9c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d103      	bne.n	8000b4e <USB_My_Receive+0x4e>
			m2s_Status = 1;
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	601a      	str	r2, [r3, #0]
			return;
 8000b4c:	e01e      	b.n	8000b8c <USB_My_Receive+0x8c>
		}
		m2s_Status = 3; //wait for xData
 8000b4e:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b50:	2203      	movs	r2, #3
 8000b52:	601a      	str	r2, [r3, #0]
		return;
 8000b54:	e01a      	b.n	8000b8c <USB_My_Receive+0x8c>
	}
	if (m2s_Status == 3) {
 8000b56:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d115      	bne.n	8000b8a <USB_My_Receive+0x8a>
		// xData
		if (Len < m2s_nData_in_bytes)
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b9c <USB_My_Receive+0x9c>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d202      	bcs.n	8000b70 <USB_My_Receive+0x70>
			m2s_nData_in_bytes = Len;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b9c <USB_My_Receive+0x9c>)
 8000b6e:	6013      	str	r3, [r2, #0]
		memcpy(m2s_buf, Buf, m2s_nData_in_bytes);
 8000b70:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <USB_My_Receive+0x9c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	4809      	ldr	r0, [pc, #36]	@ (8000ba0 <USB_My_Receive+0xa0>)
 8000b7a:	f00b fa21 	bl	800bfc0 <memcpy>
		m2s_Status = 1;
 8000b7e:	4b05      	ldr	r3, [pc, #20]	@ (8000b94 <USB_My_Receive+0x94>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	601a      	str	r2, [r3, #0]
		return;
 8000b84:	e002      	b.n	8000b8c <USB_My_Receive+0x8c>
			return;
 8000b86:	bf00      	nop
 8000b88:	e000      	b.n	8000b8c <USB_My_Receive+0x8c>
	}

	return;
 8000b8a:	bf00      	nop
}
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	2000825c 	.word	0x2000825c
 8000b98:	20008260 	.word	0x20008260
 8000b9c:	20008264 	.word	0x20008264
 8000ba0:	20004258 	.word	0x20004258

08000ba4 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	//callback pro casovac
	UNUSED(htim);

	if (htim == &htim6) {
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d108      	bne.n	8000bc6 <HAL_TIM_PeriodElapsedCallback+0x22>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000bb4:	2180      	movs	r1, #128	@ 0x80
 8000bb6:	4807      	ldr	r0, [pc, #28]	@ (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000bb8:	f002 ff0c 	bl	80039d4 <HAL_GPIO_TogglePin>

		// zvysovani promenne periodical
		periodical += 1;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000bc4:	6013      	str	r3, [r2, #0]

		//odeslani do matlabu
		//DataTransmit2MTLB(1, &periodical, 1);
	}
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2000a3f4 	.word	0x2000a3f4
 8000bd4:	48000400 	.word	0x48000400
 8000bd8:	20008268 	.word	0x20008268

08000bdc <DataReceive_MTLB_Callback>:
//    	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t*)testdata, 10);
//    }

}

void DataReceive_MTLB_Callback(uint16_t iD, uint32_t *xData, uint16_t nData_in_values) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	80fb      	strh	r3, [r7, #6]
 8000be8:	4613      	mov	r3, r2
 8000bea:	80bb      	strh	r3, [r7, #4]
	// funkce volana po prijmu dat

	switch (iD) {
 8000bec:	88fb      	ldrh	r3, [r7, #6]
 8000bee:	2b14      	cmp	r3, #20
		//data odesilam zpet do matlabu
		//DataTransmit2MTLB(20, xData, nData_in_values);
		break;

	default:
		break;
 8000bf0:	bf00      	nop
	}
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
	...

08000c00 <myDmaFunction>:

/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma) {
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8000c08:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <myDmaFunction+0x28>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c0e:	4a07      	ldr	r2, [pc, #28]	@ (8000c2c <myDmaFunction+0x2c>)
 8000c10:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <myDmaFunction+0x28>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c18:	4a05      	ldr	r2, [pc, #20]	@ (8000c30 <myDmaFunction+0x30>)
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	2000a3a8 	.word	0x2000a3a8
 8000c2c:	20008274 	.word	0x20008274
 8000c30:	20008278 	.word	0x20008278

08000c34 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

    // Prmrovn ADC hodnot
    adcValue = 0.0f;
 8000c3c:	4b53      	ldr	r3, [pc, #332]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c3e:	f04f 0200 	mov.w	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
    adcIn1 = 0.0f;
 8000c44:	4b52      	ldr	r3, [pc, #328]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000c46:	f04f 0200 	mov.w	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 100; i++) {
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61fb      	str	r3, [r7, #28]
 8000c50:	e027      	b.n	8000ca2 <HAL_ADC_ConvCpltCallback+0x6e>
        adcValue += dma_data_buffer[i + 100]; // Pouit druh poloviny DMA bufferu
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3364      	adds	r3, #100	@ 0x64
 8000c56:	4a4f      	ldr	r2, [pc, #316]	@ (8000d94 <HAL_ADC_ConvCpltCallback+0x160>)
 8000c58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c5c:	ee07 3a90 	vmov	s15, r3
 8000c60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c64:	4b49      	ldr	r3, [pc, #292]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c66:	edd3 7a00 	vldr	s15, [r3]
 8000c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c6e:	4b47      	ldr	r3, [pc, #284]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c70:	edc3 7a00 	vstr	s15, [r3]
        adcIn1 += dma_data_buffer[i + 1 + 100];
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	3365      	adds	r3, #101	@ 0x65
 8000c78:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <HAL_ADC_ConvCpltCallback+0x160>)
 8000c7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c7e:	ee07 3a90 	vmov	s15, r3
 8000c82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c86:	4b42      	ldr	r3, [pc, #264]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000c88:	edd3 7a00 	vldr	s15, [r3]
 8000c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c90:	4b3f      	ldr	r3, [pc, #252]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000c92:	edc3 7a00 	vstr	s15, [r3]
        i++;
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 100; i++) {
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	61fb      	str	r3, [r7, #28]
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	2b63      	cmp	r3, #99	@ 0x63
 8000ca6:	ddd4      	ble.n	8000c52 <HAL_ADC_ConvCpltCallback+0x1e>
    }
    adcValue /= 50.0f;
 8000ca8:	4b38      	ldr	r3, [pc, #224]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000caa:	ed93 7a00 	vldr	s14, [r3]
 8000cae:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8000d98 <HAL_ADC_ConvCpltCallback+0x164>
 8000cb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cb6:	4b35      	ldr	r3, [pc, #212]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000cb8:	edc3 7a00 	vstr	s15, [r3]
    adcIn1 /= 50.0f;
 8000cbc:	4b34      	ldr	r3, [pc, #208]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000cbe:	ed93 7a00 	vldr	s14, [r3]
 8000cc2:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8000d98 <HAL_ADC_ConvCpltCallback+0x164>
 8000cc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cca:	4b31      	ldr	r3, [pc, #196]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000ccc:	edc3 7a00 	vstr	s15, [r3]

    // Pevod ADC hodnoty na napt
    float adcVoltage = (adcValue / ADC_RESOLUTION) * VREF;
 8000cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x158>)
 8000cd2:	ed93 7a00 	vldr	s14, [r3]
 8000cd6:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8000d9c <HAL_ADC_ConvCpltCallback+0x168>
 8000cda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cde:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8000da0 <HAL_ADC_ConvCpltCallback+0x16c>
 8000ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ce6:	edc7 7a06 	vstr	s15, [r7, #24]
    //float adcVoltage = 1.21;

    // Vpoet teploty
    float temp30 = ((float)TEMP30_CAL_V / ADC_RESOLUTION) * VREF;
 8000cea:	4b2e      	ldr	r3, [pc, #184]	@ (8000da4 <HAL_ADC_ConvCpltCallback+0x170>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	ee07 3a90 	vmov	s15, r3
 8000cf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8000d9c <HAL_ADC_ConvCpltCallback+0x168>
 8000cfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cfe:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000da0 <HAL_ADC_ConvCpltCallback+0x16c>
 8000d02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d06:	edc7 7a05 	vstr	s15, [r7, #20]
    float temp110 = ((float)TEMP110_CAL_V / ADC_RESOLUTION) * VREF;
 8000d0a:	4b27      	ldr	r3, [pc, #156]	@ (8000da8 <HAL_ADC_ConvCpltCallback+0x174>)
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	ee07 3a90 	vmov	s15, r3
 8000d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d16:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000d9c <HAL_ADC_ConvCpltCallback+0x168>
 8000d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000da0 <HAL_ADC_ConvCpltCallback+0x16c>
 8000d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d26:	edc7 7a04 	vstr	s15, [r7, #16]
    //temperature = ((adcVoltage - temp30) * TEMP_DIFF / (temp110 - temp30)) + 30.0f;
    temperature = ((adcVoltage - temp30) * TEMP_DIFF) + 30.0f;
 8000d2a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d36:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000dac <HAL_ADC_ConvCpltCallback+0x178>
 8000d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d3e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000d42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <HAL_ADC_ConvCpltCallback+0x17c>)
 8000d48:	edc3 7a00 	vstr	s15, [r3]
    //temperature = ((110.0 - 30.0)/(TEMP110_CAL_V - TEMP30_CAL_V)) * (adcValue - TEMP30_CAL_V) + 30.0;
    numOfCalling++;
 8000d4c:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <HAL_ADC_ConvCpltCallback+0x180>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	3301      	adds	r3, #1
 8000d52:	4a18      	ldr	r2, [pc, #96]	@ (8000db4 <HAL_ADC_ConvCpltCallback+0x180>)
 8000d54:	6013      	str	r3, [r2, #0]

    // Odesln teploty jako integer
    int temperatureInt = (int)temperature;
 8000d56:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <HAL_ADC_ConvCpltCallback+0x17c>)
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d60:	ee17 3a90 	vmov	r3, s15
 8000d64:	60bb      	str	r3, [r7, #8]
    SendInt2MTLB(2, &temperatureInt);
 8000d66:	f107 0308 	add.w	r3, r7, #8
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	2002      	movs	r0, #2
 8000d6e:	f7ff fe85 	bl	8000a7c <SendInt2MTLB>

    int adcIn1Int = (int)adcIn1;
 8000d72:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000d74:	edd3 7a00 	vldr	s15, [r3]
 8000d78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d7c:	ee17 3a90 	vmov	r3, s15
 8000d80:	60fb      	str	r3, [r7, #12]
    //SendInt2MTLB(23, &adcIn1Int);
}
 8000d82:	bf00      	nop
 8000d84:	3720      	adds	r7, #32
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	2000a34c 	.word	0x2000a34c
 8000d90:	2000a354 	.word	0x2000a354
 8000d94:	2000a1bc 	.word	0x2000a1bc
 8000d98:	42480000 	.word	0x42480000
 8000d9c:	45800000 	.word	0x45800000
 8000da0:	40533333 	.word	0x40533333
 8000da4:	1fff75a8 	.word	0x1fff75a8
 8000da8:	1fff75ca 	.word	0x1fff75ca
 8000dac:	42a00000 	.word	0x42a00000
 8000db0:	2000a350 	.word	0x2000a350
 8000db4:	2000a358 	.word	0x2000a358

08000db8 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
//	}
//	adcValue = adcValue / 100;
//	adcValueInt = (int) adcValue;

	//SendInt2MTLB(23, &adcValueInt);
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f000 fc16 	bl	8001602 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f87d 	bl	8000ed4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dda:	f7ff fcf9 	bl	80007d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dde:	f7ff fc9b 	bl	8000718 <MX_DMA_Init>
  MX_TIM6_Init();
 8000de2:	f000 fa17 	bl	8001214 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8000de6:	f00a fa5b 	bl	800b2a0 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8000dea:	f000 f9c5 	bl	8001178 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000dee:	f7ff fb7d 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 8000df2:	f000 f973 	bl	80010dc <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000df6:	f000 fae9 	bl	80013cc <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 8000dfa:	f000 fa99 	bl	8001330 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */



	// zapnuti zelene ledky
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	4827      	ldr	r0, [pc, #156]	@ (8000ea0 <main+0xd4>)
 8000e04:	f002 fdce 	bl	80039a4 <HAL_GPIO_WritePin>

	// volani casovace
	HAL_TIM_Base_Start_IT(&htim6);
 8000e08:	4826      	ldr	r0, [pc, #152]	@ (8000ea4 <main+0xd8>)
 8000e0a:	f005 fd51 	bl	80068b0 <HAL_TIM_Base_Start_IT>

	//zjistovani casu potrebneho pro kopirovani mezi poli
	HAL_TIM_Base_Start(&htim5);
 8000e0e:	4826      	ldr	r0, [pc, #152]	@ (8000ea8 <main+0xdc>)
 8000e10:	f005 fce6 	bl	80067e0 <HAL_TIM_Base_Start>

	for (int i = 0; i < 1000; i++) {
 8000e14:	2300      	movs	r3, #0
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	e00d      	b.n	8000e36 <main+0x6a>
		dma[i] = i;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	ee07 3a90 	vmov	s15, r3
 8000e20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e24:	4a21      	ldr	r2, [pc, #132]	@ (8000eac <main+0xe0>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	4413      	add	r3, r2
 8000e2c:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 1000; i++) {
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3301      	adds	r3, #1
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e3c:	dbed      	blt.n	8000e1a <main+0x4e>

	//tic = htim5.Instance->CNT;
	//memcpy(cpy, dma, 500*sizeof(float));
	//toc = htim5.Instance->CNT;

	HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb0 <main+0xe4>)
 8000e40:	2100      	movs	r1, #0
 8000e42:	481c      	ldr	r0, [pc, #112]	@ (8000eb4 <main+0xe8>)
 8000e44:	f002 fb34 	bl	80034b0 <HAL_DMA_RegisterCallback>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	70fb      	strb	r3, [r7, #3]
			&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID,
			&myDmaFunction);
	UNUSED(status);

	tic = htim5.Instance->CNT;
 8000e4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <main+0xdc>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e52:	4a19      	ldr	r2, [pc, #100]	@ (8000eb8 <main+0xec>)
 8000e54:	6013      	str	r3, [r2, #0]
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 8000e56:	4915      	ldr	r1, [pc, #84]	@ (8000eac <main+0xe0>)
 8000e58:	4a18      	ldr	r2, [pc, #96]	@ (8000ebc <main+0xf0>)
 8000e5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e5e:	4815      	ldr	r0, [pc, #84]	@ (8000eb4 <main+0xe8>)
 8000e60:	f002 f9fc 	bl	800325c <HAL_DMA_Start_IT>
	dma_toc = htim5.Instance->CNT;
 8000e64:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <main+0xdc>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6a:	4a15      	ldr	r2, [pc, #84]	@ (8000ec0 <main+0xf4>)
 8000e6c:	6013      	str	r3, [r2, #0]
	toc = htim5.Instance->CNT;
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <main+0xdc>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e74:	4a13      	ldr	r2, [pc, #76]	@ (8000ec4 <main+0xf8>)
 8000e76:	6013      	str	r3, [r2, #0]

	HAL_TIM_Base_Start_IT(&htim3);
 8000e78:	4813      	ldr	r0, [pc, #76]	@ (8000ec8 <main+0xfc>)
 8000e7a:	f005 fd19 	bl	80068b0 <HAL_TIM_Base_Start_IT>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e7e:	217f      	movs	r1, #127	@ 0x7f
 8000e80:	4812      	ldr	r0, [pc, #72]	@ (8000ecc <main+0x100>)
 8000e82:	f001 ff9f 	bl	8002dc4 <HAL_ADCEx_Calibration_Start>

	HAL_Delay(50);
 8000e86:	2032      	movs	r0, #50	@ 0x32
 8000e88:	f000 fc30 	bl	80016ec <HAL_Delay>


	HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 200);
 8000e8c:	22c8      	movs	r2, #200	@ 0xc8
 8000e8e:	4910      	ldr	r1, [pc, #64]	@ (8000ed0 <main+0x104>)
 8000e90:	480e      	ldr	r0, [pc, #56]	@ (8000ecc <main+0x100>)
 8000e92:	f000 ffa9 	bl	8001de8 <HAL_ADC_Start_DMA>
 8000e96:	4603      	mov	r3, r0
 8000e98:	70bb      	strb	r3, [r7, #2]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//load_CPU();
		m2s_Process();
 8000e9a:	f7ff fe01 	bl	8000aa0 <m2s_Process>
 8000e9e:	e7fc      	b.n	8000e9a <main+0xce>
 8000ea0:	48000800 	.word	0x48000800
 8000ea4:	2000a3f4 	.word	0x2000a3f4
 8000ea8:	2000a3a8 	.word	0x2000a3a8
 8000eac:	2000827c 	.word	0x2000827c
 8000eb0:	08000c01 	.word	0x08000c01
 8000eb4:	200001f0 	.word	0x200001f0
 8000eb8:	2000826c 	.word	0x2000826c
 8000ebc:	2000921c 	.word	0x2000921c
 8000ec0:	20008278 	.word	0x20008278
 8000ec4:	20008270 	.word	0x20008270
 8000ec8:	2000a35c 	.word	0x2000a35c
 8000ecc:	20000128 	.word	0x20000128
 8000ed0:	2000a1bc 	.word	0x2000a1bc

08000ed4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b096      	sub	sp, #88	@ 0x58
 8000ed8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	2244      	movs	r2, #68	@ 0x44
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f00b f840 	bl	800bf68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee8:	463b      	mov	r3, r7
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
 8000ef4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	f003 ff66 	bl	8004dc8 <HAL_PWREx_ControlVoltageScaling>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000f02:	f000 f83a 	bl	8000f7a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000f06:	2322      	movs	r3, #34	@ 0x22
 8000f08:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f10:	2301      	movs	r3, #1
 8000f12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f14:	2340      	movs	r3, #64	@ 0x40
 8000f16:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000f24:	231e      	movs	r3, #30
 8000f26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f30:	2302      	movs	r3, #2
 8000f32:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f004 f809 	bl	8004f50 <HAL_RCC_OscConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000f44:	f000 f819 	bl	8000f7a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f48:	230f      	movs	r3, #15
 8000f4a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	2105      	movs	r1, #5
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 fc0e 	bl	8005784 <HAL_RCC_ClockConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f6e:	f000 f804 	bl	8000f7a <Error_Handler>
  }
}
 8000f72:	bf00      	nop
 8000f74:	3758      	adds	r7, #88	@ 0x58
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f7e:	b672      	cpsid	i
}
 8000f80:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f82:	bf00      	nop
 8000f84:	e7fd      	b.n	8000f82 <Error_Handler+0x8>
	...

08000f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f92:	4a0e      	ldr	r2, [pc, #56]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000faa:	4a08      	ldr	r2, [pc, #32]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fba:	603b      	str	r3, [r7, #0]
 8000fbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <HardFault_Handler+0x4>

08000fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <MemManage_Handler+0x4>

08000fe8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <BusFault_Handler+0x4>

08000ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <UsageFault_Handler+0x4>

08000ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001026:	f000 fb41 	bl	80016ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <DMA1_Channel1_IRQHandler+0x10>)
 8001036:	f002 f98c 	bl	8003352 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000190 	.word	0x20000190

08001044 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 8001048:	4802      	ldr	r0, [pc, #8]	@ (8001054 <DMA1_Channel2_IRQHandler+0x10>)
 800104a:	f002 f982 	bl	8003352 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200001f0 	.word	0x200001f0

08001058 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800105c:	4802      	ldr	r0, [pc, #8]	@ (8001068 <ADC1_IRQHandler+0x10>)
 800105e:	f000 ff47 	bl	8001ef0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000128 	.word	0x20000128

0800106c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001070:	4802      	ldr	r0, [pc, #8]	@ (800107c <TIM3_IRQHandler+0x10>)
 8001072:	f005 fc8d 	bl	8006990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000a35c 	.word	0x2000a35c

08001080 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001084:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001088:	f002 fcbe 	bl	8003a08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}

08001090 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <TIM6_DAC_IRQHandler+0x10>)
 8001096:	f005 fc7b 	bl	8006990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000a3f4 	.word	0x2000a3f4

080010a4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010a8:	4802      	ldr	r0, [pc, #8]	@ (80010b4 <OTG_FS_IRQHandler+0x10>)
 80010aa:	f002 fe18 	bl	8003cde <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000ba4c 	.word	0x2000ba4c

080010b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <SystemInit+0x20>)
 80010be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010c2:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <SystemInit+0x20>)
 80010c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e2:	f107 0310 	add.w	r3, r7, #16
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001170 <MX_TIM3_Init+0x94>)
 80010fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001174 <MX_TIM3_Init+0x98>)
 80010fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 8001100:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <MX_TIM3_Init+0x94>)
 8001102:	2217      	movs	r2, #23
 8001104:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001106:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <MX_TIM3_Init+0x94>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 800110c:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <MX_TIM3_Init+0x94>)
 800110e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001112:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001114:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <MX_TIM3_Init+0x94>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_TIM3_Init+0x94>)
 800111c:	2280      	movs	r2, #128	@ 0x80
 800111e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001120:	4813      	ldr	r0, [pc, #76]	@ (8001170 <MX_TIM3_Init+0x94>)
 8001122:	f005 fb05 	bl	8006730 <HAL_TIM_Base_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800112c:	f7ff ff25 	bl	8000f7a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001134:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001136:	f107 0310 	add.w	r3, r7, #16
 800113a:	4619      	mov	r1, r3
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <MX_TIM3_Init+0x94>)
 800113e:	f005 fd29 	bl	8006b94 <HAL_TIM_ConfigClockSource>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001148:	f7ff ff17 	bl	8000f7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800114c:	2320      	movs	r3, #32
 800114e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	4619      	mov	r1, r3
 8001158:	4805      	ldr	r0, [pc, #20]	@ (8001170 <MX_TIM3_Init+0x94>)
 800115a:	f005 ff41 	bl	8006fe0 <HAL_TIMEx_MasterConfigSynchronization>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001164:	f7ff ff09 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	2000a35c 	.word	0x2000a35c
 8001174:	40000400 	.word	0x40000400

08001178 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <MX_TIM5_Init+0x94>)
 8001198:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <MX_TIM5_Init+0x98>)
 800119a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800119c:	4b1b      	ldr	r3, [pc, #108]	@ (800120c <MX_TIM5_Init+0x94>)
 800119e:	2200      	movs	r2, #0
 80011a0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a2:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <MX_TIM5_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80011a8:	4b18      	ldr	r3, [pc, #96]	@ (800120c <MX_TIM5_Init+0x94>)
 80011aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011ae:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b0:	4b16      	ldr	r3, [pc, #88]	@ (800120c <MX_TIM5_Init+0x94>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <MX_TIM5_Init+0x94>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80011bc:	4813      	ldr	r0, [pc, #76]	@ (800120c <MX_TIM5_Init+0x94>)
 80011be:	f005 fab7 	bl	8006730 <HAL_TIM_Base_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80011c8:	f7ff fed7 	bl	8000f7a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011d2:	f107 0310 	add.w	r3, r7, #16
 80011d6:	4619      	mov	r1, r3
 80011d8:	480c      	ldr	r0, [pc, #48]	@ (800120c <MX_TIM5_Init+0x94>)
 80011da:	f005 fcdb 	bl	8006b94 <HAL_TIM_ConfigClockSource>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011e4:	f7ff fec9 	bl	8000f7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e8:	2300      	movs	r3, #0
 80011ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	4619      	mov	r1, r3
 80011f4:	4805      	ldr	r0, [pc, #20]	@ (800120c <MX_TIM5_Init+0x94>)
 80011f6:	f005 fef3 	bl	8006fe0 <HAL_TIMEx_MasterConfigSynchronization>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001200:	f7ff febb 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2000a3a8 	.word	0x2000a3a8
 8001210:	40000c00 	.word	0x40000c00

08001214 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <MX_TIM6_Init+0x68>)
 8001226:	4a16      	ldr	r2, [pc, #88]	@ (8001280 <MX_TIM6_Init+0x6c>)
 8001228:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_TIM6_Init+0x68>)
 800122c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001230:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <MX_TIM6_Init+0x68>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <MX_TIM6_Init+0x68>)
 800123a:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800123e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001240:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_TIM6_Init+0x68>)
 8001242:	2200      	movs	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001246:	480d      	ldr	r0, [pc, #52]	@ (800127c <MX_TIM6_Init+0x68>)
 8001248:	f005 fa72 	bl	8006730 <HAL_TIM_Base_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001252:	f7ff fe92 	bl	8000f7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	@ (800127c <MX_TIM6_Init+0x68>)
 8001264:	f005 febc 	bl	8006fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800126e:	f7ff fe84 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000a3f4 	.word	0x2000a3f4
 8001280:	40001000 	.word	0x40001000

08001284 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a23      	ldr	r2, [pc, #140]	@ (8001320 <HAL_TIM_Base_MspInit+0x9c>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d114      	bne.n	80012c0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001296:	4b23      	ldr	r3, [pc, #140]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129a:	4a22      	ldr	r2, [pc, #136]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012a2:	4b20      	ldr	r3, [pc, #128]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	201d      	movs	r0, #29
 80012b4:	f001 fef3 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012b8:	201d      	movs	r0, #29
 80012ba:	f001 ff0c 	bl	80030d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80012be:	e02a      	b.n	8001316 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a18      	ldr	r2, [pc, #96]	@ (8001328 <HAL_TIM_Base_MspInit+0xa4>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d10c      	bne.n	80012e4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80012ca:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ce:	4a15      	ldr	r2, [pc, #84]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012d6:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
}
 80012e2:	e018      	b.n	8001316 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a10      	ldr	r2, [pc, #64]	@ (800132c <HAL_TIM_Base_MspInit+0xa8>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d113      	bne.n	8001316 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80012ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012f4:	f043 0310 	orr.w	r3, r3, #16
 80012f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <HAL_TIM_Base_MspInit+0xa0>)
 80012fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	2036      	movs	r0, #54	@ 0x36
 800130c:	f001 fec7 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001310:	2036      	movs	r0, #54	@ 0x36
 8001312:	f001 fee0 	bl	80030d6 <HAL_NVIC_EnableIRQ>
}
 8001316:	bf00      	nop
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40000400 	.word	0x40000400
 8001324:	40021000 	.word	0x40021000
 8001328:	40000c00 	.word	0x40000c00
 800132c:	40001000 	.word	0x40001000

08001330 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001334:	4b22      	ldr	r3, [pc, #136]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001336:	4a23      	ldr	r2, [pc, #140]	@ (80013c4 <MX_LPUART1_UART_Init+0x94>)
 8001338:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800133a:	4b21      	ldr	r3, [pc, #132]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800133c:	4a22      	ldr	r2, [pc, #136]	@ (80013c8 <MX_LPUART1_UART_Init+0x98>)
 800133e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8001340:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001346:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001348:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800134e:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001350:	2200      	movs	r2, #0
 8001352:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001354:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001356:	220c      	movs	r2, #12
 8001358:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135a:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001362:	2200      	movs	r2, #0
 8001364:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001368:	2200      	movs	r2, #0
 800136a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800136e:	2200      	movs	r2, #0
 8001370:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001378:	4811      	ldr	r0, [pc, #68]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800137a:	f005 fed7 	bl	800712c <HAL_UART_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001384:	f7ff fdf9 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001388:	2100      	movs	r1, #0
 800138a:	480d      	ldr	r0, [pc, #52]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800138c:	f006 fc6c 	bl	8007c68 <HAL_UARTEx_SetTxFifoThreshold>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001396:	f7ff fdf0 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800139a:	2100      	movs	r1, #0
 800139c:	4808      	ldr	r0, [pc, #32]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 800139e:	f006 fca1 	bl	8007ce4 <HAL_UARTEx_SetRxFifoThreshold>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013a8:	f7ff fde7 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013ac:	4804      	ldr	r0, [pc, #16]	@ (80013c0 <MX_LPUART1_UART_Init+0x90>)
 80013ae:	f006 fc22 	bl	8007bf6 <HAL_UARTEx_DisableFifoMode>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013b8:	f7ff fddf 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	2000a440 	.word	0x2000a440
 80013c4:	40008000 	.word	0x40008000
 80013c8:	00033324 	.word	0x00033324

080013cc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013d0:	4b22      	ldr	r3, [pc, #136]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013d2:	4a23      	ldr	r2, [pc, #140]	@ (8001460 <MX_USART3_UART_Init+0x94>)
 80013d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013d6:	4b21      	ldr	r3, [pc, #132]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013f2:	220c      	movs	r2, #12
 80013f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f6:	4b19      	ldr	r3, [pc, #100]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001408:	4b14      	ldr	r3, [pc, #80]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800140a:	2200      	movs	r2, #0
 800140c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800140e:	4b13      	ldr	r3, [pc, #76]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001414:	4811      	ldr	r0, [pc, #68]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001416:	f005 fe89 	bl	800712c <HAL_UART_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001420:	f7ff fdab 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001424:	2100      	movs	r1, #0
 8001426:	480d      	ldr	r0, [pc, #52]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001428:	f006 fc1e 	bl	8007c68 <HAL_UARTEx_SetTxFifoThreshold>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001432:	f7ff fda2 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001436:	2100      	movs	r1, #0
 8001438:	4808      	ldr	r0, [pc, #32]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800143a:	f006 fc53 	bl	8007ce4 <HAL_UARTEx_SetRxFifoThreshold>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001444:	f7ff fd99 	bl	8000f7a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800144a:	f006 fbd4 	bl	8007bf6 <HAL_UARTEx_DisableFifoMode>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001454:	f7ff fd91 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2000a4d4 	.word	0x2000a4d4
 8001460:	40004800 	.word	0x40004800

08001464 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b0b0      	sub	sp, #192	@ 0xc0
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800147c:	f107 0318 	add.w	r3, r7, #24
 8001480:	2294      	movs	r2, #148	@ 0x94
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f00a fd6f 	bl	800bf68 <memset>
  if(uartHandle->Instance==LPUART1)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a43      	ldr	r2, [pc, #268]	@ (800159c <HAL_UART_MspInit+0x138>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d13e      	bne.n	8001512 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001494:	2320      	movs	r3, #32
 8001496:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001498:	2300      	movs	r3, #0
 800149a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800149c:	f107 0318 	add.w	r3, r7, #24
 80014a0:	4618      	mov	r0, r3
 80014a2:	f004 fc2d 	bl	8005d00 <HAL_RCCEx_PeriphCLKConfig>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014ac:	f7ff fd65 	bl	8000f7a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80014b0:	4b3b      	ldr	r3, [pc, #236]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014b4:	4a3a      	ldr	r2, [pc, #232]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80014bc:	4b38      	ldr	r3, [pc, #224]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014c8:	4b35      	ldr	r3, [pc, #212]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014cc:	4a34      	ldr	r2, [pc, #208]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d4:	4b32      	ldr	r3, [pc, #200]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 80014d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80014e0:	f003 fd26 	bl	8004f30 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80014e4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014fe:	2308      	movs	r3, #8
 8001500:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001504:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001508:	4619      	mov	r1, r3
 800150a:	4826      	ldr	r0, [pc, #152]	@ (80015a4 <HAL_UART_MspInit+0x140>)
 800150c:	f002 f8b8 	bl	8003680 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001510:	e040      	b.n	8001594 <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART3)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a24      	ldr	r2, [pc, #144]	@ (80015a8 <HAL_UART_MspInit+0x144>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d13b      	bne.n	8001594 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800151c:	2304      	movs	r3, #4
 800151e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001520:	2300      	movs	r3, #0
 8001522:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	4618      	mov	r0, r3
 800152a:	f004 fbe9 	bl	8005d00 <HAL_RCCEx_PeriphCLKConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001534:	f7ff fd21 	bl	8000f7a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 800153a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153c:	4a18      	ldr	r2, [pc, #96]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 800153e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001542:	6593      	str	r3, [r2, #88]	@ 0x58
 8001544:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 8001546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001548:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	4a12      	ldr	r2, [pc, #72]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 8001556:	f043 0308 	orr.w	r3, r3, #8
 800155a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <HAL_UART_MspInit+0x13c>)
 800155e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001568:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800156c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157c:	2303      	movs	r3, #3
 800157e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001582:	2307      	movs	r3, #7
 8001584:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001588:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800158c:	4619      	mov	r1, r3
 800158e:	4807      	ldr	r0, [pc, #28]	@ (80015ac <HAL_UART_MspInit+0x148>)
 8001590:	f002 f876 	bl	8003680 <HAL_GPIO_Init>
}
 8001594:	bf00      	nop
 8001596:	37c0      	adds	r7, #192	@ 0xc0
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40008000 	.word	0x40008000
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48001800 	.word	0x48001800
 80015a8:	40004800 	.word	0x40004800
 80015ac:	48000c00 	.word	0x48000c00

080015b0 <Reset_Handler>:
 80015b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015e8 <LoopForever+0x2>
 80015b4:	f7ff fd80 	bl	80010b8 <SystemInit>
 80015b8:	480c      	ldr	r0, [pc, #48]	@ (80015ec <LoopForever+0x6>)
 80015ba:	490d      	ldr	r1, [pc, #52]	@ (80015f0 <LoopForever+0xa>)
 80015bc:	4a0d      	ldr	r2, [pc, #52]	@ (80015f4 <LoopForever+0xe>)
 80015be:	2300      	movs	r3, #0
 80015c0:	e002      	b.n	80015c8 <LoopCopyDataInit>

080015c2 <CopyDataInit>:
 80015c2:	58d4      	ldr	r4, [r2, r3]
 80015c4:	50c4      	str	r4, [r0, r3]
 80015c6:	3304      	adds	r3, #4

080015c8 <LoopCopyDataInit>:
 80015c8:	18c4      	adds	r4, r0, r3
 80015ca:	428c      	cmp	r4, r1
 80015cc:	d3f9      	bcc.n	80015c2 <CopyDataInit>
 80015ce:	4a0a      	ldr	r2, [pc, #40]	@ (80015f8 <LoopForever+0x12>)
 80015d0:	4c0a      	ldr	r4, [pc, #40]	@ (80015fc <LoopForever+0x16>)
 80015d2:	2300      	movs	r3, #0
 80015d4:	e001      	b.n	80015da <LoopFillZerobss>

080015d6 <FillZerobss>:
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	3204      	adds	r2, #4

080015da <LoopFillZerobss>:
 80015da:	42a2      	cmp	r2, r4
 80015dc:	d3fb      	bcc.n	80015d6 <FillZerobss>
 80015de:	f00a fccb 	bl	800bf78 <__libc_init_array>
 80015e2:	f7ff fbf3 	bl	8000dcc <main>

080015e6 <LoopForever>:
 80015e6:	e7fe      	b.n	80015e6 <LoopForever>
 80015e8:	200a0000 	.word	0x200a0000
 80015ec:	20000000 	.word	0x20000000
 80015f0:	2000010c 	.word	0x2000010c
 80015f4:	0800c0bc 	.word	0x0800c0bc
 80015f8:	2000010c 	.word	0x2000010c
 80015fc:	2000c178 	.word	0x2000c178

08001600 <CAN1_RX0_IRQHandler>:
 8001600:	e7fe      	b.n	8001600 <CAN1_RX0_IRQHandler>

08001602 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001608:	2300      	movs	r3, #0
 800160a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160c:	2003      	movs	r0, #3
 800160e:	f001 fd3b 	bl	8003088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001612:	2000      	movs	r0, #0
 8001614:	f000 f80e 	bl	8001634 <HAL_InitTick>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	71fb      	strb	r3, [r7, #7]
 8001622:	e001      	b.n	8001628 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001624:	f7ff fcb0 	bl	8000f88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001628:	79fb      	ldrb	r3, [r7, #7]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001640:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <HAL_InitTick+0x6c>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d023      	beq.n	8001690 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001648:	4b16      	ldr	r3, [pc, #88]	@ (80016a4 <HAL_InitTick+0x70>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <HAL_InitTick+0x6c>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001656:	fbb3 f3f1 	udiv	r3, r3, r1
 800165a:	fbb2 f3f3 	udiv	r3, r2, r3
 800165e:	4618      	mov	r0, r3
 8001660:	f001 fd47 	bl	80030f2 <HAL_SYSTICK_Config>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10f      	bne.n	800168a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2b0f      	cmp	r3, #15
 800166e:	d809      	bhi.n	8001684 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001670:	2200      	movs	r2, #0
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001678:	f001 fd11 	bl	800309e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800167c:	4a0a      	ldr	r2, [pc, #40]	@ (80016a8 <HAL_InitTick+0x74>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e007      	b.n	8001694 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	73fb      	strb	r3, [r7, #15]
 8001688:	e004      	b.n	8001694 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	73fb      	strb	r3, [r7, #15]
 800168e:	e001      	b.n	8001694 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000008 	.word	0x20000008
 80016a4:	20000000 	.word	0x20000000
 80016a8:	20000004 	.word	0x20000004

080016ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <HAL_IncTick+0x20>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_IncTick+0x24>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4413      	add	r3, r2
 80016bc:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <HAL_IncTick+0x24>)
 80016be:	6013      	str	r3, [r2, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000008 	.word	0x20000008
 80016d0:	2000a568 	.word	0x2000a568

080016d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return uwTick;
 80016d8:	4b03      	ldr	r3, [pc, #12]	@ (80016e8 <HAL_GetTick+0x14>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	2000a568 	.word	0x2000a568

080016ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f4:	f7ff ffee 	bl	80016d4 <HAL_GetTick>
 80016f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001704:	d005      	beq.n	8001712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001706:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <HAL_Delay+0x44>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001712:	bf00      	nop
 8001714:	f7ff ffde 	bl	80016d4 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	429a      	cmp	r2, r3
 8001722:	d8f7      	bhi.n	8001714 <HAL_Delay+0x28>
  {
  }
}
 8001724:	bf00      	nop
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000008 	.word	0x20000008

08001734 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	431a      	orrs	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	609a      	str	r2, [r3, #8]
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	609a      	str	r2, [r3, #8]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001790:	4618      	mov	r0, r3
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800179c:	b480      	push	{r7}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	3360      	adds	r3, #96	@ 0x60
 80017ae:	461a      	mov	r2, r3
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <LL_ADC_SetOffset+0x44>)
 80017be:	4013      	ands	r3, r2
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	4313      	orrs	r3, r2
 80017cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80017d4:	bf00      	nop
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	03fff000 	.word	0x03fff000

080017e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3360      	adds	r3, #96	@ 0x60
 80017f2:	461a      	mov	r2, r3
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001804:	4618      	mov	r0, r3
 8001806:	3714      	adds	r7, #20
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001810:	b480      	push	{r7}
 8001812:	b087      	sub	sp, #28
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	3360      	adds	r3, #96	@ 0x60
 8001820:	461a      	mov	r2, r3
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	431a      	orrs	r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800183a:	bf00      	nop
 800183c:	371c      	adds	r7, #28
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
 800184e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	695b      	ldr	r3, [r3, #20]
 8001854:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	615a      	str	r2, [r3, #20]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001880:	2301      	movs	r3, #1
 8001882:	e000      	b.n	8001886 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001892:	b480      	push	{r7}
 8001894:	b087      	sub	sp, #28
 8001896:	af00      	add	r7, sp, #0
 8001898:	60f8      	str	r0, [r7, #12]
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	3330      	adds	r3, #48	@ 0x30
 80018a2:	461a      	mov	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	0a1b      	lsrs	r3, r3, #8
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	4413      	add	r3, r2
 80018b0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	f003 031f 	and.w	r3, r3, #31
 80018bc:	211f      	movs	r1, #31
 80018be:	fa01 f303 	lsl.w	r3, r1, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	401a      	ands	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	0e9b      	lsrs	r3, r3, #26
 80018ca:	f003 011f 	and.w	r1, r3, #31
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	f003 031f 	and.w	r3, r3, #31
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	431a      	orrs	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018de:	bf00      	nop
 80018e0:	371c      	adds	r7, #28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d101      	bne.n	8001902 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001910:	b480      	push	{r7}
 8001912:	b087      	sub	sp, #28
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	3314      	adds	r3, #20
 8001920:	461a      	mov	r2, r3
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	0e5b      	lsrs	r3, r3, #25
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	4413      	add	r3, r2
 800192e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	0d1b      	lsrs	r3, r3, #20
 8001938:	f003 031f 	and.w	r3, r3, #31
 800193c:	2107      	movs	r1, #7
 800193e:	fa01 f303 	lsl.w	r3, r1, r3
 8001942:	43db      	mvns	r3, r3
 8001944:	401a      	ands	r2, r3
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	0d1b      	lsrs	r3, r3, #20
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	fa01 f303 	lsl.w	r3, r1, r3
 8001954:	431a      	orrs	r2, r3
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800195a:	bf00      	nop
 800195c:	371c      	adds	r7, #28
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001980:	43db      	mvns	r3, r3
 8001982:	401a      	ands	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0318 	and.w	r3, r3, #24
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800198c:	40d9      	lsrs	r1, r3
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	400b      	ands	r3, r1
 8001992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001996:	431a      	orrs	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	0007ffff 	.word	0x0007ffff

080019b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80019c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6093      	str	r3, [r2, #8]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80019e8:	d101      	bne.n	80019ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001a0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001a38:	d101      	bne.n	8001a3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a60:	f043 0201 	orr.w	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a88:	f043 0202 	orr.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d101      	bne.n	8001ab4 <LL_ADC_IsEnabled+0x18>
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e000      	b.n	8001ab6 <LL_ADC_IsEnabled+0x1a>
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d101      	bne.n	8001ada <LL_ADC_IsDisableOngoing+0x18>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <LL_ADC_IsDisableOngoing+0x1a>
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001af8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001afc:	f043 0204 	orr.w	r2, r3, #4
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d101      	bne.n	8001b28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b24:	2301      	movs	r3, #1
 8001b26:	e000      	b.n	8001b2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d101      	bne.n	8001b4e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e129      	b.n	8001dca <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d109      	bne.n	8001b98 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7fe fd27 	bl	80005d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff19 	bl	80019d4 <LL_ADC_IsDeepPowerDownEnabled>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d004      	beq.n	8001bb2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff feff 	bl	80019b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ff34 	bl	8001a24 <LL_ADC_IsInternalRegulatorEnabled>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d115      	bne.n	8001bee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ff18 	bl	80019fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001bcc:	4b81      	ldr	r3, [pc, #516]	@ (8001dd4 <HAL_ADC_Init+0x278>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	099b      	lsrs	r3, r3, #6
 8001bd2:	4a81      	ldr	r2, [pc, #516]	@ (8001dd8 <HAL_ADC_Init+0x27c>)
 8001bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd8:	099b      	lsrs	r3, r3, #6
 8001bda:	3301      	adds	r3, #1
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001be0:	e002      	b.n	8001be8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3b01      	subs	r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f9      	bne.n	8001be2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff ff16 	bl	8001a24 <LL_ADC_IsInternalRegulatorEnabled>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10d      	bne.n	8001c1a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	f043 0210 	orr.w	r2, r3, #16
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0e:	f043 0201 	orr.w	r2, r3, #1
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff76 	bl	8001b10 <LL_ADC_REG_IsConversionOngoing>
 8001c24:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f040 80c2 	bne.w	8001db8 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f040 80be 	bne.w	8001db8 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c40:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001c44:	f043 0202 	orr.w	r2, r3, #2
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff23 	bl	8001a9c <LL_ADC_IsEnabled>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10b      	bne.n	8001c74 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c5c:	485f      	ldr	r0, [pc, #380]	@ (8001ddc <HAL_ADC_Init+0x280>)
 8001c5e:	f7ff ff1d 	bl	8001a9c <LL_ADC_IsEnabled>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d105      	bne.n	8001c74 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	485c      	ldr	r0, [pc, #368]	@ (8001de0 <HAL_ADC_Init+0x284>)
 8001c70:	f7ff fd60 	bl	8001734 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7e5b      	ldrb	r3, [r3, #25]
 8001c78:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c7e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001c84:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001c8a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c92:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d106      	bne.n	8001cb0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	045b      	lsls	r3, r3, #17
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d009      	beq.n	8001ccc <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	4b44      	ldr	r3, [pc, #272]	@ (8001de4 <HAL_ADC_Init+0x288>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	69b9      	ldr	r1, [r7, #24]
 8001cdc:	430b      	orrs	r3, r1
 8001cde:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff26 	bl	8001b36 <LL_ADC_INJ_IsConversionOngoing>
 8001cea:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d140      	bne.n	8001d74 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d13d      	bne.n	8001d74 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	7e1b      	ldrb	r3, [r3, #24]
 8001d00:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d02:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001d0a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d1a:	f023 0306 	bic.w	r3, r3, #6
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	69b9      	ldr	r1, [r7, #24]
 8001d24:	430b      	orrs	r3, r1
 8001d26:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d118      	bne.n	8001d64 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001d3c:	f023 0304 	bic.w	r3, r3, #4
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001d48:	4311      	orrs	r1, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001d4e:	4311      	orrs	r1, r2
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d54:	430a      	orrs	r2, r1
 8001d56:	431a      	orrs	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 0201 	orr.w	r2, r2, #1
 8001d60:	611a      	str	r2, [r3, #16]
 8001d62:	e007      	b.n	8001d74 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	691a      	ldr	r2, [r3, #16]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f022 0201 	bic.w	r2, r2, #1
 8001d72:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d10c      	bne.n	8001d96 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	f023 010f 	bic.w	r1, r3, #15
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	1e5a      	subs	r2, r3, #1
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d94:	e007      	b.n	8001da6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 020f 	bic.w	r2, r2, #15
 8001da4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001daa:	f023 0303 	bic.w	r3, r3, #3
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	659a      	str	r2, [r3, #88]	@ 0x58
 8001db6:	e007      	b.n	8001dc8 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	f043 0210 	orr.w	r2, r3, #16
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3720      	adds	r7, #32
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000
 8001dd8:	053e2d63 	.word	0x053e2d63
 8001ddc:	50040000 	.word	0x50040000
 8001de0:	50040300 	.word	0x50040300
 8001de4:	fff0c007 	.word	0xfff0c007

08001de8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fe89 	bl	8001b10 <LL_ADC_REG_IsConversionOngoing>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d167      	bne.n	8001ed4 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_ADC_Start_DMA+0x2a>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e063      	b.n	8001eda <HAL_ADC_Start_DMA+0xf2>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 fe2c 	bl	8002a78 <ADC_Enable>
 8001e20:	4603      	mov	r3, r0
 8001e22:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001e24:	7dfb      	ldrb	r3, [r7, #23]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d14f      	bne.n	8001eca <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e32:	f023 0301 	bic.w	r3, r3, #1
 8001e36:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d006      	beq.n	8001e58 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4e:	f023 0206 	bic.w	r2, r3, #6
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e56:	e002      	b.n	8001e5e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e62:	4a20      	ldr	r2, [pc, #128]	@ (8001ee4 <HAL_ADC_Start_DMA+0xfc>)
 8001e64:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee8 <HAL_ADC_Start_DMA+0x100>)
 8001e6c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e72:	4a1e      	ldr	r2, [pc, #120]	@ (8001eec <HAL_ADC_Start_DMA+0x104>)
 8001e74:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	221c      	movs	r2, #28
 8001e7c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0210 	orr.w	r2, r2, #16
 8001e94:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f042 0201 	orr.w	r2, r2, #1
 8001ea4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	3340      	adds	r3, #64	@ 0x40
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f001 f9d1 	bl	800325c <HAL_DMA_Start_IT>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fe10 	bl	8001ae8 <LL_ADC_REG_StartConversion>
 8001ec8:	e006      	b.n	8001ed8 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001ed2:	e001      	b.n	8001ed8 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	08002c43 	.word	0x08002c43
 8001ee8:	08002d1b 	.word	0x08002d1b
 8001eec:	08002d37 	.word	0x08002d37

08001ef0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b088      	sub	sp, #32
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d017      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x56>
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d012      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d105      	bne.n	8001f38 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f30:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 ffcb 	bl	8002ed4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2202      	movs	r2, #2
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d004      	beq.n	8001f5a <HAL_ADC_IRQHandler+0x6a>
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d109      	bne.n	8001f6e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d05e      	beq.n	8002022 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d059      	beq.n	8002022 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d105      	bne.n	8001f86 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fc6e 	bl	800186c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d03e      	beq.n	8002014 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d135      	bne.n	8002014 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d12e      	bne.n	8002014 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fda8 	bl	8001b10 <LL_ADC_REG_IsConversionOngoing>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d11a      	bne.n	8001ffc <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 020c 	bic.w	r2, r2, #12
 8001fd4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d112      	bne.n	8002014 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff2:	f043 0201 	orr.w	r2, r3, #1
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ffa:	e00b      	b.n	8002014 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002000:	f043 0210 	orr.w	r2, r3, #16
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200c:	f043 0201 	orr.w	r2, r3, #1
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7fe fe0d 	bl	8000c34 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	220c      	movs	r2, #12
 8002020:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	f003 0320 	and.w	r3, r3, #32
 8002028:	2b00      	cmp	r3, #0
 800202a:	d004      	beq.n	8002036 <HAL_ADC_IRQHandler+0x146>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	d109      	bne.n	800204a <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800203c:	2b00      	cmp	r3, #0
 800203e:	d072      	beq.n	8002126 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002046:	2b00      	cmp	r3, #0
 8002048:	d06d      	beq.n	8002126 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	d105      	bne.n	8002062 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff fc3f 	bl	80018ea <LL_ADC_INJ_IsTriggerSourceSWStart>
 800206c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fbfa 	bl	800186c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002078:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d047      	beq.n	8002118 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d007      	beq.n	80020a2 <HAL_ADC_IRQHandler+0x1b2>
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d03f      	beq.n	8002118 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d13a      	bne.n	8002118 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ac:	2b40      	cmp	r3, #64	@ 0x40
 80020ae:	d133      	bne.n	8002118 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d12e      	bne.n	8002118 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff fd39 	bl	8001b36 <LL_ADC_INJ_IsConversionOngoing>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d11a      	bne.n	8002100 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020d8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d112      	bne.n	8002118 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f6:	f043 0201 	orr.w	r2, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80020fe:	e00b      	b.n	8002118 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002104:	f043 0210 	orr.w	r2, r3, #16
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 feb3 	bl	8002e84 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2260      	movs	r2, #96	@ 0x60
 8002124:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212c:	2b00      	cmp	r3, #0
 800212e:	d011      	beq.n	8002154 <HAL_ADC_IRQHandler+0x264>
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00c      	beq.n	8002154 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f886 	bl	8002258 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2280      	movs	r2, #128	@ 0x80
 8002152:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215a:	2b00      	cmp	r3, #0
 800215c:	d012      	beq.n	8002184 <HAL_ADC_IRQHandler+0x294>
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00d      	beq.n	8002184 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 fe99 	bl	8002eac <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002182:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800218a:	2b00      	cmp	r3, #0
 800218c:	d012      	beq.n	80021b4 <HAL_ADC_IRQHandler+0x2c4>
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00d      	beq.n	80021b4 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 fe8b 	bl	8002ec0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d02a      	beq.n	8002214 <HAL_ADC_IRQHandler+0x324>
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f003 0310 	and.w	r3, r3, #16
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d025      	beq.n	8002214 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d102      	bne.n	80021d6 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80021d0:	2301      	movs	r3, #1
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	e008      	b.n	80021e8 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80021e4:	2301      	movs	r3, #1
 80021e6:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d10e      	bne.n	800220c <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	f043 0202 	orr.w	r2, r3, #2
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f830 	bl	800226c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2210      	movs	r2, #16
 8002212:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800221a:	2b00      	cmp	r3, #0
 800221c:	d018      	beq.n	8002250 <HAL_ADC_IRQHandler+0x360>
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d013      	beq.n	8002250 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002238:	f043 0208 	orr.w	r2, r3, #8
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002248:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 fe24 	bl	8002e98 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002250:	bf00      	nop
 8002252:	3720      	adds	r7, #32
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b0b6      	sub	sp, #216	@ 0xd8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x22>
 800229e:	2302      	movs	r3, #2
 80022a0:	e3d5      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x7ce>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff fc2e 	bl	8001b10 <LL_ADC_REG_IsConversionOngoing>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f040 83ba 	bne.w	8002a30 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d824      	bhi.n	8002316 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	3b02      	subs	r3, #2
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d81b      	bhi.n	800230e <HAL_ADC_ConfigChannel+0x8e>
 80022d6:	a201      	add	r2, pc, #4	@ (adr r2, 80022dc <HAL_ADC_ConfigChannel+0x5c>)
 80022d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022dc:	080022ed 	.word	0x080022ed
 80022e0:	080022f5 	.word	0x080022f5
 80022e4:	080022fd 	.word	0x080022fd
 80022e8:	08002305 	.word	0x08002305
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80022ec:	230c      	movs	r3, #12
 80022ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022f2:	e010      	b.n	8002316 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80022f4:	2312      	movs	r3, #18
 80022f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022fa:	e00c      	b.n	8002316 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80022fc:	2318      	movs	r3, #24
 80022fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002302:	e008      	b.n	8002316 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002304:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800230c:	e003      	b.n	8002316 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800230e:	2306      	movs	r3, #6
 8002310:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002314:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002324:	f7ff fab5 	bl	8001892 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fbef 	bl	8001b10 <LL_ADC_REG_IsConversionOngoing>
 8002332:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff fbfb 	bl	8001b36 <LL_ADC_INJ_IsConversionOngoing>
 8002340:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002344:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002348:	2b00      	cmp	r3, #0
 800234a:	f040 81bf 	bne.w	80026cc <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800234e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002352:	2b00      	cmp	r3, #0
 8002354:	f040 81ba 	bne.w	80026cc <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002360:	d10f      	bne.n	8002382 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2200      	movs	r2, #0
 800236c:	4619      	mov	r1, r3
 800236e:	f7ff facf 	bl	8001910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fa63 	bl	8001846 <LL_ADC_SetSamplingTimeCommonConfig>
 8002380:	e00e      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6818      	ldr	r0, [r3, #0]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	6819      	ldr	r1, [r3, #0]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	461a      	mov	r2, r3
 8002390:	f7ff fabe 	bl	8001910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2100      	movs	r1, #0
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fa53 	bl	8001846 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	695a      	ldr	r2, [r3, #20]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	08db      	lsrs	r3, r3, #3
 80023ac:	f003 0303 	and.w	r3, r3, #3
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b04      	cmp	r3, #4
 80023c0:	d00a      	beq.n	80023d8 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	6919      	ldr	r1, [r3, #16]
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023d2:	f7ff f9e3 	bl	800179c <LL_ADC_SetOffset>
 80023d6:	e179      	b.n	80026cc <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2100      	movs	r1, #0
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fa00 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10a      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x184>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff f9f5 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	0e9b      	lsrs	r3, r3, #26
 80023fe:	f003 021f 	and.w	r2, r3, #31
 8002402:	e01e      	b.n	8002442 <HAL_ADC_ConfigChannel+0x1c2>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2100      	movs	r1, #0
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff f9ea 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800241a:	fa93 f3a3 	rbit	r3, r3
 800241e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002422:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002426:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800242a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002432:	2320      	movs	r3, #32
 8002434:	e004      	b.n	8002440 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002436:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_ADC_ConfigChannel+0x1da>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	0e9b      	lsrs	r3, r3, #26
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	e018      	b.n	800248c <HAL_ADC_ConfigChannel+0x20c>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002466:	fa93 f3a3 	rbit	r3, r3
 800246a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800246e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002472:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002476:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800247e:	2320      	movs	r3, #32
 8002480:	e004      	b.n	800248c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002482:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800248c:	429a      	cmp	r2, r3
 800248e:	d106      	bne.n	800249e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2200      	movs	r2, #0
 8002496:	2100      	movs	r1, #0
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff f9b9 	bl	8001810 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2101      	movs	r1, #1
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff f99d 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 80024aa:	4603      	mov	r3, r0
 80024ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10a      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x24a>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2101      	movs	r1, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff f992 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 80024c0:	4603      	mov	r3, r0
 80024c2:	0e9b      	lsrs	r3, r3, #26
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	e01e      	b.n	8002508 <HAL_ADC_ConfigChannel+0x288>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2101      	movs	r1, #1
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff f987 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024e0:	fa93 f3a3 	rbit	r3, r3
 80024e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80024e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80024f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80024f8:	2320      	movs	r3, #32
 80024fa:	e004      	b.n	8002506 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80024fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002500:	fab3 f383 	clz	r3, r3
 8002504:	b2db      	uxtb	r3, r3
 8002506:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002510:	2b00      	cmp	r3, #0
 8002512:	d105      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x2a0>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	0e9b      	lsrs	r3, r3, #26
 800251a:	f003 031f 	and.w	r3, r3, #31
 800251e:	e018      	b.n	8002552 <HAL_ADC_ConfigChannel+0x2d2>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002528:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800252c:	fa93 f3a3 	rbit	r3, r3
 8002530:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002534:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002538:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800253c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002544:	2320      	movs	r3, #32
 8002546:	e004      	b.n	8002552 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002548:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002552:	429a      	cmp	r2, r3
 8002554:	d106      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2200      	movs	r2, #0
 800255c:	2101      	movs	r1, #1
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f956 	bl	8001810 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2102      	movs	r1, #2
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff f93a 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 8002570:	4603      	mov	r3, r0
 8002572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10a      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x310>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2102      	movs	r1, #2
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff f92f 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 8002586:	4603      	mov	r3, r0
 8002588:	0e9b      	lsrs	r3, r3, #26
 800258a:	f003 021f 	and.w	r2, r3, #31
 800258e:	e01e      	b.n	80025ce <HAL_ADC_ConfigChannel+0x34e>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2102      	movs	r1, #2
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff f924 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 800259c:	4603      	mov	r3, r0
 800259e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025a6:	fa93 f3a3 	rbit	r3, r3
 80025aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80025ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80025b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80025be:	2320      	movs	r3, #32
 80025c0:	e004      	b.n	80025cc <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80025c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025c6:	fab3 f383 	clz	r3, r3
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d105      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x366>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	0e9b      	lsrs	r3, r3, #26
 80025e0:	f003 031f 	and.w	r3, r3, #31
 80025e4:	e014      	b.n	8002610 <HAL_ADC_ConfigChannel+0x390>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80025f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80025fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002602:	2320      	movs	r3, #32
 8002604:	e004      	b.n	8002610 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002606:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800260a:	fab3 f383 	clz	r3, r3
 800260e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002610:	429a      	cmp	r2, r3
 8002612:	d106      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2200      	movs	r2, #0
 800261a:	2102      	movs	r1, #2
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff f8f7 	bl	8001810 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2103      	movs	r1, #3
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff f8db 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 800262e:	4603      	mov	r3, r0
 8002630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002634:	2b00      	cmp	r3, #0
 8002636:	d10a      	bne.n	800264e <HAL_ADC_ConfigChannel+0x3ce>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2103      	movs	r1, #3
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff f8d0 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 8002644:	4603      	mov	r3, r0
 8002646:	0e9b      	lsrs	r3, r3, #26
 8002648:	f003 021f 	and.w	r2, r3, #31
 800264c:	e017      	b.n	800267e <HAL_ADC_ConfigChannel+0x3fe>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2103      	movs	r1, #3
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff f8c5 	bl	80017e4 <LL_ADC_GetOffsetChannel>
 800265a:	4603      	mov	r3, r0
 800265c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002660:	fa93 f3a3 	rbit	r3, r3
 8002664:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002668:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800266a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002670:	2320      	movs	r3, #32
 8002672:	e003      	b.n	800267c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002674:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002676:	fab3 f383 	clz	r3, r3
 800267a:	b2db      	uxtb	r3, r3
 800267c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002686:	2b00      	cmp	r3, #0
 8002688:	d105      	bne.n	8002696 <HAL_ADC_ConfigChannel+0x416>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	0e9b      	lsrs	r3, r3, #26
 8002690:	f003 031f 	and.w	r3, r3, #31
 8002694:	e011      	b.n	80026ba <HAL_ADC_ConfigChannel+0x43a>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80026a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80026a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80026ae:	2320      	movs	r3, #32
 80026b0:	e003      	b.n	80026ba <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80026b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026b4:	fab3 f383 	clz	r3, r3
 80026b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d106      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2200      	movs	r2, #0
 80026c4:	2103      	movs	r1, #3
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff f8a2 	bl	8001810 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff f9e3 	bl	8001a9c <LL_ADC_IsEnabled>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f040 813f 	bne.w	800295c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6819      	ldr	r1, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	461a      	mov	r2, r3
 80026ec:	f7ff f93c 	bl	8001968 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	4a8e      	ldr	r2, [pc, #568]	@ (8002930 <HAL_ADC_ConfigChannel+0x6b0>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	f040 8130 	bne.w	800295c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10b      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x4a4>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	0e9b      	lsrs	r3, r3, #26
 8002712:	3301      	adds	r3, #1
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	2b09      	cmp	r3, #9
 800271a:	bf94      	ite	ls
 800271c:	2301      	movls	r3, #1
 800271e:	2300      	movhi	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	e019      	b.n	8002758 <HAL_ADC_ConfigChannel+0x4d8>
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800272c:	fa93 f3a3 	rbit	r3, r3
 8002730:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002734:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800273c:	2320      	movs	r3, #32
 800273e:	e003      	b.n	8002748 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002740:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002742:	fab3 f383 	clz	r3, r3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	3301      	adds	r3, #1
 800274a:	f003 031f 	and.w	r3, r3, #31
 800274e:	2b09      	cmp	r3, #9
 8002750:	bf94      	ite	ls
 8002752:	2301      	movls	r3, #1
 8002754:	2300      	movhi	r3, #0
 8002756:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002758:	2b00      	cmp	r3, #0
 800275a:	d079      	beq.n	8002850 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002764:	2b00      	cmp	r3, #0
 8002766:	d107      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x4f8>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	0e9b      	lsrs	r3, r3, #26
 800276e:	3301      	adds	r3, #1
 8002770:	069b      	lsls	r3, r3, #26
 8002772:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002776:	e015      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x524>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002780:	fa93 f3a3 	rbit	r3, r3
 8002784:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002788:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800278a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002790:	2320      	movs	r3, #32
 8002792:	e003      	b.n	800279c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002796:	fab3 f383 	clz	r3, r3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	3301      	adds	r3, #1
 800279e:	069b      	lsls	r3, r3, #26
 80027a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d109      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x544>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	0e9b      	lsrs	r3, r3, #26
 80027b6:	3301      	adds	r3, #1
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	2101      	movs	r1, #1
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	e017      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x574>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027cc:	fa93 f3a3 	rbit	r3, r3
 80027d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80027d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027d4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80027d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80027dc:	2320      	movs	r3, #32
 80027de:	e003      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80027e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	3301      	adds	r3, #1
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	2101      	movs	r1, #1
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	ea42 0103 	orr.w	r1, r2, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <HAL_ADC_ConfigChannel+0x59a>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	0e9b      	lsrs	r3, r3, #26
 800280a:	3301      	adds	r3, #1
 800280c:	f003 021f 	and.w	r2, r3, #31
 8002810:	4613      	mov	r3, r2
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	4413      	add	r3, r2
 8002816:	051b      	lsls	r3, r3, #20
 8002818:	e018      	b.n	800284c <HAL_ADC_ConfigChannel+0x5cc>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002822:	fa93 f3a3 	rbit	r3, r3
 8002826:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800282a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800282c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002832:	2320      	movs	r3, #32
 8002834:	e003      	b.n	800283e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002838:	fab3 f383 	clz	r3, r3
 800283c:	b2db      	uxtb	r3, r3
 800283e:	3301      	adds	r3, #1
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800284c:	430b      	orrs	r3, r1
 800284e:	e080      	b.n	8002952 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002858:	2b00      	cmp	r3, #0
 800285a:	d107      	bne.n	800286c <HAL_ADC_ConfigChannel+0x5ec>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	0e9b      	lsrs	r3, r3, #26
 8002862:	3301      	adds	r3, #1
 8002864:	069b      	lsls	r3, r3, #26
 8002866:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800286a:	e015      	b.n	8002898 <HAL_ADC_ConfigChannel+0x618>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002874:	fa93 f3a3 	rbit	r3, r3
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800287e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002884:	2320      	movs	r3, #32
 8002886:	e003      	b.n	8002890 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800288a:	fab3 f383 	clz	r3, r3
 800288e:	b2db      	uxtb	r3, r3
 8002890:	3301      	adds	r3, #1
 8002892:	069b      	lsls	r3, r3, #26
 8002894:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d109      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x638>
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	0e9b      	lsrs	r3, r3, #26
 80028aa:	3301      	adds	r3, #1
 80028ac:	f003 031f 	and.w	r3, r3, #31
 80028b0:	2101      	movs	r1, #1
 80028b2:	fa01 f303 	lsl.w	r3, r1, r3
 80028b6:	e017      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x668>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	fa93 f3a3 	rbit	r3, r3
 80028c4:	61bb      	str	r3, [r7, #24]
  return result;
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80028ca:	6a3b      	ldr	r3, [r7, #32]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80028d0:	2320      	movs	r3, #32
 80028d2:	e003      	b.n	80028dc <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80028d4:	6a3b      	ldr	r3, [r7, #32]
 80028d6:	fab3 f383 	clz	r3, r3
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	3301      	adds	r3, #1
 80028de:	f003 031f 	and.w	r3, r3, #31
 80028e2:	2101      	movs	r1, #1
 80028e4:	fa01 f303 	lsl.w	r3, r1, r3
 80028e8:	ea42 0103 	orr.w	r1, r2, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10d      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x694>
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	0e9b      	lsrs	r3, r3, #26
 80028fe:	3301      	adds	r3, #1
 8002900:	f003 021f 	and.w	r2, r3, #31
 8002904:	4613      	mov	r3, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	4413      	add	r3, r2
 800290a:	3b1e      	subs	r3, #30
 800290c:	051b      	lsls	r3, r3, #20
 800290e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002912:	e01d      	b.n	8002950 <HAL_ADC_ConfigChannel+0x6d0>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	fa93 f3a3 	rbit	r3, r3
 8002920:	60fb      	str	r3, [r7, #12]
  return result;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d103      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800292c:	2320      	movs	r3, #32
 800292e:	e005      	b.n	800293c <HAL_ADC_ConfigChannel+0x6bc>
 8002930:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	3301      	adds	r3, #1
 800293e:	f003 021f 	and.w	r2, r3, #31
 8002942:	4613      	mov	r3, r2
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	4413      	add	r3, r2
 8002948:	3b1e      	subs	r3, #30
 800294a:	051b      	lsls	r3, r3, #20
 800294c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002950:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002956:	4619      	mov	r1, r3
 8002958:	f7fe ffda 	bl	8001910 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	4b3d      	ldr	r3, [pc, #244]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7d8>)
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d06c      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002968:	483c      	ldr	r0, [pc, #240]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7dc>)
 800296a:	f7fe ff09 	bl	8001780 <LL_ADC_GetCommonPathInternalCh>
 800296e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a3a      	ldr	r2, [pc, #232]	@ (8002a60 <HAL_ADC_ConfigChannel+0x7e0>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d127      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800297c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002980:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d121      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a35      	ldr	r2, [pc, #212]	@ (8002a64 <HAL_ADC_ConfigChannel+0x7e4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d157      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002992:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002996:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800299a:	4619      	mov	r1, r3
 800299c:	482f      	ldr	r0, [pc, #188]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7dc>)
 800299e:	f7fe fedc 	bl	800175a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029a2:	4b31      	ldr	r3, [pc, #196]	@ (8002a68 <HAL_ADC_ConfigChannel+0x7e8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	099b      	lsrs	r3, r3, #6
 80029a8:	4a30      	ldr	r2, [pc, #192]	@ (8002a6c <HAL_ADC_ConfigChannel+0x7ec>)
 80029aa:	fba2 2303 	umull	r2, r3, r2, r3
 80029ae:	099b      	lsrs	r3, r3, #6
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	4613      	mov	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	4413      	add	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80029bc:	e002      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	3b01      	subs	r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f9      	bne.n	80029be <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029ca:	e03a      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a27      	ldr	r2, [pc, #156]	@ (8002a70 <HAL_ADC_ConfigChannel+0x7f0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d113      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10d      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a64 <HAL_ADC_ConfigChannel+0x7e4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d12a      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f4:	4619      	mov	r1, r3
 80029f6:	4819      	ldr	r0, [pc, #100]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7dc>)
 80029f8:	f7fe feaf 	bl	800175a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029fc:	e021      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a1c      	ldr	r2, [pc, #112]	@ (8002a74 <HAL_ADC_ConfigChannel+0x7f4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d11c      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d116      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a12      	ldr	r2, [pc, #72]	@ (8002a64 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d111      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a26:	4619      	mov	r1, r3
 8002a28:	480c      	ldr	r0, [pc, #48]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7dc>)
 8002a2a:	f7fe fe96 	bl	800175a <LL_ADC_SetCommonPathInternalCh>
 8002a2e:	e008      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a34:	f043 0220 	orr.w	r2, r3, #32
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002a4a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	37d8      	adds	r7, #216	@ 0xd8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	80080000 	.word	0x80080000
 8002a5c:	50040300 	.word	0x50040300
 8002a60:	c7520000 	.word	0xc7520000
 8002a64:	50040000 	.word	0x50040000
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	053e2d63 	.word	0x053e2d63
 8002a70:	cb840000 	.word	0xcb840000
 8002a74:	80000001 	.word	0x80000001

08002a78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff f807 	bl	8001a9c <LL_ADC_IsEnabled>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d169      	bne.n	8002b68 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	4b36      	ldr	r3, [pc, #216]	@ (8002b74 <ADC_Enable+0xfc>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00d      	beq.n	8002abe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa6:	f043 0210 	orr.w	r2, r3, #16
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e055      	b.n	8002b6a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe ffc2 	bl	8001a4c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ac8:	482b      	ldr	r0, [pc, #172]	@ (8002b78 <ADC_Enable+0x100>)
 8002aca:	f7fe fe59 	bl	8001780 <LL_ADC_GetCommonPathInternalCh>
 8002ace:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ad0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d013      	beq.n	8002b00 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ad8:	4b28      	ldr	r3, [pc, #160]	@ (8002b7c <ADC_Enable+0x104>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	099b      	lsrs	r3, r3, #6
 8002ade:	4a28      	ldr	r2, [pc, #160]	@ (8002b80 <ADC_Enable+0x108>)
 8002ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae4:	099b      	lsrs	r3, r3, #6
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002af2:	e002      	b.n	8002afa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	3b01      	subs	r3, #1
 8002af8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1f9      	bne.n	8002af4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b00:	f7fe fde8 	bl	80016d4 <HAL_GetTick>
 8002b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b06:	e028      	b.n	8002b5a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe ffc5 	bl	8001a9c <LL_ADC_IsEnabled>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d104      	bne.n	8002b22 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe ff95 	bl	8001a4c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b22:	f7fe fdd7 	bl	80016d4 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d914      	bls.n	8002b5a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d00d      	beq.n	8002b5a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b42:	f043 0210 	orr.w	r2, r3, #16
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e007      	b.n	8002b6a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d1cf      	bne.n	8002b08 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	8000003f 	.word	0x8000003f
 8002b78:	50040300 	.word	0x50040300
 8002b7c:	20000000 	.word	0x20000000
 8002b80:	053e2d63 	.word	0x053e2d63

08002b84 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fe ff96 	bl	8001ac2 <LL_ADC_IsDisableOngoing>
 8002b96:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fe ff7d 	bl	8001a9c <LL_ADC_IsEnabled>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d047      	beq.n	8002c38 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d144      	bne.n	8002c38 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 030d 	and.w	r3, r3, #13
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d10c      	bne.n	8002bd6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe ff57 	bl	8001a74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2203      	movs	r2, #3
 8002bcc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bce:	f7fe fd81 	bl	80016d4 <HAL_GetTick>
 8002bd2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bd4:	e029      	b.n	8002c2a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bda:	f043 0210 	orr.w	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be6:	f043 0201 	orr.w	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e023      	b.n	8002c3a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bf2:	f7fe fd6f 	bl	80016d4 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d914      	bls.n	8002c2a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00d      	beq.n	8002c2a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c12:	f043 0210 	orr.w	r2, r3, #16
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e007      	b.n	8002c3a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1dc      	bne.n	8002bf2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c54:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d14b      	bne.n	8002cf4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c60:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d021      	beq.n	8002cba <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe fdf6 	bl	800186c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d032      	beq.n	8002cec <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d12b      	bne.n	8002cec <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d11f      	bne.n	8002cec <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002cb8:	e018      	b.n	8002cec <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d111      	bne.n	8002cec <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d105      	bne.n	8002cec <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce4:	f043 0201 	orr.w	r2, r3, #1
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7fd ffa1 	bl	8000c34 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cf2:	e00e      	b.n	8002d12 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf8:	f003 0310 	and.w	r3, r3, #16
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f7ff fab3 	bl	800226c <HAL_ADC_ErrorCallback>
}
 8002d06:	e004      	b.n	8002d12 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f7fe f845 	bl	8000db8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b084      	sub	sp, #16
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d48:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	f043 0204 	orr.w	r2, r3, #4
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f7ff fa85 	bl	800226c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d62:	bf00      	nop
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <LL_ADC_StartCalibration>:
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002d7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002d86:	4313      	orrs	r3, r2
 8002d88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_ADC_IsCalibrationOnGoing>:
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002dac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002db0:	d101      	bne.n	8002db6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_ADCEx_Calibration_Start+0x1c>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e04d      	b.n	8002e7c <HAL_ADCEx_Calibration_Start+0xb8>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f7ff fecb 	bl	8002b84 <ADC_Disable>
 8002dee:	4603      	mov	r3, r0
 8002df0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d136      	bne.n	8002e66 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e00:	f023 0302 	bic.w	r3, r3, #2
 8002e04:	f043 0202 	orr.w	r2, r3, #2
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6839      	ldr	r1, [r7, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff ffa9 	bl	8002d6a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002e18:	e014      	b.n	8002e44 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002e26:	d30d      	bcc.n	8002e44 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2c:	f023 0312 	bic.w	r3, r3, #18
 8002e30:	f043 0210 	orr.w	r2, r3, #16
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e01b      	b.n	8002e7c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff ffa7 	bl	8002d9c <LL_ADC_IsCalibrationOnGoing>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1e2      	bne.n	8002e1a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	f023 0303 	bic.w	r3, r3, #3
 8002e5c:	f043 0201 	orr.w	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e64:	e005      	b.n	8002e72 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6a:	f043 0210 	orr.w	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f04:	4013      	ands	r3, r2
 8002f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f1a:	4a04      	ldr	r2, [pc, #16]	@ (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	60d3      	str	r3, [r2, #12]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f34:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <__NVIC_GetPriorityGrouping+0x18>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	0a1b      	lsrs	r3, r3, #8
 8002f3a:	f003 0307 	and.w	r3, r3, #7
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	db0b      	blt.n	8002f76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	f003 021f 	and.w	r2, r3, #31
 8002f64:	4907      	ldr	r1, [pc, #28]	@ (8002f84 <__NVIC_EnableIRQ+0x38>)
 8002f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e000e100 	.word	0xe000e100

08002f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	6039      	str	r1, [r7, #0]
 8002f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	db0a      	blt.n	8002fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	490c      	ldr	r1, [pc, #48]	@ (8002fd4 <__NVIC_SetPriority+0x4c>)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	0112      	lsls	r2, r2, #4
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	440b      	add	r3, r1
 8002fac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb0:	e00a      	b.n	8002fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4908      	ldr	r1, [pc, #32]	@ (8002fd8 <__NVIC_SetPriority+0x50>)
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	3b04      	subs	r3, #4
 8002fc0:	0112      	lsls	r2, r2, #4
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	761a      	strb	r2, [r3, #24]
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	e000e100 	.word	0xe000e100
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b089      	sub	sp, #36	@ 0x24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f1c3 0307 	rsb	r3, r3, #7
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	bf28      	it	cs
 8002ffa:	2304      	movcs	r3, #4
 8002ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3304      	adds	r3, #4
 8003002:	2b06      	cmp	r3, #6
 8003004:	d902      	bls.n	800300c <NVIC_EncodePriority+0x30>
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3b03      	subs	r3, #3
 800300a:	e000      	b.n	800300e <NVIC_EncodePriority+0x32>
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003010:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	401a      	ands	r2, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003024:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	fa01 f303 	lsl.w	r3, r1, r3
 800302e:	43d9      	mvns	r1, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003034:	4313      	orrs	r3, r2
         );
}
 8003036:	4618      	mov	r0, r3
 8003038:	3724      	adds	r7, #36	@ 0x24
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003054:	d301      	bcc.n	800305a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003056:	2301      	movs	r3, #1
 8003058:	e00f      	b.n	800307a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800305a:	4a0a      	ldr	r2, [pc, #40]	@ (8003084 <SysTick_Config+0x40>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3b01      	subs	r3, #1
 8003060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003062:	210f      	movs	r1, #15
 8003064:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003068:	f7ff ff8e 	bl	8002f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800306c:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <SysTick_Config+0x40>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003072:	4b04      	ldr	r3, [pc, #16]	@ (8003084 <SysTick_Config+0x40>)
 8003074:	2207      	movs	r2, #7
 8003076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	e000e010 	.word	0xe000e010

08003088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff29 	bl	8002ee8 <__NVIC_SetPriorityGrouping>
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b086      	sub	sp, #24
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	4603      	mov	r3, r0
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030b0:	f7ff ff3e 	bl	8002f30 <__NVIC_GetPriorityGrouping>
 80030b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	6978      	ldr	r0, [r7, #20]
 80030bc:	f7ff ff8e 	bl	8002fdc <NVIC_EncodePriority>
 80030c0:	4602      	mov	r2, r0
 80030c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff5d 	bl	8002f88 <__NVIC_SetPriority>
}
 80030ce:	bf00      	nop
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff ff31 	bl	8002f4c <__NVIC_EnableIRQ>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff ffa2 	bl	8003044 <SysTick_Config>
 8003100:	4603      	mov	r3, r0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
	...

0800310c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e08d      	b.n	800323a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	4b47      	ldr	r3, [pc, #284]	@ (8003244 <HAL_DMA_Init+0x138>)
 8003126:	429a      	cmp	r2, r3
 8003128:	d80f      	bhi.n	800314a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	461a      	mov	r2, r3
 8003130:	4b45      	ldr	r3, [pc, #276]	@ (8003248 <HAL_DMA_Init+0x13c>)
 8003132:	4413      	add	r3, r2
 8003134:	4a45      	ldr	r2, [pc, #276]	@ (800324c <HAL_DMA_Init+0x140>)
 8003136:	fba2 2303 	umull	r2, r3, r2, r3
 800313a:	091b      	lsrs	r3, r3, #4
 800313c:	009a      	lsls	r2, r3, #2
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a42      	ldr	r2, [pc, #264]	@ (8003250 <HAL_DMA_Init+0x144>)
 8003146:	641a      	str	r2, [r3, #64]	@ 0x40
 8003148:	e00e      	b.n	8003168 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	4b40      	ldr	r3, [pc, #256]	@ (8003254 <HAL_DMA_Init+0x148>)
 8003152:	4413      	add	r3, r2
 8003154:	4a3d      	ldr	r2, [pc, #244]	@ (800324c <HAL_DMA_Init+0x140>)
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	091b      	lsrs	r3, r3, #4
 800315c:	009a      	lsls	r2, r3, #2
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a3c      	ldr	r2, [pc, #240]	@ (8003258 <HAL_DMA_Init+0x14c>)
 8003166:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800317e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003182:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800318c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003198:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f9fe 	bl	80035bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031c8:	d102      	bne.n	80031d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031d8:	b2d2      	uxtb	r2, r2
 80031da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d010      	beq.n	8003210 <HAL_DMA_Init+0x104>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d80c      	bhi.n	8003210 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fa1e 	bl	8003638 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	e008      	b.n	8003222 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	40020407 	.word	0x40020407
 8003248:	bffdfff8 	.word	0xbffdfff8
 800324c:	cccccccd 	.word	0xcccccccd
 8003250:	40020000 	.word	0x40020000
 8003254:	bffdfbf8 	.word	0xbffdfbf8
 8003258:	40020400 	.word	0x40020400

0800325c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <HAL_DMA_Start_IT+0x20>
 8003278:	2302      	movs	r3, #2
 800327a:	e066      	b.n	800334a <HAL_DMA_Start_IT+0xee>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	d155      	bne.n	800333c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2202      	movs	r2, #2
 8003294:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0201 	bic.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f943 	bl	8003540 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d008      	beq.n	80032d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 020e 	orr.w	r2, r2, #14
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	e00f      	b.n	80032f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0204 	bic.w	r2, r2, #4
 80032e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 020a 	orr.w	r2, r2, #10
 80032f2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d007      	beq.n	8003312 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800330c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003310:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003324:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003328:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0201 	orr.w	r2, r2, #1
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e005      	b.n	8003348 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003344:	2302      	movs	r3, #2
 8003346:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003348:	7dfb      	ldrb	r3, [r7, #23]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336e:	f003 031c 	and.w	r3, r3, #28
 8003372:	2204      	movs	r2, #4
 8003374:	409a      	lsls	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d026      	beq.n	80033cc <HAL_DMA_IRQHandler+0x7a>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d021      	beq.n	80033cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0320 	and.w	r3, r3, #32
 8003392:	2b00      	cmp	r3, #0
 8003394:	d107      	bne.n	80033a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0204 	bic.w	r2, r2, #4
 80033a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	f003 021c 	and.w	r2, r3, #28
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	2104      	movs	r1, #4
 80033b4:	fa01 f202 	lsl.w	r2, r1, r2
 80033b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d071      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80033ca:	e06c      	b.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d0:	f003 031c 	and.w	r3, r3, #28
 80033d4:	2202      	movs	r2, #2
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d02e      	beq.n	800343e <HAL_DMA_IRQHandler+0xec>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d029      	beq.n	800343e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0320 	and.w	r3, r3, #32
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10b      	bne.n	8003410 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 020a 	bic.w	r2, r2, #10
 8003406:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003414:	f003 021c 	and.w	r2, r3, #28
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	2102      	movs	r1, #2
 800341e:	fa01 f202 	lsl.w	r2, r1, r2
 8003422:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003430:	2b00      	cmp	r3, #0
 8003432:	d038      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800343c:	e033      	b.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f003 031c 	and.w	r3, r3, #28
 8003446:	2208      	movs	r2, #8
 8003448:	409a      	lsls	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d02a      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d025      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 020e 	bic.w	r2, r2, #14
 800346a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003470:	f003 021c 	and.w	r2, r3, #28
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	2101      	movs	r1, #1
 800347a:	fa01 f202 	lsl.w	r2, r1, r2
 800347e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349a:	2b00      	cmp	r3, #0
 800349c:	d004      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034a6:	bf00      	nop
 80034a8:	bf00      	nop
}
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	460b      	mov	r3, r1
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_DMA_RegisterCallback+0x20>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e031      	b.n	8003534 <HAL_DMA_RegisterCallback+0x84>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d120      	bne.n	8003526 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 80034e4:	7afb      	ldrb	r3, [r7, #11]
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d81a      	bhi.n	8003520 <HAL_DMA_RegisterCallback+0x70>
 80034ea:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <HAL_DMA_RegisterCallback+0x40>)
 80034ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003509 	.word	0x08003509
 80034f8:	08003511 	.word	0x08003511
 80034fc:	08003519 	.word	0x08003519
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003506:	e010      	b.n	800352a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 800350e:	e00c      	b.n	800352a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8003516:	e008      	b.n	800352a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 800351e:	e004      	b.n	800352a <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	75fb      	strb	r3, [r7, #23]
        break;
 8003524:	e001      	b.n	800352a <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003532:	7dfb      	ldrb	r3, [r7, #23]
}
 8003534:	4618      	mov	r0, r3
 8003536:	371c      	adds	r7, #28
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003556:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355c:	2b00      	cmp	r3, #0
 800355e:	d004      	beq.n	800356a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003568:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	f003 021c 	and.w	r2, r3, #28
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003576:	2101      	movs	r1, #1
 8003578:	fa01 f202 	lsl.w	r2, r1, r2
 800357c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	2b10      	cmp	r3, #16
 800358c:	d108      	bne.n	80035a0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800359e:	e007      	b.n	80035b0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]
}
 80035b0:	bf00      	nop
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	461a      	mov	r2, r3
 80035ca:	4b17      	ldr	r3, [pc, #92]	@ (8003628 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d80a      	bhi.n	80035e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	089b      	lsrs	r3, r3, #2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80035dc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6493      	str	r3, [r2, #72]	@ 0x48
 80035e4:	e007      	b.n	80035f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ea:	089b      	lsrs	r3, r3, #2
 80035ec:	009a      	lsls	r2, r3, #2
 80035ee:	4b0f      	ldr	r3, [pc, #60]	@ (800362c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80035f0:	4413      	add	r3, r2
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	3b08      	subs	r3, #8
 80035fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003630 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003600:	fba2 2303 	umull	r2, r3, r2, r3
 8003604:	091b      	lsrs	r3, r3, #4
 8003606:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a0a      	ldr	r2, [pc, #40]	@ (8003634 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800360c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	2201      	movs	r2, #1
 8003616:	409a      	lsls	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800361c:	bf00      	nop
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	40020407 	.word	0x40020407
 800362c:	4002081c 	.word	0x4002081c
 8003630:	cccccccd 	.word	0xcccccccd
 8003634:	40020880 	.word	0x40020880

08003638 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800364c:	4413      	add	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	461a      	mov	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a08      	ldr	r2, [pc, #32]	@ (800367c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800365a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	3b01      	subs	r3, #1
 8003660:	f003 0303 	and.w	r3, r3, #3
 8003664:	2201      	movs	r2, #1
 8003666:	409a      	lsls	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800366c:	bf00      	nop
 800366e:	3714      	adds	r7, #20
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	1000823f 	.word	0x1000823f
 800367c:	40020940 	.word	0x40020940

08003680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800368e:	e166      	b.n	800395e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	2101      	movs	r1, #1
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	fa01 f303 	lsl.w	r3, r1, r3
 800369c:	4013      	ands	r3, r2
 800369e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 8158 	beq.w	8003958 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f003 0303 	and.w	r3, r3, #3
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d005      	beq.n	80036c0 <HAL_GPIO_Init+0x40>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0303 	and.w	r3, r3, #3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d130      	bne.n	8003722 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	2203      	movs	r2, #3
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	4013      	ands	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036f6:	2201      	movs	r2, #1
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43db      	mvns	r3, r3
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4013      	ands	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	091b      	lsrs	r3, r3, #4
 800370c:	f003 0201 	and.w	r2, r3, #1
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4313      	orrs	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	2b03      	cmp	r3, #3
 800372c:	d017      	beq.n	800375e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	2203      	movs	r2, #3
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43db      	mvns	r3, r3
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4013      	ands	r3, r2
 8003744:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d123      	bne.n	80037b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	08da      	lsrs	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3208      	adds	r2, #8
 8003772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003776:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	220f      	movs	r2, #15
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43db      	mvns	r3, r3
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	4013      	ands	r3, r2
 800378c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	691a      	ldr	r2, [r3, #16]
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	08da      	lsrs	r2, r3, #3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3208      	adds	r2, #8
 80037ac:	6939      	ldr	r1, [r7, #16]
 80037ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	2203      	movs	r2, #3
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0203 	and.w	r2, r3, #3
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 80b2 	beq.w	8003958 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f4:	4b61      	ldr	r3, [pc, #388]	@ (800397c <HAL_GPIO_Init+0x2fc>)
 80037f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f8:	4a60      	ldr	r2, [pc, #384]	@ (800397c <HAL_GPIO_Init+0x2fc>)
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8003800:	4b5e      	ldr	r3, [pc, #376]	@ (800397c <HAL_GPIO_Init+0x2fc>)
 8003802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800380c:	4a5c      	ldr	r2, [pc, #368]	@ (8003980 <HAL_GPIO_Init+0x300>)
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	089b      	lsrs	r3, r3, #2
 8003812:	3302      	adds	r3, #2
 8003814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003818:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	220f      	movs	r2, #15
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003836:	d02b      	beq.n	8003890 <HAL_GPIO_Init+0x210>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a52      	ldr	r2, [pc, #328]	@ (8003984 <HAL_GPIO_Init+0x304>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d025      	beq.n	800388c <HAL_GPIO_Init+0x20c>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a51      	ldr	r2, [pc, #324]	@ (8003988 <HAL_GPIO_Init+0x308>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d01f      	beq.n	8003888 <HAL_GPIO_Init+0x208>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a50      	ldr	r2, [pc, #320]	@ (800398c <HAL_GPIO_Init+0x30c>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d019      	beq.n	8003884 <HAL_GPIO_Init+0x204>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a4f      	ldr	r2, [pc, #316]	@ (8003990 <HAL_GPIO_Init+0x310>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d013      	beq.n	8003880 <HAL_GPIO_Init+0x200>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a4e      	ldr	r2, [pc, #312]	@ (8003994 <HAL_GPIO_Init+0x314>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d00d      	beq.n	800387c <HAL_GPIO_Init+0x1fc>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a4d      	ldr	r2, [pc, #308]	@ (8003998 <HAL_GPIO_Init+0x318>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d007      	beq.n	8003878 <HAL_GPIO_Init+0x1f8>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a4c      	ldr	r2, [pc, #304]	@ (800399c <HAL_GPIO_Init+0x31c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d101      	bne.n	8003874 <HAL_GPIO_Init+0x1f4>
 8003870:	2307      	movs	r3, #7
 8003872:	e00e      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003874:	2308      	movs	r3, #8
 8003876:	e00c      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003878:	2306      	movs	r3, #6
 800387a:	e00a      	b.n	8003892 <HAL_GPIO_Init+0x212>
 800387c:	2305      	movs	r3, #5
 800387e:	e008      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003880:	2304      	movs	r3, #4
 8003882:	e006      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003884:	2303      	movs	r3, #3
 8003886:	e004      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003888:	2302      	movs	r3, #2
 800388a:	e002      	b.n	8003892 <HAL_GPIO_Init+0x212>
 800388c:	2301      	movs	r3, #1
 800388e:	e000      	b.n	8003892 <HAL_GPIO_Init+0x212>
 8003890:	2300      	movs	r3, #0
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	f002 0203 	and.w	r2, r2, #3
 8003898:	0092      	lsls	r2, r2, #2
 800389a:	4093      	lsls	r3, r2
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038a2:	4937      	ldr	r1, [pc, #220]	@ (8003980 <HAL_GPIO_Init+0x300>)
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	089b      	lsrs	r3, r3, #2
 80038a8:	3302      	adds	r3, #2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038b0:	4b3b      	ldr	r3, [pc, #236]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	43db      	mvns	r3, r3
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4013      	ands	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038d4:	4a32      	ldr	r2, [pc, #200]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038da:	4b31      	ldr	r3, [pc, #196]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	43db      	mvns	r3, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038fe:	4a28      	ldr	r2, [pc, #160]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003904:	4b26      	ldr	r3, [pc, #152]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43db      	mvns	r3, r3
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003928:	4a1d      	ldr	r2, [pc, #116]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800392e:	4b1c      	ldr	r3, [pc, #112]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43db      	mvns	r3, r3
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4013      	ands	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003952:	4a13      	ldr	r2, [pc, #76]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	3301      	adds	r3, #1
 800395c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	fa22 f303 	lsr.w	r3, r2, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	f47f ae91 	bne.w	8003690 <HAL_GPIO_Init+0x10>
  }
}
 800396e:	bf00      	nop
 8003970:	bf00      	nop
 8003972:	371c      	adds	r7, #28
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	40021000 	.word	0x40021000
 8003980:	40010000 	.word	0x40010000
 8003984:	48000400 	.word	0x48000400
 8003988:	48000800 	.word	0x48000800
 800398c:	48000c00 	.word	0x48000c00
 8003990:	48001000 	.word	0x48001000
 8003994:	48001400 	.word	0x48001400
 8003998:	48001800 	.word	0x48001800
 800399c:	48001c00 	.word	0x48001c00
 80039a0:	40010400 	.word	0x40010400

080039a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
 80039b0:	4613      	mov	r3, r2
 80039b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039b4:	787b      	ldrb	r3, [r7, #1]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039ba:	887a      	ldrh	r2, [r7, #2]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039c0:	e002      	b.n	80039c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039c2:	887a      	ldrh	r2, [r7, #2]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4013      	ands	r3, r2
 80039ec:	041a      	lsls	r2, r3, #16
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	43d9      	mvns	r1, r3
 80039f2:	887b      	ldrh	r3, [r7, #2]
 80039f4:	400b      	ands	r3, r1
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	619a      	str	r2, [r3, #24]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	88fb      	ldrh	r3, [r7, #6]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d006      	beq.n	8003a2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a1e:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fc ff90 	bl	800094c <HAL_GPIO_EXTI_Callback>
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40010400 	.word	0x40010400

08003a38 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a3a:	b08f      	sub	sp, #60	@ 0x3c
 8003a3c:	af0a      	add	r7, sp, #40	@ 0x28
 8003a3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e116      	b.n	8003c78 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d106      	bne.n	8003a6a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f007 fe39 	bl	800b6dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2203      	movs	r2, #3
 8003a6e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d102      	bne.n	8003a84 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f004 fa90 	bl	8007fae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	687e      	ldr	r6, [r7, #4]
 8003a96:	466d      	mov	r5, sp
 8003a98:	f106 0410 	add.w	r4, r6, #16
 8003a9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aa4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003aa8:	e885 0003 	stmia.w	r5, {r0, r1}
 8003aac:	1d33      	adds	r3, r6, #4
 8003aae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ab0:	6838      	ldr	r0, [r7, #0]
 8003ab2:	f004 f9a3 	bl	8007dfc <USB_CoreInit>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0d7      	b.n	8003c78 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2100      	movs	r1, #0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f004 fa7e 	bl	8007fd0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	73fb      	strb	r3, [r7, #15]
 8003ad8:	e04a      	b.n	8003b70 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ada:	7bfa      	ldrb	r2, [r7, #15]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	4413      	add	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	333d      	adds	r3, #61	@ 0x3d
 8003aea:	2201      	movs	r2, #1
 8003aec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003aee:	7bfa      	ldrb	r2, [r7, #15]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	00db      	lsls	r3, r3, #3
 8003af6:	4413      	add	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	333c      	adds	r3, #60	@ 0x3c
 8003afe:	7bfa      	ldrb	r2, [r7, #15]
 8003b00:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b02:	7bfa      	ldrb	r2, [r7, #15]
 8003b04:	7bfb      	ldrb	r3, [r7, #15]
 8003b06:	b298      	uxth	r0, r3
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	440b      	add	r3, r1
 8003b14:	3356      	adds	r3, #86	@ 0x56
 8003b16:	4602      	mov	r2, r0
 8003b18:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b1a:	7bfa      	ldrb	r2, [r7, #15]
 8003b1c:	6879      	ldr	r1, [r7, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4413      	add	r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	440b      	add	r3, r1
 8003b28:	3340      	adds	r3, #64	@ 0x40
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b2e:	7bfa      	ldrb	r2, [r7, #15]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	4413      	add	r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3344      	adds	r3, #68	@ 0x44
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b42:	7bfa      	ldrb	r2, [r7, #15]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	3348      	adds	r3, #72	@ 0x48
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b56:	7bfa      	ldrb	r2, [r7, #15]
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	440b      	add	r3, r1
 8003b64:	334c      	adds	r3, #76	@ 0x4c
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	73fb      	strb	r3, [r7, #15]
 8003b70:	7bfa      	ldrb	r2, [r7, #15]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d3af      	bcc.n	8003ada <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	73fb      	strb	r3, [r7, #15]
 8003b7e:	e044      	b.n	8003c0a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b80:	7bfa      	ldrb	r2, [r7, #15]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	4413      	add	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003b92:	2200      	movs	r2, #0
 8003b94:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b96:	7bfa      	ldrb	r2, [r7, #15]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003ba8:	7bfa      	ldrb	r2, [r7, #15]
 8003baa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bac:	7bfa      	ldrb	r2, [r7, #15]
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bc2:	7bfa      	ldrb	r2, [r7, #15]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bd8:	7bfa      	ldrb	r2, [r7, #15]
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003bea:	2200      	movs	r2, #0
 8003bec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bee:	7bfa      	ldrb	r2, [r7, #15]
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	3301      	adds	r3, #1
 8003c08:	73fb      	strb	r3, [r7, #15]
 8003c0a:	7bfa      	ldrb	r2, [r7, #15]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d3b5      	bcc.n	8003b80 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	603b      	str	r3, [r7, #0]
 8003c1a:	687e      	ldr	r6, [r7, #4]
 8003c1c:	466d      	mov	r5, sp
 8003c1e:	f106 0410 	add.w	r4, r6, #16
 8003c22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c2a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c2e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c32:	1d33      	adds	r3, r6, #4
 8003c34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c36:	6838      	ldr	r0, [r7, #0]
 8003c38:	f004 fa16 	bl	8008068 <USB_DevInit>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d005      	beq.n	8003c4e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2202      	movs	r2, #2
 8003c46:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e014      	b.n	8003c78 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d102      	bne.n	8003c6c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f001 f86a 	bl	8004d40 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f005 f9c4 	bl	8008ffe <USB_DevDisconnect>

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c80 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_PCD_Start+0x1c>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e01c      	b.n	8003cd6 <HAL_PCD_Start+0x56>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d105      	bne.n	8003cb8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f004 f965 	bl	8007f8c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f005 f978 	bl	8008fbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003cde:	b590      	push	{r4, r7, lr}
 8003ce0:	b08d      	sub	sp, #52	@ 0x34
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cec:	6a3b      	ldr	r3, [r7, #32]
 8003cee:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f005 fa36 	bl	8009166 <USB_GetMode>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f040 847e 	bne.w	80045fe <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f005 f99a 	bl	8009040 <USB_ReadInterrupts>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 8474 	beq.w	80045fc <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	0a1b      	lsrs	r3, r3, #8
 8003d1e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f005 f987 	bl	8009040 <USB_ReadInterrupts>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d107      	bne.n	8003d4c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f002 0202 	and.w	r2, r2, #2
 8003d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f005 f975 	bl	8009040 <USB_ReadInterrupts>
 8003d56:	4603      	mov	r3, r0
 8003d58:	f003 0310 	and.w	r3, r3, #16
 8003d5c:	2b10      	cmp	r3, #16
 8003d5e:	d161      	bne.n	8003e24 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699a      	ldr	r2, [r3, #24]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 0210 	bic.w	r2, r2, #16
 8003d6e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	f003 020f 	and.w	r2, r3, #15
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3304      	adds	r3, #4
 8003d8e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	0c5b      	lsrs	r3, r3, #17
 8003d94:	f003 030f 	and.w	r3, r3, #15
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d124      	bne.n	8003de6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d035      	beq.n	8003e14 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	091b      	lsrs	r3, r3, #4
 8003db0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003db2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	6a38      	ldr	r0, [r7, #32]
 8003dbc:	f004 ffac 	bl	8008d18 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	091b      	lsrs	r3, r3, #4
 8003dc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003dcc:	441a      	add	r2, r3
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	695a      	ldr	r2, [r3, #20]
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	091b      	lsrs	r3, r3, #4
 8003dda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003dde:	441a      	add	r2, r3
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	615a      	str	r2, [r3, #20]
 8003de4:	e016      	b.n	8003e14 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	0c5b      	lsrs	r3, r3, #17
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	2b06      	cmp	r3, #6
 8003df0:	d110      	bne.n	8003e14 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8003df8:	2208      	movs	r2, #8
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	6a38      	ldr	r0, [r7, #32]
 8003dfe:	f004 ff8b 	bl	8008d18 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	695a      	ldr	r2, [r3, #20]
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	091b      	lsrs	r3, r3, #4
 8003e0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e0e:	441a      	add	r2, r3
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699a      	ldr	r2, [r3, #24]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0210 	orr.w	r2, r2, #16
 8003e22:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f005 f909 	bl	8009040 <USB_ReadInterrupts>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e34:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e38:	f040 80a7 	bne.w	8003f8a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f005 f90e 	bl	8009066 <USB_ReadDevAllOutEpInterrupt>
 8003e4a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003e4c:	e099      	b.n	8003f82 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 808e 	beq.w	8003f76 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	4611      	mov	r1, r2
 8003e64:	4618      	mov	r0, r3
 8003e66:	f005 f932 	bl	80090ce <USB_ReadDevOutEPInterrupt>
 8003e6a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00c      	beq.n	8003e90 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e82:	461a      	mov	r2, r3
 8003e84:	2301      	movs	r3, #1
 8003e86:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003e88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 fe7e 	bl	8004b8c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00c      	beq.n	8003eb4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	015a      	lsls	r2, r3, #5
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	2308      	movs	r3, #8
 8003eaa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003eac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 feba 	bl	8004c28 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	f003 0310 	and.w	r3, r3, #16
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d008      	beq.n	8003ed0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	015a      	lsls	r2, r3, #5
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eca:	461a      	mov	r2, r3
 8003ecc:	2310      	movs	r3, #16
 8003ece:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d030      	beq.n	8003f3c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee2:	2b80      	cmp	r3, #128	@ 0x80
 8003ee4:	d109      	bne.n	8003efa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	69fa      	ldr	r2, [r7, #28]
 8003ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ef4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ef8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efc:	4613      	mov	r3, r2
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	4413      	add	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	78db      	ldrb	r3, [r3, #3]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d108      	bne.n	8003f2a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	4619      	mov	r1, r3
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f007 fd2f 	bl	800b988 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	015a      	lsls	r2, r3, #5
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	4413      	add	r3, r2
 8003f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f36:	461a      	mov	r2, r3
 8003f38:	2302      	movs	r3, #2
 8003f3a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	f003 0320 	and.w	r3, r3, #32
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	015a      	lsls	r2, r3, #5
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f52:	461a      	mov	r2, r3
 8003f54:	2320      	movs	r3, #32
 8003f56:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	015a      	lsls	r2, r3, #5
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f74:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	3301      	adds	r3, #1
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7e:	085b      	lsrs	r3, r3, #1
 8003f80:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f47f af62 	bne.w	8003e4e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f005 f856 	bl	8009040 <USB_ReadInterrupts>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f9e:	f040 80a4 	bne.w	80040ea <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f005 f877 	bl	800909a <USB_ReadDevAllInEpInterrupt>
 8003fac:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003fb2:	e096      	b.n	80040e2 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 808b 	beq.w	80040d6 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	4611      	mov	r1, r2
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f005 f89d 	bl	800910a <USB_ReadDevInEPInterrupt>
 8003fd0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d020      	beq.n	800401e <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ff0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	69f9      	ldr	r1, [r7, #28]
 8003ff8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	4413      	add	r3, r2
 8004008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800400c:	461a      	mov	r2, r3
 800400e:	2301      	movs	r3, #1
 8004010:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	b2db      	uxtb	r3, r3
 8004016:	4619      	mov	r1, r3
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f007 fc20 	bl	800b85e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d008      	beq.n	800403a <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402a:	015a      	lsls	r2, r3, #5
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	4413      	add	r3, r2
 8004030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004034:	461a      	mov	r2, r3
 8004036:	2308      	movs	r3, #8
 8004038:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004050:	461a      	mov	r2, r3
 8004052:	2310      	movs	r3, #16
 8004054:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004062:	015a      	lsls	r2, r3, #5
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	4413      	add	r3, r2
 8004068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800406c:	461a      	mov	r2, r3
 800406e:	2340      	movs	r3, #64	@ 0x40
 8004070:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d023      	beq.n	80040c4 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800407c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800407e:	6a38      	ldr	r0, [r7, #32]
 8004080:	f004 f934 	bl	80082ec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004086:	4613      	mov	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	4413      	add	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	3338      	adds	r3, #56	@ 0x38
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	4413      	add	r3, r2
 8004094:	3304      	adds	r3, #4
 8004096:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	78db      	ldrb	r3, [r3, #3]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d108      	bne.n	80040b2 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2200      	movs	r2, #0
 80040a4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	4619      	mov	r1, r3
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f007 fc7d 	bl	800b9ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80040b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b4:	015a      	lsls	r2, r3, #5
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4413      	add	r3, r2
 80040ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040be:	461a      	mov	r2, r3
 80040c0:	2302      	movs	r3, #2
 80040c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80040ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 fcd2 	bl	8004a7a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	3301      	adds	r3, #1
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80040dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040de:	085b      	lsrs	r3, r3, #1
 80040e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80040e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f47f af65 	bne.w	8003fb4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f004 ffa6 	bl	8009040 <USB_ReadInterrupts>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040fe:	d122      	bne.n	8004146 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800410e:	f023 0301 	bic.w	r3, r3, #1
 8004112:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800411a:	2b01      	cmp	r3, #1
 800411c:	d108      	bne.n	8004130 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004126:	2100      	movs	r1, #0
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f007 feb1 	bl	800be90 <HAL_PCDEx_LPM_Callback>
 800412e:	e002      	b.n	8004136 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f007 fc01 	bl	800b938 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695a      	ldr	r2, [r3, #20]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004144:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f004 ff78 	bl	8009040 <USB_ReadInterrupts>
 8004150:	4603      	mov	r3, r0
 8004152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004156:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800415a:	d112      	bne.n	8004182 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b01      	cmp	r3, #1
 800416a:	d102      	bne.n	8004172 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f007 fbbd 	bl	800b8ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	695a      	ldr	r2, [r3, #20]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004180:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f004 ff5a 	bl	8009040 <USB_ReadInterrupts>
 800418c:	4603      	mov	r3, r0
 800418e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004196:	d121      	bne.n	80041dc <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695a      	ldr	r2, [r3, #20]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80041a6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d111      	bne.n	80041d6 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c0:	089b      	lsrs	r3, r3, #2
 80041c2:	f003 020f 	and.w	r2, r3, #15
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80041cc:	2101      	movs	r1, #1
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f007 fe5e 	bl	800be90 <HAL_PCDEx_LPM_Callback>
 80041d4:	e002      	b.n	80041dc <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f007 fb88 	bl	800b8ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f004 ff2d 	bl	8009040 <USB_ReadInterrupts>
 80041e6:	4603      	mov	r3, r0
 80041e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041f0:	f040 80b5 	bne.w	800435e <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004202:	f023 0301 	bic.w	r3, r3, #1
 8004206:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2110      	movs	r1, #16
 800420e:	4618      	mov	r0, r3
 8004210:	f004 f86c 	bl	80082ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004214:	2300      	movs	r3, #0
 8004216:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004218:	e046      	b.n	80042a8 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800421a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800421c:	015a      	lsls	r2, r3, #5
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	4413      	add	r3, r2
 8004222:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004226:	461a      	mov	r2, r3
 8004228:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800422c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800422e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004230:	015a      	lsls	r2, r3, #5
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	4413      	add	r3, r2
 8004236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800423e:	0151      	lsls	r1, r2, #5
 8004240:	69fa      	ldr	r2, [r7, #28]
 8004242:	440a      	add	r2, r1
 8004244:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004248:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800424c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800424e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004250:	015a      	lsls	r2, r3, #5
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	4413      	add	r3, r2
 8004256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800425a:	461a      	mov	r2, r3
 800425c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004260:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004264:	015a      	lsls	r2, r3, #5
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	4413      	add	r3, r2
 800426a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004272:	0151      	lsls	r1, r2, #5
 8004274:	69fa      	ldr	r2, [r7, #28]
 8004276:	440a      	add	r2, r1
 8004278:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800427c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004280:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004284:	015a      	lsls	r2, r3, #5
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	4413      	add	r3, r2
 800428a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004292:	0151      	lsls	r1, r2, #5
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	440a      	add	r2, r1
 8004298:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800429c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80042a0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a4:	3301      	adds	r3, #1
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d3b3      	bcc.n	800421a <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042c0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80042c4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d016      	beq.n	80042fc <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d8:	69fa      	ldr	r2, [r7, #28]
 80042da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042de:	f043 030b 	orr.w	r3, r3, #11
 80042e2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042f4:	f043 030b 	orr.w	r3, r3, #11
 80042f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80042fa:	e015      	b.n	8004328 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800430a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800430e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004312:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	69fa      	ldr	r2, [r7, #28]
 800431e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004322:	f043 030b 	orr.w	r3, r3, #11
 8004326:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004336:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800433a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004346:	4619      	mov	r1, r3
 8004348:	4610      	mov	r0, r2
 800434a:	f004 ff3d 	bl	80091c8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695a      	ldr	r2, [r3, #20]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800435c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f004 fe6c 	bl	8009040 <USB_ReadInterrupts>
 8004368:	4603      	mov	r3, r0
 800436a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004372:	d124      	bne.n	80043be <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4618      	mov	r0, r3
 800437a:	f004 ff02 	bl	8009182 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f004 f82f 	bl	80083e6 <USB_GetDevSpeed>
 8004388:	4603      	mov	r3, r0
 800438a:	461a      	mov	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681c      	ldr	r4, [r3, #0]
 8004394:	f001 fbbc 	bl	8005b10 <HAL_RCC_GetHCLKFreq>
 8004398:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	461a      	mov	r2, r3
 80043a2:	4620      	mov	r0, r4
 80043a4:	f003 fd56 	bl	8007e54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f007 fa80 	bl	800b8ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695a      	ldr	r2, [r3, #20]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80043bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f004 fe3c 	bl	8009040 <USB_ReadInterrupts>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d10a      	bne.n	80043e8 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f007 fa5d 	bl	800b892 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695a      	ldr	r2, [r3, #20]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f002 0208 	and.w	r2, r2, #8
 80043e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f004 fe27 	bl	8009040 <USB_ReadInterrupts>
 80043f2:	4603      	mov	r3, r0
 80043f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043f8:	2b80      	cmp	r3, #128	@ 0x80
 80043fa:	d122      	bne.n	8004442 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80043fc:	6a3b      	ldr	r3, [r7, #32]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004408:	2301      	movs	r3, #1
 800440a:	627b      	str	r3, [r7, #36]	@ 0x24
 800440c:	e014      	b.n	8004438 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	440b      	add	r3, r1
 800441c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d105      	bne.n	8004432 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	b2db      	uxtb	r3, r3
 800442a:	4619      	mov	r1, r3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 faf3 	bl	8004a18 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	3301      	adds	r3, #1
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443e:	429a      	cmp	r2, r3
 8004440:	d3e5      	bcc.n	800440e <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f004 fdfa 	bl	8009040 <USB_ReadInterrupts>
 800444c:	4603      	mov	r3, r0
 800444e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004456:	d13b      	bne.n	80044d0 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004458:	2301      	movs	r3, #1
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
 800445c:	e02b      	b.n	80044b6 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	015a      	lsls	r2, r3, #5
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	4413      	add	r3, r2
 8004466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004472:	4613      	mov	r3, r2
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	4413      	add	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	440b      	add	r3, r1
 800447c:	3340      	adds	r3, #64	@ 0x40
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d115      	bne.n	80044b0 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004484:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004486:	2b00      	cmp	r3, #0
 8004488:	da12      	bge.n	80044b0 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	333f      	adds	r3, #63	@ 0x3f
 800449a:	2201      	movs	r2, #1
 800449c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	4619      	mov	r1, r3
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fab4 	bl	8004a18 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	3301      	adds	r3, #1
 80044b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044bc:	429a      	cmp	r2, r3
 80044be:	d3ce      	bcc.n	800445e <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695a      	ldr	r2, [r3, #20]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80044ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f004 fdb3 	bl	8009040 <USB_ReadInterrupts>
 80044da:	4603      	mov	r3, r0
 80044dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044e4:	d155      	bne.n	8004592 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044e6:	2301      	movs	r3, #1
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ea:	e045      	b.n	8004578 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80044ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004500:	4613      	mov	r3, r2
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d12e      	bne.n	8004572 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004514:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004516:	2b00      	cmp	r3, #0
 8004518:	da2b      	bge.n	8004572 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8004526:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800452a:	429a      	cmp	r2, r3
 800452c:	d121      	bne.n	8004572 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004532:	4613      	mov	r3, r2
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004550:	6a3b      	ldr	r3, [r7, #32]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10a      	bne.n	8004572 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	69fa      	ldr	r2, [r7, #28]
 8004566:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800456a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800456e:	6053      	str	r3, [r2, #4]
            break;
 8004570:	e007      	b.n	8004582 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	3301      	adds	r3, #1
 8004576:	627b      	str	r3, [r7, #36]	@ 0x24
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457e:	429a      	cmp	r2, r3
 8004580:	d3b4      	bcc.n	80044ec <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004590:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f004 fd52 	bl	8009040 <USB_ReadInterrupts>
 800459c:	4603      	mov	r3, r0
 800459e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80045a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a6:	d10a      	bne.n	80045be <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f007 fa11 	bl	800b9d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695a      	ldr	r2, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80045bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f004 fd3c 	bl	8009040 <USB_ReadInterrupts>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d115      	bne.n	80045fe <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f007 fa01 	bl	800b9ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6859      	ldr	r1, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	e000      	b.n	80045fe <HAL_PCD_IRQHandler+0x920>
      return;
 80045fc:	bf00      	nop
    }
  }
}
 80045fe:	3734      	adds	r7, #52	@ 0x34
 8004600:	46bd      	mov	sp, r7
 8004602:	bd90      	pop	{r4, r7, pc}

08004604 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <HAL_PCD_SetAddress+0x1a>
 800461a:	2302      	movs	r3, #2
 800461c:	e013      	b.n	8004646 <HAL_PCD_SetAddress+0x42>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	78fa      	ldrb	r2, [r7, #3]
 800462a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	78fa      	ldrb	r2, [r7, #3]
 8004634:	4611      	mov	r1, r2
 8004636:	4618      	mov	r0, r3
 8004638:	f004 fc9a 	bl	8008f70 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
 8004656:	4608      	mov	r0, r1
 8004658:	4611      	mov	r1, r2
 800465a:	461a      	mov	r2, r3
 800465c:	4603      	mov	r3, r0
 800465e:	70fb      	strb	r3, [r7, #3]
 8004660:	460b      	mov	r3, r1
 8004662:	803b      	strh	r3, [r7, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800466c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004670:	2b00      	cmp	r3, #0
 8004672:	da0f      	bge.n	8004694 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004674:	78fb      	ldrb	r3, [r7, #3]
 8004676:	f003 020f 	and.w	r2, r3, #15
 800467a:	4613      	mov	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	3338      	adds	r3, #56	@ 0x38
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	4413      	add	r3, r2
 8004688:	3304      	adds	r3, #4
 800468a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	705a      	strb	r2, [r3, #1]
 8004692:	e00f      	b.n	80046b4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004694:	78fb      	ldrb	r3, [r7, #3]
 8004696:	f003 020f 	and.w	r2, r3, #15
 800469a:	4613      	mov	r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	4413      	add	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	4413      	add	r3, r2
 80046aa:	3304      	adds	r3, #4
 80046ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80046b4:	78fb      	ldrb	r3, [r7, #3]
 80046b6:	f003 030f 	and.w	r3, r3, #15
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80046c0:	883a      	ldrh	r2, [r7, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	78ba      	ldrb	r2, [r7, #2]
 80046ca:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	785b      	ldrb	r3, [r3, #1]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d004      	beq.n	80046de <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	461a      	mov	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80046de:	78bb      	ldrb	r3, [r7, #2]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d102      	bne.n	80046ea <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d101      	bne.n	80046f8 <HAL_PCD_EP_Open+0xaa>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e00e      	b.n	8004716 <HAL_PCD_EP_Open+0xc8>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68f9      	ldr	r1, [r7, #12]
 8004706:	4618      	mov	r0, r3
 8004708:	f003 fe8c 	bl	8008424 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8004714:	7afb      	ldrb	r3, [r7, #11]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b084      	sub	sp, #16
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800472a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800472e:	2b00      	cmp	r3, #0
 8004730:	da0f      	bge.n	8004752 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004732:	78fb      	ldrb	r3, [r7, #3]
 8004734:	f003 020f 	and.w	r2, r3, #15
 8004738:	4613      	mov	r3, r2
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4413      	add	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	3338      	adds	r3, #56	@ 0x38
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	4413      	add	r3, r2
 8004746:	3304      	adds	r3, #4
 8004748:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2201      	movs	r2, #1
 800474e:	705a      	strb	r2, [r3, #1]
 8004750:	e00f      	b.n	8004772 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004752:	78fb      	ldrb	r3, [r7, #3]
 8004754:	f003 020f 	and.w	r2, r3, #15
 8004758:	4613      	mov	r3, r2
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4413      	add	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	4413      	add	r3, r2
 8004768:	3304      	adds	r3, #4
 800476a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004772:	78fb      	ldrb	r3, [r7, #3]
 8004774:	f003 030f 	and.w	r3, r3, #15
 8004778:	b2da      	uxtb	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_PCD_EP_Close+0x6e>
 8004788:	2302      	movs	r3, #2
 800478a:	e00e      	b.n	80047aa <HAL_PCD_EP_Close+0x8c>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68f9      	ldr	r1, [r7, #12]
 800479a:	4618      	mov	r0, r3
 800479c:	f003 feca 	bl	8008534 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b086      	sub	sp, #24
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	60f8      	str	r0, [r7, #12]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
 80047be:	460b      	mov	r3, r1
 80047c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047c2:	7afb      	ldrb	r3, [r7, #11]
 80047c4:	f003 020f 	and.w	r2, r3, #15
 80047c8:	4613      	mov	r3, r2
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4413      	add	r3, r2
 80047d8:	3304      	adds	r3, #4
 80047da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	2200      	movs	r2, #0
 80047ec:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2200      	movs	r2, #0
 80047f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047f4:	7afb      	ldrb	r3, [r7, #11]
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6979      	ldr	r1, [r7, #20]
 8004806:	4618      	mov	r0, r3
 8004808:	f003 ff70 	bl	80086ec <USB_EPStartXfer>

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	460b      	mov	r3, r1
 8004820:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004822:	78fb      	ldrb	r3, [r7, #3]
 8004824:	f003 020f 	and.w	r2, r3, #15
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	4413      	add	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004838:	681b      	ldr	r3, [r3, #0]
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b086      	sub	sp, #24
 800484a:	af00      	add	r7, sp, #0
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
 8004852:	460b      	mov	r3, r1
 8004854:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004856:	7afb      	ldrb	r3, [r7, #11]
 8004858:	f003 020f 	and.w	r2, r3, #15
 800485c:	4613      	mov	r3, r2
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	3338      	adds	r3, #56	@ 0x38
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4413      	add	r3, r2
 800486a:	3304      	adds	r3, #4
 800486c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2200      	movs	r2, #0
 800487e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	2201      	movs	r2, #1
 8004884:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004886:	7afb      	ldrb	r3, [r7, #11]
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	b2da      	uxtb	r2, r3
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6979      	ldr	r1, [r7, #20]
 8004898:	4618      	mov	r0, r3
 800489a:	f003 ff27 	bl	80086ec <USB_EPStartXfer>

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80048b4:	78fb      	ldrb	r3, [r7, #3]
 80048b6:	f003 020f 	and.w	r2, r3, #15
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d901      	bls.n	80048c6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e04e      	b.n	8004964 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	da0f      	bge.n	80048ee <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	f003 020f 	and.w	r2, r3, #15
 80048d4:	4613      	mov	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	3338      	adds	r3, #56	@ 0x38
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	3304      	adds	r3, #4
 80048e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	705a      	strb	r2, [r3, #1]
 80048ec:	e00d      	b.n	800490a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80048ee:	78fa      	ldrb	r2, [r7, #3]
 80048f0:	4613      	mov	r3, r2
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	4413      	add	r3, r2
 8004900:	3304      	adds	r3, #4
 8004902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2201      	movs	r2, #1
 800490e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	b2da      	uxtb	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004922:	2b01      	cmp	r3, #1
 8004924:	d101      	bne.n	800492a <HAL_PCD_EP_SetStall+0x82>
 8004926:	2302      	movs	r3, #2
 8004928:	e01c      	b.n	8004964 <HAL_PCD_EP_SetStall+0xbc>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68f9      	ldr	r1, [r7, #12]
 8004938:	4618      	mov	r0, r3
 800493a:	f004 fa45 	bl	8008dc8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800493e:	78fb      	ldrb	r3, [r7, #3]
 8004940:	f003 030f 	and.w	r3, r3, #15
 8004944:	2b00      	cmp	r3, #0
 8004946:	d108      	bne.n	800495a <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004952:	4619      	mov	r1, r3
 8004954:	4610      	mov	r0, r2
 8004956:	f004 fc37 	bl	80091c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3710      	adds	r7, #16
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	f003 020f 	and.w	r2, r3, #15
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	429a      	cmp	r2, r3
 8004984:	d901      	bls.n	800498a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e042      	b.n	8004a10 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800498a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800498e:	2b00      	cmp	r3, #0
 8004990:	da0f      	bge.n	80049b2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004992:	78fb      	ldrb	r3, [r7, #3]
 8004994:	f003 020f 	and.w	r2, r3, #15
 8004998:	4613      	mov	r3, r2
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	4413      	add	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	3338      	adds	r3, #56	@ 0x38
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	4413      	add	r3, r2
 80049a6:	3304      	adds	r3, #4
 80049a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	705a      	strb	r2, [r3, #1]
 80049b0:	e00f      	b.n	80049d2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	f003 020f 	and.w	r2, r3, #15
 80049b8:	4613      	mov	r3, r2
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	4413      	add	r3, r2
 80049c8:	3304      	adds	r3, #4
 80049ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049d8:	78fb      	ldrb	r3, [r7, #3]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d101      	bne.n	80049f2 <HAL_PCD_EP_ClrStall+0x86>
 80049ee:	2302      	movs	r3, #2
 80049f0:	e00e      	b.n	8004a10 <HAL_PCD_EP_ClrStall+0xa4>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68f9      	ldr	r1, [r7, #12]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f004 fa4f 	bl	8008ea4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	460b      	mov	r3, r1
 8004a22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004a24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	da0c      	bge.n	8004a46 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a2c:	78fb      	ldrb	r3, [r7, #3]
 8004a2e:	f003 020f 	and.w	r2, r3, #15
 8004a32:	4613      	mov	r3, r2
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	4413      	add	r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	3338      	adds	r3, #56	@ 0x38
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	4413      	add	r3, r2
 8004a40:	3304      	adds	r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
 8004a44:	e00c      	b.n	8004a60 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a46:	78fb      	ldrb	r3, [r7, #3]
 8004a48:	f003 020f 	and.w	r2, r3, #15
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68f9      	ldr	r1, [r7, #12]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f004 f872 	bl	8008b50 <USB_EPStopXfer>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004a70:	7afb      	ldrb	r3, [r7, #11]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b088      	sub	sp, #32
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	4613      	mov	r3, r2
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	4413      	add	r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	3338      	adds	r3, #56	@ 0x38
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	3304      	adds	r3, #4
 8004aa0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	695a      	ldr	r2, [r3, #20]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d901      	bls.n	8004ab2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e067      	b.n	8004b82 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	691a      	ldr	r2, [r3, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	69fa      	ldr	r2, [r7, #28]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d902      	bls.n	8004ace <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	3303      	adds	r3, #3
 8004ad2:	089b      	lsrs	r3, r3, #2
 8004ad4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ad6:	e026      	b.n	8004b26 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d902      	bls.n	8004af4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	3303      	adds	r3, #3
 8004af8:	089b      	lsrs	r3, r3, #2
 8004afa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	68d9      	ldr	r1, [r3, #12]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	6978      	ldr	r0, [r7, #20]
 8004b0a:	f004 f8cb 	bl	8008ca4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	441a      	add	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	695a      	ldr	r2, [r3, #20]
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	441a      	add	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	015a      	lsls	r2, r3, #5
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d809      	bhi.n	8004b50 <PCD_WriteEmptyTxFifo+0xd6>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	695a      	ldr	r2, [r3, #20]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d203      	bcs.n	8004b50 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1c3      	bne.n	8004ad8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d811      	bhi.n	8004b80 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	f003 030f 	and.w	r3, r3, #15
 8004b62:	2201      	movs	r2, #1
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	43db      	mvns	r3, r3
 8004b76:	6939      	ldr	r1, [r7, #16]
 8004b78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3720      	adds	r7, #32
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
	...

08004b8c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	333c      	adds	r3, #60	@ 0x3c
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	4a19      	ldr	r2, [pc, #100]	@ (8004c24 <PCD_EP_OutXfrComplete_int+0x98>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d124      	bne.n	8004c0c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd8:	461a      	mov	r2, r3
 8004bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bde:	6093      	str	r3, [r2, #8]
 8004be0:	e01a      	b.n	8004c18 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f003 0320 	and.w	r3, r3, #32
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	2320      	movs	r3, #32
 8004bfc:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	4619      	mov	r1, r3
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f006 fe0f 	bl	800b828 <HAL_PCD_DataOutStageCallback>
 8004c0a:	e005      	b.n	8004c18 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	4619      	mov	r1, r3
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f006 fe08 	bl	800b828 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	4f54310a 	.word	0x4f54310a

08004c28 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	333c      	adds	r3, #60	@ 0x3c
 8004c40:	3304      	adds	r3, #4
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	015a      	lsls	r2, r3, #5
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4a0c      	ldr	r2, [pc, #48]	@ (8004c8c <PCD_EP_OutSetupPacket_int+0x64>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d90e      	bls.n	8004c7c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d009      	beq.n	8004c7c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c74:	461a      	mov	r2, r3
 8004c76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c7a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f006 fdc1 	bl	800b804 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	4f54300a 	.word	0x4f54300a

08004c90 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	460b      	mov	r3, r1
 8004c9a:	70fb      	strb	r3, [r7, #3]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d107      	bne.n	8004cbe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004cae:	883b      	ldrh	r3, [r7, #0]
 8004cb0:	0419      	lsls	r1, r3, #16
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cbc:	e028      	b.n	8004d10 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc4:	0c1b      	lsrs	r3, r3, #16
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	4413      	add	r3, r2
 8004cca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	73fb      	strb	r3, [r7, #15]
 8004cd0:	e00d      	b.n	8004cee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	3340      	adds	r3, #64	@ 0x40
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	0c1b      	lsrs	r3, r3, #16
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	3301      	adds	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
 8004cee:	7bfa      	ldrb	r2, [r7, #15]
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d3ec      	bcc.n	8004cd2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004cf8:	883b      	ldrh	r3, [r7, #0]
 8004cfa:	0418      	lsls	r0, r3, #16
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6819      	ldr	r1, [r3, #0]
 8004d00:	78fb      	ldrb	r3, [r7, #3]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	4302      	orrs	r2, r0
 8004d08:	3340      	adds	r3, #64	@ 0x40
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	460b      	mov	r3, r1
 8004d28:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	887a      	ldrh	r2, [r7, #2]
 8004d30:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	f043 0303 	orr.w	r3, r3, #3
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3714      	adds	r7, #20
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d98:	d102      	bne.n	8004da0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004d9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d9e:	e00b      	b.n	8004db8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004da0:	4b08      	ldr	r3, [pc, #32]	@ (8004dc4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dae:	d102      	bne.n	8004db6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004db0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004db4:	e000      	b.n	8004db8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004db6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40007000 	.word	0x40007000

08004dc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d141      	bne.n	8004e5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dd6:	4b4b      	ldr	r3, [pc, #300]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de2:	d131      	bne.n	8004e48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004de4:	4b47      	ldr	r3, [pc, #284]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dea:	4a46      	ldr	r2, [pc, #280]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004df0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004df4:	4b43      	ldr	r3, [pc, #268]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dfc:	4a41      	ldr	r2, [pc, #260]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004e04:	4b40      	ldr	r3, [pc, #256]	@ (8004f08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2232      	movs	r2, #50	@ 0x32
 8004e0a:	fb02 f303 	mul.w	r3, r2, r3
 8004e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	0c9b      	lsrs	r3, r3, #18
 8004e16:	3301      	adds	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e1a:	e002      	b.n	8004e22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e22:	4b38      	ldr	r3, [pc, #224]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2e:	d102      	bne.n	8004e36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f2      	bne.n	8004e1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e36:	4b33      	ldr	r3, [pc, #204]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e42:	d158      	bne.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e057      	b.n	8004ef8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e48:	4b2e      	ldr	r3, [pc, #184]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e4e:	4a2d      	ldr	r2, [pc, #180]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e58:	e04d      	b.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e60:	d141      	bne.n	8004ee6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e62:	4b28      	ldr	r3, [pc, #160]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6e:	d131      	bne.n	8004ed4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e70:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e76:	4a23      	ldr	r2, [pc, #140]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e80:	4b20      	ldr	r3, [pc, #128]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e88:	4a1e      	ldr	r2, [pc, #120]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004e90:	4b1d      	ldr	r3, [pc, #116]	@ (8004f08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2232      	movs	r2, #50	@ 0x32
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8004f0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea0:	0c9b      	lsrs	r3, r3, #18
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea6:	e002      	b.n	8004eae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eae:	4b15      	ldr	r3, [pc, #84]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eba:	d102      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f2      	bne.n	8004ea8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ec2:	4b10      	ldr	r3, [pc, #64]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ece:	d112      	bne.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e011      	b.n	8004ef8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eda:	4a0a      	ldr	r2, [pc, #40]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ee4:	e007      	b.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ee6:	4b07      	ldr	r3, [pc, #28]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004eee:	4a05      	ldr	r2, [pc, #20]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ef4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr
 8004f04:	40007000 	.word	0x40007000
 8004f08:	20000000 	.word	0x20000000
 8004f0c:	431bde83 	.word	0x431bde83

08004f10 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004f14:	4b05      	ldr	r3, [pc, #20]	@ (8004f2c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	4a04      	ldr	r2, [pc, #16]	@ (8004f2c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f1e:	6053      	str	r3, [r2, #4]
}
 8004f20:	bf00      	nop
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40007000 	.word	0x40007000

08004f30 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	4a04      	ldr	r2, [pc, #16]	@ (8004f4c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f3e:	6053      	str	r3, [r2, #4]
}
 8004f40:	bf00      	nop
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40007000 	.word	0x40007000

08004f50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d102      	bne.n	8004f64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	f000 bc08 	b.w	8005774 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f64:	4b96      	ldr	r3, [pc, #600]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f003 030c 	and.w	r3, r3, #12
 8004f6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f6e:	4b94      	ldr	r3, [pc, #592]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	f003 0303 	and.w	r3, r3, #3
 8004f76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0310 	and.w	r3, r3, #16
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 80e4 	beq.w	800514e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d007      	beq.n	8004f9c <HAL_RCC_OscConfig+0x4c>
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2b0c      	cmp	r3, #12
 8004f90:	f040 808b 	bne.w	80050aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	f040 8087 	bne.w	80050aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f9c:	4b88      	ldr	r3, [pc, #544]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x64>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e3df      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	4b81      	ldr	r3, [pc, #516]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0308 	and.w	r3, r3, #8
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d004      	beq.n	8004fce <HAL_RCC_OscConfig+0x7e>
 8004fc4:	4b7e      	ldr	r3, [pc, #504]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fcc:	e005      	b.n	8004fda <HAL_RCC_OscConfig+0x8a>
 8004fce:	4b7c      	ldr	r3, [pc, #496]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fd4:	091b      	lsrs	r3, r3, #4
 8004fd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d223      	bcs.n	8005026 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fdcc 	bl	8005b80 <RCC_SetFlashLatencyFromMSIRange>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e3c0      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ff2:	4b73      	ldr	r3, [pc, #460]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a72      	ldr	r2, [pc, #456]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004ff8:	f043 0308 	orr.w	r3, r3, #8
 8004ffc:	6013      	str	r3, [r2, #0]
 8004ffe:	4b70      	ldr	r3, [pc, #448]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	496d      	ldr	r1, [pc, #436]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800500c:	4313      	orrs	r3, r2
 800500e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005010:	4b6b      	ldr	r3, [pc, #428]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	021b      	lsls	r3, r3, #8
 800501e:	4968      	ldr	r1, [pc, #416]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005020:	4313      	orrs	r3, r2
 8005022:	604b      	str	r3, [r1, #4]
 8005024:	e025      	b.n	8005072 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005026:	4b66      	ldr	r3, [pc, #408]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a65      	ldr	r2, [pc, #404]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800502c:	f043 0308 	orr.w	r3, r3, #8
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4b63      	ldr	r3, [pc, #396]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	4960      	ldr	r1, [pc, #384]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005040:	4313      	orrs	r3, r2
 8005042:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005044:	4b5e      	ldr	r3, [pc, #376]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	69db      	ldr	r3, [r3, #28]
 8005050:	021b      	lsls	r3, r3, #8
 8005052:	495b      	ldr	r1, [pc, #364]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005054:	4313      	orrs	r3, r2
 8005056:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d109      	bne.n	8005072 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fd8c 	bl	8005b80 <RCC_SetFlashLatencyFromMSIRange>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e380      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005072:	f000 fcc1 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 8005076:	4602      	mov	r2, r0
 8005078:	4b51      	ldr	r3, [pc, #324]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	f003 030f 	and.w	r3, r3, #15
 8005082:	4950      	ldr	r1, [pc, #320]	@ (80051c4 <HAL_RCC_OscConfig+0x274>)
 8005084:	5ccb      	ldrb	r3, [r1, r3]
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	fa22 f303 	lsr.w	r3, r2, r3
 800508e:	4a4e      	ldr	r2, [pc, #312]	@ (80051c8 <HAL_RCC_OscConfig+0x278>)
 8005090:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005092:	4b4e      	ldr	r3, [pc, #312]	@ (80051cc <HAL_RCC_OscConfig+0x27c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4618      	mov	r0, r3
 8005098:	f7fc facc 	bl	8001634 <HAL_InitTick>
 800509c:	4603      	mov	r3, r0
 800509e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d052      	beq.n	800514c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	e364      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d032      	beq.n	8005118 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80050b2:	4b43      	ldr	r3, [pc, #268]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a42      	ldr	r2, [pc, #264]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050b8:	f043 0301 	orr.w	r3, r3, #1
 80050bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80050be:	f7fc fb09 	bl	80016d4 <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80050c6:	f7fc fb05 	bl	80016d4 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e34d      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050d8:	4b39      	ldr	r3, [pc, #228]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050e4:	4b36      	ldr	r3, [pc, #216]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a35      	ldr	r2, [pc, #212]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050ea:	f043 0308 	orr.w	r3, r3, #8
 80050ee:	6013      	str	r3, [r2, #0]
 80050f0:	4b33      	ldr	r3, [pc, #204]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	4930      	ldr	r1, [pc, #192]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005102:	4b2f      	ldr	r3, [pc, #188]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	021b      	lsls	r3, r3, #8
 8005110:	492b      	ldr	r1, [pc, #172]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005112:	4313      	orrs	r3, r2
 8005114:	604b      	str	r3, [r1, #4]
 8005116:	e01a      	b.n	800514e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005118:	4b29      	ldr	r3, [pc, #164]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a28      	ldr	r2, [pc, #160]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800511e:	f023 0301 	bic.w	r3, r3, #1
 8005122:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005124:	f7fc fad6 	bl	80016d4 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800512c:	f7fc fad2 	bl	80016d4 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e31a      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800513e:	4b20      	ldr	r3, [pc, #128]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1f0      	bne.n	800512c <HAL_RCC_OscConfig+0x1dc>
 800514a:	e000      	b.n	800514e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800514c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d073      	beq.n	8005242 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	2b08      	cmp	r3, #8
 800515e:	d005      	beq.n	800516c <HAL_RCC_OscConfig+0x21c>
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	2b0c      	cmp	r3, #12
 8005164:	d10e      	bne.n	8005184 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2b03      	cmp	r3, #3
 800516a:	d10b      	bne.n	8005184 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800516c:	4b14      	ldr	r3, [pc, #80]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d063      	beq.n	8005240 <HAL_RCC_OscConfig+0x2f0>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d15f      	bne.n	8005240 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e2f7      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800518c:	d106      	bne.n	800519c <HAL_RCC_OscConfig+0x24c>
 800518e:	4b0c      	ldr	r3, [pc, #48]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a0b      	ldr	r2, [pc, #44]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	e025      	b.n	80051e8 <HAL_RCC_OscConfig+0x298>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051a4:	d114      	bne.n	80051d0 <HAL_RCC_OscConfig+0x280>
 80051a6:	4b06      	ldr	r3, [pc, #24]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a05      	ldr	r2, [pc, #20]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80051ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051b0:	6013      	str	r3, [r2, #0]
 80051b2:	4b03      	ldr	r3, [pc, #12]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a02      	ldr	r2, [pc, #8]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	e013      	b.n	80051e8 <HAL_RCC_OscConfig+0x298>
 80051c0:	40021000 	.word	0x40021000
 80051c4:	0800c03c 	.word	0x0800c03c
 80051c8:	20000000 	.word	0x20000000
 80051cc:	20000004 	.word	0x20000004
 80051d0:	4ba0      	ldr	r3, [pc, #640]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a9f      	ldr	r2, [pc, #636]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80051d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	4b9d      	ldr	r3, [pc, #628]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a9c      	ldr	r2, [pc, #624]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80051e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d013      	beq.n	8005218 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f0:	f7fc fa70 	bl	80016d4 <HAL_GetTick>
 80051f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051f6:	e008      	b.n	800520a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051f8:	f7fc fa6c 	bl	80016d4 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b64      	cmp	r3, #100	@ 0x64
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e2b4      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800520a:	4b92      	ldr	r3, [pc, #584]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0f0      	beq.n	80051f8 <HAL_RCC_OscConfig+0x2a8>
 8005216:	e014      	b.n	8005242 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005218:	f7fc fa5c 	bl	80016d4 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005220:	f7fc fa58 	bl	80016d4 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b64      	cmp	r3, #100	@ 0x64
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e2a0      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005232:	4b88      	ldr	r3, [pc, #544]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x2d0>
 800523e:	e000      	b.n	8005242 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d060      	beq.n	8005310 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	2b04      	cmp	r3, #4
 8005252:	d005      	beq.n	8005260 <HAL_RCC_OscConfig+0x310>
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d119      	bne.n	800528e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d116      	bne.n	800528e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005260:	4b7c      	ldr	r3, [pc, #496]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005268:	2b00      	cmp	r3, #0
 800526a:	d005      	beq.n	8005278 <HAL_RCC_OscConfig+0x328>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e27d      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005278:	4b76      	ldr	r3, [pc, #472]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	061b      	lsls	r3, r3, #24
 8005286:	4973      	ldr	r1, [pc, #460]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005288:	4313      	orrs	r3, r2
 800528a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800528c:	e040      	b.n	8005310 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d023      	beq.n	80052de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005296:	4b6f      	ldr	r3, [pc, #444]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a6e      	ldr	r2, [pc, #440]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800529c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a2:	f7fc fa17 	bl	80016d4 <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052a8:	e008      	b.n	80052bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052aa:	f7fc fa13 	bl	80016d4 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d901      	bls.n	80052bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e25b      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052bc:	4b65      	ldr	r3, [pc, #404]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d0f0      	beq.n	80052aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c8:	4b62      	ldr	r3, [pc, #392]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	061b      	lsls	r3, r3, #24
 80052d6:	495f      	ldr	r1, [pc, #380]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	604b      	str	r3, [r1, #4]
 80052dc:	e018      	b.n	8005310 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052de:	4b5d      	ldr	r3, [pc, #372]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a5c      	ldr	r2, [pc, #368]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80052e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fc f9f3 	bl	80016d4 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052f2:	f7fc f9ef 	bl	80016d4 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e237      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005304:	4b53      	ldr	r3, [pc, #332]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1f0      	bne.n	80052f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b00      	cmp	r3, #0
 800531a:	d03c      	beq.n	8005396 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d01c      	beq.n	800535e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005324:	4b4b      	ldr	r3, [pc, #300]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800532a:	4a4a      	ldr	r2, [pc, #296]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800532c:	f043 0301 	orr.w	r3, r3, #1
 8005330:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005334:	f7fc f9ce 	bl	80016d4 <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800533a:	e008      	b.n	800534e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800533c:	f7fc f9ca 	bl	80016d4 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b02      	cmp	r3, #2
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e212      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800534e:	4b41      	ldr	r3, [pc, #260]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0ef      	beq.n	800533c <HAL_RCC_OscConfig+0x3ec>
 800535c:	e01b      	b.n	8005396 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800535e:	4b3d      	ldr	r3, [pc, #244]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005360:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005364:	4a3b      	ldr	r2, [pc, #236]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005366:	f023 0301 	bic.w	r3, r3, #1
 800536a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800536e:	f7fc f9b1 	bl	80016d4 <HAL_GetTick>
 8005372:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005374:	e008      	b.n	8005388 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005376:	f7fc f9ad 	bl	80016d4 <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	2b02      	cmp	r3, #2
 8005382:	d901      	bls.n	8005388 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e1f5      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005388:	4b32      	ldr	r3, [pc, #200]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800538a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1ef      	bne.n	8005376 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 80a6 	beq.w	80054f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053a4:	2300      	movs	r3, #0
 80053a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80053a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80053aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10d      	bne.n	80053d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053b4:	4b27      	ldr	r3, [pc, #156]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80053b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b8:	4a26      	ldr	r2, [pc, #152]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80053ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053be:	6593      	str	r3, [r2, #88]	@ 0x58
 80053c0:	4b24      	ldr	r3, [pc, #144]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 80053c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053c8:	60bb      	str	r3, [r7, #8]
 80053ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053cc:	2301      	movs	r3, #1
 80053ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053d0:	4b21      	ldr	r3, [pc, #132]	@ (8005458 <HAL_RCC_OscConfig+0x508>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d118      	bne.n	800540e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053dc:	4b1e      	ldr	r3, [pc, #120]	@ (8005458 <HAL_RCC_OscConfig+0x508>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005458 <HAL_RCC_OscConfig+0x508>)
 80053e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e8:	f7fc f974 	bl	80016d4 <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053f0:	f7fc f970 	bl	80016d4 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e1b8      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005402:	4b15      	ldr	r3, [pc, #84]	@ (8005458 <HAL_RCC_OscConfig+0x508>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f0      	beq.n	80053f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d108      	bne.n	8005428 <HAL_RCC_OscConfig+0x4d8>
 8005416:	4b0f      	ldr	r3, [pc, #60]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800541c:	4a0d      	ldr	r2, [pc, #52]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 800541e:	f043 0301 	orr.w	r3, r3, #1
 8005422:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005426:	e029      	b.n	800547c <HAL_RCC_OscConfig+0x52c>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	2b05      	cmp	r3, #5
 800542e:	d115      	bne.n	800545c <HAL_RCC_OscConfig+0x50c>
 8005430:	4b08      	ldr	r3, [pc, #32]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005436:	4a07      	ldr	r2, [pc, #28]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005438:	f043 0304 	orr.w	r3, r3, #4
 800543c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005440:	4b04      	ldr	r3, [pc, #16]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005446:	4a03      	ldr	r2, [pc, #12]	@ (8005454 <HAL_RCC_OscConfig+0x504>)
 8005448:	f043 0301 	orr.w	r3, r3, #1
 800544c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005450:	e014      	b.n	800547c <HAL_RCC_OscConfig+0x52c>
 8005452:	bf00      	nop
 8005454:	40021000 	.word	0x40021000
 8005458:	40007000 	.word	0x40007000
 800545c:	4b9d      	ldr	r3, [pc, #628]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800545e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005462:	4a9c      	ldr	r2, [pc, #624]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005464:	f023 0301 	bic.w	r3, r3, #1
 8005468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800546c:	4b99      	ldr	r3, [pc, #612]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800546e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005472:	4a98      	ldr	r2, [pc, #608]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005474:	f023 0304 	bic.w	r3, r3, #4
 8005478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d016      	beq.n	80054b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005484:	f7fc f926 	bl	80016d4 <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800548a:	e00a      	b.n	80054a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800548c:	f7fc f922 	bl	80016d4 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800549a:	4293      	cmp	r3, r2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e168      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054a2:	4b8c      	ldr	r3, [pc, #560]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80054a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0ed      	beq.n	800548c <HAL_RCC_OscConfig+0x53c>
 80054b0:	e015      	b.n	80054de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b2:	f7fc f90f 	bl	80016d4 <HAL_GetTick>
 80054b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054b8:	e00a      	b.n	80054d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ba:	f7fc f90b 	bl	80016d4 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d901      	bls.n	80054d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e151      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054d0:	4b80      	ldr	r3, [pc, #512]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1ed      	bne.n	80054ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054de:	7ffb      	ldrb	r3, [r7, #31]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d105      	bne.n	80054f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054e4:	4b7b      	ldr	r3, [pc, #492]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80054e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e8:	4a7a      	ldr	r2, [pc, #488]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80054ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0320 	and.w	r3, r3, #32
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d03c      	beq.n	8005576 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005500:	2b00      	cmp	r3, #0
 8005502:	d01c      	beq.n	800553e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005504:	4b73      	ldr	r3, [pc, #460]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005506:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800550a:	4a72      	ldr	r2, [pc, #456]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800550c:	f043 0301 	orr.w	r3, r3, #1
 8005510:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005514:	f7fc f8de 	bl	80016d4 <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800551a:	e008      	b.n	800552e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800551c:	f7fc f8da 	bl	80016d4 <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b02      	cmp	r3, #2
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e122      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800552e:	4b69      	ldr	r3, [pc, #420]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005530:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0ef      	beq.n	800551c <HAL_RCC_OscConfig+0x5cc>
 800553c:	e01b      	b.n	8005576 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800553e:	4b65      	ldr	r3, [pc, #404]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005540:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005544:	4a63      	ldr	r2, [pc, #396]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005546:	f023 0301 	bic.w	r3, r3, #1
 800554a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800554e:	f7fc f8c1 	bl	80016d4 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005556:	f7fc f8bd 	bl	80016d4 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e105      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005568:	4b5a      	ldr	r3, [pc, #360]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800556a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1ef      	bne.n	8005556 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80f9 	beq.w	8005772 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005584:	2b02      	cmp	r3, #2
 8005586:	f040 80cf 	bne.w	8005728 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800558a:	4b52      	ldr	r3, [pc, #328]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f003 0203 	and.w	r2, r3, #3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559a:	429a      	cmp	r2, r3
 800559c:	d12c      	bne.n	80055f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	3b01      	subs	r3, #1
 80055aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d123      	bne.n	80055f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055bc:	429a      	cmp	r2, r3
 80055be:	d11b      	bne.n	80055f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d113      	bne.n	80055f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055da:	085b      	lsrs	r3, r3, #1
 80055dc:	3b01      	subs	r3, #1
 80055de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d109      	bne.n	80055f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	085b      	lsrs	r3, r3, #1
 80055f0:	3b01      	subs	r3, #1
 80055f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d071      	beq.n	80056dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b0c      	cmp	r3, #12
 80055fc:	d068      	beq.n	80056d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80055fe:	4b35      	ldr	r3, [pc, #212]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d105      	bne.n	8005616 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800560a:	4b32      	ldr	r3, [pc, #200]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e0ac      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800561a:	4b2e      	ldr	r3, [pc, #184]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a2d      	ldr	r2, [pc, #180]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005620:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005624:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005626:	f7fc f855 	bl	80016d4 <HAL_GetTick>
 800562a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800562c:	e008      	b.n	8005640 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800562e:	f7fc f851 	bl	80016d4 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	2b02      	cmp	r3, #2
 800563a:	d901      	bls.n	8005640 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e099      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005640:	4b24      	ldr	r3, [pc, #144]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f0      	bne.n	800562e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800564c:	4b21      	ldr	r3, [pc, #132]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800564e:	68da      	ldr	r2, [r3, #12]
 8005650:	4b21      	ldr	r3, [pc, #132]	@ (80056d8 <HAL_RCC_OscConfig+0x788>)
 8005652:	4013      	ands	r3, r2
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800565c:	3a01      	subs	r2, #1
 800565e:	0112      	lsls	r2, r2, #4
 8005660:	4311      	orrs	r1, r2
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005666:	0212      	lsls	r2, r2, #8
 8005668:	4311      	orrs	r1, r2
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800566e:	0852      	lsrs	r2, r2, #1
 8005670:	3a01      	subs	r2, #1
 8005672:	0552      	lsls	r2, r2, #21
 8005674:	4311      	orrs	r1, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800567a:	0852      	lsrs	r2, r2, #1
 800567c:	3a01      	subs	r2, #1
 800567e:	0652      	lsls	r2, r2, #25
 8005680:	4311      	orrs	r1, r2
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005686:	06d2      	lsls	r2, r2, #27
 8005688:	430a      	orrs	r2, r1
 800568a:	4912      	ldr	r1, [pc, #72]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800568c:	4313      	orrs	r3, r2
 800568e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005690:	4b10      	ldr	r3, [pc, #64]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a0f      	ldr	r2, [pc, #60]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 8005696:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800569a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800569c:	4b0d      	ldr	r3, [pc, #52]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	4a0c      	ldr	r2, [pc, #48]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80056a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056a8:	f7fc f814 	bl	80016d4 <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ae:	e008      	b.n	80056c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b0:	f7fc f810 	bl	80016d4 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e058      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056c2:	4b04      	ldr	r3, [pc, #16]	@ (80056d4 <HAL_RCC_OscConfig+0x784>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d0f0      	beq.n	80056b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056ce:	e050      	b.n	8005772 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e04f      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
 80056d4:	40021000 	.word	0x40021000
 80056d8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056dc:	4b27      	ldr	r3, [pc, #156]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d144      	bne.n	8005772 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80056e8:	4b24      	ldr	r3, [pc, #144]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a23      	ldr	r2, [pc, #140]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 80056ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056f4:	4b21      	ldr	r3, [pc, #132]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	4a20      	ldr	r2, [pc, #128]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 80056fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005700:	f7fb ffe8 	bl	80016d4 <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005706:	e008      	b.n	800571a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005708:	f7fb ffe4 	bl	80016d4 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e02c      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800571a:	4b18      	ldr	r3, [pc, #96]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0f0      	beq.n	8005708 <HAL_RCC_OscConfig+0x7b8>
 8005726:	e024      	b.n	8005772 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	2b0c      	cmp	r3, #12
 800572c:	d01f      	beq.n	800576e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800572e:	4b13      	ldr	r3, [pc, #76]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a12      	ldr	r2, [pc, #72]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 8005734:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573a:	f7fb ffcb 	bl	80016d4 <HAL_GetTick>
 800573e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005740:	e008      	b.n	8005754 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005742:	f7fb ffc7 	bl	80016d4 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d901      	bls.n	8005754 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e00f      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005754:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1f0      	bne.n	8005742 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005760:	4b06      	ldr	r3, [pc, #24]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 8005762:	68da      	ldr	r2, [r3, #12]
 8005764:	4905      	ldr	r1, [pc, #20]	@ (800577c <HAL_RCC_OscConfig+0x82c>)
 8005766:	4b06      	ldr	r3, [pc, #24]	@ (8005780 <HAL_RCC_OscConfig+0x830>)
 8005768:	4013      	ands	r3, r2
 800576a:	60cb      	str	r3, [r1, #12]
 800576c:	e001      	b.n	8005772 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3720      	adds	r7, #32
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	40021000 	.word	0x40021000
 8005780:	feeefffc 	.word	0xfeeefffc

08005784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800578e:	2300      	movs	r3, #0
 8005790:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e11d      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800579c:	4b90      	ldr	r3, [pc, #576]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 030f 	and.w	r3, r3, #15
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d910      	bls.n	80057cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057aa:	4b8d      	ldr	r3, [pc, #564]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f023 020f 	bic.w	r2, r3, #15
 80057b2:	498b      	ldr	r1, [pc, #556]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ba:	4b89      	ldr	r3, [pc, #548]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d001      	beq.n	80057cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e105      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d010      	beq.n	80057fa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	4b81      	ldr	r3, [pc, #516]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d908      	bls.n	80057fa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e8:	4b7e      	ldr	r3, [pc, #504]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	497b      	ldr	r1, [pc, #492]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d079      	beq.n	80058fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b03      	cmp	r3, #3
 800580c:	d11e      	bne.n	800584c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800580e:	4b75      	ldr	r3, [pc, #468]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e0dc      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800581e:	f000 fa09 	bl	8005c34 <RCC_GetSysClockFreqFromPLLSource>
 8005822:	4603      	mov	r3, r0
 8005824:	4a70      	ldr	r2, [pc, #448]	@ (80059e8 <HAL_RCC_ClockConfig+0x264>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d946      	bls.n	80058b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800582a:	4b6e      	ldr	r3, [pc, #440]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d140      	bne.n	80058b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005836:	4b6b      	ldr	r3, [pc, #428]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800583e:	4a69      	ldr	r2, [pc, #420]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005844:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005846:	2380      	movs	r3, #128	@ 0x80
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	e035      	b.n	80058b8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	2b02      	cmp	r3, #2
 8005852:	d107      	bne.n	8005864 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005854:	4b63      	ldr	r3, [pc, #396]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d115      	bne.n	800588c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e0b9      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d107      	bne.n	800587c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800586c:	4b5d      	ldr	r3, [pc, #372]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d109      	bne.n	800588c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e0ad      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800587c:	4b59      	ldr	r3, [pc, #356]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e0a5      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800588c:	f000 f8b4 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 8005890:	4603      	mov	r3, r0
 8005892:	4a55      	ldr	r2, [pc, #340]	@ (80059e8 <HAL_RCC_ClockConfig+0x264>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d90f      	bls.n	80058b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005898:	4b52      	ldr	r3, [pc, #328]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d109      	bne.n	80058b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80058a4:	4b4f      	ldr	r3, [pc, #316]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058ac:	4a4d      	ldr	r2, [pc, #308]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80058ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80058b4:	2380      	movs	r3, #128	@ 0x80
 80058b6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80058b8:	4b4a      	ldr	r3, [pc, #296]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f023 0203 	bic.w	r2, r3, #3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	4947      	ldr	r1, [pc, #284]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ca:	f7fb ff03 	bl	80016d4 <HAL_GetTick>
 80058ce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058d0:	e00a      	b.n	80058e8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058d2:	f7fb feff 	bl	80016d4 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d901      	bls.n	80058e8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e077      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e8:	4b3e      	ldr	r3, [pc, #248]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 020c 	and.w	r2, r3, #12
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d1eb      	bne.n	80058d2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2b80      	cmp	r3, #128	@ 0x80
 80058fe:	d105      	bne.n	800590c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005900:	4b38      	ldr	r3, [pc, #224]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	4a37      	ldr	r2, [pc, #220]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005906:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800590a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d010      	beq.n	800593a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	4b31      	ldr	r3, [pc, #196]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005924:	429a      	cmp	r2, r3
 8005926:	d208      	bcs.n	800593a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005928:	4b2e      	ldr	r3, [pc, #184]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	492b      	ldr	r1, [pc, #172]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005936:	4313      	orrs	r3, r2
 8005938:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800593a:	4b29      	ldr	r3, [pc, #164]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 030f 	and.w	r3, r3, #15
 8005942:	683a      	ldr	r2, [r7, #0]
 8005944:	429a      	cmp	r2, r3
 8005946:	d210      	bcs.n	800596a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005948:	4b25      	ldr	r3, [pc, #148]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f023 020f 	bic.w	r2, r3, #15
 8005950:	4923      	ldr	r1, [pc, #140]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	4313      	orrs	r3, r2
 8005956:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005958:	4b21      	ldr	r3, [pc, #132]	@ (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 030f 	and.w	r3, r3, #15
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	429a      	cmp	r2, r3
 8005964:	d001      	beq.n	800596a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e036      	b.n	80059d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d008      	beq.n	8005988 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005976:	4b1b      	ldr	r3, [pc, #108]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	4918      	ldr	r1, [pc, #96]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005984:	4313      	orrs	r3, r2
 8005986:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 0308 	and.w	r3, r3, #8
 8005990:	2b00      	cmp	r3, #0
 8005992:	d009      	beq.n	80059a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005994:	4b13      	ldr	r3, [pc, #76]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	4910      	ldr	r1, [pc, #64]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059a8:	f000 f826 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 80059ac:	4602      	mov	r2, r0
 80059ae:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	091b      	lsrs	r3, r3, #4
 80059b4:	f003 030f 	and.w	r3, r3, #15
 80059b8:	490c      	ldr	r1, [pc, #48]	@ (80059ec <HAL_RCC_ClockConfig+0x268>)
 80059ba:	5ccb      	ldrb	r3, [r1, r3]
 80059bc:	f003 031f 	and.w	r3, r3, #31
 80059c0:	fa22 f303 	lsr.w	r3, r2, r3
 80059c4:	4a0a      	ldr	r2, [pc, #40]	@ (80059f0 <HAL_RCC_ClockConfig+0x26c>)
 80059c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80059c8:	4b0a      	ldr	r3, [pc, #40]	@ (80059f4 <HAL_RCC_ClockConfig+0x270>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7fb fe31 	bl	8001634 <HAL_InitTick>
 80059d2:	4603      	mov	r3, r0
 80059d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40022000 	.word	0x40022000
 80059e4:	40021000 	.word	0x40021000
 80059e8:	04c4b400 	.word	0x04c4b400
 80059ec:	0800c03c 	.word	0x0800c03c
 80059f0:	20000000 	.word	0x20000000
 80059f4:	20000004 	.word	0x20000004

080059f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b089      	sub	sp, #36	@ 0x24
 80059fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	61fb      	str	r3, [r7, #28]
 8005a02:	2300      	movs	r3, #0
 8005a04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a06:	4b3e      	ldr	r3, [pc, #248]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
 8005a0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a10:	4b3b      	ldr	r3, [pc, #236]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d005      	beq.n	8005a2c <HAL_RCC_GetSysClockFreq+0x34>
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	d121      	bne.n	8005a6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d11e      	bne.n	8005a6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a2c:	4b34      	ldr	r3, [pc, #208]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0308 	and.w	r3, r3, #8
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d107      	bne.n	8005a48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a38:	4b31      	ldr	r3, [pc, #196]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a3e:	0a1b      	lsrs	r3, r3, #8
 8005a40:	f003 030f 	and.w	r3, r3, #15
 8005a44:	61fb      	str	r3, [r7, #28]
 8005a46:	e005      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a48:	4b2d      	ldr	r3, [pc, #180]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	091b      	lsrs	r3, r3, #4
 8005a4e:	f003 030f 	and.w	r3, r3, #15
 8005a52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a54:	4a2b      	ldr	r2, [pc, #172]	@ (8005b04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10d      	bne.n	8005a80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a68:	e00a      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	2b04      	cmp	r3, #4
 8005a6e:	d102      	bne.n	8005a76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a70:	4b25      	ldr	r3, [pc, #148]	@ (8005b08 <HAL_RCC_GetSysClockFreq+0x110>)
 8005a72:	61bb      	str	r3, [r7, #24]
 8005a74:	e004      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d101      	bne.n	8005a80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a7c:	4b23      	ldr	r3, [pc, #140]	@ (8005b0c <HAL_RCC_GetSysClockFreq+0x114>)
 8005a7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b0c      	cmp	r3, #12
 8005a84:	d134      	bne.n	8005af0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a86:	4b1e      	ldr	r3, [pc, #120]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d003      	beq.n	8005a9e <HAL_RCC_GetSysClockFreq+0xa6>
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b03      	cmp	r3, #3
 8005a9a:	d003      	beq.n	8005aa4 <HAL_RCC_GetSysClockFreq+0xac>
 8005a9c:	e005      	b.n	8005aaa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8005b08 <HAL_RCC_GetSysClockFreq+0x110>)
 8005aa0:	617b      	str	r3, [r7, #20]
      break;
 8005aa2:	e005      	b.n	8005ab0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005aa4:	4b19      	ldr	r3, [pc, #100]	@ (8005b0c <HAL_RCC_GetSysClockFreq+0x114>)
 8005aa6:	617b      	str	r3, [r7, #20]
      break;
 8005aa8:	e002      	b.n	8005ab0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	617b      	str	r3, [r7, #20]
      break;
 8005aae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ab0:	4b13      	ldr	r3, [pc, #76]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	3301      	adds	r3, #1
 8005abc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005abe:	4b10      	ldr	r3, [pc, #64]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	0a1b      	lsrs	r3, r3, #8
 8005ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	fb03 f202 	mul.w	r2, r3, r2
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	0e5b      	lsrs	r3, r3, #25
 8005adc:	f003 0303 	and.w	r3, r3, #3
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005af0:	69bb      	ldr	r3, [r7, #24]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3724      	adds	r7, #36	@ 0x24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	40021000 	.word	0x40021000
 8005b04:	0800c054 	.word	0x0800c054
 8005b08:	00f42400 	.word	0x00f42400
 8005b0c:	007a1200 	.word	0x007a1200

08005b10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b10:	b480      	push	{r7}
 8005b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b14:	4b03      	ldr	r3, [pc, #12]	@ (8005b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b16:	681b      	ldr	r3, [r3, #0]
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	20000000 	.word	0x20000000

08005b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b2c:	f7ff fff0 	bl	8005b10 <HAL_RCC_GetHCLKFreq>
 8005b30:	4602      	mov	r2, r0
 8005b32:	4b06      	ldr	r3, [pc, #24]	@ (8005b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	0a1b      	lsrs	r3, r3, #8
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	4904      	ldr	r1, [pc, #16]	@ (8005b50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b3e:	5ccb      	ldrb	r3, [r1, r3]
 8005b40:	f003 031f 	and.w	r3, r3, #31
 8005b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	0800c04c 	.word	0x0800c04c

08005b54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b58:	f7ff ffda 	bl	8005b10 <HAL_RCC_GetHCLKFreq>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	4b06      	ldr	r3, [pc, #24]	@ (8005b78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	0adb      	lsrs	r3, r3, #11
 8005b64:	f003 0307 	and.w	r3, r3, #7
 8005b68:	4904      	ldr	r1, [pc, #16]	@ (8005b7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b6a:	5ccb      	ldrb	r3, [r1, r3]
 8005b6c:	f003 031f 	and.w	r3, r3, #31
 8005b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	0800c04c 	.word	0x0800c04c

08005b80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b88:	2300      	movs	r3, #0
 8005b8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b8c:	4b27      	ldr	r3, [pc, #156]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b98:	f7ff f8f6 	bl	8004d88 <HAL_PWREx_GetVoltageRange>
 8005b9c:	6178      	str	r0, [r7, #20]
 8005b9e:	e014      	b.n	8005bca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ba0:	4b22      	ldr	r3, [pc, #136]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba4:	4a21      	ldr	r2, [pc, #132]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ba6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005baa:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bac:	4b1f      	ldr	r3, [pc, #124]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005bb8:	f7ff f8e6 	bl	8004d88 <HAL_PWREx_GetVoltageRange>
 8005bbc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc2:	4a1a      	ldr	r2, [pc, #104]	@ (8005c2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bc8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bd0:	d10b      	bne.n	8005bea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b80      	cmp	r3, #128	@ 0x80
 8005bd6:	d913      	bls.n	8005c00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2ba0      	cmp	r3, #160	@ 0xa0
 8005bdc:	d902      	bls.n	8005be4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005bde:	2302      	movs	r3, #2
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	e00d      	b.n	8005c00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005be4:	2301      	movs	r3, #1
 8005be6:	613b      	str	r3, [r7, #16]
 8005be8:	e00a      	b.n	8005c00 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bee:	d902      	bls.n	8005bf6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	613b      	str	r3, [r7, #16]
 8005bf4:	e004      	b.n	8005c00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b70      	cmp	r3, #112	@ 0x70
 8005bfa:	d101      	bne.n	8005c00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005c00:	4b0b      	ldr	r3, [pc, #44]	@ (8005c30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f023 020f 	bic.w	r2, r3, #15
 8005c08:	4909      	ldr	r1, [pc, #36]	@ (8005c30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005c10:	4b07      	ldr	r3, [pc, #28]	@ (8005c30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d001      	beq.n	8005c22 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e000      	b.n	8005c24 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	40022000 	.word	0x40022000

08005c34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f003 0303 	and.w	r3, r3, #3
 8005c42:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d00b      	beq.n	8005c62 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b03      	cmp	r3, #3
 8005c4e:	d825      	bhi.n	8005c9c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d008      	beq.n	8005c68 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d11f      	bne.n	8005c9c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005c5c:	4b25      	ldr	r3, [pc, #148]	@ (8005cf4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005c5e:	613b      	str	r3, [r7, #16]
    break;
 8005c60:	e01f      	b.n	8005ca2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005c62:	4b25      	ldr	r3, [pc, #148]	@ (8005cf8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005c64:	613b      	str	r3, [r7, #16]
    break;
 8005c66:	e01c      	b.n	8005ca2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c68:	4b21      	ldr	r3, [pc, #132]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d107      	bne.n	8005c84 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c74:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c7a:	0a1b      	lsrs	r3, r3, #8
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	e005      	b.n	8005c90 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c84:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	091b      	lsrs	r3, r3, #4
 8005c8a:	f003 030f 	and.w	r3, r3, #15
 8005c8e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005c90:	4a1a      	ldr	r2, [pc, #104]	@ (8005cfc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c98:	613b      	str	r3, [r7, #16]
    break;
 8005c9a:	e002      	b.n	8005ca2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	613b      	str	r3, [r7, #16]
    break;
 8005ca0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ca2:	4b13      	ldr	r3, [pc, #76]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	091b      	lsrs	r3, r3, #4
 8005ca8:	f003 030f 	and.w	r3, r3, #15
 8005cac:	3301      	adds	r3, #1
 8005cae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	0a1b      	lsrs	r3, r3, #8
 8005cb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	fb03 f202 	mul.w	r2, r3, r2
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cc8:	4b09      	ldr	r3, [pc, #36]	@ (8005cf0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	0e5b      	lsrs	r3, r3, #25
 8005cce:	f003 0303 	and.w	r3, r3, #3
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	005b      	lsls	r3, r3, #1
 8005cd6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ce0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005ce2:	683b      	ldr	r3, [r7, #0]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	371c      	adds	r7, #28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	40021000 	.word	0x40021000
 8005cf4:	00f42400 	.word	0x00f42400
 8005cf8:	007a1200 	.word	0x007a1200
 8005cfc:	0800c054 	.word	0x0800c054

08005d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b086      	sub	sp, #24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d08:	2300      	movs	r3, #0
 8005d0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d040      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d20:	2b80      	cmp	r3, #128	@ 0x80
 8005d22:	d02a      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d24:	2b80      	cmp	r3, #128	@ 0x80
 8005d26:	d825      	bhi.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d28:	2b60      	cmp	r3, #96	@ 0x60
 8005d2a:	d026      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d2c:	2b60      	cmp	r3, #96	@ 0x60
 8005d2e:	d821      	bhi.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d30:	2b40      	cmp	r3, #64	@ 0x40
 8005d32:	d006      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005d34:	2b40      	cmp	r3, #64	@ 0x40
 8005d36:	d81d      	bhi.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d009      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d010      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005d40:	e018      	b.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d42:	4b89      	ldr	r3, [pc, #548]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	4a88      	ldr	r2, [pc, #544]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d4c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d4e:	e015      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3304      	adds	r3, #4
 8005d54:	2100      	movs	r1, #0
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 fb02 	bl	8006360 <RCCEx_PLLSAI1_Config>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d60:	e00c      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	3320      	adds	r3, #32
 8005d66:	2100      	movs	r1, #0
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f000 fbed 	bl	8006548 <RCCEx_PLLSAI2_Config>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d72:	e003      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	74fb      	strb	r3, [r7, #19]
      break;
 8005d78:	e000      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005d7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d7c:	7cfb      	ldrb	r3, [r7, #19]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d82:	4b79      	ldr	r3, [pc, #484]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d88:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d90:	4975      	ldr	r1, [pc, #468]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005d98:	e001      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d9a:	7cfb      	ldrb	r3, [r7, #19]
 8005d9c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d047      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db2:	d030      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db8:	d82a      	bhi.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005dba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dbe:	d02a      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dc4:	d824      	bhi.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005dc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dca:	d008      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dd0:	d81e      	bhi.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dda:	d010      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005ddc:	e018      	b.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005dde:	4b62      	ldr	r3, [pc, #392]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	4a61      	ldr	r2, [pc, #388]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005de8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005dea:	e015      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	3304      	adds	r3, #4
 8005df0:	2100      	movs	r1, #0
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fab4 	bl	8006360 <RCCEx_PLLSAI1_Config>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005dfc:	e00c      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3320      	adds	r3, #32
 8005e02:	2100      	movs	r1, #0
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 fb9f 	bl	8006548 <RCCEx_PLLSAI2_Config>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e0e:	e003      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	74fb      	strb	r3, [r7, #19]
      break;
 8005e14:	e000      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005e16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e18:	7cfb      	ldrb	r3, [r7, #19]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10b      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e1e:	4b52      	ldr	r3, [pc, #328]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2c:	494e      	ldr	r1, [pc, #312]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005e34:	e001      	b.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e36:	7cfb      	ldrb	r3, [r7, #19]
 8005e38:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 809f 	beq.w	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e4c:	4b46      	ldr	r3, [pc, #280]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e000      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00d      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e62:	4b41      	ldr	r3, [pc, #260]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e66:	4a40      	ldr	r2, [pc, #256]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e76:	60bb      	str	r3, [r7, #8]
 8005e78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a3a      	ldr	r2, [pc, #232]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e8a:	f7fb fc23 	bl	80016d4 <HAL_GetTick>
 8005e8e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005e90:	e009      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e92:	f7fb fc1f 	bl	80016d4 <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d902      	bls.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	74fb      	strb	r3, [r7, #19]
        break;
 8005ea4:	e005      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ea6:	4b31      	ldr	r3, [pc, #196]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d0ef      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005eb2:	7cfb      	ldrb	r3, [r7, #19]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d15b      	bne.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ec2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d01f      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d019      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ed6:	4b24      	ldr	r3, [pc, #144]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ee2:	4b21      	ldr	r3, [pc, #132]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f02:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d016      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f14:	f7fb fbde 	bl	80016d4 <HAL_GetTick>
 8005f18:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f1a:	e00b      	b.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f1c:	f7fb fbda 	bl	80016d4 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d902      	bls.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	74fb      	strb	r3, [r7, #19]
            break;
 8005f32:	e006      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f34:	4b0c      	ldr	r3, [pc, #48]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f3a:	f003 0302 	and.w	r3, r3, #2
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d0ec      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005f42:	7cfb      	ldrb	r3, [r7, #19]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10c      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f48:	4b07      	ldr	r3, [pc, #28]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f58:	4903      	ldr	r1, [pc, #12]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005f60:	e008      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f62:	7cfb      	ldrb	r3, [r7, #19]
 8005f64:	74bb      	strb	r3, [r7, #18]
 8005f66:	e005      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005f68:	40021000 	.word	0x40021000
 8005f6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f70:	7cfb      	ldrb	r3, [r7, #19]
 8005f72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f74:	7c7b      	ldrb	r3, [r7, #17]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d105      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f7a:	4ba0      	ldr	r3, [pc, #640]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f7e:	4a9f      	ldr	r2, [pc, #636]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00a      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f92:	4b9a      	ldr	r3, [pc, #616]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f98:	f023 0203 	bic.w	r2, r3, #3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa0:	4996      	ldr	r1, [pc, #600]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00a      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fb4:	4b91      	ldr	r3, [pc, #580]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fba:	f023 020c 	bic.w	r2, r3, #12
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	498e      	ldr	r1, [pc, #568]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0304 	and.w	r3, r3, #4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fd6:	4b89      	ldr	r3, [pc, #548]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe4:	4985      	ldr	r1, [pc, #532]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00a      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ff8:	4b80      	ldr	r3, [pc, #512]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006006:	497d      	ldr	r1, [pc, #500]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006008:	4313      	orrs	r3, r2
 800600a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0310 	and.w	r3, r3, #16
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800601a:	4b78      	ldr	r3, [pc, #480]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800601c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006028:	4974      	ldr	r1, [pc, #464]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800602a:	4313      	orrs	r3, r2
 800602c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00a      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800603c:	4b6f      	ldr	r3, [pc, #444]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006042:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800604a:	496c      	ldr	r1, [pc, #432]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800604c:	4313      	orrs	r3, r2
 800604e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00a      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800605e:	4b67      	ldr	r3, [pc, #412]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006064:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800606c:	4963      	ldr	r1, [pc, #396]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800606e:	4313      	orrs	r3, r2
 8006070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00a      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006080:	4b5e      	ldr	r3, [pc, #376]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006086:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800608e:	495b      	ldr	r1, [pc, #364]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006090:	4313      	orrs	r3, r2
 8006092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060a2:	4b56      	ldr	r3, [pc, #344]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b0:	4952      	ldr	r1, [pc, #328]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00a      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060c4:	4b4d      	ldr	r3, [pc, #308]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d2:	494a      	ldr	r1, [pc, #296]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00a      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060e6:	4b45      	ldr	r3, [pc, #276]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f4:	4941      	ldr	r1, [pc, #260]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00a      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006108:	4b3c      	ldr	r3, [pc, #240]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800610a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800610e:	f023 0203 	bic.w	r2, r3, #3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006116:	4939      	ldr	r1, [pc, #228]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006118:	4313      	orrs	r3, r2
 800611a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d028      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800612a:	4b34      	ldr	r3, [pc, #208]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800612c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006130:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006138:	4930      	ldr	r1, [pc, #192]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800613a:	4313      	orrs	r3, r2
 800613c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006144:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006148:	d106      	bne.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800614a:	4b2c      	ldr	r3, [pc, #176]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	4a2b      	ldr	r2, [pc, #172]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006150:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006154:	60d3      	str	r3, [r2, #12]
 8006156:	e011      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800615c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006160:	d10c      	bne.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3304      	adds	r3, #4
 8006166:	2101      	movs	r1, #1
 8006168:	4618      	mov	r0, r3
 800616a:	f000 f8f9 	bl	8006360 <RCCEx_PLLSAI1_Config>
 800616e:	4603      	mov	r3, r0
 8006170:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006172:	7cfb      	ldrb	r3, [r7, #19]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006178:	7cfb      	ldrb	r3, [r7, #19]
 800617a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d04d      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800618c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006190:	d108      	bne.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006192:	4b1a      	ldr	r3, [pc, #104]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006194:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006198:	4a18      	ldr	r2, [pc, #96]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800619a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800619e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80061a2:	e012      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80061a4:	4b15      	ldr	r3, [pc, #84]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061aa:	4a14      	ldr	r2, [pc, #80]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061b0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80061b4:	4b11      	ldr	r3, [pc, #68]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061c2:	490e      	ldr	r1, [pc, #56]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061c4:	4313      	orrs	r3, r2
 80061c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061d2:	d106      	bne.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061d4:	4b09      	ldr	r3, [pc, #36]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	4a08      	ldr	r2, [pc, #32]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061de:	60d3      	str	r3, [r2, #12]
 80061e0:	e020      	b.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061ea:	d109      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80061ec:	4b03      	ldr	r3, [pc, #12]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	4a02      	ldr	r2, [pc, #8]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f6:	60d3      	str	r3, [r2, #12]
 80061f8:	e014      	b.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80061fa:	bf00      	nop
 80061fc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006204:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006208:	d10c      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	3304      	adds	r3, #4
 800620e:	2101      	movs	r1, #1
 8006210:	4618      	mov	r0, r3
 8006212:	f000 f8a5 	bl	8006360 <RCCEx_PLLSAI1_Config>
 8006216:	4603      	mov	r3, r0
 8006218:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800621a:	7cfb      	ldrb	r3, [r7, #19]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006220:	7cfb      	ldrb	r3, [r7, #19]
 8006222:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d028      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006230:	4b4a      	ldr	r3, [pc, #296]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006236:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800623e:	4947      	ldr	r1, [pc, #284]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006240:	4313      	orrs	r3, r2
 8006242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800624a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800624e:	d106      	bne.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006250:	4b42      	ldr	r3, [pc, #264]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	4a41      	ldr	r2, [pc, #260]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800625a:	60d3      	str	r3, [r2, #12]
 800625c:	e011      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006262:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006266:	d10c      	bne.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3304      	adds	r3, #4
 800626c:	2101      	movs	r1, #1
 800626e:	4618      	mov	r0, r3
 8006270:	f000 f876 	bl	8006360 <RCCEx_PLLSAI1_Config>
 8006274:	4603      	mov	r3, r0
 8006276:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006278:	7cfb      	ldrb	r3, [r7, #19]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800627e:	7cfb      	ldrb	r3, [r7, #19]
 8006280:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d01e      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800628e:	4b33      	ldr	r3, [pc, #204]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006294:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800629e:	492f      	ldr	r1, [pc, #188]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062a0:	4313      	orrs	r3, r2
 80062a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062b0:	d10c      	bne.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	3304      	adds	r3, #4
 80062b6:	2102      	movs	r1, #2
 80062b8:	4618      	mov	r0, r3
 80062ba:	f000 f851 	bl	8006360 <RCCEx_PLLSAI1_Config>
 80062be:	4603      	mov	r3, r0
 80062c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062c2:	7cfb      	ldrb	r3, [r7, #19]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00b      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80062d8:	4b20      	ldr	r3, [pc, #128]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062de:	f023 0204 	bic.w	r2, r3, #4
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062e8:	491c      	ldr	r1, [pc, #112]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00b      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80062fc:	4b17      	ldr	r3, [pc, #92]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006302:	f023 0218 	bic.w	r2, r3, #24
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630c:	4913      	ldr	r1, [pc, #76]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d017      	beq.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006320:	4b0e      	ldr	r3, [pc, #56]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006330:	490a      	ldr	r1, [pc, #40]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006332:	4313      	orrs	r3, r2
 8006334:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800633e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006342:	d105      	bne.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	4a04      	ldr	r2, [pc, #16]	@ (800635c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800634a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800634e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006350:	7cbb      	ldrb	r3, [r7, #18]
}
 8006352:	4618      	mov	r0, r3
 8006354:	3718      	adds	r7, #24
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	40021000 	.word	0x40021000

08006360 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800636a:	2300      	movs	r3, #0
 800636c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800636e:	4b72      	ldr	r3, [pc, #456]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00e      	beq.n	8006398 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800637a:	4b6f      	ldr	r3, [pc, #444]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	f003 0203 	and.w	r2, r3, #3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d103      	bne.n	8006392 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
       ||
 800638e:	2b00      	cmp	r3, #0
 8006390:	d142      	bne.n	8006418 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	73fb      	strb	r3, [r7, #15]
 8006396:	e03f      	b.n	8006418 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b03      	cmp	r3, #3
 800639e:	d018      	beq.n	80063d2 <RCCEx_PLLSAI1_Config+0x72>
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d825      	bhi.n	80063f0 <RCCEx_PLLSAI1_Config+0x90>
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d002      	beq.n	80063ae <RCCEx_PLLSAI1_Config+0x4e>
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d009      	beq.n	80063c0 <RCCEx_PLLSAI1_Config+0x60>
 80063ac:	e020      	b.n	80063f0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063ae:	4b62      	ldr	r3, [pc, #392]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d11d      	bne.n	80063f6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063be:	e01a      	b.n	80063f6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80063c0:	4b5d      	ldr	r3, [pc, #372]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d116      	bne.n	80063fa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063d0:	e013      	b.n	80063fa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80063d2:	4b59      	ldr	r3, [pc, #356]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d10f      	bne.n	80063fe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80063de:	4b56      	ldr	r3, [pc, #344]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d109      	bne.n	80063fe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80063ee:	e006      	b.n	80063fe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	73fb      	strb	r3, [r7, #15]
      break;
 80063f4:	e004      	b.n	8006400 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80063f6:	bf00      	nop
 80063f8:	e002      	b.n	8006400 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80063fa:	bf00      	nop
 80063fc:	e000      	b.n	8006400 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80063fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8006400:	7bfb      	ldrb	r3, [r7, #15]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d108      	bne.n	8006418 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006406:	4b4c      	ldr	r3, [pc, #304]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	f023 0203 	bic.w	r2, r3, #3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4949      	ldr	r1, [pc, #292]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006414:	4313      	orrs	r3, r2
 8006416:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f040 8086 	bne.w	800652c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006420:	4b45      	ldr	r3, [pc, #276]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a44      	ldr	r2, [pc, #272]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006426:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800642a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800642c:	f7fb f952 	bl	80016d4 <HAL_GetTick>
 8006430:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006432:	e009      	b.n	8006448 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006434:	f7fb f94e 	bl	80016d4 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d902      	bls.n	8006448 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	73fb      	strb	r3, [r7, #15]
        break;
 8006446:	e005      	b.n	8006454 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006448:	4b3b      	ldr	r3, [pc, #236]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1ef      	bne.n	8006434 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006454:	7bfb      	ldrb	r3, [r7, #15]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d168      	bne.n	800652c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d113      	bne.n	8006488 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006460:	4b35      	ldr	r3, [pc, #212]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006462:	691a      	ldr	r2, [r3, #16]
 8006464:	4b35      	ldr	r3, [pc, #212]	@ (800653c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006466:	4013      	ands	r3, r2
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6892      	ldr	r2, [r2, #8]
 800646c:	0211      	lsls	r1, r2, #8
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	68d2      	ldr	r2, [r2, #12]
 8006472:	06d2      	lsls	r2, r2, #27
 8006474:	4311      	orrs	r1, r2
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6852      	ldr	r2, [r2, #4]
 800647a:	3a01      	subs	r2, #1
 800647c:	0112      	lsls	r2, r2, #4
 800647e:	430a      	orrs	r2, r1
 8006480:	492d      	ldr	r1, [pc, #180]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006482:	4313      	orrs	r3, r2
 8006484:	610b      	str	r3, [r1, #16]
 8006486:	e02d      	b.n	80064e4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d115      	bne.n	80064ba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800648e:	4b2a      	ldr	r3, [pc, #168]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	4b2b      	ldr	r3, [pc, #172]	@ (8006540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006494:	4013      	ands	r3, r2
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6892      	ldr	r2, [r2, #8]
 800649a:	0211      	lsls	r1, r2, #8
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6912      	ldr	r2, [r2, #16]
 80064a0:	0852      	lsrs	r2, r2, #1
 80064a2:	3a01      	subs	r2, #1
 80064a4:	0552      	lsls	r2, r2, #21
 80064a6:	4311      	orrs	r1, r2
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	6852      	ldr	r2, [r2, #4]
 80064ac:	3a01      	subs	r2, #1
 80064ae:	0112      	lsls	r2, r2, #4
 80064b0:	430a      	orrs	r2, r1
 80064b2:	4921      	ldr	r1, [pc, #132]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	610b      	str	r3, [r1, #16]
 80064b8:	e014      	b.n	80064e4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80064ba:	4b1f      	ldr	r3, [pc, #124]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064bc:	691a      	ldr	r2, [r3, #16]
 80064be:	4b21      	ldr	r3, [pc, #132]	@ (8006544 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064c0:	4013      	ands	r3, r2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	6892      	ldr	r2, [r2, #8]
 80064c6:	0211      	lsls	r1, r2, #8
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6952      	ldr	r2, [r2, #20]
 80064cc:	0852      	lsrs	r2, r2, #1
 80064ce:	3a01      	subs	r2, #1
 80064d0:	0652      	lsls	r2, r2, #25
 80064d2:	4311      	orrs	r1, r2
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6852      	ldr	r2, [r2, #4]
 80064d8:	3a01      	subs	r2, #1
 80064da:	0112      	lsls	r2, r2, #4
 80064dc:	430a      	orrs	r2, r1
 80064de:	4916      	ldr	r1, [pc, #88]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064e0:	4313      	orrs	r3, r2
 80064e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80064e4:	4b14      	ldr	r3, [pc, #80]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a13      	ldr	r2, [pc, #76]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80064ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f0:	f7fb f8f0 	bl	80016d4 <HAL_GetTick>
 80064f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064f6:	e009      	b.n	800650c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064f8:	f7fb f8ec 	bl	80016d4 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d902      	bls.n	800650c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	73fb      	strb	r3, [r7, #15]
          break;
 800650a:	e005      	b.n	8006518 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800650c:	4b0a      	ldr	r3, [pc, #40]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0ef      	beq.n	80064f8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006518:	7bfb      	ldrb	r3, [r7, #15]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d106      	bne.n	800652c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800651e:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006520:	691a      	ldr	r2, [r3, #16]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	4904      	ldr	r1, [pc, #16]	@ (8006538 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006528:	4313      	orrs	r3, r2
 800652a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40021000 	.word	0x40021000
 800653c:	07ff800f 	.word	0x07ff800f
 8006540:	ff9f800f 	.word	0xff9f800f
 8006544:	f9ff800f 	.word	0xf9ff800f

08006548 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006556:	4b72      	ldr	r3, [pc, #456]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00e      	beq.n	8006580 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006562:	4b6f      	ldr	r3, [pc, #444]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0203 	and.w	r2, r3, #3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	429a      	cmp	r2, r3
 8006570:	d103      	bne.n	800657a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
       ||
 8006576:	2b00      	cmp	r3, #0
 8006578:	d142      	bne.n	8006600 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	73fb      	strb	r3, [r7, #15]
 800657e:	e03f      	b.n	8006600 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2b03      	cmp	r3, #3
 8006586:	d018      	beq.n	80065ba <RCCEx_PLLSAI2_Config+0x72>
 8006588:	2b03      	cmp	r3, #3
 800658a:	d825      	bhi.n	80065d8 <RCCEx_PLLSAI2_Config+0x90>
 800658c:	2b01      	cmp	r3, #1
 800658e:	d002      	beq.n	8006596 <RCCEx_PLLSAI2_Config+0x4e>
 8006590:	2b02      	cmp	r3, #2
 8006592:	d009      	beq.n	80065a8 <RCCEx_PLLSAI2_Config+0x60>
 8006594:	e020      	b.n	80065d8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006596:	4b62      	ldr	r3, [pc, #392]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d11d      	bne.n	80065de <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065a6:	e01a      	b.n	80065de <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065a8:	4b5d      	ldr	r3, [pc, #372]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d116      	bne.n	80065e2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065b8:	e013      	b.n	80065e2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80065ba:	4b59      	ldr	r3, [pc, #356]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10f      	bne.n	80065e6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80065c6:	4b56      	ldr	r3, [pc, #344]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d109      	bne.n	80065e6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80065d6:	e006      	b.n	80065e6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]
      break;
 80065dc:	e004      	b.n	80065e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80065de:	bf00      	nop
 80065e0:	e002      	b.n	80065e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80065e2:	bf00      	nop
 80065e4:	e000      	b.n	80065e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80065e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d108      	bne.n	8006600 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80065ee:	4b4c      	ldr	r3, [pc, #304]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f023 0203 	bic.w	r2, r3, #3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4949      	ldr	r1, [pc, #292]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006600:	7bfb      	ldrb	r3, [r7, #15]
 8006602:	2b00      	cmp	r3, #0
 8006604:	f040 8086 	bne.w	8006714 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006608:	4b45      	ldr	r3, [pc, #276]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a44      	ldr	r2, [pc, #272]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 800660e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006612:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006614:	f7fb f85e 	bl	80016d4 <HAL_GetTick>
 8006618:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800661a:	e009      	b.n	8006630 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800661c:	f7fb f85a 	bl	80016d4 <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	2b02      	cmp	r3, #2
 8006628:	d902      	bls.n	8006630 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	73fb      	strb	r3, [r7, #15]
        break;
 800662e:	e005      	b.n	800663c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006630:	4b3b      	ldr	r3, [pc, #236]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1ef      	bne.n	800661c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800663c:	7bfb      	ldrb	r3, [r7, #15]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d168      	bne.n	8006714 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d113      	bne.n	8006670 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006648:	4b35      	ldr	r3, [pc, #212]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 800664a:	695a      	ldr	r2, [r3, #20]
 800664c:	4b35      	ldr	r3, [pc, #212]	@ (8006724 <RCCEx_PLLSAI2_Config+0x1dc>)
 800664e:	4013      	ands	r3, r2
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6892      	ldr	r2, [r2, #8]
 8006654:	0211      	lsls	r1, r2, #8
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	68d2      	ldr	r2, [r2, #12]
 800665a:	06d2      	lsls	r2, r2, #27
 800665c:	4311      	orrs	r1, r2
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6852      	ldr	r2, [r2, #4]
 8006662:	3a01      	subs	r2, #1
 8006664:	0112      	lsls	r2, r2, #4
 8006666:	430a      	orrs	r2, r1
 8006668:	492d      	ldr	r1, [pc, #180]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 800666a:	4313      	orrs	r3, r2
 800666c:	614b      	str	r3, [r1, #20]
 800666e:	e02d      	b.n	80066cc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b01      	cmp	r3, #1
 8006674:	d115      	bne.n	80066a2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006676:	4b2a      	ldr	r3, [pc, #168]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006678:	695a      	ldr	r2, [r3, #20]
 800667a:	4b2b      	ldr	r3, [pc, #172]	@ (8006728 <RCCEx_PLLSAI2_Config+0x1e0>)
 800667c:	4013      	ands	r3, r2
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	6892      	ldr	r2, [r2, #8]
 8006682:	0211      	lsls	r1, r2, #8
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	6912      	ldr	r2, [r2, #16]
 8006688:	0852      	lsrs	r2, r2, #1
 800668a:	3a01      	subs	r2, #1
 800668c:	0552      	lsls	r2, r2, #21
 800668e:	4311      	orrs	r1, r2
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6852      	ldr	r2, [r2, #4]
 8006694:	3a01      	subs	r2, #1
 8006696:	0112      	lsls	r2, r2, #4
 8006698:	430a      	orrs	r2, r1
 800669a:	4921      	ldr	r1, [pc, #132]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 800669c:	4313      	orrs	r3, r2
 800669e:	614b      	str	r3, [r1, #20]
 80066a0:	e014      	b.n	80066cc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80066a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066a4:	695a      	ldr	r2, [r3, #20]
 80066a6:	4b21      	ldr	r3, [pc, #132]	@ (800672c <RCCEx_PLLSAI2_Config+0x1e4>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6892      	ldr	r2, [r2, #8]
 80066ae:	0211      	lsls	r1, r2, #8
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	6952      	ldr	r2, [r2, #20]
 80066b4:	0852      	lsrs	r2, r2, #1
 80066b6:	3a01      	subs	r2, #1
 80066b8:	0652      	lsls	r2, r2, #25
 80066ba:	4311      	orrs	r1, r2
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6852      	ldr	r2, [r2, #4]
 80066c0:	3a01      	subs	r2, #1
 80066c2:	0112      	lsls	r2, r2, #4
 80066c4:	430a      	orrs	r2, r1
 80066c6:	4916      	ldr	r1, [pc, #88]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80066cc:	4b14      	ldr	r3, [pc, #80]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a13      	ldr	r2, [pc, #76]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d8:	f7fa fffc 	bl	80016d4 <HAL_GetTick>
 80066dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80066de:	e009      	b.n	80066f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80066e0:	f7fa fff8 	bl	80016d4 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d902      	bls.n	80066f4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	73fb      	strb	r3, [r7, #15]
          break;
 80066f2:	e005      	b.n	8006700 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80066f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d0ef      	beq.n	80066e0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006706:	4b06      	ldr	r3, [pc, #24]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006708:	695a      	ldr	r2, [r3, #20]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	4904      	ldr	r1, [pc, #16]	@ (8006720 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006710:	4313      	orrs	r3, r2
 8006712:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006714:	7bfb      	ldrb	r3, [r7, #15]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	40021000 	.word	0x40021000
 8006724:	07ff800f 	.word	0x07ff800f
 8006728:	ff9f800f 	.word	0xff9f800f
 800672c:	f9ff800f 	.word	0xf9ff800f

08006730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e049      	b.n	80067d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d106      	bne.n	800675c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fa fd94 	bl	8001284 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	3304      	adds	r3, #4
 800676c:	4619      	mov	r1, r3
 800676e:	4610      	mov	r0, r2
 8006770:	f000 fb02 	bl	8006d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
	...

080067e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d001      	beq.n	80067f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e047      	b.n	8006888 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a23      	ldr	r2, [pc, #140]	@ (8006894 <HAL_TIM_Base_Start+0xb4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d01d      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006812:	d018      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a1f      	ldr	r2, [pc, #124]	@ (8006898 <HAL_TIM_Base_Start+0xb8>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d013      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a1e      	ldr	r2, [pc, #120]	@ (800689c <HAL_TIM_Base_Start+0xbc>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d00e      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a1c      	ldr	r2, [pc, #112]	@ (80068a0 <HAL_TIM_Base_Start+0xc0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d009      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a1b      	ldr	r2, [pc, #108]	@ (80068a4 <HAL_TIM_Base_Start+0xc4>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d004      	beq.n	8006846 <HAL_TIM_Base_Start+0x66>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a19      	ldr	r2, [pc, #100]	@ (80068a8 <HAL_TIM_Base_Start+0xc8>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d115      	bne.n	8006872 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	4b17      	ldr	r3, [pc, #92]	@ (80068ac <HAL_TIM_Base_Start+0xcc>)
 800684e:	4013      	ands	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2b06      	cmp	r3, #6
 8006856:	d015      	beq.n	8006884 <HAL_TIM_Base_Start+0xa4>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800685e:	d011      	beq.n	8006884 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f042 0201 	orr.w	r2, r2, #1
 800686e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006870:	e008      	b.n	8006884 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f042 0201 	orr.w	r2, r2, #1
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	e000      	b.n	8006886 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006884:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	40012c00 	.word	0x40012c00
 8006898:	40000400 	.word	0x40000400
 800689c:	40000800 	.word	0x40000800
 80068a0:	40000c00 	.word	0x40000c00
 80068a4:	40013400 	.word	0x40013400
 80068a8:	40014000 	.word	0x40014000
 80068ac:	00010007 	.word	0x00010007

080068b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d001      	beq.n	80068c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e04f      	b.n	8006968 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68da      	ldr	r2, [r3, #12]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f042 0201 	orr.w	r2, r2, #1
 80068de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a23      	ldr	r2, [pc, #140]	@ (8006974 <HAL_TIM_Base_Start_IT+0xc4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d01d      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068f2:	d018      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006978 <HAL_TIM_Base_Start_IT+0xc8>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d013      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a1e      	ldr	r2, [pc, #120]	@ (800697c <HAL_TIM_Base_Start_IT+0xcc>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00e      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1c      	ldr	r2, [pc, #112]	@ (8006980 <HAL_TIM_Base_Start_IT+0xd0>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d009      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a1b      	ldr	r2, [pc, #108]	@ (8006984 <HAL_TIM_Base_Start_IT+0xd4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d004      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0x76>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a19      	ldr	r2, [pc, #100]	@ (8006988 <HAL_TIM_Base_Start_IT+0xd8>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d115      	bne.n	8006952 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	4b17      	ldr	r3, [pc, #92]	@ (800698c <HAL_TIM_Base_Start_IT+0xdc>)
 800692e:	4013      	ands	r3, r2
 8006930:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b06      	cmp	r3, #6
 8006936:	d015      	beq.n	8006964 <HAL_TIM_Base_Start_IT+0xb4>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800693e:	d011      	beq.n	8006964 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f042 0201 	orr.w	r2, r2, #1
 800694e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006950:	e008      	b.n	8006964 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f042 0201 	orr.w	r2, r2, #1
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	e000      	b.n	8006966 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006964:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3714      	adds	r7, #20
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr
 8006974:	40012c00 	.word	0x40012c00
 8006978:	40000400 	.word	0x40000400
 800697c:	40000800 	.word	0x40000800
 8006980:	40000c00 	.word	0x40000c00
 8006984:	40013400 	.word	0x40013400
 8006988:	40014000 	.word	0x40014000
 800698c:	00010007 	.word	0x00010007

08006990 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d020      	beq.n	80069f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f003 0302 	and.w	r3, r3, #2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01b      	beq.n	80069f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0202 	mvn.w	r2, #2
 80069c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f9ad 	bl	8006d3a <HAL_TIM_IC_CaptureCallback>
 80069e0:	e005      	b.n	80069ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f99f 	bl	8006d26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f9b0 	bl	8006d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f003 0304 	and.w	r3, r3, #4
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d020      	beq.n	8006a40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f003 0304 	and.w	r3, r3, #4
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d01b      	beq.n	8006a40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f06f 0204 	mvn.w	r2, #4
 8006a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2202      	movs	r2, #2
 8006a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d003      	beq.n	8006a2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f987 	bl	8006d3a <HAL_TIM_IC_CaptureCallback>
 8006a2c:	e005      	b.n	8006a3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f979 	bl	8006d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f98a 	bl	8006d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f003 0308 	and.w	r3, r3, #8
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d020      	beq.n	8006a8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0308 	and.w	r3, r3, #8
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d01b      	beq.n	8006a8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f06f 0208 	mvn.w	r2, #8
 8006a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2204      	movs	r2, #4
 8006a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	f003 0303 	and.w	r3, r3, #3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f961 	bl	8006d3a <HAL_TIM_IC_CaptureCallback>
 8006a78:	e005      	b.n	8006a86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f953 	bl	8006d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f964 	bl	8006d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f003 0310 	and.w	r3, r3, #16
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d020      	beq.n	8006ad8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f003 0310 	and.w	r3, r3, #16
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01b      	beq.n	8006ad8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f06f 0210 	mvn.w	r2, #16
 8006aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2208      	movs	r2, #8
 8006aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69db      	ldr	r3, [r3, #28]
 8006ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f93b 	bl	8006d3a <HAL_TIM_IC_CaptureCallback>
 8006ac4:	e005      	b.n	8006ad2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f92d 	bl	8006d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 f93e 	bl	8006d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00c      	beq.n	8006afc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f003 0301 	and.w	r3, r3, #1
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d007      	beq.n	8006afc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0201 	mvn.w	r2, #1
 8006af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7fa f854 	bl	8000ba4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00c      	beq.n	8006b20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d007      	beq.n	8006b20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 faf2 	bl	8007104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00c      	beq.n	8006b44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d007      	beq.n	8006b44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 faea 	bl	8007118 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00c      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d007      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f8fd 	bl	8006d62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f003 0320 	and.w	r3, r3, #32
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00c      	beq.n	8006b8c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f003 0320 	and.w	r3, r3, #32
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d007      	beq.n	8006b8c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0220 	mvn.w	r2, #32
 8006b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 fab2 	bl	80070f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b8c:	bf00      	nop
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d101      	bne.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c>
 8006bac:	2302      	movs	r3, #2
 8006bae:	e0b6      	b.n	8006d1e <HAL_TIM_ConfigClockSource+0x18a>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006bd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bec:	d03e      	beq.n	8006c6c <HAL_TIM_ConfigClockSource+0xd8>
 8006bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bf2:	f200 8087 	bhi.w	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bfa:	f000 8086 	beq.w	8006d0a <HAL_TIM_ConfigClockSource+0x176>
 8006bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c02:	d87f      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c04:	2b70      	cmp	r3, #112	@ 0x70
 8006c06:	d01a      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0xaa>
 8006c08:	2b70      	cmp	r3, #112	@ 0x70
 8006c0a:	d87b      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c0c:	2b60      	cmp	r3, #96	@ 0x60
 8006c0e:	d050      	beq.n	8006cb2 <HAL_TIM_ConfigClockSource+0x11e>
 8006c10:	2b60      	cmp	r3, #96	@ 0x60
 8006c12:	d877      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c14:	2b50      	cmp	r3, #80	@ 0x50
 8006c16:	d03c      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0xfe>
 8006c18:	2b50      	cmp	r3, #80	@ 0x50
 8006c1a:	d873      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c1c:	2b40      	cmp	r3, #64	@ 0x40
 8006c1e:	d058      	beq.n	8006cd2 <HAL_TIM_ConfigClockSource+0x13e>
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d86f      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c24:	2b30      	cmp	r3, #48	@ 0x30
 8006c26:	d064      	beq.n	8006cf2 <HAL_TIM_ConfigClockSource+0x15e>
 8006c28:	2b30      	cmp	r3, #48	@ 0x30
 8006c2a:	d86b      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d060      	beq.n	8006cf2 <HAL_TIM_ConfigClockSource+0x15e>
 8006c30:	2b20      	cmp	r3, #32
 8006c32:	d867      	bhi.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d05c      	beq.n	8006cf2 <HAL_TIM_ConfigClockSource+0x15e>
 8006c38:	2b10      	cmp	r3, #16
 8006c3a:	d05a      	beq.n	8006cf2 <HAL_TIM_ConfigClockSource+0x15e>
 8006c3c:	e062      	b.n	8006d04 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c4e:	f000 f9a7 	bl	8006fa0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006c60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	609a      	str	r2, [r3, #8]
      break;
 8006c6a:	e04f      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c7c:	f000 f990 	bl	8006fa0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	689a      	ldr	r2, [r3, #8]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c8e:	609a      	str	r2, [r3, #8]
      break;
 8006c90:	e03c      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	f000 f904 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2150      	movs	r1, #80	@ 0x50
 8006caa:	4618      	mov	r0, r3
 8006cac:	f000 f95d 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006cb0:	e02c      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f000 f923 	bl	8006f0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2160      	movs	r1, #96	@ 0x60
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f000 f94d 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006cd0:	e01c      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f000 f8e4 	bl	8006eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2140      	movs	r1, #64	@ 0x40
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 f93d 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006cf0:	e00c      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	4610      	mov	r0, r2
 8006cfe:	f000 f934 	bl	8006f6a <TIM_ITRx_SetConfig>
      break;
 8006d02:	e003      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	73fb      	strb	r3, [r7, #15]
      break;
 8006d08:	e000      	b.n	8006d0c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006d0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3710      	adds	r7, #16
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}

08006d26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d2e:	bf00      	nop
 8006d30:	370c      	adds	r7, #12
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b083      	sub	sp, #12
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d42:	bf00      	nop
 8006d44:	370c      	adds	r7, #12
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr

08006d4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d4e:	b480      	push	{r7}
 8006d50:	b083      	sub	sp, #12
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d56:	bf00      	nop
 8006d58:	370c      	adds	r7, #12
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b083      	sub	sp, #12
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
	...

08006d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a40      	ldr	r2, [pc, #256]	@ (8006e8c <TIM_Base_SetConfig+0x114>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d013      	beq.n	8006db8 <TIM_Base_SetConfig+0x40>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d96:	d00f      	beq.n	8006db8 <TIM_Base_SetConfig+0x40>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a3d      	ldr	r2, [pc, #244]	@ (8006e90 <TIM_Base_SetConfig+0x118>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00b      	beq.n	8006db8 <TIM_Base_SetConfig+0x40>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a3c      	ldr	r2, [pc, #240]	@ (8006e94 <TIM_Base_SetConfig+0x11c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d007      	beq.n	8006db8 <TIM_Base_SetConfig+0x40>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a3b      	ldr	r2, [pc, #236]	@ (8006e98 <TIM_Base_SetConfig+0x120>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d003      	beq.n	8006db8 <TIM_Base_SetConfig+0x40>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a3a      	ldr	r2, [pc, #232]	@ (8006e9c <TIM_Base_SetConfig+0x124>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d108      	bne.n	8006dca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a2f      	ldr	r2, [pc, #188]	@ (8006e8c <TIM_Base_SetConfig+0x114>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d01f      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dd8:	d01b      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8006e90 <TIM_Base_SetConfig+0x118>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d017      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a2b      	ldr	r2, [pc, #172]	@ (8006e94 <TIM_Base_SetConfig+0x11c>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d013      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a2a      	ldr	r2, [pc, #168]	@ (8006e98 <TIM_Base_SetConfig+0x120>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d00f      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a29      	ldr	r2, [pc, #164]	@ (8006e9c <TIM_Base_SetConfig+0x124>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d00b      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a28      	ldr	r2, [pc, #160]	@ (8006ea0 <TIM_Base_SetConfig+0x128>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d007      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a27      	ldr	r2, [pc, #156]	@ (8006ea4 <TIM_Base_SetConfig+0x12c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d003      	beq.n	8006e12 <TIM_Base_SetConfig+0x9a>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a26      	ldr	r2, [pc, #152]	@ (8006ea8 <TIM_Base_SetConfig+0x130>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d108      	bne.n	8006e24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a10      	ldr	r2, [pc, #64]	@ (8006e8c <TIM_Base_SetConfig+0x114>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d00f      	beq.n	8006e70 <TIM_Base_SetConfig+0xf8>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a12      	ldr	r2, [pc, #72]	@ (8006e9c <TIM_Base_SetConfig+0x124>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00b      	beq.n	8006e70 <TIM_Base_SetConfig+0xf8>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a11      	ldr	r2, [pc, #68]	@ (8006ea0 <TIM_Base_SetConfig+0x128>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d007      	beq.n	8006e70 <TIM_Base_SetConfig+0xf8>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a10      	ldr	r2, [pc, #64]	@ (8006ea4 <TIM_Base_SetConfig+0x12c>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d003      	beq.n	8006e70 <TIM_Base_SetConfig+0xf8>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a0f      	ldr	r2, [pc, #60]	@ (8006ea8 <TIM_Base_SetConfig+0x130>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d103      	bne.n	8006e78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	615a      	str	r2, [r3, #20]
}
 8006e7e:	bf00      	nop
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	40012c00 	.word	0x40012c00
 8006e90:	40000400 	.word	0x40000400
 8006e94:	40000800 	.word	0x40000800
 8006e98:	40000c00 	.word	0x40000c00
 8006e9c:	40013400 	.word	0x40013400
 8006ea0:	40014000 	.word	0x40014000
 8006ea4:	40014400 	.word	0x40014400
 8006ea8:	40014800 	.word	0x40014800

08006eac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	f023 0201 	bic.w	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	f023 030a 	bic.w	r3, r3, #10
 8006ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	621a      	str	r2, [r3, #32]
}
 8006efe:	bf00      	nop
 8006f00:	371c      	adds	r7, #28
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b087      	sub	sp, #28
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	f023 0210 	bic.w	r2, r3, #16
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	031b      	lsls	r3, r3, #12
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	011b      	lsls	r3, r3, #4
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	621a      	str	r2, [r3, #32]
}
 8006f5e:	bf00      	nop
 8006f60:	371c      	adds	r7, #28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b085      	sub	sp, #20
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f043 0307 	orr.w	r3, r3, #7
 8006f8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	609a      	str	r2, [r3, #8]
}
 8006f94:	bf00      	nop
 8006f96:	3714      	adds	r7, #20
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
 8006fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	021a      	lsls	r2, r3, #8
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	609a      	str	r2, [r3, #8]
}
 8006fd4:	bf00      	nop
 8006fd6:	371c      	adds	r7, #28
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d101      	bne.n	8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ff4:	2302      	movs	r3, #2
 8006ff6:	e068      	b.n	80070ca <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a2e      	ldr	r2, [pc, #184]	@ (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d004      	beq.n	800702c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a2d      	ldr	r2, [pc, #180]	@ (80070dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d108      	bne.n	800703e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007032:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007044:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	4313      	orrs	r3, r2
 800704e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a1e      	ldr	r2, [pc, #120]	@ (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d01d      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800706a:	d018      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1b      	ldr	r2, [pc, #108]	@ (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d013      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1a      	ldr	r2, [pc, #104]	@ (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00e      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a18      	ldr	r2, [pc, #96]	@ (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d009      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a13      	ldr	r2, [pc, #76]	@ (80070dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d004      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a14      	ldr	r2, [pc, #80]	@ (80070ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d10c      	bne.n	80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3714      	adds	r7, #20
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	40012c00 	.word	0x40012c00
 80070dc:	40013400 	.word	0x40013400
 80070e0:	40000400 	.word	0x40000400
 80070e4:	40000800 	.word	0x40000800
 80070e8:	40000c00 	.word	0x40000c00
 80070ec:	40014000 	.word	0x40014000

080070f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800710c:	bf00      	nop
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e042      	b.n	80071c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007144:	2b00      	cmp	r3, #0
 8007146:	d106      	bne.n	8007156 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7fa f987 	bl	8001464 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2224      	movs	r2, #36	@ 0x24
 800715a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0201 	bic.w	r2, r2, #1
 800716c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007172:	2b00      	cmp	r3, #0
 8007174:	d002      	beq.n	800717c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fb24 	bl	80077c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f825 	bl	80071cc <UART_SetConfig>
 8007182:	4603      	mov	r3, r0
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e01b      	b.n	80071c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800719a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fba3 	bl	8007908 <UART_CheckIdleState>
 80071c2:	4603      	mov	r3, r0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3708      	adds	r7, #8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071d0:	b08c      	sub	sp, #48	@ 0x30
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071d6:	2300      	movs	r3, #0
 80071d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	689a      	ldr	r2, [r3, #8]
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	431a      	orrs	r2, r3
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	695b      	ldr	r3, [r3, #20]
 80071ea:	431a      	orrs	r2, r3
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	4baa      	ldr	r3, [pc, #680]	@ (80074a4 <UART_SetConfig+0x2d8>)
 80071fc:	4013      	ands	r3, r2
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	6812      	ldr	r2, [r2, #0]
 8007202:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007204:	430b      	orrs	r3, r1
 8007206:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	68da      	ldr	r2, [r3, #12]
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	699b      	ldr	r3, [r3, #24]
 8007222:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a9f      	ldr	r2, [pc, #636]	@ (80074a8 <UART_SetConfig+0x2dc>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d004      	beq.n	8007238 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007234:	4313      	orrs	r3, r2
 8007236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007242:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007246:	697a      	ldr	r2, [r7, #20]
 8007248:	6812      	ldr	r2, [r2, #0]
 800724a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800724c:	430b      	orrs	r3, r1
 800724e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	f023 010f 	bic.w	r1, r3, #15
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a90      	ldr	r2, [pc, #576]	@ (80074ac <UART_SetConfig+0x2e0>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d125      	bne.n	80072bc <UART_SetConfig+0xf0>
 8007270:	4b8f      	ldr	r3, [pc, #572]	@ (80074b0 <UART_SetConfig+0x2e4>)
 8007272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	2b03      	cmp	r3, #3
 800727c:	d81a      	bhi.n	80072b4 <UART_SetConfig+0xe8>
 800727e:	a201      	add	r2, pc, #4	@ (adr r2, 8007284 <UART_SetConfig+0xb8>)
 8007280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007284:	08007295 	.word	0x08007295
 8007288:	080072a5 	.word	0x080072a5
 800728c:	0800729d 	.word	0x0800729d
 8007290:	080072ad 	.word	0x080072ad
 8007294:	2301      	movs	r3, #1
 8007296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729a:	e116      	b.n	80074ca <UART_SetConfig+0x2fe>
 800729c:	2302      	movs	r3, #2
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a2:	e112      	b.n	80074ca <UART_SetConfig+0x2fe>
 80072a4:	2304      	movs	r3, #4
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072aa:	e10e      	b.n	80074ca <UART_SetConfig+0x2fe>
 80072ac:	2308      	movs	r3, #8
 80072ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072b2:	e10a      	b.n	80074ca <UART_SetConfig+0x2fe>
 80072b4:	2310      	movs	r3, #16
 80072b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ba:	e106      	b.n	80074ca <UART_SetConfig+0x2fe>
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a7c      	ldr	r2, [pc, #496]	@ (80074b4 <UART_SetConfig+0x2e8>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d138      	bne.n	8007338 <UART_SetConfig+0x16c>
 80072c6:	4b7a      	ldr	r3, [pc, #488]	@ (80074b0 <UART_SetConfig+0x2e4>)
 80072c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072cc:	f003 030c 	and.w	r3, r3, #12
 80072d0:	2b0c      	cmp	r3, #12
 80072d2:	d82d      	bhi.n	8007330 <UART_SetConfig+0x164>
 80072d4:	a201      	add	r2, pc, #4	@ (adr r2, 80072dc <UART_SetConfig+0x110>)
 80072d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072da:	bf00      	nop
 80072dc:	08007311 	.word	0x08007311
 80072e0:	08007331 	.word	0x08007331
 80072e4:	08007331 	.word	0x08007331
 80072e8:	08007331 	.word	0x08007331
 80072ec:	08007321 	.word	0x08007321
 80072f0:	08007331 	.word	0x08007331
 80072f4:	08007331 	.word	0x08007331
 80072f8:	08007331 	.word	0x08007331
 80072fc:	08007319 	.word	0x08007319
 8007300:	08007331 	.word	0x08007331
 8007304:	08007331 	.word	0x08007331
 8007308:	08007331 	.word	0x08007331
 800730c:	08007329 	.word	0x08007329
 8007310:	2300      	movs	r3, #0
 8007312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007316:	e0d8      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007318:	2302      	movs	r3, #2
 800731a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800731e:	e0d4      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007320:	2304      	movs	r3, #4
 8007322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007326:	e0d0      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007328:	2308      	movs	r3, #8
 800732a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800732e:	e0cc      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007330:	2310      	movs	r3, #16
 8007332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007336:	e0c8      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a5e      	ldr	r2, [pc, #376]	@ (80074b8 <UART_SetConfig+0x2ec>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d125      	bne.n	800738e <UART_SetConfig+0x1c2>
 8007342:	4b5b      	ldr	r3, [pc, #364]	@ (80074b0 <UART_SetConfig+0x2e4>)
 8007344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007348:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800734c:	2b30      	cmp	r3, #48	@ 0x30
 800734e:	d016      	beq.n	800737e <UART_SetConfig+0x1b2>
 8007350:	2b30      	cmp	r3, #48	@ 0x30
 8007352:	d818      	bhi.n	8007386 <UART_SetConfig+0x1ba>
 8007354:	2b20      	cmp	r3, #32
 8007356:	d00a      	beq.n	800736e <UART_SetConfig+0x1a2>
 8007358:	2b20      	cmp	r3, #32
 800735a:	d814      	bhi.n	8007386 <UART_SetConfig+0x1ba>
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <UART_SetConfig+0x19a>
 8007360:	2b10      	cmp	r3, #16
 8007362:	d008      	beq.n	8007376 <UART_SetConfig+0x1aa>
 8007364:	e00f      	b.n	8007386 <UART_SetConfig+0x1ba>
 8007366:	2300      	movs	r3, #0
 8007368:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736c:	e0ad      	b.n	80074ca <UART_SetConfig+0x2fe>
 800736e:	2302      	movs	r3, #2
 8007370:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007374:	e0a9      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007376:	2304      	movs	r3, #4
 8007378:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737c:	e0a5      	b.n	80074ca <UART_SetConfig+0x2fe>
 800737e:	2308      	movs	r3, #8
 8007380:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007384:	e0a1      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007386:	2310      	movs	r3, #16
 8007388:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800738c:	e09d      	b.n	80074ca <UART_SetConfig+0x2fe>
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a4a      	ldr	r2, [pc, #296]	@ (80074bc <UART_SetConfig+0x2f0>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d125      	bne.n	80073e4 <UART_SetConfig+0x218>
 8007398:	4b45      	ldr	r3, [pc, #276]	@ (80074b0 <UART_SetConfig+0x2e4>)
 800739a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80073a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80073a4:	d016      	beq.n	80073d4 <UART_SetConfig+0x208>
 80073a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80073a8:	d818      	bhi.n	80073dc <UART_SetConfig+0x210>
 80073aa:	2b80      	cmp	r3, #128	@ 0x80
 80073ac:	d00a      	beq.n	80073c4 <UART_SetConfig+0x1f8>
 80073ae:	2b80      	cmp	r3, #128	@ 0x80
 80073b0:	d814      	bhi.n	80073dc <UART_SetConfig+0x210>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <UART_SetConfig+0x1f0>
 80073b6:	2b40      	cmp	r3, #64	@ 0x40
 80073b8:	d008      	beq.n	80073cc <UART_SetConfig+0x200>
 80073ba:	e00f      	b.n	80073dc <UART_SetConfig+0x210>
 80073bc:	2300      	movs	r3, #0
 80073be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073c2:	e082      	b.n	80074ca <UART_SetConfig+0x2fe>
 80073c4:	2302      	movs	r3, #2
 80073c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ca:	e07e      	b.n	80074ca <UART_SetConfig+0x2fe>
 80073cc:	2304      	movs	r3, #4
 80073ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073d2:	e07a      	b.n	80074ca <UART_SetConfig+0x2fe>
 80073d4:	2308      	movs	r3, #8
 80073d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073da:	e076      	b.n	80074ca <UART_SetConfig+0x2fe>
 80073dc:	2310      	movs	r3, #16
 80073de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073e2:	e072      	b.n	80074ca <UART_SetConfig+0x2fe>
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a35      	ldr	r2, [pc, #212]	@ (80074c0 <UART_SetConfig+0x2f4>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d12a      	bne.n	8007444 <UART_SetConfig+0x278>
 80073ee:	4b30      	ldr	r3, [pc, #192]	@ (80074b0 <UART_SetConfig+0x2e4>)
 80073f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073fc:	d01a      	beq.n	8007434 <UART_SetConfig+0x268>
 80073fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007402:	d81b      	bhi.n	800743c <UART_SetConfig+0x270>
 8007404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007408:	d00c      	beq.n	8007424 <UART_SetConfig+0x258>
 800740a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800740e:	d815      	bhi.n	800743c <UART_SetConfig+0x270>
 8007410:	2b00      	cmp	r3, #0
 8007412:	d003      	beq.n	800741c <UART_SetConfig+0x250>
 8007414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007418:	d008      	beq.n	800742c <UART_SetConfig+0x260>
 800741a:	e00f      	b.n	800743c <UART_SetConfig+0x270>
 800741c:	2300      	movs	r3, #0
 800741e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007422:	e052      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007424:	2302      	movs	r3, #2
 8007426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800742a:	e04e      	b.n	80074ca <UART_SetConfig+0x2fe>
 800742c:	2304      	movs	r3, #4
 800742e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007432:	e04a      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007434:	2308      	movs	r3, #8
 8007436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800743a:	e046      	b.n	80074ca <UART_SetConfig+0x2fe>
 800743c:	2310      	movs	r3, #16
 800743e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007442:	e042      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a17      	ldr	r2, [pc, #92]	@ (80074a8 <UART_SetConfig+0x2dc>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d13a      	bne.n	80074c4 <UART_SetConfig+0x2f8>
 800744e:	4b18      	ldr	r3, [pc, #96]	@ (80074b0 <UART_SetConfig+0x2e4>)
 8007450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007454:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007458:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800745c:	d01a      	beq.n	8007494 <UART_SetConfig+0x2c8>
 800745e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007462:	d81b      	bhi.n	800749c <UART_SetConfig+0x2d0>
 8007464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007468:	d00c      	beq.n	8007484 <UART_SetConfig+0x2b8>
 800746a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800746e:	d815      	bhi.n	800749c <UART_SetConfig+0x2d0>
 8007470:	2b00      	cmp	r3, #0
 8007472:	d003      	beq.n	800747c <UART_SetConfig+0x2b0>
 8007474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007478:	d008      	beq.n	800748c <UART_SetConfig+0x2c0>
 800747a:	e00f      	b.n	800749c <UART_SetConfig+0x2d0>
 800747c:	2300      	movs	r3, #0
 800747e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007482:	e022      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007484:	2302      	movs	r3, #2
 8007486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748a:	e01e      	b.n	80074ca <UART_SetConfig+0x2fe>
 800748c:	2304      	movs	r3, #4
 800748e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007492:	e01a      	b.n	80074ca <UART_SetConfig+0x2fe>
 8007494:	2308      	movs	r3, #8
 8007496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800749a:	e016      	b.n	80074ca <UART_SetConfig+0x2fe>
 800749c:	2310      	movs	r3, #16
 800749e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a2:	e012      	b.n	80074ca <UART_SetConfig+0x2fe>
 80074a4:	cfff69f3 	.word	0xcfff69f3
 80074a8:	40008000 	.word	0x40008000
 80074ac:	40013800 	.word	0x40013800
 80074b0:	40021000 	.word	0x40021000
 80074b4:	40004400 	.word	0x40004400
 80074b8:	40004800 	.word	0x40004800
 80074bc:	40004c00 	.word	0x40004c00
 80074c0:	40005000 	.word	0x40005000
 80074c4:	2310      	movs	r3, #16
 80074c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4aae      	ldr	r2, [pc, #696]	@ (8007788 <UART_SetConfig+0x5bc>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	f040 8097 	bne.w	8007604 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074da:	2b08      	cmp	r3, #8
 80074dc:	d823      	bhi.n	8007526 <UART_SetConfig+0x35a>
 80074de:	a201      	add	r2, pc, #4	@ (adr r2, 80074e4 <UART_SetConfig+0x318>)
 80074e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e4:	08007509 	.word	0x08007509
 80074e8:	08007527 	.word	0x08007527
 80074ec:	08007511 	.word	0x08007511
 80074f0:	08007527 	.word	0x08007527
 80074f4:	08007517 	.word	0x08007517
 80074f8:	08007527 	.word	0x08007527
 80074fc:	08007527 	.word	0x08007527
 8007500:	08007527 	.word	0x08007527
 8007504:	0800751f 	.word	0x0800751f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007508:	f7fe fb0e 	bl	8005b28 <HAL_RCC_GetPCLK1Freq>
 800750c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800750e:	e010      	b.n	8007532 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007510:	4b9e      	ldr	r3, [pc, #632]	@ (800778c <UART_SetConfig+0x5c0>)
 8007512:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007514:	e00d      	b.n	8007532 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007516:	f7fe fa6f 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 800751a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800751c:	e009      	b.n	8007532 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800751e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007522:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007524:	e005      	b.n	8007532 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007526:	2300      	movs	r3, #0
 8007528:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007530:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8130 	beq.w	800779a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753e:	4a94      	ldr	r2, [pc, #592]	@ (8007790 <UART_SetConfig+0x5c4>)
 8007540:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007544:	461a      	mov	r2, r3
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	fbb3 f3f2 	udiv	r3, r3, r2
 800754c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	4613      	mov	r3, r2
 8007554:	005b      	lsls	r3, r3, #1
 8007556:	4413      	add	r3, r2
 8007558:	69ba      	ldr	r2, [r7, #24]
 800755a:	429a      	cmp	r2, r3
 800755c:	d305      	bcc.n	800756a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007564:	69ba      	ldr	r2, [r7, #24]
 8007566:	429a      	cmp	r2, r3
 8007568:	d903      	bls.n	8007572 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007570:	e113      	b.n	800779a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	2200      	movs	r2, #0
 8007576:	60bb      	str	r3, [r7, #8]
 8007578:	60fa      	str	r2, [r7, #12]
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757e:	4a84      	ldr	r2, [pc, #528]	@ (8007790 <UART_SetConfig+0x5c4>)
 8007580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007584:	b29b      	uxth	r3, r3
 8007586:	2200      	movs	r2, #0
 8007588:	603b      	str	r3, [r7, #0]
 800758a:	607a      	str	r2, [r7, #4]
 800758c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007590:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007594:	f7f8 fe32 	bl	80001fc <__aeabi_uldivmod>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4610      	mov	r0, r2
 800759e:	4619      	mov	r1, r3
 80075a0:	f04f 0200 	mov.w	r2, #0
 80075a4:	f04f 0300 	mov.w	r3, #0
 80075a8:	020b      	lsls	r3, r1, #8
 80075aa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80075ae:	0202      	lsls	r2, r0, #8
 80075b0:	6979      	ldr	r1, [r7, #20]
 80075b2:	6849      	ldr	r1, [r1, #4]
 80075b4:	0849      	lsrs	r1, r1, #1
 80075b6:	2000      	movs	r0, #0
 80075b8:	460c      	mov	r4, r1
 80075ba:	4605      	mov	r5, r0
 80075bc:	eb12 0804 	adds.w	r8, r2, r4
 80075c0:	eb43 0905 	adc.w	r9, r3, r5
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	469a      	mov	sl, r3
 80075cc:	4693      	mov	fp, r2
 80075ce:	4652      	mov	r2, sl
 80075d0:	465b      	mov	r3, fp
 80075d2:	4640      	mov	r0, r8
 80075d4:	4649      	mov	r1, r9
 80075d6:	f7f8 fe11 	bl	80001fc <__aeabi_uldivmod>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4613      	mov	r3, r2
 80075e0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075e8:	d308      	bcc.n	80075fc <UART_SetConfig+0x430>
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075f0:	d204      	bcs.n	80075fc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	6a3a      	ldr	r2, [r7, #32]
 80075f8:	60da      	str	r2, [r3, #12]
 80075fa:	e0ce      	b.n	800779a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007602:	e0ca      	b.n	800779a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800760c:	d166      	bne.n	80076dc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800760e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007612:	2b08      	cmp	r3, #8
 8007614:	d827      	bhi.n	8007666 <UART_SetConfig+0x49a>
 8007616:	a201      	add	r2, pc, #4	@ (adr r2, 800761c <UART_SetConfig+0x450>)
 8007618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761c:	08007641 	.word	0x08007641
 8007620:	08007649 	.word	0x08007649
 8007624:	08007651 	.word	0x08007651
 8007628:	08007667 	.word	0x08007667
 800762c:	08007657 	.word	0x08007657
 8007630:	08007667 	.word	0x08007667
 8007634:	08007667 	.word	0x08007667
 8007638:	08007667 	.word	0x08007667
 800763c:	0800765f 	.word	0x0800765f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007640:	f7fe fa72 	bl	8005b28 <HAL_RCC_GetPCLK1Freq>
 8007644:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007646:	e014      	b.n	8007672 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007648:	f7fe fa84 	bl	8005b54 <HAL_RCC_GetPCLK2Freq>
 800764c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800764e:	e010      	b.n	8007672 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007650:	4b4e      	ldr	r3, [pc, #312]	@ (800778c <UART_SetConfig+0x5c0>)
 8007652:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007654:	e00d      	b.n	8007672 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007656:	f7fe f9cf 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 800765a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800765c:	e009      	b.n	8007672 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800765e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007662:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007664:	e005      	b.n	8007672 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007670:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 8090 	beq.w	800779a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767e:	4a44      	ldr	r2, [pc, #272]	@ (8007790 <UART_SetConfig+0x5c4>)
 8007680:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007684:	461a      	mov	r2, r3
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	fbb3 f3f2 	udiv	r3, r3, r2
 800768c:	005a      	lsls	r2, r3, #1
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	085b      	lsrs	r3, r3, #1
 8007694:	441a      	add	r2, r3
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	fbb2 f3f3 	udiv	r3, r2, r3
 800769e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076a0:	6a3b      	ldr	r3, [r7, #32]
 80076a2:	2b0f      	cmp	r3, #15
 80076a4:	d916      	bls.n	80076d4 <UART_SetConfig+0x508>
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076ac:	d212      	bcs.n	80076d4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076ae:	6a3b      	ldr	r3, [r7, #32]
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	f023 030f 	bic.w	r3, r3, #15
 80076b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076b8:	6a3b      	ldr	r3, [r7, #32]
 80076ba:	085b      	lsrs	r3, r3, #1
 80076bc:	b29b      	uxth	r3, r3
 80076be:	f003 0307 	and.w	r3, r3, #7
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	8bfb      	ldrh	r3, [r7, #30]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	8bfa      	ldrh	r2, [r7, #30]
 80076d0:	60da      	str	r2, [r3, #12]
 80076d2:	e062      	b.n	800779a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076da:	e05e      	b.n	800779a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d828      	bhi.n	8007736 <UART_SetConfig+0x56a>
 80076e4:	a201      	add	r2, pc, #4	@ (adr r2, 80076ec <UART_SetConfig+0x520>)
 80076e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ea:	bf00      	nop
 80076ec:	08007711 	.word	0x08007711
 80076f0:	08007719 	.word	0x08007719
 80076f4:	08007721 	.word	0x08007721
 80076f8:	08007737 	.word	0x08007737
 80076fc:	08007727 	.word	0x08007727
 8007700:	08007737 	.word	0x08007737
 8007704:	08007737 	.word	0x08007737
 8007708:	08007737 	.word	0x08007737
 800770c:	0800772f 	.word	0x0800772f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007710:	f7fe fa0a 	bl	8005b28 <HAL_RCC_GetPCLK1Freq>
 8007714:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007716:	e014      	b.n	8007742 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007718:	f7fe fa1c 	bl	8005b54 <HAL_RCC_GetPCLK2Freq>
 800771c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800771e:	e010      	b.n	8007742 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007720:	4b1a      	ldr	r3, [pc, #104]	@ (800778c <UART_SetConfig+0x5c0>)
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007724:	e00d      	b.n	8007742 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007726:	f7fe f967 	bl	80059f8 <HAL_RCC_GetSysClockFreq>
 800772a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800772c:	e009      	b.n	8007742 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800772e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007732:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007734:	e005      	b.n	8007742 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007740:	bf00      	nop
    }

    if (pclk != 0U)
 8007742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007744:	2b00      	cmp	r3, #0
 8007746:	d028      	beq.n	800779a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774c:	4a10      	ldr	r2, [pc, #64]	@ (8007790 <UART_SetConfig+0x5c4>)
 800774e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007752:	461a      	mov	r2, r3
 8007754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007756:	fbb3 f2f2 	udiv	r2, r3, r2
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	085b      	lsrs	r3, r3, #1
 8007760:	441a      	add	r2, r3
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	fbb2 f3f3 	udiv	r3, r2, r3
 800776a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800776c:	6a3b      	ldr	r3, [r7, #32]
 800776e:	2b0f      	cmp	r3, #15
 8007770:	d910      	bls.n	8007794 <UART_SetConfig+0x5c8>
 8007772:	6a3b      	ldr	r3, [r7, #32]
 8007774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007778:	d20c      	bcs.n	8007794 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	b29a      	uxth	r2, r3
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	60da      	str	r2, [r3, #12]
 8007784:	e009      	b.n	800779a <UART_SetConfig+0x5ce>
 8007786:	bf00      	nop
 8007788:	40008000 	.word	0x40008000
 800778c:	00f42400 	.word	0x00f42400
 8007790:	0800c084 	.word	0x0800c084
      }
      else
      {
        ret = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	2201      	movs	r2, #1
 800779e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	2200      	movs	r2, #0
 80077ae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	2200      	movs	r2, #0
 80077b4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80077b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3730      	adds	r7, #48	@ 0x30
 80077be:	46bd      	mov	sp, r7
 80077c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080077c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d0:	f003 0308 	and.w	r3, r3, #8
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00a      	beq.n	80077ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	430a      	orrs	r2, r1
 80077ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	430a      	orrs	r2, r1
 800780e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007814:	f003 0302 	and.w	r3, r3, #2
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00a      	beq.n	8007832 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	430a      	orrs	r2, r1
 8007830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007836:	f003 0304 	and.w	r3, r3, #4
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00a      	beq.n	8007854 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	430a      	orrs	r2, r1
 8007852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007858:	f003 0310 	and.w	r3, r3, #16
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00a      	beq.n	8007876 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	430a      	orrs	r2, r1
 8007874:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800787a:	f003 0320 	and.w	r3, r3, #32
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00a      	beq.n	8007898 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	430a      	orrs	r2, r1
 8007896:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d01a      	beq.n	80078da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078c2:	d10a      	bne.n	80078da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	430a      	orrs	r2, r1
 80078d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00a      	beq.n	80078fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	430a      	orrs	r2, r1
 80078fa:	605a      	str	r2, [r3, #4]
  }
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b098      	sub	sp, #96	@ 0x60
 800790c:	af02      	add	r7, sp, #8
 800790e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007918:	f7f9 fedc 	bl	80016d4 <HAL_GetTick>
 800791c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b08      	cmp	r3, #8
 800792a:	d12f      	bne.n	800798c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800792c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007934:	2200      	movs	r2, #0
 8007936:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f88e 	bl	8007a5c <UART_WaitOnFlagUntilTimeout>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d022      	beq.n	800798c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800794e:	e853 3f00 	ldrex	r3, [r3]
 8007952:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007956:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800795a:	653b      	str	r3, [r7, #80]	@ 0x50
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007964:	647b      	str	r3, [r7, #68]	@ 0x44
 8007966:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800796a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800796c:	e841 2300 	strex	r3, r2, [r1]
 8007970:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e6      	bne.n	8007946 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2220      	movs	r2, #32
 800797c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007988:	2303      	movs	r3, #3
 800798a:	e063      	b.n	8007a54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0304 	and.w	r3, r3, #4
 8007996:	2b04      	cmp	r3, #4
 8007998:	d149      	bne.n	8007a2e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800799a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800799e:	9300      	str	r3, [sp, #0]
 80079a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079a2:	2200      	movs	r2, #0
 80079a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f857 	bl	8007a5c <UART_WaitOnFlagUntilTimeout>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d03c      	beq.n	8007a2e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	623b      	str	r3, [r7, #32]
   return(result);
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	461a      	mov	r2, r3
 80079d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80079d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1e6      	bne.n	80079b4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3308      	adds	r3, #8
 80079ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f023 0301 	bic.w	r3, r3, #1
 80079fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	3308      	adds	r3, #8
 8007a04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a06:	61fa      	str	r2, [r7, #28]
 8007a08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	69b9      	ldr	r1, [r7, #24]
 8007a0c:	69fa      	ldr	r2, [r7, #28]
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	617b      	str	r3, [r7, #20]
   return(result);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e5      	bne.n	80079e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2220      	movs	r2, #32
 8007a1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e012      	b.n	8007a54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2220      	movs	r2, #32
 8007a32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3758      	adds	r7, #88	@ 0x58
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	4613      	mov	r3, r2
 8007a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a6c:	e049      	b.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a74:	d045      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a76:	f7f9 fe2d 	bl	80016d4 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d302      	bcc.n	8007a8c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e048      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0304 	and.w	r3, r3, #4
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d031      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	f003 0308 	and.w	r3, r3, #8
 8007aa8:	2b08      	cmp	r3, #8
 8007aaa:	d110      	bne.n	8007ace <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2208      	movs	r2, #8
 8007ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 f838 	bl	8007b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2208      	movs	r2, #8
 8007abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e029      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69db      	ldr	r3, [r3, #28]
 8007ad4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007adc:	d111      	bne.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ae6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f000 f81e 	bl	8007b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e00f      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69da      	ldr	r2, [r3, #28]
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	bf0c      	ite	eq
 8007b12:	2301      	moveq	r3, #1
 8007b14:	2300      	movne	r3, #0
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	461a      	mov	r2, r3
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d0a6      	beq.n	8007a6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b095      	sub	sp, #84	@ 0x54
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3a:	e853 3f00 	ldrex	r3, [r3]
 8007b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b58:	e841 2300 	strex	r3, r2, [r1]
 8007b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e6      	bne.n	8007b32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3308      	adds	r3, #8
 8007b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6a3b      	ldr	r3, [r7, #32]
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b7a:	f023 0301 	bic.w	r3, r3, #1
 8007b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e3      	bne.n	8007b64 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d118      	bne.n	8007bd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	f023 0310 	bic.w	r3, r3, #16
 8007bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bc2:	61bb      	str	r3, [r7, #24]
 8007bc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc6:	6979      	ldr	r1, [r7, #20]
 8007bc8:	69ba      	ldr	r2, [r7, #24]
 8007bca:	e841 2300 	strex	r3, r2, [r1]
 8007bce:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1e6      	bne.n	8007ba4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007bea:	bf00      	nop
 8007bec:	3754      	adds	r7, #84	@ 0x54
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b085      	sub	sp, #20
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d101      	bne.n	8007c0c <HAL_UARTEx_DisableFifoMode+0x16>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e027      	b.n	8007c5c <HAL_UARTEx_DisableFifoMode+0x66>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2224      	movs	r2, #36	@ 0x24
 8007c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0201 	bic.w	r2, r2, #1
 8007c32:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c3a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d101      	bne.n	8007c80 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	e02d      	b.n	8007cdc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2224      	movs	r2, #36	@ 0x24
 8007c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0201 	bic.w	r2, r2, #1
 8007ca6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	683a      	ldr	r2, [r7, #0]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f84f 	bl	8007d60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2220      	movs	r2, #32
 8007cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3710      	adds	r7, #16
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d101      	bne.n	8007cfc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	e02d      	b.n	8007d58 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2224      	movs	r2, #36	@ 0x24
 8007d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0201 	bic.w	r2, r2, #1
 8007d22:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f811 	bl	8007d60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d108      	bne.n	8007d82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d80:	e031      	b.n	8007de6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d82:	2308      	movs	r3, #8
 8007d84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d86:	2308      	movs	r3, #8
 8007d88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	0e5b      	lsrs	r3, r3, #25
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f003 0307 	and.w	r3, r3, #7
 8007d98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	0f5b      	lsrs	r3, r3, #29
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007daa:	7bbb      	ldrb	r3, [r7, #14]
 8007dac:	7b3a      	ldrb	r2, [r7, #12]
 8007dae:	4911      	ldr	r1, [pc, #68]	@ (8007df4 <UARTEx_SetNbDataToProcess+0x94>)
 8007db0:	5c8a      	ldrb	r2, [r1, r2]
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007db6:	7b3a      	ldrb	r2, [r7, #12]
 8007db8:	490f      	ldr	r1, [pc, #60]	@ (8007df8 <UARTEx_SetNbDataToProcess+0x98>)
 8007dba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
 8007dca:	7b7a      	ldrb	r2, [r7, #13]
 8007dcc:	4909      	ldr	r1, [pc, #36]	@ (8007df4 <UARTEx_SetNbDataToProcess+0x94>)
 8007dce:	5c8a      	ldrb	r2, [r1, r2]
 8007dd0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007dd4:	7b7a      	ldrb	r2, [r7, #13]
 8007dd6:	4908      	ldr	r1, [pc, #32]	@ (8007df8 <UARTEx_SetNbDataToProcess+0x98>)
 8007dd8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dda:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dde:	b29a      	uxth	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007de6:	bf00      	nop
 8007de8:	3714      	adds	r7, #20
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	0800c09c 	.word	0x0800c09c
 8007df8:	0800c0a4 	.word	0x0800c0a4

08007dfc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007dfc:	b084      	sub	sp, #16
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
 8007e06:	f107 001c 	add.w	r0, r7, #28
 8007e0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f001 fa1c 	bl	8009258 <USB_CoreReset>
 8007e20:	4603      	mov	r3, r0
 8007e22:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007e24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d106      	bne.n	8007e38 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e36:	e005      	b.n	8007e44 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e50:	b004      	add	sp, #16
 8007e52:	4770      	bx	lr

08007e54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007e62:	79fb      	ldrb	r3, [r7, #7]
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d165      	bne.n	8007f34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8007f64 <USB_SetTurnaroundTime+0x110>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d906      	bls.n	8007e7e <USB_SetTurnaroundTime+0x2a>
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4a3d      	ldr	r2, [pc, #244]	@ (8007f68 <USB_SetTurnaroundTime+0x114>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d202      	bcs.n	8007e7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007e78:	230f      	movs	r3, #15
 8007e7a:	617b      	str	r3, [r7, #20]
 8007e7c:	e05c      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4a39      	ldr	r2, [pc, #228]	@ (8007f68 <USB_SetTurnaroundTime+0x114>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d306      	bcc.n	8007e94 <USB_SetTurnaroundTime+0x40>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	4a38      	ldr	r2, [pc, #224]	@ (8007f6c <USB_SetTurnaroundTime+0x118>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d202      	bcs.n	8007e94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007e8e:	230e      	movs	r3, #14
 8007e90:	617b      	str	r3, [r7, #20]
 8007e92:	e051      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	4a35      	ldr	r2, [pc, #212]	@ (8007f6c <USB_SetTurnaroundTime+0x118>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d306      	bcc.n	8007eaa <USB_SetTurnaroundTime+0x56>
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	4a34      	ldr	r2, [pc, #208]	@ (8007f70 <USB_SetTurnaroundTime+0x11c>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d202      	bcs.n	8007eaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ea4:	230d      	movs	r3, #13
 8007ea6:	617b      	str	r3, [r7, #20]
 8007ea8:	e046      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	4a30      	ldr	r2, [pc, #192]	@ (8007f70 <USB_SetTurnaroundTime+0x11c>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d306      	bcc.n	8007ec0 <USB_SetTurnaroundTime+0x6c>
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	4a2f      	ldr	r2, [pc, #188]	@ (8007f74 <USB_SetTurnaroundTime+0x120>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d802      	bhi.n	8007ec0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007eba:	230c      	movs	r3, #12
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	e03b      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	4a2c      	ldr	r2, [pc, #176]	@ (8007f74 <USB_SetTurnaroundTime+0x120>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d906      	bls.n	8007ed6 <USB_SetTurnaroundTime+0x82>
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	4a2b      	ldr	r2, [pc, #172]	@ (8007f78 <USB_SetTurnaroundTime+0x124>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d802      	bhi.n	8007ed6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007ed0:	230b      	movs	r3, #11
 8007ed2:	617b      	str	r3, [r7, #20]
 8007ed4:	e030      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4a27      	ldr	r2, [pc, #156]	@ (8007f78 <USB_SetTurnaroundTime+0x124>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d906      	bls.n	8007eec <USB_SetTurnaroundTime+0x98>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	4a26      	ldr	r2, [pc, #152]	@ (8007f7c <USB_SetTurnaroundTime+0x128>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d802      	bhi.n	8007eec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007ee6:	230a      	movs	r3, #10
 8007ee8:	617b      	str	r3, [r7, #20]
 8007eea:	e025      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4a23      	ldr	r2, [pc, #140]	@ (8007f7c <USB_SetTurnaroundTime+0x128>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d906      	bls.n	8007f02 <USB_SetTurnaroundTime+0xae>
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4a22      	ldr	r2, [pc, #136]	@ (8007f80 <USB_SetTurnaroundTime+0x12c>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d202      	bcs.n	8007f02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007efc:	2309      	movs	r3, #9
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	e01a      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	4a1e      	ldr	r2, [pc, #120]	@ (8007f80 <USB_SetTurnaroundTime+0x12c>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d306      	bcc.n	8007f18 <USB_SetTurnaroundTime+0xc4>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8007f84 <USB_SetTurnaroundTime+0x130>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d802      	bhi.n	8007f18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007f12:	2308      	movs	r3, #8
 8007f14:	617b      	str	r3, [r7, #20]
 8007f16:	e00f      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8007f84 <USB_SetTurnaroundTime+0x130>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d906      	bls.n	8007f2e <USB_SetTurnaroundTime+0xda>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4a19      	ldr	r2, [pc, #100]	@ (8007f88 <USB_SetTurnaroundTime+0x134>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d202      	bcs.n	8007f2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007f28:	2307      	movs	r3, #7
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e004      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007f2e:	2306      	movs	r3, #6
 8007f30:	617b      	str	r3, [r7, #20]
 8007f32:	e001      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007f34:	2309      	movs	r3, #9
 8007f36:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	68da      	ldr	r2, [r3, #12]
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	029b      	lsls	r3, r3, #10
 8007f4c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007f50:	431a      	orrs	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	371c      	adds	r7, #28
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	00d8acbf 	.word	0x00d8acbf
 8007f68:	00e4e1c0 	.word	0x00e4e1c0
 8007f6c:	00f42400 	.word	0x00f42400
 8007f70:	01067380 	.word	0x01067380
 8007f74:	011a499f 	.word	0x011a499f
 8007f78:	01312cff 	.word	0x01312cff
 8007f7c:	014ca43f 	.word	0x014ca43f
 8007f80:	016e3600 	.word	0x016e3600
 8007f84:	01a6ab1f 	.word	0x01a6ab1f
 8007f88:	01e84800 	.word	0x01e84800

08007f8c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f043 0201 	orr.w	r2, r3, #1
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	f023 0201 	bic.w	r2, r3, #1
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007fec:	78fb      	ldrb	r3, [r7, #3]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d115      	bne.n	800801e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007ffe:	2001      	movs	r0, #1
 8008000:	f7f9 fb74 	bl	80016ec <HAL_Delay>
      ms++;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	3301      	adds	r3, #1
 8008008:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f001 f8ab 	bl	8009166 <USB_GetMode>
 8008010:	4603      	mov	r3, r0
 8008012:	2b01      	cmp	r3, #1
 8008014:	d01e      	beq.n	8008054 <USB_SetCurrentMode+0x84>
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2b31      	cmp	r3, #49	@ 0x31
 800801a:	d9f0      	bls.n	8007ffe <USB_SetCurrentMode+0x2e>
 800801c:	e01a      	b.n	8008054 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800801e:	78fb      	ldrb	r3, [r7, #3]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d115      	bne.n	8008050 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008030:	2001      	movs	r0, #1
 8008032:	f7f9 fb5b 	bl	80016ec <HAL_Delay>
      ms++;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	3301      	adds	r3, #1
 800803a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f001 f892 	bl	8009166 <USB_GetMode>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d005      	beq.n	8008054 <USB_SetCurrentMode+0x84>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2b31      	cmp	r3, #49	@ 0x31
 800804c:	d9f0      	bls.n	8008030 <USB_SetCurrentMode+0x60>
 800804e:	e001      	b.n	8008054 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e005      	b.n	8008060 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2b32      	cmp	r3, #50	@ 0x32
 8008058:	d101      	bne.n	800805e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e000      	b.n	8008060 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008068:	b084      	sub	sp, #16
 800806a:	b580      	push	{r7, lr}
 800806c:	b086      	sub	sp, #24
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
 8008072:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008076:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008082:	2300      	movs	r3, #0
 8008084:	613b      	str	r3, [r7, #16]
 8008086:	e009      	b.n	800809c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	3340      	adds	r3, #64	@ 0x40
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	4413      	add	r3, r2
 8008092:	2200      	movs	r2, #0
 8008094:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	3301      	adds	r3, #1
 800809a:	613b      	str	r3, [r7, #16]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	2b0e      	cmp	r3, #14
 80080a0:	d9f2      	bls.n	8008088 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80080a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d11c      	bne.n	80080e2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080b6:	f043 0302 	orr.w	r3, r3, #2
 80080ba:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	601a      	str	r2, [r3, #0]
 80080e0:	e005      	b.n	80080ee <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80080f4:	461a      	mov	r2, r3
 80080f6:	2300      	movs	r3, #0
 80080f8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080fa:	2103      	movs	r1, #3
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f959 	bl	80083b4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008102:	2110      	movs	r1, #16
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 f8f1 	bl	80082ec <USB_FlushTxFifo>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d001      	beq.n	8008114 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 f91d 	bl	8008354 <USB_FlushRxFifo>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d001      	beq.n	8008124 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800812a:	461a      	mov	r2, r3
 800812c:	2300      	movs	r3, #0
 800812e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008136:	461a      	mov	r2, r3
 8008138:	2300      	movs	r3, #0
 800813a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008142:	461a      	mov	r2, r3
 8008144:	2300      	movs	r3, #0
 8008146:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008148:	2300      	movs	r3, #0
 800814a:	613b      	str	r3, [r7, #16]
 800814c:	e043      	b.n	80081d6 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008160:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008164:	d118      	bne.n	8008198 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10a      	bne.n	8008182 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	015a      	lsls	r2, r3, #5
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	4413      	add	r3, r2
 8008174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008178:	461a      	mov	r2, r3
 800817a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800817e:	6013      	str	r3, [r2, #0]
 8008180:	e013      	b.n	80081aa <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	015a      	lsls	r2, r3, #5
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	4413      	add	r3, r2
 800818a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800818e:	461a      	mov	r2, r3
 8008190:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008194:	6013      	str	r3, [r2, #0]
 8008196:	e008      	b.n	80081aa <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	015a      	lsls	r2, r3, #5
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	4413      	add	r3, r2
 80081a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a4:	461a      	mov	r2, r3
 80081a6:	2300      	movs	r3, #0
 80081a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081b6:	461a      	mov	r2, r3
 80081b8:	2300      	movs	r3, #0
 80081ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	015a      	lsls	r2, r3, #5
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081c8:	461a      	mov	r2, r3
 80081ca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80081ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	3301      	adds	r3, #1
 80081d4:	613b      	str	r3, [r7, #16]
 80081d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d8:	693a      	ldr	r2, [r7, #16]
 80081da:	429a      	cmp	r2, r3
 80081dc:	d3b7      	bcc.n	800814e <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081de:	2300      	movs	r3, #0
 80081e0:	613b      	str	r3, [r7, #16]
 80081e2:	e043      	b.n	800826c <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081fa:	d118      	bne.n	800822e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10a      	bne.n	8008218 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	015a      	lsls	r2, r3, #5
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	4413      	add	r3, r2
 800820a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800820e:	461a      	mov	r2, r3
 8008210:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008214:	6013      	str	r3, [r2, #0]
 8008216:	e013      	b.n	8008240 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008224:	461a      	mov	r2, r3
 8008226:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	e008      	b.n	8008240 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	015a      	lsls	r2, r3, #5
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	4413      	add	r3, r2
 8008236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800823a:	461a      	mov	r2, r3
 800823c:	2300      	movs	r3, #0
 800823e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	015a      	lsls	r2, r3, #5
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	4413      	add	r3, r2
 8008248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800824c:	461a      	mov	r2, r3
 800824e:	2300      	movs	r3, #0
 8008250:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4413      	add	r3, r2
 800825a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800825e:	461a      	mov	r2, r3
 8008260:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008264:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	3301      	adds	r3, #1
 800826a:	613b      	str	r3, [r7, #16]
 800826c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	429a      	cmp	r2, r3
 8008272:	d3b7      	bcc.n	80081e4 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008282:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008286:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2200      	movs	r2, #0
 800828c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008294:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	f043 0210 	orr.w	r2, r3, #16
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	699a      	ldr	r2, [r3, #24]
 80082a6:	4b10      	ldr	r3, [pc, #64]	@ (80082e8 <USB_DevInit+0x280>)
 80082a8:	4313      	orrs	r3, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80082ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	699b      	ldr	r3, [r3, #24]
 80082b8:	f043 0208 	orr.w	r2, r3, #8
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80082c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d107      	bne.n	80082d6 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082ce:	f043 0304 	orr.w	r3, r3, #4
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80082d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3718      	adds	r7, #24
 80082dc:	46bd      	mov	sp, r7
 80082de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082e2:	b004      	add	sp, #16
 80082e4:	4770      	bx	lr
 80082e6:	bf00      	nop
 80082e8:	803c3800 	.word	0x803c3800

080082ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	3301      	adds	r3, #1
 80082fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4a13      	ldr	r2, [pc, #76]	@ (8008350 <USB_FlushTxFifo+0x64>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d901      	bls.n	800830c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e01b      	b.n	8008344 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	2b00      	cmp	r3, #0
 8008312:	daf2      	bge.n	80082fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008314:	2300      	movs	r3, #0
 8008316:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	019b      	lsls	r3, r3, #6
 800831c:	f043 0220 	orr.w	r2, r3, #32
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3301      	adds	r3, #1
 8008328:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4a08      	ldr	r2, [pc, #32]	@ (8008350 <USB_FlushTxFifo+0x64>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d901      	bls.n	8008336 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008332:	2303      	movs	r3, #3
 8008334:	e006      	b.n	8008344 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	f003 0320 	and.w	r3, r3, #32
 800833e:	2b20      	cmp	r3, #32
 8008340:	d0f0      	beq.n	8008324 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	3714      	adds	r7, #20
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	00030d40 	.word	0x00030d40

08008354 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3301      	adds	r3, #1
 8008364:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	4a11      	ldr	r2, [pc, #68]	@ (80083b0 <USB_FlushRxFifo+0x5c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d901      	bls.n	8008372 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e018      	b.n	80083a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	daf2      	bge.n	8008360 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2210      	movs	r2, #16
 8008382:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	3301      	adds	r3, #1
 8008388:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	4a08      	ldr	r2, [pc, #32]	@ (80083b0 <USB_FlushRxFifo+0x5c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d901      	bls.n	8008396 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e006      	b.n	80083a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	f003 0310 	and.w	r3, r3, #16
 800839e:	2b10      	cmp	r3, #16
 80083a0:	d0f0      	beq.n	8008384 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3714      	adds	r7, #20
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr
 80083b0:	00030d40 	.word	0x00030d40

080083b4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	460b      	mov	r3, r1
 80083be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	78fb      	ldrb	r3, [r7, #3]
 80083ce:	68f9      	ldr	r1, [r7, #12]
 80083d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083d4:	4313      	orrs	r3, r2
 80083d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3714      	adds	r7, #20
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr

080083e6 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80083e6:	b480      	push	{r7}
 80083e8:	b087      	sub	sp, #28
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f003 0306 	and.w	r3, r3, #6
 80083fe:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2b02      	cmp	r3, #2
 8008404:	d002      	beq.n	800840c <USB_GetDevSpeed+0x26>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2b06      	cmp	r3, #6
 800840a:	d102      	bne.n	8008412 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800840c:	2302      	movs	r3, #2
 800840e:	75fb      	strb	r3, [r7, #23]
 8008410:	e001      	b.n	8008416 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8008412:	230f      	movs	r3, #15
 8008414:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008416:	7dfb      	ldrb	r3, [r7, #23]
}
 8008418:	4618      	mov	r0, r3
 800841a:	371c      	adds	r7, #28
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	785b      	ldrb	r3, [r3, #1]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d13a      	bne.n	80084b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008446:	69da      	ldr	r2, [r3, #28]
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	f003 030f 	and.w	r3, r3, #15
 8008450:	2101      	movs	r1, #1
 8008452:	fa01 f303 	lsl.w	r3, r1, r3
 8008456:	b29b      	uxth	r3, r3
 8008458:	68f9      	ldr	r1, [r7, #12]
 800845a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800845e:	4313      	orrs	r3, r2
 8008460:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	4413      	add	r3, r2
 800846a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d155      	bne.n	8008524 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4413      	add	r3, r2
 8008480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	791b      	ldrb	r3, [r3, #4]
 8008492:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008494:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	059b      	lsls	r3, r3, #22
 800849a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800849c:	4313      	orrs	r3, r2
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	0151      	lsls	r1, r2, #5
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	440a      	add	r2, r1
 80084a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	e036      	b.n	8008524 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084bc:	69da      	ldr	r2, [r3, #28]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	f003 030f 	and.w	r3, r3, #15
 80084c6:	2101      	movs	r1, #1
 80084c8:	fa01 f303 	lsl.w	r3, r1, r3
 80084cc:	041b      	lsls	r3, r3, #16
 80084ce:	68f9      	ldr	r1, [r7, #12]
 80084d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084d4:	4313      	orrs	r3, r2
 80084d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	015a      	lsls	r2, r3, #5
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	4413      	add	r3, r2
 80084e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d11a      	bne.n	8008524 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	791b      	ldrb	r3, [r3, #4]
 8008508:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800850a:	430b      	orrs	r3, r1
 800850c:	4313      	orrs	r3, r2
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800851a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800851e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008522:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3714      	adds	r7, #20
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr
	...

08008534 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008534:	b480      	push	{r7}
 8008536:	b085      	sub	sp, #20
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	785b      	ldrb	r3, [r3, #1]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d161      	bne.n	8008614 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008562:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008566:	d11f      	bne.n	80085a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4413      	add	r3, r2
 8008570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	0151      	lsls	r1, r2, #5
 800857a:	68fa      	ldr	r2, [r7, #12]
 800857c:	440a      	add	r2, r1
 800857e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008582:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008586:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	0151      	lsls	r1, r2, #5
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	440a      	add	r2, r1
 800859e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	f003 030f 	and.w	r3, r3, #15
 80085b8:	2101      	movs	r1, #1
 80085ba:	fa01 f303 	lsl.w	r3, r1, r3
 80085be:	b29b      	uxth	r3, r3
 80085c0:	43db      	mvns	r3, r3
 80085c2:	68f9      	ldr	r1, [r7, #12]
 80085c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085c8:	4013      	ands	r3, r2
 80085ca:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085d2:	69da      	ldr	r2, [r3, #28]
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	f003 030f 	and.w	r3, r3, #15
 80085dc:	2101      	movs	r1, #1
 80085de:	fa01 f303 	lsl.w	r3, r1, r3
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	43db      	mvns	r3, r3
 80085e6:	68f9      	ldr	r1, [r7, #12]
 80085e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085ec:	4013      	ands	r3, r2
 80085ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	0159      	lsls	r1, r3, #5
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	440b      	add	r3, r1
 8008606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800860a:	4619      	mov	r1, r3
 800860c:	4b35      	ldr	r3, [pc, #212]	@ (80086e4 <USB_DeactivateEndpoint+0x1b0>)
 800860e:	4013      	ands	r3, r2
 8008610:	600b      	str	r3, [r1, #0]
 8008612:	e060      	b.n	80086d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4413      	add	r3, r2
 800861c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008626:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800862a:	d11f      	bne.n	800866c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	015a      	lsls	r2, r3, #5
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	0151      	lsls	r1, r2, #5
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	440a      	add	r2, r1
 8008642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008646:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800864a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	0151      	lsls	r1, r2, #5
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	440a      	add	r2, r1
 8008662:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008666:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800866a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008672:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	f003 030f 	and.w	r3, r3, #15
 800867c:	2101      	movs	r1, #1
 800867e:	fa01 f303 	lsl.w	r3, r1, r3
 8008682:	041b      	lsls	r3, r3, #16
 8008684:	43db      	mvns	r3, r3
 8008686:	68f9      	ldr	r1, [r7, #12]
 8008688:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800868c:	4013      	ands	r3, r2
 800868e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008696:	69da      	ldr	r2, [r3, #28]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	f003 030f 	and.w	r3, r3, #15
 80086a0:	2101      	movs	r1, #1
 80086a2:	fa01 f303 	lsl.w	r3, r1, r3
 80086a6:	041b      	lsls	r3, r3, #16
 80086a8:	43db      	mvns	r3, r3
 80086aa:	68f9      	ldr	r1, [r7, #12]
 80086ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086b0:	4013      	ands	r3, r2
 80086b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	015a      	lsls	r2, r3, #5
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	4413      	add	r3, r2
 80086bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	0159      	lsls	r1, r3, #5
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	440b      	add	r3, r1
 80086ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ce:	4619      	mov	r1, r3
 80086d0:	4b05      	ldr	r3, [pc, #20]	@ (80086e8 <USB_DeactivateEndpoint+0x1b4>)
 80086d2:	4013      	ands	r3, r2
 80086d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	ec337800 	.word	0xec337800
 80086e8:	eff37800 	.word	0xeff37800

080086ec <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b086      	sub	sp, #24
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	785b      	ldrb	r3, [r3, #1]
 8008704:	2b01      	cmp	r3, #1
 8008706:	f040 8128 	bne.w	800895a <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	691b      	ldr	r3, [r3, #16]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d132      	bne.n	8008778 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	4413      	add	r3, r2
 800871a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	0151      	lsls	r1, r2, #5
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	440a      	add	r2, r1
 8008728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800872c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008730:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008734:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	0151      	lsls	r1, r2, #5
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	440a      	add	r2, r1
 800874c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008750:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008754:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	015a      	lsls	r2, r3, #5
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	4413      	add	r3, r2
 800875e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	0151      	lsls	r1, r2, #5
 8008768:	697a      	ldr	r2, [r7, #20]
 800876a:	440a      	add	r2, r1
 800876c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008770:	0cdb      	lsrs	r3, r3, #19
 8008772:	04db      	lsls	r3, r3, #19
 8008774:	6113      	str	r3, [r2, #16]
 8008776:	e092      	b.n	800889e <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	0151      	lsls	r1, r2, #5
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	440a      	add	r2, r1
 800878e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008792:	0cdb      	lsrs	r3, r3, #19
 8008794:	04db      	lsls	r3, r3, #19
 8008796:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a4:	691b      	ldr	r3, [r3, #16]
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	0151      	lsls	r1, r2, #5
 80087aa:	697a      	ldr	r2, [r7, #20]
 80087ac:	440a      	add	r2, r1
 80087ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087ba:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d11a      	bne.n	80087f8 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	691a      	ldr	r2, [r3, #16]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d903      	bls.n	80087d6 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	689a      	ldr	r2, [r3, #8]
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	693a      	ldr	r2, [r7, #16]
 80087e6:	0151      	lsls	r1, r2, #5
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	440a      	add	r2, r1
 80087ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087f4:	6113      	str	r3, [r2, #16]
 80087f6:	e01b      	b.n	8008830 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	015a      	lsls	r2, r3, #5
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	4413      	add	r3, r2
 8008800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008804:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	6919      	ldr	r1, [r3, #16]
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	440b      	add	r3, r1
 8008810:	1e59      	subs	r1, r3, #1
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	fbb1 f3f3 	udiv	r3, r1, r3
 800881a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800881c:	4b8d      	ldr	r3, [pc, #564]	@ (8008a54 <USB_EPStartXfer+0x368>)
 800881e:	400b      	ands	r3, r1
 8008820:	6939      	ldr	r1, [r7, #16]
 8008822:	0148      	lsls	r0, r1, #5
 8008824:	6979      	ldr	r1, [r7, #20]
 8008826:	4401      	add	r1, r0
 8008828:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800882c:	4313      	orrs	r3, r2
 800882e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800883c:	691a      	ldr	r2, [r3, #16]
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008846:	6939      	ldr	r1, [r7, #16]
 8008848:	0148      	lsls	r0, r1, #5
 800884a:	6979      	ldr	r1, [r7, #20]
 800884c:	4401      	add	r1, r0
 800884e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008852:	4313      	orrs	r3, r2
 8008854:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	791b      	ldrb	r3, [r3, #4]
 800885a:	2b01      	cmp	r3, #1
 800885c:	d11f      	bne.n	800889e <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	0151      	lsls	r1, r2, #5
 8008870:	697a      	ldr	r2, [r7, #20]
 8008872:	440a      	add	r2, r1
 8008874:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008878:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800887c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	015a      	lsls	r2, r3, #5
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	4413      	add	r3, r2
 8008886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	0151      	lsls	r1, r2, #5
 8008890:	697a      	ldr	r2, [r7, #20]
 8008892:	440a      	add	r2, r1
 8008894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008898:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800889c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088b8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80088bc:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	791b      	ldrb	r3, [r3, #4]
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d015      	beq.n	80088f2 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	f000 8139 	beq.w	8008b42 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	f003 030f 	and.w	r3, r3, #15
 80088e0:	2101      	movs	r1, #1
 80088e2:	fa01 f303 	lsl.w	r3, r1, r3
 80088e6:	6979      	ldr	r1, [r7, #20]
 80088e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80088ec:	4313      	orrs	r3, r2
 80088ee:	634b      	str	r3, [r1, #52]	@ 0x34
 80088f0:	e127      	b.n	8008b42 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d110      	bne.n	8008924 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	693a      	ldr	r2, [r7, #16]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	440a      	add	r2, r1
 8008918:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800891c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008920:	6013      	str	r3, [r2, #0]
 8008922:	e00f      	b.n	8008944 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	693a      	ldr	r2, [r7, #16]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008942:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	68d9      	ldr	r1, [r3, #12]
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	781a      	ldrb	r2, [r3, #0]
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	691b      	ldr	r3, [r3, #16]
 8008950:	b29b      	uxth	r3, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 f9a6 	bl	8008ca4 <USB_WritePacket>
 8008958:	e0f3      	b.n	8008b42 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	4413      	add	r3, r2
 8008962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008966:	691b      	ldr	r3, [r3, #16]
 8008968:	693a      	ldr	r2, [r7, #16]
 800896a:	0151      	lsls	r1, r2, #5
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	440a      	add	r2, r1
 8008970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008974:	0cdb      	lsrs	r3, r3, #19
 8008976:	04db      	lsls	r3, r3, #19
 8008978:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	015a      	lsls	r2, r3, #5
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	4413      	add	r3, r2
 8008982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	693a      	ldr	r2, [r7, #16]
 800898a:	0151      	lsls	r1, r2, #5
 800898c:	697a      	ldr	r2, [r7, #20]
 800898e:	440a      	add	r2, r1
 8008990:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008994:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008998:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800899c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d12f      	bne.n	8008a04 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	689a      	ldr	r2, [r3, #8]
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	015a      	lsls	r2, r3, #5
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	4413      	add	r3, r2
 80089c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089c8:	691a      	ldr	r2, [r3, #16]
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089d2:	6939      	ldr	r1, [r7, #16]
 80089d4:	0148      	lsls	r0, r1, #5
 80089d6:	6979      	ldr	r1, [r7, #20]
 80089d8:	4401      	add	r1, r0
 80089da:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80089de:	4313      	orrs	r3, r2
 80089e0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	015a      	lsls	r2, r3, #5
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	4413      	add	r3, r2
 80089ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	0151      	lsls	r1, r2, #5
 80089f4:	697a      	ldr	r2, [r7, #20]
 80089f6:	440a      	add	r2, r1
 80089f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a00:	6113      	str	r3, [r2, #16]
 8008a02:	e061      	b.n	8008ac8 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d125      	bne.n	8008a58 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a18:	691a      	ldr	r2, [r3, #16]
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a22:	6939      	ldr	r1, [r7, #16]
 8008a24:	0148      	lsls	r0, r1, #5
 8008a26:	6979      	ldr	r1, [r7, #20]
 8008a28:	4401      	add	r1, r0
 8008a2a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	693a      	ldr	r2, [r7, #16]
 8008a42:	0151      	lsls	r1, r2, #5
 8008a44:	697a      	ldr	r2, [r7, #20]
 8008a46:	440a      	add	r2, r1
 8008a48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a50:	6113      	str	r3, [r2, #16]
 8008a52:	e039      	b.n	8008ac8 <USB_EPStartXfer+0x3dc>
 8008a54:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	691a      	ldr	r2, [r3, #16]
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	4413      	add	r3, r2
 8008a62:	1e5a      	subs	r2, r3, #1
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a6c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	89fa      	ldrh	r2, [r7, #14]
 8008a74:	fb03 f202 	mul.w	r2, r3, r2
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a88:	691a      	ldr	r2, [r3, #16]
 8008a8a:	89fb      	ldrh	r3, [r7, #14]
 8008a8c:	04d9      	lsls	r1, r3, #19
 8008a8e:	4b2f      	ldr	r3, [pc, #188]	@ (8008b4c <USB_EPStartXfer+0x460>)
 8008a90:	400b      	ands	r3, r1
 8008a92:	6939      	ldr	r1, [r7, #16]
 8008a94:	0148      	lsls	r0, r1, #5
 8008a96:	6979      	ldr	r1, [r7, #20]
 8008a98:	4401      	add	r1, r0
 8008a9a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aae:	691a      	ldr	r2, [r3, #16]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ab8:	6939      	ldr	r1, [r7, #16]
 8008aba:	0148      	lsls	r0, r1, #5
 8008abc:	6979      	ldr	r1, [r7, #20]
 8008abe:	4401      	add	r1, r0
 8008ac0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	791b      	ldrb	r3, [r3, #4]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d128      	bne.n	8008b22 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d110      	bne.n	8008b02 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	015a      	lsls	r2, r3, #5
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	0151      	lsls	r1, r2, #5
 8008af2:	697a      	ldr	r2, [r7, #20]
 8008af4:	440a      	add	r2, r1
 8008af6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008afa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008afe:	6013      	str	r3, [r2, #0]
 8008b00:	e00f      	b.n	8008b22 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	015a      	lsls	r2, r3, #5
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	4413      	add	r3, r2
 8008b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	0151      	lsls	r1, r2, #5
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	440a      	add	r2, r1
 8008b18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b20:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	015a      	lsls	r2, r3, #5
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	4413      	add	r3, r2
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	0151      	lsls	r1, r2, #5
 8008b34:	697a      	ldr	r2, [r7, #20]
 8008b36:	440a      	add	r2, r1
 8008b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b3c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3718      	adds	r7, #24
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	1ff80000 	.word	0x1ff80000

08008b50 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b087      	sub	sp, #28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	785b      	ldrb	r3, [r3, #1]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d14a      	bne.n	8008c04 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	015a      	lsls	r2, r3, #5
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	4413      	add	r3, r2
 8008b78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b86:	f040 8086 	bne.w	8008c96 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	015a      	lsls	r2, r3, #5
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	4413      	add	r3, r2
 8008b94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	7812      	ldrb	r2, [r2, #0]
 8008b9e:	0151      	lsls	r1, r2, #5
 8008ba0:	693a      	ldr	r2, [r7, #16]
 8008ba2:	440a      	add	r2, r1
 8008ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ba8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008bac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	7812      	ldrb	r2, [r2, #0]
 8008bc2:	0151      	lsls	r1, r2, #5
 8008bc4:	693a      	ldr	r2, [r7, #16]
 8008bc6:	440a      	add	r2, r1
 8008bc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bcc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008bd0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d902      	bls.n	8008be8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	75fb      	strb	r3, [r7, #23]
          break;
 8008be6:	e056      	b.n	8008c96 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	015a      	lsls	r2, r3, #5
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c00:	d0e7      	beq.n	8008bd2 <USB_EPStopXfer+0x82>
 8008c02:	e048      	b.n	8008c96 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	015a      	lsls	r2, r3, #5
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c1c:	d13b      	bne.n	8008c96 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	683a      	ldr	r2, [r7, #0]
 8008c30:	7812      	ldrb	r2, [r2, #0]
 8008c32:	0151      	lsls	r1, r2, #5
 8008c34:	693a      	ldr	r2, [r7, #16]
 8008c36:	440a      	add	r2, r1
 8008c38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c3c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008c40:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	015a      	lsls	r2, r3, #5
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	7812      	ldrb	r2, [r2, #0]
 8008c56:	0151      	lsls	r1, r2, #5
 8008c58:	693a      	ldr	r2, [r7, #16]
 8008c5a:	440a      	add	r2, r1
 8008c5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c64:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d902      	bls.n	8008c7c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	75fb      	strb	r3, [r7, #23]
          break;
 8008c7a:	e00c      	b.n	8008c96 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c94:	d0e7      	beq.n	8008c66 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	371c      	adds	r7, #28
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b089      	sub	sp, #36	@ 0x24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	4611      	mov	r1, r2
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	71fb      	strb	r3, [r7, #7]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008cc2:	88bb      	ldrh	r3, [r7, #4]
 8008cc4:	3303      	adds	r3, #3
 8008cc6:	089b      	lsrs	r3, r3, #2
 8008cc8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008cca:	2300      	movs	r3, #0
 8008ccc:	61bb      	str	r3, [r7, #24]
 8008cce:	e018      	b.n	8008d02 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008cd0:	79fb      	ldrb	r3, [r7, #7]
 8008cd2:	031a      	lsls	r2, r3, #12
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008cdc:	461a      	mov	r2, r3
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	3301      	adds	r3, #1
 8008cee:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008cfc:	69bb      	ldr	r3, [r7, #24]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	61bb      	str	r3, [r7, #24]
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d3e2      	bcc.n	8008cd0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008d0a:	2300      	movs	r3, #0
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3724      	adds	r7, #36	@ 0x24
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b08b      	sub	sp, #44	@ 0x2c
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	4613      	mov	r3, r2
 8008d24:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008d2e:	88fb      	ldrh	r3, [r7, #6]
 8008d30:	089b      	lsrs	r3, r3, #2
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008d36:	88fb      	ldrh	r3, [r7, #6]
 8008d38:	f003 0303 	and.w	r3, r3, #3
 8008d3c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008d3e:	2300      	movs	r3, #0
 8008d40:	623b      	str	r3, [r7, #32]
 8008d42:	e014      	b.n	8008d6e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d52:	3301      	adds	r3, #1
 8008d54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	3301      	adds	r3, #1
 8008d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5e:	3301      	adds	r3, #1
 8008d60:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	3301      	adds	r3, #1
 8008d66:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008d68:	6a3b      	ldr	r3, [r7, #32]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	623b      	str	r3, [r7, #32]
 8008d6e:	6a3a      	ldr	r2, [r7, #32]
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d3e6      	bcc.n	8008d44 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008d76:	8bfb      	ldrh	r3, [r7, #30]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d01e      	beq.n	8008dba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008d80:	69bb      	ldr	r3, [r7, #24]
 8008d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d86:	461a      	mov	r2, r3
 8008d88:	f107 0310 	add.w	r3, r7, #16
 8008d8c:	6812      	ldr	r2, [r2, #0]
 8008d8e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	fa22 f303 	lsr.w	r3, r2, r3
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da0:	701a      	strb	r2, [r3, #0]
      i++;
 8008da2:	6a3b      	ldr	r3, [r7, #32]
 8008da4:	3301      	adds	r3, #1
 8008da6:	623b      	str	r3, [r7, #32]
      pDest++;
 8008da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008daa:	3301      	adds	r3, #1
 8008dac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008dae:	8bfb      	ldrh	r3, [r7, #30]
 8008db0:	3b01      	subs	r3, #1
 8008db2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008db4:	8bfb      	ldrh	r3, [r7, #30]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1ea      	bne.n	8008d90 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	372c      	adds	r7, #44	@ 0x2c
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	785b      	ldrb	r3, [r3, #1]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d12c      	bne.n	8008e3e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	db12      	blt.n	8008e1c <USB_EPSetStall+0x54>
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00f      	beq.n	8008e1c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	015a      	lsls	r2, r3, #5
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4413      	add	r3, r2
 8008e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68ba      	ldr	r2, [r7, #8]
 8008e0c:	0151      	lsls	r1, r2, #5
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	440a      	add	r2, r1
 8008e12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e1a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	015a      	lsls	r2, r3, #5
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	4413      	add	r3, r2
 8008e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68ba      	ldr	r2, [r7, #8]
 8008e2c:	0151      	lsls	r1, r2, #5
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	440a      	add	r2, r1
 8008e32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e3a:	6013      	str	r3, [r2, #0]
 8008e3c:	e02b      	b.n	8008e96 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	015a      	lsls	r2, r3, #5
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	4413      	add	r3, r2
 8008e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	db12      	blt.n	8008e76 <USB_EPSetStall+0xae>
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00f      	beq.n	8008e76 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	015a      	lsls	r2, r3, #5
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	0151      	lsls	r1, r2, #5
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	440a      	add	r2, r1
 8008e6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e74:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	015a      	lsls	r2, r3, #5
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	0151      	lsls	r1, r2, #5
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	440a      	add	r2, r1
 8008e8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	785b      	ldrb	r3, [r3, #1]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d128      	bne.n	8008f12 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	015a      	lsls	r2, r3, #5
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	0151      	lsls	r1, r2, #5
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	440a      	add	r2, r1
 8008ed6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008eda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ede:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	791b      	ldrb	r3, [r3, #4]
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d003      	beq.n	8008ef0 <USB_EPClearStall+0x4c>
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	791b      	ldrb	r3, [r3, #4]
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d138      	bne.n	8008f62 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	015a      	lsls	r2, r3, #5
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	0151      	lsls	r1, r2, #5
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	440a      	add	r2, r1
 8008f06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f0e:	6013      	str	r3, [r2, #0]
 8008f10:	e027      	b.n	8008f62 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68ba      	ldr	r2, [r7, #8]
 8008f22:	0151      	lsls	r1, r2, #5
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	440a      	add	r2, r1
 8008f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f2c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	791b      	ldrb	r3, [r3, #4]
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d003      	beq.n	8008f42 <USB_EPClearStall+0x9e>
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	791b      	ldrb	r3, [r3, #4]
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d10f      	bne.n	8008f62 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	015a      	lsls	r2, r3, #5
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	4413      	add	r3, r2
 8008f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68ba      	ldr	r2, [r7, #8]
 8008f52:	0151      	lsls	r1, r2, #5
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	440a      	add	r2, r1
 8008f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f60:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3714      	adds	r7, #20
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	460b      	mov	r3, r1
 8008f7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f8e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008f92:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	78fb      	ldrb	r3, [r7, #3]
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008fa4:	68f9      	ldr	r1, [r7, #12]
 8008fa6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008faa:	4313      	orrs	r3, r2
 8008fac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3714      	adds	r7, #20
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68fa      	ldr	r2, [r7, #12]
 8008fd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008fd6:	f023 0303 	bic.w	r3, r3, #3
 8008fda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fea:	f023 0302 	bic.w	r3, r3, #2
 8008fee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3714      	adds	r7, #20
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr

08008ffe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008ffe:	b480      	push	{r7}
 8009000:	b085      	sub	sp, #20
 8009002:	af00      	add	r7, sp, #0
 8009004:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009018:	f023 0303 	bic.w	r3, r3, #3
 800901c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800902c:	f043 0302 	orr.w	r3, r3, #2
 8009030:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009040:	b480      	push	{r7}
 8009042:	b085      	sub	sp, #20
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	695b      	ldr	r3, [r3, #20]
 800904c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	4013      	ands	r3, r2
 8009056:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009058:	68fb      	ldr	r3, [r7, #12]
}
 800905a:	4618      	mov	r0, r3
 800905c:	3714      	adds	r7, #20
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009066:	b480      	push	{r7}
 8009068:	b085      	sub	sp, #20
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009082:	69db      	ldr	r3, [r3, #28]
 8009084:	68ba      	ldr	r2, [r7, #8]
 8009086:	4013      	ands	r3, r2
 8009088:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	0c1b      	lsrs	r3, r3, #16
}
 800908e:	4618      	mov	r0, r3
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr

0800909a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800909a:	b480      	push	{r7}
 800909c:	b085      	sub	sp, #20
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ac:	699b      	ldr	r3, [r3, #24]
 80090ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090b6:	69db      	ldr	r3, [r3, #28]
 80090b8:	68ba      	ldr	r2, [r7, #8]
 80090ba:	4013      	ands	r3, r2
 80090bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	b29b      	uxth	r3, r3
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3714      	adds	r7, #20
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b085      	sub	sp, #20
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	460b      	mov	r3, r1
 80090d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80090de:	78fb      	ldrb	r3, [r7, #3]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090f4:	695b      	ldr	r3, [r3, #20]
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	4013      	ands	r3, r2
 80090fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80090fc:	68bb      	ldr	r3, [r7, #8]
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3714      	adds	r7, #20
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr

0800910a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800910a:	b480      	push	{r7}
 800910c:	b087      	sub	sp, #28
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
 8009112:	460b      	mov	r3, r1
 8009114:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800912a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800912c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	f003 030f 	and.w	r3, r3, #15
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	fa22 f303 	lsr.w	r3, r2, r3
 800913a:	01db      	lsls	r3, r3, #7
 800913c:	b2db      	uxtb	r3, r3
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009144:	78fb      	ldrb	r3, [r7, #3]
 8009146:	015a      	lsls	r2, r3, #5
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	4413      	add	r3, r2
 800914c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	4013      	ands	r3, r2
 8009156:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009158:	68bb      	ldr	r3, [r7, #8]
}
 800915a:	4618      	mov	r0, r3
 800915c:	371c      	adds	r7, #28
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	695b      	ldr	r3, [r3, #20]
 8009172:	f003 0301 	and.w	r3, r3, #1
}
 8009176:	4618      	mov	r0, r3
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009182:	b480      	push	{r7}
 8009184:	b085      	sub	sp, #20
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800919c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80091a0:	f023 0307 	bic.w	r3, r3, #7
 80091a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091ba:	2300      	movs	r3, #0
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3714      	adds	r7, #20
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	333c      	adds	r3, #60	@ 0x3c
 80091da:	3304      	adds	r3, #4
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009254 <USB_EP0_OutStart+0x8c>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d90a      	bls.n	80091fe <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091f8:	d101      	bne.n	80091fe <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	e024      	b.n	8009248 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009204:	461a      	mov	r2, r3
 8009206:	2300      	movs	r3, #0
 8009208:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009210:	691b      	ldr	r3, [r3, #16]
 8009212:	68fa      	ldr	r2, [r7, #12]
 8009214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009218:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800921c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800922c:	f043 0318 	orr.w	r3, r3, #24
 8009230:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	68fa      	ldr	r2, [r7, #12]
 800923c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009240:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009244:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3714      	adds	r7, #20
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	4f54300a 	.word	0x4f54300a

08009258 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009258:	b480      	push	{r7}
 800925a:	b085      	sub	sp, #20
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009260:	2300      	movs	r3, #0
 8009262:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	3301      	adds	r3, #1
 8009268:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	4a13      	ldr	r2, [pc, #76]	@ (80092bc <USB_CoreReset+0x64>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d901      	bls.n	8009276 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009272:	2303      	movs	r3, #3
 8009274:	e01b      	b.n	80092ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	691b      	ldr	r3, [r3, #16]
 800927a:	2b00      	cmp	r3, #0
 800927c:	daf2      	bge.n	8009264 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800927e:	2300      	movs	r3, #0
 8009280:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	f043 0201 	orr.w	r2, r3, #1
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3301      	adds	r3, #1
 8009292:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	4a09      	ldr	r2, [pc, #36]	@ (80092bc <USB_CoreReset+0x64>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d901      	bls.n	80092a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800929c:	2303      	movs	r3, #3
 800929e:	e006      	b.n	80092ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d0f0      	beq.n	800928e <USB_CoreReset+0x36>

  return HAL_OK;
 80092ac:	2300      	movs	r3, #0
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop
 80092bc:	00030d40 	.word	0x00030d40

080092c0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
 80092c8:	460b      	mov	r3, r1
 80092ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80092cc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80092d0:	f002 fe2c 	bl	800bf2c <USBD_static_malloc>
 80092d4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d109      	bne.n	80092f0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	32b0      	adds	r2, #176	@ 0xb0
 80092e6:	2100      	movs	r1, #0
 80092e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80092ec:	2302      	movs	r3, #2
 80092ee:	e0d4      	b.n	800949a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80092f0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80092f4:	2100      	movs	r1, #0
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f002 fe36 	bl	800bf68 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	32b0      	adds	r2, #176	@ 0xb0
 8009306:	68f9      	ldr	r1, [r7, #12]
 8009308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	32b0      	adds	r2, #176	@ 0xb0
 8009316:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	7c1b      	ldrb	r3, [r3, #16]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d138      	bne.n	800939a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009328:	4b5e      	ldr	r3, [pc, #376]	@ (80094a4 <USBD_CDC_Init+0x1e4>)
 800932a:	7819      	ldrb	r1, [r3, #0]
 800932c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009330:	2202      	movs	r2, #2
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f002 fbe6 	bl	800bb04 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009338:	4b5a      	ldr	r3, [pc, #360]	@ (80094a4 <USBD_CDC_Init+0x1e4>)
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	f003 020f 	and.w	r2, r3, #15
 8009340:	6879      	ldr	r1, [r7, #4]
 8009342:	4613      	mov	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4413      	add	r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	440b      	add	r3, r1
 800934c:	3324      	adds	r3, #36	@ 0x24
 800934e:	2201      	movs	r2, #1
 8009350:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009352:	4b55      	ldr	r3, [pc, #340]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 8009354:	7819      	ldrb	r1, [r3, #0]
 8009356:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800935a:	2202      	movs	r2, #2
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f002 fbd1 	bl	800bb04 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009362:	4b51      	ldr	r3, [pc, #324]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	f003 020f 	and.w	r2, r3, #15
 800936a:	6879      	ldr	r1, [r7, #4]
 800936c:	4613      	mov	r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	4413      	add	r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	440b      	add	r3, r1
 8009376:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800937a:	2201      	movs	r2, #1
 800937c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800937e:	4b4b      	ldr	r3, [pc, #300]	@ (80094ac <USBD_CDC_Init+0x1ec>)
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	f003 020f 	and.w	r2, r3, #15
 8009386:	6879      	ldr	r1, [r7, #4]
 8009388:	4613      	mov	r3, r2
 800938a:	009b      	lsls	r3, r3, #2
 800938c:	4413      	add	r3, r2
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	440b      	add	r3, r1
 8009392:	3326      	adds	r3, #38	@ 0x26
 8009394:	2210      	movs	r2, #16
 8009396:	801a      	strh	r2, [r3, #0]
 8009398:	e035      	b.n	8009406 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800939a:	4b42      	ldr	r3, [pc, #264]	@ (80094a4 <USBD_CDC_Init+0x1e4>)
 800939c:	7819      	ldrb	r1, [r3, #0]
 800939e:	2340      	movs	r3, #64	@ 0x40
 80093a0:	2202      	movs	r2, #2
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f002 fbae 	bl	800bb04 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80093a8:	4b3e      	ldr	r3, [pc, #248]	@ (80094a4 <USBD_CDC_Init+0x1e4>)
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	f003 020f 	and.w	r2, r3, #15
 80093b0:	6879      	ldr	r1, [r7, #4]
 80093b2:	4613      	mov	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	009b      	lsls	r3, r3, #2
 80093ba:	440b      	add	r3, r1
 80093bc:	3324      	adds	r3, #36	@ 0x24
 80093be:	2201      	movs	r2, #1
 80093c0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80093c2:	4b39      	ldr	r3, [pc, #228]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 80093c4:	7819      	ldrb	r1, [r3, #0]
 80093c6:	2340      	movs	r3, #64	@ 0x40
 80093c8:	2202      	movs	r2, #2
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f002 fb9a 	bl	800bb04 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80093d0:	4b35      	ldr	r3, [pc, #212]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	f003 020f 	and.w	r2, r3, #15
 80093d8:	6879      	ldr	r1, [r7, #4]
 80093da:	4613      	mov	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	440b      	add	r3, r1
 80093e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80093e8:	2201      	movs	r2, #1
 80093ea:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80093ec:	4b2f      	ldr	r3, [pc, #188]	@ (80094ac <USBD_CDC_Init+0x1ec>)
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	f003 020f 	and.w	r2, r3, #15
 80093f4:	6879      	ldr	r1, [r7, #4]
 80093f6:	4613      	mov	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	4413      	add	r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	440b      	add	r3, r1
 8009400:	3326      	adds	r3, #38	@ 0x26
 8009402:	2210      	movs	r2, #16
 8009404:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009406:	4b29      	ldr	r3, [pc, #164]	@ (80094ac <USBD_CDC_Init+0x1ec>)
 8009408:	7819      	ldrb	r1, [r3, #0]
 800940a:	2308      	movs	r3, #8
 800940c:	2203      	movs	r2, #3
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f002 fb78 	bl	800bb04 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009414:	4b25      	ldr	r3, [pc, #148]	@ (80094ac <USBD_CDC_Init+0x1ec>)
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	f003 020f 	and.w	r2, r3, #15
 800941c:	6879      	ldr	r1, [r7, #4]
 800941e:	4613      	mov	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	440b      	add	r3, r1
 8009428:	3324      	adds	r3, #36	@ 0x24
 800942a:	2201      	movs	r2, #1
 800942c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	33b0      	adds	r3, #176	@ 0xb0
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009460:	2b00      	cmp	r3, #0
 8009462:	d101      	bne.n	8009468 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009464:	2302      	movs	r3, #2
 8009466:	e018      	b.n	800949a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	7c1b      	ldrb	r3, [r3, #16]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10a      	bne.n	8009486 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009470:	4b0d      	ldr	r3, [pc, #52]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 8009472:	7819      	ldrb	r1, [r3, #0]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800947a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f002 fcba 	bl	800bdf8 <USBD_LL_PrepareReceive>
 8009484:	e008      	b.n	8009498 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009486:	4b08      	ldr	r3, [pc, #32]	@ (80094a8 <USBD_CDC_Init+0x1e8>)
 8009488:	7819      	ldrb	r1, [r3, #0]
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009490:	2340      	movs	r3, #64	@ 0x40
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f002 fcb0 	bl	800bdf8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009498:	2300      	movs	r3, #0
}
 800949a:	4618      	mov	r0, r3
 800949c:	3710      	adds	r7, #16
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	20000093 	.word	0x20000093
 80094a8:	20000094 	.word	0x20000094
 80094ac:	20000095 	.word	0x20000095

080094b0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	460b      	mov	r3, r1
 80094ba:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80094bc:	4b3a      	ldr	r3, [pc, #232]	@ (80095a8 <USBD_CDC_DeInit+0xf8>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	4619      	mov	r1, r3
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f002 fb5c 	bl	800bb80 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80094c8:	4b37      	ldr	r3, [pc, #220]	@ (80095a8 <USBD_CDC_DeInit+0xf8>)
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	f003 020f 	and.w	r2, r3, #15
 80094d0:	6879      	ldr	r1, [r7, #4]
 80094d2:	4613      	mov	r3, r2
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4413      	add	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	440b      	add	r3, r1
 80094dc:	3324      	adds	r3, #36	@ 0x24
 80094de:	2200      	movs	r2, #0
 80094e0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80094e2:	4b32      	ldr	r3, [pc, #200]	@ (80095ac <USBD_CDC_DeInit+0xfc>)
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f002 fb49 	bl	800bb80 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80094ee:	4b2f      	ldr	r3, [pc, #188]	@ (80095ac <USBD_CDC_DeInit+0xfc>)
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	f003 020f 	and.w	r2, r3, #15
 80094f6:	6879      	ldr	r1, [r7, #4]
 80094f8:	4613      	mov	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	4413      	add	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	440b      	add	r3, r1
 8009502:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009506:	2200      	movs	r2, #0
 8009508:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800950a:	4b29      	ldr	r3, [pc, #164]	@ (80095b0 <USBD_CDC_DeInit+0x100>)
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f002 fb35 	bl	800bb80 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009516:	4b26      	ldr	r3, [pc, #152]	@ (80095b0 <USBD_CDC_DeInit+0x100>)
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	f003 020f 	and.w	r2, r3, #15
 800951e:	6879      	ldr	r1, [r7, #4]
 8009520:	4613      	mov	r3, r2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	440b      	add	r3, r1
 800952a:	3324      	adds	r3, #36	@ 0x24
 800952c:	2200      	movs	r2, #0
 800952e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009530:	4b1f      	ldr	r3, [pc, #124]	@ (80095b0 <USBD_CDC_DeInit+0x100>)
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	f003 020f 	and.w	r2, r3, #15
 8009538:	6879      	ldr	r1, [r7, #4]
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	3326      	adds	r3, #38	@ 0x26
 8009546:	2200      	movs	r2, #0
 8009548:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	32b0      	adds	r2, #176	@ 0xb0
 8009554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d01f      	beq.n	800959c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	33b0      	adds	r3, #176	@ 0xb0
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	32b0      	adds	r2, #176	@ 0xb0
 800957a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957e:	4618      	mov	r0, r3
 8009580:	f002 fce2 	bl	800bf48 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	32b0      	adds	r2, #176	@ 0xb0
 800958e:	2100      	movs	r1, #0
 8009590:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	20000093 	.word	0x20000093
 80095ac:	20000094 	.word	0x20000094
 80095b0:	20000095 	.word	0x20000095

080095b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b086      	sub	sp, #24
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	32b0      	adds	r2, #176	@ 0xb0
 80095c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095cc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80095ce:	2300      	movs	r3, #0
 80095d0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80095d2:	2300      	movs	r3, #0
 80095d4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80095e0:	2303      	movs	r3, #3
 80095e2:	e0bf      	b.n	8009764 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	781b      	ldrb	r3, [r3, #0]
 80095e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d050      	beq.n	8009692 <USBD_CDC_Setup+0xde>
 80095f0:	2b20      	cmp	r3, #32
 80095f2:	f040 80af 	bne.w	8009754 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	88db      	ldrh	r3, [r3, #6]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d03a      	beq.n	8009674 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	b25b      	sxtb	r3, r3
 8009604:	2b00      	cmp	r3, #0
 8009606:	da1b      	bge.n	8009640 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	33b0      	adds	r3, #176	@ 0xb0
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	4413      	add	r3, r2
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	683a      	ldr	r2, [r7, #0]
 800961c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800961e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009620:	683a      	ldr	r2, [r7, #0]
 8009622:	88d2      	ldrh	r2, [r2, #6]
 8009624:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	88db      	ldrh	r3, [r3, #6]
 800962a:	2b07      	cmp	r3, #7
 800962c:	bf28      	it	cs
 800962e:	2307      	movcs	r3, #7
 8009630:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	89fa      	ldrh	r2, [r7, #14]
 8009636:	4619      	mov	r1, r3
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f001 fdb1 	bl	800b1a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800963e:	e090      	b.n	8009762 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	785a      	ldrb	r2, [r3, #1]
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	88db      	ldrh	r3, [r3, #6]
 800964e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009650:	d803      	bhi.n	800965a <USBD_CDC_Setup+0xa6>
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	88db      	ldrh	r3, [r3, #6]
 8009656:	b2da      	uxtb	r2, r3
 8009658:	e000      	b.n	800965c <USBD_CDC_Setup+0xa8>
 800965a:	2240      	movs	r2, #64	@ 0x40
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009662:	6939      	ldr	r1, [r7, #16]
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800966a:	461a      	mov	r2, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f001 fdc3 	bl	800b1f8 <USBD_CtlPrepareRx>
      break;
 8009672:	e076      	b.n	8009762 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	33b0      	adds	r3, #176	@ 0xb0
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	683a      	ldr	r2, [r7, #0]
 8009688:	7850      	ldrb	r0, [r2, #1]
 800968a:	2200      	movs	r2, #0
 800968c:	6839      	ldr	r1, [r7, #0]
 800968e:	4798      	blx	r3
      break;
 8009690:	e067      	b.n	8009762 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	785b      	ldrb	r3, [r3, #1]
 8009696:	2b0b      	cmp	r3, #11
 8009698:	d851      	bhi.n	800973e <USBD_CDC_Setup+0x18a>
 800969a:	a201      	add	r2, pc, #4	@ (adr r2, 80096a0 <USBD_CDC_Setup+0xec>)
 800969c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a0:	080096d1 	.word	0x080096d1
 80096a4:	0800974d 	.word	0x0800974d
 80096a8:	0800973f 	.word	0x0800973f
 80096ac:	0800973f 	.word	0x0800973f
 80096b0:	0800973f 	.word	0x0800973f
 80096b4:	0800973f 	.word	0x0800973f
 80096b8:	0800973f 	.word	0x0800973f
 80096bc:	0800973f 	.word	0x0800973f
 80096c0:	0800973f 	.word	0x0800973f
 80096c4:	0800973f 	.word	0x0800973f
 80096c8:	080096fb 	.word	0x080096fb
 80096cc:	08009725 	.word	0x08009725
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b03      	cmp	r3, #3
 80096da:	d107      	bne.n	80096ec <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80096dc:	f107 030a 	add.w	r3, r7, #10
 80096e0:	2202      	movs	r2, #2
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f001 fd5b 	bl	800b1a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80096ea:	e032      	b.n	8009752 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80096ec:	6839      	ldr	r1, [r7, #0]
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f001 fce5 	bl	800b0be <USBD_CtlError>
            ret = USBD_FAIL;
 80096f4:	2303      	movs	r3, #3
 80096f6:	75fb      	strb	r3, [r7, #23]
          break;
 80096f8:	e02b      	b.n	8009752 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b03      	cmp	r3, #3
 8009704:	d107      	bne.n	8009716 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009706:	f107 030d 	add.w	r3, r7, #13
 800970a:	2201      	movs	r2, #1
 800970c:	4619      	mov	r1, r3
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f001 fd46 	bl	800b1a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009714:	e01d      	b.n	8009752 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009716:	6839      	ldr	r1, [r7, #0]
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f001 fcd0 	bl	800b0be <USBD_CtlError>
            ret = USBD_FAIL;
 800971e:	2303      	movs	r3, #3
 8009720:	75fb      	strb	r3, [r7, #23]
          break;
 8009722:	e016      	b.n	8009752 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800972a:	b2db      	uxtb	r3, r3
 800972c:	2b03      	cmp	r3, #3
 800972e:	d00f      	beq.n	8009750 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009730:	6839      	ldr	r1, [r7, #0]
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f001 fcc3 	bl	800b0be <USBD_CtlError>
            ret = USBD_FAIL;
 8009738:	2303      	movs	r3, #3
 800973a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800973c:	e008      	b.n	8009750 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800973e:	6839      	ldr	r1, [r7, #0]
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f001 fcbc 	bl	800b0be <USBD_CtlError>
          ret = USBD_FAIL;
 8009746:	2303      	movs	r3, #3
 8009748:	75fb      	strb	r3, [r7, #23]
          break;
 800974a:	e002      	b.n	8009752 <USBD_CDC_Setup+0x19e>
          break;
 800974c:	bf00      	nop
 800974e:	e008      	b.n	8009762 <USBD_CDC_Setup+0x1ae>
          break;
 8009750:	bf00      	nop
      }
      break;
 8009752:	e006      	b.n	8009762 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009754:	6839      	ldr	r1, [r7, #0]
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f001 fcb1 	bl	800b0be <USBD_CtlError>
      ret = USBD_FAIL;
 800975c:	2303      	movs	r3, #3
 800975e:	75fb      	strb	r3, [r7, #23]
      break;
 8009760:	bf00      	nop
  }

  return (uint8_t)ret;
 8009762:	7dfb      	ldrb	r3, [r7, #23]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800977e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	32b0      	adds	r2, #176	@ 0xb0
 800978a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d101      	bne.n	8009796 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009792:	2303      	movs	r3, #3
 8009794:	e065      	b.n	8009862 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	32b0      	adds	r2, #176	@ 0xb0
 80097a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097a4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80097a6:	78fb      	ldrb	r3, [r7, #3]
 80097a8:	f003 020f 	and.w	r2, r3, #15
 80097ac:	6879      	ldr	r1, [r7, #4]
 80097ae:	4613      	mov	r3, r2
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	4413      	add	r3, r2
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	440b      	add	r3, r1
 80097b8:	3318      	adds	r3, #24
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d02f      	beq.n	8009820 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80097c0:	78fb      	ldrb	r3, [r7, #3]
 80097c2:	f003 020f 	and.w	r2, r3, #15
 80097c6:	6879      	ldr	r1, [r7, #4]
 80097c8:	4613      	mov	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4413      	add	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	440b      	add	r3, r1
 80097d2:	3318      	adds	r3, #24
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	78fb      	ldrb	r3, [r7, #3]
 80097d8:	f003 010f 	and.w	r1, r3, #15
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	460b      	mov	r3, r1
 80097e0:	00db      	lsls	r3, r3, #3
 80097e2:	440b      	add	r3, r1
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	4403      	add	r3, r0
 80097e8:	3344      	adds	r3, #68	@ 0x44
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80097f0:	fb01 f303 	mul.w	r3, r1, r3
 80097f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d112      	bne.n	8009820 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80097fa:	78fb      	ldrb	r3, [r7, #3]
 80097fc:	f003 020f 	and.w	r2, r3, #15
 8009800:	6879      	ldr	r1, [r7, #4]
 8009802:	4613      	mov	r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	4413      	add	r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	440b      	add	r3, r1
 800980c:	3318      	adds	r3, #24
 800980e:	2200      	movs	r2, #0
 8009810:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009812:	78f9      	ldrb	r1, [r7, #3]
 8009814:	2300      	movs	r3, #0
 8009816:	2200      	movs	r2, #0
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f002 fab5 	bl	800bd88 <USBD_LL_Transmit>
 800981e:	e01f      	b.n	8009860 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	2200      	movs	r2, #0
 8009824:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	33b0      	adds	r3, #176	@ 0xb0
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	4413      	add	r3, r2
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	691b      	ldr	r3, [r3, #16]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d010      	beq.n	8009860 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	33b0      	adds	r3, #176	@ 0xb0
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	4413      	add	r3, r2
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	68ba      	ldr	r2, [r7, #8]
 8009852:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009856:	68ba      	ldr	r2, [r7, #8]
 8009858:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800985c:	78fa      	ldrb	r2, [r7, #3]
 800985e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b084      	sub	sp, #16
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
 8009872:	460b      	mov	r3, r1
 8009874:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	32b0      	adds	r2, #176	@ 0xb0
 8009880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009884:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	32b0      	adds	r2, #176	@ 0xb0
 8009890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d101      	bne.n	800989c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009898:	2303      	movs	r3, #3
 800989a:	e01a      	b.n	80098d2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800989c:	78fb      	ldrb	r3, [r7, #3]
 800989e:	4619      	mov	r1, r3
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f002 fae1 	bl	800be68 <USBD_LL_GetRxDataSize>
 80098a6:	4602      	mov	r2, r0
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	33b0      	adds	r3, #176	@ 0xb0
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4413      	add	r3, r2
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80098c6:	68fa      	ldr	r2, [r7, #12]
 80098c8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80098cc:	4611      	mov	r1, r2
 80098ce:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b084      	sub	sp, #16
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	32b0      	adds	r2, #176	@ 0xb0
 80098ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098f0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d101      	bne.n	80098fc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e024      	b.n	8009946 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	33b0      	adds	r3, #176	@ 0xb0
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4413      	add	r3, r2
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d019      	beq.n	8009944 <USBD_CDC_EP0_RxReady+0x6a>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009916:	2bff      	cmp	r3, #255	@ 0xff
 8009918:	d014      	beq.n	8009944 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	33b0      	adds	r3, #176	@ 0xb0
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4413      	add	r3, r2
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009932:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800993a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	22ff      	movs	r2, #255	@ 0xff
 8009940:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009944:	2300      	movs	r3, #0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
	...

08009950 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b086      	sub	sp, #24
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009958:	2182      	movs	r1, #130	@ 0x82
 800995a:	4818      	ldr	r0, [pc, #96]	@ (80099bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800995c:	f000 fd4f 	bl	800a3fe <USBD_GetEpDesc>
 8009960:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009962:	2101      	movs	r1, #1
 8009964:	4815      	ldr	r0, [pc, #84]	@ (80099bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009966:	f000 fd4a 	bl	800a3fe <USBD_GetEpDesc>
 800996a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800996c:	2181      	movs	r1, #129	@ 0x81
 800996e:	4813      	ldr	r0, [pc, #76]	@ (80099bc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009970:	f000 fd45 	bl	800a3fe <USBD_GetEpDesc>
 8009974:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d002      	beq.n	8009982 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2210      	movs	r2, #16
 8009980:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d006      	beq.n	8009996 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	2200      	movs	r2, #0
 800998c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009990:	711a      	strb	r2, [r3, #4]
 8009992:	2200      	movs	r2, #0
 8009994:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d006      	beq.n	80099aa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099a4:	711a      	strb	r2, [r3, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2243      	movs	r2, #67	@ 0x43
 80099ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80099b0:	4b02      	ldr	r3, [pc, #8]	@ (80099bc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3718      	adds	r7, #24
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20000050 	.word	0x20000050

080099c0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80099c8:	2182      	movs	r1, #130	@ 0x82
 80099ca:	4818      	ldr	r0, [pc, #96]	@ (8009a2c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099cc:	f000 fd17 	bl	800a3fe <USBD_GetEpDesc>
 80099d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80099d2:	2101      	movs	r1, #1
 80099d4:	4815      	ldr	r0, [pc, #84]	@ (8009a2c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099d6:	f000 fd12 	bl	800a3fe <USBD_GetEpDesc>
 80099da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80099dc:	2181      	movs	r1, #129	@ 0x81
 80099de:	4813      	ldr	r0, [pc, #76]	@ (8009a2c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80099e0:	f000 fd0d 	bl	800a3fe <USBD_GetEpDesc>
 80099e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	2210      	movs	r2, #16
 80099f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d006      	beq.n	8009a06 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	2200      	movs	r2, #0
 80099fc:	711a      	strb	r2, [r3, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f042 0202 	orr.w	r2, r2, #2
 8009a04:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d006      	beq.n	8009a1a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	711a      	strb	r2, [r3, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f042 0202 	orr.w	r2, r2, #2
 8009a18:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2243      	movs	r2, #67	@ 0x43
 8009a1e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a20:	4b02      	ldr	r3, [pc, #8]	@ (8009a2c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3718      	adds	r7, #24
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	20000050 	.word	0x20000050

08009a30 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a38:	2182      	movs	r1, #130	@ 0x82
 8009a3a:	4818      	ldr	r0, [pc, #96]	@ (8009a9c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a3c:	f000 fcdf 	bl	800a3fe <USBD_GetEpDesc>
 8009a40:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a42:	2101      	movs	r1, #1
 8009a44:	4815      	ldr	r0, [pc, #84]	@ (8009a9c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a46:	f000 fcda 	bl	800a3fe <USBD_GetEpDesc>
 8009a4a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a4c:	2181      	movs	r1, #129	@ 0x81
 8009a4e:	4813      	ldr	r0, [pc, #76]	@ (8009a9c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009a50:	f000 fcd5 	bl	800a3fe <USBD_GetEpDesc>
 8009a54:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d002      	beq.n	8009a62 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	2210      	movs	r2, #16
 8009a60:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d006      	beq.n	8009a76 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a70:	711a      	strb	r2, [r3, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d006      	beq.n	8009a8a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a84:	711a      	strb	r2, [r3, #4]
 8009a86:	2200      	movs	r2, #0
 8009a88:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2243      	movs	r2, #67	@ 0x43
 8009a8e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a90:	4b02      	ldr	r3, [pc, #8]	@ (8009a9c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3718      	adds	r7, #24
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20000050 	.word	0x20000050

08009aa0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	220a      	movs	r2, #10
 8009aac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009aae:	4b03      	ldr	r3, [pc, #12]	@ (8009abc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr
 8009abc:	2000000c 	.word	0x2000000c

08009ac0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d101      	bne.n	8009ad4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	e009      	b.n	8009ae8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	33b0      	adds	r3, #176	@ 0xb0
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4413      	add	r3, r2
 8009ae2:	683a      	ldr	r2, [r7, #0]
 8009ae4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	370c      	adds	r7, #12
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	32b0      	adds	r2, #176	@ 0xb0
 8009b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b0e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d101      	bne.n	8009b1a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009b16:	2303      	movs	r3, #3
 8009b18:	e008      	b.n	8009b2c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	371c      	adds	r7, #28
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	32b0      	adds	r2, #176	@ 0xb0
 8009b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009b58:	2303      	movs	r3, #3
 8009b5a:	e004      	b.n	8009b66 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	683a      	ldr	r2, [r7, #0]
 8009b60:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3714      	adds	r7, #20
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
	...

08009b74 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	32b0      	adds	r2, #176	@ 0xb0
 8009b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b8a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d101      	bne.n	8009b9a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e025      	b.n	8009be6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d11f      	bne.n	8009be4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009bac:	4b10      	ldr	r3, [pc, #64]	@ (8009bf0 <USBD_CDC_TransmitPacket+0x7c>)
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	f003 020f 	and.w	r2, r3, #15
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	4403      	add	r3, r0
 8009bc6:	3318      	adds	r3, #24
 8009bc8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009bca:	4b09      	ldr	r3, [pc, #36]	@ (8009bf0 <USBD_CDC_TransmitPacket+0x7c>)
 8009bcc:	7819      	ldrb	r1, [r3, #0]
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f002 f8d4 	bl	800bd88 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009be0:	2300      	movs	r3, #0
 8009be2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3710      	adds	r7, #16
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
 8009bee:	bf00      	nop
 8009bf0:	20000093 	.word	0x20000093

08009bf4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	32b0      	adds	r2, #176	@ 0xb0
 8009c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c0a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	32b0      	adds	r2, #176	@ 0xb0
 8009c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e018      	b.n	8009c54 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	7c1b      	ldrb	r3, [r3, #16]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10a      	bne.n	8009c40 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009c5c <USBD_CDC_ReceivePacket+0x68>)
 8009c2c:	7819      	ldrb	r1, [r3, #0]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f002 f8dd 	bl	800bdf8 <USBD_LL_PrepareReceive>
 8009c3e:	e008      	b.n	8009c52 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c40:	4b06      	ldr	r3, [pc, #24]	@ (8009c5c <USBD_CDC_ReceivePacket+0x68>)
 8009c42:	7819      	ldrb	r1, [r3, #0]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c4a:	2340      	movs	r3, #64	@ 0x40
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f002 f8d3 	bl	800bdf8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009c52:	2300      	movs	r3, #0
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	20000094 	.word	0x20000094

08009c60 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b086      	sub	sp, #24
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	4613      	mov	r3, r2
 8009c6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d101      	bne.n	8009c78 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009c74:	2303      	movs	r3, #3
 8009c76:	e01f      	b.n	8009cb8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d003      	beq.n	8009c9e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	79fa      	ldrb	r2, [r7, #7]
 8009caa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f001 feab 	bl	800ba08 <USBD_LL_Init>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3718      	adds	r7, #24
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d101      	bne.n	8009cd8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e025      	b.n	8009d24 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	683a      	ldr	r2, [r7, #0]
 8009cdc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	32ae      	adds	r2, #174	@ 0xae
 8009cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00f      	beq.n	8009d14 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	32ae      	adds	r2, #174	@ 0xae
 8009cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d04:	f107 020e 	add.w	r2, r7, #14
 8009d08:	4610      	mov	r0, r2
 8009d0a:	4798      	blx	r3
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009d1a:	1c5a      	adds	r2, r3, #1
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009d22:	2300      	movs	r3, #0
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3710      	adds	r7, #16
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f001 feb3 	bl	800baa0 <USBD_LL_Start>
 8009d3a:	4603      	mov	r3, r0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3708      	adds	r7, #8
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d4c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	370c      	adds	r7, #12
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr

08009d5a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b084      	sub	sp, #16
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
 8009d62:	460b      	mov	r3, r1
 8009d64:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d009      	beq.n	8009d88 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	78fa      	ldrb	r2, [r7, #3]
 8009d7e:	4611      	mov	r1, r2
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	4798      	blx	r3
 8009d84:	4603      	mov	r3, r0
 8009d86:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b084      	sub	sp, #16
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	78fa      	ldrb	r2, [r7, #3]
 8009dac:	4611      	mov	r1, r2
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	4798      	blx	r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d001      	beq.n	8009dbc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009db8:	2303      	movs	r3, #3
 8009dba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b084      	sub	sp, #16
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
 8009dce:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009dd6:	6839      	ldr	r1, [r7, #0]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f001 f936 	bl	800b04a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009dec:	461a      	mov	r2, r3
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009dfa:	f003 031f 	and.w	r3, r3, #31
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	d01a      	beq.n	8009e38 <USBD_LL_SetupStage+0x72>
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	d822      	bhi.n	8009e4c <USBD_LL_SetupStage+0x86>
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d002      	beq.n	8009e10 <USBD_LL_SetupStage+0x4a>
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d00a      	beq.n	8009e24 <USBD_LL_SetupStage+0x5e>
 8009e0e:	e01d      	b.n	8009e4c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e16:	4619      	mov	r1, r3
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 fb63 	bl	800a4e4 <USBD_StdDevReq>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	73fb      	strb	r3, [r7, #15]
      break;
 8009e22:	e020      	b.n	8009e66 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 fbcb 	bl	800a5c8 <USBD_StdItfReq>
 8009e32:	4603      	mov	r3, r0
 8009e34:	73fb      	strb	r3, [r7, #15]
      break;
 8009e36:	e016      	b.n	8009e66 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009e3e:	4619      	mov	r1, r3
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 fc2d 	bl	800a6a0 <USBD_StdEPReq>
 8009e46:	4603      	mov	r3, r0
 8009e48:	73fb      	strb	r3, [r7, #15]
      break;
 8009e4a:	e00c      	b.n	8009e66 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009e52:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009e56:	b2db      	uxtb	r3, r3
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f001 fec6 	bl	800bbec <USBD_LL_StallEP>
 8009e60:	4603      	mov	r3, r0
 8009e62:	73fb      	strb	r3, [r7, #15]
      break;
 8009e64:	bf00      	nop
  }

  return ret;
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	460b      	mov	r3, r1
 8009e7a:	607a      	str	r2, [r7, #4]
 8009e7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009e82:	7afb      	ldrb	r3, [r7, #11]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d16e      	bne.n	8009f66 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009e8e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e96:	2b03      	cmp	r3, #3
 8009e98:	f040 8098 	bne.w	8009fcc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	689a      	ldr	r2, [r3, #8]
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d913      	bls.n	8009ed0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	689a      	ldr	r2, [r3, #8]
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	1ad2      	subs	r2, r2, r3
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	68da      	ldr	r2, [r3, #12]
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	bf28      	it	cs
 8009ec2:	4613      	movcs	r3, r2
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	6879      	ldr	r1, [r7, #4]
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f001 f9b2 	bl	800b232 <USBD_CtlContinueRx>
 8009ece:	e07d      	b.n	8009fcc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009ed6:	f003 031f 	and.w	r3, r3, #31
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d014      	beq.n	8009f08 <USBD_LL_DataOutStage+0x98>
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d81d      	bhi.n	8009f1e <USBD_LL_DataOutStage+0xae>
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d002      	beq.n	8009eec <USBD_LL_DataOutStage+0x7c>
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d003      	beq.n	8009ef2 <USBD_LL_DataOutStage+0x82>
 8009eea:	e018      	b.n	8009f1e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	75bb      	strb	r3, [r7, #22]
            break;
 8009ef0:	e018      	b.n	8009f24 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	4619      	mov	r1, r3
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f000 fa64 	bl	800a3ca <USBD_CoreFindIF>
 8009f02:	4603      	mov	r3, r0
 8009f04:	75bb      	strb	r3, [r7, #22]
            break;
 8009f06:	e00d      	b.n	8009f24 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	4619      	mov	r1, r3
 8009f12:	68f8      	ldr	r0, [r7, #12]
 8009f14:	f000 fa66 	bl	800a3e4 <USBD_CoreFindEP>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	75bb      	strb	r3, [r7, #22]
            break;
 8009f1c:	e002      	b.n	8009f24 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	75bb      	strb	r3, [r7, #22]
            break;
 8009f22:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009f24:	7dbb      	ldrb	r3, [r7, #22]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d119      	bne.n	8009f5e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	2b03      	cmp	r3, #3
 8009f34:	d113      	bne.n	8009f5e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009f36:	7dba      	ldrb	r2, [r7, #22]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	32ae      	adds	r2, #174	@ 0xae
 8009f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00b      	beq.n	8009f5e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009f46:	7dba      	ldrb	r2, [r7, #22]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009f4e:	7dba      	ldrb	r2, [r7, #22]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	32ae      	adds	r2, #174	@ 0xae
 8009f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f58:	691b      	ldr	r3, [r3, #16]
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009f5e:	68f8      	ldr	r0, [r7, #12]
 8009f60:	f001 f978 	bl	800b254 <USBD_CtlSendStatus>
 8009f64:	e032      	b.n	8009fcc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009f66:	7afb      	ldrb	r3, [r7, #11]
 8009f68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	4619      	mov	r1, r3
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 fa37 	bl	800a3e4 <USBD_CoreFindEP>
 8009f76:	4603      	mov	r3, r0
 8009f78:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f7a:	7dbb      	ldrb	r3, [r7, #22]
 8009f7c:	2bff      	cmp	r3, #255	@ 0xff
 8009f7e:	d025      	beq.n	8009fcc <USBD_LL_DataOutStage+0x15c>
 8009f80:	7dbb      	ldrb	r3, [r7, #22]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d122      	bne.n	8009fcc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	d117      	bne.n	8009fc2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009f92:	7dba      	ldrb	r2, [r7, #22]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	32ae      	adds	r2, #174	@ 0xae
 8009f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f9c:	699b      	ldr	r3, [r3, #24]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d00f      	beq.n	8009fc2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009fa2:	7dba      	ldrb	r2, [r7, #22]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009faa:	7dba      	ldrb	r2, [r7, #22]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	32ae      	adds	r2, #174	@ 0xae
 8009fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb4:	699b      	ldr	r3, [r3, #24]
 8009fb6:	7afa      	ldrb	r2, [r7, #11]
 8009fb8:	4611      	mov	r1, r2
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	4798      	blx	r3
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009fc2:	7dfb      	ldrb	r3, [r7, #23]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009fc8:	7dfb      	ldrb	r3, [r7, #23]
 8009fca:	e000      	b.n	8009fce <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009fcc:	2300      	movs	r3, #0
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b086      	sub	sp, #24
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	60f8      	str	r0, [r7, #12]
 8009fde:	460b      	mov	r3, r1
 8009fe0:	607a      	str	r2, [r7, #4]
 8009fe2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009fe4:	7afb      	ldrb	r3, [r7, #11]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d16f      	bne.n	800a0ca <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	3314      	adds	r3, #20
 8009fee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d15a      	bne.n	800a0b0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	689a      	ldr	r2, [r3, #8]
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	429a      	cmp	r2, r3
 800a004:	d914      	bls.n	800a030 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	689a      	ldr	r2, [r3, #8]
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	1ad2      	subs	r2, r2, r3
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	461a      	mov	r2, r3
 800a01a:	6879      	ldr	r1, [r7, #4]
 800a01c:	68f8      	ldr	r0, [r7, #12]
 800a01e:	f001 f8da 	bl	800b1d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a022:	2300      	movs	r3, #0
 800a024:	2200      	movs	r2, #0
 800a026:	2100      	movs	r1, #0
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f001 fee5 	bl	800bdf8 <USBD_LL_PrepareReceive>
 800a02e:	e03f      	b.n	800a0b0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	68da      	ldr	r2, [r3, #12]
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	429a      	cmp	r2, r3
 800a03a:	d11c      	bne.n	800a076 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	685a      	ldr	r2, [r3, #4]
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a044:	429a      	cmp	r2, r3
 800a046:	d316      	bcc.n	800a076 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a052:	429a      	cmp	r2, r3
 800a054:	d20f      	bcs.n	800a076 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a056:	2200      	movs	r2, #0
 800a058:	2100      	movs	r1, #0
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f001 f8bb 	bl	800b1d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2200      	movs	r2, #0
 800a064:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a068:	2300      	movs	r3, #0
 800a06a:	2200      	movs	r2, #0
 800a06c:	2100      	movs	r1, #0
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f001 fec2 	bl	800bdf8 <USBD_LL_PrepareReceive>
 800a074:	e01c      	b.n	800a0b0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	2b03      	cmp	r3, #3
 800a080:	d10f      	bne.n	800a0a2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d009      	beq.n	800a0a2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	68f8      	ldr	r0, [r7, #12]
 800a0a0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0a2:	2180      	movs	r1, #128	@ 0x80
 800a0a4:	68f8      	ldr	r0, [r7, #12]
 800a0a6:	f001 fda1 	bl	800bbec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a0aa:	68f8      	ldr	r0, [r7, #12]
 800a0ac:	f001 f8e5 	bl	800b27a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d03a      	beq.n	800a130 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f7ff fe42 	bl	8009d44 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a0c8:	e032      	b.n	800a130 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a0ca:	7afb      	ldrb	r3, [r7, #11]
 800a0cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f000 f985 	bl	800a3e4 <USBD_CoreFindEP>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0de:	7dfb      	ldrb	r3, [r7, #23]
 800a0e0:	2bff      	cmp	r3, #255	@ 0xff
 800a0e2:	d025      	beq.n	800a130 <USBD_LL_DataInStage+0x15a>
 800a0e4:	7dfb      	ldrb	r3, [r7, #23]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d122      	bne.n	800a130 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d11c      	bne.n	800a130 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a0f6:	7dfa      	ldrb	r2, [r7, #23]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	32ae      	adds	r2, #174	@ 0xae
 800a0fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a100:	695b      	ldr	r3, [r3, #20]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d014      	beq.n	800a130 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a106:	7dfa      	ldrb	r2, [r7, #23]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a10e:	7dfa      	ldrb	r2, [r7, #23]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	32ae      	adds	r2, #174	@ 0xae
 800a114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a118:	695b      	ldr	r3, [r3, #20]
 800a11a:	7afa      	ldrb	r2, [r7, #11]
 800a11c:	4611      	mov	r1, r2
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	4798      	blx	r3
 800a122:	4603      	mov	r3, r0
 800a124:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a126:	7dbb      	ldrb	r3, [r7, #22]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a12c:	7dbb      	ldrb	r3, [r7, #22]
 800a12e:	e000      	b.n	800a132 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a130:	2300      	movs	r3, #0
}
 800a132:	4618      	mov	r0, r3
 800a134:	3718      	adds	r7, #24
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}

0800a13a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a13a:	b580      	push	{r7, lr}
 800a13c:	b084      	sub	sp, #16
 800a13e:	af00      	add	r7, sp, #0
 800a140:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a142:	2300      	movs	r3, #0
 800a144:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2201      	movs	r2, #1
 800a14a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2200      	movs	r2, #0
 800a152:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a172:	2b00      	cmp	r3, #0
 800a174:	d014      	beq.n	800a1a0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d00e      	beq.n	800a1a0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	6852      	ldr	r2, [r2, #4]
 800a18e:	b2d2      	uxtb	r2, r2
 800a190:	4611      	mov	r1, r2
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	4798      	blx	r3
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a19c:	2303      	movs	r3, #3
 800a19e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a1a0:	2340      	movs	r3, #64	@ 0x40
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f001 fcac 	bl	800bb04 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2240      	movs	r2, #64	@ 0x40
 800a1b8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a1bc:	2340      	movs	r3, #64	@ 0x40
 800a1be:	2200      	movs	r2, #0
 800a1c0:	2180      	movs	r1, #128	@ 0x80
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f001 fc9e 	bl	800bb04 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2240      	movs	r2, #64	@ 0x40
 800a1d2:	621a      	str	r2, [r3, #32]

  return ret;
 800a1d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3710      	adds	r7, #16
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b083      	sub	sp, #12
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	78fa      	ldrb	r2, [r7, #3]
 800a1ee:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr

0800a1fe <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a1fe:	b480      	push	{r7}
 800a200:	b083      	sub	sp, #12
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	2b04      	cmp	r3, #4
 800a210:	d006      	beq.n	800a220 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2204      	movs	r2, #4
 800a224:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr

0800a236 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a236:	b480      	push	{r7}
 800a238:	b083      	sub	sp, #12
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a244:	b2db      	uxtb	r3, r3
 800a246:	2b04      	cmp	r3, #4
 800a248:	d106      	bne.n	800a258 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a250:	b2da      	uxtb	r2, r3
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a258:	2300      	movs	r3, #0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	370c      	adds	r7, #12
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr

0800a266 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b082      	sub	sp, #8
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b03      	cmp	r3, #3
 800a278:	d110      	bne.n	800a29c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a280:	2b00      	cmp	r3, #0
 800a282:	d00b      	beq.n	800a29c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a28a:	69db      	ldr	r3, [r3, #28]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d005      	beq.n	800a29c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a296:	69db      	ldr	r3, [r3, #28]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}

0800a2a6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b082      	sub	sp, #8
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	32ae      	adds	r2, #174	@ 0xae
 800a2bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d101      	bne.n	800a2c8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	e01c      	b.n	800a302 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b03      	cmp	r3, #3
 800a2d2:	d115      	bne.n	800a300 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	32ae      	adds	r2, #174	@ 0xae
 800a2de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2e2:	6a1b      	ldr	r3, [r3, #32]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00b      	beq.n	800a300 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	32ae      	adds	r2, #174	@ 0xae
 800a2f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f6:	6a1b      	ldr	r3, [r3, #32]
 800a2f8:	78fa      	ldrb	r2, [r7, #3]
 800a2fa:	4611      	mov	r1, r2
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b082      	sub	sp, #8
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
 800a312:	460b      	mov	r3, r1
 800a314:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	32ae      	adds	r2, #174	@ 0xae
 800a320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d101      	bne.n	800a32c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a328:	2303      	movs	r3, #3
 800a32a:	e01c      	b.n	800a366 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a332:	b2db      	uxtb	r3, r3
 800a334:	2b03      	cmp	r3, #3
 800a336:	d115      	bne.n	800a364 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	32ae      	adds	r2, #174	@ 0xae
 800a342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00b      	beq.n	800a364 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	32ae      	adds	r2, #174	@ 0xae
 800a356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a35c:	78fa      	ldrb	r2, [r7, #3]
 800a35e:	4611      	mov	r1, r2
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3708      	adds	r7, #8
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a36e:	b480      	push	{r7}
 800a370:	b083      	sub	sp, #12
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a38c:	2300      	movs	r3, #0
 800a38e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d00e      	beq.n	800a3c0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	6852      	ldr	r2, [r2, #4]
 800a3ae:	b2d2      	uxtb	r2, r2
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	4798      	blx	r3
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d001      	beq.n	800a3c0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a3bc:	2303      	movs	r3, #3
 800a3be:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a3ca:	b480      	push	{r7}
 800a3cc:	b083      	sub	sp, #12
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a3d6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	370c      	adds	r7, #12
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a3f0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	370c      	adds	r7, #12
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr

0800a3fe <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b086      	sub	sp, #24
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
 800a406:	460b      	mov	r3, r1
 800a408:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a412:	2300      	movs	r3, #0
 800a414:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	885b      	ldrh	r3, [r3, #2]
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	68fa      	ldr	r2, [r7, #12]
 800a41e:	7812      	ldrb	r2, [r2, #0]
 800a420:	4293      	cmp	r3, r2
 800a422:	d91f      	bls.n	800a464 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a42a:	e013      	b.n	800a454 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a42c:	f107 030a 	add.w	r3, r7, #10
 800a430:	4619      	mov	r1, r3
 800a432:	6978      	ldr	r0, [r7, #20]
 800a434:	f000 f81b 	bl	800a46e <USBD_GetNextDesc>
 800a438:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	785b      	ldrb	r3, [r3, #1]
 800a43e:	2b05      	cmp	r3, #5
 800a440:	d108      	bne.n	800a454 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	789b      	ldrb	r3, [r3, #2]
 800a44a:	78fa      	ldrb	r2, [r7, #3]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d008      	beq.n	800a462 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a450:	2300      	movs	r3, #0
 800a452:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	885b      	ldrh	r3, [r3, #2]
 800a458:	b29a      	uxth	r2, r3
 800a45a:	897b      	ldrh	r3, [r7, #10]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d8e5      	bhi.n	800a42c <USBD_GetEpDesc+0x2e>
 800a460:	e000      	b.n	800a464 <USBD_GetEpDesc+0x66>
          break;
 800a462:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a464:	693b      	ldr	r3, [r7, #16]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3718      	adds	r7, #24
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}

0800a46e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a46e:	b480      	push	{r7}
 800a470:	b085      	sub	sp, #20
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
 800a476:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	68fa      	ldr	r2, [r7, #12]
 800a482:	7812      	ldrb	r2, [r2, #0]
 800a484:	4413      	add	r3, r2
 800a486:	b29a      	uxth	r2, r3
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	461a      	mov	r2, r3
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4413      	add	r3, r2
 800a496:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a498:	68fb      	ldr	r3, [r7, #12]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr

0800a4a6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b087      	sub	sp, #28
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a4c4:	8a3b      	ldrh	r3, [r7, #16]
 800a4c6:	021b      	lsls	r3, r3, #8
 800a4c8:	b21a      	sxth	r2, r3
 800a4ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	b21b      	sxth	r3, r3
 800a4d2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a4d4:	89fb      	ldrh	r3, [r7, #14]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	371c      	adds	r7, #28
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
	...

0800a4e4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a4fa:	2b40      	cmp	r3, #64	@ 0x40
 800a4fc:	d005      	beq.n	800a50a <USBD_StdDevReq+0x26>
 800a4fe:	2b40      	cmp	r3, #64	@ 0x40
 800a500:	d857      	bhi.n	800a5b2 <USBD_StdDevReq+0xce>
 800a502:	2b00      	cmp	r3, #0
 800a504:	d00f      	beq.n	800a526 <USBD_StdDevReq+0x42>
 800a506:	2b20      	cmp	r3, #32
 800a508:	d153      	bne.n	800a5b2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	32ae      	adds	r2, #174	@ 0xae
 800a514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	6839      	ldr	r1, [r7, #0]
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	4798      	blx	r3
 800a520:	4603      	mov	r3, r0
 800a522:	73fb      	strb	r3, [r7, #15]
      break;
 800a524:	e04a      	b.n	800a5bc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	785b      	ldrb	r3, [r3, #1]
 800a52a:	2b09      	cmp	r3, #9
 800a52c:	d83b      	bhi.n	800a5a6 <USBD_StdDevReq+0xc2>
 800a52e:	a201      	add	r2, pc, #4	@ (adr r2, 800a534 <USBD_StdDevReq+0x50>)
 800a530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a534:	0800a589 	.word	0x0800a589
 800a538:	0800a59d 	.word	0x0800a59d
 800a53c:	0800a5a7 	.word	0x0800a5a7
 800a540:	0800a593 	.word	0x0800a593
 800a544:	0800a5a7 	.word	0x0800a5a7
 800a548:	0800a567 	.word	0x0800a567
 800a54c:	0800a55d 	.word	0x0800a55d
 800a550:	0800a5a7 	.word	0x0800a5a7
 800a554:	0800a57f 	.word	0x0800a57f
 800a558:	0800a571 	.word	0x0800a571
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a55c:	6839      	ldr	r1, [r7, #0]
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fa3c 	bl	800a9dc <USBD_GetDescriptor>
          break;
 800a564:	e024      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a566:	6839      	ldr	r1, [r7, #0]
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 fbcb 	bl	800ad04 <USBD_SetAddress>
          break;
 800a56e:	e01f      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fc0a 	bl	800ad8c <USBD_SetConfig>
 800a578:	4603      	mov	r3, r0
 800a57a:	73fb      	strb	r3, [r7, #15]
          break;
 800a57c:	e018      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a57e:	6839      	ldr	r1, [r7, #0]
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fcad 	bl	800aee0 <USBD_GetConfig>
          break;
 800a586:	e013      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a588:	6839      	ldr	r1, [r7, #0]
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fcde 	bl	800af4c <USBD_GetStatus>
          break;
 800a590:	e00e      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a592:	6839      	ldr	r1, [r7, #0]
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 fd0d 	bl	800afb4 <USBD_SetFeature>
          break;
 800a59a:	e009      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a59c:	6839      	ldr	r1, [r7, #0]
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 fd31 	bl	800b006 <USBD_ClrFeature>
          break;
 800a5a4:	e004      	b.n	800a5b0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a5a6:	6839      	ldr	r1, [r7, #0]
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f000 fd88 	bl	800b0be <USBD_CtlError>
          break;
 800a5ae:	bf00      	nop
      }
      break;
 800a5b0:	e004      	b.n	800a5bc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a5b2:	6839      	ldr	r1, [r7, #0]
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 fd82 	bl	800b0be <USBD_CtlError>
      break;
 800a5ba:	bf00      	nop
  }

  return ret;
 800a5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3710      	adds	r7, #16
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop

0800a5c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a5de:	2b40      	cmp	r3, #64	@ 0x40
 800a5e0:	d005      	beq.n	800a5ee <USBD_StdItfReq+0x26>
 800a5e2:	2b40      	cmp	r3, #64	@ 0x40
 800a5e4:	d852      	bhi.n	800a68c <USBD_StdItfReq+0xc4>
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d001      	beq.n	800a5ee <USBD_StdItfReq+0x26>
 800a5ea:	2b20      	cmp	r3, #32
 800a5ec:	d14e      	bne.n	800a68c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d840      	bhi.n	800a67e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	889b      	ldrh	r3, [r3, #4]
 800a600:	b2db      	uxtb	r3, r3
 800a602:	2b01      	cmp	r3, #1
 800a604:	d836      	bhi.n	800a674 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	889b      	ldrh	r3, [r3, #4]
 800a60a:	b2db      	uxtb	r3, r3
 800a60c:	4619      	mov	r1, r3
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7ff fedb 	bl	800a3ca <USBD_CoreFindIF>
 800a614:	4603      	mov	r3, r0
 800a616:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a618:	7bbb      	ldrb	r3, [r7, #14]
 800a61a:	2bff      	cmp	r3, #255	@ 0xff
 800a61c:	d01d      	beq.n	800a65a <USBD_StdItfReq+0x92>
 800a61e:	7bbb      	ldrb	r3, [r7, #14]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d11a      	bne.n	800a65a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a624:	7bba      	ldrb	r2, [r7, #14]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	32ae      	adds	r2, #174	@ 0xae
 800a62a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00f      	beq.n	800a654 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a634:	7bba      	ldrb	r2, [r7, #14]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a63c:	7bba      	ldrb	r2, [r7, #14]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	32ae      	adds	r2, #174	@ 0xae
 800a642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	6839      	ldr	r1, [r7, #0]
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	4798      	blx	r3
 800a64e:	4603      	mov	r3, r0
 800a650:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a652:	e004      	b.n	800a65e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a654:	2303      	movs	r3, #3
 800a656:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a658:	e001      	b.n	800a65e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a65a:	2303      	movs	r3, #3
 800a65c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	88db      	ldrh	r3, [r3, #6]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d110      	bne.n	800a688 <USBD_StdItfReq+0xc0>
 800a666:	7bfb      	ldrb	r3, [r7, #15]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d10d      	bne.n	800a688 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 fdf1 	bl	800b254 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a672:	e009      	b.n	800a688 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a674:	6839      	ldr	r1, [r7, #0]
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 fd21 	bl	800b0be <USBD_CtlError>
          break;
 800a67c:	e004      	b.n	800a688 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a67e:	6839      	ldr	r1, [r7, #0]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fd1c 	bl	800b0be <USBD_CtlError>
          break;
 800a686:	e000      	b.n	800a68a <USBD_StdItfReq+0xc2>
          break;
 800a688:	bf00      	nop
      }
      break;
 800a68a:	e004      	b.n	800a696 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a68c:	6839      	ldr	r1, [r7, #0]
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fd15 	bl	800b0be <USBD_CtlError>
      break;
 800a694:	bf00      	nop
  }

  return ret;
 800a696:	7bfb      	ldrb	r3, [r7, #15]
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3710      	adds	r7, #16
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	889b      	ldrh	r3, [r3, #4]
 800a6b2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	781b      	ldrb	r3, [r3, #0]
 800a6b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a6bc:	2b40      	cmp	r3, #64	@ 0x40
 800a6be:	d007      	beq.n	800a6d0 <USBD_StdEPReq+0x30>
 800a6c0:	2b40      	cmp	r3, #64	@ 0x40
 800a6c2:	f200 817f 	bhi.w	800a9c4 <USBD_StdEPReq+0x324>
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d02a      	beq.n	800a720 <USBD_StdEPReq+0x80>
 800a6ca:	2b20      	cmp	r3, #32
 800a6cc:	f040 817a 	bne.w	800a9c4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a6d0:	7bbb      	ldrb	r3, [r7, #14]
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7ff fe85 	bl	800a3e4 <USBD_CoreFindEP>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6de:	7b7b      	ldrb	r3, [r7, #13]
 800a6e0:	2bff      	cmp	r3, #255	@ 0xff
 800a6e2:	f000 8174 	beq.w	800a9ce <USBD_StdEPReq+0x32e>
 800a6e6:	7b7b      	ldrb	r3, [r7, #13]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f040 8170 	bne.w	800a9ce <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a6ee:	7b7a      	ldrb	r2, [r7, #13]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a6f6:	7b7a      	ldrb	r2, [r7, #13]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	32ae      	adds	r2, #174	@ 0xae
 800a6fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 8163 	beq.w	800a9ce <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a708:	7b7a      	ldrb	r2, [r7, #13]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	32ae      	adds	r2, #174	@ 0xae
 800a70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	6839      	ldr	r1, [r7, #0]
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	4798      	blx	r3
 800a71a:	4603      	mov	r3, r0
 800a71c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a71e:	e156      	b.n	800a9ce <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	785b      	ldrb	r3, [r3, #1]
 800a724:	2b03      	cmp	r3, #3
 800a726:	d008      	beq.n	800a73a <USBD_StdEPReq+0x9a>
 800a728:	2b03      	cmp	r3, #3
 800a72a:	f300 8145 	bgt.w	800a9b8 <USBD_StdEPReq+0x318>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	f000 809b 	beq.w	800a86a <USBD_StdEPReq+0x1ca>
 800a734:	2b01      	cmp	r3, #1
 800a736:	d03c      	beq.n	800a7b2 <USBD_StdEPReq+0x112>
 800a738:	e13e      	b.n	800a9b8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a740:	b2db      	uxtb	r3, r3
 800a742:	2b02      	cmp	r3, #2
 800a744:	d002      	beq.n	800a74c <USBD_StdEPReq+0xac>
 800a746:	2b03      	cmp	r3, #3
 800a748:	d016      	beq.n	800a778 <USBD_StdEPReq+0xd8>
 800a74a:	e02c      	b.n	800a7a6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a74c:	7bbb      	ldrb	r3, [r7, #14]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00d      	beq.n	800a76e <USBD_StdEPReq+0xce>
 800a752:	7bbb      	ldrb	r3, [r7, #14]
 800a754:	2b80      	cmp	r3, #128	@ 0x80
 800a756:	d00a      	beq.n	800a76e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a758:	7bbb      	ldrb	r3, [r7, #14]
 800a75a:	4619      	mov	r1, r3
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f001 fa45 	bl	800bbec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a762:	2180      	movs	r1, #128	@ 0x80
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f001 fa41 	bl	800bbec <USBD_LL_StallEP>
 800a76a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a76c:	e020      	b.n	800a7b0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a76e:	6839      	ldr	r1, [r7, #0]
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 fca4 	bl	800b0be <USBD_CtlError>
              break;
 800a776:	e01b      	b.n	800a7b0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	885b      	ldrh	r3, [r3, #2]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10e      	bne.n	800a79e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a780:	7bbb      	ldrb	r3, [r7, #14]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d00b      	beq.n	800a79e <USBD_StdEPReq+0xfe>
 800a786:	7bbb      	ldrb	r3, [r7, #14]
 800a788:	2b80      	cmp	r3, #128	@ 0x80
 800a78a:	d008      	beq.n	800a79e <USBD_StdEPReq+0xfe>
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	88db      	ldrh	r3, [r3, #6]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d104      	bne.n	800a79e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a794:	7bbb      	ldrb	r3, [r7, #14]
 800a796:	4619      	mov	r1, r3
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f001 fa27 	bl	800bbec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 fd58 	bl	800b254 <USBD_CtlSendStatus>

              break;
 800a7a4:	e004      	b.n	800a7b0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 fc88 	bl	800b0be <USBD_CtlError>
              break;
 800a7ae:	bf00      	nop
          }
          break;
 800a7b0:	e107      	b.n	800a9c2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	2b02      	cmp	r3, #2
 800a7bc:	d002      	beq.n	800a7c4 <USBD_StdEPReq+0x124>
 800a7be:	2b03      	cmp	r3, #3
 800a7c0:	d016      	beq.n	800a7f0 <USBD_StdEPReq+0x150>
 800a7c2:	e04b      	b.n	800a85c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7c4:	7bbb      	ldrb	r3, [r7, #14]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d00d      	beq.n	800a7e6 <USBD_StdEPReq+0x146>
 800a7ca:	7bbb      	ldrb	r3, [r7, #14]
 800a7cc:	2b80      	cmp	r3, #128	@ 0x80
 800a7ce:	d00a      	beq.n	800a7e6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a7d0:	7bbb      	ldrb	r3, [r7, #14]
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f001 fa09 	bl	800bbec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a7da:	2180      	movs	r1, #128	@ 0x80
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f001 fa05 	bl	800bbec <USBD_LL_StallEP>
 800a7e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7e4:	e040      	b.n	800a868 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a7e6:	6839      	ldr	r1, [r7, #0]
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 fc68 	bl	800b0be <USBD_CtlError>
              break;
 800a7ee:	e03b      	b.n	800a868 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	885b      	ldrh	r3, [r3, #2]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d136      	bne.n	800a866 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a7f8:	7bbb      	ldrb	r3, [r7, #14]
 800a7fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d004      	beq.n	800a80c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a802:	7bbb      	ldrb	r3, [r7, #14]
 800a804:	4619      	mov	r1, r3
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f001 fa26 	bl	800bc58 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 fd21 	bl	800b254 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a812:	7bbb      	ldrb	r3, [r7, #14]
 800a814:	4619      	mov	r1, r3
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7ff fde4 	bl	800a3e4 <USBD_CoreFindEP>
 800a81c:	4603      	mov	r3, r0
 800a81e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a820:	7b7b      	ldrb	r3, [r7, #13]
 800a822:	2bff      	cmp	r3, #255	@ 0xff
 800a824:	d01f      	beq.n	800a866 <USBD_StdEPReq+0x1c6>
 800a826:	7b7b      	ldrb	r3, [r7, #13]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d11c      	bne.n	800a866 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a82c:	7b7a      	ldrb	r2, [r7, #13]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a834:	7b7a      	ldrb	r2, [r7, #13]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	32ae      	adds	r2, #174	@ 0xae
 800a83a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d010      	beq.n	800a866 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a844:	7b7a      	ldrb	r2, [r7, #13]
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	32ae      	adds	r2, #174	@ 0xae
 800a84a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	6839      	ldr	r1, [r7, #0]
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	4798      	blx	r3
 800a856:	4603      	mov	r3, r0
 800a858:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a85a:	e004      	b.n	800a866 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a85c:	6839      	ldr	r1, [r7, #0]
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fc2d 	bl	800b0be <USBD_CtlError>
              break;
 800a864:	e000      	b.n	800a868 <USBD_StdEPReq+0x1c8>
              break;
 800a866:	bf00      	nop
          }
          break;
 800a868:	e0ab      	b.n	800a9c2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a870:	b2db      	uxtb	r3, r3
 800a872:	2b02      	cmp	r3, #2
 800a874:	d002      	beq.n	800a87c <USBD_StdEPReq+0x1dc>
 800a876:	2b03      	cmp	r3, #3
 800a878:	d032      	beq.n	800a8e0 <USBD_StdEPReq+0x240>
 800a87a:	e097      	b.n	800a9ac <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a87c:	7bbb      	ldrb	r3, [r7, #14]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d007      	beq.n	800a892 <USBD_StdEPReq+0x1f2>
 800a882:	7bbb      	ldrb	r3, [r7, #14]
 800a884:	2b80      	cmp	r3, #128	@ 0x80
 800a886:	d004      	beq.n	800a892 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fc17 	bl	800b0be <USBD_CtlError>
                break;
 800a890:	e091      	b.n	800a9b6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a892:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a896:	2b00      	cmp	r3, #0
 800a898:	da0b      	bge.n	800a8b2 <USBD_StdEPReq+0x212>
 800a89a:	7bbb      	ldrb	r3, [r7, #14]
 800a89c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	009b      	lsls	r3, r3, #2
 800a8a4:	4413      	add	r3, r2
 800a8a6:	009b      	lsls	r3, r3, #2
 800a8a8:	3310      	adds	r3, #16
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	4413      	add	r3, r2
 800a8ae:	3304      	adds	r3, #4
 800a8b0:	e00b      	b.n	800a8ca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a8b2:	7bbb      	ldrb	r3, [r7, #14]
 800a8b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8b8:	4613      	mov	r3, r2
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	4413      	add	r3, r2
 800a8be:	009b      	lsls	r3, r3, #2
 800a8c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	3304      	adds	r3, #4
 800a8ca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	2202      	movs	r2, #2
 800a8d6:	4619      	mov	r1, r3
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 fc61 	bl	800b1a0 <USBD_CtlSendData>
              break;
 800a8de:	e06a      	b.n	800a9b6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a8e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	da11      	bge.n	800a90c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a8e8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ea:	f003 020f 	and.w	r2, r3, #15
 800a8ee:	6879      	ldr	r1, [r7, #4]
 800a8f0:	4613      	mov	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	440b      	add	r3, r1
 800a8fa:	3324      	adds	r3, #36	@ 0x24
 800a8fc:	881b      	ldrh	r3, [r3, #0]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d117      	bne.n	800a932 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fbda 	bl	800b0be <USBD_CtlError>
                  break;
 800a90a:	e054      	b.n	800a9b6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a90c:	7bbb      	ldrb	r3, [r7, #14]
 800a90e:	f003 020f 	and.w	r2, r3, #15
 800a912:	6879      	ldr	r1, [r7, #4]
 800a914:	4613      	mov	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4413      	add	r3, r2
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	440b      	add	r3, r1
 800a91e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a922:	881b      	ldrh	r3, [r3, #0]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d104      	bne.n	800a932 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a928:	6839      	ldr	r1, [r7, #0]
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 fbc7 	bl	800b0be <USBD_CtlError>
                  break;
 800a930:	e041      	b.n	800a9b6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a932:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a936:	2b00      	cmp	r3, #0
 800a938:	da0b      	bge.n	800a952 <USBD_StdEPReq+0x2b2>
 800a93a:	7bbb      	ldrb	r3, [r7, #14]
 800a93c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a940:	4613      	mov	r3, r2
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	4413      	add	r3, r2
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	3310      	adds	r3, #16
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	4413      	add	r3, r2
 800a94e:	3304      	adds	r3, #4
 800a950:	e00b      	b.n	800a96a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a952:	7bbb      	ldrb	r3, [r7, #14]
 800a954:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a958:	4613      	mov	r3, r2
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	4413      	add	r3, r2
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	4413      	add	r3, r2
 800a968:	3304      	adds	r3, #4
 800a96a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a96c:	7bbb      	ldrb	r3, [r7, #14]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d002      	beq.n	800a978 <USBD_StdEPReq+0x2d8>
 800a972:	7bbb      	ldrb	r3, [r7, #14]
 800a974:	2b80      	cmp	r3, #128	@ 0x80
 800a976:	d103      	bne.n	800a980 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	2200      	movs	r2, #0
 800a97c:	601a      	str	r2, [r3, #0]
 800a97e:	e00e      	b.n	800a99e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a980:	7bbb      	ldrb	r3, [r7, #14]
 800a982:	4619      	mov	r1, r3
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f001 f99d 	bl	800bcc4 <USBD_LL_IsStallEP>
 800a98a:	4603      	mov	r3, r0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d003      	beq.n	800a998 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	2201      	movs	r2, #1
 800a994:	601a      	str	r2, [r3, #0]
 800a996:	e002      	b.n	800a99e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	2200      	movs	r2, #0
 800a99c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	2202      	movs	r2, #2
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 fbfb 	bl	800b1a0 <USBD_CtlSendData>
              break;
 800a9aa:	e004      	b.n	800a9b6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a9ac:	6839      	ldr	r1, [r7, #0]
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 fb85 	bl	800b0be <USBD_CtlError>
              break;
 800a9b4:	bf00      	nop
          }
          break;
 800a9b6:	e004      	b.n	800a9c2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 fb7f 	bl	800b0be <USBD_CtlError>
          break;
 800a9c0:	bf00      	nop
      }
      break;
 800a9c2:	e005      	b.n	800a9d0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a9c4:	6839      	ldr	r1, [r7, #0]
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fb79 	bl	800b0be <USBD_CtlError>
      break;
 800a9cc:	e000      	b.n	800a9d0 <USBD_StdEPReq+0x330>
      break;
 800a9ce:	bf00      	nop
  }

  return ret;
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
	...

0800a9dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	885b      	ldrh	r3, [r3, #2]
 800a9f6:	0a1b      	lsrs	r3, r3, #8
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	2b0e      	cmp	r3, #14
 800a9fe:	f200 8152 	bhi.w	800aca6 <USBD_GetDescriptor+0x2ca>
 800aa02:	a201      	add	r2, pc, #4	@ (adr r2, 800aa08 <USBD_GetDescriptor+0x2c>)
 800aa04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa08:	0800aa79 	.word	0x0800aa79
 800aa0c:	0800aa91 	.word	0x0800aa91
 800aa10:	0800aad1 	.word	0x0800aad1
 800aa14:	0800aca7 	.word	0x0800aca7
 800aa18:	0800aca7 	.word	0x0800aca7
 800aa1c:	0800ac47 	.word	0x0800ac47
 800aa20:	0800ac73 	.word	0x0800ac73
 800aa24:	0800aca7 	.word	0x0800aca7
 800aa28:	0800aca7 	.word	0x0800aca7
 800aa2c:	0800aca7 	.word	0x0800aca7
 800aa30:	0800aca7 	.word	0x0800aca7
 800aa34:	0800aca7 	.word	0x0800aca7
 800aa38:	0800aca7 	.word	0x0800aca7
 800aa3c:	0800aca7 	.word	0x0800aca7
 800aa40:	0800aa45 	.word	0x0800aa45
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa4a:	69db      	ldr	r3, [r3, #28]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d00b      	beq.n	800aa68 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa56:	69db      	ldr	r3, [r3, #28]
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	7c12      	ldrb	r2, [r2, #16]
 800aa5c:	f107 0108 	add.w	r1, r7, #8
 800aa60:	4610      	mov	r0, r2
 800aa62:	4798      	blx	r3
 800aa64:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa66:	e126      	b.n	800acb6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aa68:	6839      	ldr	r1, [r7, #0]
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fb27 	bl	800b0be <USBD_CtlError>
        err++;
 800aa70:	7afb      	ldrb	r3, [r7, #11]
 800aa72:	3301      	adds	r3, #1
 800aa74:	72fb      	strb	r3, [r7, #11]
      break;
 800aa76:	e11e      	b.n	800acb6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	7c12      	ldrb	r2, [r2, #16]
 800aa84:	f107 0108 	add.w	r1, r7, #8
 800aa88:	4610      	mov	r0, r2
 800aa8a:	4798      	blx	r3
 800aa8c:	60f8      	str	r0, [r7, #12]
      break;
 800aa8e:	e112      	b.n	800acb6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	7c1b      	ldrb	r3, [r3, #16]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10d      	bne.n	800aab4 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa0:	f107 0208 	add.w	r2, r7, #8
 800aaa4:	4610      	mov	r0, r2
 800aaa6:	4798      	blx	r3
 800aaa8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	3301      	adds	r3, #1
 800aaae:	2202      	movs	r2, #2
 800aab0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aab2:	e100      	b.n	800acb6 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aabc:	f107 0208 	add.w	r2, r7, #8
 800aac0:	4610      	mov	r0, r2
 800aac2:	4798      	blx	r3
 800aac4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	3301      	adds	r3, #1
 800aaca:	2202      	movs	r2, #2
 800aacc:	701a      	strb	r2, [r3, #0]
      break;
 800aace:	e0f2      	b.n	800acb6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	885b      	ldrh	r3, [r3, #2]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b05      	cmp	r3, #5
 800aad8:	f200 80ac 	bhi.w	800ac34 <USBD_GetDescriptor+0x258>
 800aadc:	a201      	add	r2, pc, #4	@ (adr r2, 800aae4 <USBD_GetDescriptor+0x108>)
 800aade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae2:	bf00      	nop
 800aae4:	0800aafd 	.word	0x0800aafd
 800aae8:	0800ab31 	.word	0x0800ab31
 800aaec:	0800ab65 	.word	0x0800ab65
 800aaf0:	0800ab99 	.word	0x0800ab99
 800aaf4:	0800abcd 	.word	0x0800abcd
 800aaf8:	0800ac01 	.word	0x0800ac01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00b      	beq.n	800ab20 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	7c12      	ldrb	r2, [r2, #16]
 800ab14:	f107 0108 	add.w	r1, r7, #8
 800ab18:	4610      	mov	r0, r2
 800ab1a:	4798      	blx	r3
 800ab1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab1e:	e091      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 facb 	bl	800b0be <USBD_CtlError>
            err++;
 800ab28:	7afb      	ldrb	r3, [r7, #11]
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab2e:	e089      	b.n	800ac44 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d00b      	beq.n	800ab54 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab42:	689b      	ldr	r3, [r3, #8]
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	7c12      	ldrb	r2, [r2, #16]
 800ab48:	f107 0108 	add.w	r1, r7, #8
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	4798      	blx	r3
 800ab50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab52:	e077      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab54:	6839      	ldr	r1, [r7, #0]
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 fab1 	bl	800b0be <USBD_CtlError>
            err++;
 800ab5c:	7afb      	ldrb	r3, [r7, #11]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	72fb      	strb	r3, [r7, #11]
          break;
 800ab62:	e06f      	b.n	800ac44 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d00b      	beq.n	800ab88 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	7c12      	ldrb	r2, [r2, #16]
 800ab7c:	f107 0108 	add.w	r1, r7, #8
 800ab80:	4610      	mov	r0, r2
 800ab82:	4798      	blx	r3
 800ab84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab86:	e05d      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab88:	6839      	ldr	r1, [r7, #0]
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 fa97 	bl	800b0be <USBD_CtlError>
            err++;
 800ab90:	7afb      	ldrb	r3, [r7, #11]
 800ab92:	3301      	adds	r3, #1
 800ab94:	72fb      	strb	r3, [r7, #11]
          break;
 800ab96:	e055      	b.n	800ac44 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab9e:	691b      	ldr	r3, [r3, #16]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d00b      	beq.n	800abbc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	7c12      	ldrb	r2, [r2, #16]
 800abb0:	f107 0108 	add.w	r1, r7, #8
 800abb4:	4610      	mov	r0, r2
 800abb6:	4798      	blx	r3
 800abb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abba:	e043      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800abbc:	6839      	ldr	r1, [r7, #0]
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f000 fa7d 	bl	800b0be <USBD_CtlError>
            err++;
 800abc4:	7afb      	ldrb	r3, [r7, #11]
 800abc6:	3301      	adds	r3, #1
 800abc8:	72fb      	strb	r3, [r7, #11]
          break;
 800abca:	e03b      	b.n	800ac44 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abd2:	695b      	ldr	r3, [r3, #20]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d00b      	beq.n	800abf0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abde:	695b      	ldr	r3, [r3, #20]
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	7c12      	ldrb	r2, [r2, #16]
 800abe4:	f107 0108 	add.w	r1, r7, #8
 800abe8:	4610      	mov	r0, r2
 800abea:	4798      	blx	r3
 800abec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abee:	e029      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800abf0:	6839      	ldr	r1, [r7, #0]
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 fa63 	bl	800b0be <USBD_CtlError>
            err++;
 800abf8:	7afb      	ldrb	r3, [r7, #11]
 800abfa:	3301      	adds	r3, #1
 800abfc:	72fb      	strb	r3, [r7, #11]
          break;
 800abfe:	e021      	b.n	800ac44 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d00b      	beq.n	800ac24 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac12:	699b      	ldr	r3, [r3, #24]
 800ac14:	687a      	ldr	r2, [r7, #4]
 800ac16:	7c12      	ldrb	r2, [r2, #16]
 800ac18:	f107 0108 	add.w	r1, r7, #8
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	4798      	blx	r3
 800ac20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac22:	e00f      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac24:	6839      	ldr	r1, [r7, #0]
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f000 fa49 	bl	800b0be <USBD_CtlError>
            err++;
 800ac2c:	7afb      	ldrb	r3, [r7, #11]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	72fb      	strb	r3, [r7, #11]
          break;
 800ac32:	e007      	b.n	800ac44 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac34:	6839      	ldr	r1, [r7, #0]
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 fa41 	bl	800b0be <USBD_CtlError>
          err++;
 800ac3c:	7afb      	ldrb	r3, [r7, #11]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ac42:	bf00      	nop
      }
      break;
 800ac44:	e037      	b.n	800acb6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	7c1b      	ldrb	r3, [r3, #16]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d109      	bne.n	800ac62 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac56:	f107 0208 	add.w	r2, r7, #8
 800ac5a:	4610      	mov	r0, r2
 800ac5c:	4798      	blx	r3
 800ac5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac60:	e029      	b.n	800acb6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac62:	6839      	ldr	r1, [r7, #0]
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fa2a 	bl	800b0be <USBD_CtlError>
        err++;
 800ac6a:	7afb      	ldrb	r3, [r7, #11]
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	72fb      	strb	r3, [r7, #11]
      break;
 800ac70:	e021      	b.n	800acb6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	7c1b      	ldrb	r3, [r3, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d10d      	bne.n	800ac96 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac82:	f107 0208 	add.w	r2, r7, #8
 800ac86:	4610      	mov	r0, r2
 800ac88:	4798      	blx	r3
 800ac8a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	2207      	movs	r2, #7
 800ac92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac94:	e00f      	b.n	800acb6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac96:	6839      	ldr	r1, [r7, #0]
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 fa10 	bl	800b0be <USBD_CtlError>
        err++;
 800ac9e:	7afb      	ldrb	r3, [r7, #11]
 800aca0:	3301      	adds	r3, #1
 800aca2:	72fb      	strb	r3, [r7, #11]
      break;
 800aca4:	e007      	b.n	800acb6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800aca6:	6839      	ldr	r1, [r7, #0]
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fa08 	bl	800b0be <USBD_CtlError>
      err++;
 800acae:	7afb      	ldrb	r3, [r7, #11]
 800acb0:	3301      	adds	r3, #1
 800acb2:	72fb      	strb	r3, [r7, #11]
      break;
 800acb4:	bf00      	nop
  }

  if (err != 0U)
 800acb6:	7afb      	ldrb	r3, [r7, #11]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d11e      	bne.n	800acfa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	88db      	ldrh	r3, [r3, #6]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d016      	beq.n	800acf2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800acc4:	893b      	ldrh	r3, [r7, #8]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00e      	beq.n	800ace8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	88da      	ldrh	r2, [r3, #6]
 800acce:	893b      	ldrh	r3, [r7, #8]
 800acd0:	4293      	cmp	r3, r2
 800acd2:	bf28      	it	cs
 800acd4:	4613      	movcs	r3, r2
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800acda:	893b      	ldrh	r3, [r7, #8]
 800acdc:	461a      	mov	r2, r3
 800acde:	68f9      	ldr	r1, [r7, #12]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fa5d 	bl	800b1a0 <USBD_CtlSendData>
 800ace6:	e009      	b.n	800acfc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ace8:	6839      	ldr	r1, [r7, #0]
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f000 f9e7 	bl	800b0be <USBD_CtlError>
 800acf0:	e004      	b.n	800acfc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 faae 	bl	800b254 <USBD_CtlSendStatus>
 800acf8:	e000      	b.n	800acfc <USBD_GetDescriptor+0x320>
    return;
 800acfa:	bf00      	nop
  }
}
 800acfc:	3710      	adds	r7, #16
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop

0800ad04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	889b      	ldrh	r3, [r3, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d131      	bne.n	800ad7a <USBD_SetAddress+0x76>
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	88db      	ldrh	r3, [r3, #6]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d12d      	bne.n	800ad7a <USBD_SetAddress+0x76>
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	885b      	ldrh	r3, [r3, #2]
 800ad22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad24:	d829      	bhi.n	800ad7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	885b      	ldrh	r3, [r3, #2]
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad38:	b2db      	uxtb	r3, r3
 800ad3a:	2b03      	cmp	r3, #3
 800ad3c:	d104      	bne.n	800ad48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad3e:	6839      	ldr	r1, [r7, #0]
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 f9bc 	bl	800b0be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad46:	e01d      	b.n	800ad84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	7bfa      	ldrb	r2, [r7, #15]
 800ad4c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad50:	7bfb      	ldrb	r3, [r7, #15]
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 ffe1 	bl	800bd1c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 fa7a 	bl	800b254 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ad60:	7bfb      	ldrb	r3, [r7, #15]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d004      	beq.n	800ad70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2202      	movs	r2, #2
 800ad6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad6e:	e009      	b.n	800ad84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2201      	movs	r2, #1
 800ad74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad78:	e004      	b.n	800ad84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ad7a:	6839      	ldr	r1, [r7, #0]
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 f99e 	bl	800b0be <USBD_CtlError>
  }
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad96:	2300      	movs	r3, #0
 800ad98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	885b      	ldrh	r3, [r3, #2]
 800ad9e:	b2da      	uxtb	r2, r3
 800ada0:	4b4e      	ldr	r3, [pc, #312]	@ (800aedc <USBD_SetConfig+0x150>)
 800ada2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ada4:	4b4d      	ldr	r3, [pc, #308]	@ (800aedc <USBD_SetConfig+0x150>)
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d905      	bls.n	800adb8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800adac:	6839      	ldr	r1, [r7, #0]
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 f985 	bl	800b0be <USBD_CtlError>
    return USBD_FAIL;
 800adb4:	2303      	movs	r3, #3
 800adb6:	e08c      	b.n	800aed2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d002      	beq.n	800adca <USBD_SetConfig+0x3e>
 800adc4:	2b03      	cmp	r3, #3
 800adc6:	d029      	beq.n	800ae1c <USBD_SetConfig+0x90>
 800adc8:	e075      	b.n	800aeb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800adca:	4b44      	ldr	r3, [pc, #272]	@ (800aedc <USBD_SetConfig+0x150>)
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d020      	beq.n	800ae14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800add2:	4b42      	ldr	r3, [pc, #264]	@ (800aedc <USBD_SetConfig+0x150>)
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	461a      	mov	r2, r3
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800addc:	4b3f      	ldr	r3, [pc, #252]	@ (800aedc <USBD_SetConfig+0x150>)
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7fe ffb9 	bl	8009d5a <USBD_SetClassConfig>
 800ade8:	4603      	mov	r3, r0
 800adea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800adec:	7bfb      	ldrb	r3, [r7, #15]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d008      	beq.n	800ae04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800adf2:	6839      	ldr	r1, [r7, #0]
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 f962 	bl	800b0be <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2202      	movs	r2, #2
 800adfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae02:	e065      	b.n	800aed0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 fa25 	bl	800b254 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2203      	movs	r2, #3
 800ae0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ae12:	e05d      	b.n	800aed0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 fa1d 	bl	800b254 <USBD_CtlSendStatus>
      break;
 800ae1a:	e059      	b.n	800aed0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae1c:	4b2f      	ldr	r3, [pc, #188]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d112      	bne.n	800ae4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2202      	movs	r2, #2
 800ae28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ae2c:	4b2b      	ldr	r3, [pc, #172]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	461a      	mov	r2, r3
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae36:	4b29      	ldr	r3, [pc, #164]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f7fe ffa8 	bl	8009d92 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fa06 	bl	800b254 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae48:	e042      	b.n	800aed0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ae4a:	4b24      	ldr	r3, [pc, #144]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae4c:	781b      	ldrb	r3, [r3, #0]
 800ae4e:	461a      	mov	r2, r3
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d02a      	beq.n	800aeae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	4619      	mov	r1, r3
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f7fe ff96 	bl	8009d92 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ae66:	4b1d      	ldr	r3, [pc, #116]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae70:	4b1a      	ldr	r3, [pc, #104]	@ (800aedc <USBD_SetConfig+0x150>)
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	4619      	mov	r1, r3
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f7fe ff6f 	bl	8009d5a <USBD_SetClassConfig>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ae80:	7bfb      	ldrb	r3, [r7, #15]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d00f      	beq.n	800aea6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ae86:	6839      	ldr	r1, [r7, #0]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f918 	bl	800b0be <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	4619      	mov	r1, r3
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f7fe ff7b 	bl	8009d92 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2202      	movs	r2, #2
 800aea0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aea4:	e014      	b.n	800aed0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f000 f9d4 	bl	800b254 <USBD_CtlSendStatus>
      break;
 800aeac:	e010      	b.n	800aed0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 f9d0 	bl	800b254 <USBD_CtlSendStatus>
      break;
 800aeb4:	e00c      	b.n	800aed0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aeb6:	6839      	ldr	r1, [r7, #0]
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f000 f900 	bl	800b0be <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aebe:	4b07      	ldr	r3, [pc, #28]	@ (800aedc <USBD_SetConfig+0x150>)
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	4619      	mov	r1, r3
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f7fe ff64 	bl	8009d92 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aeca:	2303      	movs	r3, #3
 800aecc:	73fb      	strb	r3, [r7, #15]
      break;
 800aece:	bf00      	nop
  }

  return ret;
 800aed0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3710      	adds	r7, #16
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}
 800aeda:	bf00      	nop
 800aedc:	2000a56c 	.word	0x2000a56c

0800aee0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	88db      	ldrh	r3, [r3, #6]
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d004      	beq.n	800aefc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 f8e2 	bl	800b0be <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aefa:	e023      	b.n	800af44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b02      	cmp	r3, #2
 800af06:	dc02      	bgt.n	800af0e <USBD_GetConfig+0x2e>
 800af08:	2b00      	cmp	r3, #0
 800af0a:	dc03      	bgt.n	800af14 <USBD_GetConfig+0x34>
 800af0c:	e015      	b.n	800af3a <USBD_GetConfig+0x5a>
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d00b      	beq.n	800af2a <USBD_GetConfig+0x4a>
 800af12:	e012      	b.n	800af3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	3308      	adds	r3, #8
 800af1e:	2201      	movs	r2, #1
 800af20:	4619      	mov	r1, r3
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f000 f93c 	bl	800b1a0 <USBD_CtlSendData>
        break;
 800af28:	e00c      	b.n	800af44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	3304      	adds	r3, #4
 800af2e:	2201      	movs	r2, #1
 800af30:	4619      	mov	r1, r3
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f934 	bl	800b1a0 <USBD_CtlSendData>
        break;
 800af38:	e004      	b.n	800af44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af3a:	6839      	ldr	r1, [r7, #0]
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f8be 	bl	800b0be <USBD_CtlError>
        break;
 800af42:	bf00      	nop
}
 800af44:	bf00      	nop
 800af46:	3708      	adds	r7, #8
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}

0800af4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b082      	sub	sp, #8
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af5c:	b2db      	uxtb	r3, r3
 800af5e:	3b01      	subs	r3, #1
 800af60:	2b02      	cmp	r3, #2
 800af62:	d81e      	bhi.n	800afa2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	88db      	ldrh	r3, [r3, #6]
 800af68:	2b02      	cmp	r3, #2
 800af6a:	d004      	beq.n	800af76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800af6c:	6839      	ldr	r1, [r7, #0]
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 f8a5 	bl	800b0be <USBD_CtlError>
        break;
 800af74:	e01a      	b.n	800afac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2201      	movs	r2, #1
 800af7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800af82:	2b00      	cmp	r3, #0
 800af84:	d005      	beq.n	800af92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	f043 0202 	orr.w	r2, r3, #2
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	330c      	adds	r3, #12
 800af96:	2202      	movs	r2, #2
 800af98:	4619      	mov	r1, r3
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 f900 	bl	800b1a0 <USBD_CtlSendData>
      break;
 800afa0:	e004      	b.n	800afac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800afa2:	6839      	ldr	r1, [r7, #0]
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 f88a 	bl	800b0be <USBD_CtlError>
      break;
 800afaa:	bf00      	nop
  }
}
 800afac:	bf00      	nop
 800afae:	3708      	adds	r7, #8
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b082      	sub	sp, #8
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	885b      	ldrh	r3, [r3, #2]
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d107      	bne.n	800afd6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2201      	movs	r2, #1
 800afca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 f940 	bl	800b254 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800afd4:	e013      	b.n	800affe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	885b      	ldrh	r3, [r3, #2]
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d10b      	bne.n	800aff6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	889b      	ldrh	r3, [r3, #4]
 800afe2:	0a1b      	lsrs	r3, r3, #8
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	b2da      	uxtb	r2, r3
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 f930 	bl	800b254 <USBD_CtlSendStatus>
}
 800aff4:	e003      	b.n	800affe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800aff6:	6839      	ldr	r1, [r7, #0]
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f000 f860 	bl	800b0be <USBD_CtlError>
}
 800affe:	bf00      	nop
 800b000:	3708      	adds	r7, #8
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}

0800b006 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b082      	sub	sp, #8
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b016:	b2db      	uxtb	r3, r3
 800b018:	3b01      	subs	r3, #1
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d80b      	bhi.n	800b036 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	885b      	ldrh	r3, [r3, #2]
 800b022:	2b01      	cmp	r3, #1
 800b024:	d10c      	bne.n	800b040 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2200      	movs	r2, #0
 800b02a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f910 	bl	800b254 <USBD_CtlSendStatus>
      }
      break;
 800b034:	e004      	b.n	800b040 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b036:	6839      	ldr	r1, [r7, #0]
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f000 f840 	bl	800b0be <USBD_CtlError>
      break;
 800b03e:	e000      	b.n	800b042 <USBD_ClrFeature+0x3c>
      break;
 800b040:	bf00      	nop
  }
}
 800b042:	bf00      	nop
 800b044:	3708      	adds	r7, #8
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b084      	sub	sp, #16
 800b04e:	af00      	add	r7, sp, #0
 800b050:	6078      	str	r0, [r7, #4]
 800b052:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	781a      	ldrb	r2, [r3, #0]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	3301      	adds	r3, #1
 800b064:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	781a      	ldrb	r2, [r3, #0]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	3301      	adds	r3, #1
 800b072:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b074:	68f8      	ldr	r0, [r7, #12]
 800b076:	f7ff fa16 	bl	800a4a6 <SWAPBYTE>
 800b07a:	4603      	mov	r3, r0
 800b07c:	461a      	mov	r2, r3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	3301      	adds	r3, #1
 800b086:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	3301      	adds	r3, #1
 800b08c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b08e:	68f8      	ldr	r0, [r7, #12]
 800b090:	f7ff fa09 	bl	800a4a6 <SWAPBYTE>
 800b094:	4603      	mov	r3, r0
 800b096:	461a      	mov	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b0a8:	68f8      	ldr	r0, [r7, #12]
 800b0aa:	f7ff f9fc 	bl	800a4a6 <SWAPBYTE>
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	80da      	strh	r2, [r3, #6]
}
 800b0b6:	bf00      	nop
 800b0b8:	3710      	adds	r7, #16
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}

0800b0be <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b082      	sub	sp, #8
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
 800b0c6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0c8:	2180      	movs	r1, #128	@ 0x80
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 fd8e 	bl	800bbec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b0d0:	2100      	movs	r1, #0
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 fd8a 	bl	800bbec <USBD_LL_StallEP>
}
 800b0d8:	bf00      	nop
 800b0da:	3708      	adds	r7, #8
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	60f8      	str	r0, [r7, #12]
 800b0e8:	60b9      	str	r1, [r7, #8]
 800b0ea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d036      	beq.n	800b164 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b0fa:	6938      	ldr	r0, [r7, #16]
 800b0fc:	f000 f836 	bl	800b16c <USBD_GetLen>
 800b100:	4603      	mov	r3, r0
 800b102:	3301      	adds	r3, #1
 800b104:	b29b      	uxth	r3, r3
 800b106:	005b      	lsls	r3, r3, #1
 800b108:	b29a      	uxth	r2, r3
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b10e:	7dfb      	ldrb	r3, [r7, #23]
 800b110:	68ba      	ldr	r2, [r7, #8]
 800b112:	4413      	add	r3, r2
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	7812      	ldrb	r2, [r2, #0]
 800b118:	701a      	strb	r2, [r3, #0]
  idx++;
 800b11a:	7dfb      	ldrb	r3, [r7, #23]
 800b11c:	3301      	adds	r3, #1
 800b11e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b120:	7dfb      	ldrb	r3, [r7, #23]
 800b122:	68ba      	ldr	r2, [r7, #8]
 800b124:	4413      	add	r3, r2
 800b126:	2203      	movs	r2, #3
 800b128:	701a      	strb	r2, [r3, #0]
  idx++;
 800b12a:	7dfb      	ldrb	r3, [r7, #23]
 800b12c:	3301      	adds	r3, #1
 800b12e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b130:	e013      	b.n	800b15a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b132:	7dfb      	ldrb	r3, [r7, #23]
 800b134:	68ba      	ldr	r2, [r7, #8]
 800b136:	4413      	add	r3, r2
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	7812      	ldrb	r2, [r2, #0]
 800b13c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	3301      	adds	r3, #1
 800b142:	613b      	str	r3, [r7, #16]
    idx++;
 800b144:	7dfb      	ldrb	r3, [r7, #23]
 800b146:	3301      	adds	r3, #1
 800b148:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b14a:	7dfb      	ldrb	r3, [r7, #23]
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	4413      	add	r3, r2
 800b150:	2200      	movs	r2, #0
 800b152:	701a      	strb	r2, [r3, #0]
    idx++;
 800b154:	7dfb      	ldrb	r3, [r7, #23]
 800b156:	3301      	adds	r3, #1
 800b158:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d1e7      	bne.n	800b132 <USBD_GetString+0x52>
 800b162:	e000      	b.n	800b166 <USBD_GetString+0x86>
    return;
 800b164:	bf00      	nop
  }
}
 800b166:	3718      	adds	r7, #24
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b174:	2300      	movs	r3, #0
 800b176:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b17c:	e005      	b.n	800b18a <USBD_GetLen+0x1e>
  {
    len++;
 800b17e:	7bfb      	ldrb	r3, [r7, #15]
 800b180:	3301      	adds	r3, #1
 800b182:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	3301      	adds	r3, #1
 800b188:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d1f5      	bne.n	800b17e <USBD_GetLen+0x12>
  }

  return len;
 800b192:	7bfb      	ldrb	r3, [r7, #15]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3714      	adds	r7, #20
 800b198:	46bd      	mov	sp, r7
 800b19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19e:	4770      	bx	lr

0800b1a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	68ba      	ldr	r2, [r7, #8]
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	f000 fdde 	bl	800bd88 <USBD_LL_Transmit>

  return USBD_OK;
 800b1cc:	2300      	movs	r3, #0
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	60f8      	str	r0, [r7, #12]
 800b1de:	60b9      	str	r1, [r7, #8]
 800b1e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	68ba      	ldr	r2, [r7, #8]
 800b1e6:	2100      	movs	r1, #0
 800b1e8:	68f8      	ldr	r0, [r7, #12]
 800b1ea:	f000 fdcd 	bl	800bd88 <USBD_LL_Transmit>

  return USBD_OK;
 800b1ee:	2300      	movs	r3, #0
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3710      	adds	r7, #16
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	60f8      	str	r0, [r7, #12]
 800b200:	60b9      	str	r1, [r7, #8]
 800b202:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2203      	movs	r2, #3
 800b208:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	2100      	movs	r1, #0
 800b222:	68f8      	ldr	r0, [r7, #12]
 800b224:	f000 fde8 	bl	800bdf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b228:	2300      	movs	r3, #0
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}

0800b232 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b232:	b580      	push	{r7, lr}
 800b234:	b084      	sub	sp, #16
 800b236:	af00      	add	r7, sp, #0
 800b238:	60f8      	str	r0, [r7, #12]
 800b23a:	60b9      	str	r1, [r7, #8]
 800b23c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	2100      	movs	r1, #0
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f000 fdd7 	bl	800bdf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3710      	adds	r7, #16
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2204      	movs	r2, #4
 800b260:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b264:	2300      	movs	r3, #0
 800b266:	2200      	movs	r2, #0
 800b268:	2100      	movs	r1, #0
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 fd8c 	bl	800bd88 <USBD_LL_Transmit>

  return USBD_OK;
 800b270:	2300      	movs	r3, #0
}
 800b272:	4618      	mov	r0, r3
 800b274:	3708      	adds	r7, #8
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b082      	sub	sp, #8
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2205      	movs	r2, #5
 800b286:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b28a:	2300      	movs	r3, #0
 800b28c:	2200      	movs	r2, #0
 800b28e:	2100      	movs	r1, #0
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f000 fdb1 	bl	800bdf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	4912      	ldr	r1, [pc, #72]	@ (800b2f0 <MX_USB_DEVICE_Init+0x50>)
 800b2a8:	4812      	ldr	r0, [pc, #72]	@ (800b2f4 <MX_USB_DEVICE_Init+0x54>)
 800b2aa:	f7fe fcd9 	bl	8009c60 <USBD_Init>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d001      	beq.n	800b2b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b2b4:	f7f5 fe61 	bl	8000f7a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b2b8:	490f      	ldr	r1, [pc, #60]	@ (800b2f8 <MX_USB_DEVICE_Init+0x58>)
 800b2ba:	480e      	ldr	r0, [pc, #56]	@ (800b2f4 <MX_USB_DEVICE_Init+0x54>)
 800b2bc:	f7fe fd00 	bl	8009cc0 <USBD_RegisterClass>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b2c6:	f7f5 fe58 	bl	8000f7a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b2ca:	490c      	ldr	r1, [pc, #48]	@ (800b2fc <MX_USB_DEVICE_Init+0x5c>)
 800b2cc:	4809      	ldr	r0, [pc, #36]	@ (800b2f4 <MX_USB_DEVICE_Init+0x54>)
 800b2ce:	f7fe fbf7 	bl	8009ac0 <USBD_CDC_RegisterInterface>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b2d8:	f7f5 fe4f 	bl	8000f7a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b2dc:	4805      	ldr	r0, [pc, #20]	@ (800b2f4 <MX_USB_DEVICE_Init+0x54>)
 800b2de:	f7fe fd25 	bl	8009d2c <USBD_Start>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b2e8:	f7f5 fe47 	bl	8000f7a <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b2ec:	bf00      	nop
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	200000ac 	.word	0x200000ac
 800b2f4:	2000a570 	.word	0x2000a570
 800b2f8:	20000018 	.word	0x20000018
 800b2fc:	20000098 	.word	0x20000098

0800b300 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b304:	2200      	movs	r2, #0
 800b306:	4905      	ldr	r1, [pc, #20]	@ (800b31c <CDC_Init_FS+0x1c>)
 800b308:	4805      	ldr	r0, [pc, #20]	@ (800b320 <CDC_Init_FS+0x20>)
 800b30a:	f7fe fbf3 	bl	8009af4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b30e:	4905      	ldr	r1, [pc, #20]	@ (800b324 <CDC_Init_FS+0x24>)
 800b310:	4803      	ldr	r0, [pc, #12]	@ (800b320 <CDC_Init_FS+0x20>)
 800b312:	f7fe fc11 	bl	8009b38 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b316:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b318:	4618      	mov	r0, r3
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	2000b04c 	.word	0x2000b04c
 800b320:	2000a570 	.word	0x2000a570
 800b324:	2000a84c 	.word	0x2000a84c

0800b328 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b328:	b480      	push	{r7}
 800b32a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b32c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b32e:	4618      	mov	r0, r3
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	4603      	mov	r3, r0
 800b340:	6039      	str	r1, [r7, #0]
 800b342:	71fb      	strb	r3, [r7, #7]
 800b344:	4613      	mov	r3, r2
 800b346:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b348:	79fb      	ldrb	r3, [r7, #7]
 800b34a:	2b23      	cmp	r3, #35	@ 0x23
 800b34c:	d84a      	bhi.n	800b3e4 <CDC_Control_FS+0xac>
 800b34e:	a201      	add	r2, pc, #4	@ (adr r2, 800b354 <CDC_Control_FS+0x1c>)
 800b350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b354:	0800b3e5 	.word	0x0800b3e5
 800b358:	0800b3e5 	.word	0x0800b3e5
 800b35c:	0800b3e5 	.word	0x0800b3e5
 800b360:	0800b3e5 	.word	0x0800b3e5
 800b364:	0800b3e5 	.word	0x0800b3e5
 800b368:	0800b3e5 	.word	0x0800b3e5
 800b36c:	0800b3e5 	.word	0x0800b3e5
 800b370:	0800b3e5 	.word	0x0800b3e5
 800b374:	0800b3e5 	.word	0x0800b3e5
 800b378:	0800b3e5 	.word	0x0800b3e5
 800b37c:	0800b3e5 	.word	0x0800b3e5
 800b380:	0800b3e5 	.word	0x0800b3e5
 800b384:	0800b3e5 	.word	0x0800b3e5
 800b388:	0800b3e5 	.word	0x0800b3e5
 800b38c:	0800b3e5 	.word	0x0800b3e5
 800b390:	0800b3e5 	.word	0x0800b3e5
 800b394:	0800b3e5 	.word	0x0800b3e5
 800b398:	0800b3e5 	.word	0x0800b3e5
 800b39c:	0800b3e5 	.word	0x0800b3e5
 800b3a0:	0800b3e5 	.word	0x0800b3e5
 800b3a4:	0800b3e5 	.word	0x0800b3e5
 800b3a8:	0800b3e5 	.word	0x0800b3e5
 800b3ac:	0800b3e5 	.word	0x0800b3e5
 800b3b0:	0800b3e5 	.word	0x0800b3e5
 800b3b4:	0800b3e5 	.word	0x0800b3e5
 800b3b8:	0800b3e5 	.word	0x0800b3e5
 800b3bc:	0800b3e5 	.word	0x0800b3e5
 800b3c0:	0800b3e5 	.word	0x0800b3e5
 800b3c4:	0800b3e5 	.word	0x0800b3e5
 800b3c8:	0800b3e5 	.word	0x0800b3e5
 800b3cc:	0800b3e5 	.word	0x0800b3e5
 800b3d0:	0800b3e5 	.word	0x0800b3e5
 800b3d4:	0800b3e5 	.word	0x0800b3e5
 800b3d8:	0800b3e5 	.word	0x0800b3e5
 800b3dc:	0800b3e5 	.word	0x0800b3e5
 800b3e0:	0800b3e5 	.word	0x0800b3e5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b3e4:	bf00      	nop
  }

  return (USBD_OK);
 800b3e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	370c      	adds	r7, #12
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b3fe:	6879      	ldr	r1, [r7, #4]
 800b400:	4808      	ldr	r0, [pc, #32]	@ (800b424 <CDC_Receive_FS+0x30>)
 800b402:	f7fe fb99 	bl	8009b38 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b406:	4807      	ldr	r0, [pc, #28]	@ (800b424 <CDC_Receive_FS+0x30>)
 800b408:	f7fe fbf4 	bl	8009bf4 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); // byvala funkce v main.c
  USB_My_Receive(Buf, *Len);
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	4619      	mov	r1, r3
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f7f5 fb74 	bl	8000b00 <USB_My_Receive>

  return (USBD_OK);
 800b418:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3708      	adds	r7, #8
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	2000a570 	.word	0x2000a570

0800b428 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	460b      	mov	r3, r1
 800b432:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b434:	2300      	movs	r3, #0
 800b436:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b438:	4b0d      	ldr	r3, [pc, #52]	@ (800b470 <CDC_Transmit_FS+0x48>)
 800b43a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b43e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b446:	2b00      	cmp	r3, #0
 800b448:	d001      	beq.n	800b44e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b44a:	2301      	movs	r3, #1
 800b44c:	e00b      	b.n	800b466 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b44e:	887b      	ldrh	r3, [r7, #2]
 800b450:	461a      	mov	r2, r3
 800b452:	6879      	ldr	r1, [r7, #4]
 800b454:	4806      	ldr	r0, [pc, #24]	@ (800b470 <CDC_Transmit_FS+0x48>)
 800b456:	f7fe fb4d 	bl	8009af4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b45a:	4805      	ldr	r0, [pc, #20]	@ (800b470 <CDC_Transmit_FS+0x48>)
 800b45c:	f7fe fb8a 	bl	8009b74 <USBD_CDC_TransmitPacket>
 800b460:	4603      	mov	r3, r0
 800b462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b464:	7bfb      	ldrb	r3, [r7, #15]
}
 800b466:	4618      	mov	r0, r3
 800b468:	3710      	adds	r7, #16
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}
 800b46e:	bf00      	nop
 800b470:	2000a570 	.word	0x2000a570

0800b474 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b474:	b480      	push	{r7}
 800b476:	b087      	sub	sp, #28
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	4613      	mov	r3, r2
 800b480:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b482:	2300      	movs	r3, #0
 800b484:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b486:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	371c      	adds	r7, #28
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr
	...

0800b498 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b498:	b480      	push	{r7}
 800b49a:	b083      	sub	sp, #12
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	6039      	str	r1, [r7, #0]
 800b4a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	2212      	movs	r2, #18
 800b4a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b4aa:	4b03      	ldr	r3, [pc, #12]	@ (800b4b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	370c      	adds	r7, #12
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b6:	4770      	bx	lr
 800b4b8:	200000cc 	.word	0x200000cc

0800b4bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	6039      	str	r1, [r7, #0]
 800b4c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	2204      	movs	r2, #4
 800b4cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b4ce:	4b03      	ldr	r3, [pc, #12]	@ (800b4dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	370c      	adds	r7, #12
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr
 800b4dc:	200000ec 	.word	0x200000ec

0800b4e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	6039      	str	r1, [r7, #0]
 800b4ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4ec:	79fb      	ldrb	r3, [r7, #7]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d105      	bne.n	800b4fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4f2:	683a      	ldr	r2, [r7, #0]
 800b4f4:	4907      	ldr	r1, [pc, #28]	@ (800b514 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4f6:	4808      	ldr	r0, [pc, #32]	@ (800b518 <USBD_FS_ProductStrDescriptor+0x38>)
 800b4f8:	f7ff fdf2 	bl	800b0e0 <USBD_GetString>
 800b4fc:	e004      	b.n	800b508 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4fe:	683a      	ldr	r2, [r7, #0]
 800b500:	4904      	ldr	r1, [pc, #16]	@ (800b514 <USBD_FS_ProductStrDescriptor+0x34>)
 800b502:	4805      	ldr	r0, [pc, #20]	@ (800b518 <USBD_FS_ProductStrDescriptor+0x38>)
 800b504:	f7ff fdec 	bl	800b0e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b508:	4b02      	ldr	r3, [pc, #8]	@ (800b514 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3708      	adds	r7, #8
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	2000b84c 	.word	0x2000b84c
 800b518:	0800bff4 	.word	0x0800bff4

0800b51c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	4603      	mov	r3, r0
 800b524:	6039      	str	r1, [r7, #0]
 800b526:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b528:	683a      	ldr	r2, [r7, #0]
 800b52a:	4904      	ldr	r1, [pc, #16]	@ (800b53c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b52c:	4804      	ldr	r0, [pc, #16]	@ (800b540 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b52e:	f7ff fdd7 	bl	800b0e0 <USBD_GetString>
  return USBD_StrDesc;
 800b532:	4b02      	ldr	r3, [pc, #8]	@ (800b53c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b534:	4618      	mov	r0, r3
 800b536:	3708      	adds	r7, #8
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	2000b84c 	.word	0x2000b84c
 800b540:	0800c00c 	.word	0x0800c00c

0800b544 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	4603      	mov	r3, r0
 800b54c:	6039      	str	r1, [r7, #0]
 800b54e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	221a      	movs	r2, #26
 800b554:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b556:	f000 f855 	bl	800b604 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b55a:	4b02      	ldr	r3, [pc, #8]	@ (800b564 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3708      	adds	r7, #8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}
 800b564:	200000f0 	.word	0x200000f0

0800b568 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b082      	sub	sp, #8
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	4603      	mov	r3, r0
 800b570:	6039      	str	r1, [r7, #0]
 800b572:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b574:	79fb      	ldrb	r3, [r7, #7]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d105      	bne.n	800b586 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b57a:	683a      	ldr	r2, [r7, #0]
 800b57c:	4907      	ldr	r1, [pc, #28]	@ (800b59c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b57e:	4808      	ldr	r0, [pc, #32]	@ (800b5a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b580:	f7ff fdae 	bl	800b0e0 <USBD_GetString>
 800b584:	e004      	b.n	800b590 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	4904      	ldr	r1, [pc, #16]	@ (800b59c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b58a:	4805      	ldr	r0, [pc, #20]	@ (800b5a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b58c:	f7ff fda8 	bl	800b0e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b590:	4b02      	ldr	r3, [pc, #8]	@ (800b59c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b592:	4618      	mov	r0, r3
 800b594:	3708      	adds	r7, #8
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	2000b84c 	.word	0x2000b84c
 800b5a0:	0800c020 	.word	0x0800c020

0800b5a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b082      	sub	sp, #8
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	6039      	str	r1, [r7, #0]
 800b5ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b5b0:	79fb      	ldrb	r3, [r7, #7]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d105      	bne.n	800b5c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b5b6:	683a      	ldr	r2, [r7, #0]
 800b5b8:	4907      	ldr	r1, [pc, #28]	@ (800b5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b5ba:	4808      	ldr	r0, [pc, #32]	@ (800b5dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b5bc:	f7ff fd90 	bl	800b0e0 <USBD_GetString>
 800b5c0:	e004      	b.n	800b5cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b5c2:	683a      	ldr	r2, [r7, #0]
 800b5c4:	4904      	ldr	r1, [pc, #16]	@ (800b5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b5c6:	4805      	ldr	r0, [pc, #20]	@ (800b5dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b5c8:	f7ff fd8a 	bl	800b0e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b5cc:	4b02      	ldr	r3, [pc, #8]	@ (800b5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3708      	adds	r7, #8
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	2000b84c 	.word	0x2000b84c
 800b5dc:	0800c02c 	.word	0x0800c02c

0800b5e0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	6039      	str	r1, [r7, #0]
 800b5ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	220c      	movs	r2, #12
 800b5f0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b5f2:	4b03      	ldr	r3, [pc, #12]	@ (800b600 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	370c      	adds	r7, #12
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr
 800b600:	200000e0 	.word	0x200000e0

0800b604 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b084      	sub	sp, #16
 800b608:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b60a:	4b0f      	ldr	r3, [pc, #60]	@ (800b648 <Get_SerialNum+0x44>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b610:	4b0e      	ldr	r3, [pc, #56]	@ (800b64c <Get_SerialNum+0x48>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b616:	4b0e      	ldr	r3, [pc, #56]	@ (800b650 <Get_SerialNum+0x4c>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	4413      	add	r3, r2
 800b622:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d009      	beq.n	800b63e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b62a:	2208      	movs	r2, #8
 800b62c:	4909      	ldr	r1, [pc, #36]	@ (800b654 <Get_SerialNum+0x50>)
 800b62e:	68f8      	ldr	r0, [r7, #12]
 800b630:	f000 f814 	bl	800b65c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b634:	2204      	movs	r2, #4
 800b636:	4908      	ldr	r1, [pc, #32]	@ (800b658 <Get_SerialNum+0x54>)
 800b638:	68b8      	ldr	r0, [r7, #8]
 800b63a:	f000 f80f 	bl	800b65c <IntToUnicode>
  }
}
 800b63e:	bf00      	nop
 800b640:	3710      	adds	r7, #16
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}
 800b646:	bf00      	nop
 800b648:	1fff7590 	.word	0x1fff7590
 800b64c:	1fff7594 	.word	0x1fff7594
 800b650:	1fff7598 	.word	0x1fff7598
 800b654:	200000f2 	.word	0x200000f2
 800b658:	20000102 	.word	0x20000102

0800b65c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b087      	sub	sp, #28
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	60b9      	str	r1, [r7, #8]
 800b666:	4613      	mov	r3, r2
 800b668:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b66e:	2300      	movs	r3, #0
 800b670:	75fb      	strb	r3, [r7, #23]
 800b672:	e027      	b.n	800b6c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	0f1b      	lsrs	r3, r3, #28
 800b678:	2b09      	cmp	r3, #9
 800b67a:	d80b      	bhi.n	800b694 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	0f1b      	lsrs	r3, r3, #28
 800b680:	b2da      	uxtb	r2, r3
 800b682:	7dfb      	ldrb	r3, [r7, #23]
 800b684:	005b      	lsls	r3, r3, #1
 800b686:	4619      	mov	r1, r3
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	440b      	add	r3, r1
 800b68c:	3230      	adds	r2, #48	@ 0x30
 800b68e:	b2d2      	uxtb	r2, r2
 800b690:	701a      	strb	r2, [r3, #0]
 800b692:	e00a      	b.n	800b6aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	0f1b      	lsrs	r3, r3, #28
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	7dfb      	ldrb	r3, [r7, #23]
 800b69c:	005b      	lsls	r3, r3, #1
 800b69e:	4619      	mov	r1, r3
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	440b      	add	r3, r1
 800b6a4:	3237      	adds	r2, #55	@ 0x37
 800b6a6:	b2d2      	uxtb	r2, r2
 800b6a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	011b      	lsls	r3, r3, #4
 800b6ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b6b0:	7dfb      	ldrb	r3, [r7, #23]
 800b6b2:	005b      	lsls	r3, r3, #1
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b6be:	7dfb      	ldrb	r3, [r7, #23]
 800b6c0:	3301      	adds	r3, #1
 800b6c2:	75fb      	strb	r3, [r7, #23]
 800b6c4:	7dfa      	ldrb	r2, [r7, #23]
 800b6c6:	79fb      	ldrb	r3, [r7, #7]
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d3d3      	bcc.n	800b674 <IntToUnicode+0x18>
  }
}
 800b6cc:	bf00      	nop
 800b6ce:	bf00      	nop
 800b6d0:	371c      	adds	r7, #28
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d8:	4770      	bx	lr
	...

0800b6dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b0b0      	sub	sp, #192	@ 0xc0
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b6e4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	601a      	str	r2, [r3, #0]
 800b6ec:	605a      	str	r2, [r3, #4]
 800b6ee:	609a      	str	r2, [r3, #8]
 800b6f0:	60da      	str	r2, [r3, #12]
 800b6f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b6f4:	f107 0318 	add.w	r3, r7, #24
 800b6f8:	2294      	movs	r2, #148	@ 0x94
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 fc33 	bl	800bf68 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b70a:	d174      	bne.n	800b7f6 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b70c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b710:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800b712:	2300      	movs	r3, #0
 800b714:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b718:	f107 0318 	add.w	r3, r7, #24
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7fa faef 	bl	8005d00 <HAL_RCCEx_PeriphCLKConfig>
 800b722:	4603      	mov	r3, r0
 800b724:	2b00      	cmp	r3, #0
 800b726:	d001      	beq.n	800b72c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800b728:	f7f5 fc27 	bl	8000f7a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b72c:	4b34      	ldr	r3, [pc, #208]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b72e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b730:	4a33      	ldr	r2, [pc, #204]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b732:	f043 0301 	orr.w	r3, r3, #1
 800b736:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b738:	4b31      	ldr	r3, [pc, #196]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b73a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b73c:	f003 0301 	and.w	r3, r3, #1
 800b740:	617b      	str	r3, [r7, #20]
 800b742:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800b744:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800b748:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b74c:	2302      	movs	r3, #2
 800b74e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b752:	2300      	movs	r3, #0
 800b754:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b758:	2303      	movs	r3, #3
 800b75a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b75e:	230a      	movs	r3, #10
 800b760:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b764:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b768:	4619      	mov	r1, r3
 800b76a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b76e:	f7f7 ff87 	bl	8003680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800b772:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b776:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b77a:	2300      	movs	r3, #0
 800b77c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b780:	2300      	movs	r3, #0
 800b782:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800b786:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b78a:	4619      	mov	r1, r3
 800b78c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b790:	f7f7 ff76 	bl	8003680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b794:	4b1a      	ldr	r3, [pc, #104]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b798:	4a19      	ldr	r2, [pc, #100]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b79a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b79e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b7a0:	4b17      	ldr	r3, [pc, #92]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b7a8:	613b      	str	r3, [r7, #16]
 800b7aa:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b7ac:	4b14      	ldr	r3, [pc, #80]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d114      	bne.n	800b7e2 <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b7b8:	4b11      	ldr	r3, [pc, #68]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7bc:	4a10      	ldr	r2, [pc, #64]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7c2:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7c4:	4b0e      	ldr	r3, [pc, #56]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7cc:	60fb      	str	r3, [r7, #12]
 800b7ce:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800b7d0:	f7f9 fb9e 	bl	8004f10 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b7d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7d8:	4a09      	ldr	r2, [pc, #36]	@ (800b800 <HAL_PCD_MspInit+0x124>)
 800b7da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7de:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7e0:	e001      	b.n	800b7e6 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800b7e2:	f7f9 fb95 	bl	8004f10 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	2043      	movs	r0, #67	@ 0x43
 800b7ec:	f7f7 fc57 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b7f0:	2043      	movs	r0, #67	@ 0x43
 800b7f2:	f7f7 fc70 	bl	80030d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b7f6:	bf00      	nop
 800b7f8:	37c0      	adds	r7, #192	@ 0xc0
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	40021000 	.word	0x40021000

0800b804 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800b818:	4619      	mov	r1, r3
 800b81a:	4610      	mov	r0, r2
 800b81c:	f7fe fad3 	bl	8009dc6 <USBD_LL_SetupStage>
}
 800b820:	bf00      	nop
 800b822:	3708      	adds	r7, #8
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}

0800b828 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	460b      	mov	r3, r1
 800b832:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800b83a:	78fa      	ldrb	r2, [r7, #3]
 800b83c:	6879      	ldr	r1, [r7, #4]
 800b83e:	4613      	mov	r3, r2
 800b840:	00db      	lsls	r3, r3, #3
 800b842:	4413      	add	r3, r2
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	440b      	add	r3, r1
 800b848:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	78fb      	ldrb	r3, [r7, #3]
 800b850:	4619      	mov	r1, r3
 800b852:	f7fe fb0d 	bl	8009e70 <USBD_LL_DataOutStage>
}
 800b856:	bf00      	nop
 800b858:	3708      	adds	r7, #8
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}

0800b85e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b85e:	b580      	push	{r7, lr}
 800b860:	b082      	sub	sp, #8
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
 800b866:	460b      	mov	r3, r1
 800b868:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800b870:	78fa      	ldrb	r2, [r7, #3]
 800b872:	6879      	ldr	r1, [r7, #4]
 800b874:	4613      	mov	r3, r2
 800b876:	00db      	lsls	r3, r3, #3
 800b878:	4413      	add	r3, r2
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	440b      	add	r3, r1
 800b87e:	3348      	adds	r3, #72	@ 0x48
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	78fb      	ldrb	r3, [r7, #3]
 800b884:	4619      	mov	r1, r3
 800b886:	f7fe fba6 	bl	8009fd6 <USBD_LL_DataInStage>
}
 800b88a:	bf00      	nop
 800b88c:	3708      	adds	r7, #8
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}

0800b892 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b892:	b580      	push	{r7, lr}
 800b894:	b082      	sub	sp, #8
 800b896:	af00      	add	r7, sp, #0
 800b898:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7fe fce0 	bl	800a266 <USBD_LL_SOF>
}
 800b8a6:	bf00      	nop
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	b084      	sub	sp, #16
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	691b      	ldr	r3, [r3, #16]
 800b8be:	2b02      	cmp	r3, #2
 800b8c0:	d001      	beq.n	800b8c6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b8c2:	f7f5 fb5a 	bl	8000f7a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b8cc:	7bfa      	ldrb	r2, [r7, #15]
 800b8ce:	4611      	mov	r1, r2
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7fe fc84 	bl	800a1de <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f7fe fc2c 	bl	800a13a <USBD_LL_Reset>
}
 800b8e2:	bf00      	nop
 800b8e4:	3710      	adds	r7, #16
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
	...

0800b8ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	687a      	ldr	r2, [r7, #4]
 800b900:	6812      	ldr	r2, [r2, #0]
 800b902:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b906:	f043 0301 	orr.w	r3, r3, #1
 800b90a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b912:	4618      	mov	r0, r3
 800b914:	f7fe fc73 	bl	800a1fe <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6a1b      	ldr	r3, [r3, #32]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d005      	beq.n	800b92c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b920:	4b04      	ldr	r3, [pc, #16]	@ (800b934 <HAL_PCD_SuspendCallback+0x48>)
 800b922:	691b      	ldr	r3, [r3, #16]
 800b924:	4a03      	ldr	r2, [pc, #12]	@ (800b934 <HAL_PCD_SuspendCallback+0x48>)
 800b926:	f043 0306 	orr.w	r3, r3, #6
 800b92a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b92c:	bf00      	nop
 800b92e:	3708      	adds	r7, #8
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}
 800b934:	e000ed00 	.word	0xe000ed00

0800b938 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	6812      	ldr	r2, [r2, #0]
 800b94e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b952:	f023 0301 	bic.w	r3, r3, #1
 800b956:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a1b      	ldr	r3, [r3, #32]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d007      	beq.n	800b970 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b960:	4b08      	ldr	r3, [pc, #32]	@ (800b984 <HAL_PCD_ResumeCallback+0x4c>)
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	4a07      	ldr	r2, [pc, #28]	@ (800b984 <HAL_PCD_ResumeCallback+0x4c>)
 800b966:	f023 0306 	bic.w	r3, r3, #6
 800b96a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b96c:	f000 faf6 	bl	800bf5c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b976:	4618      	mov	r0, r3
 800b978:	f7fe fc5d 	bl	800a236 <USBD_LL_Resume>
}
 800b97c:	bf00      	nop
 800b97e:	3708      	adds	r7, #8
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}
 800b984:	e000ed00 	.word	0xe000ed00

0800b988 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b99a:	78fa      	ldrb	r2, [r7, #3]
 800b99c:	4611      	mov	r1, r2
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f7fe fcb3 	bl	800a30a <USBD_LL_IsoOUTIncomplete>
}
 800b9a4:	bf00      	nop
 800b9a6:	3708      	adds	r7, #8
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b082      	sub	sp, #8
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	460b      	mov	r3, r1
 800b9b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b9be:	78fa      	ldrb	r2, [r7, #3]
 800b9c0:	4611      	mov	r1, r2
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7fe fc6f 	bl	800a2a6 <USBD_LL_IsoINIncomplete>
}
 800b9c8:	bf00      	nop
 800b9ca:	3708      	adds	r7, #8
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7fe fcc5 	bl	800a36e <USBD_LL_DevConnected>
}
 800b9e4:	bf00      	nop
 800b9e6:	3708      	adds	r7, #8
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7fe fcc2 	bl	800a384 <USBD_LL_DevDisconnected>
}
 800ba00:	bf00      	nop
 800ba02:	3708      	adds	r7, #8
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d13c      	bne.n	800ba92 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ba18:	4a20      	ldr	r2, [pc, #128]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	4a1e      	ldr	r2, [pc, #120]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba24:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ba28:	4b1c      	ldr	r3, [pc, #112]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba2a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ba2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ba30:	4b1a      	ldr	r3, [pc, #104]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba32:	2206      	movs	r2, #6
 800ba34:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ba36:	4b19      	ldr	r3, [pc, #100]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba38:	2202      	movs	r2, #2
 800ba3a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ba3c:	4b17      	ldr	r3, [pc, #92]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba3e:	2202      	movs	r2, #2
 800ba40:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ba42:	4b16      	ldr	r3, [pc, #88]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba44:	2200      	movs	r2, #0
 800ba46:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ba48:	4b14      	ldr	r3, [pc, #80]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ba4e:	4b13      	ldr	r3, [pc, #76]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800ba54:	4b11      	ldr	r3, [pc, #68]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ba5a:	4b10      	ldr	r3, [pc, #64]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ba60:	4b0e      	ldr	r3, [pc, #56]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba62:	2200      	movs	r2, #0
 800ba64:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ba66:	480d      	ldr	r0, [pc, #52]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba68:	f7f7 ffe6 	bl	8003a38 <HAL_PCD_Init>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ba72:	f7f5 fa82 	bl	8000f7a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ba76:	2180      	movs	r1, #128	@ 0x80
 800ba78:	4808      	ldr	r0, [pc, #32]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba7a:	f7f9 f950 	bl	8004d1e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ba7e:	2240      	movs	r2, #64	@ 0x40
 800ba80:	2100      	movs	r1, #0
 800ba82:	4806      	ldr	r0, [pc, #24]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba84:	f7f9 f904 	bl	8004c90 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ba88:	2280      	movs	r2, #128	@ 0x80
 800ba8a:	2101      	movs	r1, #1
 800ba8c:	4803      	ldr	r0, [pc, #12]	@ (800ba9c <USBD_LL_Init+0x94>)
 800ba8e:	f7f9 f8ff 	bl	8004c90 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ba92:	2300      	movs	r3, #0
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3708      	adds	r7, #8
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	2000ba4c 	.word	0x2000ba4c

0800baa0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b084      	sub	sp, #16
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800baa8:	2300      	movs	r3, #0
 800baaa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800baac:	2300      	movs	r3, #0
 800baae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7f8 f8e2 	bl	8003c80 <HAL_PCD_Start>
 800babc:	4603      	mov	r3, r0
 800babe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bac0:	7bbb      	ldrb	r3, [r7, #14]
 800bac2:	2b03      	cmp	r3, #3
 800bac4:	d816      	bhi.n	800baf4 <USBD_LL_Start+0x54>
 800bac6:	a201      	add	r2, pc, #4	@ (adr r2, 800bacc <USBD_LL_Start+0x2c>)
 800bac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bacc:	0800badd 	.word	0x0800badd
 800bad0:	0800bae3 	.word	0x0800bae3
 800bad4:	0800bae9 	.word	0x0800bae9
 800bad8:	0800baef 	.word	0x0800baef
    case HAL_OK :
      usb_status = USBD_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	73fb      	strb	r3, [r7, #15]
    break;
 800bae0:	e00b      	b.n	800bafa <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bae2:	2303      	movs	r3, #3
 800bae4:	73fb      	strb	r3, [r7, #15]
    break;
 800bae6:	e008      	b.n	800bafa <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bae8:	2301      	movs	r3, #1
 800baea:	73fb      	strb	r3, [r7, #15]
    break;
 800baec:	e005      	b.n	800bafa <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800baee:	2303      	movs	r3, #3
 800baf0:	73fb      	strb	r3, [r7, #15]
    break;
 800baf2:	e002      	b.n	800bafa <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800baf4:	2303      	movs	r3, #3
 800baf6:	73fb      	strb	r3, [r7, #15]
    break;
 800baf8:	bf00      	nop
  }
  return usb_status;
 800bafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3710      	adds	r7, #16
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	4608      	mov	r0, r1
 800bb0e:	4611      	mov	r1, r2
 800bb10:	461a      	mov	r2, r3
 800bb12:	4603      	mov	r3, r0
 800bb14:	70fb      	strb	r3, [r7, #3]
 800bb16:	460b      	mov	r3, r1
 800bb18:	70bb      	strb	r3, [r7, #2]
 800bb1a:	4613      	mov	r3, r2
 800bb1c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb22:	2300      	movs	r3, #0
 800bb24:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb2c:	78bb      	ldrb	r3, [r7, #2]
 800bb2e:	883a      	ldrh	r2, [r7, #0]
 800bb30:	78f9      	ldrb	r1, [r7, #3]
 800bb32:	f7f8 fd8c 	bl	800464e <HAL_PCD_EP_Open>
 800bb36:	4603      	mov	r3, r0
 800bb38:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bb3a:	7bbb      	ldrb	r3, [r7, #14]
 800bb3c:	2b03      	cmp	r3, #3
 800bb3e:	d817      	bhi.n	800bb70 <USBD_LL_OpenEP+0x6c>
 800bb40:	a201      	add	r2, pc, #4	@ (adr r2, 800bb48 <USBD_LL_OpenEP+0x44>)
 800bb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb46:	bf00      	nop
 800bb48:	0800bb59 	.word	0x0800bb59
 800bb4c:	0800bb5f 	.word	0x0800bb5f
 800bb50:	0800bb65 	.word	0x0800bb65
 800bb54:	0800bb6b 	.word	0x0800bb6b
    case HAL_OK :
      usb_status = USBD_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	73fb      	strb	r3, [r7, #15]
    break;
 800bb5c:	e00b      	b.n	800bb76 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bb5e:	2303      	movs	r3, #3
 800bb60:	73fb      	strb	r3, [r7, #15]
    break;
 800bb62:	e008      	b.n	800bb76 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bb64:	2301      	movs	r3, #1
 800bb66:	73fb      	strb	r3, [r7, #15]
    break;
 800bb68:	e005      	b.n	800bb76 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	73fb      	strb	r3, [r7, #15]
    break;
 800bb6e:	e002      	b.n	800bb76 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800bb70:	2303      	movs	r3, #3
 800bb72:	73fb      	strb	r3, [r7, #15]
    break;
 800bb74:	bf00      	nop
  }
  return usb_status;
 800bb76:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3710      	adds	r7, #16
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b084      	sub	sp, #16
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	460b      	mov	r3, r1
 800bb8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb90:	2300      	movs	r3, #0
 800bb92:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb9a:	78fa      	ldrb	r2, [r7, #3]
 800bb9c:	4611      	mov	r1, r2
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7f8 fdbd 	bl	800471e <HAL_PCD_EP_Close>
 800bba4:	4603      	mov	r3, r0
 800bba6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bba8:	7bbb      	ldrb	r3, [r7, #14]
 800bbaa:	2b03      	cmp	r3, #3
 800bbac:	d816      	bhi.n	800bbdc <USBD_LL_CloseEP+0x5c>
 800bbae:	a201      	add	r2, pc, #4	@ (adr r2, 800bbb4 <USBD_LL_CloseEP+0x34>)
 800bbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbb4:	0800bbc5 	.word	0x0800bbc5
 800bbb8:	0800bbcb 	.word	0x0800bbcb
 800bbbc:	0800bbd1 	.word	0x0800bbd1
 800bbc0:	0800bbd7 	.word	0x0800bbd7
    case HAL_OK :
      usb_status = USBD_OK;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73fb      	strb	r3, [r7, #15]
    break;
 800bbc8:	e00b      	b.n	800bbe2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bbca:	2303      	movs	r3, #3
 800bbcc:	73fb      	strb	r3, [r7, #15]
    break;
 800bbce:	e008      	b.n	800bbe2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	73fb      	strb	r3, [r7, #15]
    break;
 800bbd4:	e005      	b.n	800bbe2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bbd6:	2303      	movs	r3, #3
 800bbd8:	73fb      	strb	r3, [r7, #15]
    break;
 800bbda:	e002      	b.n	800bbe2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bbdc:	2303      	movs	r3, #3
 800bbde:	73fb      	strb	r3, [r7, #15]
    break;
 800bbe0:	bf00      	nop
  }
  return usb_status;
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3710      	adds	r7, #16
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}

0800bbec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc06:	78fa      	ldrb	r2, [r7, #3]
 800bc08:	4611      	mov	r1, r2
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f7f8 fe4c 	bl	80048a8 <HAL_PCD_EP_SetStall>
 800bc10:	4603      	mov	r3, r0
 800bc12:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bc14:	7bbb      	ldrb	r3, [r7, #14]
 800bc16:	2b03      	cmp	r3, #3
 800bc18:	d816      	bhi.n	800bc48 <USBD_LL_StallEP+0x5c>
 800bc1a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc20 <USBD_LL_StallEP+0x34>)
 800bc1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc20:	0800bc31 	.word	0x0800bc31
 800bc24:	0800bc37 	.word	0x0800bc37
 800bc28:	0800bc3d 	.word	0x0800bc3d
 800bc2c:	0800bc43 	.word	0x0800bc43
    case HAL_OK :
      usb_status = USBD_OK;
 800bc30:	2300      	movs	r3, #0
 800bc32:	73fb      	strb	r3, [r7, #15]
    break;
 800bc34:	e00b      	b.n	800bc4e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bc36:	2303      	movs	r3, #3
 800bc38:	73fb      	strb	r3, [r7, #15]
    break;
 800bc3a:	e008      	b.n	800bc4e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	73fb      	strb	r3, [r7, #15]
    break;
 800bc40:	e005      	b.n	800bc4e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bc42:	2303      	movs	r3, #3
 800bc44:	73fb      	strb	r3, [r7, #15]
    break;
 800bc46:	e002      	b.n	800bc4e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bc48:	2303      	movs	r3, #3
 800bc4a:	73fb      	strb	r3, [r7, #15]
    break;
 800bc4c:	bf00      	nop
  }
  return usb_status;
 800bc4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3710      	adds	r7, #16
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}

0800bc58 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b084      	sub	sp, #16
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
 800bc60:	460b      	mov	r3, r1
 800bc62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc64:	2300      	movs	r3, #0
 800bc66:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc72:	78fa      	ldrb	r2, [r7, #3]
 800bc74:	4611      	mov	r1, r2
 800bc76:	4618      	mov	r0, r3
 800bc78:	f7f8 fe78 	bl	800496c <HAL_PCD_EP_ClrStall>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bc80:	7bbb      	ldrb	r3, [r7, #14]
 800bc82:	2b03      	cmp	r3, #3
 800bc84:	d816      	bhi.n	800bcb4 <USBD_LL_ClearStallEP+0x5c>
 800bc86:	a201      	add	r2, pc, #4	@ (adr r2, 800bc8c <USBD_LL_ClearStallEP+0x34>)
 800bc88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc8c:	0800bc9d 	.word	0x0800bc9d
 800bc90:	0800bca3 	.word	0x0800bca3
 800bc94:	0800bca9 	.word	0x0800bca9
 800bc98:	0800bcaf 	.word	0x0800bcaf
    case HAL_OK :
      usb_status = USBD_OK;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	73fb      	strb	r3, [r7, #15]
    break;
 800bca0:	e00b      	b.n	800bcba <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bca2:	2303      	movs	r3, #3
 800bca4:	73fb      	strb	r3, [r7, #15]
    break;
 800bca6:	e008      	b.n	800bcba <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	73fb      	strb	r3, [r7, #15]
    break;
 800bcac:	e005      	b.n	800bcba <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bcae:	2303      	movs	r3, #3
 800bcb0:	73fb      	strb	r3, [r7, #15]
    break;
 800bcb2:	e002      	b.n	800bcba <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bcb4:	2303      	movs	r3, #3
 800bcb6:	73fb      	strb	r3, [r7, #15]
    break;
 800bcb8:	bf00      	nop
  }
  return usb_status;
 800bcba:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3710      	adds	r7, #16
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b085      	sub	sp, #20
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	460b      	mov	r3, r1
 800bcce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bcd6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bcd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	da0b      	bge.n	800bcf8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bce0:	78fb      	ldrb	r3, [r7, #3]
 800bce2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bce6:	68f9      	ldr	r1, [r7, #12]
 800bce8:	4613      	mov	r3, r2
 800bcea:	00db      	lsls	r3, r3, #3
 800bcec:	4413      	add	r3, r2
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	440b      	add	r3, r1
 800bcf2:	333e      	adds	r3, #62	@ 0x3e
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	e00b      	b.n	800bd10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bcf8:	78fb      	ldrb	r3, [r7, #3]
 800bcfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bcfe:	68f9      	ldr	r1, [r7, #12]
 800bd00:	4613      	mov	r3, r2
 800bd02:	00db      	lsls	r3, r3, #3
 800bd04:	4413      	add	r3, r2
 800bd06:	009b      	lsls	r3, r3, #2
 800bd08:	440b      	add	r3, r1
 800bd0a:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800bd0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	3714      	adds	r7, #20
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
 800bd24:	460b      	mov	r3, r1
 800bd26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd36:	78fa      	ldrb	r2, [r7, #3]
 800bd38:	4611      	mov	r1, r2
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7f8 fc62 	bl	8004604 <HAL_PCD_SetAddress>
 800bd40:	4603      	mov	r3, r0
 800bd42:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bd44:	7bbb      	ldrb	r3, [r7, #14]
 800bd46:	2b03      	cmp	r3, #3
 800bd48:	d816      	bhi.n	800bd78 <USBD_LL_SetUSBAddress+0x5c>
 800bd4a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd50 <USBD_LL_SetUSBAddress+0x34>)
 800bd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd50:	0800bd61 	.word	0x0800bd61
 800bd54:	0800bd67 	.word	0x0800bd67
 800bd58:	0800bd6d 	.word	0x0800bd6d
 800bd5c:	0800bd73 	.word	0x0800bd73
    case HAL_OK :
      usb_status = USBD_OK;
 800bd60:	2300      	movs	r3, #0
 800bd62:	73fb      	strb	r3, [r7, #15]
    break;
 800bd64:	e00b      	b.n	800bd7e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bd66:	2303      	movs	r3, #3
 800bd68:	73fb      	strb	r3, [r7, #15]
    break;
 800bd6a:	e008      	b.n	800bd7e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd70:	e005      	b.n	800bd7e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bd72:	2303      	movs	r3, #3
 800bd74:	73fb      	strb	r3, [r7, #15]
    break;
 800bd76:	e002      	b.n	800bd7e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	73fb      	strb	r3, [r7, #15]
    break;
 800bd7c:	bf00      	nop
  }
  return usb_status;
 800bd7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b086      	sub	sp, #24
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	607a      	str	r2, [r7, #4]
 800bd92:	603b      	str	r3, [r7, #0]
 800bd94:	460b      	mov	r3, r1
 800bd96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bda6:	7af9      	ldrb	r1, [r7, #11]
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	f7f8 fd4b 	bl	8004846 <HAL_PCD_EP_Transmit>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800bdb4:	7dbb      	ldrb	r3, [r7, #22]
 800bdb6:	2b03      	cmp	r3, #3
 800bdb8:	d816      	bhi.n	800bde8 <USBD_LL_Transmit+0x60>
 800bdba:	a201      	add	r2, pc, #4	@ (adr r2, 800bdc0 <USBD_LL_Transmit+0x38>)
 800bdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc0:	0800bdd1 	.word	0x0800bdd1
 800bdc4:	0800bdd7 	.word	0x0800bdd7
 800bdc8:	0800bddd 	.word	0x0800bddd
 800bdcc:	0800bde3 	.word	0x0800bde3
    case HAL_OK :
      usb_status = USBD_OK;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	75fb      	strb	r3, [r7, #23]
    break;
 800bdd4:	e00b      	b.n	800bdee <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	75fb      	strb	r3, [r7, #23]
    break;
 800bdda:	e008      	b.n	800bdee <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bddc:	2301      	movs	r3, #1
 800bdde:	75fb      	strb	r3, [r7, #23]
    break;
 800bde0:	e005      	b.n	800bdee <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bde2:	2303      	movs	r3, #3
 800bde4:	75fb      	strb	r3, [r7, #23]
    break;
 800bde6:	e002      	b.n	800bdee <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800bde8:	2303      	movs	r3, #3
 800bdea:	75fb      	strb	r3, [r7, #23]
    break;
 800bdec:	bf00      	nop
  }
  return usb_status;
 800bdee:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3718      	adds	r7, #24
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b086      	sub	sp, #24
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	607a      	str	r2, [r7, #4]
 800be02:	603b      	str	r3, [r7, #0]
 800be04:	460b      	mov	r3, r1
 800be06:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be08:	2300      	movs	r3, #0
 800be0a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be0c:	2300      	movs	r3, #0
 800be0e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800be16:	7af9      	ldrb	r1, [r7, #11]
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	f7f8 fcc9 	bl	80047b2 <HAL_PCD_EP_Receive>
 800be20:	4603      	mov	r3, r0
 800be22:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800be24:	7dbb      	ldrb	r3, [r7, #22]
 800be26:	2b03      	cmp	r3, #3
 800be28:	d816      	bhi.n	800be58 <USBD_LL_PrepareReceive+0x60>
 800be2a:	a201      	add	r2, pc, #4	@ (adr r2, 800be30 <USBD_LL_PrepareReceive+0x38>)
 800be2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be30:	0800be41 	.word	0x0800be41
 800be34:	0800be47 	.word	0x0800be47
 800be38:	0800be4d 	.word	0x0800be4d
 800be3c:	0800be53 	.word	0x0800be53
    case HAL_OK :
      usb_status = USBD_OK;
 800be40:	2300      	movs	r3, #0
 800be42:	75fb      	strb	r3, [r7, #23]
    break;
 800be44:	e00b      	b.n	800be5e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800be46:	2303      	movs	r3, #3
 800be48:	75fb      	strb	r3, [r7, #23]
    break;
 800be4a:	e008      	b.n	800be5e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800be4c:	2301      	movs	r3, #1
 800be4e:	75fb      	strb	r3, [r7, #23]
    break;
 800be50:	e005      	b.n	800be5e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800be52:	2303      	movs	r3, #3
 800be54:	75fb      	strb	r3, [r7, #23]
    break;
 800be56:	e002      	b.n	800be5e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800be58:	2303      	movs	r3, #3
 800be5a:	75fb      	strb	r3, [r7, #23]
    break;
 800be5c:	bf00      	nop
  }
  return usb_status;
 800be5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be60:	4618      	mov	r0, r3
 800be62:	3718      	adds	r7, #24
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be7a:	78fa      	ldrb	r2, [r7, #3]
 800be7c:	4611      	mov	r1, r2
 800be7e:	4618      	mov	r0, r3
 800be80:	f7f8 fcc9 	bl	8004816 <HAL_PCD_EP_GetRxCount>
 800be84:	4603      	mov	r3, r0
}
 800be86:	4618      	mov	r0, r3
 800be88:	3708      	adds	r7, #8
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}
	...

0800be90 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b082      	sub	sp, #8
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	460b      	mov	r3, r1
 800be9a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800be9c:	78fb      	ldrb	r3, [r7, #3]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d002      	beq.n	800bea8 <HAL_PCDEx_LPM_Callback+0x18>
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d01f      	beq.n	800bee6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800bea6:	e03b      	b.n	800bf20 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6a1b      	ldr	r3, [r3, #32]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d007      	beq.n	800bec0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800beb0:	f000 f854 	bl	800bf5c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800beb4:	4b1c      	ldr	r3, [pc, #112]	@ (800bf28 <HAL_PCDEx_LPM_Callback+0x98>)
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	4a1b      	ldr	r2, [pc, #108]	@ (800bf28 <HAL_PCDEx_LPM_Callback+0x98>)
 800beba:	f023 0306 	bic.w	r3, r3, #6
 800bebe:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	687a      	ldr	r2, [r7, #4]
 800becc:	6812      	ldr	r2, [r2, #0]
 800bece:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bed2:	f023 0301 	bic.w	r3, r3, #1
 800bed6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bede:	4618      	mov	r0, r3
 800bee0:	f7fe f9a9 	bl	800a236 <USBD_LL_Resume>
    break;
 800bee4:	e01c      	b.n	800bf20 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	687a      	ldr	r2, [r7, #4]
 800bef2:	6812      	ldr	r2, [r2, #0]
 800bef4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bef8:	f043 0301 	orr.w	r3, r3, #1
 800befc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7fe f97a 	bl	800a1fe <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6a1b      	ldr	r3, [r3, #32]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d005      	beq.n	800bf1e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bf12:	4b05      	ldr	r3, [pc, #20]	@ (800bf28 <HAL_PCDEx_LPM_Callback+0x98>)
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	4a04      	ldr	r2, [pc, #16]	@ (800bf28 <HAL_PCDEx_LPM_Callback+0x98>)
 800bf18:	f043 0306 	orr.w	r3, r3, #6
 800bf1c:	6113      	str	r3, [r2, #16]
    break;
 800bf1e:	bf00      	nop
}
 800bf20:	bf00      	nop
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	e000ed00 	.word	0xe000ed00

0800bf2c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bf34:	4b03      	ldr	r3, [pc, #12]	@ (800bf44 <USBD_static_malloc+0x18>)
}
 800bf36:	4618      	mov	r0, r3
 800bf38:	370c      	adds	r7, #12
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf40:	4770      	bx	lr
 800bf42:	bf00      	nop
 800bf44:	2000bf58 	.word	0x2000bf58

0800bf48 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	b083      	sub	sp, #12
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]

}
 800bf50:	bf00      	nop
 800bf52:	370c      	adds	r7, #12
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr

0800bf5c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800bf60:	f7f4 ffb8 	bl	8000ed4 <SystemClock_Config>
}
 800bf64:	bf00      	nop
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <memset>:
 800bf68:	4402      	add	r2, r0
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d100      	bne.n	800bf72 <memset+0xa>
 800bf70:	4770      	bx	lr
 800bf72:	f803 1b01 	strb.w	r1, [r3], #1
 800bf76:	e7f9      	b.n	800bf6c <memset+0x4>

0800bf78 <__libc_init_array>:
 800bf78:	b570      	push	{r4, r5, r6, lr}
 800bf7a:	4d0d      	ldr	r5, [pc, #52]	@ (800bfb0 <__libc_init_array+0x38>)
 800bf7c:	4c0d      	ldr	r4, [pc, #52]	@ (800bfb4 <__libc_init_array+0x3c>)
 800bf7e:	1b64      	subs	r4, r4, r5
 800bf80:	10a4      	asrs	r4, r4, #2
 800bf82:	2600      	movs	r6, #0
 800bf84:	42a6      	cmp	r6, r4
 800bf86:	d109      	bne.n	800bf9c <__libc_init_array+0x24>
 800bf88:	4d0b      	ldr	r5, [pc, #44]	@ (800bfb8 <__libc_init_array+0x40>)
 800bf8a:	4c0c      	ldr	r4, [pc, #48]	@ (800bfbc <__libc_init_array+0x44>)
 800bf8c:	f000 f826 	bl	800bfdc <_init>
 800bf90:	1b64      	subs	r4, r4, r5
 800bf92:	10a4      	asrs	r4, r4, #2
 800bf94:	2600      	movs	r6, #0
 800bf96:	42a6      	cmp	r6, r4
 800bf98:	d105      	bne.n	800bfa6 <__libc_init_array+0x2e>
 800bf9a:	bd70      	pop	{r4, r5, r6, pc}
 800bf9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfa0:	4798      	blx	r3
 800bfa2:	3601      	adds	r6, #1
 800bfa4:	e7ee      	b.n	800bf84 <__libc_init_array+0xc>
 800bfa6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfaa:	4798      	blx	r3
 800bfac:	3601      	adds	r6, #1
 800bfae:	e7f2      	b.n	800bf96 <__libc_init_array+0x1e>
 800bfb0:	0800c0b4 	.word	0x0800c0b4
 800bfb4:	0800c0b4 	.word	0x0800c0b4
 800bfb8:	0800c0b4 	.word	0x0800c0b4
 800bfbc:	0800c0b8 	.word	0x0800c0b8

0800bfc0 <memcpy>:
 800bfc0:	440a      	add	r2, r1
 800bfc2:	4291      	cmp	r1, r2
 800bfc4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bfc8:	d100      	bne.n	800bfcc <memcpy+0xc>
 800bfca:	4770      	bx	lr
 800bfcc:	b510      	push	{r4, lr}
 800bfce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfd6:	4291      	cmp	r1, r2
 800bfd8:	d1f9      	bne.n	800bfce <memcpy+0xe>
 800bfda:	bd10      	pop	{r4, pc}

0800bfdc <_init>:
 800bfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfde:	bf00      	nop
 800bfe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfe2:	bc08      	pop	{r3}
 800bfe4:	469e      	mov	lr, r3
 800bfe6:	4770      	bx	lr

0800bfe8 <_fini>:
 800bfe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfea:	bf00      	nop
 800bfec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfee:	bc08      	pop	{r3}
 800bff0:	469e      	mov	lr, r3
 800bff2:	4770      	bx	lr
