acom "$DSN/../source/z80_synth_pak_e.vhdl"
acom "$DSN/../source/tb_functions_pak.vhdl"
acom "$DSN/../source/instruction_list_pak_e.vhdl"
acom "$DSN/../source/instruction_array_pak_e.vhdl"
acom "$DSN/../source/conversions_pak.vhdl"
acom "$DSN/../source/instruction_decode_e.vhdl"
acom "$DSN/../source/Int_Controller_e.vhdl"
acom "$DSN/../source/control_e.vhdl"
acom "$DSN/../source/z80_ram_e.vhdl"
acom "$DSN/../source/z80_io_e.vhdl"
acom "$DSN/../source/alu_f_reg_e.vhd"
acom "$DSN/../source/alu_f2_reg_e.vhd"
acom "$DSN/../source/addresscontrol_e.vhdl"
acom "$DSN/../source/z80_e.vhdl"
acom "$DSN/../source/register_8bit_e.vhdl"
acom "$DSN/../source/refresh_register_e.vhdl"
acom "$DSN/../source/intermediate_e.vhdl"
acom "$DSN/../source/condition_check_e.vhdl"
acom "$DSN/../source/alu_register_e.vhdl"
acom "$DSN/../source/register_8bit_nonswap_e.vhdl"
acom "$DSN/../source/ir_register_e.vhdl"
acom "$DSN/../source/sp_core_e.vhdl"
--acom "$DSN/../source/simple_fetch_e.vhdl"
acom "$DSN/../source/pc_register_e.vhdl"
acom "$DSN/../source/data_preparation_e.vhd"
acom "$DSN/../source/alu_core_e.vhdl"
--acom "$DSN/../source/fetch_e.vhdl"
acom "$DSN/../source/generic_register_e.vhdl"
acom "$DSN/../source/alu_t_reg_e.vhd"
acom "$DSN/../source/alu_a_reg_e.vhd"
acom "$DSN/../source/sp_register_e.vhdl"
acom "$DSN/../source/gp_core_e.vhdl"
acom "$DSN/../source/decode_e.vhdl"
acom "$DSN/../source/memory_interface_e.vhdl"
acom "$DSN/../source/register_16bit_nonswap_e.vhdl"
acom "$DSN/../source/register_16bit_e.vhdl"
acom "$DSN/../source/alu_e.vhdl"

--acom "$DSN/../source/fetch_a_rtl.vhdl"
acom "$DSN/../source/register_8bit_nonswap_a_rtl.vhdl"
acom "$DSN/../source/register_8bit_a_rtl.vhdl"
acom "$DSN/../source/register_16bit_nonswap_a_rtl.vhdl"
acom "$DSN/../source/register_16bit_a_rtl.vhdl"
acom "$DSN/../source/ir_register_a_rtl.vhdl"
acom "$DSN/../source/alu_register_a_rtl.vhdl"
acom "$DSN/../source/pc_register_a_rtl.vhdl"
acom "$DSN/../source/generic_register_a_rtl.vhdl"
acom "$DSN/../source/refresh_register_a_rtl.vhdl"
acom "$DSN/../source/sp_register_a_rtl.vhdl"
acom "$DSN/../source/alu_f_reg_a_rtl.vhd"
acom "$DSN/../source/alu_f2_reg_a_rtl.vhd"
acom "$DSN/../source/alu_a_reg_a_rtl.vhd"
acom "$DSN/../source/alu_t_reg_a_rtl.vhd"
acom "$DSN/../source/alu_core_a_rtl.vhdl"
acom "$DSN/../source/alu_a_rtl.vhdl"
acom "$DSN/../source/decode_a_rtl.vhdl"
acom "$DSN/../source/data_preparation_a_rtl.vhd"
--acom "$DSN/../source/instruction_decode_a_rtl.vhdl"
acom "$DSN/../source/condition_check_a_rtl.vhdl"
acom "$DSN/../source/Int_Controller_a_rtl.vhdl"
acom "$DSN/../source/control_a_rtl.vhdl"
acom "$DSN/../source/addresscontrol_a_rtl.vhdl"
acom "$DSN/../source/memory_interface_a_rtl.vhdl"
acom "$DSN/../source/gp_core_a_rtl.vhdl"
acom "$DSN/../source/sp_core_a_rtl.vhdl"
acom "$DSN/../source/z80_a_rtl.vhdl"
--acom "$DSN/../source/z80_a_dummy.vhdl"

acom "$DSN/../source/z80_ram_a_behav.vhdl"
acom "$DSN/../source/z80_io_a_behav.vhdl"
--acom "$DSN/../source/intermediate_testbench.vhdl"
--acom "$DSN/../source/alu_testbench.vhdl"
--acom "$DSN/../source/memory_interface_testbench.vhdl"
acom "$DSN/../source/z80_testbench.vhdl"
acom "$DSN/../source/z80_tb_config.vhdl"
