Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 08:45:32 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file j1soc-control_sets.rpt
| Design       : j1soc
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           32 |
| Yes          | No                    | No                     |             290 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/ram_reg_1_0                          |                                                |                1 |              1 |
|  per_d/d_16/ctl_dv/DV0_reg_i_1_n_0 |                                                |                                                |                1 |              1 |
|  sys_clk_i_IBUF_BUFG               | per_u/uart/uart_tx0                            | cpu0/sys_rst_i                                 |                1 |              1 |
|  per_d7s/dp/enable                 |                                                |                                                |                1 |              2 |
|  sys_clk_i_IBUF_BUFG               | per_d/d_16/ctl_dv/count[3]_i_2_n_0             | per_d/d_16/ctl_dv/count[3]_i_1_n_0             |                1 |              4 |
|  per_d7s/dp/enable                 |                                                | cpu0/sys_rst_i                                 |                1 |              4 |
|  per_d7s/dp/enable                 | sys_rst_i_IBUF                                 |                                                |                1 |              4 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[1]_2[0]                      |                                                |                2 |              8 |
|  sys_clk_i_IBUF_BUFG               | per_u/uart/shifter[8]_i_1_n_0                  |                                                |                2 |              9 |
|  sys_clk_i_IBUF_BUFG               | sys_rst_i_IBUF                                 | cpu0/sys_rst_i                                 |                8 |             13 |
| ~sys_clk_i_IBUF_BUFG               |                                                |                                                |                8 |             14 |
| ~sys_clk_i_IBUF_BUFG               | per_d/d_16/ctl_dv/FSM_onehot_state_reg[1]_1[0] |                                                |                2 |             15 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/st0_reg[3]_1                              | cpu0/ram0/st0_reg[0]_5                         |                4 |             15 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[0]_3[0]                      |                                                |                4 |             15 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_4_0                                 |                                                |               10 |             16 |
| ~sys_clk_i_IBUF_BUFG               | per_m/mt_32/control0/Q[2]                      | per_m/mt_32/control0/Q[0]                      |                2 |             16 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/E[0]                                 |                                                |                2 |             16 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[1][0]                        |                                                |                2 |             16 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[0][0]                        |                                                |                5 |             16 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[0]_0[0]                      |                                                |                3 |             16 |
| ~sys_clk_i_IBUF_BUFG               | cpu0/ram0/st0_reg[11]_0[0]                     |                                                |                5 |             16 |
| ~sys_clk_i_IBUF_BUFG               | per_d/d_16/ctl_dv/FSM_onehot_state_reg[1]_0[0] | per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]_0[0] |                2 |             16 |
| ~sys_clk_i_IBUF_BUFG               | per_d/d_16/ctl_dv/E[0]                         | cpu0/sys_rst_i                                 |                4 |             16 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_3_2                                 |                                                |                4 |             16 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_6_1                                 |                                                |                5 |             16 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_2_5                                 |                                                |                6 |             16 |
|  sys_clk_i_IBUF_BUFG               | per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]_0[1] | per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]_0[0] |                5 |             16 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_5_3                                 |                                                |                5 |             16 |
|  sys_clk_i_IBUF_BUFG               | dpRm/c_p/F_1_4                                 |                                                |                9 |             16 |
|  sys_clk_i_IBUF_BUFG               | ram_reg_0_i_63_n_0                             |                                                |               10 |             16 |
|  sys_clk_i_IBUF_BUFG               | F_6_reg[15]_i_3_n_0                            |                                                |               10 |             16 |
|  sys_clk_i_IBUF_BUFG               | cpu0/ram0/_dstkW                               |                                                |                3 |             24 |
|  sys_clk_i_IBUF_BUFG               | cpu0/ram0/_rstkW1_out                          |                                                |                3 |             24 |
| ~sys_clk_i_IBUF_BUFG               | per_m/mt_32/control0/E[0]                      |                                                |                6 |             30 |
| ~sys_clk_i_IBUF_BUFG               | per_m/mt_32/control0/Q[1]                      | per_m/mt_32/control0/Q[0]                      |                8 |             32 |
|  sys_clk_i_IBUF_BUFG               |                                                |                                                |               12 |             33 |
|  sys_clk_i_IBUF_BUFG               |                                                | cpu0/sys_rst_i                                 |               31 |             79 |
+------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


