!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.7	//
$Sub$$main	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void $Sub$$main(void)$/;"	f
$Sub$$main	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void $Sub$$main(void)$/;"	f
ADC_10MV_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	207;"	d
ADC_10MV_COUNTS	.\Design02.cydsn\codegentemp\ADC.h	207;"	d
ADC_10US_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	204;"	d
ADC_10US_DELAY	.\Design02.cydsn\codegentemp\ADC.h	204;"	d
ADC_10UV_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	208;"	d
ADC_10UV_COUNTS	.\Design02.cydsn\codegentemp\ADC.h	208;"	d
ADC_10V_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	206;"	d
ADC_10V_COUNTS	.\Design02.cydsn\codegentemp\ADC.h	206;"	d
ADC_ADFT_OVERRIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	492;"	d
ADC_ADFT_OVERRIDE	.\Design02.cydsn\codegentemp\ADC.h	492;"	d
ADC_ALT_RESOLUTION_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	431;"	d
ADC_ALT_RESOLUTION_10BIT	.\Design02.cydsn\codegentemp\ADC.h	431;"	d
ADC_ALT_RESOLUTION_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	432;"	d
ADC_ALT_RESOLUTION_8BIT	.\Design02.cydsn\codegentemp\ADC.h	432;"	d
ADC_ALT_RESOLUTION_ON	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	499;"	d
ADC_ALT_RESOLUTION_ON	.\Design02.cydsn\codegentemp\ADC.h	499;"	d
ADC_ALT_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	560;"	d
ADC_ALT_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	562;"	d
ADC_ALT_WOUNDING	.\Design02.cydsn\codegentemp\ADC.h	560;"	d
ADC_ALT_WOUNDING	.\Design02.cydsn\codegentemp\ADC.h	562;"	d
ADC_ANA_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	381;"	d
ADC_ANA_TRIM_PTR	.\Design02.cydsn\codegentemp\ADC.h	381;"	d
ADC_ANA_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	380;"	d
ADC_ANA_TRIM_REG	.\Design02.cydsn\codegentemp\ADC.h	380;"	d
ADC_AVERAGING_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	500;"	d
ADC_AVERAGING_EN	.\Design02.cydsn\codegentemp\ADC.h	500;"	d
ADC_AVG_CNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	444;"	d
ADC_AVG_CNT_MASK	.\Design02.cydsn\codegentemp\ADC.h	444;"	d
ADC_AVG_CNT_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	443;"	d
ADC_AVG_CNT_OFFSET	.\Design02.cydsn\codegentemp\ADC.h	443;"	d
ADC_AVG_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	445;"	d
ADC_AVG_SHIFT	.\Design02.cydsn\codegentemp\ADC.h	445;"	d
ADC_AVG_SHIFT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	659;"	d
ADC_AVG_SHIFT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	661;"	d
ADC_AVG_SHIFT_MODE	.\Design02.cydsn\codegentemp\ADC.h	659;"	d
ADC_AVG_SHIFT_MODE	.\Design02.cydsn\codegentemp\ADC.h	661;"	d
ADC_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	/^} ADC_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon123
ADC_BACKUP_STRUCT	.\Design02.cydsn\codegentemp\ADC.h	/^} ADC_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon6
ADC_BOOSTPUMP_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	414;"	d
ADC_BOOSTPUMP_EN	.\Design02.cydsn\codegentemp\ADC.h	414;"	d
ADC_BOOSTPUMP_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	190;"	d
ADC_BOOSTPUMP_ENABLED	.\Design02.cydsn\codegentemp\ADC.h	190;"	d
ADC_CHANNELS_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	144;"	d
ADC_CHANNELS_MODE	.\Design02.cydsn\codegentemp\ADC.h	144;"	d
ADC_CHANNEL_CONFIG_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	505;"	d
ADC_CHANNEL_CONFIG_MASK	.\Design02.cydsn\codegentemp\ADC.h	505;"	d
ADC_CHAN_RESULT_VALID_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	523;"	d
ADC_CHAN_RESULT_VALID_MIR	.\Design02.cydsn\codegentemp\ADC.h	523;"	d
ADC_CMP_MODE_ABOVE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	472;"	d
ADC_CMP_MODE_ABOVE	.\Design02.cydsn\codegentemp\ADC.h	472;"	d
ADC_CMP_MODE_BELOW	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	470;"	d
ADC_CMP_MODE_BELOW	.\Design02.cydsn\codegentemp\ADC.h	470;"	d
ADC_CMP_MODE_INSIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	471;"	d
ADC_CMP_MODE_INSIDE	.\Design02.cydsn\codegentemp\ADC.h	471;"	d
ADC_CMP_MODE_OUTSIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	473;"	d
ADC_CMP_MODE_OUTSIDE	.\Design02.cydsn\codegentemp\ADC.h	473;"	d
ADC_CMP_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	474;"	d
ADC_CMP_OFFSET	.\Design02.cydsn\codegentemp\ADC.h	474;"	d
ADC_COMPARE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	664;"	d
ADC_COMPARE_MODE	.\Design02.cydsn\codegentemp\ADC.h	664;"	d
ADC_CONTINUOUS_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	447;"	d
ADC_CONTINUOUS_EN	.\Design02.cydsn\codegentemp\ADC.h	447;"	d
ADC_CY_SAR_IP_VER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	105;"	d
ADC_CY_SAR_IP_VER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	107;"	d
ADC_CY_SAR_IP_VER	.\Design02.cydsn\codegentemp\ADC.h	105;"	d
ADC_CY_SAR_IP_VER	.\Design02.cydsn\codegentemp\ADC.h	107;"	d
ADC_CY_SAR_IP_VER0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	101;"	d
ADC_CY_SAR_IP_VER0	.\Design02.cydsn\codegentemp\ADC.h	101;"	d
ADC_CY_SAR_IP_VER1	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	102;"	d
ADC_CY_SAR_IP_VER1	.\Design02.cydsn\codegentemp\ADC.h	102;"	d
ADC_CountsTo_Volts	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^    float32 ADC_CountsTo_Volts(uint32 chan, int16 adcCounts)$/;"	f
ADC_CountsTo_Volts	.\Design02.cydsn\codegentemp\ADC.c	/^    float32 ADC_CountsTo_Volts(uint32 chan, int16 adcCounts)$/;"	f
ADC_CountsTo_mVolts	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^    int16 ADC_CountsTo_mVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_CountsTo_mVolts	.\Design02.cydsn\codegentemp\ADC.c	/^    int16 ADC_CountsTo_mVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_CountsTo_uVolts	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^    int32 ADC_CountsTo_uVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_CountsTo_uVolts	.\Design02.cydsn\codegentemp\ADC.c	/^    int32 ADC_CountsTo_uVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_DATA_ALIGN_LEFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	434;"	d
ADC_DATA_ALIGN_LEFT	.\Design02.cydsn\codegentemp\ADC.h	434;"	d
ADC_DATA_ALIGN_RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	435;"	d
ADC_DATA_ALIGN_RIGHT	.\Design02.cydsn\codegentemp\ADC.h	435;"	d
ADC_DCEN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	491;"	d
ADC_DCEN	.\Design02.cydsn\codegentemp\ADC.h	491;"	d
ADC_DEEPSLEEP_ON	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	420;"	d
ADC_DEEPSLEEP_ON	.\Design02.cydsn\codegentemp\ADC.h	420;"	d
ADC_DEFAULT_ACLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	131;"	d
ADC_DEFAULT_ACLKS_NUM	.\Design02.cydsn\codegentemp\ADC.h	131;"	d
ADC_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	621;"	d
ADC_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	624;"	d
ADC_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\codegentemp\ADC.h	621;"	d
ADC_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\codegentemp\ADC.h	624;"	d
ADC_DEFAULT_ALT_RESOLUTION_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	117;"	d
ADC_DEFAULT_ALT_RESOLUTION_SEL	.\Design02.cydsn\codegentemp\ADC.h	117;"	d
ADC_DEFAULT_AVG_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	126;"	d
ADC_DEFAULT_AVG_MODE	.\Design02.cydsn\codegentemp\ADC.h	126;"	d
ADC_DEFAULT_AVG_SAMPLES_DIV	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	125;"	d
ADC_DEFAULT_AVG_SAMPLES_DIV	.\Design02.cydsn\codegentemp\ADC.h	125;"	d
ADC_DEFAULT_AVG_SAMPLES_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	124;"	d
ADC_DEFAULT_AVG_SAMPLES_NUM	.\Design02.cydsn\codegentemp\ADC.h	124;"	d
ADC_DEFAULT_BCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	132;"	d
ADC_DEFAULT_BCLKS_NUM	.\Design02.cydsn\codegentemp\ADC.h	132;"	d
ADC_DEFAULT_BUFFER_GAIN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	123;"	d
ADC_DEFAULT_BUFFER_GAIN	.\Design02.cydsn\codegentemp\ADC.h	123;"	d
ADC_DEFAULT_CCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	133;"	d
ADC_DEFAULT_CCLKS_NUM	.\Design02.cydsn\codegentemp\ADC.h	133;"	d
ADC_DEFAULT_CLOCK_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	121;"	d
ADC_DEFAULT_CLOCK_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	121;"	d
ADC_DEFAULT_COMPARE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	130;"	d
ADC_DEFAULT_COMPARE_MODE	.\Design02.cydsn\codegentemp\ADC.h	130;"	d
ADC_DEFAULT_CTRL_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	678;"	d
ADC_DEFAULT_CTRL_REG_CFG	.\Design02.cydsn\codegentemp\ADC.h	678;"	d
ADC_DEFAULT_DCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	134;"	d
ADC_DEFAULT_DCLKS_NUM	.\Design02.cydsn\codegentemp\ADC.h	134;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	635;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	637;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\codegentemp\ADC.h	635;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\codegentemp\ADC.h	637;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	119;"	d
ADC_DEFAULT_DIFF_RESULT_FORMAT_SEL	.\Design02.cydsn\codegentemp\ADC.h	119;"	d
ADC_DEFAULT_EN_CHANNELS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	137;"	d
ADC_DEFAULT_EN_CHANNELS	.\Design02.cydsn\codegentemp\ADC.h	137;"	d
ADC_DEFAULT_HIGH_LIMIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	129;"	d
ADC_DEFAULT_HIGH_LIMIT	.\Design02.cydsn\codegentemp\ADC.h	129;"	d
ADC_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	614;"	d
ADC_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	616;"	d
ADC_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\codegentemp\ADC.h	614;"	d
ADC_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\codegentemp\ADC.h	616;"	d
ADC_DEFAULT_JUSTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	629;"	d
ADC_DEFAULT_JUSTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	631;"	d
ADC_DEFAULT_JUSTIFICATION	.\Design02.cydsn\codegentemp\ADC.h	629;"	d
ADC_DEFAULT_JUSTIFICATION	.\Design02.cydsn\codegentemp\ADC.h	631;"	d
ADC_DEFAULT_JUSTIFICATION_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	118;"	d
ADC_DEFAULT_JUSTIFICATION_SEL	.\Design02.cydsn\codegentemp\ADC.h	118;"	d
ADC_DEFAULT_LOW_LIMIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	128;"	d
ADC_DEFAULT_LOW_LIMIT	.\Design02.cydsn\codegentemp\ADC.h	128;"	d
ADC_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	622;"	d
ADC_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	625;"	d
ADC_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\codegentemp\ADC.h	622;"	d
ADC_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\codegentemp\ADC.h	625;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	592;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	594;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	603;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	606;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	609;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\codegentemp\ADC.h	592;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\codegentemp\ADC.h	594;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\codegentemp\ADC.h	603;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\codegentemp\ADC.h	606;"	d
ADC_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\codegentemp\ADC.h	609;"	d
ADC_DEFAULT_NEG_INPUT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	116;"	d
ADC_DEFAULT_NEG_INPUT_SEL	.\Design02.cydsn\codegentemp\ADC.h	116;"	d
ADC_DEFAULT_POWER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	673;"	d
ADC_DEFAULT_POWER	.\Design02.cydsn\codegentemp\ADC.h	673;"	d
ADC_DEFAULT_RANGE_THRES_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	695;"	d
ADC_DEFAULT_RANGE_THRES_REG_CFG	.\Design02.cydsn\codegentemp\ADC.h	695;"	d
ADC_DEFAULT_SAMPLE_CTRL_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	685;"	d
ADC_DEFAULT_SAMPLE_CTRL_REG_CFG	.\Design02.cydsn\codegentemp\ADC.h	685;"	d
ADC_DEFAULT_SAMPLE_MODE_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	114;"	d
ADC_DEFAULT_SAMPLE_MODE_SEL	.\Design02.cydsn\codegentemp\ADC.h	114;"	d
ADC_DEFAULT_SAMPLE_TIME01_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	698;"	d
ADC_DEFAULT_SAMPLE_TIME01_REG_CFG	.\Design02.cydsn\codegentemp\ADC.h	698;"	d
ADC_DEFAULT_SAMPLE_TIME23_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	701;"	d
ADC_DEFAULT_SAMPLE_TIME23_REG_CFG	.\Design02.cydsn\codegentemp\ADC.h	701;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	586;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	588;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	599;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	601;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	605;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	608;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	586;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	588;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	599;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	601;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	605;"	d
ADC_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\codegentemp\ADC.h	608;"	d
ADC_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	641;"	d
ADC_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	643;"	d
ADC_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\codegentemp\ADC.h	641;"	d
ADC_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\codegentemp\ADC.h	643;"	d
ADC_DEFAULT_SE_RESULT_FORMAT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	120;"	d
ADC_DEFAULT_SE_RESULT_FORMAT_SEL	.\Design02.cydsn\codegentemp\ADC.h	120;"	d
ADC_DEFAULT_SWITCH_CONF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	668;"	d
ADC_DEFAULT_SWITCH_CONF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	670;"	d
ADC_DEFAULT_SWITCH_CONF	.\Design02.cydsn\codegentemp\ADC.h	668;"	d
ADC_DEFAULT_SWITCH_CONF	.\Design02.cydsn\codegentemp\ADC.h	670;"	d
ADC_DEFAULT_VREF_MV_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	122;"	d
ADC_DEFAULT_VREF_MV_VALUE	.\Design02.cydsn\codegentemp\ADC.h	122;"	d
ADC_DEFAULT_VREF_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	115;"	d
ADC_DEFAULT_VREF_SEL	.\Design02.cydsn\codegentemp\ADC.h	115;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	566;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	568;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	570;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	572;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	574;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	576;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	578;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	580;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	566;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	568;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	570;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	572;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	574;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	576;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	578;"	d
ADC_DEFAULT_VREF_SOURCE	.\Design02.cydsn\codegentemp\ADC.h	580;"	d
ADC_DFT_INC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	482;"	d
ADC_DFT_INC_MASK	.\Design02.cydsn\codegentemp\ADC.h	482;"	d
ADC_DFT_OUTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	483;"	d
ADC_DFT_OUTC_MASK	.\Design02.cydsn\codegentemp\ADC.h	483;"	d
ADC_DIFFERENTIAL_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	498;"	d
ADC_DIFFERENTIAL_EN	.\Design02.cydsn\codegentemp\ADC.h	498;"	d
ADC_DIFF_SIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	440;"	d
ADC_DIFF_SIGNED_RESULT	.\Design02.cydsn\codegentemp\ADC.h	440;"	d
ADC_DIFF_UNSIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	441;"	d
ADC_DIFF_UNSIGNED_RESULT	.\Design02.cydsn\codegentemp\ADC.h	441;"	d
ADC_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	187;"	d
ADC_DISABLED	.\Design02.cydsn\codegentemp\ADC.h	187;"	d
ADC_DLY_INC	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	480;"	d
ADC_DLY_INC	.\Design02.cydsn\codegentemp\ADC.h	480;"	d
ADC_DSI_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	529;"	d
ADC_DSI_COLLISION_MASK	.\Design02.cydsn\codegentemp\ADC.h	529;"	d
ADC_DSI_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	423;"	d
ADC_DSI_MODE	.\Design02.cydsn\codegentemp\ADC.h	423;"	d
ADC_DSI_OUT_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	508;"	d
ADC_DSI_OUT_EN	.\Design02.cydsn\codegentemp\ADC.h	508;"	d
ADC_DSI_SYNC_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	422;"	d
ADC_DSI_SYNC_CONFIG	.\Design02.cydsn\codegentemp\ADC.h	422;"	d
ADC_DSI_SYNC_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	450;"	d
ADC_DSI_SYNC_TRIGGER	.\Design02.cydsn\codegentemp\ADC.h	450;"	d
ADC_DSI_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	647;"	d
ADC_DSI_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	649;"	d
ADC_DSI_TRIGGER	.\Design02.cydsn\codegentemp\ADC.h	647;"	d
ADC_DSI_TRIGGER	.\Design02.cydsn\codegentemp\ADC.h	649;"	d
ADC_DSI_TRIGGER_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	448;"	d
ADC_DSI_TRIGGER_EN	.\Design02.cydsn\codegentemp\ADC.h	448;"	d
ADC_DSI_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	449;"	d
ADC_DSI_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\ADC.h	449;"	d
ADC_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	425;"	d
ADC_ENABLE	.\Design02.cydsn\codegentemp\ADC.h	425;"	d
ADC_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	188;"	d
ADC_ENABLED	.\Design02.cydsn\codegentemp\ADC.h	188;"	d
ADC_EN_CSEL_DFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	490;"	d
ADC_EN_CSEL_DFT	.\Design02.cydsn\codegentemp\ADC.h	490;"	d
ADC_EOS_DSI_OUT_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	451;"	d
ADC_EOS_DSI_OUT_EN	.\Design02.cydsn\codegentemp\ADC.h	451;"	d
ADC_EOS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	526;"	d
ADC_EOS_MASK	.\Design02.cydsn\codegentemp\ADC.h	526;"	d
ADC_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_Enable(void)$/;"	f
ADC_Enable	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_Enable(void)$/;"	f
ADC_EnableInjection	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^    void ADC_EnableInjection(void)$/;"	f
ADC_EnableInjection	.\Design02.cydsn\codegentemp\ADC.c	/^    void ADC_EnableInjection(void)$/;"	f
ADC_FW_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	528;"	d
ADC_FW_COLLISION_MASK	.\Design02.cydsn\codegentemp\ADC.h	528;"	d
ADC_FW_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	477;"	d
ADC_FW_TRIGGER	.\Design02.cydsn\codegentemp\ADC.h	477;"	d
ADC_GetResult16	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^int16 ADC_GetResult16(uint32 chan)$/;"	f
ADC_GetResult16	.\Design02.cydsn\codegentemp\ADC.c	/^int16 ADC_GetResult16(uint32 chan)$/;"	f
ADC_HALF_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	417;"	d
ADC_HALF_PWR	.\Design02.cydsn\codegentemp\ADC.h	417;"	d
ADC_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	481;"	d
ADC_HIZ	.\Design02.cydsn\codegentemp\ADC.h	481;"	d
ADC_INJ_CHANNEL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	139;"	d
ADC_INJ_CHANNEL_ENABLED	.\Design02.cydsn\codegentemp\ADC.h	139;"	d
ADC_INJ_CHAN_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	512;"	d
ADC_INJ_CHAN_EN	.\Design02.cydsn\codegentemp\ADC.h	512;"	d
ADC_INJ_COLLISION_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	536;"	d
ADC_INJ_COLLISION_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	536;"	d
ADC_INJ_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	533;"	d
ADC_INJ_COLLISION_MASK	.\Design02.cydsn\codegentemp\ADC.h	533;"	d
ADC_INJ_EOC_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	539;"	d
ADC_INJ_EOC_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	539;"	d
ADC_INJ_EOC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	530;"	d
ADC_INJ_EOC_MASK	.\Design02.cydsn\codegentemp\ADC.h	530;"	d
ADC_INJ_RANGE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	538;"	d
ADC_INJ_RANGE_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	538;"	d
ADC_INJ_RANGE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	532;"	d
ADC_INJ_RANGE_MASK	.\Design02.cydsn\codegentemp\ADC.h	532;"	d
ADC_INJ_SATURATE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	537;"	d
ADC_INJ_SATURATE_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	537;"	d
ADC_INJ_SATURATE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	531;"	d
ADC_INJ_SATURATE_MASK	.\Design02.cydsn\codegentemp\ADC.h	531;"	d
ADC_INJ_TAILGATING	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	511;"	d
ADC_INJ_TAILGATING	.\Design02.cydsn\codegentemp\ADC.h	511;"	d
ADC_INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	390;"	d
ADC_INTC_NUMBER	.\Design02.cydsn\codegentemp\ADC.h	390;"	d
ADC_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	391;"	d
ADC_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\ADC.h	391;"	d
ADC_IRQ_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_ClearPending(void)$/;"	f
ADC_IRQ_ClearPending	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_ClearPending(void)$/;"	f
ADC_IRQ_Disable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_Disable(void)$/;"	f
ADC_IRQ_Disable	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_Disable(void)$/;"	f
ADC_IRQ_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_Enable(void)$/;"	f
ADC_IRQ_Enable	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_Enable(void)$/;"	f
ADC_IRQ_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^uint8 ADC_IRQ_GetPriority(void)$/;"	f
ADC_IRQ_GetPriority	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^uint8 ADC_IRQ_GetPriority(void)$/;"	f
ADC_IRQ_GetState	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^uint8 ADC_IRQ_GetState(void)$/;"	f
ADC_IRQ_GetState	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^uint8 ADC_IRQ_GetState(void)$/;"	f
ADC_IRQ_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^cyisraddress ADC_IRQ_GetVector(void)$/;"	f
ADC_IRQ_GetVector	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^cyisraddress ADC_IRQ_GetVector(void)$/;"	f
ADC_IRQ_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	58;"	d
ADC_IRQ_INTC_CLR_EN	.\Design02.cydsn\codegentemp\ADC_IRQ.h	58;"	d
ADC_IRQ_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	64;"	d
ADC_IRQ_INTC_CLR_PD	.\Design02.cydsn\codegentemp\ADC_IRQ.h	64;"	d
ADC_IRQ_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	49;"	d
ADC_IRQ_INTC_PRIOR	.\Design02.cydsn\codegentemp\ADC_IRQ.h	49;"	d
ADC_IRQ_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	52;"	d
ADC_IRQ_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\ADC_IRQ.h	52;"	d
ADC_IRQ_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	55;"	d
ADC_IRQ_INTC_SET_EN	.\Design02.cydsn\codegentemp\ADC_IRQ.h	55;"	d
ADC_IRQ_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	61;"	d
ADC_IRQ_INTC_SET_PD	.\Design02.cydsn\codegentemp\ADC_IRQ.h	61;"	d
ADC_IRQ_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	46;"	d
ADC_IRQ_INTC_VECTOR	.\Design02.cydsn\codegentemp\ADC_IRQ.h	46;"	d
ADC_IRQ_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	/^CY_ISR_PROTO(ADC_IRQ_Interrupt);$/;"	v
ADC_IRQ_Interrupt	.\Design02.cydsn\codegentemp\ADC_IRQ.h	/^CY_ISR_PROTO(ADC_IRQ_Interrupt);$/;"	v
ADC_IRQ_REMOVE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	140;"	d
ADC_IRQ_REMOVE	.\Design02.cydsn\codegentemp\ADC.h	140;"	d
ADC_IRQ_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_SetPending(void)$/;"	f
ADC_IRQ_SetPending	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_SetPending(void)$/;"	f
ADC_IRQ_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_SetPriority(uint8 priority)$/;"	f
ADC_IRQ_SetPriority	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_SetPriority(uint8 priority)$/;"	f
ADC_IRQ_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_SetVector(cyisraddress address)$/;"	f
ADC_IRQ_SetVector	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_SetVector(cyisraddress address)$/;"	f
ADC_IRQ_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_Start(void)$/;"	f
ADC_IRQ_Start	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_Start(void)$/;"	f
ADC_IRQ_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_StartEx(cyisraddress address)$/;"	f
ADC_IRQ_StartEx	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_StartEx(cyisraddress address)$/;"	f
ADC_IRQ_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^void ADC_IRQ_Stop(void)$/;"	f
ADC_IRQ_Stop	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^void ADC_IRQ_Stop(void)$/;"	f
ADC_IRQ__INTC_CLR_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	93;"	d
ADC_IRQ__INTC_CLR_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	93;"	d
ADC_IRQ__INTC_CLR_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	94;"	d
ADC_IRQ__INTC_CLR_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	94;"	d
ADC_IRQ__INTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	95;"	d
ADC_IRQ__INTC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	95;"	d
ADC_IRQ__INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	96;"	d
ADC_IRQ__INTC_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	96;"	d
ADC_IRQ__INTC_PRIOR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	97;"	d
ADC_IRQ__INTC_PRIOR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	97;"	d
ADC_IRQ__INTC_PRIOR_NUM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	98;"	d
ADC_IRQ__INTC_PRIOR_NUM	.\Design02.cydsn\codegentemp\cyfitter.h	98;"	d
ADC_IRQ__INTC_PRIOR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	99;"	d
ADC_IRQ__INTC_PRIOR_REG	.\Design02.cydsn\codegentemp\cyfitter.h	99;"	d
ADC_IRQ__INTC_SET_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	100;"	d
ADC_IRQ__INTC_SET_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	100;"	d
ADC_IRQ__INTC_SET_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	101;"	d
ADC_IRQ__INTC_SET_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	101;"	d
ADC_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	/^CY_ISR_PROTO( ADC_ISR );$/;"	v
ADC_ISR	.\Design02.cydsn\codegentemp\ADC.h	/^CY_ISR_PROTO( ADC_ISR );$/;"	v
ADC_IS_RANGE_CTRL_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	549;"	d
ADC_IS_RANGE_CTRL_EN_MASK	.\Design02.cydsn\codegentemp\ADC.h	549;"	d
ADC_IS_SATURATE_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	548;"	d
ADC_IS_SATURATE_EN_MASK	.\Design02.cydsn\codegentemp\ADC.h	548;"	d
ADC_Init	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_Init(void)$/;"	f
ADC_Init	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_Init(void)$/;"	f
ADC_IsEndConversion	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^uint32 ADC_IsEndConversion(uint32 retMode)$/;"	f
ADC_IsEndConversion	.\Design02.cydsn\codegentemp\ADC.c	/^uint32 ADC_IsEndConversion(uint32 retMode)$/;"	f
ADC_MAX_CHANNELS_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	145;"	d
ADC_MAX_CHANNELS_EN_MASK	.\Design02.cydsn\codegentemp\ADC.h	145;"	d
ADC_MAX_FREQUENCY	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	198;"	d
ADC_MAX_FREQUENCY	.\Design02.cydsn\codegentemp\ADC.h	198;"	d
ADC_MAX_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	127;"	d
ADC_MAX_RESOLUTION	.\Design02.cydsn\codegentemp\ADC.h	127;"	d
ADC_MORE_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	418;"	d
ADC_MORE_PWR	.\Design02.cydsn\codegentemp\ADC.h	418;"	d
ADC_MUX_FW_VSSA_VMINUS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	542;"	d
ADC_MUX_FW_VSSA_VMINUS	.\Design02.cydsn\codegentemp\ADC.h	542;"	d
ADC_MUX_SWITCH0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	372;"	d
ADC_MUX_SWITCH0_PTR	.\Design02.cydsn\codegentemp\ADC.h	372;"	d
ADC_MUX_SWITCH0_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	371;"	d
ADC_MUX_SWITCH0_REG	.\Design02.cydsn\codegentemp\ADC.h	371;"	d
ADC_MUX_SWITCH_HW_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	375;"	d
ADC_MUX_SWITCH_HW_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	375;"	d
ADC_MUX_SWITCH_HW_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	374;"	d
ADC_MUX_SWITCH_HW_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	374;"	d
ADC_NEG_OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	407;"	d
ADC_NEG_OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	409;"	d
ADC_NEG_OTHER	.\Design02.cydsn\codegentemp\ADC.h	407;"	d
ADC_NEG_OTHER	.\Design02.cydsn\codegentemp\ADC.h	409;"	d
ADC_NEG_VREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	405;"	d
ADC_NEG_VREF	.\Design02.cydsn\codegentemp\ADC.h	405;"	d
ADC_NEG_VSSA	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	404;"	d
ADC_NEG_VSSA	.\Design02.cydsn\codegentemp\ADC.h	404;"	d
ADC_NEG_VSSA_KELVIN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	403;"	d
ADC_NEG_VSSA_KELVIN	.\Design02.cydsn\codegentemp\ADC.h	403;"	d
ADC_NOMINAL_CLOCK_FREQ	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	138;"	d
ADC_NOMINAL_CLOCK_FREQ	.\Design02.cydsn\codegentemp\ADC.h	138;"	d
ADC_NORMAL_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	416;"	d
ADC_NORMAL_PWR	.\Design02.cydsn\codegentemp\ADC.h	416;"	d
ADC_OVERFLOW_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	527;"	d
ADC_OVERFLOW_MASK	.\Design02.cydsn\codegentemp\ADC.h	527;"	d
ADC_PUMP_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	545;"	d
ADC_PUMP_CTRL_ENABLED	.\Design02.cydsn\codegentemp\ADC.h	545;"	d
ADC_PUMP_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	378;"	d
ADC_PUMP_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	378;"	d
ADC_PUMP_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	377;"	d
ADC_PUMP_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	377;"	d
ADC_QUARTER_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	419;"	d
ADC_QUARTER_PWR	.\Design02.cydsn\codegentemp\ADC.h	419;"	d
ADC_RANGE_HIGH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	460;"	d
ADC_RANGE_HIGH_MASK	.\Design02.cydsn\codegentemp\ADC.h	460;"	d
ADC_RANGE_HIGH_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	459;"	d
ADC_RANGE_HIGH_OFFSET	.\Design02.cydsn\codegentemp\ADC.h	459;"	d
ADC_RANGE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	522;"	d
ADC_RANGE_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	522;"	d
ADC_RANGE_LOW_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	461;"	d
ADC_RANGE_LOW_MASK	.\Design02.cydsn\codegentemp\ADC.h	461;"	d
ADC_RESOLUTION_10	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	201;"	d
ADC_RESOLUTION_10	.\Design02.cydsn\codegentemp\ADC.h	201;"	d
ADC_RESOLUTION_12	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	200;"	d
ADC_RESOLUTION_12	.\Design02.cydsn\codegentemp\ADC.h	200;"	d
ADC_RESOLUTION_8	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	202;"	d
ADC_RESOLUTION_8	.\Design02.cydsn\codegentemp\ADC.h	202;"	d
ADC_RESULT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	520;"	d
ADC_RESULT_MASK	.\Design02.cydsn\codegentemp\ADC.h	520;"	d
ADC_RETURN_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	193;"	d
ADC_RETURN_STATUS	.\Design02.cydsn\codegentemp\ADC.h	193;"	d
ADC_RETURN_STATUS_INJ	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	195;"	d
ADC_RETURN_STATUS_INJ	.\Design02.cydsn\codegentemp\ADC.h	195;"	d
ADC_RestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC_PM.c	/^void ADC_RestoreConfig(void)$/;"	f
ADC_RestoreConfig	.\Design02.cydsn\codegentemp\ADC_PM.c	/^void ADC_RestoreConfig(void)$/;"	f
ADC_SAMPLE_TIME02_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	455;"	d
ADC_SAMPLE_TIME02_MASK	.\Design02.cydsn\codegentemp\ADC.h	455;"	d
ADC_SAMPLE_TIME13_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	456;"	d
ADC_SAMPLE_TIME13_MASK	.\Design02.cydsn\codegentemp\ADC.h	456;"	d
ADC_SAMPLE_TIME13_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	454;"	d
ADC_SAMPLE_TIME13_OFFSET	.\Design02.cydsn\codegentemp\ADC.h	454;"	d
ADC_SAMPLE_TIME_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	503;"	d
ADC_SAMPLE_TIME_SEL_MASK	.\Design02.cydsn\codegentemp\ADC.h	503;"	d
ADC_SAMPLE_TIME_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	502;"	d
ADC_SAMPLE_TIME_SEL_SHIFT	.\Design02.cydsn\codegentemp\ADC.h	502;"	d
ADC_SARMUX_VIRT_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	497;"	d
ADC_SARMUX_VIRT_SELECT	.\Design02.cydsn\codegentemp\ADC.h	497;"	d
ADC_SAR_AVG_START_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	322;"	d
ADC_SAR_AVG_START_PTR	.\Design02.cydsn\codegentemp\ADC.h	322;"	d
ADC_SAR_AVG_START_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	321;"	d
ADC_SAR_AVG_START_REG	.\Design02.cydsn\codegentemp\ADC.h	321;"	d
ADC_SAR_CHAN0_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	263;"	d
ADC_SAR_CHAN0_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	263;"	d
ADC_SAR_CHAN0_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	262;"	d
ADC_SAR_CHAN0_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	262;"	d
ADC_SAR_CHAN10_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	294;"	d
ADC_SAR_CHAN10_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	294;"	d
ADC_SAR_CHAN10_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	293;"	d
ADC_SAR_CHAN10_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	293;"	d
ADC_SAR_CHAN11_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	297;"	d
ADC_SAR_CHAN11_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	297;"	d
ADC_SAR_CHAN11_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	296;"	d
ADC_SAR_CHAN11_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	296;"	d
ADC_SAR_CHAN12_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	300;"	d
ADC_SAR_CHAN12_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	300;"	d
ADC_SAR_CHAN12_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	299;"	d
ADC_SAR_CHAN12_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	299;"	d
ADC_SAR_CHAN13_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	303;"	d
ADC_SAR_CHAN13_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	303;"	d
ADC_SAR_CHAN13_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	302;"	d
ADC_SAR_CHAN13_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	302;"	d
ADC_SAR_CHAN14_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	306;"	d
ADC_SAR_CHAN14_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	306;"	d
ADC_SAR_CHAN14_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	305;"	d
ADC_SAR_CHAN14_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	305;"	d
ADC_SAR_CHAN15_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	309;"	d
ADC_SAR_CHAN15_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	309;"	d
ADC_SAR_CHAN15_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	308;"	d
ADC_SAR_CHAN15_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	308;"	d
ADC_SAR_CHAN1_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	266;"	d
ADC_SAR_CHAN1_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	266;"	d
ADC_SAR_CHAN1_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	265;"	d
ADC_SAR_CHAN1_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	265;"	d
ADC_SAR_CHAN2_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	269;"	d
ADC_SAR_CHAN2_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	269;"	d
ADC_SAR_CHAN2_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	268;"	d
ADC_SAR_CHAN2_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	268;"	d
ADC_SAR_CHAN3_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	272;"	d
ADC_SAR_CHAN3_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	272;"	d
ADC_SAR_CHAN3_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	271;"	d
ADC_SAR_CHAN3_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	271;"	d
ADC_SAR_CHAN4_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	275;"	d
ADC_SAR_CHAN4_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	275;"	d
ADC_SAR_CHAN4_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	274;"	d
ADC_SAR_CHAN4_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	274;"	d
ADC_SAR_CHAN5_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	278;"	d
ADC_SAR_CHAN5_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	278;"	d
ADC_SAR_CHAN5_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	277;"	d
ADC_SAR_CHAN5_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	277;"	d
ADC_SAR_CHAN6_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	281;"	d
ADC_SAR_CHAN6_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	281;"	d
ADC_SAR_CHAN6_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	280;"	d
ADC_SAR_CHAN6_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	280;"	d
ADC_SAR_CHAN7_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	284;"	d
ADC_SAR_CHAN7_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	284;"	d
ADC_SAR_CHAN7_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	283;"	d
ADC_SAR_CHAN7_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	283;"	d
ADC_SAR_CHAN8_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	288;"	d
ADC_SAR_CHAN8_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	288;"	d
ADC_SAR_CHAN8_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	287;"	d
ADC_SAR_CHAN8_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	287;"	d
ADC_SAR_CHAN9_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	291;"	d
ADC_SAR_CHAN9_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	291;"	d
ADC_SAR_CHAN9_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	290;"	d
ADC_SAR_CHAN9_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	290;"	d
ADC_SAR_CHAN_CONFIG_IND	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	253;"	d
ADC_SAR_CHAN_CONFIG_IND	.\Design02.cydsn\codegentemp\ADC.h	253;"	d
ADC_SAR_CHAN_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	252;"	d
ADC_SAR_CHAN_CONFIG_PTR	.\Design02.cydsn\codegentemp\ADC.h	252;"	d
ADC_SAR_CHAN_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	251;"	d
ADC_SAR_CHAN_CONFIG_REG	.\Design02.cydsn\codegentemp\ADC.h	251;"	d
ADC_SAR_CHAN_EN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	243;"	d
ADC_SAR_CHAN_EN_PTR	.\Design02.cydsn\codegentemp\ADC.h	243;"	d
ADC_SAR_CHAN_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	242;"	d
ADC_SAR_CHAN_EN_REG	.\Design02.cydsn\codegentemp\ADC.h	242;"	d
ADC_SAR_CHAN_RESULT_IND	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	260;"	d
ADC_SAR_CHAN_RESULT_IND	.\Design02.cydsn\codegentemp\ADC.h	260;"	d
ADC_SAR_CHAN_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	259;"	d
ADC_SAR_CHAN_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	259;"	d
ADC_SAR_CHAN_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	258;"	d
ADC_SAR_CHAN_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	258;"	d
ADC_SAR_CHAN_RESULT_VALID_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	316;"	d
ADC_SAR_CHAN_RESULT_VALID_PTR	.\Design02.cydsn\codegentemp\ADC.h	316;"	d
ADC_SAR_CHAN_RESULT_VALID_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	315;"	d
ADC_SAR_CHAN_RESULT_VALID_REG	.\Design02.cydsn\codegentemp\ADC.h	315;"	d
ADC_SAR_CHAN_WORK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	256;"	d
ADC_SAR_CHAN_WORK_PTR	.\Design02.cydsn\codegentemp\ADC.h	256;"	d
ADC_SAR_CHAN_WORK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	255;"	d
ADC_SAR_CHAN_WORK_REG	.\Design02.cydsn\codegentemp\ADC.h	255;"	d
ADC_SAR_CHAN_WORK_VALID_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	313;"	d
ADC_SAR_CHAN_WORK_VALID_PTR	.\Design02.cydsn\codegentemp\ADC.h	313;"	d
ADC_SAR_CHAN_WORK_VALID_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	312;"	d
ADC_SAR_CHAN_WORK_VALID_REG	.\Design02.cydsn\codegentemp\ADC.h	312;"	d
ADC_SAR_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	225;"	d
ADC_SAR_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	225;"	d
ADC_SAR_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	224;"	d
ADC_SAR_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	224;"	d
ADC_SAR_DFT_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	249;"	d
ADC_SAR_DFT_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	249;"	d
ADC_SAR_DFT_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	248;"	d
ADC_SAR_DFT_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	248;"	d
ADC_SAR_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	412;"	d
ADC_SAR_HW_CTRL_NEGVREF	.\Design02.cydsn\codegentemp\ADC.h	412;"	d
ADC_SAR_INJ_CHAN_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	366;"	d
ADC_SAR_INJ_CHAN_CONFIG_PTR	.\Design02.cydsn\codegentemp\ADC.h	366;"	d
ADC_SAR_INJ_CHAN_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	365;"	d
ADC_SAR_INJ_CHAN_CONFIG_REG	.\Design02.cydsn\codegentemp\ADC.h	365;"	d
ADC_SAR_INJ_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	369;"	d
ADC_SAR_INJ_RESULT_PTR	.\Design02.cydsn\codegentemp\ADC.h	369;"	d
ADC_SAR_INJ_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	368;"	d
ADC_SAR_INJ_RESULT_REG	.\Design02.cydsn\codegentemp\ADC.h	368;"	d
ADC_SAR_INTR_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	363;"	d
ADC_SAR_INTR_CAUSE_PTR	.\Design02.cydsn\codegentemp\ADC.h	363;"	d
ADC_SAR_INTR_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	362;"	d
ADC_SAR_INTR_CAUSE_REG	.\Design02.cydsn\codegentemp\ADC.h	362;"	d
ADC_SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	653;"	d
ADC_SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	655;"	d
ADC_SAR_INTR_MASK	.\Design02.cydsn\codegentemp\ADC.h	653;"	d
ADC_SAR_INTR_MASK	.\Design02.cydsn\codegentemp\ADC.h	655;"	d
ADC_SAR_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	334;"	d
ADC_SAR_INTR_MASKED_PTR	.\Design02.cydsn\codegentemp\ADC.h	334;"	d
ADC_SAR_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	333;"	d
ADC_SAR_INTR_MASKED_REG	.\Design02.cydsn\codegentemp\ADC.h	333;"	d
ADC_SAR_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	331;"	d
ADC_SAR_INTR_MASK_PTR	.\Design02.cydsn\codegentemp\ADC.h	331;"	d
ADC_SAR_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	330;"	d
ADC_SAR_INTR_MASK_REG	.\Design02.cydsn\codegentemp\ADC.h	330;"	d
ADC_SAR_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	325;"	d
ADC_SAR_INTR_PTR	.\Design02.cydsn\codegentemp\ADC.h	325;"	d
ADC_SAR_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	324;"	d
ADC_SAR_INTR_REG	.\Design02.cydsn\codegentemp\ADC.h	324;"	d
ADC_SAR_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	328;"	d
ADC_SAR_INTR_SET_PTR	.\Design02.cydsn\codegentemp\ADC.h	328;"	d
ADC_SAR_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	327;"	d
ADC_SAR_INTR_SET_REG	.\Design02.cydsn\codegentemp\ADC.h	327;"	d
ADC_SAR_RANGE_COND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	240;"	d
ADC_SAR_RANGE_COND_PTR	.\Design02.cydsn\codegentemp\ADC.h	240;"	d
ADC_SAR_RANGE_COND_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	239;"	d
ADC_SAR_RANGE_COND_REG	.\Design02.cydsn\codegentemp\ADC.h	239;"	d
ADC_SAR_RANGE_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	360;"	d
ADC_SAR_RANGE_INTR_MASKED_PTR	.\Design02.cydsn\codegentemp\ADC.h	360;"	d
ADC_SAR_RANGE_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	359;"	d
ADC_SAR_RANGE_INTR_MASKED_REG	.\Design02.cydsn\codegentemp\ADC.h	359;"	d
ADC_SAR_RANGE_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	357;"	d
ADC_SAR_RANGE_INTR_MASK_PTR	.\Design02.cydsn\codegentemp\ADC.h	357;"	d
ADC_SAR_RANGE_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	356;"	d
ADC_SAR_RANGE_INTR_MASK_REG	.\Design02.cydsn\codegentemp\ADC.h	356;"	d
ADC_SAR_RANGE_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	351;"	d
ADC_SAR_RANGE_INTR_PTR	.\Design02.cydsn\codegentemp\ADC.h	351;"	d
ADC_SAR_RANGE_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	350;"	d
ADC_SAR_RANGE_INTR_REG	.\Design02.cydsn\codegentemp\ADC.h	350;"	d
ADC_SAR_RANGE_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	354;"	d
ADC_SAR_RANGE_INTR_SET_PTR	.\Design02.cydsn\codegentemp\ADC.h	354;"	d
ADC_SAR_RANGE_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	353;"	d
ADC_SAR_RANGE_INTR_SET_REG	.\Design02.cydsn\codegentemp\ADC.h	353;"	d
ADC_SAR_RANGE_THRES_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	237;"	d
ADC_SAR_RANGE_THRES_PTR	.\Design02.cydsn\codegentemp\ADC.h	237;"	d
ADC_SAR_RANGE_THRES_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	236;"	d
ADC_SAR_RANGE_THRES_REG	.\Design02.cydsn\codegentemp\ADC.h	236;"	d
ADC_SAR_SAMPLE_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	228;"	d
ADC_SAR_SAMPLE_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	228;"	d
ADC_SAR_SAMPLE_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	227;"	d
ADC_SAR_SAMPLE_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	227;"	d
ADC_SAR_SAMPLE_TIME01_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	231;"	d
ADC_SAR_SAMPLE_TIME01_PTR	.\Design02.cydsn\codegentemp\ADC.h	231;"	d
ADC_SAR_SAMPLE_TIME01_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	230;"	d
ADC_SAR_SAMPLE_TIME01_REG	.\Design02.cydsn\codegentemp\ADC.h	230;"	d
ADC_SAR_SAMPLE_TIME23_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	234;"	d
ADC_SAR_SAMPLE_TIME23_PTR	.\Design02.cydsn\codegentemp\ADC.h	234;"	d
ADC_SAR_SAMPLE_TIME23_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	233;"	d
ADC_SAR_SAMPLE_TIME23_REG	.\Design02.cydsn\codegentemp\ADC.h	233;"	d
ADC_SAR_SATURATE_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	347;"	d
ADC_SAR_SATURATE_INTR_MASKED_PTR	.\Design02.cydsn\codegentemp\ADC.h	347;"	d
ADC_SAR_SATURATE_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	345;"	d
ADC_SAR_SATURATE_INTR_MASKED_REG	.\Design02.cydsn\codegentemp\ADC.h	345;"	d
ADC_SAR_SATURATE_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	343;"	d
ADC_SAR_SATURATE_INTR_MASK_PTR	.\Design02.cydsn\codegentemp\ADC.h	343;"	d
ADC_SAR_SATURATE_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	342;"	d
ADC_SAR_SATURATE_INTR_MASK_REG	.\Design02.cydsn\codegentemp\ADC.h	342;"	d
ADC_SAR_SATURATE_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	337;"	d
ADC_SAR_SATURATE_INTR_PTR	.\Design02.cydsn\codegentemp\ADC.h	337;"	d
ADC_SAR_SATURATE_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	336;"	d
ADC_SAR_SATURATE_INTR_REG	.\Design02.cydsn\codegentemp\ADC.h	336;"	d
ADC_SAR_SATURATE_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	340;"	d
ADC_SAR_SATURATE_INTR_SET_PTR	.\Design02.cydsn\codegentemp\ADC.h	340;"	d
ADC_SAR_SATURATE_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	339;"	d
ADC_SAR_SATURATE_INTR_SET_REG	.\Design02.cydsn\codegentemp\ADC.h	339;"	d
ADC_SAR_SEQ_P4_v2_20_2	.\Design02.cydsn\codegentemp\Design02.v	/^module ADC_SAR_SEQ_P4_v2_20_2 ($/;"	m
ADC_SAR_START_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	246;"	d
ADC_SAR_START_CTRL_PTR	.\Design02.cydsn\codegentemp\ADC.h	246;"	d
ADC_SAR_START_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	245;"	d
ADC_SAR_START_CTRL_REG	.\Design02.cydsn\codegentemp\ADC.h	245;"	d
ADC_SAR_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	319;"	d
ADC_SAR_STATUS_PTR	.\Design02.cydsn\codegentemp\ADC.h	319;"	d
ADC_SAR_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	318;"	d
ADC_SAR_STATUS_REG	.\Design02.cydsn\codegentemp\ADC.h	318;"	d
ADC_SAR_Seq_10MV_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	207;"	d
ADC_SAR_Seq_10US_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	204;"	d
ADC_SAR_Seq_10UV_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	208;"	d
ADC_SAR_Seq_10V_COUNTS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	206;"	d
ADC_SAR_Seq_ADFT_OVERRIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	492;"	d
ADC_SAR_Seq_ALT_RESOLUTION_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	431;"	d
ADC_SAR_Seq_ALT_RESOLUTION_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	432;"	d
ADC_SAR_Seq_ALT_RESOLUTION_ON	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	499;"	d
ADC_SAR_Seq_ALT_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	560;"	d
ADC_SAR_Seq_ALT_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	562;"	d
ADC_SAR_Seq_ANA_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	381;"	d
ADC_SAR_Seq_ANA_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	380;"	d
ADC_SAR_Seq_AVERAGING_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	500;"	d
ADC_SAR_Seq_AVG_CNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	444;"	d
ADC_SAR_Seq_AVG_CNT_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	443;"	d
ADC_SAR_Seq_AVG_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	445;"	d
ADC_SAR_Seq_AVG_SHIFT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	659;"	d
ADC_SAR_Seq_AVG_SHIFT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	661;"	d
ADC_SAR_Seq_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	/^} ADC_SAR_Seq_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon124
ADC_SAR_Seq_BOOSTPUMP_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	414;"	d
ADC_SAR_Seq_BOOSTPUMP_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	190;"	d
ADC_SAR_Seq_CHANNELS_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	144;"	d
ADC_SAR_Seq_CHANNEL_CONFIG_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	505;"	d
ADC_SAR_Seq_CHAN_RESULT_VALID_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	523;"	d
ADC_SAR_Seq_CMP_MODE_ABOVE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	472;"	d
ADC_SAR_Seq_CMP_MODE_BELOW	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	470;"	d
ADC_SAR_Seq_CMP_MODE_INSIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	471;"	d
ADC_SAR_Seq_CMP_MODE_OUTSIDE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	473;"	d
ADC_SAR_Seq_CMP_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	474;"	d
ADC_SAR_Seq_COMPARE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	664;"	d
ADC_SAR_Seq_CONTINUOUS_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	447;"	d
ADC_SAR_Seq_CY_SAR_IP_VER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	105;"	d
ADC_SAR_Seq_CY_SAR_IP_VER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	107;"	d
ADC_SAR_Seq_CY_SAR_IP_VER0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	101;"	d
ADC_SAR_Seq_CY_SAR_IP_VER1	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	102;"	d
ADC_SAR_Seq_CountsTo_Volts	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^    float32 ADC_SAR_Seq_CountsTo_Volts(uint32 chan, int16 adcCounts)$/;"	f
ADC_SAR_Seq_CountsTo_mVolts	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^    int16 ADC_SAR_Seq_CountsTo_mVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_SAR_Seq_CountsTo_uVolts	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^    int32 ADC_SAR_Seq_CountsTo_uVolts(uint32 chan, int16 adcCounts)$/;"	f
ADC_SAR_Seq_DATA_ALIGN_LEFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	434;"	d
ADC_SAR_Seq_DATA_ALIGN_RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	435;"	d
ADC_SAR_Seq_DCEN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	491;"	d
ADC_SAR_Seq_DEEPSLEEP_ON	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	420;"	d
ADC_SAR_Seq_DEFAULT_ACLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	131;"	d
ADC_SAR_Seq_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	621;"	d
ADC_SAR_Seq_DEFAULT_ALT_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	624;"	d
ADC_SAR_Seq_DEFAULT_ALT_RESOLUTION_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	117;"	d
ADC_SAR_Seq_DEFAULT_AVG_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	126;"	d
ADC_SAR_Seq_DEFAULT_AVG_SAMPLES_DIV	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	125;"	d
ADC_SAR_Seq_DEFAULT_AVG_SAMPLES_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	124;"	d
ADC_SAR_Seq_DEFAULT_BCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	132;"	d
ADC_SAR_Seq_DEFAULT_BUFFER_GAIN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	123;"	d
ADC_SAR_Seq_DEFAULT_CCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	133;"	d
ADC_SAR_Seq_DEFAULT_CLOCK_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	121;"	d
ADC_SAR_Seq_DEFAULT_COMPARE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	130;"	d
ADC_SAR_Seq_DEFAULT_CTRL_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	678;"	d
ADC_SAR_Seq_DEFAULT_DCLKS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	134;"	d
ADC_SAR_Seq_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	635;"	d
ADC_SAR_Seq_DEFAULT_DIFF_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	637;"	d
ADC_SAR_Seq_DEFAULT_DIFF_RESULT_FORMAT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	119;"	d
ADC_SAR_Seq_DEFAULT_EN_CHANNELS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	137;"	d
ADC_SAR_Seq_DEFAULT_HIGH_LIMIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	129;"	d
ADC_SAR_Seq_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	614;"	d
ADC_SAR_Seq_DEFAULT_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	616;"	d
ADC_SAR_Seq_DEFAULT_JUSTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	629;"	d
ADC_SAR_Seq_DEFAULT_JUSTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	631;"	d
ADC_SAR_Seq_DEFAULT_JUSTIFICATION_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	118;"	d
ADC_SAR_Seq_DEFAULT_LOW_LIMIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	128;"	d
ADC_SAR_Seq_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	622;"	d
ADC_SAR_Seq_DEFAULT_MAX_WRK_ALT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	625;"	d
ADC_SAR_Seq_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	592;"	d
ADC_SAR_Seq_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	594;"	d
ADC_SAR_Seq_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	603;"	d
ADC_SAR_Seq_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	606;"	d
ADC_SAR_Seq_DEFAULT_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	609;"	d
ADC_SAR_Seq_DEFAULT_NEG_INPUT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	116;"	d
ADC_SAR_Seq_DEFAULT_POWER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	673;"	d
ADC_SAR_Seq_DEFAULT_RANGE_THRES_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	695;"	d
ADC_SAR_Seq_DEFAULT_SAMPLE_CTRL_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	685;"	d
ADC_SAR_Seq_DEFAULT_SAMPLE_MODE_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	114;"	d
ADC_SAR_Seq_DEFAULT_SAMPLE_TIME01_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	698;"	d
ADC_SAR_Seq_DEFAULT_SAMPLE_TIME23_REG_CFG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	701;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	586;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	588;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	599;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	601;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	605;"	d
ADC_SAR_Seq_DEFAULT_SE_NEG_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	608;"	d
ADC_SAR_Seq_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	641;"	d
ADC_SAR_Seq_DEFAULT_SE_RESULT_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	643;"	d
ADC_SAR_Seq_DEFAULT_SE_RESULT_FORMAT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	120;"	d
ADC_SAR_Seq_DEFAULT_SWITCH_CONF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	668;"	d
ADC_SAR_Seq_DEFAULT_SWITCH_CONF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	670;"	d
ADC_SAR_Seq_DEFAULT_VREF_MV_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	122;"	d
ADC_SAR_Seq_DEFAULT_VREF_SEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	115;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	566;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	568;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	570;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	572;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	574;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	576;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	578;"	d
ADC_SAR_Seq_DEFAULT_VREF_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	580;"	d
ADC_SAR_Seq_DFT_INC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	482;"	d
ADC_SAR_Seq_DFT_OUTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	483;"	d
ADC_SAR_Seq_DIFFERENTIAL_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	498;"	d
ADC_SAR_Seq_DIFF_SIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	440;"	d
ADC_SAR_Seq_DIFF_UNSIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	441;"	d
ADC_SAR_Seq_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	187;"	d
ADC_SAR_Seq_DLY_INC	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	480;"	d
ADC_SAR_Seq_DSI_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	529;"	d
ADC_SAR_Seq_DSI_MODE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	423;"	d
ADC_SAR_Seq_DSI_OUT_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	508;"	d
ADC_SAR_Seq_DSI_SYNC_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	422;"	d
ADC_SAR_Seq_DSI_SYNC_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	450;"	d
ADC_SAR_Seq_DSI_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	647;"	d
ADC_SAR_Seq_DSI_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	649;"	d
ADC_SAR_Seq_DSI_TRIGGER_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	448;"	d
ADC_SAR_Seq_DSI_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	449;"	d
ADC_SAR_Seq_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	425;"	d
ADC_SAR_Seq_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	188;"	d
ADC_SAR_Seq_EN_CSEL_DFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	490;"	d
ADC_SAR_Seq_EOS_DSI_OUT_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	451;"	d
ADC_SAR_Seq_EOS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	526;"	d
ADC_SAR_Seq_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_Enable(void)$/;"	f
ADC_SAR_Seq_EnableInjection	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^    void ADC_SAR_Seq_EnableInjection(void)$/;"	f
ADC_SAR_Seq_FW_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	528;"	d
ADC_SAR_Seq_FW_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	477;"	d
ADC_SAR_Seq_GetResult16	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^int16 ADC_SAR_Seq_GetResult16(uint32 chan)$/;"	f
ADC_SAR_Seq_HALF_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	417;"	d
ADC_SAR_Seq_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	481;"	d
ADC_SAR_Seq_INJ_CHANNEL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	139;"	d
ADC_SAR_Seq_INJ_CHAN_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	512;"	d
ADC_SAR_Seq_INJ_COLLISION_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	536;"	d
ADC_SAR_Seq_INJ_COLLISION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	533;"	d
ADC_SAR_Seq_INJ_EOC_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	539;"	d
ADC_SAR_Seq_INJ_EOC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	530;"	d
ADC_SAR_Seq_INJ_RANGE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	538;"	d
ADC_SAR_Seq_INJ_RANGE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	532;"	d
ADC_SAR_Seq_INJ_SATURATE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	537;"	d
ADC_SAR_Seq_INJ_SATURATE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	531;"	d
ADC_SAR_Seq_INJ_TAILGATING	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	511;"	d
ADC_SAR_Seq_INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	390;"	d
ADC_SAR_Seq_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	391;"	d
ADC_SAR_Seq_IRQ_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_ClearPending(void)$/;"	f
ADC_SAR_Seq_IRQ_Disable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_Disable(void)$/;"	f
ADC_SAR_Seq_IRQ_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_Enable(void)$/;"	f
ADC_SAR_Seq_IRQ_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^uint8 ADC_SAR_Seq_IRQ_GetPriority(void)$/;"	f
ADC_SAR_Seq_IRQ_GetState	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^uint8 ADC_SAR_Seq_IRQ_GetState(void)$/;"	f
ADC_SAR_Seq_IRQ_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^cyisraddress ADC_SAR_Seq_IRQ_GetVector(void)$/;"	f
ADC_SAR_Seq_IRQ_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	58;"	d
ADC_SAR_Seq_IRQ_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	64;"	d
ADC_SAR_Seq_IRQ_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	49;"	d
ADC_SAR_Seq_IRQ_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	52;"	d
ADC_SAR_Seq_IRQ_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	55;"	d
ADC_SAR_Seq_IRQ_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	61;"	d
ADC_SAR_Seq_IRQ_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	46;"	d
ADC_SAR_Seq_IRQ_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	/^CY_ISR_PROTO(ADC_SAR_Seq_IRQ_Interrupt);$/;"	v
ADC_SAR_Seq_IRQ_REMOVE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	140;"	d
ADC_SAR_Seq_IRQ_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_SetPending(void)$/;"	f
ADC_SAR_Seq_IRQ_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_SetPriority(uint8 priority)$/;"	f
ADC_SAR_Seq_IRQ_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_SetVector(cyisraddress address)$/;"	f
ADC_SAR_Seq_IRQ_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_Start(void)$/;"	f
ADC_SAR_Seq_IRQ_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_StartEx(cyisraddress address)$/;"	f
ADC_SAR_Seq_IRQ_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^void ADC_SAR_Seq_IRQ_Stop(void)$/;"	f
ADC_SAR_Seq_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	/^CY_ISR_PROTO( ADC_SAR_Seq_ISR );$/;"	v
ADC_SAR_Seq_IS_RANGE_CTRL_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	549;"	d
ADC_SAR_Seq_IS_SATURATE_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	548;"	d
ADC_SAR_Seq_Init	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_Init(void)$/;"	f
ADC_SAR_Seq_IsEndConversion	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^uint32 ADC_SAR_Seq_IsEndConversion(uint32 retMode)$/;"	f
ADC_SAR_Seq_MAX_CHANNELS_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	145;"	d
ADC_SAR_Seq_MAX_FREQUENCY	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	198;"	d
ADC_SAR_Seq_MAX_RESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	127;"	d
ADC_SAR_Seq_MORE_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	418;"	d
ADC_SAR_Seq_MUX_FW_VSSA_VMINUS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	542;"	d
ADC_SAR_Seq_MUX_SWITCH0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	372;"	d
ADC_SAR_Seq_MUX_SWITCH0_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	371;"	d
ADC_SAR_Seq_MUX_SWITCH_HW_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	375;"	d
ADC_SAR_Seq_MUX_SWITCH_HW_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	374;"	d
ADC_SAR_Seq_NEG_OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	407;"	d
ADC_SAR_Seq_NEG_OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	409;"	d
ADC_SAR_Seq_NEG_VREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	405;"	d
ADC_SAR_Seq_NEG_VSSA	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	404;"	d
ADC_SAR_Seq_NEG_VSSA_KELVIN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	403;"	d
ADC_SAR_Seq_NOMINAL_CLOCK_FREQ	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	138;"	d
ADC_SAR_Seq_NORMAL_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	416;"	d
ADC_SAR_Seq_OVERFLOW_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	527;"	d
ADC_SAR_Seq_PUMP_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	545;"	d
ADC_SAR_Seq_PUMP_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	378;"	d
ADC_SAR_Seq_PUMP_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	377;"	d
ADC_SAR_Seq_QUARTER_PWR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	419;"	d
ADC_SAR_Seq_RANGE_HIGH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	460;"	d
ADC_SAR_Seq_RANGE_HIGH_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	459;"	d
ADC_SAR_Seq_RANGE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	522;"	d
ADC_SAR_Seq_RANGE_LOW_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	461;"	d
ADC_SAR_Seq_RESOLUTION_10	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	201;"	d
ADC_SAR_Seq_RESOLUTION_12	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	200;"	d
ADC_SAR_Seq_RESOLUTION_8	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	202;"	d
ADC_SAR_Seq_RESULT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	520;"	d
ADC_SAR_Seq_RETURN_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	193;"	d
ADC_SAR_Seq_RETURN_STATUS_INJ	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	195;"	d
ADC_SAR_Seq_RestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_PM.c	/^void ADC_SAR_Seq_RestoreConfig(void)$/;"	f
ADC_SAR_Seq_SAMPLE_TIME02_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	455;"	d
ADC_SAR_Seq_SAMPLE_TIME13_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	456;"	d
ADC_SAR_Seq_SAMPLE_TIME13_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	454;"	d
ADC_SAR_Seq_SAMPLE_TIME_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	503;"	d
ADC_SAR_Seq_SAMPLE_TIME_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	502;"	d
ADC_SAR_Seq_SARMUX_VIRT_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	497;"	d
ADC_SAR_Seq_SAR_AVG_START_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	322;"	d
ADC_SAR_Seq_SAR_AVG_START_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	321;"	d
ADC_SAR_Seq_SAR_CHAN0_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	263;"	d
ADC_SAR_Seq_SAR_CHAN0_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	262;"	d
ADC_SAR_Seq_SAR_CHAN10_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	294;"	d
ADC_SAR_Seq_SAR_CHAN10_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	293;"	d
ADC_SAR_Seq_SAR_CHAN11_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	297;"	d
ADC_SAR_Seq_SAR_CHAN11_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	296;"	d
ADC_SAR_Seq_SAR_CHAN12_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	300;"	d
ADC_SAR_Seq_SAR_CHAN12_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	299;"	d
ADC_SAR_Seq_SAR_CHAN13_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	303;"	d
ADC_SAR_Seq_SAR_CHAN13_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	302;"	d
ADC_SAR_Seq_SAR_CHAN14_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	306;"	d
ADC_SAR_Seq_SAR_CHAN14_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	305;"	d
ADC_SAR_Seq_SAR_CHAN15_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	309;"	d
ADC_SAR_Seq_SAR_CHAN15_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	308;"	d
ADC_SAR_Seq_SAR_CHAN1_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	266;"	d
ADC_SAR_Seq_SAR_CHAN1_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	265;"	d
ADC_SAR_Seq_SAR_CHAN2_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	269;"	d
ADC_SAR_Seq_SAR_CHAN2_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	268;"	d
ADC_SAR_Seq_SAR_CHAN3_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	272;"	d
ADC_SAR_Seq_SAR_CHAN3_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	271;"	d
ADC_SAR_Seq_SAR_CHAN4_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	275;"	d
ADC_SAR_Seq_SAR_CHAN4_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	274;"	d
ADC_SAR_Seq_SAR_CHAN5_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	278;"	d
ADC_SAR_Seq_SAR_CHAN5_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	277;"	d
ADC_SAR_Seq_SAR_CHAN6_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	281;"	d
ADC_SAR_Seq_SAR_CHAN6_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	280;"	d
ADC_SAR_Seq_SAR_CHAN7_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	284;"	d
ADC_SAR_Seq_SAR_CHAN7_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	283;"	d
ADC_SAR_Seq_SAR_CHAN8_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	288;"	d
ADC_SAR_Seq_SAR_CHAN8_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	287;"	d
ADC_SAR_Seq_SAR_CHAN9_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	291;"	d
ADC_SAR_Seq_SAR_CHAN9_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	290;"	d
ADC_SAR_Seq_SAR_CHAN_CONFIG_IND	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	253;"	d
ADC_SAR_Seq_SAR_CHAN_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	252;"	d
ADC_SAR_Seq_SAR_CHAN_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	251;"	d
ADC_SAR_Seq_SAR_CHAN_EN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	243;"	d
ADC_SAR_Seq_SAR_CHAN_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	242;"	d
ADC_SAR_Seq_SAR_CHAN_RESULT_IND	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	260;"	d
ADC_SAR_Seq_SAR_CHAN_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	259;"	d
ADC_SAR_Seq_SAR_CHAN_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	258;"	d
ADC_SAR_Seq_SAR_CHAN_RESULT_VALID_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	316;"	d
ADC_SAR_Seq_SAR_CHAN_RESULT_VALID_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	315;"	d
ADC_SAR_Seq_SAR_CHAN_WORK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	256;"	d
ADC_SAR_Seq_SAR_CHAN_WORK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	255;"	d
ADC_SAR_Seq_SAR_CHAN_WORK_VALID_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	313;"	d
ADC_SAR_Seq_SAR_CHAN_WORK_VALID_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	312;"	d
ADC_SAR_Seq_SAR_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	225;"	d
ADC_SAR_Seq_SAR_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	224;"	d
ADC_SAR_Seq_SAR_DFT_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	249;"	d
ADC_SAR_Seq_SAR_DFT_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	248;"	d
ADC_SAR_Seq_SAR_HW_CTRL_NEGVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	412;"	d
ADC_SAR_Seq_SAR_INJ_CHAN_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	366;"	d
ADC_SAR_Seq_SAR_INJ_CHAN_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	365;"	d
ADC_SAR_Seq_SAR_INJ_RESULT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	369;"	d
ADC_SAR_Seq_SAR_INJ_RESULT_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	368;"	d
ADC_SAR_Seq_SAR_INTR_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	363;"	d
ADC_SAR_Seq_SAR_INTR_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	362;"	d
ADC_SAR_Seq_SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	653;"	d
ADC_SAR_Seq_SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	655;"	d
ADC_SAR_Seq_SAR_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	334;"	d
ADC_SAR_Seq_SAR_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	333;"	d
ADC_SAR_Seq_SAR_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	331;"	d
ADC_SAR_Seq_SAR_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	330;"	d
ADC_SAR_Seq_SAR_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	325;"	d
ADC_SAR_Seq_SAR_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	324;"	d
ADC_SAR_Seq_SAR_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	328;"	d
ADC_SAR_Seq_SAR_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	327;"	d
ADC_SAR_Seq_SAR_RANGE_COND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	240;"	d
ADC_SAR_Seq_SAR_RANGE_COND_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	239;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	360;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	359;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	357;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	356;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	351;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	350;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	354;"	d
ADC_SAR_Seq_SAR_RANGE_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	353;"	d
ADC_SAR_Seq_SAR_RANGE_THRES_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	237;"	d
ADC_SAR_Seq_SAR_RANGE_THRES_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	236;"	d
ADC_SAR_Seq_SAR_SAMPLE_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	228;"	d
ADC_SAR_Seq_SAR_SAMPLE_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	227;"	d
ADC_SAR_Seq_SAR_SAMPLE_TIME01_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	231;"	d
ADC_SAR_Seq_SAR_SAMPLE_TIME01_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	230;"	d
ADC_SAR_Seq_SAR_SAMPLE_TIME23_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	234;"	d
ADC_SAR_Seq_SAR_SAMPLE_TIME23_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	233;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	347;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	345;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	343;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	342;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	337;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	336;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	340;"	d
ADC_SAR_Seq_SAR_SATURATE_INTR_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	339;"	d
ADC_SAR_Seq_SAR_START_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	246;"	d
ADC_SAR_Seq_SAR_START_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	245;"	d
ADC_SAR_Seq_SAR_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	319;"	d
ADC_SAR_Seq_SAR_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	318;"	d
ADC_SAR_Seq_SAR_WRK_MAX_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	516;"	d
ADC_SAR_Seq_SAR_WRK_MAX_12BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	515;"	d
ADC_SAR_Seq_SAR_WRK_MAX_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	517;"	d
ADC_SAR_Seq_SATURATE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	521;"	d
ADC_SAR_Seq_SEL_CSEL_DFT_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	489;"	d
ADC_SAR_Seq_SEL_CSEL_DFT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	484;"	d
ADC_SAR_Seq_SEQUENCED_CHANNELS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	136;"	d
ADC_SAR_Seq_SE_SIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	437;"	d
ADC_SAR_Seq_SE_UNSIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	438;"	d
ADC_SAR_Seq_SINGLE_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	143;"	d
ADC_SAR_Seq_STARTED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	189;"	d
ADC_SAR_Seq_STATUS_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	428;"	d
ADC_SAR_Seq_SWITCH_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	424;"	d
ADC_SAR_Seq_SaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_PM.c	/^void ADC_SAR_Seq_SaveConfig(void)$/;"	f
ADC_SAR_Seq_SetChanMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetChanMask(uint32 mask)$/;"	f
ADC_SAR_Seq_SetGain	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetGain(uint32 chan, int32 adcGain)$/;"	f
ADC_SAR_Seq_SetHighLimit	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetHighLimit(uint32 highLimit)$/;"	f
ADC_SAR_Seq_SetLimitMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetLimitMask(uint32 mask)$/;"	f
ADC_SAR_Seq_SetLowLimit	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetLowLimit(uint32 lowLimit)$/;"	f
ADC_SAR_Seq_SetOffset	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetOffset(uint32 chan, int16 offset)$/;"	f
ADC_SAR_Seq_SetSatMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_SetSatMask(uint32 mask)$/;"	f
ADC_SAR_Seq_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_PM.c	/^void ADC_SAR_Seq_Sleep(void)$/;"	f
ADC_SAR_Seq_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_Start(void)$/;"	f
ADC_SAR_Seq_StartConvert	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_StartConvert(void)$/;"	f
ADC_SAR_Seq_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_Stop(void)$/;"	f
ADC_SAR_Seq_StopConvert	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^void ADC_SAR_Seq_StopConvert(void)$/;"	f
ADC_SAR_Seq_TOTAL_CHANNELS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	135;"	d
ADC_SAR_Seq_TRIM_COEF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	557;"	d
ADC_SAR_Seq_VREF_EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	395;"	d
ADC_SAR_Seq_VREF_INTERNAL1024	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	394;"	d
ADC_SAR_Seq_VREF_INTERNAL1024BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	398;"	d
ADC_SAR_Seq_VREF_INTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	400;"	d
ADC_SAR_Seq_VREF_INTERNALVREFBYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	401;"	d
ADC_SAR_Seq_VREF_VDDA	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	397;"	d
ADC_SAR_Seq_VREF_VDDA_2	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	396;"	d
ADC_SAR_Seq_VREF_VDDA_2BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	399;"	d
ADC_SAR_Seq_WAIT_FOR_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	194;"	d
ADC_SAR_Seq_WAIT_FOR_RESULT_INJ	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	196;"	d
ADC_SAR_Seq_WOUNDING_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	553;"	d
ADC_SAR_Seq_WOUNDING_12BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	552;"	d
ADC_SAR_Seq_WOUNDING_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	554;"	d
ADC_SAR_Seq_WOUNDING_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	384;"	d
ADC_SAR_Seq_WOUNDING_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	383;"	d
ADC_SAR_Seq_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_PM.c	/^void ADC_SAR_Seq_Wakeup(void)$/;"	f
ADC_SAR_Seq__ACCUMULATE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	92;"	d
ADC_SAR_Seq__DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	59;"	d
ADC_SAR_Seq__EIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	63;"	d
ADC_SAR_Seq__EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	41;"	d
ADC_SAR_Seq__EXTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	56;"	d
ADC_SAR_Seq__FIXEDRESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	93;"	d
ADC_SAR_Seq__FOUR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	62;"	d
ADC_SAR_Seq__FREERUNNING	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	45;"	d
ADC_SAR_Seq__FSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	89;"	d
ADC_SAR_Seq__FUNSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	90;"	d
ADC_SAR_Seq__HARDWARESOC	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	46;"	d
ADC_SAR_Seq__INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	42;"	d
ADC_SAR_Seq__INTERNAL1024	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	51;"	d
ADC_SAR_Seq__INTERNAL1024BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	52;"	d
ADC_SAR_Seq__INTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	53;"	d
ADC_SAR_Seq__INTERNALVREFBYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	54;"	d
ADC_SAR_Seq__LEFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	87;"	d
ADC_SAR_Seq__MODE0	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	78;"	d
ADC_SAR_Seq__MODE1	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	79;"	d
ADC_SAR_Seq__MODE2	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	80;"	d
ADC_SAR_Seq__MODE3	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	81;"	d
ADC_SAR_Seq__ONE	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	60;"	d
ADC_SAR_Seq__OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	69;"	d
ADC_SAR_Seq__RES10	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	84;"	d
ADC_SAR_Seq__RES8	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	83;"	d
ADC_SAR_Seq__RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	86;"	d
ADC_SAR_Seq__SIXTEEN	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	64;"	d
ADC_SAR_Seq__TWO	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	61;"	d
ADC_SAR_Seq__VDDA	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	50;"	d
ADC_SAR_Seq__VDDA_2	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	49;"	d
ADC_SAR_Seq__VDDA_2BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	55;"	d
ADC_SAR_Seq__VREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	68;"	d
ADC_SAR_Seq__VSS	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	67;"	d
ADC_SAR_Seq_backup	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_PM.c	/^static ADC_SAR_Seq_BACKUP_STRUCT  ADC_SAR_Seq_backup =$/;"	v	file:
ADC_SAR_Seq_channelsConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^static const uint32 CYCODE ADC_SAR_Seq_channelsConfig[] = { 0x00000100u };$/;"	v	file:
ADC_SAR_Seq_countsPer10Volt	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^volatile int32 ADC_SAR_Seq_countsPer10Volt[ADC_SAR_Seq_TOTAL_CHANNELS_NUM];   \/* Gain compensation *\/$/;"	v
ADC_SAR_Seq_initVar	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^uint8 ADC_SAR_Seq_initVar = 0u;$/;"	v
ADC_SAR_Seq_intClock_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	70;"	d
ADC_SAR_Seq_intClock_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	67;"	d
ADC_SAR_Seq_intClock_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	65;"	d
ADC_SAR_Seq_intClock_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	71;"	d
ADC_SAR_Seq_intClock_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	68;"	d
ADC_SAR_Seq_intClock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	66;"	d
ADC_SAR_Seq_intClock_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	61;"	d
ADC_SAR_Seq_intClock_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	62;"	d
ADC_SAR_Seq_intClock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	73;"	d
ADC_SAR_Seq_intClock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	82;"	d
ADC_SAR_Seq_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	74;"	d
ADC_SAR_Seq_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	83;"	d
ADC_SAR_Seq_intClock_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	59;"	d
ADC_SAR_Seq_intClock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	75;"	d
ADC_SAR_Seq_intClock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	84;"	d
ADC_SAR_Seq_intClock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	76;"	d
ADC_SAR_Seq_intClock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	85;"	d
ADC_SAR_Seq_intClock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	63;"	d
ADC_SAR_Seq_intClock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	80;"	d
ADC_SAR_Seq_intClock_Disable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	47;"	d
ADC_SAR_Seq_intClock_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	81;"	d
ADC_SAR_Seq_intClock_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	46;"	d
ADC_SAR_Seq_intClock_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^uint16 ADC_SAR_Seq_intClock_GetDividerRegister(void)$/;"	f
ADC_SAR_Seq_intClock_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^uint8 ADC_SAR_Seq_intClock_GetFractionalDividerRegister(void)$/;"	f
ADC_SAR_Seq_intClock_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	50;"	d
ADC_SAR_Seq_intClock_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	48;"	d
ADC_SAR_Seq_intClock_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	51;"	d
ADC_SAR_Seq_intClock_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^void ADC_SAR_Seq_intClock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
ADC_SAR_Seq_intClock_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^void ADC_SAR_Seq_intClock_Start(void)$/;"	f
ADC_SAR_Seq_intClock_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	30;"	d
ADC_SAR_Seq_intClock_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^void ADC_SAR_Seq_intClock_StartEx(uint32 alignClkDiv)$/;"	f
ADC_SAR_Seq_intClock_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.c	/^void ADC_SAR_Seq_intClock_Stop(void)$/;"	f
ADC_SAR_Seq_offset	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.c	/^volatile int16 ADC_SAR_Seq_offset[ADC_SAR_Seq_TOTAL_CHANNELS_NUM];$/;"	v
ADC_SAR_WRK_MAX_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	516;"	d
ADC_SAR_WRK_MAX_10BIT	.\Design02.cydsn\codegentemp\ADC.h	516;"	d
ADC_SAR_WRK_MAX_12BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	515;"	d
ADC_SAR_WRK_MAX_12BIT	.\Design02.cydsn\codegentemp\ADC.h	515;"	d
ADC_SAR_WRK_MAX_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	517;"	d
ADC_SAR_WRK_MAX_8BIT	.\Design02.cydsn\codegentemp\ADC.h	517;"	d
ADC_SATURATE_INTR_MIR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	521;"	d
ADC_SATURATE_INTR_MIR	.\Design02.cydsn\codegentemp\ADC.h	521;"	d
ADC_SEL_CSEL_DFT_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	489;"	d
ADC_SEL_CSEL_DFT_CHAR	.\Design02.cydsn\codegentemp\ADC.h	489;"	d
ADC_SEL_CSEL_DFT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	484;"	d
ADC_SEL_CSEL_DFT_MASK	.\Design02.cydsn\codegentemp\ADC.h	484;"	d
ADC_SEQUENCED_CHANNELS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	136;"	d
ADC_SEQUENCED_CHANNELS_NUM	.\Design02.cydsn\codegentemp\ADC.h	136;"	d
ADC_SE_SIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	437;"	d
ADC_SE_SIGNED_RESULT	.\Design02.cydsn\codegentemp\ADC.h	437;"	d
ADC_SE_UNSIGNED_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	438;"	d
ADC_SE_UNSIGNED_RESULT	.\Design02.cydsn\codegentemp\ADC.h	438;"	d
ADC_SINGLE_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	143;"	d
ADC_SINGLE_PRESENT	.\Design02.cydsn\codegentemp\ADC.h	143;"	d
ADC_STARTED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	189;"	d
ADC_STARTED	.\Design02.cydsn\codegentemp\ADC.h	189;"	d
ADC_STATUS_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	428;"	d
ADC_STATUS_BUSY	.\Design02.cydsn\codegentemp\ADC.h	428;"	d
ADC_SWITCH_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	424;"	d
ADC_SWITCH_DISABLE	.\Design02.cydsn\codegentemp\ADC.h	424;"	d
ADC_SaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC_PM.c	/^void ADC_SaveConfig(void)$/;"	f
ADC_SaveConfig	.\Design02.cydsn\codegentemp\ADC_PM.c	/^void ADC_SaveConfig(void)$/;"	f
ADC_SetChanMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetChanMask(uint32 mask)$/;"	f
ADC_SetChanMask	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetChanMask(uint32 mask)$/;"	f
ADC_SetGain	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetGain(uint32 chan, int32 adcGain)$/;"	f
ADC_SetGain	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetGain(uint32 chan, int32 adcGain)$/;"	f
ADC_SetHighLimit	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetHighLimit(uint32 highLimit)$/;"	f
ADC_SetHighLimit	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetHighLimit(uint32 highLimit)$/;"	f
ADC_SetLimitMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetLimitMask(uint32 mask)$/;"	f
ADC_SetLimitMask	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetLimitMask(uint32 mask)$/;"	f
ADC_SetLowLimit	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetLowLimit(uint32 lowLimit)$/;"	f
ADC_SetLowLimit	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetLowLimit(uint32 lowLimit)$/;"	f
ADC_SetOffset	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetOffset(uint32 chan, int16 offset)$/;"	f
ADC_SetOffset	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetOffset(uint32 chan, int16 offset)$/;"	f
ADC_SetSatMask	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_SetSatMask(uint32 mask)$/;"	f
ADC_SetSatMask	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_SetSatMask(uint32 mask)$/;"	f
ADC_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\ADC_PM.c	/^void ADC_Sleep(void)$/;"	f
ADC_Sleep	.\Design02.cydsn\codegentemp\ADC_PM.c	/^void ADC_Sleep(void)$/;"	f
ADC_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_Start(void)$/;"	f
ADC_Start	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_Start(void)$/;"	f
ADC_StartConvert	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_StartConvert(void)$/;"	f
ADC_StartConvert	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_StartConvert(void)$/;"	f
ADC_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_Stop(void)$/;"	f
ADC_Stop	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_Stop(void)$/;"	f
ADC_StopConvert	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^void ADC_StopConvert(void)$/;"	f
ADC_StopConvert	.\Design02.cydsn\codegentemp\ADC.c	/^void ADC_StopConvert(void)$/;"	f
ADC_TOTAL_CHANNELS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	135;"	d
ADC_TOTAL_CHANNELS_NUM	.\Design02.cydsn\codegentemp\ADC.h	135;"	d
ADC_TRIM_COEF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	557;"	d
ADC_TRIM_COEF	.\Design02.cydsn\codegentemp\ADC.h	557;"	d
ADC_VREF_EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	395;"	d
ADC_VREF_EXTERNAL	.\Design02.cydsn\codegentemp\ADC.h	395;"	d
ADC_VREF_INTERNAL1024	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	394;"	d
ADC_VREF_INTERNAL1024	.\Design02.cydsn\codegentemp\ADC.h	394;"	d
ADC_VREF_INTERNAL1024BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	398;"	d
ADC_VREF_INTERNAL1024BYPASSED	.\Design02.cydsn\codegentemp\ADC.h	398;"	d
ADC_VREF_INTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	400;"	d
ADC_VREF_INTERNALVREF	.\Design02.cydsn\codegentemp\ADC.h	400;"	d
ADC_VREF_INTERNALVREFBYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	401;"	d
ADC_VREF_INTERNALVREFBYPASSED	.\Design02.cydsn\codegentemp\ADC.h	401;"	d
ADC_VREF_VDDA	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	397;"	d
ADC_VREF_VDDA	.\Design02.cydsn\codegentemp\ADC.h	397;"	d
ADC_VREF_VDDA_2	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	396;"	d
ADC_VREF_VDDA_2	.\Design02.cydsn\codegentemp\ADC.h	396;"	d
ADC_VREF_VDDA_2BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	399;"	d
ADC_VREF_VDDA_2BYPASSED	.\Design02.cydsn\codegentemp\ADC.h	399;"	d
ADC_WAIT_FOR_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	194;"	d
ADC_WAIT_FOR_RESULT	.\Design02.cydsn\codegentemp\ADC.h	194;"	d
ADC_WAIT_FOR_RESULT_INJ	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	196;"	d
ADC_WAIT_FOR_RESULT_INJ	.\Design02.cydsn\codegentemp\ADC.h	196;"	d
ADC_WOUNDING_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	553;"	d
ADC_WOUNDING_10BIT	.\Design02.cydsn\codegentemp\ADC.h	553;"	d
ADC_WOUNDING_12BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	552;"	d
ADC_WOUNDING_12BIT	.\Design02.cydsn\codegentemp\ADC.h	552;"	d
ADC_WOUNDING_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	554;"	d
ADC_WOUNDING_8BIT	.\Design02.cydsn\codegentemp\ADC.h	554;"	d
ADC_WOUNDING_PTR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	384;"	d
ADC_WOUNDING_PTR	.\Design02.cydsn\codegentemp\ADC.h	384;"	d
ADC_WOUNDING_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	383;"	d
ADC_WOUNDING_REG	.\Design02.cydsn\codegentemp\ADC.h	383;"	d
ADC_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\ADC_PM.c	/^void ADC_Wakeup(void)$/;"	f
ADC_Wakeup	.\Design02.cydsn\codegentemp\ADC_PM.c	/^void ADC_Wakeup(void)$/;"	f
ADC__ACCUMULATE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	92;"	d
ADC__ACCUMULATE	.\Design02.cydsn\codegentemp\ADC.h	92;"	d
ADC__DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	59;"	d
ADC__DISABLED	.\Design02.cydsn\codegentemp\ADC.h	59;"	d
ADC__EIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	63;"	d
ADC__EIGHT	.\Design02.cydsn\codegentemp\ADC.h	63;"	d
ADC__EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	41;"	d
ADC__EXTERNAL	.\Design02.cydsn\codegentemp\ADC.h	41;"	d
ADC__EXTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	56;"	d
ADC__EXTERNALVREF	.\Design02.cydsn\codegentemp\ADC.h	56;"	d
ADC__FIXEDRESOLUTION	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	93;"	d
ADC__FIXEDRESOLUTION	.\Design02.cydsn\codegentemp\ADC.h	93;"	d
ADC__FOUR	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	62;"	d
ADC__FOUR	.\Design02.cydsn\codegentemp\ADC.h	62;"	d
ADC__FREERUNNING	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	45;"	d
ADC__FREERUNNING	.\Design02.cydsn\codegentemp\ADC.h	45;"	d
ADC__FSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	89;"	d
ADC__FSIGNED	.\Design02.cydsn\codegentemp\ADC.h	89;"	d
ADC__FUNSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	90;"	d
ADC__FUNSIGNED	.\Design02.cydsn\codegentemp\ADC.h	90;"	d
ADC__HARDWARESOC	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	46;"	d
ADC__HARDWARESOC	.\Design02.cydsn\codegentemp\ADC.h	46;"	d
ADC__INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	42;"	d
ADC__INTERNAL	.\Design02.cydsn\codegentemp\ADC.h	42;"	d
ADC__INTERNAL1024	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	51;"	d
ADC__INTERNAL1024	.\Design02.cydsn\codegentemp\ADC.h	51;"	d
ADC__INTERNAL1024BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	52;"	d
ADC__INTERNAL1024BYPASSED	.\Design02.cydsn\codegentemp\ADC.h	52;"	d
ADC__INTERNALVREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	53;"	d
ADC__INTERNALVREF	.\Design02.cydsn\codegentemp\ADC.h	53;"	d
ADC__INTERNALVREFBYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	54;"	d
ADC__INTERNALVREFBYPASSED	.\Design02.cydsn\codegentemp\ADC.h	54;"	d
ADC__LEFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	87;"	d
ADC__LEFT	.\Design02.cydsn\codegentemp\ADC.h	87;"	d
ADC__MODE0	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	78;"	d
ADC__MODE0	.\Design02.cydsn\codegentemp\ADC.h	78;"	d
ADC__MODE1	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	79;"	d
ADC__MODE1	.\Design02.cydsn\codegentemp\ADC.h	79;"	d
ADC__MODE2	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	80;"	d
ADC__MODE2	.\Design02.cydsn\codegentemp\ADC.h	80;"	d
ADC__MODE3	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	81;"	d
ADC__MODE3	.\Design02.cydsn\codegentemp\ADC.h	81;"	d
ADC__ONE	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	60;"	d
ADC__ONE	.\Design02.cydsn\codegentemp\ADC.h	60;"	d
ADC__OTHER	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	69;"	d
ADC__OTHER	.\Design02.cydsn\codegentemp\ADC.h	69;"	d
ADC__RES10	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	84;"	d
ADC__RES10	.\Design02.cydsn\codegentemp\ADC.h	84;"	d
ADC__RES8	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	83;"	d
ADC__RES8	.\Design02.cydsn\codegentemp\ADC.h	83;"	d
ADC__RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	86;"	d
ADC__RIGHT	.\Design02.cydsn\codegentemp\ADC.h	86;"	d
ADC__SIXTEEN	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	64;"	d
ADC__SIXTEEN	.\Design02.cydsn\codegentemp\ADC.h	64;"	d
ADC__TWO	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	61;"	d
ADC__TWO	.\Design02.cydsn\codegentemp\ADC.h	61;"	d
ADC__VDDA	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	50;"	d
ADC__VDDA	.\Design02.cydsn\codegentemp\ADC.h	50;"	d
ADC__VDDA_2	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	49;"	d
ADC__VDDA_2	.\Design02.cydsn\codegentemp\ADC.h	49;"	d
ADC__VDDA_2BYPASSED	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	55;"	d
ADC__VDDA_2BYPASSED	.\Design02.cydsn\codegentemp\ADC.h	55;"	d
ADC__VREF	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	68;"	d
ADC__VREF	.\Design02.cydsn\codegentemp\ADC.h	68;"	d
ADC__VSS	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	67;"	d
ADC__VSS	.\Design02.cydsn\codegentemp\ADC.h	67;"	d
ADC_backup	.\Design02.cydsn\Generated_Source\PSoC4\ADC_PM.c	/^static ADC_BACKUP_STRUCT  ADC_backup =$/;"	v	file:
ADC_backup	.\Design02.cydsn\codegentemp\ADC_PM.c	/^static ADC_BACKUP_STRUCT  ADC_backup =$/;"	v	file:
ADC_channelsConfig	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^static const uint32 CYCODE ADC_channelsConfig[] = { 0x00000400u };$/;"	v	file:
ADC_channelsConfig	.\Design02.cydsn\codegentemp\ADC.c	/^static const uint32 CYCODE ADC_channelsConfig[] = { 0x00000400u };$/;"	v	file:
ADC_countsPer10Volt	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^volatile int32 ADC_countsPer10Volt[ADC_TOTAL_CHANNELS_NUM];   \/* Gain compensation *\/$/;"	v
ADC_countsPer10Volt	.\Design02.cydsn\codegentemp\ADC.c	/^volatile int32 ADC_countsPer10Volt[ADC_TOTAL_CHANNELS_NUM];   \/* Gain compensation *\/$/;"	v
ADC_cy_psoc4_sar__SAR_ANA_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	6;"	d
ADC_cy_psoc4_sar__SAR_ANA_TRIM	.\Design02.cydsn\codegentemp\cyfitter.h	6;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	7;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00	.\Design02.cydsn\codegentemp\cyfitter.h	7;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	8;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01	.\Design02.cydsn\codegentemp\cyfitter.h	8;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	9;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02	.\Design02.cydsn\codegentemp\cyfitter.h	9;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	10;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03	.\Design02.cydsn\codegentemp\cyfitter.h	10;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	11;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04	.\Design02.cydsn\codegentemp\cyfitter.h	11;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	12;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05	.\Design02.cydsn\codegentemp\cyfitter.h	12;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	13;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06	.\Design02.cydsn\codegentemp\cyfitter.h	13;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	14;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07	.\Design02.cydsn\codegentemp\cyfitter.h	14;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	15;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08	.\Design02.cydsn\codegentemp\cyfitter.h	15;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	16;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09	.\Design02.cydsn\codegentemp\cyfitter.h	16;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	17;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10	.\Design02.cydsn\codegentemp\cyfitter.h	17;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	18;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11	.\Design02.cydsn\codegentemp\cyfitter.h	18;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	19;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12	.\Design02.cydsn\codegentemp\cyfitter.h	19;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	20;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13	.\Design02.cydsn\codegentemp\cyfitter.h	20;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	21;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14	.\Design02.cydsn\codegentemp\cyfitter.h	21;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	22;"	d
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15	.\Design02.cydsn\codegentemp\cyfitter.h	22;"	d
ADC_cy_psoc4_sar__SAR_CHAN_EN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	23;"	d
ADC_cy_psoc4_sar__SAR_CHAN_EN	.\Design02.cydsn\codegentemp\cyfitter.h	23;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	25;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00	.\Design02.cydsn\codegentemp\cyfitter.h	25;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	26;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01	.\Design02.cydsn\codegentemp\cyfitter.h	26;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	27;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02	.\Design02.cydsn\codegentemp\cyfitter.h	27;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	28;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03	.\Design02.cydsn\codegentemp\cyfitter.h	28;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	29;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04	.\Design02.cydsn\codegentemp\cyfitter.h	29;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	30;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05	.\Design02.cydsn\codegentemp\cyfitter.h	30;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	31;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06	.\Design02.cydsn\codegentemp\cyfitter.h	31;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	32;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07	.\Design02.cydsn\codegentemp\cyfitter.h	32;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	33;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08	.\Design02.cydsn\codegentemp\cyfitter.h	33;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	34;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09	.\Design02.cydsn\codegentemp\cyfitter.h	34;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	35;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10	.\Design02.cydsn\codegentemp\cyfitter.h	35;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	36;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11	.\Design02.cydsn\codegentemp\cyfitter.h	36;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	37;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12	.\Design02.cydsn\codegentemp\cyfitter.h	37;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	38;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13	.\Design02.cydsn\codegentemp\cyfitter.h	38;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	39;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14	.\Design02.cydsn\codegentemp\cyfitter.h	39;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	40;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15	.\Design02.cydsn\codegentemp\cyfitter.h	40;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	24;"	d
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID	.\Design02.cydsn\codegentemp\cyfitter.h	24;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK00	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	42;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK00	.\Design02.cydsn\codegentemp\cyfitter.h	42;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK01	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	43;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK01	.\Design02.cydsn\codegentemp\cyfitter.h	43;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK02	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	44;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK02	.\Design02.cydsn\codegentemp\cyfitter.h	44;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK03	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	45;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK03	.\Design02.cydsn\codegentemp\cyfitter.h	45;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK04	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	46;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK04	.\Design02.cydsn\codegentemp\cyfitter.h	46;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK05	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	47;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK05	.\Design02.cydsn\codegentemp\cyfitter.h	47;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK06	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	48;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK06	.\Design02.cydsn\codegentemp\cyfitter.h	48;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK07	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	49;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK07	.\Design02.cydsn\codegentemp\cyfitter.h	49;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK08	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	50;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK08	.\Design02.cydsn\codegentemp\cyfitter.h	50;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK09	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	51;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK09	.\Design02.cydsn\codegentemp\cyfitter.h	51;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	52;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK10	.\Design02.cydsn\codegentemp\cyfitter.h	52;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	53;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK11	.\Design02.cydsn\codegentemp\cyfitter.h	53;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	54;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK12	.\Design02.cydsn\codegentemp\cyfitter.h	54;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	55;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK13	.\Design02.cydsn\codegentemp\cyfitter.h	55;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	56;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK14	.\Design02.cydsn\codegentemp\cyfitter.h	56;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK15	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	57;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK15	.\Design02.cydsn\codegentemp\cyfitter.h	57;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	41;"	d
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID	.\Design02.cydsn\codegentemp\cyfitter.h	41;"	d
ADC_cy_psoc4_sar__SAR_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	58;"	d
ADC_cy_psoc4_sar__SAR_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	58;"	d
ADC_cy_psoc4_sar__SAR_DFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	59;"	d
ADC_cy_psoc4_sar__SAR_DFT_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	59;"	d
ADC_cy_psoc4_sar__SAR_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	60;"	d
ADC_cy_psoc4_sar__SAR_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	60;"	d
ADC_cy_psoc4_sar__SAR_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	61;"	d
ADC_cy_psoc4_sar__SAR_INTR_CAUSE	.\Design02.cydsn\codegentemp\cyfitter.h	61;"	d
ADC_cy_psoc4_sar__SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	62;"	d
ADC_cy_psoc4_sar__SAR_INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	62;"	d
ADC_cy_psoc4_sar__SAR_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	63;"	d
ADC_cy_psoc4_sar__SAR_INTR_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	63;"	d
ADC_cy_psoc4_sar__SAR_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	64;"	d
ADC_cy_psoc4_sar__SAR_INTR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	64;"	d
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	66;"	d
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0	.\Design02.cydsn\codegentemp\cyfitter.h	66;"	d
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	65;"	d
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	65;"	d
ADC_cy_psoc4_sar__SAR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	67;"	d
ADC_cy_psoc4_sar__SAR_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	67;"	d
ADC_cy_psoc4_sar__SAR_PUMP_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	68;"	d
ADC_cy_psoc4_sar__SAR_PUMP_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	68;"	d
ADC_cy_psoc4_sar__SAR_RANGE_COND	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	69;"	d
ADC_cy_psoc4_sar__SAR_RANGE_COND	.\Design02.cydsn\codegentemp\cyfitter.h	69;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	70;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	70;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	71;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	71;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	72;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	72;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	73;"	d
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	73;"	d
ADC_cy_psoc4_sar__SAR_RANGE_THRES	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	74;"	d
ADC_cy_psoc4_sar__SAR_RANGE_THRES	.\Design02.cydsn\codegentemp\cyfitter.h	74;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	75;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	75;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	76;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01	.\Design02.cydsn\codegentemp\cyfitter.h	76;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	77;"	d
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23	.\Design02.cydsn\codegentemp\cyfitter.h	77;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	78;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	78;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	79;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	79;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	80;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	80;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	81;"	d
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	81;"	d
ADC_cy_psoc4_sar__SAR_START_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	82;"	d
ADC_cy_psoc4_sar__SAR_START_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	82;"	d
ADC_cy_psoc4_sar__SAR_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	83;"	d
ADC_cy_psoc4_sar__SAR_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	83;"	d
ADC_cy_psoc4_sar__SAR_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	84;"	d
ADC_cy_psoc4_sar__SAR_WOUNDING	.\Design02.cydsn\codegentemp\cyfitter.h	84;"	d
ADC_initVar	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^uint8 ADC_initVar = 0u;$/;"	v
ADC_initVar	.\Design02.cydsn\codegentemp\ADC.c	/^uint8 ADC_initVar = 0u;$/;"	v
ADC_intClock_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	70;"	d
ADC_intClock_CMD_DISABLE_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	70;"	d
ADC_intClock_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	67;"	d
ADC_intClock_CMD_DISABLE_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	67;"	d
ADC_intClock_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	65;"	d
ADC_intClock_CMD_DIV_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	65;"	d
ADC_intClock_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	71;"	d
ADC_intClock_CMD_ENABLE_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	71;"	d
ADC_intClock_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	68;"	d
ADC_intClock_CMD_ENABLE_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	68;"	d
ADC_intClock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	66;"	d
ADC_intClock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	66;"	d
ADC_intClock_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	61;"	d
ADC_intClock_CMD_REG	.\Design02.cydsn\codegentemp\ADC_intClock.h	61;"	d
ADC_intClock_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	62;"	d
ADC_intClock_CTRL_REG	.\Design02.cydsn\codegentemp\ADC_intClock.h	62;"	d
ADC_intClock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	73;"	d
ADC_intClock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	82;"	d
ADC_intClock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	73;"	d
ADC_intClock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	82;"	d
ADC_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	74;"	d
ADC_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	83;"	d
ADC_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	74;"	d
ADC_intClock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	83;"	d
ADC_intClock_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	59;"	d
ADC_intClock_DIV_ID	.\Design02.cydsn\codegentemp\ADC_intClock.h	59;"	d
ADC_intClock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	75;"	d
ADC_intClock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	84;"	d
ADC_intClock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	75;"	d
ADC_intClock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\ADC_intClock.h	84;"	d
ADC_intClock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	76;"	d
ADC_intClock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	85;"	d
ADC_intClock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	76;"	d
ADC_intClock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\ADC_intClock.h	85;"	d
ADC_intClock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	63;"	d
ADC_intClock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	80;"	d
ADC_intClock_DIV_REG	.\Design02.cydsn\codegentemp\ADC_intClock.h	63;"	d
ADC_intClock_DIV_REG	.\Design02.cydsn\codegentemp\ADC_intClock.h	80;"	d
ADC_intClock_Disable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	47;"	d
ADC_intClock_Disable	.\Design02.cydsn\codegentemp\ADC_intClock.h	47;"	d
ADC_intClock_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	81;"	d
ADC_intClock_ENABLE_REG	.\Design02.cydsn\codegentemp\ADC_intClock.h	81;"	d
ADC_intClock_Enable	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	46;"	d
ADC_intClock_Enable	.\Design02.cydsn\codegentemp\ADC_intClock.h	46;"	d
ADC_intClock_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^uint16 ADC_intClock_GetDividerRegister(void)$/;"	f
ADC_intClock_GetDividerRegister	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^uint16 ADC_intClock_GetDividerRegister(void)$/;"	f
ADC_intClock_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^uint8 ADC_intClock_GetFractionalDividerRegister(void)$/;"	f
ADC_intClock_GetFractionalDividerRegister	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^uint8 ADC_intClock_GetFractionalDividerRegister(void)$/;"	f
ADC_intClock_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	50;"	d
ADC_intClock_SetDivider	.\Design02.cydsn\codegentemp\ADC_intClock.h	50;"	d
ADC_intClock_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	48;"	d
ADC_intClock_SetDividerRegister	.\Design02.cydsn\codegentemp\ADC_intClock.h	48;"	d
ADC_intClock_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	51;"	d
ADC_intClock_SetDividerValue	.\Design02.cydsn\codegentemp\ADC_intClock.h	51;"	d
ADC_intClock_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^void ADC_intClock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
ADC_intClock_SetFractionalDividerRegister	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^void ADC_intClock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
ADC_intClock_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^void ADC_intClock_Start(void)$/;"	f
ADC_intClock_Start	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	30;"	d
ADC_intClock_Start	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^void ADC_intClock_Start(void)$/;"	f
ADC_intClock_Start	.\Design02.cydsn\codegentemp\ADC_intClock.h	30;"	d
ADC_intClock_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^void ADC_intClock_StartEx(uint32 alignClkDiv)$/;"	f
ADC_intClock_StartEx	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^void ADC_intClock_StartEx(uint32 alignClkDiv)$/;"	f
ADC_intClock_Stop	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.c	/^void ADC_intClock_Stop(void)$/;"	f
ADC_intClock_Stop	.\Design02.cydsn\codegentemp\ADC_intClock.c	/^void ADC_intClock_Stop(void)$/;"	f
ADC_intClock__CTRL_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	87;"	d
ADC_intClock__CTRL_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	87;"	d
ADC_intClock__DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	88;"	d
ADC_intClock__DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	88;"	d
ADC_intClock__DIV_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	89;"	d
ADC_intClock__DIV_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	89;"	d
ADC_intClock__PA_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	90;"	d
ADC_intClock__PA_DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	90;"	d
ADC_offset	.\Design02.cydsn\Generated_Source\PSoC4\ADC.c	/^volatile int16 ADC_offset[ADC_TOTAL_CHANNELS_NUM];$/;"	v
ADC_offset	.\Design02.cydsn\codegentemp\ADC.c	/^volatile int16 ADC_offset[ADC_TOTAL_CHANNELS_NUM];$/;"	v
ADV_LED_TIMEOUT	.\Design02.cydsn\app_LED.h	30;"	d
ADV_LED_TIMEOUT	.\Design02.cydsn\app_LED.h	33;"	d
AIRCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon235
AIRCR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon113
APP_BLE_H	.\Design02.cydsn\app_Ble.h	17;"	d
APP_LED_H	.\Design02.cydsn\app_LED.h	17;"	d
APP_UART_H	.\Design02.cydsn\app_UART.h	17;"	d
APSR_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon226
APSR_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon104
ATT_FIND_BY_TYPE_VALUE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	50;"	d
ATT_FIND_BY_TYPE_VALUE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	50;"	d
ATT_FIND_INFO_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	49;"	d
ATT_FIND_INFO_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	49;"	d
ATT_HANDLE_VALUE_INDICATION_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	47;"	d
ATT_HANDLE_VALUE_INDICATION_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	47;"	d
ATT_HANDLE_VALUE_NOTIFICATION_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	46;"	d
ATT_HANDLE_VALUE_NOTIFICATION_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	46;"	d
ATT_MTU_EXCHANGE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	48;"	d
ATT_MTU_EXCHANGE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	48;"	d
ATT_QUEUED_WRITE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	58;"	d
ATT_QUEUED_WRITE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	58;"	d
ATT_READ_BLOB_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	53;"	d
ATT_READ_BLOB_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	53;"	d
ATT_READ_BY_GROUP_TYPE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	55;"	d
ATT_READ_BY_GROUP_TYPE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	55;"	d
ATT_READ_BY_TYPE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	51;"	d
ATT_READ_BY_TYPE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	51;"	d
ATT_READ_MULTIPLE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	54;"	d
ATT_READ_MULTIPLE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	54;"	d
ATT_READ_REQUEST_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	52;"	d
ATT_READ_REQUEST_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	52;"	d
ATT_SIGNED_WRITE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	59;"	d
ATT_SIGNED_WRITE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	59;"	d
ATT_WRITE_COMMAND_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	57;"	d
ATT_WRITE_COMMAND_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	57;"	d
ATT_WRITE_REQUEST_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	56;"	d
ATT_WRITE_REQUEST_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	56;"	d
Alarm_Count	.\Design02.cydsn\app_lock.h	/^    uint16  Alarm_Count;            \/\/$/;"	m	struct:__anon4
Alarm_Event	.\Design02.cydsn\app_lock.c	/^void Alarm_Event(uint8 Event)$/;"	f
Alarm_Work_Step	.\Design02.cydsn\app_lock.h	/^    unsigned Alarm_Work_Step        : 3;        \/\/ $/;"	m	struct:__anon5
AnalogSetDefault	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void AnalogSetDefault(void)$/;"	f	file:
AnalogSetDefault	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void AnalogSetDefault(void)$/;"	f	file:
AppCallBack	.\Design02.cydsn\app_Ble.c	/^void AppCallBack(uint32 event, void *eventParam)$/;"	f
AppKey	.\Design02.cydsn\app_protocol.c	/^uint8 AppKey[8];$/;"	v
App_Key	.\Design02.cydsn\app_Com.c	/^uint8 App_Key[8];$/;"	v
App_RC4	.\Design02.cydsn\app_protocol.c	/^void App_RC4(uint8 *key,uint8 key_leng, uint8 *buf, uint8 len)$/;"	f
Ask_Lock_Delay	.\Design02.cydsn\app_lock.h	/^    uint16  Ask_Lock_Delay;         \/\/$/;"	m	struct:__anon4
BAT_AD_0	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	29;"	d
BAT_AD_0	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	29;"	d
BAT_AD_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	32;"	d
BAT_AD_0_DR	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	32;"	d
BAT_AD_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	31;"	d
BAT_AD_0_PC	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	31;"	d
BAT_AD_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	30;"	d
BAT_AD_0_PS	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	30;"	d
BAT_AD_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	33;"	d
BAT_AD_0_SHIFT	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	33;"	d
BAT_AD_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	/^    uint8 BAT_AD_ClearInterrupt(void) $/;"	f
BAT_AD_ClearInterrupt	.\Design02.cydsn\codegentemp\BAT_AD.c	/^    uint8 BAT_AD_ClearInterrupt(void) $/;"	f
BAT_AD_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	44;"	d
BAT_AD_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\BAT_AD.h	44;"	d
BAT_AD_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	45;"	d
BAT_AD_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\BAT_AD.h	45;"	d
BAT_AD_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	49;"	d
BAT_AD_DM_OD_HI	.\Design02.cydsn\codegentemp\BAT_AD.h	49;"	d
BAT_AD_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	48;"	d
BAT_AD_DM_OD_LO	.\Design02.cydsn\codegentemp\BAT_AD.h	48;"	d
BAT_AD_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	47;"	d
BAT_AD_DM_RES_DWN	.\Design02.cydsn\codegentemp\BAT_AD.h	47;"	d
BAT_AD_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	46;"	d
BAT_AD_DM_RES_UP	.\Design02.cydsn\codegentemp\BAT_AD.h	46;"	d
BAT_AD_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	51;"	d
BAT_AD_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\BAT_AD.h	51;"	d
BAT_AD_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	50;"	d
BAT_AD_DM_STRONG	.\Design02.cydsn\codegentemp\BAT_AD.h	50;"	d
BAT_AD_DR	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	69;"	d
BAT_AD_DR	.\Design02.cydsn\codegentemp\BAT_AD.h	69;"	d
BAT_AD_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	41;"	d
BAT_AD_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\BAT_AD.h	41;"	d
BAT_AD_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	42;"	d
BAT_AD_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\BAT_AD.h	42;"	d
BAT_AD_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	87;"	d
BAT_AD_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\BAT_AD.h	87;"	d
BAT_AD_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	86;"	d
BAT_AD_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\BAT_AD.h	86;"	d
BAT_AD_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	71;"	d
BAT_AD_INP_DIS	.\Design02.cydsn\codegentemp\BAT_AD.h	71;"	d
BAT_AD_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	76;"	d
BAT_AD_INTSTAT	.\Design02.cydsn\codegentemp\BAT_AD.h	76;"	d
BAT_AD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	54;"	d
BAT_AD_MASK	.\Design02.cydsn\codegentemp\BAT_AD.h	54;"	d
BAT_AD_PC	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	67;"	d
BAT_AD_PC	.\Design02.cydsn\codegentemp\BAT_AD.h	67;"	d
BAT_AD_PS	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	65;"	d
BAT_AD_PS	.\Design02.cydsn\codegentemp\BAT_AD.h	65;"	d
BAT_AD_Read	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	/^uint8 BAT_AD_Read(void) $/;"	f
BAT_AD_Read	.\Design02.cydsn\codegentemp\BAT_AD.c	/^uint8 BAT_AD_Read(void) $/;"	f
BAT_AD_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	/^uint8 BAT_AD_ReadDataReg(void) $/;"	f
BAT_AD_ReadDataReg	.\Design02.cydsn\codegentemp\BAT_AD.c	/^uint8 BAT_AD_ReadDataReg(void) $/;"	f
BAT_AD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	55;"	d
BAT_AD_SHIFT	.\Design02.cydsn\codegentemp\BAT_AD.h	55;"	d
BAT_AD_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	/^void BAT_AD_SetDriveMode(uint8 mode) $/;"	f
BAT_AD_SetDriveMode	.\Design02.cydsn\codegentemp\BAT_AD.c	/^void BAT_AD_SetDriveMode(uint8 mode) $/;"	f
BAT_AD_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	56;"	d
BAT_AD_WIDTH	.\Design02.cydsn\codegentemp\BAT_AD.h	56;"	d
BAT_AD_Write	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	/^void BAT_AD_Write(uint8 value) $/;"	f
BAT_AD_Write	.\Design02.cydsn\codegentemp\BAT_AD.c	/^void BAT_AD_Write(uint8 value) $/;"	f
BAT_AD__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	878;"	d
BAT_AD__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	878;"	d
BAT_AD__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	879;"	d
BAT_AD__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	879;"	d
BAT_AD__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	880;"	d
BAT_AD__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	880;"	d
BAT_AD__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	881;"	d
BAT_AD__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	881;"	d
BAT_AD__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	882;"	d
BAT_AD__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	882;"	d
BAT_AD__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	883;"	d
BAT_AD__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	883;"	d
BAT_AD__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	884;"	d
BAT_AD__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	884;"	d
BAT_AD__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	885;"	d
BAT_AD__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	885;"	d
BAT_AD__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	886;"	d
BAT_AD__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	886;"	d
BAT_AD__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	887;"	d
BAT_AD__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	887;"	d
BAT_AD__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	888;"	d
BAT_AD__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	888;"	d
BAT_AD__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	889;"	d
BAT_AD__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	889;"	d
BAT_AD__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	890;"	d
BAT_AD__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	890;"	d
BAT_AD__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	891;"	d
BAT_AD__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	891;"	d
BAT_AD__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	892;"	d
BAT_AD__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	892;"	d
BAT_AD__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	893;"	d
BAT_AD__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	893;"	d
BAT_AD__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	894;"	d
BAT_AD__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	894;"	d
BAT_AD__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	895;"	d
BAT_AD__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	895;"	d
BAT_AD__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	896;"	d
BAT_AD__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	896;"	d
BAT_AD__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	897;"	d
BAT_AD__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	897;"	d
BAT_AD__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	898;"	d
BAT_AD__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	898;"	d
BAT_AD__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	899;"	d
BAT_AD__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	899;"	d
BAT_AD__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	900;"	d
BAT_AD__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	900;"	d
BAT_AD__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	901;"	d
BAT_AD__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	901;"	d
BAT_AD__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	902;"	d
BAT_AD__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	902;"	d
BAT_AD__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	903;"	d
BAT_AD__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	903;"	d
BAT_AD__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	904;"	d
BAT_AD__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	904;"	d
BAT_AD__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	905;"	d
BAT_AD__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	905;"	d
BAT_AD__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	906;"	d
BAT_AD__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	906;"	d
BAT_AD__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	907;"	d
BAT_AD__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	907;"	d
BAT_AD__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	908;"	d
BAT_AD__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	908;"	d
BAT_AD__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	909;"	d
BAT_AD__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	909;"	d
BAT_AD__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	910;"	d
BAT_AD__DR	.\Design02.cydsn\codegentemp\cyfitter.h	910;"	d
BAT_AD__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	911;"	d
BAT_AD__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	911;"	d
BAT_AD__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	912;"	d
BAT_AD__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	912;"	d
BAT_AD__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	913;"	d
BAT_AD__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	913;"	d
BAT_AD__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	914;"	d
BAT_AD__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	914;"	d
BAT_AD__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	915;"	d
BAT_AD__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	915;"	d
BAT_AD__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	916;"	d
BAT_AD__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	916;"	d
BAT_AD__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	917;"	d
BAT_AD__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	917;"	d
BAT_AD__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	918;"	d
BAT_AD__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	918;"	d
BAT_AD__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	919;"	d
BAT_AD__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	919;"	d
BAT_AD__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	920;"	d
BAT_AD__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	920;"	d
BAT_AD__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	921;"	d
BAT_AD__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	921;"	d
BAT_AD__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	922;"	d
BAT_AD__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	922;"	d
BAT_AD__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	923;"	d
BAT_AD__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	923;"	d
BAT_AD__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	924;"	d
BAT_AD__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	924;"	d
BAT_AD__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	925;"	d
BAT_AD__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	925;"	d
BAT_AD__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	926;"	d
BAT_AD__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	926;"	d
BAT_AD__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	927;"	d
BAT_AD__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	927;"	d
BAT_AD__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	928;"	d
BAT_AD__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	928;"	d
BAT_AD__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	929;"	d
BAT_AD__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	929;"	d
BAT_AD__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	930;"	d
BAT_AD__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	930;"	d
BAT_AD__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	931;"	d
BAT_AD__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	931;"	d
BAT_AD__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	932;"	d
BAT_AD__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	932;"	d
BAT_AD__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	933;"	d
BAT_AD__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	933;"	d
BAT_AD__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	934;"	d
BAT_AD__PC	.\Design02.cydsn\codegentemp\cyfitter.h	934;"	d
BAT_AD__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	935;"	d
BAT_AD__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	935;"	d
BAT_AD__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	936;"	d
BAT_AD__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	936;"	d
BAT_AD__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	937;"	d
BAT_AD__PS	.\Design02.cydsn\codegentemp\cyfitter.h	937;"	d
BAT_AD__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	938;"	d
BAT_AD__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	938;"	d
BEEP_CLOSE	.\Design02.cydsn\app_lock.h	22;"	d
BEEP_OPEN	.\Design02.cydsn\app_lock.h	21;"	d
BLEDeviceName	.\Design02.cydsn\main.c	/^char8 BLEDeviceName[11] = {0x54,0x4c,0x2d,0x30,0x31,0x30,0x32,0x30,0x33,0x30,0x34};$/;"	v
BLE_IDLE	.\Design02.cydsn\app_protocol.h	63;"	d
BLE_NORMAL_KEY	.\Design02.cydsn\app_protocol.h	29;"	d
BLE_ON	.\Design02.cydsn\main.c	6;"	d	file:
BLE_PACKET_SIZE_MAX	.\Design02.cydsn\app_Ble.h	30;"	d
BLE_bless_isr_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_ClearPending(void)$/;"	f
BLE_bless_isr_ClearPending	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_ClearPending(void)$/;"	f
BLE_bless_isr_Disable	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_Disable(void)$/;"	f
BLE_bless_isr_Disable	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_Disable(void)$/;"	f
BLE_bless_isr_Enable	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_Enable(void)$/;"	f
BLE_bless_isr_Enable	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_Enable(void)$/;"	f
BLE_bless_isr_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^uint8 BLE_bless_isr_GetPriority(void)$/;"	f
BLE_bless_isr_GetPriority	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^uint8 BLE_bless_isr_GetPriority(void)$/;"	f
BLE_bless_isr_GetState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^uint8 BLE_bless_isr_GetState(void)$/;"	f
BLE_bless_isr_GetState	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^uint8 BLE_bless_isr_GetState(void)$/;"	f
BLE_bless_isr_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^cyisraddress BLE_bless_isr_GetVector(void)$/;"	f
BLE_bless_isr_GetVector	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^cyisraddress BLE_bless_isr_GetVector(void)$/;"	f
BLE_bless_isr_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	58;"	d
BLE_bless_isr_INTC_CLR_EN	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	58;"	d
BLE_bless_isr_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	64;"	d
BLE_bless_isr_INTC_CLR_PD	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	64;"	d
BLE_bless_isr_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	49;"	d
BLE_bless_isr_INTC_PRIOR	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	49;"	d
BLE_bless_isr_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	52;"	d
BLE_bless_isr_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	52;"	d
BLE_bless_isr_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	55;"	d
BLE_bless_isr_INTC_SET_EN	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	55;"	d
BLE_bless_isr_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	61;"	d
BLE_bless_isr_INTC_SET_PD	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	61;"	d
BLE_bless_isr_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	46;"	d
BLE_bless_isr_INTC_VECTOR	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	46;"	d
BLE_bless_isr_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	/^CY_ISR_PROTO(BLE_bless_isr_Interrupt);$/;"	v
BLE_bless_isr_Interrupt	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	/^CY_ISR_PROTO(BLE_bless_isr_Interrupt);$/;"	v
BLE_bless_isr_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_SetPending(void)$/;"	f
BLE_bless_isr_SetPending	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_SetPending(void)$/;"	f
BLE_bless_isr_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_SetPriority(uint8 priority)$/;"	f
BLE_bless_isr_SetPriority	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_SetPriority(uint8 priority)$/;"	f
BLE_bless_isr_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_SetVector(cyisraddress address)$/;"	f
BLE_bless_isr_SetVector	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_SetVector(cyisraddress address)$/;"	f
BLE_bless_isr_Start	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_Start(void)$/;"	f
BLE_bless_isr_Start	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_Start(void)$/;"	f
BLE_bless_isr_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_StartEx(cyisraddress address)$/;"	f
BLE_bless_isr_StartEx	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_StartEx(cyisraddress address)$/;"	f
BLE_bless_isr_Stop	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^void BLE_bless_isr_Stop(void)$/;"	f
BLE_bless_isr_Stop	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^void BLE_bless_isr_Stop(void)$/;"	f
BLE_bless_isr__INTC_CLR_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	104;"	d
BLE_bless_isr__INTC_CLR_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	104;"	d
BLE_bless_isr__INTC_CLR_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	105;"	d
BLE_bless_isr__INTC_CLR_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	105;"	d
BLE_bless_isr__INTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	106;"	d
BLE_bless_isr__INTC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	106;"	d
BLE_bless_isr__INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	107;"	d
BLE_bless_isr__INTC_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	107;"	d
BLE_bless_isr__INTC_PRIOR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	108;"	d
BLE_bless_isr__INTC_PRIOR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	108;"	d
BLE_bless_isr__INTC_PRIOR_NUM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	109;"	d
BLE_bless_isr__INTC_PRIOR_NUM	.\Design02.cydsn\codegentemp\cyfitter.h	109;"	d
BLE_bless_isr__INTC_PRIOR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	110;"	d
BLE_bless_isr__INTC_PRIOR_REG	.\Design02.cydsn\codegentemp\cyfitter.h	110;"	d
BLE_bless_isr__INTC_SET_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	111;"	d
BLE_bless_isr__INTC_SET_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	111;"	d
BLE_bless_isr__INTC_SET_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	112;"	d
BLE_bless_isr__INTC_SET_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	112;"	d
BLE_cy_m0s8_ble__ADC_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	115;"	d
BLE_cy_m0s8_ble__ADC_BUMP1	.\Design02.cydsn\codegentemp\cyfitter.h	115;"	d
BLE_cy_m0s8_ble__ADC_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	116;"	d
BLE_cy_m0s8_ble__ADC_BUMP2	.\Design02.cydsn\codegentemp\cyfitter.h	116;"	d
BLE_cy_m0s8_ble__ADV_CH_TX_POWER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	117;"	d
BLE_cy_m0s8_ble__ADV_CH_TX_POWER	.\Design02.cydsn\codegentemp\cyfitter.h	117;"	d
BLE_cy_m0s8_ble__ADV_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	118;"	d
BLE_cy_m0s8_ble__ADV_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	118;"	d
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	119;"	d
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT	.\Design02.cydsn\codegentemp\cyfitter.h	119;"	d
BLE_cy_m0s8_ble__ADV_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	120;"	d
BLE_cy_m0s8_ble__ADV_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	120;"	d
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	121;"	d
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	121;"	d
BLE_cy_m0s8_ble__ADV_PARAMS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	122;"	d
BLE_cy_m0s8_ble__ADV_PARAMS	.\Design02.cydsn\codegentemp\cyfitter.h	122;"	d
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	123;"	d
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO	.\Design02.cydsn\codegentemp\cyfitter.h	123;"	d
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	124;"	d
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO	.\Design02.cydsn\codegentemp\cyfitter.h	124;"	d
BLE_cy_m0s8_ble__AGC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	125;"	d
BLE_cy_m0s8_ble__AGC	.\Design02.cydsn\codegentemp\cyfitter.h	125;"	d
BLE_cy_m0s8_ble__BALUN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	126;"	d
BLE_cy_m0s8_ble__BALUN	.\Design02.cydsn\codegentemp\cyfitter.h	126;"	d
BLE_cy_m0s8_ble__BB_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	127;"	d
BLE_cy_m0s8_ble__BB_BUMP1	.\Design02.cydsn\codegentemp\cyfitter.h	127;"	d
BLE_cy_m0s8_ble__BB_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	128;"	d
BLE_cy_m0s8_ble__BB_BUMP2	.\Design02.cydsn\codegentemp\cyfitter.h	128;"	d
BLE_cy_m0s8_ble__BB_XO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	129;"	d
BLE_cy_m0s8_ble__BB_XO	.\Design02.cydsn\codegentemp\cyfitter.h	129;"	d
BLE_cy_m0s8_ble__BB_XO_CAPTRIM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	130;"	d
BLE_cy_m0s8_ble__BB_XO_CAPTRIM	.\Design02.cydsn\codegentemp\cyfitter.h	130;"	d
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	131;"	d
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	131;"	d
BLE_cy_m0s8_ble__CE_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	132;"	d
BLE_cy_m0s8_ble__CE_LENGTH	.\Design02.cydsn\codegentemp\cyfitter.h	132;"	d
BLE_cy_m0s8_ble__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	139;"	d
BLE_cy_m0s8_ble__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	139;"	d
BLE_cy_m0s8_ble__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	140;"	d
BLE_cy_m0s8_ble__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	140;"	d
BLE_cy_m0s8_ble__CFGCTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	141;"	d
BLE_cy_m0s8_ble__CFGCTRL	.\Design02.cydsn\codegentemp\cyfitter.h	141;"	d
BLE_cy_m0s8_ble__CFG_1_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	133;"	d
BLE_cy_m0s8_ble__CFG_1_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	133;"	d
BLE_cy_m0s8_ble__CFG_2_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	134;"	d
BLE_cy_m0s8_ble__CFG_2_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	134;"	d
BLE_cy_m0s8_ble__CFG_3_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	135;"	d
BLE_cy_m0s8_ble__CFG_3_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	135;"	d
BLE_cy_m0s8_ble__CFG_4_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	136;"	d
BLE_cy_m0s8_ble__CFG_4_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	136;"	d
BLE_cy_m0s8_ble__CFG_5_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	137;"	d
BLE_cy_m0s8_ble__CFG_5_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	137;"	d
BLE_cy_m0s8_ble__CFG_6_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	138;"	d
BLE_cy_m0s8_ble__CFG_6_FCAL	.\Design02.cydsn\codegentemp\cyfitter.h	138;"	d
BLE_cy_m0s8_ble__CLOCK_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	142;"	d
BLE_cy_m0s8_ble__CLOCK_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	142;"	d
BLE_cy_m0s8_ble__COMMAND_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	143;"	d
BLE_cy_m0s8_ble__COMMAND_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	143;"	d
BLE_cy_m0s8_ble__CONN_CE_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	144;"	d
BLE_cy_m0s8_ble__CONN_CE_COUNTER	.\Design02.cydsn\codegentemp\cyfitter.h	144;"	d
BLE_cy_m0s8_ble__CONN_CE_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	145;"	d
BLE_cy_m0s8_ble__CONN_CE_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	145;"	d
BLE_cy_m0s8_ble__CONN_CH_TX_POWER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	146;"	d
BLE_cy_m0s8_ble__CONN_CH_TX_POWER	.\Design02.cydsn\codegentemp\cyfitter.h	146;"	d
BLE_cy_m0s8_ble__CONN_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	147;"	d
BLE_cy_m0s8_ble__CONN_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	147;"	d
BLE_cy_m0s8_ble__CONN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	148;"	d
BLE_cy_m0s8_ble__CONN_INDEX	.\Design02.cydsn\codegentemp\cyfitter.h	148;"	d
BLE_cy_m0s8_ble__CONN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	149;"	d
BLE_cy_m0s8_ble__CONN_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	149;"	d
BLE_cy_m0s8_ble__CONN_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	150;"	d
BLE_cy_m0s8_ble__CONN_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	150;"	d
BLE_cy_m0s8_ble__CONN_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	151;"	d
BLE_cy_m0s8_ble__CONN_INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	151;"	d
BLE_cy_m0s8_ble__CONN_PARAM1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	152;"	d
BLE_cy_m0s8_ble__CONN_PARAM1	.\Design02.cydsn\codegentemp\cyfitter.h	152;"	d
BLE_cy_m0s8_ble__CONN_PARAM2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	153;"	d
BLE_cy_m0s8_ble__CONN_PARAM2	.\Design02.cydsn\codegentemp\cyfitter.h	153;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	154;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD0	.\Design02.cydsn\codegentemp\cyfitter.h	154;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	155;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD1	.\Design02.cydsn\codegentemp\cyfitter.h	155;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	156;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD10	.\Design02.cydsn\codegentemp\cyfitter.h	156;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	157;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD11	.\Design02.cydsn\codegentemp\cyfitter.h	157;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	158;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD2	.\Design02.cydsn\codegentemp\cyfitter.h	158;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	159;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD3	.\Design02.cydsn\codegentemp\cyfitter.h	159;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	160;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD4	.\Design02.cydsn\codegentemp\cyfitter.h	160;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	161;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD5	.\Design02.cydsn\codegentemp\cyfitter.h	161;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	162;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD6	.\Design02.cydsn\codegentemp\cyfitter.h	162;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	163;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD7	.\Design02.cydsn\codegentemp\cyfitter.h	163;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	164;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD8	.\Design02.cydsn\codegentemp\cyfitter.h	164;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	165;"	d
BLE_cy_m0s8_ble__CONN_REQ_WORD9	.\Design02.cydsn\codegentemp\cyfitter.h	165;"	d
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	166;"	d
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR	.\Design02.cydsn\codegentemp\cyfitter.h	166;"	d
BLE_cy_m0s8_ble__CONN_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	167;"	d
BLE_cy_m0s8_ble__CONN_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	167;"	d
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	168;"	d
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR	.\Design02.cydsn\codegentemp\cyfitter.h	168;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	169;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	169;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	170;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY	.\Design02.cydsn\codegentemp\cyfitter.h	170;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	171;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	171;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	172;"	d
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO	.\Design02.cydsn\codegentemp\cyfitter.h	172;"	d
BLE_cy_m0s8_ble__CTR1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	173;"	d
BLE_cy_m0s8_ble__CTR1	.\Design02.cydsn\codegentemp\cyfitter.h	173;"	d
BLE_cy_m0s8_ble__DATA0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	187;"	d
BLE_cy_m0s8_ble__DATA0	.\Design02.cydsn\codegentemp\cyfitter.h	187;"	d
BLE_cy_m0s8_ble__DATA1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	188;"	d
BLE_cy_m0s8_ble__DATA1	.\Design02.cydsn\codegentemp\cyfitter.h	188;"	d
BLE_cy_m0s8_ble__DATA10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	189;"	d
BLE_cy_m0s8_ble__DATA10	.\Design02.cydsn\codegentemp\cyfitter.h	189;"	d
BLE_cy_m0s8_ble__DATA11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	190;"	d
BLE_cy_m0s8_ble__DATA11	.\Design02.cydsn\codegentemp\cyfitter.h	190;"	d
BLE_cy_m0s8_ble__DATA12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	191;"	d
BLE_cy_m0s8_ble__DATA12	.\Design02.cydsn\codegentemp\cyfitter.h	191;"	d
BLE_cy_m0s8_ble__DATA13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	192;"	d
BLE_cy_m0s8_ble__DATA13	.\Design02.cydsn\codegentemp\cyfitter.h	192;"	d
BLE_cy_m0s8_ble__DATA2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	193;"	d
BLE_cy_m0s8_ble__DATA2	.\Design02.cydsn\codegentemp\cyfitter.h	193;"	d
BLE_cy_m0s8_ble__DATA3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	194;"	d
BLE_cy_m0s8_ble__DATA3	.\Design02.cydsn\codegentemp\cyfitter.h	194;"	d
BLE_cy_m0s8_ble__DATA4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	195;"	d
BLE_cy_m0s8_ble__DATA4	.\Design02.cydsn\codegentemp\cyfitter.h	195;"	d
BLE_cy_m0s8_ble__DATA5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	196;"	d
BLE_cy_m0s8_ble__DATA5	.\Design02.cydsn\codegentemp\cyfitter.h	196;"	d
BLE_cy_m0s8_ble__DATA6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	197;"	d
BLE_cy_m0s8_ble__DATA6	.\Design02.cydsn\codegentemp\cyfitter.h	197;"	d
BLE_cy_m0s8_ble__DATA7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	198;"	d
BLE_cy_m0s8_ble__DATA7	.\Design02.cydsn\codegentemp\cyfitter.h	198;"	d
BLE_cy_m0s8_ble__DATA8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	199;"	d
BLE_cy_m0s8_ble__DATA8	.\Design02.cydsn\codegentemp\cyfitter.h	199;"	d
BLE_cy_m0s8_ble__DATA9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	200;"	d
BLE_cy_m0s8_ble__DATA9	.\Design02.cydsn\codegentemp\cyfitter.h	200;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_H0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	174;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_H0	.\Design02.cydsn\codegentemp\cyfitter.h	174;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_H1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	175;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_H1	.\Design02.cydsn\codegentemp\cyfitter.h	175;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_L0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	176;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_L0	.\Design02.cydsn\codegentemp\cyfitter.h	176;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_L1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	177;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_L1	.\Design02.cydsn\codegentemp\cyfitter.h	177;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_M0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	178;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_M0	.\Design02.cydsn\codegentemp\cyfitter.h	178;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_M1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	179;"	d
BLE_cy_m0s8_ble__DATA_CHANNELS_M1	.\Design02.cydsn\codegentemp\cyfitter.h	179;"	d
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	180;"	d
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	180;"	d
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	181;"	d
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	181;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	182;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0	.\Design02.cydsn\codegentemp\cyfitter.h	182;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	183;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1	.\Design02.cydsn\codegentemp\cyfitter.h	183;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	184;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2	.\Design02.cydsn\codegentemp\cyfitter.h	184;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	185;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3	.\Design02.cydsn\codegentemp\cyfitter.h	185;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	186;"	d
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4	.\Design02.cydsn\codegentemp\cyfitter.h	186;"	d
BLE_cy_m0s8_ble__DBG_1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	201;"	d
BLE_cy_m0s8_ble__DBG_1	.\Design02.cydsn\codegentemp\cyfitter.h	201;"	d
BLE_cy_m0s8_ble__DBG_2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	202;"	d
BLE_cy_m0s8_ble__DBG_2	.\Design02.cydsn\codegentemp\cyfitter.h	202;"	d
BLE_cy_m0s8_ble__DBG_3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	203;"	d
BLE_cy_m0s8_ble__DBG_3	.\Design02.cydsn\codegentemp\cyfitter.h	203;"	d
BLE_cy_m0s8_ble__DBG_BB	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	204;"	d
BLE_cy_m0s8_ble__DBG_BB	.\Design02.cydsn\codegentemp\cyfitter.h	204;"	d
BLE_cy_m0s8_ble__DBUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	205;"	d
BLE_cy_m0s8_ble__DBUS	.\Design02.cydsn\codegentemp\cyfitter.h	205;"	d
BLE_cy_m0s8_ble__DC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	206;"	d
BLE_cy_m0s8_ble__DC	.\Design02.cydsn\codegentemp\cyfitter.h	206;"	d
BLE_cy_m0s8_ble__DCCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	207;"	d
BLE_cy_m0s8_ble__DCCAL	.\Design02.cydsn\codegentemp\cyfitter.h	207;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	211;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H	.\Design02.cydsn\codegentemp\cyfitter.h	211;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	212;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L	.\Design02.cydsn\codegentemp\cyfitter.h	212;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	213;"	d
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M	.\Design02.cydsn\codegentemp\cyfitter.h	213;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	208;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H	.\Design02.cydsn\codegentemp\cyfitter.h	208;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	209;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L	.\Design02.cydsn\codegentemp\cyfitter.h	209;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	210;"	d
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M	.\Design02.cydsn\codegentemp\cyfitter.h	210;"	d
BLE_cy_m0s8_ble__DIAG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	214;"	d
BLE_cy_m0s8_ble__DIAG1	.\Design02.cydsn\codegentemp\cyfitter.h	214;"	d
BLE_cy_m0s8_ble__DPLL_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	215;"	d
BLE_cy_m0s8_ble__DPLL_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	215;"	d
BLE_cy_m0s8_ble__DSM1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	216;"	d
BLE_cy_m0s8_ble__DSM1	.\Design02.cydsn\codegentemp\cyfitter.h	216;"	d
BLE_cy_m0s8_ble__DSM2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	217;"	d
BLE_cy_m0s8_ble__DSM2	.\Design02.cydsn\codegentemp\cyfitter.h	217;"	d
BLE_cy_m0s8_ble__DSM3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	218;"	d
BLE_cy_m0s8_ble__DSM3	.\Design02.cydsn\codegentemp\cyfitter.h	218;"	d
BLE_cy_m0s8_ble__DSM4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	219;"	d
BLE_cy_m0s8_ble__DSM4	.\Design02.cydsn\codegentemp\cyfitter.h	219;"	d
BLE_cy_m0s8_ble__DSM5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	220;"	d
BLE_cy_m0s8_ble__DSM5	.\Design02.cydsn\codegentemp\cyfitter.h	220;"	d
BLE_cy_m0s8_ble__DSM6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	221;"	d
BLE_cy_m0s8_ble__DSM6	.\Design02.cydsn\codegentemp\cyfitter.h	221;"	d
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	222;"	d
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT	.\Design02.cydsn\codegentemp\cyfitter.h	222;"	d
BLE_cy_m0s8_ble__ENC_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	223;"	d
BLE_cy_m0s8_ble__ENC_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	223;"	d
BLE_cy_m0s8_ble__ENC_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	224;"	d
BLE_cy_m0s8_ble__ENC_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	224;"	d
BLE_cy_m0s8_ble__ENC_INTR_EN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	225;"	d
BLE_cy_m0s8_ble__ENC_INTR_EN	.\Design02.cydsn\codegentemp\cyfitter.h	225;"	d
BLE_cy_m0s8_ble__ENC_KEY0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	226;"	d
BLE_cy_m0s8_ble__ENC_KEY0	.\Design02.cydsn\codegentemp\cyfitter.h	226;"	d
BLE_cy_m0s8_ble__ENC_KEY1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	227;"	d
BLE_cy_m0s8_ble__ENC_KEY1	.\Design02.cydsn\codegentemp\cyfitter.h	227;"	d
BLE_cy_m0s8_ble__ENC_KEY2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	228;"	d
BLE_cy_m0s8_ble__ENC_KEY2	.\Design02.cydsn\codegentemp\cyfitter.h	228;"	d
BLE_cy_m0s8_ble__ENC_KEY3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	229;"	d
BLE_cy_m0s8_ble__ENC_KEY3	.\Design02.cydsn\codegentemp\cyfitter.h	229;"	d
BLE_cy_m0s8_ble__ENC_KEY4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	230;"	d
BLE_cy_m0s8_ble__ENC_KEY4	.\Design02.cydsn\codegentemp\cyfitter.h	230;"	d
BLE_cy_m0s8_ble__ENC_KEY5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	231;"	d
BLE_cy_m0s8_ble__ENC_KEY5	.\Design02.cydsn\codegentemp\cyfitter.h	231;"	d
BLE_cy_m0s8_ble__ENC_KEY6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	232;"	d
BLE_cy_m0s8_ble__ENC_KEY6	.\Design02.cydsn\codegentemp\cyfitter.h	232;"	d
BLE_cy_m0s8_ble__ENC_KEY7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	233;"	d
BLE_cy_m0s8_ble__ENC_KEY7	.\Design02.cydsn\codegentemp\cyfitter.h	233;"	d
BLE_cy_m0s8_ble__ENC_PARAMS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	234;"	d
BLE_cy_m0s8_ble__ENC_PARAMS	.\Design02.cydsn\codegentemp\cyfitter.h	234;"	d
BLE_cy_m0s8_ble__EVENT_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	235;"	d
BLE_cy_m0s8_ble__EVENT_ENABLE	.\Design02.cydsn\codegentemp\cyfitter.h	235;"	d
BLE_cy_m0s8_ble__EVENT_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	236;"	d
BLE_cy_m0s8_ble__EVENT_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	236;"	d
BLE_cy_m0s8_ble__FCAL_TEST	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	237;"	d
BLE_cy_m0s8_ble__FCAL_TEST	.\Design02.cydsn\codegentemp\cyfitter.h	237;"	d
BLE_cy_m0s8_ble__FPD_TEST	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	238;"	d
BLE_cy_m0s8_ble__FPD_TEST	.\Design02.cydsn\codegentemp\cyfitter.h	238;"	d
BLE_cy_m0s8_ble__FSM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	239;"	d
BLE_cy_m0s8_ble__FSM	.\Design02.cydsn\codegentemp\cyfitter.h	239;"	d
BLE_cy_m0s8_ble__IM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	240;"	d
BLE_cy_m0s8_ble__IM	.\Design02.cydsn\codegentemp\cyfitter.h	240;"	d
BLE_cy_m0s8_ble__INIT_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	241;"	d
BLE_cy_m0s8_ble__INIT_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	241;"	d
BLE_cy_m0s8_ble__INIT_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	242;"	d
BLE_cy_m0s8_ble__INIT_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	242;"	d
BLE_cy_m0s8_ble__INIT_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	243;"	d
BLE_cy_m0s8_ble__INIT_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	243;"	d
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	244;"	d
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	244;"	d
BLE_cy_m0s8_ble__INIT_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	245;"	d
BLE_cy_m0s8_ble__INIT_PARAM	.\Design02.cydsn\codegentemp\cyfitter.h	245;"	d
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	246;"	d
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO	.\Design02.cydsn\codegentemp\cyfitter.h	246;"	d
BLE_cy_m0s8_ble__INIT_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	247;"	d
BLE_cy_m0s8_ble__INIT_WINDOW	.\Design02.cydsn\codegentemp\cyfitter.h	247;"	d
BLE_cy_m0s8_ble__IQMIS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	248;"	d
BLE_cy_m0s8_ble__IQMIS	.\Design02.cydsn\codegentemp\cyfitter.h	248;"	d
BLE_cy_m0s8_ble__IV_MASTER0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	249;"	d
BLE_cy_m0s8_ble__IV_MASTER0	.\Design02.cydsn\codegentemp\cyfitter.h	249;"	d
BLE_cy_m0s8_ble__IV_MASTER1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	250;"	d
BLE_cy_m0s8_ble__IV_MASTER1	.\Design02.cydsn\codegentemp\cyfitter.h	250;"	d
BLE_cy_m0s8_ble__IV_SLAVE0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	251;"	d
BLE_cy_m0s8_ble__IV_SLAVE0	.\Design02.cydsn\codegentemp\cyfitter.h	251;"	d
BLE_cy_m0s8_ble__IV_SLAVE1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	252;"	d
BLE_cy_m0s8_ble__IV_SLAVE1	.\Design02.cydsn\codegentemp\cyfitter.h	252;"	d
BLE_cy_m0s8_ble__KVCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	253;"	d
BLE_cy_m0s8_ble__KVCAL	.\Design02.cydsn\codegentemp\cyfitter.h	253;"	d
BLE_cy_m0s8_ble__LDO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	254;"	d
BLE_cy_m0s8_ble__LDO	.\Design02.cydsn\codegentemp\cyfitter.h	254;"	d
BLE_cy_m0s8_ble__LDO_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	255;"	d
BLE_cy_m0s8_ble__LDO_BYPASS	.\Design02.cydsn\codegentemp\cyfitter.h	255;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	256;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR	.\Design02.cydsn\codegentemp\cyfitter.h	256;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	257;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP	.\Design02.cydsn\codegentemp\cyfitter.h	257;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	258;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET	.\Design02.cydsn\codegentemp\cyfitter.h	258;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	259;"	d
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT	.\Design02.cydsn\codegentemp\cyfitter.h	259;"	d
BLE_cy_m0s8_ble__LE_RF_TEST_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	260;"	d
BLE_cy_m0s8_ble__LE_RF_TEST_MODE	.\Design02.cydsn\codegentemp\cyfitter.h	260;"	d
BLE_cy_m0s8_ble__LF_CLK_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	261;"	d
BLE_cy_m0s8_ble__LF_CLK_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	261;"	d
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	265;"	d
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	265;"	d
BLE_cy_m0s8_ble__LL_CLK_EN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	262;"	d
BLE_cy_m0s8_ble__LL_CLK_EN	.\Design02.cydsn\codegentemp\cyfitter.h	262;"	d
BLE_cy_m0s8_ble__LL_DSM_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	263;"	d
BLE_cy_m0s8_ble__LL_DSM_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	263;"	d
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	264;"	d
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT	.\Design02.cydsn\codegentemp\cyfitter.h	264;"	d
BLE_cy_m0s8_ble__MIC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	266;"	d
BLE_cy_m0s8_ble__MIC_IN0	.\Design02.cydsn\codegentemp\cyfitter.h	266;"	d
BLE_cy_m0s8_ble__MIC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	267;"	d
BLE_cy_m0s8_ble__MIC_IN1	.\Design02.cydsn\codegentemp\cyfitter.h	267;"	d
BLE_cy_m0s8_ble__MIC_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	268;"	d
BLE_cy_m0s8_ble__MIC_OUT0	.\Design02.cydsn\codegentemp\cyfitter.h	268;"	d
BLE_cy_m0s8_ble__MIC_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	269;"	d
BLE_cy_m0s8_ble__MIC_OUT1	.\Design02.cydsn\codegentemp\cyfitter.h	269;"	d
BLE_cy_m0s8_ble__MODEM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	270;"	d
BLE_cy_m0s8_ble__MODEM	.\Design02.cydsn\codegentemp\cyfitter.h	270;"	d
BLE_cy_m0s8_ble__MONI	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	271;"	d
BLE_cy_m0s8_ble__MONI	.\Design02.cydsn\codegentemp\cyfitter.h	271;"	d
BLE_cy_m0s8_ble__NEXT_CE_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	272;"	d
BLE_cy_m0s8_ble__NEXT_CE_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	272;"	d
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	273;"	d
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP	.\Design02.cydsn\codegentemp\cyfitter.h	273;"	d
BLE_cy_m0s8_ble__NEXT_SUP_TO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	274;"	d
BLE_cy_m0s8_ble__NEXT_SUP_TO	.\Design02.cydsn\codegentemp\cyfitter.h	274;"	d
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	275;"	d
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	275;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	276;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER0	.\Design02.cydsn\codegentemp\cyfitter.h	276;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	277;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER1	.\Design02.cydsn\codegentemp\cyfitter.h	277;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	278;"	d
BLE_cy_m0s8_ble__PACKET_COUNTER2	.\Design02.cydsn\codegentemp\cyfitter.h	278;"	d
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	279;"	d
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	279;"	d
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	280;"	d
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	280;"	d
BLE_cy_m0s8_ble__PDU_RESP_TIMER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	281;"	d
BLE_cy_m0s8_ble__PDU_RESP_TIMER	.\Design02.cydsn\codegentemp\cyfitter.h	281;"	d
BLE_cy_m0s8_ble__PEER_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	282;"	d
BLE_cy_m0s8_ble__PEER_ADDR_H	.\Design02.cydsn\codegentemp\cyfitter.h	282;"	d
BLE_cy_m0s8_ble__PEER_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	283;"	d
BLE_cy_m0s8_ble__PEER_ADDR_L	.\Design02.cydsn\codegentemp\cyfitter.h	283;"	d
BLE_cy_m0s8_ble__PEER_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	284;"	d
BLE_cy_m0s8_ble__PEER_ADDR_M	.\Design02.cydsn\codegentemp\cyfitter.h	284;"	d
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	285;"	d
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL	.\Design02.cydsn\codegentemp\cyfitter.h	285;"	d
BLE_cy_m0s8_ble__RCCAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	286;"	d
BLE_cy_m0s8_ble__RCCAL	.\Design02.cydsn\codegentemp\cyfitter.h	286;"	d
BLE_cy_m0s8_ble__READ_IQ_1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	287;"	d
BLE_cy_m0s8_ble__READ_IQ_1	.\Design02.cydsn\codegentemp\cyfitter.h	287;"	d
BLE_cy_m0s8_ble__READ_IQ_2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	288;"	d
BLE_cy_m0s8_ble__READ_IQ_2	.\Design02.cydsn\codegentemp\cyfitter.h	288;"	d
BLE_cy_m0s8_ble__READ_IQ_3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	289;"	d
BLE_cy_m0s8_ble__READ_IQ_3	.\Design02.cydsn\codegentemp\cyfitter.h	289;"	d
BLE_cy_m0s8_ble__READ_IQ_4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	290;"	d
BLE_cy_m0s8_ble__READ_IQ_4	.\Design02.cydsn\codegentemp\cyfitter.h	290;"	d
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	291;"	d
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	291;"	d
BLE_cy_m0s8_ble__RF_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	292;"	d
BLE_cy_m0s8_ble__RF_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	292;"	d
BLE_cy_m0s8_ble__RMAP	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	293;"	d
BLE_cy_m0s8_ble__RMAP	.\Design02.cydsn\codegentemp\cyfitter.h	293;"	d
BLE_cy_m0s8_ble__RSSI	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	294;"	d
BLE_cy_m0s8_ble__RSSI	.\Design02.cydsn\codegentemp\cyfitter.h	294;"	d
BLE_cy_m0s8_ble__RX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	295;"	d
BLE_cy_m0s8_ble__RX	.\Design02.cydsn\codegentemp\cyfitter.h	295;"	d
BLE_cy_m0s8_ble__RX_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	296;"	d
BLE_cy_m0s8_ble__RX_BUMP1	.\Design02.cydsn\codegentemp\cyfitter.h	296;"	d
BLE_cy_m0s8_ble__RX_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	297;"	d
BLE_cy_m0s8_ble__RX_BUMP2	.\Design02.cydsn\codegentemp\cyfitter.h	297;"	d
BLE_cy_m0s8_ble__SCAN_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	298;"	d
BLE_cy_m0s8_ble__SCAN_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	298;"	d
BLE_cy_m0s8_ble__SCAN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	299;"	d
BLE_cy_m0s8_ble__SCAN_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	299;"	d
BLE_cy_m0s8_ble__SCAN_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	300;"	d
BLE_cy_m0s8_ble__SCAN_INTR	.\Design02.cydsn\codegentemp\cyfitter.h	300;"	d
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	301;"	d
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cyfitter.h	301;"	d
BLE_cy_m0s8_ble__SCAN_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	302;"	d
BLE_cy_m0s8_ble__SCAN_PARAM	.\Design02.cydsn\codegentemp\cyfitter.h	302;"	d
BLE_cy_m0s8_ble__SCAN_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	303;"	d
BLE_cy_m0s8_ble__SCAN_WINDOW	.\Design02.cydsn\codegentemp\cyfitter.h	303;"	d
BLE_cy_m0s8_ble__SLAVE_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	305;"	d
BLE_cy_m0s8_ble__SLAVE_LATENCY	.\Design02.cydsn\codegentemp\cyfitter.h	305;"	d
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	306;"	d
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL	.\Design02.cydsn\codegentemp\cyfitter.h	306;"	d
BLE_cy_m0s8_ble__SLV_WIN_ADJ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	307;"	d
BLE_cy_m0s8_ble__SLV_WIN_ADJ	.\Design02.cydsn\codegentemp\cyfitter.h	307;"	d
BLE_cy_m0s8_ble__SL_CONN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	304;"	d
BLE_cy_m0s8_ble__SL_CONN_INTERVAL	.\Design02.cydsn\codegentemp\cyfitter.h	304;"	d
BLE_cy_m0s8_ble__SUP_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	308;"	d
BLE_cy_m0s8_ble__SUP_TIMEOUT	.\Design02.cydsn\codegentemp\cyfitter.h	308;"	d
BLE_cy_m0s8_ble__SY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	309;"	d
BLE_cy_m0s8_ble__SY	.\Design02.cydsn\codegentemp\cyfitter.h	309;"	d
BLE_cy_m0s8_ble__SY_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	310;"	d
BLE_cy_m0s8_ble__SY_BUMP1	.\Design02.cydsn\codegentemp\cyfitter.h	310;"	d
BLE_cy_m0s8_ble__SY_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	311;"	d
BLE_cy_m0s8_ble__SY_BUMP2	.\Design02.cydsn\codegentemp\cyfitter.h	311;"	d
BLE_cy_m0s8_ble__TEST	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	312;"	d
BLE_cy_m0s8_ble__TEST	.\Design02.cydsn\codegentemp\cyfitter.h	312;"	d
BLE_cy_m0s8_ble__TEST2_SY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	313;"	d
BLE_cy_m0s8_ble__TEST2_SY	.\Design02.cydsn\codegentemp\cyfitter.h	313;"	d
BLE_cy_m0s8_ble__THRSHD1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	314;"	d
BLE_cy_m0s8_ble__THRSHD1	.\Design02.cydsn\codegentemp\cyfitter.h	314;"	d
BLE_cy_m0s8_ble__THRSHD2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	315;"	d
BLE_cy_m0s8_ble__THRSHD2	.\Design02.cydsn\codegentemp\cyfitter.h	315;"	d
BLE_cy_m0s8_ble__THRSHD3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	316;"	d
BLE_cy_m0s8_ble__THRSHD3	.\Design02.cydsn\codegentemp\cyfitter.h	316;"	d
BLE_cy_m0s8_ble__THRSHD4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	317;"	d
BLE_cy_m0s8_ble__THRSHD4	.\Design02.cydsn\codegentemp\cyfitter.h	317;"	d
BLE_cy_m0s8_ble__THRSHD5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	318;"	d
BLE_cy_m0s8_ble__THRSHD5	.\Design02.cydsn\codegentemp\cyfitter.h	318;"	d
BLE_cy_m0s8_ble__TIM_COUNTER_L	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	319;"	d
BLE_cy_m0s8_ble__TIM_COUNTER_L	.\Design02.cydsn\codegentemp\cyfitter.h	319;"	d
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	320;"	d
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET	.\Design02.cydsn\codegentemp\cyfitter.h	320;"	d
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	321;"	d
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE	.\Design02.cydsn\codegentemp\cyfitter.h	321;"	d
BLE_cy_m0s8_ble__TX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	322;"	d
BLE_cy_m0s8_ble__TX	.\Design02.cydsn\codegentemp\cyfitter.h	322;"	d
BLE_cy_m0s8_ble__TXRX_HOP	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	328;"	d
BLE_cy_m0s8_ble__TXRX_HOP	.\Design02.cydsn\codegentemp\cyfitter.h	328;"	d
BLE_cy_m0s8_ble__TX_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	323;"	d
BLE_cy_m0s8_ble__TX_BUMP1	.\Design02.cydsn\codegentemp\cyfitter.h	323;"	d
BLE_cy_m0s8_ble__TX_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	324;"	d
BLE_cy_m0s8_ble__TX_BUMP2	.\Design02.cydsn\codegentemp\cyfitter.h	324;"	d
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	325;"	d
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY	.\Design02.cydsn\codegentemp\cyfitter.h	325;"	d
BLE_cy_m0s8_ble__TX_RX_ON_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	326;"	d
BLE_cy_m0s8_ble__TX_RX_ON_DELAY	.\Design02.cydsn\codegentemp\cyfitter.h	326;"	d
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	327;"	d
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY	.\Design02.cydsn\codegentemp\cyfitter.h	327;"	d
BLE_cy_m0s8_ble__WAKEUP_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	329;"	d
BLE_cy_m0s8_ble__WAKEUP_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	329;"	d
BLE_cy_m0s8_ble__WAKEUP_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	330;"	d
BLE_cy_m0s8_ble__WAKEUP_CONTROL	.\Design02.cydsn\codegentemp\cyfitter.h	330;"	d
BLE_cy_m0s8_ble__WCO_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	331;"	d
BLE_cy_m0s8_ble__WCO_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	331;"	d
BLE_cy_m0s8_ble__WCO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	332;"	d
BLE_cy_m0s8_ble__WCO_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	332;"	d
BLE_cy_m0s8_ble__WCO_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	333;"	d
BLE_cy_m0s8_ble__WCO_TRIM	.\Design02.cydsn\codegentemp\cyfitter.h	333;"	d
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	334;"	d
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR	.\Design02.cydsn\codegentemp\cyfitter.h	334;"	d
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	336;"	d
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL	.\Design02.cydsn\codegentemp\cyfitter.h	336;"	d
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	337;"	d
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF	.\Design02.cydsn\codegentemp\cyfitter.h	337;"	d
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	335;"	d
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE	.\Design02.cydsn\codegentemp\cyfitter.h	335;"	d
BLE_cy_m0s8_ble__WL_ADDR_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	338;"	d
BLE_cy_m0s8_ble__WL_ADDR_TYPE	.\Design02.cydsn\codegentemp\cyfitter.h	338;"	d
BLE_cy_m0s8_ble__WL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	339;"	d
BLE_cy_m0s8_ble__WL_ENABLE	.\Design02.cydsn\codegentemp\cyfitter.h	339;"	d
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	340;"	d
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG	.\Design02.cydsn\codegentemp\cyfitter.h	340;"	d
BLE_v2_30_4	.\Design02.cydsn\codegentemp\Design02.v	/^module BLE_v2_30_4 ($/;"	m
BRIGHTNESS_DECREASE	.\Design02.cydsn\main.c	66;"	d	file:
Back_Massage_Minwen	.\Design02.cydsn\app_protocol.c	/^void Back_Massage_Minwen(uint8 cmd,uint8 data)$/;"	f
Back_subpackage	.\Design02.cydsn\app_protocol.c	/^void Back_subpackage(uint8 cmd,uint8 pk_num)$/;"	f
Beep_Ctrl_0	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	29;"	d
Beep_Ctrl_0	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	29;"	d
Beep_Ctrl_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	32;"	d
Beep_Ctrl_0_DR	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	32;"	d
Beep_Ctrl_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	31;"	d
Beep_Ctrl_0_PC	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	31;"	d
Beep_Ctrl_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	30;"	d
Beep_Ctrl_0_PS	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	30;"	d
Beep_Ctrl_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	33;"	d
Beep_Ctrl_0_SHIFT	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	33;"	d
Beep_Ctrl_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	/^    uint8 Beep_Ctrl_ClearInterrupt(void) $/;"	f
Beep_Ctrl_ClearInterrupt	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	/^    uint8 Beep_Ctrl_ClearInterrupt(void) $/;"	f
Beep_Ctrl_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	44;"	d
Beep_Ctrl_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	44;"	d
Beep_Ctrl_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	45;"	d
Beep_Ctrl_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	45;"	d
Beep_Ctrl_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	49;"	d
Beep_Ctrl_DM_OD_HI	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	49;"	d
Beep_Ctrl_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	48;"	d
Beep_Ctrl_DM_OD_LO	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	48;"	d
Beep_Ctrl_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	47;"	d
Beep_Ctrl_DM_RES_DWN	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	47;"	d
Beep_Ctrl_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	46;"	d
Beep_Ctrl_DM_RES_UP	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	46;"	d
Beep_Ctrl_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	51;"	d
Beep_Ctrl_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	51;"	d
Beep_Ctrl_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	50;"	d
Beep_Ctrl_DM_STRONG	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	50;"	d
Beep_Ctrl_DR	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	69;"	d
Beep_Ctrl_DR	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	69;"	d
Beep_Ctrl_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	41;"	d
Beep_Ctrl_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	41;"	d
Beep_Ctrl_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	42;"	d
Beep_Ctrl_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	42;"	d
Beep_Ctrl_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	87;"	d
Beep_Ctrl_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	87;"	d
Beep_Ctrl_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	86;"	d
Beep_Ctrl_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	86;"	d
Beep_Ctrl_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	71;"	d
Beep_Ctrl_INP_DIS	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	71;"	d
Beep_Ctrl_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	76;"	d
Beep_Ctrl_INTSTAT	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	76;"	d
Beep_Ctrl_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	54;"	d
Beep_Ctrl_MASK	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	54;"	d
Beep_Ctrl_PC	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	67;"	d
Beep_Ctrl_PC	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	67;"	d
Beep_Ctrl_PS	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	65;"	d
Beep_Ctrl_PS	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	65;"	d
Beep_Ctrl_Read	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	/^uint8 Beep_Ctrl_Read(void) $/;"	f
Beep_Ctrl_Read	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	/^uint8 Beep_Ctrl_Read(void) $/;"	f
Beep_Ctrl_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	/^uint8 Beep_Ctrl_ReadDataReg(void) $/;"	f
Beep_Ctrl_ReadDataReg	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	/^uint8 Beep_Ctrl_ReadDataReg(void) $/;"	f
Beep_Ctrl_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	55;"	d
Beep_Ctrl_SHIFT	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	55;"	d
Beep_Ctrl_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	/^void Beep_Ctrl_SetDriveMode(uint8 mode) $/;"	f
Beep_Ctrl_SetDriveMode	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	/^void Beep_Ctrl_SetDriveMode(uint8 mode) $/;"	f
Beep_Ctrl_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	56;"	d
Beep_Ctrl_WIDTH	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	56;"	d
Beep_Ctrl_Write	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	/^void Beep_Ctrl_Write(uint8 value) $/;"	f
Beep_Ctrl_Write	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	/^void Beep_Ctrl_Write(uint8 value) $/;"	f
Beep_Ctrl__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1015;"	d
Beep_Ctrl__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1015;"	d
Beep_Ctrl__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1016;"	d
Beep_Ctrl__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1016;"	d
Beep_Ctrl__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1017;"	d
Beep_Ctrl__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1017;"	d
Beep_Ctrl__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1018;"	d
Beep_Ctrl__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1018;"	d
Beep_Ctrl__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1019;"	d
Beep_Ctrl__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	1019;"	d
Beep_Ctrl__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1020;"	d
Beep_Ctrl__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1020;"	d
Beep_Ctrl__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1021;"	d
Beep_Ctrl__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1021;"	d
Beep_Ctrl__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1022;"	d
Beep_Ctrl__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1022;"	d
Beep_Ctrl__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1023;"	d
Beep_Ctrl__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1023;"	d
Beep_Ctrl__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1024;"	d
Beep_Ctrl__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1024;"	d
Beep_Ctrl__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1025;"	d
Beep_Ctrl__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1025;"	d
Beep_Ctrl__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1026;"	d
Beep_Ctrl__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1026;"	d
Beep_Ctrl__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1027;"	d
Beep_Ctrl__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1027;"	d
Beep_Ctrl__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1028;"	d
Beep_Ctrl__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1028;"	d
Beep_Ctrl__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1029;"	d
Beep_Ctrl__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1029;"	d
Beep_Ctrl__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1030;"	d
Beep_Ctrl__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1030;"	d
Beep_Ctrl__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1031;"	d
Beep_Ctrl__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1031;"	d
Beep_Ctrl__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1032;"	d
Beep_Ctrl__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1032;"	d
Beep_Ctrl__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1033;"	d
Beep_Ctrl__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1033;"	d
Beep_Ctrl__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1034;"	d
Beep_Ctrl__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1034;"	d
Beep_Ctrl__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1035;"	d
Beep_Ctrl__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1035;"	d
Beep_Ctrl__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1036;"	d
Beep_Ctrl__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1036;"	d
Beep_Ctrl__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1037;"	d
Beep_Ctrl__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1037;"	d
Beep_Ctrl__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1038;"	d
Beep_Ctrl__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1038;"	d
Beep_Ctrl__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1039;"	d
Beep_Ctrl__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1039;"	d
Beep_Ctrl__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1040;"	d
Beep_Ctrl__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1040;"	d
Beep_Ctrl__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1041;"	d
Beep_Ctrl__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1041;"	d
Beep_Ctrl__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1042;"	d
Beep_Ctrl__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1042;"	d
Beep_Ctrl__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1043;"	d
Beep_Ctrl__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1043;"	d
Beep_Ctrl__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1044;"	d
Beep_Ctrl__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1044;"	d
Beep_Ctrl__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1045;"	d
Beep_Ctrl__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1045;"	d
Beep_Ctrl__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1046;"	d
Beep_Ctrl__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1046;"	d
Beep_Ctrl__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1047;"	d
Beep_Ctrl__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1047;"	d
Beep_Ctrl__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1048;"	d
Beep_Ctrl__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1048;"	d
Beep_Ctrl__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1049;"	d
Beep_Ctrl__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1049;"	d
Beep_Ctrl__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1050;"	d
Beep_Ctrl__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1050;"	d
Beep_Ctrl__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1051;"	d
Beep_Ctrl__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1051;"	d
Beep_Ctrl__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1052;"	d
Beep_Ctrl__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1052;"	d
Beep_Ctrl__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1053;"	d
Beep_Ctrl__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1053;"	d
Beep_Ctrl__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1054;"	d
Beep_Ctrl__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1054;"	d
Beep_Ctrl__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1055;"	d
Beep_Ctrl__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1055;"	d
Beep_Ctrl__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1056;"	d
Beep_Ctrl__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1056;"	d
Beep_Ctrl__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1057;"	d
Beep_Ctrl__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1057;"	d
Beep_Ctrl__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1058;"	d
Beep_Ctrl__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1058;"	d
Beep_Ctrl__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1059;"	d
Beep_Ctrl__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1059;"	d
Beep_Ctrl__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1060;"	d
Beep_Ctrl__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1060;"	d
Beep_Ctrl__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1061;"	d
Beep_Ctrl__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1061;"	d
Beep_Ctrl__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1062;"	d
Beep_Ctrl__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1062;"	d
Beep_Ctrl__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1063;"	d
Beep_Ctrl__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1063;"	d
Beep_Ctrl__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1064;"	d
Beep_Ctrl__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1064;"	d
Beep_Ctrl__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1065;"	d
Beep_Ctrl__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1065;"	d
Beep_Ctrl__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1066;"	d
Beep_Ctrl__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1066;"	d
Beep_Ctrl__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1067;"	d
Beep_Ctrl__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1067;"	d
Beep_Ctrl__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1068;"	d
Beep_Ctrl__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1068;"	d
Beep_Ctrl__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1069;"	d
Beep_Ctrl__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1069;"	d
Beep_Ctrl__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1070;"	d
Beep_Ctrl__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1070;"	d
Beep_Ctrl__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1071;"	d
Beep_Ctrl__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1071;"	d
Beep_Ctrl__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1072;"	d
Beep_Ctrl__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1072;"	d
Beep_Ctrl__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1073;"	d
Beep_Ctrl__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1073;"	d
Beep_Ctrl__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1074;"	d
Beep_Ctrl__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1074;"	d
Beep_Ctrl__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1075;"	d
Beep_Ctrl__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1075;"	d
Begin_Ask_Lock	.\Design02.cydsn\app_lock.h	/^    unsigned Begin_Ask_Lock         : 1;        \/\/$/;"	m	struct:__anon5
C	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon226::__anon227
C	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon230::__anon231
C	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon104::__anon105
C	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon108::__anon109
CALIB	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon236
CALIB	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon114
CCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon235
CCR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon113
CHECK_CODE	.\Design02.cydsn\app_Com.h	21;"	d
CHECK_CODE_CMD	.\Design02.cydsn\app_protocol.h	50;"	d
CMD_CONDITION_ERROR	.\Design02.cydsn\app_protocol.h	43;"	d
CMD_DYNAMIC_KEY	.\Design02.cydsn\app_protocol.h	70;"	d
CMD_GET_KEYINFO	.\Design02.cydsn\app_protocol.h	69;"	d
CMD_LOCK_OPEN	.\Design02.cydsn\app_protocol.h	72;"	d
CMD_RESET_KEY	.\Design02.cydsn\app_protocol.h	73;"	d
CMD_RESET_KEYID	.\Design02.cydsn\app_protocol.h	75;"	d
CMD_RESET_LOCKID	.\Design02.cydsn\app_protocol.h	74;"	d
CMD_UP_LOCKINFO	.\Design02.cydsn\app_protocol.h	71;"	d
CONN_LED_TIMEOUT	.\Design02.cydsn\app_LED.h	31;"	d
CONN_LED_TIMEOUT	.\Design02.cydsn\app_LED.h	34;"	d
CONTROL_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon232
CONTROL_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon110
CPUID	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon235
CPUID	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon113
CRC_POLY	.\Design02.cydsn\app_protocol.h	14;"	d
CRC_Sum	.\Design02.cydsn\RC4.c	/^unsigned char CRC_Sum(unsigned char *Buf, unsigned char Length)$/;"	f
CTRL	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon236
CTRL	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon114
CYALIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	30;"	d	file:
CYALIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	47;"	d	file:
CYALIGNED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	30;"	d	file:
CYALIGNED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	47;"	d	file:
CYASSERT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	402;"	d
CYASSERT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	410;"	d
CYASSERT	.\Design02.cydsn\codegentemp\CyLib.h	402;"	d
CYASSERT	.\Design02.cydsn\codegentemp\CyLib.h	410;"	d
CYBDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	277;"	d
CYBDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	295;"	d
CYBDATA	.\Design02.cydsn\codegentemp\cytypes.h	277;"	d
CYBDATA	.\Design02.cydsn\codegentemp\cytypes.h	295;"	d
CYBIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	278;"	d
CYBIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	296;"	d
CYBIT	.\Design02.cydsn\codegentemp\cytypes.h	278;"	d
CYBIT	.\Design02.cydsn\codegentemp\cytypes.h	296;"	d
CYBLE_8_BIT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	659;"	d
CYBLE_8_BIT	.\Design02.cydsn\codegentemp\BLE_gatt.h	659;"	d
CYBLE_ADVERTISING_CUSTOM	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	369;"	d
CYBLE_ADVERTISING_CUSTOM	.\Design02.cydsn\codegentemp\BLE.h	369;"	d
CYBLE_ADVERTISING_FAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	367;"	d
CYBLE_ADVERTISING_FAST	.\Design02.cydsn\codegentemp\BLE.h	367;"	d
CYBLE_ADVERTISING_SLOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	368;"	d
CYBLE_ADVERTISING_SLOW	.\Design02.cydsn\codegentemp\BLE.h	368;"	d
CYBLE_ADV_PKT_INDEX_BLUETOOTH_DEVICE_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	138;"	d
CYBLE_ADV_PKT_INDEX_BLUETOOTH_DEVICE_ADDRESS	.\Design02.cydsn\codegentemp\BLE.h	138;"	d
CYBLE_ADV_PKT_INDEX_FLAGS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	136;"	d
CYBLE_ADV_PKT_INDEX_FLAGS	.\Design02.cydsn\codegentemp\BLE.h	136;"	d
CYBLE_ADV_PKT_INDEX_LOCAL_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	137;"	d
CYBLE_ADV_PKT_INDEX_LOCAL_NAME	.\Design02.cydsn\codegentemp\BLE.h	137;"	d
CYBLE_AD_STRUCTURE_MAX_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	361;"	d
CYBLE_AD_STRUCTURE_MAX_LENGTH	.\Design02.cydsn\codegentemp\BLE.h	361;"	d
CYBLE_AD_TYPE_CMPL128UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	336;"	d
CYBLE_AD_TYPE_CMPL128UUID	.\Design02.cydsn\codegentemp\BLE.h	336;"	d
CYBLE_AD_TYPE_CMPL16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	332;"	d
CYBLE_AD_TYPE_CMPL16UUID	.\Design02.cydsn\codegentemp\BLE.h	332;"	d
CYBLE_AD_TYPE_CMPL32UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	334;"	d
CYBLE_AD_TYPE_CMPL32UUID	.\Design02.cydsn\codegentemp\BLE.h	334;"	d
CYBLE_AD_TYPE_MORE128UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	335;"	d
CYBLE_AD_TYPE_MORE128UUID	.\Design02.cydsn\codegentemp\BLE.h	335;"	d
CYBLE_AD_TYPE_MORE16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	331;"	d
CYBLE_AD_TYPE_MORE16UUID	.\Design02.cydsn\codegentemp\BLE.h	331;"	d
CYBLE_AD_TYPE_MORE32UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	333;"	d
CYBLE_AD_TYPE_MORE32UUID	.\Design02.cydsn\codegentemp\BLE.h	333;"	d
CYBLE_ALIGN_TO_4	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	146;"	d
CYBLE_ALIGN_TO_4	.\Design02.cydsn\codegentemp\BLE.h	146;"	d
CYBLE_API_RESULT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^}CYBLE_API_RESULT_T;$/;"	t	typeref:enum:__anon151
CYBLE_API_RESULT_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^}CYBLE_API_RESULT_T;$/;"	t	typeref:enum:__anon29
CYBLE_APPEARANCE_BLOOD_PRESSURE_ARM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	618;"	d
CYBLE_APPEARANCE_BLOOD_PRESSURE_ARM	.\Design02.cydsn\codegentemp\BLE_gatt.h	618;"	d
CYBLE_APPEARANCE_BLOOD_PRESSURE_WRIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	619;"	d
CYBLE_APPEARANCE_BLOOD_PRESSURE_WRIST	.\Design02.cydsn\codegentemp\BLE_gatt.h	619;"	d
CYBLE_APPEARANCE_CYCLING_CADENCE_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	637;"	d
CYBLE_APPEARANCE_CYCLING_CADENCE_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	637;"	d
CYBLE_APPEARANCE_CYCLING_CYCLING_COMPUTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	635;"	d
CYBLE_APPEARANCE_CYCLING_CYCLING_COMPUTER	.\Design02.cydsn\codegentemp\BLE_gatt.h	635;"	d
CYBLE_APPEARANCE_CYCLING_POWER_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	638;"	d
CYBLE_APPEARANCE_CYCLING_POWER_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	638;"	d
CYBLE_APPEARANCE_CYCLING_SPEED_CADENCE_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	639;"	d
CYBLE_APPEARANCE_CYCLING_SPEED_CADENCE_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	639;"	d
CYBLE_APPEARANCE_CYCLING_SPEED_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	636;"	d
CYBLE_APPEARANCE_CYCLING_SPEED_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	636;"	d
CYBLE_APPEARANCE_GENERIC_BARCODE_SCANNER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	612;"	d
CYBLE_APPEARANCE_GENERIC_BARCODE_SCANNER	.\Design02.cydsn\codegentemp\BLE_gatt.h	612;"	d
CYBLE_APPEARANCE_GENERIC_BLOOD_PRESSURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	617;"	d
CYBLE_APPEARANCE_GENERIC_BLOOD_PRESSURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	617;"	d
CYBLE_APPEARANCE_GENERIC_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	605;"	d
CYBLE_APPEARANCE_GENERIC_CLOCK	.\Design02.cydsn\codegentemp\BLE_gatt.h	605;"	d
CYBLE_APPEARANCE_GENERIC_COMPUTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	602;"	d
CYBLE_APPEARANCE_GENERIC_COMPUTER	.\Design02.cydsn\codegentemp\BLE_gatt.h	602;"	d
CYBLE_APPEARANCE_GENERIC_CYCLING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	634;"	d
CYBLE_APPEARANCE_GENERIC_CYCLING	.\Design02.cydsn\codegentemp\BLE_gatt.h	634;"	d
CYBLE_APPEARANCE_GENERIC_DISPLAY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	606;"	d
CYBLE_APPEARANCE_GENERIC_DISPLAY	.\Design02.cydsn\codegentemp\BLE_gatt.h	606;"	d
CYBLE_APPEARANCE_GENERIC_EYE_GLASSES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	608;"	d
CYBLE_APPEARANCE_GENERIC_EYE_GLASSES	.\Design02.cydsn\codegentemp\BLE_gatt.h	608;"	d
CYBLE_APPEARANCE_GENERIC_GLUCOSE_METER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	629;"	d
CYBLE_APPEARANCE_GENERIC_GLUCOSE_METER	.\Design02.cydsn\codegentemp\BLE_gatt.h	629;"	d
CYBLE_APPEARANCE_GENERIC_HEART_RATE_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	615;"	d
CYBLE_APPEARANCE_GENERIC_HEART_RATE_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	615;"	d
CYBLE_APPEARANCE_GENERIC_HID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	620;"	d
CYBLE_APPEARANCE_GENERIC_HID	.\Design02.cydsn\codegentemp\BLE_gatt.h	620;"	d
CYBLE_APPEARANCE_GENERIC_KEYRING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	610;"	d
CYBLE_APPEARANCE_GENERIC_KEYRING	.\Design02.cydsn\codegentemp\BLE_gatt.h	610;"	d
CYBLE_APPEARANCE_GENERIC_MEDIA_PLAYER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	611;"	d
CYBLE_APPEARANCE_GENERIC_MEDIA_PLAYER	.\Design02.cydsn\codegentemp\BLE_gatt.h	611;"	d
CYBLE_APPEARANCE_GENERIC_PHONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	601;"	d
CYBLE_APPEARANCE_GENERIC_PHONE	.\Design02.cydsn\codegentemp\BLE_gatt.h	601;"	d
CYBLE_APPEARANCE_GENERIC_REMOTE_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	607;"	d
CYBLE_APPEARANCE_GENERIC_REMOTE_CONTROL	.\Design02.cydsn\codegentemp\BLE_gatt.h	607;"	d
CYBLE_APPEARANCE_GENERIC_RUNNING_WALKING_SENSOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	630;"	d
CYBLE_APPEARANCE_GENERIC_RUNNING_WALKING_SENSOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	630;"	d
CYBLE_APPEARANCE_GENERIC_TAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	609;"	d
CYBLE_APPEARANCE_GENERIC_TAG	.\Design02.cydsn\codegentemp\BLE_gatt.h	609;"	d
CYBLE_APPEARANCE_GENERIC_THERMOMETER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	613;"	d
CYBLE_APPEARANCE_GENERIC_THERMOMETER	.\Design02.cydsn\codegentemp\BLE_gatt.h	613;"	d
CYBLE_APPEARANCE_GENERIC_WATCH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	603;"	d
CYBLE_APPEARANCE_GENERIC_WATCH	.\Design02.cydsn\codegentemp\BLE_gatt.h	603;"	d
CYBLE_APPEARANCE_HEART_RATE_SENSOR_HEART_RATE_BELT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	616;"	d
CYBLE_APPEARANCE_HEART_RATE_SENSOR_HEART_RATE_BELT	.\Design02.cydsn\codegentemp\BLE_gatt.h	616;"	d
CYBLE_APPEARANCE_HIDS_BARCODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	628;"	d
CYBLE_APPEARANCE_HIDS_BARCODE	.\Design02.cydsn\codegentemp\BLE_gatt.h	628;"	d
CYBLE_APPEARANCE_HIDS_CARD_READER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	626;"	d
CYBLE_APPEARANCE_HIDS_CARD_READER	.\Design02.cydsn\codegentemp\BLE_gatt.h	626;"	d
CYBLE_APPEARANCE_HIDS_DIGITAL_PEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	627;"	d
CYBLE_APPEARANCE_HIDS_DIGITAL_PEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	627;"	d
CYBLE_APPEARANCE_HIDS_DIGITIZERSUBTYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	625;"	d
CYBLE_APPEARANCE_HIDS_DIGITIZERSUBTYPE	.\Design02.cydsn\codegentemp\BLE_gatt.h	625;"	d
CYBLE_APPEARANCE_HIDS_GAMEPAD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	624;"	d
CYBLE_APPEARANCE_HIDS_GAMEPAD	.\Design02.cydsn\codegentemp\BLE_gatt.h	624;"	d
CYBLE_APPEARANCE_HIDS_JOYSTICK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	623;"	d
CYBLE_APPEARANCE_HIDS_JOYSTICK	.\Design02.cydsn\codegentemp\BLE_gatt.h	623;"	d
CYBLE_APPEARANCE_HIDS_KEYBOARD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	621;"	d
CYBLE_APPEARANCE_HIDS_KEYBOARD	.\Design02.cydsn\codegentemp\BLE_gatt.h	621;"	d
CYBLE_APPEARANCE_HIDS_MOUSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	622;"	d
CYBLE_APPEARANCE_HIDS_MOUSE	.\Design02.cydsn\codegentemp\BLE_gatt.h	622;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_IN_SHOE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	631;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_IN_SHOE	.\Design02.cydsn\codegentemp\BLE_gatt.h	631;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_HIP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	633;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_HIP	.\Design02.cydsn\codegentemp\BLE_gatt.h	633;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_SHOE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	632;"	d
CYBLE_APPEARANCE_RUNNING_WALKING_SENSOR_ON_SHOE	.\Design02.cydsn\codegentemp\BLE_gatt.h	632;"	d
CYBLE_APPEARANCE_THERMOMETER_EAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	614;"	d
CYBLE_APPEARANCE_THERMOMETER_EAR	.\Design02.cydsn\codegentemp\BLE_gatt.h	614;"	d
CYBLE_APPEARANCE_UNKNOWN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	600;"	d
CYBLE_APPEARANCE_UNKNOWN	.\Design02.cydsn\codegentemp\BLE_gatt.h	600;"	d
CYBLE_APPEARANCE_WATCH_SPORTS_WATCH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	604;"	d
CYBLE_APPEARANCE_WATCH_SPORTS_WATCH	.\Design02.cydsn\codegentemp\BLE_gatt.h	604;"	d
CYBLE_APP_CB_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^typedef void (*CYBLE_APP_CB_T)(uint8 event, void* evParam);$/;"	t
CYBLE_APP_CB_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^typedef void (*CYBLE_APP_CB_T)(uint8 event, void* evParam);$/;"	t
CYBLE_ATTR_HANDLE_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	573;"	d
CYBLE_ATTR_HANDLE_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	573;"	d
CYBLE_AUTHENTICATION_REQUEST_REPLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_AUTHENTICATION_REQUEST_REPLY = CYBLE_EVT_MAX + 1, \/* 0x100 *\/$/;"	e	enum:__anon135
CYBLE_AUTHENTICATION_REQUEST_REPLY	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_AUTHENTICATION_REQUEST_REPLY = CYBLE_EVT_MAX + 1, \/* 0x100 *\/$/;"	e	enum:__anon13
CYBLE_AUTO_DISCOVERY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	127;"	d
CYBLE_AUTO_DISCOVERY	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	127;"	d
CYBLE_BLERD_BB_BUMP2_REG_VAL_FINAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	45;"	d
CYBLE_BLERD_BB_BUMP2_REG_VAL_FINAL	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	45;"	d
CYBLE_BLERD_BB_XO_REG_VAL_FINAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	50;"	d
CYBLE_BLERD_BB_XO_REG_VAL_FINAL	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	50;"	d
CYBLE_BLERD_LDO_REG_VAL_FINAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	41;"	d
CYBLE_BLERD_LDO_REG_VAL_FINAL	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	41;"	d
CYBLE_BLERD_SY_BUMP1_REG_VAL_FINAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	56;"	d
CYBLE_BLERD_SY_BUMP1_REG_VAL_FINAL	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	56;"	d
CYBLE_BLESS_ACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_ACTIVE = 0x01u,$/;"	e	enum:__anon152
CYBLE_BLESS_ACTIVE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_ACTIVE = 0x01u,$/;"	e	enum:__anon30
CYBLE_BLESS_CLK_CFG_PARAMS_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_CLK_CFG_PARAMS_T;$/;"	t	typeref:struct:__anon159
CYBLE_BLESS_CLK_CFG_PARAMS_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_CLK_CFG_PARAMS_T;$/;"	t	typeref:struct:__anon37
CYBLE_BLESS_DEEPSLEEP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_DEEPSLEEP,$/;"	e	enum:__anon152
CYBLE_BLESS_DEEPSLEEP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_DEEPSLEEP,$/;"	e	enum:__anon30
CYBLE_BLESS_ECO_CLK_DIV_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_ECO_CLK_DIV_T;$/;"	t	typeref:enum:__anon158
CYBLE_BLESS_ECO_CLK_DIV_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_ECO_CLK_DIV_T;$/;"	t	typeref:enum:__anon36
CYBLE_BLESS_HIBERNATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_HIBERNATE,$/;"	e	enum:__anon152
CYBLE_BLESS_HIBERNATE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_HIBERNATE,$/;"	e	enum:__anon30
CYBLE_BLESS_HIGH_GAIN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	101;"	d
CYBLE_BLESS_HIGH_GAIN_MODE	.\Design02.cydsn\codegentemp\BLE_Stack.h	101;"	d
CYBLE_BLESS_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_INVALID = 0xFFu$/;"	e	enum:__anon152
CYBLE_BLESS_INVALID	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_INVALID = 0xFFu$/;"	e	enum:__anon30
CYBLE_BLESS_NORMAL_GAIN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	98;"	d
CYBLE_BLESS_NORMAL_GAIN_MODE	.\Design02.cydsn\codegentemp\BLE_Stack.h	98;"	d
CYBLE_BLESS_PHY_CH_GRP_ID_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_PHY_CH_GRP_ID_T;$/;"	t	typeref:enum:__anon155
CYBLE_BLESS_PHY_CH_GRP_ID_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_PHY_CH_GRP_ID_T;$/;"	t	typeref:enum:__anon33
CYBLE_BLESS_PWR_IN_DB_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_PWR_IN_DB_T;$/;"	t	typeref:struct:__anon156
CYBLE_BLESS_PWR_IN_DB_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_PWR_IN_DB_T;$/;"	t	typeref:struct:__anon34
CYBLE_BLESS_PWR_LVL_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_PWR_LVL_T;$/;"	t	typeref:enum:__anon154
CYBLE_BLESS_PWR_LVL_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_PWR_LVL_T;$/;"	t	typeref:enum:__anon32
CYBLE_BLESS_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_SLEEP,$/;"	e	enum:__anon152
CYBLE_BLESS_SLEEP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_SLEEP,$/;"	e	enum:__anon30
CYBLE_BLESS_STATE_ACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ACTIVE = 0x01,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_ACTIVE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ACTIVE = 0x01,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_DEEPSLEEP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_DEEPSLEEP,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_DEEPSLEEP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_DEEPSLEEP,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_ECO_ON	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ECO_ON,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_ECO_ON	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ECO_ON,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_ECO_STABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ECO_STABLE,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_ECO_STABLE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_ECO_STABLE,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_EVENT_CLOSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_EVENT_CLOSE,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_EVENT_CLOSE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_EVENT_CLOSE,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_HIBERNATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_HIBERNATE,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_HIBERNATE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_HIBERNATE,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_INVALID = 0xFFu$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_INVALID	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_INVALID = 0xFFu$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_STATE_SLEEP,$/;"	e	enum:__anon153
CYBLE_BLESS_STATE_SLEEP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_STATE_SLEEP,$/;"	e	enum:__anon31
CYBLE_BLESS_STATE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_STATE_T;$/;"	t	typeref:enum:__anon153
CYBLE_BLESS_STATE_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_STATE_T;$/;"	t	typeref:enum:__anon31
CYBLE_BLESS_WCO_SCA_CFG_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_BLESS_WCO_SCA_CFG_T;$/;"	t	typeref:enum:__anon157
CYBLE_BLESS_WCO_SCA_CFG_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_BLESS_WCO_SCA_CFG_T;$/;"	t	typeref:enum:__anon35
CYBLE_BLE_BLERD_BB_BUMP2_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	83;"	d
CYBLE_BLE_BLERD_BB_BUMP2_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	83;"	d
CYBLE_BLE_BLERD_BB_XO_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	84;"	d
CYBLE_BLE_BLERD_BB_XO_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	84;"	d
CYBLE_BLE_BLERD_LDO_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	81;"	d
CYBLE_BLE_BLERD_LDO_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	81;"	d
CYBLE_BLE_BLERD_SY_BUMP1_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	82;"	d
CYBLE_BLE_BLERD_SY_BUMP1_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	82;"	d
CYBLE_BONDING_NO	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	376;"	d
CYBLE_BONDING_NO	.\Design02.cydsn\codegentemp\BLE.h	376;"	d
CYBLE_BONDING_REQUIREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	130;"	d
CYBLE_BONDING_REQUIREMENT	.\Design02.cydsn\codegentemp\BLE.h	130;"	d
CYBLE_BONDING_YES	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	375;"	d
CYBLE_BONDING_YES	.\Design02.cydsn\codegentemp\BLE.h	375;"	d
CYBLE_BlessStart	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CYBLE_BlessStart(void)$/;"	f
CYBLE_BlessStart	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CYBLE_BlessStart(void)$/;"	f
CYBLE_CALLBACK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	126;"	d
CYBLE_CALLBACK	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	126;"	d
CYBLE_CALLBACK_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^typedef void (* CYBLE_CALLBACK_T) (uint32 eventCode, void *eventParam);$/;"	t
CYBLE_CALLBACK_T	.\Design02.cydsn\codegentemp\BLE.h	/^typedef void (* CYBLE_CALLBACK_T) (uint32 eventCode, void *eventParam);$/;"	t
CYBLE_CCCD_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	527;"	d
CYBLE_CCCD_DEFAULT	.\Design02.cydsn\codegentemp\BLE_gatt.h	527;"	d
CYBLE_CCCD_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	529;"	d
CYBLE_CCCD_INDICATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	529;"	d
CYBLE_CCCD_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	530;"	d
CYBLE_CCCD_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	530;"	d
CYBLE_CCCD_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	528;"	d
CYBLE_CCCD_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	528;"	d
CYBLE_CEPD_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	568;"	d
CYBLE_CEPD_DEFAULT	.\Design02.cydsn\codegentemp\BLE_gatt.h	568;"	d
CYBLE_CEPD_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	571;"	d
CYBLE_CEPD_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	571;"	d
CYBLE_CEPD_RELIABLE_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	569;"	d
CYBLE_CEPD_RELIABLE_WRITE	.\Design02.cydsn\codegentemp\BLE_gatt.h	569;"	d
CYBLE_CEPD_WRITABLE_AUXILIARIES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	570;"	d
CYBLE_CEPD_WRITABLE_AUXILIARIES	.\Design02.cydsn\codegentemp\BLE_gatt.h	570;"	d
CYBLE_CHAR_AGGREGATE_FMT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_AGGREGATE_FMT_T;$/;"	t
CYBLE_CHAR_AGGREGATE_FMT_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_AGGREGATE_FMT_T;$/;"	t
CYBLE_CHAR_EXT_PRPRTY_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_EXT_PRPRTY_T;$/;"	t
CYBLE_CHAR_EXT_PRPRTY_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_EXT_PRPRTY_T;$/;"	t
CYBLE_CHAR_EXT_PRPTS_DESCR_RLWR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	580;"	d
CYBLE_CHAR_EXT_PRPTS_DESCR_RLWR	.\Design02.cydsn\codegentemp\BLE_gatt.h	580;"	d
CYBLE_CHAR_EXT_PRPTS_DESCR_WRAUX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	581;"	d
CYBLE_CHAR_EXT_PRPTS_DESCR_WRAUX	.\Design02.cydsn\codegentemp\BLE_gatt.h	581;"	d
CYBLE_CHAR_LEN_HI_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	669;"	d
CYBLE_CHAR_LEN_HI_OFFSET	.\Design02.cydsn\codegentemp\BLE_gatt.h	669;"	d
CYBLE_CHAR_LEN_LO_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	670;"	d
CYBLE_CHAR_LEN_LO_OFFSET	.\Design02.cydsn\codegentemp\BLE_gatt.h	670;"	d
CYBLE_CHAR_PRESENT_FMT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_PRESENT_FMT_T;$/;"	t
CYBLE_CHAR_PRESENT_FMT_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_PRESENT_FMT_T;$/;"	t
CYBLE_CHAR_PROP_BROADCAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	517;"	d
CYBLE_CHAR_PROP_BROADCAST	.\Design02.cydsn\codegentemp\BLE_gatt.h	517;"	d
CYBLE_CHAR_PROP_EXTENDED_PROPERTIES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	524;"	d
CYBLE_CHAR_PROP_EXTENDED_PROPERTIES	.\Design02.cydsn\codegentemp\BLE_gatt.h	524;"	d
CYBLE_CHAR_PROP_INDICATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	522;"	d
CYBLE_CHAR_PROP_INDICATE	.\Design02.cydsn\codegentemp\BLE_gatt.h	522;"	d
CYBLE_CHAR_PROP_NOTIFY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	521;"	d
CYBLE_CHAR_PROP_NOTIFY	.\Design02.cydsn\codegentemp\BLE_gatt.h	521;"	d
CYBLE_CHAR_PROP_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	518;"	d
CYBLE_CHAR_PROP_READ	.\Design02.cydsn\codegentemp\BLE_gatt.h	518;"	d
CYBLE_CHAR_PROP_SIGNED_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	523;"	d
CYBLE_CHAR_PROP_SIGNED_WRITE	.\Design02.cydsn\codegentemp\BLE_gatt.h	523;"	d
CYBLE_CHAR_PROP_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	520;"	d
CYBLE_CHAR_PROP_WRITE	.\Design02.cydsn\codegentemp\BLE_gatt.h	520;"	d
CYBLE_CHAR_PROP_WRITE_WITHOUT_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	519;"	d
CYBLE_CHAR_PROP_WRITE_WITHOUT_RSP	.\Design02.cydsn\codegentemp\BLE_gatt.h	519;"	d
CYBLE_CHAR_USER_DESCRIPTION_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_USER_DESCRIPTION_T;$/;"	t
CYBLE_CHAR_USER_DESCRIPTION_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CHAR_USER_DESCRIPTION_T;$/;"	t
CYBLE_CHAR_VALUE_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	671;"	d
CYBLE_CHAR_VALUE_OFFSET	.\Design02.cydsn\codegentemp\BLE_gatt.h	671;"	d
CYBLE_CLIENT_CHAR_CONFIG_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CLIENT_CHAR_CONFIG_T;$/;"	t
CYBLE_CLIENT_CHAR_CONFIG_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_CLIENT_CHAR_CONFIG_T;$/;"	t
CYBLE_CLIENT_STATE_CHAR_DISCOVERING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_CHAR_DISCOVERING,        \/**< Server characteristics are being discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_CHAR_DISCOVERING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_CHAR_DISCOVERING,        \/**< Server characteristics are being discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_CONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_CONNECTED,               \/**< Server device is connected *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_CONNECTED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_CONNECTED,               \/**< Server device is connected *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_DESCR_DISCOVERING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DESCR_DISCOVERING,       \/**< Server char. descriptors are being discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_DESCR_DISCOVERING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DESCR_DISCOVERING,       \/**< Server char. descriptors are being discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_DISCONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTED             \/**< Essentially initial client state *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_DISCONNECTED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTED             \/**< Essentially initial client state *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_DISCONNECTED_DISCOVERED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTED_DISCOVERED, \/**< Server is disconnected but discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_DISCONNECTED_DISCOVERED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTED_DISCOVERED, \/**< Server is disconnected but discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_DISCONNECTING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTING,           \/**< Server is disconnecting *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_DISCONNECTING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCONNECTING,           \/**< Server is disconnecting *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_DISCOVERED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCOVERED,              \/**< Server is discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_DISCOVERED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_DISCOVERED,              \/**< Server is discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_INCL_DISCOVERING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_INCL_DISCOVERING,        \/**< Server included services are being discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_INCL_DISCOVERING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_INCL_DISCOVERING,        \/**< Server included services are being discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_SRVC_DISCOVERING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_SRVC_DISCOVERING,        \/**< Server services are being discovered *\/$/;"	e	enum:__anon137
CYBLE_CLIENT_STATE_SRVC_DISCOVERING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_CLIENT_STATE_SRVC_DISCOVERING,        \/**< Server services are being discovered *\/$/;"	e	enum:__anon15
CYBLE_CLIENT_STATE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^} CYBLE_CLIENT_STATE_T;$/;"	t	typeref:enum:__anon137
CYBLE_CLIENT_STATE_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^} CYBLE_CLIENT_STATE_T;$/;"	t	typeref:enum:__anon15
CYBLE_COMPLETE_LOCAL_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	365;"	d
CYBLE_COMPLETE_LOCAL_NAME	.\Design02.cydsn\codegentemp\BLE.h	365;"	d
CYBLE_CONN_HANDLE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_CONN_HANDLE_T;$/;"	t	typeref:struct:__anon186
CYBLE_CONN_HANDLE_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_CONN_HANDLE_T;$/;"	t	typeref:struct:__anon64
CYBLE_CPFD_BOOLEAN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	538;"	d
CYBLE_CPFD_BOOLEAN	.\Design02.cydsn\codegentemp\BLE_gatt.h	538;"	d
CYBLE_CPFD_IEEE11073_FLOAT32	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	560;"	d
CYBLE_CPFD_IEEE11073_FLOAT32	.\Design02.cydsn\codegentemp\BLE_gatt.h	560;"	d
CYBLE_CPFD_IEEE11073_SFLOAT16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	559;"	d
CYBLE_CPFD_IEEE11073_SFLOAT16	.\Design02.cydsn\codegentemp\BLE_gatt.h	559;"	d
CYBLE_CPFD_IEEE20601_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	561;"	d
CYBLE_CPFD_IEEE20601_FORMAT	.\Design02.cydsn\codegentemp\BLE_gatt.h	561;"	d
CYBLE_CPFD_IEEE754_FP32	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	557;"	d
CYBLE_CPFD_IEEE754_FP32	.\Design02.cydsn\codegentemp\BLE_gatt.h	557;"	d
CYBLE_CPFD_IEEE754_FP64	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	558;"	d
CYBLE_CPFD_IEEE754_FP64	.\Design02.cydsn\codegentemp\BLE_gatt.h	558;"	d
CYBLE_CPFD_INT12	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	550;"	d
CYBLE_CPFD_INT12	.\Design02.cydsn\codegentemp\BLE_gatt.h	550;"	d
CYBLE_CPFD_INT128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	556;"	d
CYBLE_CPFD_INT128	.\Design02.cydsn\codegentemp\BLE_gatt.h	556;"	d
CYBLE_CPFD_INT16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	551;"	d
CYBLE_CPFD_INT16	.\Design02.cydsn\codegentemp\BLE_gatt.h	551;"	d
CYBLE_CPFD_INT24	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	552;"	d
CYBLE_CPFD_INT24	.\Design02.cydsn\codegentemp\BLE_gatt.h	552;"	d
CYBLE_CPFD_INT32	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	553;"	d
CYBLE_CPFD_INT32	.\Design02.cydsn\codegentemp\BLE_gatt.h	553;"	d
CYBLE_CPFD_INT48	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	554;"	d
CYBLE_CPFD_INT48	.\Design02.cydsn\codegentemp\BLE_gatt.h	554;"	d
CYBLE_CPFD_INT64	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	555;"	d
CYBLE_CPFD_INT64	.\Design02.cydsn\codegentemp\BLE_gatt.h	555;"	d
CYBLE_CPFD_INT8	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	549;"	d
CYBLE_CPFD_INT8	.\Design02.cydsn\codegentemp\BLE_gatt.h	549;"	d
CYBLE_CPFD_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	565;"	d
CYBLE_CPFD_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	565;"	d
CYBLE_CPFD_OPAQUE_STRUCTURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	564;"	d
CYBLE_CPFD_OPAQUE_STRUCTURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	564;"	d
CYBLE_CPFD_UINT12	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	542;"	d
CYBLE_CPFD_UINT12	.\Design02.cydsn\codegentemp\BLE_gatt.h	542;"	d
CYBLE_CPFD_UINT128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	548;"	d
CYBLE_CPFD_UINT128	.\Design02.cydsn\codegentemp\BLE_gatt.h	548;"	d
CYBLE_CPFD_UINT16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	543;"	d
CYBLE_CPFD_UINT16	.\Design02.cydsn\codegentemp\BLE_gatt.h	543;"	d
CYBLE_CPFD_UINT2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	539;"	d
CYBLE_CPFD_UINT2	.\Design02.cydsn\codegentemp\BLE_gatt.h	539;"	d
CYBLE_CPFD_UINT24	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	544;"	d
CYBLE_CPFD_UINT24	.\Design02.cydsn\codegentemp\BLE_gatt.h	544;"	d
CYBLE_CPFD_UINT32	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	545;"	d
CYBLE_CPFD_UINT32	.\Design02.cydsn\codegentemp\BLE_gatt.h	545;"	d
CYBLE_CPFD_UINT4	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	540;"	d
CYBLE_CPFD_UINT4	.\Design02.cydsn\codegentemp\BLE_gatt.h	540;"	d
CYBLE_CPFD_UINT48	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	546;"	d
CYBLE_CPFD_UINT48	.\Design02.cydsn\codegentemp\BLE_gatt.h	546;"	d
CYBLE_CPFD_UINT64	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	547;"	d
CYBLE_CPFD_UINT64	.\Design02.cydsn\codegentemp\BLE_gatt.h	547;"	d
CYBLE_CPFD_UINT8	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	541;"	d
CYBLE_CPFD_UINT8	.\Design02.cydsn\codegentemp\BLE_gatt.h	541;"	d
CYBLE_CPFD_UTF16_STRING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	563;"	d
CYBLE_CPFD_UTF16_STRING	.\Design02.cydsn\codegentemp\BLE_gatt.h	563;"	d
CYBLE_CPFD_UTF8_STRING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	562;"	d
CYBLE_CPFD_UTF8_STRING	.\Design02.cydsn\codegentemp\BLE_gatt.h	562;"	d
CYBLE_CUSTOM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	57;"	d
CYBLE_CUSTOM	.\Design02.cydsn\codegentemp\BLE_gatt.h	57;"	d
CYBLE_CUSTOMC_CHAR_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^} CYBLE_CUSTOMC_CHAR_T;$/;"	t	typeref:struct:__anon129
CYBLE_CUSTOMC_CHAR_T	.\Design02.cydsn\codegentemp\BLE_custom.h	/^} CYBLE_CUSTOMC_CHAR_T;$/;"	t	typeref:struct:__anon11
CYBLE_CUSTOMC_DESC_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^} CYBLE_CUSTOMC_DESC_T;$/;"	t	typeref:struct:__anon128
CYBLE_CUSTOMC_DESC_T	.\Design02.cydsn\codegentemp\BLE_custom.h	/^} CYBLE_CUSTOMC_DESC_T;$/;"	t	typeref:struct:__anon10
CYBLE_CUSTOMC_SERVICE_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	28;"	d
CYBLE_CUSTOMC_SERVICE_COUNT	.\Design02.cydsn\codegentemp\BLE_custom.h	28;"	d
CYBLE_CUSTOMC_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^} CYBLE_CUSTOMC_T;$/;"	t	typeref:struct:__anon130
CYBLE_CUSTOMC_T	.\Design02.cydsn\codegentemp\BLE_custom.h	/^} CYBLE_CUSTOMC_T;$/;"	t	typeref:struct:__anon12
CYBLE_CUSTOMS_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^} CYBLE_CUSTOMS_INFO_T;$/;"	t	typeref:struct:__anon126
CYBLE_CUSTOMS_INFO_T	.\Design02.cydsn\codegentemp\BLE_custom.h	/^} CYBLE_CUSTOMS_INFO_T;$/;"	t	typeref:struct:__anon8
CYBLE_CUSTOMS_SERVICE_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	27;"	d
CYBLE_CUSTOMS_SERVICE_COUNT	.\Design02.cydsn\codegentemp\BLE_custom.h	27;"	d
CYBLE_CUSTOMS_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^} CYBLE_CUSTOMS_T;$/;"	t	typeref:struct:__anon127
CYBLE_CUSTOMS_T	.\Design02.cydsn\codegentemp\BLE_custom.h	/^} CYBLE_CUSTOMS_T;$/;"	t	typeref:struct:__anon9
CYBLE_CUSTOM_CLIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	53;"	d
CYBLE_CUSTOM_CLIENT	.\Design02.cydsn\codegentemp\BLE_custom.h	53;"	d
CYBLE_CUSTOM_SERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	49;"	d
CYBLE_CUSTOM_SERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	58;"	d
CYBLE_CUSTOM_SERVER	.\Design02.cydsn\codegentemp\BLE_custom.h	49;"	d
CYBLE_CUSTOM_SERVER	.\Design02.cydsn\codegentemp\BLE_gatt.h	58;"	d
CYBLE_CUSTOM_SERVICE_CHAR_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	29;"	d
CYBLE_CUSTOM_SERVICE_CHAR_COUNT	.\Design02.cydsn\codegentemp\BLE_custom.h	29;"	d
CYBLE_CUSTOM_SERVICE_CHAR_DESCRIPTORS_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	30;"	d
CYBLE_CUSTOM_SERVICE_CHAR_DESCRIPTORS_COUNT	.\Design02.cydsn\codegentemp\BLE_custom.h	30;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CHAR_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	43;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CHAR_HANDLE	.\Design02.cydsn\codegentemp\BLE_custom.h	43;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CHAR_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	36;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CHAR_INDEX	.\Design02.cydsn\codegentemp\BLE_custom.h	36;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	44;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_HANDLE	.\Design02.cydsn\codegentemp\BLE_custom.h	44;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	37;"	d
CYBLE_CUSTOM_SERVICE_RX_FROM_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_INDEX	.\Design02.cydsn\codegentemp\BLE_custom.h	37;"	d
CYBLE_CUSTOM_SERVICE_SERVICE_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	40;"	d
CYBLE_CUSTOM_SERVICE_SERVICE_HANDLE	.\Design02.cydsn\codegentemp\BLE_custom.h	40;"	d
CYBLE_CUSTOM_SERVICE_SERVICE_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	33;"	d
CYBLE_CUSTOM_SERVICE_SERVICE_INDEX	.\Design02.cydsn\codegentemp\BLE_custom.h	33;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CHAR_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	41;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CHAR_HANDLE	.\Design02.cydsn\codegentemp\BLE_custom.h	41;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CHAR_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	34;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CHAR_INDEX	.\Design02.cydsn\codegentemp\BLE_custom.h	34;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	42;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_HANDLE	.\Design02.cydsn\codegentemp\BLE_custom.h	42;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	35;"	d
CYBLE_CUSTOM_SERVICE_TX_TO_APP_CLIENT_CHARACTERISTIC_CONFIGURATION_DESC_INDEX	.\Design02.cydsn\codegentemp\BLE_custom.h	35;"	d
CYBLE_CYALIGNED_BEGIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	45;"	d
CYBLE_CYALIGNED_BEGIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	50;"	d
CYBLE_CYALIGNED_BEGIN	.\Design02.cydsn\codegentemp\BLE.h	45;"	d
CYBLE_CYALIGNED_BEGIN	.\Design02.cydsn\codegentemp\BLE.h	50;"	d
CYBLE_CYALIGNED_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_CYALIGNED_BEGIN uint8 cyBle_stackMemoryRam[CYBLE_STACK_RAM_SIZE] CYBLE_CYALIGNED_END;$/;"	v
CYBLE_CYALIGNED_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	46;"	d
CYBLE_CYALIGNED_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	51;"	d
CYBLE_CYALIGNED_END	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_CYALIGNED_BEGIN uint8 cyBle_stackMemoryRam[CYBLE_STACK_RAM_SIZE] CYBLE_CYALIGNED_END;$/;"	v
CYBLE_CYALIGNED_END	.\Design02.cydsn\codegentemp\BLE.h	46;"	d
CYBLE_CYALIGNED_END	.\Design02.cydsn\codegentemp\BLE.h	51;"	d
CYBLE_CYPACKED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	43;"	d
CYBLE_CYPACKED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	48;"	d
CYBLE_CYPACKED	.\Design02.cydsn\codegentemp\BLE.h	43;"	d
CYBLE_CYPACKED	.\Design02.cydsn\codegentemp\BLE.h	48;"	d
CYBLE_CYPACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	44;"	d
CYBLE_CYPACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	49;"	d
CYBLE_CYPACKED_ATTR	.\Design02.cydsn\codegentemp\BLE.h	44;"	d
CYBLE_CYPACKED_ATTR	.\Design02.cydsn\codegentemp\BLE.h	49;"	d
CYBLE_DB_ATTR_HANDLE_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	574;"	d
CYBLE_DB_ATTR_HANDLE_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	574;"	d
CYBLE_DB_CHARACTERISTIC_RECORD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	689;"	d
CYBLE_DB_CHARACTERISTIC_RECORD	.\Design02.cydsn\codegentemp\BLE_gatt.h	689;"	d
CYBLE_DB_CHAR_DESCRIPTOR_RECORD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	691;"	d
CYBLE_DB_CHAR_DESCRIPTOR_RECORD	.\Design02.cydsn\codegentemp\BLE_gatt.h	691;"	d
CYBLE_DB_CHAR_VALUE_RECORD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	690;"	d
CYBLE_DB_CHAR_VALUE_RECORD	.\Design02.cydsn\codegentemp\BLE_gatt.h	690;"	d
CYBLE_DB_INCLUDE_RECORD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	688;"	d
CYBLE_DB_INCLUDE_RECORD	.\Design02.cydsn\codegentemp\BLE_gatt.h	688;"	d
CYBLE_DB_RECORD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	686;"	d
CYBLE_DB_RECORD_MASK	.\Design02.cydsn\codegentemp\BLE_gatt.h	686;"	d
CYBLE_DB_SERVICE_RECORD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	687;"	d
CYBLE_DB_SERVICE_RECORD	.\Design02.cydsn\codegentemp\BLE_gatt.h	687;"	d
CYBLE_DB_TYPE_OTHER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	683;"	d
CYBLE_DB_TYPE_OTHER	.\Design02.cydsn\codegentemp\BLE_gatt.h	683;"	d
CYBLE_DB_TYPE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	682;"	d
CYBLE_DB_TYPE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	682;"	d
CYBLE_DEBUG_EVT_BLESS_INT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_DEBUG_EVT_BLESS_INT = 0xE000u$/;"	e	enum:__anon135
CYBLE_DEBUG_EVT_BLESS_INT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_DEBUG_EVT_BLESS_INT = 0xE000u$/;"	e	enum:__anon13
CYBLE_DEFAULT_RAM_SIZE_HCI	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	59;"	d
CYBLE_DEFAULT_RAM_SIZE_HCI	.\Design02.cydsn\codegentemp\BLE_Stack.h	59;"	d
CYBLE_DEFAULT_RAM_SIZE_SOC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	56;"	d
CYBLE_DEFAULT_RAM_SIZE_SOC	.\Design02.cydsn\codegentemp\BLE_Stack.h	56;"	d
CYBLE_DISABLE_AUTOMATIC_AUTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	131;"	d
CYBLE_DISABLE_AUTOMATIC_AUTH	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	131;"	d
CYBLE_DISCOVERY_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	342;"	d
CYBLE_DISCOVERY_CHAR	.\Design02.cydsn\codegentemp\BLE.h	342;"	d
CYBLE_DISCOVERY_CONTINUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	348;"	d
CYBLE_DISCOVERY_CONTINUE	.\Design02.cydsn\codegentemp\BLE.h	348;"	d
CYBLE_DISCOVERY_DESCR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	343;"	d
CYBLE_DISCOVERY_DESCR	.\Design02.cydsn\codegentemp\BLE.h	343;"	d
CYBLE_DISCOVERY_DONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	344;"	d
CYBLE_DISCOVERY_DONE	.\Design02.cydsn\codegentemp\BLE.h	344;"	d
CYBLE_DISCOVERY_IDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	340;"	d
CYBLE_DISCOVERY_IDLE	.\Design02.cydsn\codegentemp\BLE.h	340;"	d
CYBLE_DISCOVERY_INIT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	347;"	d
CYBLE_DISCOVERY_INIT	.\Design02.cydsn\codegentemp\BLE.h	347;"	d
CYBLE_DISCOVERY_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	341;"	d
CYBLE_DISCOVERY_SERVICE	.\Design02.cydsn\codegentemp\BLE.h	341;"	d
CYBLE_DISC_CHAR_INFO_128_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	139;"	d
CYBLE_DISC_CHAR_INFO_128_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	139;"	d
CYBLE_DISC_CHAR_INFO_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	138;"	d
CYBLE_DISC_CHAR_INFO_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	138;"	d
CYBLE_DISC_CHAR_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_DISC_CHAR_INFO_T;$/;"	t	typeref:struct:__anon144
CYBLE_DISC_CHAR_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_DISC_CHAR_INFO_T;$/;"	t	typeref:struct:__anon22
CYBLE_DISC_DESCR_INFO_128_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	141;"	d
CYBLE_DISC_DESCR_INFO_128_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	141;"	d
CYBLE_DISC_DESCR_INFO_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	140;"	d
CYBLE_DISC_DESCR_INFO_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	140;"	d
CYBLE_DISC_DESCR_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_DISC_DESCR_INFO_T;$/;"	t	typeref:struct:__anon146
CYBLE_DISC_DESCR_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_DISC_DESCR_INFO_T;$/;"	t	typeref:struct:__anon24
CYBLE_DISC_INCL_INFO_128_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	137;"	d
CYBLE_DISC_INCL_INFO_128_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	137;"	d
CYBLE_DISC_INCL_INFO_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	136;"	d
CYBLE_DISC_INCL_INFO_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	136;"	d
CYBLE_DISC_INCL_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_DISC_INCL_INFO_T;$/;"	t	typeref:struct:__anon143
CYBLE_DISC_INCL_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_DISC_INCL_INFO_T;$/;"	t	typeref:struct:__anon21
CYBLE_DISC_SRVC128_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_DISC_SRVC128_INFO_T;$/;"	t	typeref:struct:__anon142
CYBLE_DISC_SRVC128_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_DISC_SRVC128_INFO_T;$/;"	t	typeref:struct:__anon20
CYBLE_DISC_SRVC_INFO_128_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	135;"	d
CYBLE_DISC_SRVC_INFO_128_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	135;"	d
CYBLE_DISC_SRVC_INFO_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	134;"	d
CYBLE_DISC_SRVC_INFO_LEN	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	134;"	d
CYBLE_DISC_SRVC_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_DISC_SRVC_INFO_T;$/;"	t	typeref:struct:__anon141
CYBLE_DISC_SRVC_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_DISC_SRVC_INFO_T;$/;"	t	typeref:struct:__anon19
CYBLE_DISC_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^} CYBLE_DISC_T;$/;"	t	typeref:struct:__anon133
CYBLE_DISS_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^} CYBLE_DISS_T;$/;"	t	typeref:struct:__anon132
CYBLE_DIS_CHAR_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_CHAR_COUNT                            \/**< Total count of DIS characteristics *\/$/;"	e	enum:__anon131
CYBLE_DIS_CHAR_INDEX_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^}CYBLE_DIS_CHAR_INDEX_T;$/;"	t	typeref:enum:__anon131
CYBLE_DIS_CHAR_VALUE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^} CYBLE_DIS_CHAR_VALUE_T;$/;"	t	typeref:struct:__anon134
CYBLE_DIS_FIRMWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_FIRMWARE_REV,                         \/**< Firmware Revision String characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_HARDWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_HARDWARE_REV,                         \/**< Hardware Revision String characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_MANUFACTURER_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_MANUFACTURER_NAME,                    \/**< Manufacturer Name String characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_MODEL_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_MODEL_NUMBER,                         \/**< Model Number String characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_PNP_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_PNP_ID,                               \/**< PnP ID characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_REG_CERT_DATA	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_REG_CERT_DATA,                        \/**< IEEE 11073-20601 characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_SERIAL_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_SERIAL_NUMBER,                        \/**< Serial Number String characteristic index*\/$/;"	e	enum:__anon131
CYBLE_DIS_SOFTWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_SOFTWARE_REV,                         \/**< Software Revision String characteristic index *\/$/;"	e	enum:__anon131
CYBLE_DIS_SYSTEM_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_SYSTEM_ID,                            \/**< System ID characteristic index *\/$/;"	e	enum:__anon131
CYBLE_ENABLE_ALL_EVENTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	130;"	d
CYBLE_ENABLE_ALL_EVENTS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	130;"	d
CYBLE_ERROR_BT_ON_NOT_COMPLETED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_BT_ON_NOT_COMPLETED,$/;"	e	enum:__anon151
CYBLE_ERROR_BT_ON_NOT_COMPLETED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_BT_ON_NOT_COMPLETED,$/;"	e	enum:__anon29
CYBLE_ERROR_CHAR_IS_NOT_DISCOVERED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_CHAR_IS_NOT_DISCOVERED,$/;"	e	enum:__anon151
CYBLE_ERROR_CHAR_IS_NOT_DISCOVERED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_CHAR_IS_NOT_DISCOVERED,$/;"	e	enum:__anon29
CYBLE_ERROR_DEVICE_ALREADY_EXISTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_DEVICE_ALREADY_EXISTS = 0x27u,$/;"	e	enum:__anon151
CYBLE_ERROR_DEVICE_ALREADY_EXISTS	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_DEVICE_ALREADY_EXISTS = 0x27u,$/;"	e	enum:__anon29
CYBLE_ERROR_FLASH_WRITE_NOT_PERMITED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_FLASH_WRITE_NOT_PERMITED = 0x28u,$/;"	e	enum:__anon151
CYBLE_ERROR_FLASH_WRITE_NOT_PERMITED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_FLASH_WRITE_NOT_PERMITED = 0x28u,$/;"	e	enum:__anon29
CYBLE_ERROR_GAP_ROLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_GAP_ROLE,$/;"	e	enum:__anon151
CYBLE_ERROR_GAP_ROLE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_GAP_ROLE,$/;"	e	enum:__anon29
CYBLE_ERROR_GATT_DB_INVALID_ATTR_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_GATT_DB_INVALID_ATTR_HANDLE,$/;"	e	enum:__anon151
CYBLE_ERROR_GATT_DB_INVALID_ATTR_HANDLE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_GATT_DB_INVALID_ATTR_HANDLE,$/;"	e	enum:__anon29
CYBLE_ERROR_IND_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_IND_DISABLED,$/;"	e	enum:__anon151
CYBLE_ERROR_IND_DISABLED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_IND_DISABLED,$/;"	e	enum:__anon29
CYBLE_ERROR_INSUFFICIENT_RESOURCES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_INSUFFICIENT_RESOURCES,$/;"	e	enum:__anon151
CYBLE_ERROR_INSUFFICIENT_RESOURCES	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_INSUFFICIENT_RESOURCES,$/;"	e	enum:__anon29
CYBLE_ERROR_INVALID_OPERATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_OPERATION,$/;"	e	enum:__anon151
CYBLE_ERROR_INVALID_OPERATION	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_OPERATION,$/;"	e	enum:__anon29
CYBLE_ERROR_INVALID_PARAMETER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_PARAMETER,$/;"	e	enum:__anon151
CYBLE_ERROR_INVALID_PARAMETER	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_PARAMETER,$/;"	e	enum:__anon29
CYBLE_ERROR_INVALID_STATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_STATE$/;"	e	enum:__anon151
CYBLE_ERROR_INVALID_STATE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_INVALID_STATE$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_CHANNEL_NOT_FOUND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_CHANNEL_NOT_FOUND,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_CHANNEL_NOT_FOUND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_CHANNEL_NOT_FOUND,$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_CONNECTION_ENTITY_NOT_FOUND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_CONNECTION_ENTITY_NOT_FOUND,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_CONNECTION_ENTITY_NOT_FOUND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_CONNECTION_ENTITY_NOT_FOUND,$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_PSM_ALREADY_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_ALREADY_REGISTERED,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_PSM_ALREADY_REGISTERED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_ALREADY_REGISTERED,$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_PSM_NOT_IN_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_NOT_IN_RANGE,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_PSM_NOT_IN_RANGE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_NOT_IN_RANGE,$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_PSM_NOT_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_NOT_REGISTERED,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_PSM_NOT_REGISTERED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_NOT_REGISTERED,$/;"	e	enum:__anon29
CYBLE_ERROR_L2CAP_PSM_WRONG_ENCODING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_WRONG_ENCODING = 0x0Du,$/;"	e	enum:__anon151
CYBLE_ERROR_L2CAP_PSM_WRONG_ENCODING	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_L2CAP_PSM_WRONG_ENCODING = 0x0Du,$/;"	e	enum:__anon29
CYBLE_ERROR_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_MAX = 0xFFu,$/;"	e	enum:__anon151
CYBLE_ERROR_MAX	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_MAX = 0xFFu,$/;"	e	enum:__anon29
CYBLE_ERROR_MEMORY_ALLOCATION_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_MEMORY_ALLOCATION_FAILED,$/;"	e	enum:__anon151
CYBLE_ERROR_MEMORY_ALLOCATION_FAILED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_MEMORY_ALLOCATION_FAILED,$/;"	e	enum:__anon29
CYBLE_ERROR_MIC_AUTH_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^	CYBLE_ERROR_MIC_AUTH_FAILED = 0x29u,	$/;"	e	enum:__anon151
CYBLE_ERROR_MIC_AUTH_FAILED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^	CYBLE_ERROR_MIC_AUTH_FAILED = 0x29u,	$/;"	e	enum:__anon29
CYBLE_ERROR_NO_CONNECTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_NO_CONNECTION,$/;"	e	enum:__anon151
CYBLE_ERROR_NO_CONNECTION	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_NO_CONNECTION,$/;"	e	enum:__anon29
CYBLE_ERROR_NO_DEVICE_ENTITY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_NO_DEVICE_ENTITY,$/;"	e	enum:__anon151
CYBLE_ERROR_NO_DEVICE_ENTITY	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_NO_DEVICE_ENTITY,$/;"	e	enum:__anon29
CYBLE_ERROR_NTF_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_NTF_DISABLED,$/;"	e	enum:__anon151
CYBLE_ERROR_NTF_DISABLED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_NTF_DISABLED,$/;"	e	enum:__anon29
CYBLE_ERROR_OK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_OK = 0x00u,$/;"	e	enum:__anon151
CYBLE_ERROR_OK	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_OK = 0x00u,$/;"	e	enum:__anon29
CYBLE_ERROR_OOB_NOT_AVAILABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_OOB_NOT_AVAILABLE,$/;"	e	enum:__anon151
CYBLE_ERROR_OOB_NOT_AVAILABLE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_OOB_NOT_AVAILABLE,$/;"	e	enum:__anon29
CYBLE_ERROR_REPEATED_ATTEMPTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_REPEATED_ATTEMPTS,$/;"	e	enum:__anon151
CYBLE_ERROR_REPEATED_ATTEMPTS	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_REPEATED_ATTEMPTS,$/;"	e	enum:__anon29
CYBLE_ERROR_SEC_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_SEC_FAILED,$/;"	e	enum:__anon151
CYBLE_ERROR_SEC_FAILED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_SEC_FAILED,$/;"	e	enum:__anon29
CYBLE_ERROR_TX_POWER_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_ERROR_TX_POWER_READ,$/;"	e	enum:__anon151
CYBLE_ERROR_TX_POWER_READ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_ERROR_TX_POWER_READ,$/;"	e	enum:__anon29
CYBLE_EVENT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^}CYBLE_EVENT_T;$/;"	t	typeref:enum:__anon150
CYBLE_EVENT_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^}CYBLE_EVENT_T;$/;"	t	typeref:enum:__anon28
CYBLE_EVT_ANCSC_ERROR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_ERROR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_ERROR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_ERROR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ANCSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_ANCSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANCSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_ANSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_ANSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_ANSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ANSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ANSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_ANSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_ANSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ANSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ANSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ANSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ANSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BASC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_BASC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_BASC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BASC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BASC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BASC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BASC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BASC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BASS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BASS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BASS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BASS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BASS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BASS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BCSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_BCSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_BCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BCSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_BCSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_BCSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BCSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BCSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BCSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BCSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BLSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_BLSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_BLSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_BLSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_BLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BLSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BLSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BLSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BLSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BLSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_BLSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_BLSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BLSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BLSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BLSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BLSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BLSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BLSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_BLSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BLSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_BMSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BMSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BMSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BMSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BMSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_BMSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BMSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_BMSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_BMSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_BMSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_BMSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CGMSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_CGMSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CGMSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_SCAN_PROGRESS_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_SCAN_PROGRESS_RESULT,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_SCAN_PROGRESS_RESULT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_SCAN_PROGRESS_RESULT,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_BROADCAST_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_BROADCAST_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_BROADCAST_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_BROADCAST_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_BROADCAST_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_BROADCAST_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_BROADCAST_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_BROADCAST_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_INDICATION_CONFIRMATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_INDICATION_CONFIRMATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CSCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CSCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CSCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CTSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_CTSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_CTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_CTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_CTSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_CTSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_CTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_CTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_CTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_CTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_DISC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_DISC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_DISC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_DISC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_DESCR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_DESCR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_DESCR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_DESCR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_EXEC_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_EXEC_WRITE_REQ,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_EXEC_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_EXEC_WRITE_REQ,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_INDICATION_CONFIRMATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_INDICATION_CONFIRMATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_ESSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_ESSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_ESSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GAPC_CONNECTION_UPDATE_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	135;"	d
CYBLE_EVT_GAPC_CONNECTION_UPDATE_COMPLETE	.\Design02.cydsn\codegentemp\BLE_Stack.h	135;"	d
CYBLE_EVT_GAPC_SCAN_PROGRESS_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAPC_SCAN_PROGRESS_RESULT = 0x20u,$/;"	e	enum:__anon150
CYBLE_EVT_GAPC_SCAN_PROGRESS_RESULT	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAPC_SCAN_PROGRESS_RESULT = 0x20u,$/;"	e	enum:__anon28
CYBLE_EVT_GAPC_SCAN_START_STOP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAPC_SCAN_START_STOP,$/;"	e	enum:__anon150
CYBLE_EVT_GAPC_SCAN_START_STOP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAPC_SCAN_START_STOP,$/;"	e	enum:__anon28
CYBLE_EVT_GAPP_ADVERTISEMENT_START_STOP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAPP_ADVERTISEMENT_START_STOP,$/;"	e	enum:__anon150
CYBLE_EVT_GAPP_ADVERTISEMENT_START_STOP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAPP_ADVERTISEMENT_START_STOP,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_AUTH_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_COMPLETE,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_AUTH_COMPLETE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_COMPLETE,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_AUTH_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_FAILED,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_AUTH_FAILED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_FAILED,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_AUTH_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_AUTH_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_AUTH_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_CONNECTION_UPDATE_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_CONNECTION_UPDATE_COMPLETE,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_CONNECTION_UPDATE_COMPLETE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_CONNECTION_UPDATE_COMPLETE,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_DEVICE_CONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_DEVICE_CONNECTED,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_DEVICE_CONNECTED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_DEVICE_CONNECTED,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_DEVICE_DISCONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_DEVICE_DISCONNECTED,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_DEVICE_DISCONNECTED	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_DEVICE_DISCONNECTED,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_ENCRYPT_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_ENCRYPT_CHANGE,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_ENCRYPT_CHANGE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_ENCRYPT_CHANGE,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_KEYINFO_EXCHNGE_CMPLT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_KEYINFO_EXCHNGE_CMPLT,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_KEYINFO_EXCHNGE_CMPLT	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_KEYINFO_EXCHNGE_CMPLT,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_PASSKEY_DISPLAY_REQUEST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_PASSKEY_DISPLAY_REQUEST,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_PASSKEY_DISPLAY_REQUEST	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_PASSKEY_DISPLAY_REQUEST,$/;"	e	enum:__anon28
CYBLE_EVT_GAP_PASSKEY_ENTRY_REQUEST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GAP_PASSKEY_ENTRY_REQUEST,$/;"	e	enum:__anon150
CYBLE_EVT_GAP_PASSKEY_ENTRY_REQUEST	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GAP_PASSKEY_ENTRY_REQUEST,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_CHAR_DISCOVERY_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DISCOVERY_COMPLETE,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_CHAR_DISCOVERY_COMPLETE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DISCOVERY_COMPLETE,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_CHAR_DISCOVERY_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DISCOVERY_FAILED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_CHAR_DISCOVERY_FAILED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DISCOVERY_FAILED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_CHAR_DUPLICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DUPLICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_CHAR_DUPLICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_CHAR_DUPLICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_DESCR_DISCOVERY_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DESCR_DISCOVERY_FAILED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_DESCR_DISCOVERY_FAILED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DESCR_DISCOVERY_FAILED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_DESCR_DUPLICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DESCR_DUPLICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_DESCR_DUPLICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DESCR_DUPLICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_DISCOVERY_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DISCOVERY_COMPLETE,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_DISCOVERY_COMPLETE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_DISCOVERY_COMPLETE,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_ERROR_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_ERROR_RSP = 0x40u,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_ERROR_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_ERROR_RSP = 0x40u,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_EXEC_WRITE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_EXEC_WRITE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_EXEC_WRITE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_EXEC_WRITE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_FIND_BY_TYPE_VALUE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_FIND_BY_TYPE_VALUE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_FIND_BY_TYPE_VALUE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_FIND_BY_TYPE_VALUE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_FIND_INFO_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_FIND_INFO_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_FIND_INFO_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_FIND_INFO_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_HANDLE_VALUE_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_HANDLE_VALUE_IND,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_HANDLE_VALUE_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_HANDLE_VALUE_IND,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_HANDLE_VALUE_NTF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_HANDLE_VALUE_NTF,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_HANDLE_VALUE_NTF	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_HANDLE_VALUE_NTF,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_INCL_DISCOVERY_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INCL_DISCOVERY_COMPLETE,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_INCL_DISCOVERY_COMPLETE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INCL_DISCOVERY_COMPLETE,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_INCL_DISCOVERY_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INCL_DISCOVERY_FAILED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_INCL_DISCOVERY_FAILED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INCL_DISCOVERY_FAILED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_READ_BLOB_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BLOB_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_READ_BLOB_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BLOB_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_READ_BY_GROUP_TYPE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BY_GROUP_TYPE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_READ_BY_GROUP_TYPE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BY_GROUP_TYPE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_READ_BY_TYPE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BY_TYPE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_READ_BY_TYPE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_BY_TYPE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_READ_MULTI_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_MULTI_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_READ_MULTI_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_MULTI_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_READ_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_READ_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_READ_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_SRVC_DISCOVERY_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DISCOVERY_COMPLETE,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_SRVC_DISCOVERY_COMPLETE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DISCOVERY_COMPLETE,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_SRVC_DISCOVERY_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DISCOVERY_FAILED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_SRVC_DISCOVERY_FAILED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DISCOVERY_FAILED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_SRVC_DUPLICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DUPLICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GATTC_SRVC_DUPLICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTC_SRVC_DUPLICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GATTC_STOP_CMD_COMPLETE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_STOP_CMD_COMPLETE,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_STOP_CMD_COMPLETE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_STOP_CMD_COMPLETE,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_WRITE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_WRITE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_WRITE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_WRITE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTC_XCHNG_MTU_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTC_XCHNG_MTU_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_GATTC_XCHNG_MTU_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTC_XCHNG_MTU_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_DATA_SIGNED_CMD_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_DATA_SIGNED_CMD_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_DATA_SIGNED_CMD_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_DATA_SIGNED_CMD_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_EXEC_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_EXEC_WRITE_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_EXEC_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_EXEC_WRITE_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_HANDLE_VALUE_CNF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_HANDLE_VALUE_CNF,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_HANDLE_VALUE_CNF	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_HANDLE_VALUE_CNF,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GATTS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GATTS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GATTS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GATTS_PREP_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_PREP_WRITE_REQ, $/;"	e	enum:__anon150
CYBLE_EVT_GATTS_PREP_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_PREP_WRITE_REQ, $/;"	e	enum:__anon28
CYBLE_EVT_GATTS_READ_CHAR_VAL_ACCESS_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_READ_CHAR_VAL_ACCESS_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_READ_CHAR_VAL_ACCESS_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_READ_CHAR_VAL_ACCESS_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_WRITE_CMD_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_WRITE_CMD_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_WRITE_CMD_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_WRITE_CMD_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_WRITE_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_WRITE_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATTS_XCNHG_MTU_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATTS_XCNHG_MTU_REQ,$/;"	e	enum:__anon150
CYBLE_EVT_GATTS_XCNHG_MTU_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATTS_XCNHG_MTU_REQ,$/;"	e	enum:__anon28
CYBLE_EVT_GATT_CONNECT_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATT_CONNECT_IND,$/;"	e	enum:__anon150
CYBLE_EVT_GATT_CONNECT_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATT_CONNECT_IND,$/;"	e	enum:__anon28
CYBLE_EVT_GATT_DISCONNECT_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_GATT_DISCONNECT_IND,$/;"	e	enum:__anon150
CYBLE_EVT_GATT_DISCONNECT_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_GATT_DISCONNECT_IND,$/;"	e	enum:__anon28
CYBLE_EVT_GLSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GLSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_GLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_GLSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_GLSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_GLSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_GLSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_GLSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_GLSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_GLSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_HARDWARE_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_HARDWARE_ERROR,$/;"	e	enum:__anon150
CYBLE_EVT_HARDWARE_ERROR	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_HARDWARE_ERROR,$/;"	e	enum:__anon28
CYBLE_EVT_HCI_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_HCI_STATUS,$/;"	e	enum:__anon150
CYBLE_EVT_HCI_STATUS	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_HCI_STATUS,$/;"	e	enum:__anon28
CYBLE_EVT_HIDSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_BOOT_MODE_ENTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_BOOT_MODE_ENTER,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_BOOT_MODE_ENTER	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_BOOT_MODE_ENTER,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_EXIT_SUSPEND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_EXIT_SUSPEND,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_EXIT_SUSPEND	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_EXIT_SUSPEND,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_REPORT_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_REPORT_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_REPORT_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_REPORT_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_REPORT_MODE_ENTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_REPORT_MODE_ENTER,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_REPORT_MODE_ENTER	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_REPORT_MODE_ENTER,$/;"	e	enum:__anon13
CYBLE_EVT_HIDSS_SUSPEND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_SUSPEND,$/;"	e	enum:__anon135
CYBLE_EVT_HIDSS_SUSPEND	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HIDSS_SUSPEND,$/;"	e	enum:__anon13
CYBLE_EVT_HOST_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_HOST_INVALID = 0x00u,$/;"	e	enum:__anon150
CYBLE_EVT_HOST_INVALID	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_HOST_INVALID = 0x00u,$/;"	e	enum:__anon28
CYBLE_EVT_HRSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_HRSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_HRSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HRSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HRSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HRSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HRSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HRSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HRSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HRSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HRSS_ENERGY_EXPENDED_RESET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_ENERGY_EXPENDED_RESET,$/;"	e	enum:__anon135
CYBLE_EVT_HRSS_ENERGY_EXPENDED_RESET	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_ENERGY_EXPENDED_RESET,$/;"	e	enum:__anon13
CYBLE_EVT_HRSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HRSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HRSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HRSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HRSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_HTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_HTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_HTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_HTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_IASS_WRITE_CHAR_CMD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_IASS_WRITE_CHAR_CMD,$/;"	e	enum:__anon135
CYBLE_EVT_IASS_WRITE_CHAR_CMD	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_IASS_WRITE_CHAR_CMD,$/;"	e	enum:__anon13
CYBLE_EVT_L2CAP_CBFC_CONN_CNF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_CONN_CNF,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_CONN_CNF	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_CONN_CNF,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_CONN_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_CONN_IND,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_CONN_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_CONN_IND,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_DATA_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DATA_READ,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_DATA_READ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DATA_READ,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_DATA_WRITE_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DATA_WRITE_IND,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_DATA_WRITE_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DATA_WRITE_IND,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_DISCONN_CNF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DISCONN_CNF,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_DISCONN_CNF	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DISCONN_CNF,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_DISCONN_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DISCONN_IND,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_DISCONN_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_DISCONN_IND,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_RX_CREDIT_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_RX_CREDIT_IND,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_RX_CREDIT_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_RX_CREDIT_IND,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CBFC_TX_CREDIT_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_TX_CREDIT_IND,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CBFC_TX_CREDIT_IND	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CBFC_TX_CREDIT_IND,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_COMMAND_REJ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_COMMAND_REJ,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_COMMAND_REJ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_COMMAND_REJ,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_REQ = 0x70u,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_REQ	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_REQ = 0x70u,$/;"	e	enum:__anon28
CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_RSP,$/;"	e	enum:__anon150
CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_RSP	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_L2CAP_CONN_PARAM_UPDATE_RSP,$/;"	e	enum:__anon28
CYBLE_EVT_LE_PING_AUTH_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_LE_PING_AUTH_TIMEOUT = 0xFB,$/;"	e	enum:__anon150
CYBLE_EVT_LE_PING_AUTH_TIMEOUT	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_LE_PING_AUTH_TIMEOUT = 0xFB,$/;"	e	enum:__anon28
CYBLE_EVT_LLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LLSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LLSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LLSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LLSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LLSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LLSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LLSS_WRITE_CHAR_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LLSS_WRITE_CHAR_REQ,$/;"	e	enum:__anon135
CYBLE_EVT_LLSS_WRITE_CHAR_REQ	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LLSS_WRITE_CHAR_REQ,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LNSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_LNSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_LNSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_LNSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_LNSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_MAX = 0xFF$/;"	e	enum:__anon150
CYBLE_EVT_MAX	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_MAX = 0xFF$/;"	e	enum:__anon28
CYBLE_EVT_NDCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_NDCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_NDCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_NDCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_PASSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_PASSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_PASSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_PASSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_PASSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_PASSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_PASSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_PASSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_PASSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_PASSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_PASSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_PASSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_PASSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_PASSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_PASSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_PASSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_PASSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_PENDING_FLASH_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_PENDING_FLASH_WRITE = 0xFA,$/;"	e	enum:__anon150
CYBLE_EVT_PENDING_FLASH_WRITE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_PENDING_FLASH_WRITE = 0xFA,$/;"	e	enum:__anon28
CYBLE_EVT_RSCSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_INDICATION_CONFIRMATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_INDICATION_CONFIRMATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_CONFIRMATION,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_RSCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_RSCSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RSCSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_RTUSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RTUSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_RTUSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RTUSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_RTUSS_WRITE_CHAR_CMD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_RTUSS_WRITE_CHAR_CMD,$/;"	e	enum:__anon135
CYBLE_EVT_RTUSS_WRITE_CHAR_CMD	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_RTUSS_WRITE_CHAR_CMD,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_SCPSS_SCAN_INT_WIN_CHAR_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_SCAN_INT_WIN_CHAR_WRITE,$/;"	e	enum:__anon135
CYBLE_EVT_SCPSS_SCAN_INT_WIN_CHAR_WRITE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_SCPSS_SCAN_INT_WIN_CHAR_WRITE,$/;"	e	enum:__anon13
CYBLE_EVT_STACK_BUSY_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_STACK_BUSY_STATUS,$/;"	e	enum:__anon150
CYBLE_EVT_STACK_BUSY_STATUS	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_STACK_BUSY_STATUS,$/;"	e	enum:__anon28
CYBLE_EVT_STACK_ON	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_STACK_ON = 0x01u,$/;"	e	enum:__anon150
CYBLE_EVT_STACK_ON	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_STACK_ON = 0x01u,$/;"	e	enum:__anon28
CYBLE_EVT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^}CYBLE_EVT_T;$/;"	t	typeref:enum:__anon135
CYBLE_EVT_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^}CYBLE_EVT_T;$/;"	t	typeref:enum:__anon13
CYBLE_EVT_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_EVT_TIMEOUT,$/;"	e	enum:__anon150
CYBLE_EVT_TIMEOUT	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_EVT_TIMEOUT,$/;"	e	enum:__anon28
CYBLE_EVT_TPSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_TPSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_TPSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_TPSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_TPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_TPSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_TPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_TPSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_TPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_TPSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_TPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_TPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_TPSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_TPSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_ERROR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_ERROR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_ERROR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_ERROR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_UDSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_UDSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_READ_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_READ_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_READ_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_READ_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_UDSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_UDSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_UDSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_NOTIFICATION,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_NOTIFICATION,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_WRITE_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_WRITE_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_NOTIFICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_NOTIFICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_NOTIFICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_EVT_WPTSS_WRITE_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_WRITE_CHAR,$/;"	e	enum:__anon135
CYBLE_EVT_WPTSS_WRITE_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WPTSS_WRITE_CHAR,$/;"	e	enum:__anon13
CYBLE_EVT_WSSC_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_INDICATION,$/;"	e	enum:__anon135
CYBLE_EVT_WSSC_INDICATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_INDICATION,$/;"	e	enum:__anon13
CYBLE_EVT_WSSC_READ_CHAR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WSSC_READ_CHAR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_READ_CHAR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WSSC_READ_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WSSC_READ_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_READ_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WSSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon135
CYBLE_EVT_WSSC_WRITE_DESCR_RESPONSE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSC_WRITE_DESCR_RESPONSE,$/;"	e	enum:__anon13
CYBLE_EVT_WSSS_INDICATION_CONFIRMED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon135
CYBLE_EVT_WSSS_INDICATION_CONFIRMED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_CONFIRMED,$/;"	e	enum:__anon13
CYBLE_EVT_WSSS_INDICATION_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_DISABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WSSS_INDICATION_DISABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_DISABLED,$/;"	e	enum:__anon13
CYBLE_EVT_WSSS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_ENABLED,$/;"	e	enum:__anon135
CYBLE_EVT_WSSS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_EVT_WSSS_INDICATION_ENABLED,$/;"	e	enum:__anon13
CYBLE_FAST_ADV_INT_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	93;"	d
CYBLE_FAST_ADV_INT_MAX	.\Design02.cydsn\codegentemp\BLE.h	93;"	d
CYBLE_FAST_ADV_INT_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	92;"	d
CYBLE_FAST_ADV_INT_MIN	.\Design02.cydsn\codegentemp\BLE.h	92;"	d
CYBLE_FAST_ADV_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	94;"	d
CYBLE_FAST_ADV_TIMEOUT	.\Design02.cydsn\codegentemp\BLE.h	94;"	d
CYBLE_FAST_SCAN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	106;"	d
CYBLE_FAST_SCAN_INTERVAL	.\Design02.cydsn\codegentemp\BLE.h	106;"	d
CYBLE_FAST_SCAN_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	108;"	d
CYBLE_FAST_SCAN_TIMEOUT	.\Design02.cydsn\codegentemp\BLE.h	108;"	d
CYBLE_FAST_SCAN_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	107;"	d
CYBLE_FAST_SCAN_WINDOW	.\Design02.cydsn\codegentemp\BLE.h	107;"	d
CYBLE_FLASH_ROW_ALIGNED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	42;"	d
CYBLE_FLASH_ROW_ALIGNED	.\Design02.cydsn\codegentemp\BLE.h	42;"	d
CYBLE_GAPC_ACTIVE_SCANNING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	71;"	d
CYBLE_GAPC_ACTIVE_SCANNING	.\Design02.cydsn\codegentemp\BLE_StackGap.h	71;"	d
CYBLE_GAPC_ADV_ACCEPT_ALL_PKT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	72;"	d
CYBLE_GAPC_ADV_ACCEPT_ALL_PKT	.\Design02.cydsn\codegentemp\BLE_StackGap.h	72;"	d
CYBLE_GAPC_ADV_ACCEPT_WHITELIST_PKT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	73;"	d
CYBLE_GAPC_ADV_ACCEPT_WHITELIST_PKT	.\Design02.cydsn\codegentemp\BLE_StackGap.h	73;"	d
CYBLE_GAPC_ADV_EVENT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAPC_ADV_EVENT_T;$/;"	t	typeref:enum:__anon164
CYBLE_GAPC_ADV_EVENT_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAPC_ADV_EVENT_T;$/;"	t	typeref:enum:__anon42
CYBLE_GAPC_ADV_REPORT_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAPC_ADV_REPORT_T;$/;"	t	typeref:struct:__anon178
CYBLE_GAPC_ADV_REPORT_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAPC_ADV_REPORT_T;$/;"	t	typeref:struct:__anon56
CYBLE_GAPC_CONNECTING_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	395;"	d
CYBLE_GAPC_CONNECTING_TIMEOUT	.\Design02.cydsn\codegentemp\BLE.h	395;"	d
CYBLE_GAPC_CONNECTION_INTERVAL_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	114;"	d
CYBLE_GAPC_CONNECTION_INTERVAL_MAX	.\Design02.cydsn\codegentemp\BLE.h	114;"	d
CYBLE_GAPC_CONNECTION_INTERVAL_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	113;"	d
CYBLE_GAPC_CONNECTION_INTERVAL_MIN	.\Design02.cydsn\codegentemp\BLE.h	113;"	d
CYBLE_GAPC_CONNECTION_SLAVE_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	115;"	d
CYBLE_GAPC_CONNECTION_SLAVE_LATENCY	.\Design02.cydsn\codegentemp\BLE.h	115;"	d
CYBLE_GAPC_CONNECTION_TIME_OUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	116;"	d
CYBLE_GAPC_CONNECTION_TIME_OUT	.\Design02.cydsn\codegentemp\BLE.h	116;"	d
CYBLE_GAPC_CONN_ALL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	84;"	d
CYBLE_GAPC_CONN_ALL	.\Design02.cydsn\codegentemp\BLE_StackGap.h	84;"	d
CYBLE_GAPC_CONN_DIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_CONN_DIRECTED_ADV,$/;"	e	enum:__anon164
CYBLE_GAPC_CONN_DIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_CONN_DIRECTED_ADV,$/;"	e	enum:__anon42
CYBLE_GAPC_CONN_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAPC_CONN_PARAM_T;$/;"	t	typeref:struct:__anon177
CYBLE_GAPC_CONN_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAPC_CONN_PARAM_T;$/;"	t	typeref:struct:__anon55
CYBLE_GAPC_CONN_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_CONN_UNDIRECTED_ADV = 0x00u,$/;"	e	enum:__anon164
CYBLE_GAPC_CONN_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_CONN_UNDIRECTED_ADV = 0x00u,$/;"	e	enum:__anon42
CYBLE_GAPC_CONN_WHITELIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	85;"	d
CYBLE_GAPC_CONN_WHITELIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	85;"	d
CYBLE_GAPC_DISC_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAPC_DISC_INFO_T;$/;"	t	typeref:struct:__anon176
CYBLE_GAPC_DISC_INFO_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAPC_DISC_INFO_T;$/;"	t	typeref:struct:__anon54
CYBLE_GAPC_FILTER_DUP_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	74;"	d
CYBLE_GAPC_FILTER_DUP_DISABLE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	74;"	d
CYBLE_GAPC_FILTER_DUP_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	75;"	d
CYBLE_GAPC_FILTER_DUP_ENABLE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	75;"	d
CYBLE_GAPC_GEN_DISC_PROCEDURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	67;"	d
CYBLE_GAPC_GEN_DISC_PROCEDURE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	67;"	d
CYBLE_GAPC_LTD_DISC_PROCEDURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	66;"	d
CYBLE_GAPC_LTD_DISC_PROCEDURE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	66;"	d
CYBLE_GAPC_NON_CONN_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_NON_CONN_UNDIRECTED_ADV,$/;"	e	enum:__anon164
CYBLE_GAPC_NON_CONN_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_NON_CONN_UNDIRECTED_ADV,$/;"	e	enum:__anon42
CYBLE_GAPC_OBSER_PROCEDURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	65;"	d
CYBLE_GAPC_OBSER_PROCEDURE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	65;"	d
CYBLE_GAPC_PASSIVE_SCANNING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	70;"	d
CYBLE_GAPC_PASSIVE_SCANNING	.\Design02.cydsn\codegentemp\BLE_StackGap.h	70;"	d
CYBLE_GAPC_SCAN_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_SCAN_RSP$/;"	e	enum:__anon164
CYBLE_GAPC_SCAN_RSP	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_SCAN_RSP$/;"	e	enum:__anon42
CYBLE_GAPC_SCAN_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_SCAN_UNDIRECTED_ADV,$/;"	e	enum:__anon164
CYBLE_GAPC_SCAN_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_SCAN_UNDIRECTED_ADV,$/;"	e	enum:__anon42
CYBLE_GAPC_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^}CYBLE_GAPC_T;$/;"	t	typeref:struct:__anon138
CYBLE_GAPC_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^}CYBLE_GAPC_T;$/;"	t	typeref:struct:__anon16
CYBLE_GAPP_ADV_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAPP_ADV_T;$/;"	t	typeref:enum:__anon163
CYBLE_GAPP_ADV_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAPP_ADV_T;$/;"	t	typeref:enum:__anon41
CYBLE_GAPP_CONNECTABLE_HIGH_DC_DIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_HIGH_DC_DIRECTED_ADV,$/;"	e	enum:__anon163
CYBLE_GAPP_CONNECTABLE_HIGH_DC_DIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_HIGH_DC_DIRECTED_ADV,$/;"	e	enum:__anon41
CYBLE_GAPP_CONNECTABLE_LOW_DC_DIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_LOW_DC_DIRECTED_ADV$/;"	e	enum:__anon163
CYBLE_GAPP_CONNECTABLE_LOW_DC_DIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_LOW_DC_DIRECTED_ADV$/;"	e	enum:__anon41
CYBLE_GAPP_CONNECTABLE_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_UNDIRECTED_ADV = 0x00u,$/;"	e	enum:__anon163
CYBLE_GAPP_CONNECTABLE_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_CONNECTABLE_UNDIRECTED_ADV = 0x00u,$/;"	e	enum:__anon41
CYBLE_GAPP_CONNECTION_INTERVAL_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	100;"	d
CYBLE_GAPP_CONNECTION_INTERVAL_MAX	.\Design02.cydsn\codegentemp\BLE.h	100;"	d
CYBLE_GAPP_CONNECTION_INTERVAL_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	99;"	d
CYBLE_GAPP_CONNECTION_INTERVAL_MIN	.\Design02.cydsn\codegentemp\BLE.h	99;"	d
CYBLE_GAPP_CONNECTION_SLAVE_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	101;"	d
CYBLE_GAPP_CONNECTION_SLAVE_LATENCY	.\Design02.cydsn\codegentemp\BLE.h	101;"	d
CYBLE_GAPP_CONNECTION_TIME_OUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	102;"	d
CYBLE_GAPP_CONNECTION_TIME_OUT	.\Design02.cydsn\codegentemp\BLE.h	102;"	d
CYBLE_GAPP_DISC_DATA_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAPP_DISC_DATA_T;$/;"	t	typeref:struct:__anon173
CYBLE_GAPP_DISC_DATA_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAPP_DISC_DATA_T;$/;"	t	typeref:struct:__anon51
CYBLE_GAPP_DISC_MODE_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAPP_DISC_MODE_INFO_T;$/;"	t	typeref:struct:__anon175
CYBLE_GAPP_DISC_MODE_INFO_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAPP_DISC_MODE_INFO_T;$/;"	t	typeref:struct:__anon53
CYBLE_GAPP_DISC_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAPP_DISC_PARAM_T;$/;"	t	typeref:struct:__anon172
CYBLE_GAPP_DISC_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAPP_DISC_PARAM_T;$/;"	t	typeref:struct:__anon50
CYBLE_GAPP_GEN_DISC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	59;"	d
CYBLE_GAPP_GEN_DISC_MODE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	59;"	d
CYBLE_GAPP_LTD_DISC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	58;"	d
CYBLE_GAPP_LTD_DISC_MODE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	58;"	d
CYBLE_GAPP_LTD_DISC_MODE_TIME_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	62;"	d
CYBLE_GAPP_LTD_DISC_MODE_TIME_MAX	.\Design02.cydsn\codegentemp\BLE_StackGap.h	62;"	d
CYBLE_GAPP_NONE_DISC_BROADCAST_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	57;"	d
CYBLE_GAPP_NONE_DISC_BROADCAST_MODE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	57;"	d
CYBLE_GAPP_NON_CONNECTABLE_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_NON_CONNECTABLE_UNDIRECTED_ADV,$/;"	e	enum:__anon163
CYBLE_GAPP_NON_CONNECTABLE_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_NON_CONNECTABLE_UNDIRECTED_ADV,$/;"	e	enum:__anon41
CYBLE_GAPP_SCANNABLE_UNDIRECTED_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_SCANNABLE_UNDIRECTED_ADV,$/;"	e	enum:__anon163
CYBLE_GAPP_SCANNABLE_UNDIRECTED_ADV	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_SCANNABLE_UNDIRECTED_ADV,$/;"	e	enum:__anon41
CYBLE_GAPP_SCAN_ANY_CONN_ANY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	78;"	d
CYBLE_GAPP_SCAN_ANY_CONN_ANY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	78;"	d
CYBLE_GAPP_SCAN_ANY_CONN_WHITELIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	80;"	d
CYBLE_GAPP_SCAN_ANY_CONN_WHITELIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	80;"	d
CYBLE_GAPP_SCAN_CONN_WHITELIST_ONLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	81;"	d
CYBLE_GAPP_SCAN_CONN_WHITELIST_ONLY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	81;"	d
CYBLE_GAPP_SCAN_RSP_DATA_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAPP_SCAN_RSP_DATA_T;$/;"	t	typeref:struct:__anon174
CYBLE_GAPP_SCAN_RSP_DATA_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAPP_SCAN_RSP_DATA_T;$/;"	t	typeref:struct:__anon52
CYBLE_GAPP_SCAN_WHITELIST_CONN_ANY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	79;"	d
CYBLE_GAPP_SCAN_WHITELIST_CONN_ANY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	79;"	d
CYBLE_GAP_ACCEPT_PASSKEY_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	112;"	d
CYBLE_GAP_ACCEPT_PASSKEY_REQ	.\Design02.cydsn\codegentemp\BLE_StackGap.h	112;"	d
CYBLE_GAP_ADDR_TYPE_PUBLIC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	42;"	d
CYBLE_GAP_ADDR_TYPE_PUBLIC	.\Design02.cydsn\codegentemp\BLE_StackGap.h	42;"	d
CYBLE_GAP_ADDR_TYPE_RANDOM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	43;"	d
CYBLE_GAP_ADDR_TYPE_RANDOM	.\Design02.cydsn\codegentemp\BLE_StackGap.h	43;"	d
CYBLE_GAP_ADDR_TYPE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAP_ADDR_TYPE_T;$/;"	t	typeref:enum:__anon168
CYBLE_GAP_ADDR_TYPE_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAP_ADDR_TYPE_T;$/;"	t	typeref:enum:__anon46
CYBLE_GAP_ADV_3D_INFO_DATA	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_3D_INFO_DATA = 0x3D$/;"	e	enum:__anon125
CYBLE_GAP_ADV_3D_INFO_DATA	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_3D_INFO_DATA = 0x3D$/;"	e	enum:__anon7
CYBLE_GAP_ADV_ADVERT_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_ADVERT_INTERVAL,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_ADVERT_INTERVAL	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_ADVERT_INTERVAL,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_ADVERT_INTERVAL_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	392;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_MAX	.\Design02.cydsn\codegentemp\BLE.h	392;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	390;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_MIN	.\Design02.cydsn\codegentemp\BLE.h	390;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_NONCON_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	391;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_NONCON_MIN	.\Design02.cydsn\codegentemp\BLE.h	391;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_PACKET_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	393;"	d
CYBLE_GAP_ADV_ADVERT_INTERVAL_PACKET_LENGTH	.\Design02.cydsn\codegentemp\BLE.h	393;"	d
CYBLE_GAP_ADV_APPEARANCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_APPEARANCE,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_APPEARANCE	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_APPEARANCE,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_ASSIGN_NUMBERS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^}CYBLE_GAP_ADV_ASSIGN_NUMBERS;$/;"	t	typeref:enum:__anon125
CYBLE_GAP_ADV_ASSIGN_NUMBERS	.\Design02.cydsn\codegentemp\BLE.h	/^}CYBLE_GAP_ADV_ASSIGN_NUMBERS;$/;"	t	typeref:enum:__anon7
CYBLE_GAP_ADV_CLASS_OF_DEVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_CLASS_OF_DEVICE = 0x0Du,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_CLASS_OF_DEVICE	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_CLASS_OF_DEVICE = 0x0Du,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_COMPL_128_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_COMPL_128_UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_COMPL_128_UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_COMPL_128_UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_COMPL_16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_COMPL_16UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_COMPL_16UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_COMPL_16UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_COMPL_32_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_COMPL_32_UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_COMPL_32_UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_COMPL_32_UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_COMPL_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_COMPL_NAME,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_COMPL_NAME	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_COMPL_NAME,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_DEVICE_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_DEVICE_ID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_DEVICE_ID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_DEVICE_ID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_FLAGS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_FLAGS = 0x01u,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_FLAGS	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_FLAGS = 0x01u,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_FLAGS_PACKET_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	387;"	d
CYBLE_GAP_ADV_FLAGS_PACKET_LENGTH	.\Design02.cydsn\codegentemp\BLE.h	387;"	d
CYBLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	384;"	d
CYBLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE.h	384;"	d
CYBLE_GAP_ADV_FLAG_LE_BR_EDR_CONTROLLER	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	385;"	d
CYBLE_GAP_ADV_FLAG_LE_BR_EDR_CONTROLLER	.\Design02.cydsn\codegentemp\BLE.h	385;"	d
CYBLE_GAP_ADV_FLAG_LE_BR_EDR_HOST	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	386;"	d
CYBLE_GAP_ADV_FLAG_LE_BR_EDR_HOST	.\Design02.cydsn\codegentemp\BLE.h	386;"	d
CYBLE_GAP_ADV_FLAG_LE_GENERAL_DISC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	383;"	d
CYBLE_GAP_ADV_FLAG_LE_GENERAL_DISC_MODE	.\Design02.cydsn\codegentemp\BLE.h	383;"	d
CYBLE_GAP_ADV_FLAG_LE_LIMITED_DISC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	382;"	d
CYBLE_GAP_ADV_FLAG_LE_LIMITED_DISC_MODE	.\Design02.cydsn\codegentemp\BLE.h	382;"	d
CYBLE_GAP_ADV_INCOMPL_128_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_128_UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_INCOMPL_128_UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_128_UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_INCOMPL_16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_16UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_INCOMPL_16UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_16UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_INCOMPL_32_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_32_UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_INCOMPL_32_UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_INCOMPL_32_UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_LE_BT_DEVICE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_LE_BT_DEVICE_ADDR,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_LE_BT_DEVICE_ADDR	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_LE_BT_DEVICE_ADDR,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_LE_ROLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_LE_ROLE,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_LE_ROLE	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_LE_ROLE,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_MODE_TO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^	CYBLE_GAP_ADV_MODE_TO = 0x01u,$/;"	e	enum:__anon214
CYBLE_GAP_ADV_MODE_TO	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^	CYBLE_GAP_ADV_MODE_TO = 0x01u,$/;"	e	enum:__anon92
CYBLE_GAP_ADV_PUBLIC_TARGET_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_PUBLIC_TARGET_ADDR,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_PUBLIC_TARGET_ADDR	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_PUBLIC_TARGET_ADDR,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_RANDOM_TARGET_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_RANDOM_TARGET_ADDR,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_RANDOM_TARGET_ADDR	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_RANDOM_TARGET_ADDR,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SCRT_MNGR_OOB_FLAGS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SCRT_MNGR_OOB_FLAGS,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SCRT_MNGR_OOB_FLAGS	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SCRT_MNGR_OOB_FLAGS,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SCRT_MNGR_TK_VAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SCRT_MNGR_TK_VAL = 0x10u,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SCRT_MNGR_TK_VAL	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SCRT_MNGR_TK_VAL = 0x10u,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SHORT_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SHORT_NAME,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SHORT_NAME	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SHORT_NAME,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SLAVE_CONN_INTRV_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SLAVE_CONN_INTRV_RANGE,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SLAVE_CONN_INTRV_RANGE	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SLAVE_CONN_INTRV_RANGE,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SMPL_PAIR_HASH_C	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_HASH_C,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SMPL_PAIR_HASH_C	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_HASH_C,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SMPL_PAIR_HASH_C256	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_HASH_C256,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SMPL_PAIR_HASH_C256	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_HASH_C256,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R256	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R256,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R256	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SMPL_PAIR_RANDOM_R256,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SOLICIT_128UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_128UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SOLICIT_128UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_128UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SOLICIT_16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_16UUID = 0x14u,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SOLICIT_16UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_16UUID = 0x14u,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SOLICIT_32UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_32UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SOLICIT_32UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SOLICIT_32UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SRVC_DATA_128UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_128UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SRVC_DATA_128UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_128UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SRVC_DATA_16UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_16UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SRVC_DATA_16UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_16UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_SRVC_DATA_32UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_32UUID,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_SRVC_DATA_32UUID	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_SRVC_DATA_32UUID,$/;"	e	enum:__anon7
CYBLE_GAP_ADV_TX_PWR_LVL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	/^    CYBLE_GAP_ADV_TX_PWR_LVL,$/;"	e	enum:__anon125
CYBLE_GAP_ADV_TX_PWR_LVL	.\Design02.cydsn\codegentemp\BLE.h	/^    CYBLE_GAP_ADV_TX_PWR_LVL,$/;"	e	enum:__anon7
CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_REQ_NOT_MET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_REQ_NOT_MET,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_REQ_NOT_MET	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_REQ_NOT_MET,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_TIMEOUT = 0x15u,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_TIMEOUT	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_AUTHENTICATION_TIMEOUT = 0x15u,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_COMMAND_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_COMMAND_NOT_SUPPORTED,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_COMMAND_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_COMMAND_NOT_SUPPORTED,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_CONFIRM_VALUE_NOT_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_CONFIRM_VALUE_NOT_MATCH,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_CONFIRM_VALUE_NOT_MATCH	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_CONFIRM_VALUE_NOT_MATCH,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_INSUFFICIENT_ENCRYPTION_KEY_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_INSUFFICIENT_ENCRYPTION_KEY_SIZE,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_INSUFFICIENT_ENCRYPTION_KEY_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_INSUFFICIENT_ENCRYPTION_KEY_SIZE,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_INVALID_PARAMETERS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_INVALID_PARAMETERS = 0x0Au,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_INVALID_PARAMETERS	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_INVALID_PARAMETERS = 0x0Au,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_LINK_DISCONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_LINK_DISCONNECTED = 0x18u$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_LINK_DISCONNECTED	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_LINK_DISCONNECTED = 0x18u$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_NONE  = 0x00u,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_NONE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_NONE  = 0x00u,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_OOB_DATA_NOT_AVAILABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_OOB_DATA_NOT_AVAILABLE,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_OOB_DATA_NOT_AVAILABLE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_OOB_DATA_NOT_AVAILABLE,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_PAIRING_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_PAIRING_NOT_SUPPORTED,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_PAIRING_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_PAIRING_NOT_SUPPORTED,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_PASSKEY_ENTRY_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_PASSKEY_ENTRY_FAILED,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_PASSKEY_ENTRY_FAILED	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_PASSKEY_ENTRY_FAILED,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_REPEATED_ATTEMPTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_REPEATED_ATTEMPTS,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_REPEATED_ATTEMPTS	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_REPEATED_ATTEMPTS,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_ERROR_UNSPECIFIED_REASON	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_UNSPECIFIED_REASON,$/;"	e	enum:__anon167
CYBLE_GAP_AUTH_ERROR_UNSPECIFIED_REASON	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_ERROR_UNSPECIFIED_REASON,$/;"	e	enum:__anon45
CYBLE_GAP_AUTH_FAILED_REASON_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_AUTH_FAILED_REASON_T;$/;"	t	typeref:enum:__anon167
CYBLE_GAP_AUTH_FAILED_REASON_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_AUTH_FAILED_REASON_T;$/;"	t	typeref:enum:__anon45
CYBLE_GAP_AUTH_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAP_AUTH_INFO_T;$/;"	t	typeref:struct:__anon169
CYBLE_GAP_AUTH_INFO_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAP_AUTH_INFO_T;$/;"	t	typeref:struct:__anon47
CYBLE_GAP_BD_ADDR_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	46;"	d
CYBLE_GAP_BD_ADDR_SIZE	.\Design02.cydsn\codegentemp\BLE_Stack.h	46;"	d
CYBLE_GAP_BD_ADDR_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^}CYBLE_GAP_BD_ADDR_T;$/;"	t	typeref:struct:__anon161
CYBLE_GAP_BD_ADDR_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^}CYBLE_GAP_BD_ADDR_T;$/;"	t	typeref:struct:__anon39
CYBLE_GAP_BONDED_DEV_ADDR_LIST_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_BONDED_DEV_ADDR_LIST_T;$/;"	t	typeref:struct:__anon170
CYBLE_GAP_BONDED_DEV_ADDR_LIST_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_BONDED_DEV_ADDR_LIST_T;$/;"	t	typeref:struct:__anon48
CYBLE_GAP_BONDING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	123;"	d
CYBLE_GAP_BONDING	.\Design02.cydsn\codegentemp\BLE_StackGap.h	123;"	d
CYBLE_GAP_BONDING_NONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	120;"	d
CYBLE_GAP_BONDING_NONE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	120;"	d
CYBLE_GAP_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	82;"	d
CYBLE_GAP_BOTH	.\Design02.cydsn\codegentemp\BLE.h	82;"	d
CYBLE_GAP_BROADCASTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	83;"	d
CYBLE_GAP_BROADCASTER	.\Design02.cydsn\codegentemp\BLE.h	83;"	d
CYBLE_GAP_CENTRAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	81;"	d
CYBLE_GAP_CENTRAL	.\Design02.cydsn\codegentemp\BLE.h	81;"	d
CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T;$/;"	t	typeref:struct:__anon181
CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T;$/;"	t	typeref:struct:__anon59
CYBLE_GAP_CONN_UPDATE_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_CONN_UPDATE_PARAM_T;$/;"	t	typeref:struct:__anon180
CYBLE_GAP_CONN_UPDATE_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_CONN_UPDATE_PARAM_T;$/;"	t	typeref:struct:__anon58
CYBLE_GAP_DEVICE_NAME_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	666;"	d
CYBLE_GAP_DEVICE_NAME_INDEX	.\Design02.cydsn\codegentemp\BLE_gatt.h	666;"	d
CYBLE_GAP_ENCRYP_KEY_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	127;"	d
CYBLE_GAP_ENCRYP_KEY_MAX	.\Design02.cydsn\codegentemp\BLE_StackGap.h	127;"	d
CYBLE_GAP_ENCRYP_KEY_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	126;"	d
CYBLE_GAP_ENCRYP_KEY_MIN	.\Design02.cydsn\codegentemp\BLE_StackGap.h	126;"	d
CYBLE_GAP_HCI	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	79;"	d
CYBLE_GAP_HCI	.\Design02.cydsn\codegentemp\BLE.h	79;"	d
CYBLE_GAP_IOCAP_DISPLAY_ONLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_DISPLAY_ONLY=0x00u, $/;"	e	enum:__anon166
CYBLE_GAP_IOCAP_DISPLAY_ONLY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_DISPLAY_ONLY=0x00u, $/;"	e	enum:__anon44
CYBLE_GAP_IOCAP_DISPLAY_YESNO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_DISPLAY_YESNO, $/;"	e	enum:__anon166
CYBLE_GAP_IOCAP_DISPLAY_YESNO	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_DISPLAY_YESNO, $/;"	e	enum:__anon44
CYBLE_GAP_IOCAP_KEYBOARD_DISPLAY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_KEYBOARD_DISPLAY$/;"	e	enum:__anon166
CYBLE_GAP_IOCAP_KEYBOARD_DISPLAY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_KEYBOARD_DISPLAY$/;"	e	enum:__anon44
CYBLE_GAP_IOCAP_KEYBOARD_ONLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_KEYBOARD_ONLY,	$/;"	e	enum:__anon166
CYBLE_GAP_IOCAP_KEYBOARD_ONLY	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_KEYBOARD_ONLY,	$/;"	e	enum:__anon44
CYBLE_GAP_IOCAP_NOINPUT_NOOUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_NOINPUT_NOOUTPUT,	$/;"	e	enum:__anon166
CYBLE_GAP_IOCAP_NOINPUT_NOOUTPUT	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_IOCAP_NOINPUT_NOOUTPUT,	$/;"	e	enum:__anon44
CYBLE_GAP_IOCAP_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAP_IOCAP_T;$/;"	t	typeref:enum:__anon166
CYBLE_GAP_IOCAP_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAP_IOCAP_T;$/;"	t	typeref:enum:__anon44
CYBLE_GAP_MAX_ADV_DATA_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	46;"	d
CYBLE_GAP_MAX_ADV_DATA_LEN	.\Design02.cydsn\codegentemp\BLE_StackGap.h	46;"	d
CYBLE_GAP_MAX_BONDED_DEVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	88;"	d
CYBLE_GAP_MAX_BONDED_DEVICE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	88;"	d
CYBLE_GAP_MAX_SCAN_RSP_DATA_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	49;"	d
CYBLE_GAP_MAX_SCAN_RSP_DATA_LEN	.\Design02.cydsn\codegentemp\BLE_StackGap.h	49;"	d
CYBLE_GAP_OBSERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	84;"	d
CYBLE_GAP_OBSERVER	.\Design02.cydsn\codegentemp\BLE.h	84;"	d
CYBLE_GAP_OOB_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	93;"	d
CYBLE_GAP_OOB_DISABLE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	93;"	d
CYBLE_GAP_OOB_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	92;"	d
CYBLE_GAP_OOB_ENABLE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	92;"	d
CYBLE_GAP_PASSKEY_DISP_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_PASSKEY_DISP_INFO_T;$/;"	t	typeref:struct:__anon179
CYBLE_GAP_PASSKEY_DISP_INFO_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_PASSKEY_DISP_INFO_T;$/;"	t	typeref:struct:__anon57
CYBLE_GAP_PERIPHERAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	80;"	d
CYBLE_GAP_PERIPHERAL	.\Design02.cydsn\codegentemp\BLE.h	80;"	d
CYBLE_GAP_PUBLIC_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    CYBLE_GAP_PUBLIC_ADDR = 0x02u,$/;"	e	enum:__anon168
CYBLE_GAP_PUBLIC_ADDR	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    CYBLE_GAP_PUBLIC_ADDR = 0x02u,$/;"	e	enum:__anon46
CYBLE_GAP_PUBLIC_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	134;"	d
CYBLE_GAP_PUBLIC_ADDR_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	134;"	d
CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR = 0x00u,$/;"	e	enum:__anon168
CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR = 0x00u,$/;"	e	enum:__anon46
CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	133;"	d
CYBLE_GAP_RANDOM_PRIV_NON_RESOLVABLE_ADDR_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	133;"	d
CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR = 0x01u,$/;"	e	enum:__anon168
CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR = 0x01u,$/;"	e	enum:__anon46
CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	132;"	d
CYBLE_GAP_RANDOM_PRIV_RESOLVABLE_ADDR_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	132;"	d
CYBLE_GAP_RANDOM_STATIC_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_STATIC_ADDR = 0x03u$/;"	e	enum:__anon168
CYBLE_GAP_RANDOM_STATIC_ADDR	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    CYBLE_GAP_RANDOM_STATIC_ADDR = 0x03u$/;"	e	enum:__anon46
CYBLE_GAP_RANDOM_STATIC_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	135;"	d
CYBLE_GAP_RANDOM_STATIC_ADDR_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	135;"	d
CYBLE_GAP_REJECT_PASSKEY_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	111;"	d
CYBLE_GAP_REJECT_PASSKEY_REQ	.\Design02.cydsn\codegentemp\BLE_StackGap.h	111;"	d
CYBLE_GAP_ROLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	78;"	d
CYBLE_GAP_ROLE	.\Design02.cydsn\codegentemp\BLE.h	78;"	d
CYBLE_GAP_ROLE_BROADCASTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	89;"	d
CYBLE_GAP_ROLE_BROADCASTER	.\Design02.cydsn\codegentemp\BLE.h	89;"	d
CYBLE_GAP_ROLE_CENTRAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	87;"	d
CYBLE_GAP_ROLE_CENTRAL	.\Design02.cydsn\codegentemp\BLE.h	87;"	d
CYBLE_GAP_ROLE_OBSERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	88;"	d
CYBLE_GAP_ROLE_OBSERVER	.\Design02.cydsn\codegentemp\BLE.h	88;"	d
CYBLE_GAP_ROLE_PERIPHERAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	86;"	d
CYBLE_GAP_ROLE_PERIPHERAL	.\Design02.cydsn\codegentemp\BLE.h	86;"	d
CYBLE_GAP_SCAN_TO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^	CYBLE_GAP_SCAN_TO,$/;"	e	enum:__anon214
CYBLE_GAP_SCAN_TO	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^	CYBLE_GAP_SCAN_TO,$/;"	e	enum:__anon92
CYBLE_GAP_SEC_LEVEL_1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_1 =	0x00u,$/;"	e	enum:__anon165
CYBLE_GAP_SEC_LEVEL_1	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_1 =	0x00u,$/;"	e	enum:__anon43
CYBLE_GAP_SEC_LEVEL_2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_2,$/;"	e	enum:__anon165
CYBLE_GAP_SEC_LEVEL_2	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_2,$/;"	e	enum:__anon43
CYBLE_GAP_SEC_LEVEL_3	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_3,$/;"	e	enum:__anon165
CYBLE_GAP_SEC_LEVEL_3	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_3,$/;"	e	enum:__anon43
CYBLE_GAP_SEC_LEVEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_MASK =0x0Fu$/;"	e	enum:__anon165
CYBLE_GAP_SEC_LEVEL_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_SEC_LEVEL_MASK =0x0Fu$/;"	e	enum:__anon43
CYBLE_GAP_SEC_LEVEL_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^}CYBLE_GAP_SEC_LEVEL_T;$/;"	t	typeref:enum:__anon165
CYBLE_GAP_SEC_LEVEL_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^}CYBLE_GAP_SEC_LEVEL_T;$/;"	t	typeref:enum:__anon43
CYBLE_GAP_SEC_MODE_1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	52;"	d
CYBLE_GAP_SEC_MODE_1	.\Design02.cydsn\codegentemp\BLE_StackGap.h	52;"	d
CYBLE_GAP_SEC_MODE_2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	53;"	d
CYBLE_GAP_SEC_MODE_2	.\Design02.cydsn\codegentemp\BLE_StackGap.h	53;"	d
CYBLE_GAP_SEC_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	54;"	d
CYBLE_GAP_SEC_MODE_MASK	.\Design02.cydsn\codegentemp\BLE_StackGap.h	54;"	d
CYBLE_GAP_SMP_CSRK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	97;"	d
CYBLE_GAP_SMP_CSRK_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	97;"	d
CYBLE_GAP_SMP_IDADDR_DATA_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	98;"	d
CYBLE_GAP_SMP_IDADDR_DATA_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	98;"	d
CYBLE_GAP_SMP_INIT_CSRK_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	104;"	d
CYBLE_GAP_SMP_INIT_CSRK_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	104;"	d
CYBLE_GAP_SMP_INIT_ENC_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	102;"	d
CYBLE_GAP_SMP_INIT_ENC_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	102;"	d
CYBLE_GAP_SMP_INIT_IRK_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	103;"	d
CYBLE_GAP_SMP_INIT_IRK_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	103;"	d
CYBLE_GAP_SMP_IRK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	96;"	d
CYBLE_GAP_SMP_IRK_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	96;"	d
CYBLE_GAP_SMP_KEY_DIST_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^} CYBLE_GAP_SMP_KEY_DIST_T;$/;"	t	typeref:struct:__anon171
CYBLE_GAP_SMP_KEY_DIST_T	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^} CYBLE_GAP_SMP_KEY_DIST_T;$/;"	t	typeref:struct:__anon49
CYBLE_GAP_SMP_LTK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	95;"	d
CYBLE_GAP_SMP_LTK_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	95;"	d
CYBLE_GAP_SMP_MID_INFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	100;"	d
CYBLE_GAP_SMP_MID_INFO_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	100;"	d
CYBLE_GAP_SMP_RESP_CSRK_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	108;"	d
CYBLE_GAP_SMP_RESP_CSRK_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	108;"	d
CYBLE_GAP_SMP_RESP_ENC_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	106;"	d
CYBLE_GAP_SMP_RESP_ENC_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	106;"	d
CYBLE_GAP_SMP_RESP_IRK_KEY_DIST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	107;"	d
CYBLE_GAP_SMP_RESP_IRK_KEY_DIST	.\Design02.cydsn\codegentemp\BLE_StackGap.h	107;"	d
CYBLE_GAP_USER_PASSKEY_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	130;"	d
CYBLE_GAP_USER_PASSKEY_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGap.h	130;"	d
CYBLE_GATTC_ERR_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_ERR_RSP_PARAM_T;$/;"	t	typeref:struct:__anon192
CYBLE_GATTC_ERR_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_ERR_RSP_PARAM_T;$/;"	t	typeref:struct:__anon70
CYBLE_GATTC_EXEC_WRITE_RSP_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_EXEC_WRITE_RSP_T;$/;"	t	typeref:struct:__anon204
CYBLE_GATTC_EXEC_WRITE_RSP_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_EXEC_WRITE_RSP_T;$/;"	t	typeref:struct:__anon82
CYBLE_GATTC_FIND_BY_TYPE_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_BY_TYPE_RSP_PARAM_T;$/;"	t	typeref:struct:__anon200
CYBLE_GATTC_FIND_BY_TYPE_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_BY_TYPE_RSP_PARAM_T;$/;"	t	typeref:struct:__anon78
CYBLE_GATTC_FIND_BY_TYPE_VALUE_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_BY_TYPE_VALUE_REQ_T;$/;"	t	typeref:struct:__anon203
CYBLE_GATTC_FIND_BY_TYPE_VALUE_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_BY_TYPE_VALUE_REQ_T;$/;"	t	typeref:struct:__anon81
CYBLE_GATTC_FIND_INFO_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_ATTR_HANDLE_RANGE_T CYBLE_GATTC_FIND_INFO_REQ_T;$/;"	t
CYBLE_GATTC_FIND_INFO_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_ATTR_HANDLE_RANGE_T CYBLE_GATTC_FIND_INFO_REQ_T;$/;"	t
CYBLE_GATTC_FIND_INFO_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_INFO_RSP_PARAM_T;$/;"	t	typeref:struct:__anon202
CYBLE_GATTC_FIND_INFO_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_FIND_INFO_RSP_PARAM_T;$/;"	t	typeref:struct:__anon80
CYBLE_GATTC_GRP_ATTR_DATA_LIST_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_GRP_ATTR_DATA_LIST_T;$/;"	t	typeref:struct:__anon198
CYBLE_GATTC_GRP_ATTR_DATA_LIST_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_GRP_ATTR_DATA_LIST_T;$/;"	t	typeref:struct:__anon76
CYBLE_GATTC_HANDLE_LIST_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_LIST_T;$/;"	t	typeref:struct:__anon195
CYBLE_GATTC_HANDLE_LIST_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_LIST_T;$/;"	t	typeref:struct:__anon73
CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T;$/;"	t	typeref:struct:__anon201
CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T;$/;"	t	typeref:struct:__anon79
CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T;$/;"	t
CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T;$/;"	t
CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T;$/;"	t	typeref:struct:__anon197
CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T;$/;"	t	typeref:struct:__anon75
CYBLE_GATTC_PREP_WRITE_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T CYBLE_GATTC_PREP_WRITE_REQ_T;$/;"	t
CYBLE_GATTC_PREP_WRITE_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T CYBLE_GATTC_PREP_WRITE_REQ_T;$/;"	t
CYBLE_GATTC_READ_BLOB_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BLOB_REQ_T;$/;"	t	typeref:struct:__anon194
CYBLE_GATTC_READ_BLOB_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BLOB_REQ_T;$/;"	t	typeref:struct:__anon72
CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T;$/;"	t	typeref:struct:__anon199
CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T;$/;"	t	typeref:struct:__anon77
CYBLE_GATTC_READ_BY_TYPE_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BY_TYPE_REQ_T;$/;"	t	typeref:struct:__anon193
CYBLE_GATTC_READ_BY_TYPE_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_BY_TYPE_REQ_T;$/;"	t	typeref:struct:__anon71
CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T;$/;"	t
CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T;$/;"	t
CYBLE_GATTC_READ_MULT_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_HANDLE_LIST_T CYBLE_GATTC_READ_MULT_REQ_T;$/;"	t
CYBLE_GATTC_READ_MULT_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATTC_HANDLE_LIST_T CYBLE_GATTC_READ_MULT_REQ_T;$/;"	t
CYBLE_GATTC_READ_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_DB_ATTR_HANDLE_T CYBLE_GATTC_READ_REQ_T;$/;"	t
CYBLE_GATTC_READ_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_DB_ATTR_HANDLE_T CYBLE_GATTC_READ_REQ_T;$/;"	t
CYBLE_GATTC_READ_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_RSP_PARAM_T;$/;"	t	typeref:struct:__anon196
CYBLE_GATTC_READ_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^}CYBLE_GATTC_READ_RSP_PARAM_T;$/;"	t	typeref:struct:__anon74
CYBLE_GATTC_SIGNED_WRITE_CMD_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T  CYBLE_GATTC_SIGNED_WRITE_CMD_REQ_T;$/;"	t
CYBLE_GATTC_SIGNED_WRITE_CMD_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T  CYBLE_GATTC_SIGNED_WRITE_CMD_REQ_T;$/;"	t
CYBLE_GATTC_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^} CYBLE_GATTC_T;$/;"	t	typeref:struct:__anon148
CYBLE_GATTC_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^} CYBLE_GATTC_T;$/;"	t	typeref:struct:__anon26
CYBLE_GATTC_WRITE_CMD_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T  CYBLE_GATTC_WRITE_CMD_REQ_T;$/;"	t
CYBLE_GATTC_WRITE_CMD_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T  CYBLE_GATTC_WRITE_CMD_REQ_T;$/;"	t
CYBLE_GATTC_WRITE_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTC_WRITE_REQ_T;$/;"	t
CYBLE_GATTC_WRITE_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTC_WRITE_REQ_T;$/;"	t
CYBLE_GATTS_ATT_GEN_VAL_LEN_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^}CYBLE_GATTS_ATT_GEN_VAL_LEN_T;$/;"	t	typeref:struct:__anon205
CYBLE_GATTS_ATT_GEN_VAL_LEN_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^}CYBLE_GATTS_ATT_GEN_VAL_LEN_T;$/;"	t	typeref:struct:__anon83
CYBLE_GATTS_ATT_PACK_VAL_LEN_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^}CYBLE_GATTS_ATT_PACK_VAL_LEN_T;$/;"	t	typeref:struct:__anon206
CYBLE_GATTS_ATT_PACK_VAL_LEN_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^}CYBLE_GATTS_ATT_PACK_VAL_LEN_T;$/;"	t	typeref:struct:__anon84
CYBLE_GATTS_ATT_VALUE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^} CYBLE_GATTS_ATT_VALUE_T;$/;"	t	typeref:union:__anon207
CYBLE_GATTS_ATT_VALUE_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^} CYBLE_GATTS_ATT_VALUE_T;$/;"	t	typeref:union:__anon85
CYBLE_GATTS_CHAR_VAL_READ_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^}CYBLE_GATTS_CHAR_VAL_READ_REQ_T;$/;"	t	typeref:struct:__anon213
CYBLE_GATTS_CHAR_VAL_READ_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^}CYBLE_GATTS_CHAR_VAL_READ_REQ_T;$/;"	t	typeref:struct:__anon91
CYBLE_GATTS_DB_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^ } CYBLE_GATTS_DB_T; $/;"	t	typeref:struct:__anon208
CYBLE_GATTS_DB_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^ } CYBLE_GATTS_DB_T; $/;"	t	typeref:struct:__anon86
CYBLE_GATTS_ERR_CCCD_IMPROPERLY_CONFIGURED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_CCCD_IMPROPERLY_CONFIGURED = 0x81u,$/;"	e	enum:__anon183
CYBLE_GATTS_ERR_CCCD_IMPROPERLY_CONFIGURED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_CCCD_IMPROPERLY_CONFIGURED = 0x81u,$/;"	e	enum:__anon61
CYBLE_GATTS_ERR_OPERATION_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_OPERATION_FAILED = 0x81u,$/;"	e	enum:__anon183
CYBLE_GATTS_ERR_OPERATION_FAILED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_OPERATION_FAILED = 0x81u,$/;"	e	enum:__anon61
CYBLE_GATTS_ERR_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^}CYBLE_GATTS_ERR_PARAM_T;$/;"	t	typeref:struct:__anon209
CYBLE_GATTS_ERR_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^}CYBLE_GATTS_ERR_PARAM_T;$/;"	t	typeref:struct:__anon87
CYBLE_GATTS_ERR_PROCEDURE_ALREADY_IN_PROGRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_PROCEDURE_ALREADY_IN_PROGRESS = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATTS_ERR_PROCEDURE_ALREADY_IN_PROGRESS	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATTS_ERR_PROCEDURE_ALREADY_IN_PROGRESS = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATTS_EXEC_WRITE_REQ_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^}CYBLE_GATTS_EXEC_WRITE_REQ_T;$/;"	t	typeref:struct:__anon211
CYBLE_GATTS_EXEC_WRITE_REQ_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^}CYBLE_GATTS_EXEC_WRITE_REQ_T;$/;"	t	typeref:struct:__anon89
CYBLE_GATTS_FIRST_PREP_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	43;"	d
CYBLE_GATTS_FIRST_PREP_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	43;"	d
CYBLE_GATTS_HANDLE_VALUE_IND_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTS_HANDLE_VALUE_IND_T;$/;"	t
CYBLE_GATTS_HANDLE_VALUE_IND_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTS_HANDLE_VALUE_IND_T;$/;"	t
CYBLE_GATTS_HANDLE_VALUE_NTF_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTS_HANDLE_VALUE_NTF_T;$/;"	t
CYBLE_GATTS_HANDLE_VALUE_NTF_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_PAIR_T CYBLE_GATTS_HANDLE_VALUE_NTF_T;$/;"	t
CYBLE_GATTS_PREP_WRITE_NOT_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	42;"	d
CYBLE_GATTS_PREP_WRITE_NOT_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	42;"	d
CYBLE_GATTS_PREP_WRITE_REQ_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^}CYBLE_GATTS_PREP_WRITE_REQ_PARAM_T;$/;"	t	typeref:struct:__anon210
CYBLE_GATTS_PREP_WRITE_REQ_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^}CYBLE_GATTS_PREP_WRITE_REQ_PARAM_T;$/;"	t	typeref:struct:__anon88
CYBLE_GATTS_PREP_WRITE_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T CYBLE_GATTS_PREP_WRITE_RSP_PARAM_T;$/;"	t
CYBLE_GATTS_PREP_WRITE_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T CYBLE_GATTS_PREP_WRITE_RSP_PARAM_T;$/;"	t
CYBLE_GATTS_PREP_WRITE_SUPPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	41;"	d
CYBLE_GATTS_PREP_WRITE_SUPPORT	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	41;"	d
CYBLE_GATTS_READ_RSP_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATT_VALUE_T CYBLE_GATTS_READ_RSP_PARAM_T;$/;"	t
CYBLE_GATTS_READ_RSP_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATT_VALUE_T CYBLE_GATTS_READ_RSP_PARAM_T;$/;"	t
CYBLE_GATTS_SIGNED_WRITE_CMD_REQ_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATTS_WRITE_REQ_PARAM_T  CYBLE_GATTS_SIGNED_WRITE_CMD_REQ_PARAM_T;$/;"	t
CYBLE_GATTS_SIGNED_WRITE_CMD_REQ_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATTS_WRITE_REQ_PARAM_T  CYBLE_GATTS_SIGNED_WRITE_CMD_REQ_PARAM_T;$/;"	t
CYBLE_GATTS_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^} CYBLE_GATTS_T;$/;"	t	typeref:struct:__anon147
CYBLE_GATTS_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^} CYBLE_GATTS_T;$/;"	t	typeref:struct:__anon25
CYBLE_GATTS_WRITE_CMD_REQ_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^typedef CYBLE_GATTS_WRITE_REQ_PARAM_T  CYBLE_GATTS_WRITE_CMD_REQ_PARAM_T;$/;"	t
CYBLE_GATTS_WRITE_CMD_REQ_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^typedef CYBLE_GATTS_WRITE_REQ_PARAM_T  CYBLE_GATTS_WRITE_CMD_REQ_PARAM_T;$/;"	t
CYBLE_GATTS_WRITE_REQ_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^}CYBLE_GATTS_WRITE_REQ_PARAM_T;$/;"	t	typeref:struct:__anon212
CYBLE_GATTS_WRITE_REQ_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^}CYBLE_GATTS_WRITE_REQ_PARAM_T;$/;"	t	typeref:struct:__anon90
CYBLE_GATT_128_BIT_UUID_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	50;"	d
CYBLE_GATT_128_BIT_UUID_FORMAT	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	50;"	d
CYBLE_GATT_128_BIT_UUID_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	44;"	d
CYBLE_GATT_128_BIT_UUID_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	44;"	d
CYBLE_GATT_16_BIT_UUID_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	47;"	d
CYBLE_GATT_16_BIT_UUID_FORMAT	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	47;"	d
CYBLE_GATT_16_BIT_UUID_HI_IDX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	657;"	d
CYBLE_GATT_16_BIT_UUID_HI_IDX	.\Design02.cydsn\codegentemp\BLE_gatt.h	657;"	d
CYBLE_GATT_16_BIT_UUID_LO_IDX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	656;"	d
CYBLE_GATT_16_BIT_UUID_LO_IDX	.\Design02.cydsn\codegentemp\BLE_gatt.h	656;"	d
CYBLE_GATT_16_BIT_UUID_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	41;"	d
CYBLE_GATT_16_BIT_UUID_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	41;"	d
CYBLE_GATT_AGGREGATE_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	45;"	d
CYBLE_GATT_AGGREGATE_FORMAT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	45;"	d
CYBLE_GATT_ATTR_HANDLE_END_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	69;"	d
CYBLE_GATT_ATTR_HANDLE_END_RANGE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	69;"	d
CYBLE_GATT_ATTR_HANDLE_RANGE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_ATTR_HANDLE_RANGE_T;$/;"	t	typeref:struct:__anon189
CYBLE_GATT_ATTR_HANDLE_RANGE_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_ATTR_HANDLE_RANGE_T;$/;"	t	typeref:struct:__anon67
CYBLE_GATT_ATTR_HANDLE_START_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	66;"	d
CYBLE_GATT_ATTR_HANDLE_START_RANGE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	66;"	d
CYBLE_GATT_ATTR_PERMISSION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	675;"	d
CYBLE_GATT_ATTR_PERMISSION_MASK	.\Design02.cydsn\codegentemp\BLE_gatt.h	675;"	d
CYBLE_GATT_ATT_TYPE_UUIT_128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	677;"	d
CYBLE_GATT_ATT_TYPE_UUIT_128	.\Design02.cydsn\codegentemp\BLE_gatt.h	677;"	d
CYBLE_GATT_ATT_VALUE_UUIT_128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	678;"	d
CYBLE_GATT_ATT_VALUE_UUIT_128	.\Design02.cydsn\codegentemp\BLE_gatt.h	678;"	d
CYBLE_GATT_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	35;"	d
CYBLE_GATT_BOTH	.\Design02.cydsn\codegentemp\BLE_gatt.h	35;"	d
CYBLE_GATT_CANCEL_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	697;"	d
CYBLE_GATT_CANCEL_WRITE	.\Design02.cydsn\codegentemp\BLE_gatt.h	697;"	d
CYBLE_GATT_CHARACTERISTIC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	39;"	d
CYBLE_GATT_CHARACTERISTIC	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	39;"	d
CYBLE_GATT_CHAR_PERMISSION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	674;"	d
CYBLE_GATT_CHAR_PERMISSION_MASK	.\Design02.cydsn\codegentemp\BLE_gatt.h	674;"	d
CYBLE_GATT_CLIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	34;"	d
CYBLE_GATT_CLIENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	34;"	d
CYBLE_GATT_CLIENT_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	42;"	d
CYBLE_GATT_CLIENT_CONFIG	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	42;"	d
CYBLE_GATT_CLI_CNFG_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	149;"	d
CYBLE_GATT_CLI_CNFG_DEFAULT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	149;"	d
CYBLE_GATT_CLI_CNFG_INDICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	148;"	d
CYBLE_GATT_CLI_CNFG_INDICATION	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	148;"	d
CYBLE_GATT_CLI_CNFG_NOTIFICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	147;"	d
CYBLE_GATT_CLI_CNFG_NOTIFICATION	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	147;"	d
CYBLE_GATT_DB_128_BIT_UUID_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	152;"	d
CYBLE_GATT_DB_128_BIT_UUID_SZ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	152;"	d
CYBLE_GATT_DB_16_BIT_UUID_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	154;"	d
CYBLE_GATT_DB_16_BIT_UUID_SZ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	154;"	d
CYBLE_GATT_DB_32_BIT_UUID_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	153;"	d
CYBLE_GATT_DB_32_BIT_UUID_SZ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	153;"	d
CYBLE_GATT_DB_ATTR_128_BIT_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	158;"	d
CYBLE_GATT_DB_ATTR_128_BIT_UUID	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	158;"	d
CYBLE_GATT_DB_ATTR_16_BIT_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	156;"	d
CYBLE_GATT_DB_ATTR_16_BIT_UUID	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	156;"	d
CYBLE_GATT_DB_ATTR_32_BIT_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	157;"	d
CYBLE_GATT_DB_ATTR_32_BIT_UUID	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	157;"	d
CYBLE_GATT_DB_ATTR_CHAR_VAL_RD_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	96;"	d
CYBLE_GATT_DB_ATTR_CHAR_VAL_RD_EVENT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	96;"	d
CYBLE_GATT_DB_ATTR_CHECK_PRPTY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	712;"	d
CYBLE_GATT_DB_ATTR_CHECK_PRPTY	.\Design02.cydsn\codegentemp\BLE_gatt.h	712;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	755;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	755;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_MAX_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	768;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_MAX_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	768;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	772;"	d
CYBLE_GATT_DB_ATTR_GET_ATTR_GEN_PTR	.\Design02.cydsn\codegentemp\BLE_gatt.h	772;"	d
CYBLE_GATT_DB_ATTR_GET_GEN_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	725;"	d
CYBLE_GATT_DB_ATTR_GET_GEN_VALUE	.\Design02.cydsn\codegentemp\BLE_gatt.h	725;"	d
CYBLE_GATT_DB_ATTR_HANDLE_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	162;"	d
CYBLE_GATT_DB_ATTR_HANDLE_SZ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	162;"	d
CYBLE_GATT_DB_ATTR_HANDLE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^typedef uint16 		CYBLE_GATT_DB_ATTR_HANDLE_T;$/;"	t
CYBLE_GATT_DB_ATTR_HANDLE_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^typedef uint16 		CYBLE_GATT_DB_ATTR_HANDLE_T;$/;"	t
CYBLE_GATT_DB_ATTR_PROP_BIT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	66;"	d
CYBLE_GATT_DB_ATTR_PROP_BIT_SHIFT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	66;"	d
CYBLE_GATT_DB_ATTR_PROP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	64;"	d
CYBLE_GATT_DB_ATTR_PROP_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	64;"	d
CYBLE_GATT_DB_ATTR_PROP_RD_WR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	58;"	d
CYBLE_GATT_DB_ATTR_PROP_RD_WR	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	58;"	d
CYBLE_GATT_DB_ATTR_PROP_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	56;"	d
CYBLE_GATT_DB_ATTR_PROP_READ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	56;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_AUTHENTICATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	60;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_AUTHENTICATE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	60;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_AUTHORIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	61;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_AUTHORIZE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	61;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_ENCRYPT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	59;"	d
CYBLE_GATT_DB_ATTR_PROP_SEC_ENCRYPT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	59;"	d
CYBLE_GATT_DB_ATTR_PROP_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	57;"	d
CYBLE_GATT_DB_ATTR_PROP_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	57;"	d
CYBLE_GATT_DB_ATTR_PRPTY_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	161;"	d
CYBLE_GATT_DB_ATTR_PRPTY_SZ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	161;"	d
CYBLE_GATT_DB_ATTR_SET_ATTR_GEN_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	762;"	d
CYBLE_GATT_DB_ATTR_SET_ATTR_GEN_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	762;"	d
CYBLE_GATT_DB_ATTR_SET_GEN_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	716;"	d
CYBLE_GATT_DB_ATTR_SET_GEN_VALUE	.\Design02.cydsn\codegentemp\BLE_gatt.h	716;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	98;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_128	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	98;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_16_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	139;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_16_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	139;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_32	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	97;"	d
CYBLE_GATT_DB_ATTR_UUID_FMT_32	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	97;"	d
CYBLE_GATT_DB_ATT_VAL_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	44;"	d
CYBLE_GATT_DB_ATT_VAL_COUNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	44;"	d
CYBLE_GATT_DB_CCCD_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	49;"	d
CYBLE_GATT_DB_CCCD_COUNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	49;"	d
CYBLE_GATT_DB_CHAR_PROP_BIT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	83;"	d
CYBLE_GATT_DB_CHAR_PROP_BIT_SHIFT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	83;"	d
CYBLE_GATT_DB_CHAR_PROP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	82;"	d
CYBLE_GATT_DB_CHAR_PROP_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	82;"	d
CYBLE_GATT_DB_CH_PROP_BROADCAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	73;"	d
CYBLE_GATT_DB_CH_PROP_BROADCAST	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	73;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	80;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	80;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP_RELIABLE_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	89;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP_RELIABLE_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	89;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP_WRITABLE_AUX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	90;"	d
CYBLE_GATT_DB_CH_PROP_EXT_PROP_WRITABLE_AUX	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	90;"	d
CYBLE_GATT_DB_CH_PROP_INDICATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	78;"	d
CYBLE_GATT_DB_CH_PROP_INDICATE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	78;"	d
CYBLE_GATT_DB_CH_PROP_NOTIFY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	77;"	d
CYBLE_GATT_DB_CH_PROP_NOTIFY	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	77;"	d
CYBLE_GATT_DB_CH_PROP_RD_WRITE_WO_RESP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	75;"	d
CYBLE_GATT_DB_CH_PROP_RD_WRITE_WO_RESP	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	75;"	d
CYBLE_GATT_DB_CH_PROP_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	74;"	d
CYBLE_GATT_DB_CH_PROP_READ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	74;"	d
CYBLE_GATT_DB_CH_PROP_SEC_AUTH_SIGNED_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	79;"	d
CYBLE_GATT_DB_CH_PROP_SEC_AUTH_SIGNED_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	79;"	d
CYBLE_GATT_DB_CH_PROP_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	76;"	d
CYBLE_GATT_DB_CH_PROP_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	76;"	d
CYBLE_GATT_DB_CONFIGURABLE_LUT_ID_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	143;"	d
CYBLE_GATT_DB_CONFIGURABLE_LUT_ID_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	143;"	d
CYBLE_GATT_DB_ENC_KEY_SIZE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	134;"	d
CYBLE_GATT_DB_ENC_KEY_SIZE_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	134;"	d
CYBLE_GATT_DB_FLASH_CCCD_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	52;"	d
CYBLE_GATT_DB_FLASH_CCCD_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	54;"	d
CYBLE_GATT_DB_FLASH_CCCD_COUNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	52;"	d
CYBLE_GATT_DB_FLASH_CCCD_COUNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	54;"	d
CYBLE_GATT_DB_GET_ATTR_PERMISSION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	706;"	d
CYBLE_GATT_DB_GET_ATTR_PERMISSION	.\Design02.cydsn\codegentemp\BLE_gatt.h	706;"	d
CYBLE_GATT_DB_GET_ATTR_VALUE_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	751;"	d
CYBLE_GATT_DB_GET_ATTR_VALUE_UUID	.\Design02.cydsn\codegentemp\BLE_gatt.h	751;"	d
CYBLE_GATT_DB_GET_END_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	742;"	d
CYBLE_GATT_DB_GET_END_HANDLE	.\Design02.cydsn\codegentemp\BLE_gatt.h	742;"	d
CYBLE_GATT_DB_GET_START_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	736;"	d
CYBLE_GATT_DB_GET_START_HANDLE	.\Design02.cydsn\codegentemp\BLE_gatt.h	736;"	d
CYBLE_GATT_DB_GET_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	747;"	d
CYBLE_GATT_DB_GET_UUID	.\Design02.cydsn\codegentemp\BLE_gatt.h	747;"	d
CYBLE_GATT_DB_INDEX_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	43;"	d
CYBLE_GATT_DB_INDEX_COUNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	43;"	d
CYBLE_GATT_DB_LOCALLY_INITIATED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	167;"	d
CYBLE_GATT_DB_LOCALLY_INITIATED	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	167;"	d
CYBLE_GATT_DB_MAX_VALUE_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	45;"	d
CYBLE_GATT_DB_MAX_VALUE_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	45;"	d
CYBLE_GATT_DB_PEER_INITIATED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	170;"	d
CYBLE_GATT_DB_PEER_INITIATED	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	170;"	d
CYBLE_GATT_DB_PREP_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	179;"	d
CYBLE_GATT_DB_PREP_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	179;"	d
CYBLE_GATT_DB_READ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	173;"	d
CYBLE_GATT_DB_READ	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	173;"	d
CYBLE_GATT_DB_SECURITY_BIT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	70;"	d
CYBLE_GATT_DB_SECURITY_BIT_SHIFT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	70;"	d
CYBLE_GATT_DB_SECURITY_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	68;"	d
CYBLE_GATT_DB_SECURITY_MASK	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	68;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_10	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	110;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_10	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	110;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_11	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	113;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_11	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	113;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_12	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	116;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_12	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	116;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_13	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	119;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_13	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	119;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_14	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	122;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_14	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	122;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_15	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	125;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_15	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	125;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	128;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_16	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	128;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_7	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	101;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_7	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	101;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_8	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	104;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_8	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	104;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_9	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	107;"	d
CYBLE_GATT_DB_SER_ENCRYPT_KEY_SIZE_9	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	107;"	d
CYBLE_GATT_DB_SER_NO_ENCRYPT_PROPERTY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	131;"	d
CYBLE_GATT_DB_SER_NO_ENCRYPT_PROPERTY	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	131;"	d
CYBLE_GATT_DB_SUPPORT_128_BIT_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	680;"	d
CYBLE_GATT_DB_SUPPORT_128_BIT_UUID	.\Design02.cydsn\codegentemp\BLE_gatt.h	680;"	d
CYBLE_GATT_DB_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	176;"	d
CYBLE_GATT_DB_WRITE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	176;"	d
CYBLE_GATT_DB_WRITE_WITHOUT_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	181;"	d
CYBLE_GATT_DB_WRITE_WITHOUT_RSP	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	181;"	d
CYBLE_GATT_DEFAULT_MTU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	53;"	d
CYBLE_GATT_DEFAULT_MTU	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	53;"	d
CYBLE_GATT_ERROR_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERROR_RSP = 0x01u,$/;"	e	enum:__anon182
CYBLE_GATT_ERROR_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERROR_RSP = 0x01u,$/;"	e	enum:__anon60
CYBLE_GATT_ERR_ANCS_ACTION_FAILED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_ACTION_FAILED = 0xA3u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ANCS_ACTION_FAILED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_ACTION_FAILED = 0xA3u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ANCS_INVALID_COMMAND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_INVALID_COMMAND = 0xA1u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ANCS_INVALID_COMMAND	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_INVALID_COMMAND = 0xA1u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ANCS_INVALID_PARAMETER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_INVALID_PARAMETER = 0xA2u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ANCS_INVALID_PARAMETER	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_INVALID_PARAMETER = 0xA2u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ANCS_UNKNOWN_COMMAND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_UNKNOWN_COMMAND = 0xA0u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ANCS_UNKNOWN_COMMAND	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANCS_UNKNOWN_COMMAND = 0xA0u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ANS_COMMAND_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANS_COMMAND_NOT_SUPPORTED = 0xA0u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ANS_COMMAND_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_ANS_COMMAND_NOT_SUPPORTED = 0xA0u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ATTRIBUTE_NOT_FOUND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_ATTRIBUTE_NOT_FOUND,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ATTRIBUTE_NOT_FOUND	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_ATTRIBUTE_NOT_FOUND,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_ATTRIBUTE_NOT_LONG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_ATTRIBUTE_NOT_LONG,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_ATTRIBUTE_NOT_LONG	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_ATTRIBUTE_NOT_LONG,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_CCCD_IMPROPERLY_CONFIGURED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_CCCD_IMPROPERLY_CONFIGURED = 0xFDu,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_CCCD_IMPROPERLY_CONFIGURED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_CCCD_IMPROPERLY_CONFIGURED = 0xFDu,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_CODE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_ERR_CODE_T;$/;"	t	typeref:enum:__anon183
CYBLE_GATT_ERR_CODE_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_ERR_CODE_T;$/;"	t	typeref:enum:__anon61
CYBLE_GATT_ERR_CPS_INAPPROPRIATE_CONNECTION_PARAMETERS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_CPS_INAPPROPRIATE_CONNECTION_PARAMETERS = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_CPS_INAPPROPRIATE_CONNECTION_PARAMETERS	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_CPS_INAPPROPRIATE_CONNECTION_PARAMETERS = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_HEART_RATE_CONTROL_POINT_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_HEART_RATE_CONTROL_POINT_NOT_SUPPORTED = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_HEART_RATE_CONTROL_POINT_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_HEART_RATE_CONTROL_POINT_NOT_SUPPORTED = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_HTS_OUT_OF_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_HTS_OUT_OF_RANGE = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_HTS_OUT_OF_RANGE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_HTS_OUT_OF_RANGE = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INSUFFICIENT_AUTHENTICATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_AUTHENTICATION,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INSUFFICIENT_AUTHENTICATION	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_AUTHENTICATION,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INSUFFICIENT_AUTHORIZATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_AUTHORIZATION,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INSUFFICIENT_AUTHORIZATION	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_AUTHORIZATION,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INSUFFICIENT_ENCRYPTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_ENCRYPTION,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INSUFFICIENT_ENCRYPTION	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_ENCRYPTION,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INSUFFICIENT_ENC_KEY_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_ENC_KEY_SIZE,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INSUFFICIENT_ENC_KEY_SIZE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_ENC_KEY_SIZE,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INSUFFICIENT_RESOURCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_RESOURCE = 0x11,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INSUFFICIENT_RESOURCE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INSUFFICIENT_RESOURCE = 0x11,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INVALID_ATTRIBUTE_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_ATTRIBUTE_LEN,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INVALID_ATTRIBUTE_LEN	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_ATTRIBUTE_LEN,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INVALID_CRC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_CRC = 0x81u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INVALID_CRC	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_CRC = 0x81u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INVALID_HANDLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_HANDLE,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INVALID_HANDLE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_HANDLE,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INVALID_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_OFFSET,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INVALID_OFFSET	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_OFFSET,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_INVALID_PDU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_PDU,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_INVALID_PDU	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_INVALID_PDU,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_MISSING_CRC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_MISSING_CRC = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_MISSING_CRC	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_MISSING_CRC = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_NONE = 0x00u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_NONE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_NONE = 0x00u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_OP_CODE_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_OP_CODE_NOT_SUPPORTED = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_OP_CODE_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_OP_CODE_NOT_SUPPORTED = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_OUT_OF_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_OUT_OF_RANGE = 0xFFu$/;"	e	enum:__anon183
CYBLE_GATT_ERR_OUT_OF_RANGE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_OUT_OF_RANGE = 0xFFu$/;"	e	enum:__anon61
CYBLE_GATT_ERR_PREPARE_WRITE_QUEUE_FULL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_PREPARE_WRITE_QUEUE_FULL,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_PREPARE_WRITE_QUEUE_FULL	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_PREPARE_WRITE_QUEUE_FULL,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_PROCEDURE_ALREADY_IN_PROGRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_PROCEDURE_ALREADY_IN_PROGRESS = 0xFEu,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_PROCEDURE_ALREADY_IN_PROGRESS	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_PROCEDURE_ALREADY_IN_PROGRESS = 0xFEu,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_READ_NOT_PERMITTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_READ_NOT_PERMITTED,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_READ_NOT_PERMITTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_READ_NOT_PERMITTED,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_REQUEST_NOT_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_REQUEST_NOT_SUPPORTED,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_REQUEST_NOT_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_REQUEST_NOT_SUPPORTED,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_UNLIKELY_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_UNLIKELY_ERROR,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_UNLIKELY_ERROR	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_UNLIKELY_ERROR,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_UNSUPPORTED_GROUP_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_UNSUPPORTED_GROUP_TYPE,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_UNSUPPORTED_GROUP_TYPE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_UNSUPPORTED_GROUP_TYPE,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_USER_DATA_ACCESS_NOT_PERMITTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_USER_DATA_ACCESS_NOT_PERMITTED = 0x80u,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_USER_DATA_ACCESS_NOT_PERMITTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_ERR_USER_DATA_ACCESS_NOT_PERMITTED = 0x80u,$/;"	e	enum:__anon61
CYBLE_GATT_ERR_WRITE_NOT_PERMITTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_WRITE_NOT_PERMITTED,$/;"	e	enum:__anon183
CYBLE_GATT_ERR_WRITE_NOT_PERMITTED	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_ERR_WRITE_NOT_PERMITTED,$/;"	e	enum:__anon61
CYBLE_GATT_EXECUTE_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	696;"	d
CYBLE_GATT_EXECUTE_WRITE	.\Design02.cydsn\codegentemp\BLE_gatt.h	696;"	d
CYBLE_GATT_EXECUTE_WRITE_CANCEL_FLAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	57;"	d
CYBLE_GATT_EXECUTE_WRITE_CANCEL_FLAG	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	57;"	d
CYBLE_GATT_EXECUTE_WRITE_EXEC_FLAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	60;"	d
CYBLE_GATT_EXECUTE_WRITE_EXEC_FLAG	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	60;"	d
CYBLE_GATT_EXECUTE_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_EXECUTE_WRITE_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_EXECUTE_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_EXECUTE_WRITE_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_EXECUTE_WRITE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_EXECUTE_WRITE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_EXECUTE_WRITE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_EXECUTE_WRITE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_EXTENDED_PROPERTIES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	40;"	d
CYBLE_GATT_EXTENDED_PROPERTIES	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	40;"	d
CYBLE_GATT_FIND_BY_TYPE_VALUE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_BY_TYPE_VALUE_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_FIND_BY_TYPE_VALUE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_BY_TYPE_VALUE_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_FIND_BY_TYPE_VALUE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_BY_TYPE_VALUE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_FIND_BY_TYPE_VALUE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_BY_TYPE_VALUE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_FIND_INFO_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_INFO_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_FIND_INFO_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_INFO_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_FIND_INFO_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_INFO_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_FIND_INFO_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_FIND_INFO_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_GAP_SERVICE_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	48;"	d
CYBLE_GATT_GAP_SERVICE_UUID	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	48;"	d
CYBLE_GATT_HANDLE_VALUE_CNF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_CNF = 0x1Eu,$/;"	e	enum:__anon182
CYBLE_GATT_HANDLE_VALUE_CNF	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_CNF = 0x1Eu,$/;"	e	enum:__anon60
CYBLE_GATT_HANDLE_VALUE_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_IND = 0x1Du,$/;"	e	enum:__anon182
CYBLE_GATT_HANDLE_VALUE_IND	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_IND = 0x1Du,$/;"	e	enum:__anon60
CYBLE_GATT_HANDLE_VALUE_NTF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_NTF = 0x1Bu,$/;"	e	enum:__anon182
CYBLE_GATT_HANDLE_VALUE_NTF	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_HANDLE_VALUE_NTF = 0x1Bu,$/;"	e	enum:__anon60
CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T;$/;"	t	typeref:struct:__anon191
CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T;$/;"	t	typeref:struct:__anon69
CYBLE_GATT_HANDLE_VALUE_PAIR_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_HANDLE_VALUE_PAIR_T;$/;"	t	typeref:struct:__anon188
CYBLE_GATT_HANDLE_VALUE_PAIR_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_HANDLE_VALUE_PAIR_T;$/;"	t	typeref:struct:__anon66
CYBLE_GATT_IMPL_PERMISSION_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	673;"	d
CYBLE_GATT_IMPL_PERMISSION_MASK	.\Design02.cydsn\codegentemp\BLE_gatt.h	673;"	d
CYBLE_GATT_INCLUDE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	38;"	d
CYBLE_GATT_INCLUDE_SERVICE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	38;"	d
CYBLE_GATT_INVALID_ATTR_HANDLE_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	63;"	d
CYBLE_GATT_INVALID_ATTR_HANDLE_VALUE	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	63;"	d
CYBLE_GATT_MAX_ATTR_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	157;"	d
CYBLE_GATT_MAX_ATTR_LEN	.\Design02.cydsn\codegentemp\BLE.h	157;"	d
CYBLE_GATT_MAX_ATTR_LEN_MAX_VAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	111;"	d
CYBLE_GATT_MAX_ATTR_LEN_MAX_VAL	.\Design02.cydsn\codegentemp\BLE_Stack.h	111;"	d
CYBLE_GATT_MAX_ATTR_LEN_MIN_VAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	103;"	d
CYBLE_GATT_MAX_ATTR_LEN_MIN_VAL	.\Design02.cydsn\codegentemp\BLE_Stack.h	103;"	d
CYBLE_GATT_MAX_ATTR_LEN_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	158;"	d
CYBLE_GATT_MAX_ATTR_LEN_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	158;"	d
CYBLE_GATT_MAX_MTU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	54;"	d
CYBLE_GATT_MAX_MTU	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	54;"	d
CYBLE_GATT_MIN_NO_OF_ATT_MTU_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	105;"	d
CYBLE_GATT_MIN_NO_OF_ATT_MTU_BUFF	.\Design02.cydsn\codegentemp\BLE_Stack.h	105;"	d
CYBLE_GATT_MTU	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	153;"	d
CYBLE_GATT_MTU	.\Design02.cydsn\codegentemp\BLE.h	153;"	d
CYBLE_GATT_MTU_BUF_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	149;"	d
CYBLE_GATT_MTU_BUF_COUNT	.\Design02.cydsn\codegentemp\BLE.h	149;"	d
CYBLE_GATT_MTU_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	154;"	d
CYBLE_GATT_MTU_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	154;"	d
CYBLE_GATT_PDU_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_PDU_T;$/;"	t	typeref:enum:__anon182
CYBLE_GATT_PDU_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_PDU_T;$/;"	t	typeref:enum:__anon60
CYBLE_GATT_PREPARE_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_PREPARE_WRITE_REQ = 0x16u,$/;"	e	enum:__anon182
CYBLE_GATT_PREPARE_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_PREPARE_WRITE_REQ = 0x16u,$/;"	e	enum:__anon60
CYBLE_GATT_PREPARE_WRITE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_PREPARE_WRITE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_PREPARE_WRITE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_PREPARE_WRITE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_PRESENTATION_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	44;"	d
CYBLE_GATT_PRESENTATION_FORMAT	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	44;"	d
CYBLE_GATT_PRIMARY_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	36;"	d
CYBLE_GATT_PRIMARY_SERVICE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	36;"	d
CYBLE_GATT_READ_BLOB_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BLOB_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BLOB_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BLOB_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_READ_BLOB_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BLOB_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BLOB_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BLOB_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_READ_BY_GROUP_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_GROUP_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BY_GROUP_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_GROUP_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_READ_BY_GROUP_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_GROUP_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BY_GROUP_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_GROUP_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_READ_BY_TYPE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_TYPE_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BY_TYPE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_TYPE_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_READ_BY_TYPE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_TYPE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_READ_BY_TYPE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_BY_TYPE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_READ_MULTIPLE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_MULTIPLE_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_READ_MULTIPLE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_MULTIPLE_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_READ_MULTIPLE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_MULTIPLE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_READ_MULTIPLE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_MULTIPLE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_READ_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_READ_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_READ_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_READ_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_READ_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_READ_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_ROLE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	32;"	d
CYBLE_GATT_ROLE	.\Design02.cydsn\codegentemp\BLE_gatt.h	32;"	d
CYBLE_GATT_ROLE_CLIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	38;"	d
CYBLE_GATT_ROLE_CLIENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	38;"	d
CYBLE_GATT_ROLE_SERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	37;"	d
CYBLE_GATT_ROLE_SERVER	.\Design02.cydsn\codegentemp\BLE_gatt.h	37;"	d
CYBLE_GATT_RSP_TO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^	CYBLE_GATT_RSP_TO,$/;"	e	enum:__anon214
CYBLE_GATT_RSP_TO	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^	CYBLE_GATT_RSP_TO,$/;"	e	enum:__anon92
CYBLE_GATT_SECONDARY_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	37;"	d
CYBLE_GATT_SECONDARY_SERVICE	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	37;"	d
CYBLE_GATT_SERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	33;"	d
CYBLE_GATT_SERVER	.\Design02.cydsn\codegentemp\BLE_gatt.h	33;"	d
CYBLE_GATT_SERVER_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	43;"	d
CYBLE_GATT_SERVER_CONFIG	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	43;"	d
CYBLE_GATT_SER_CNFG_BROADCAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	577;"	d
CYBLE_GATT_SER_CNFG_BROADCAST	.\Design02.cydsn\codegentemp\BLE_gatt.h	577;"	d
CYBLE_GATT_SER_CNFG_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	578;"	d
CYBLE_GATT_SER_CNFG_DEFAULT	.\Design02.cydsn\codegentemp\BLE_gatt.h	578;"	d
CYBLE_GATT_SIGNED_WRITE_CMD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_SIGNED_WRITE_CMD = 0xD2,$/;"	e	enum:__anon182
CYBLE_GATT_SIGNED_WRITE_CMD	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_SIGNED_WRITE_CMD = 0xD2,$/;"	e	enum:__anon60
CYBLE_GATT_UNKNOWN_PDU_IND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_UNKNOWN_PDU_IND = 0xFFu$/;"	e	enum:__anon182
CYBLE_GATT_UNKNOWN_PDU_IND	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_UNKNOWN_PDU_IND = 0xFFu$/;"	e	enum:__anon60
CYBLE_GATT_USER_DESCRIPTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	41;"	d
CYBLE_GATT_USER_DESCRIPTION	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	41;"	d
CYBLE_GATT_VALUE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_VALUE_T;$/;"	t	typeref:struct:__anon187
CYBLE_GATT_VALUE_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_VALUE_T;$/;"	t	typeref:struct:__anon65
CYBLE_GATT_WRITE_CMD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_CMD = 0x52u,$/;"	e	enum:__anon182
CYBLE_GATT_WRITE_CMD	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_CMD = 0x52u,$/;"	e	enum:__anon60
CYBLE_GATT_WRITE_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_WRITE_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_REQ,$/;"	e	enum:__anon60
CYBLE_GATT_WRITE_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_WRITE_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_WRITE_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_XCHG_MTU_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_GATT_XCHG_MTU_PARAM_T;$/;"	t	typeref:struct:__anon190
CYBLE_GATT_XCHG_MTU_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_GATT_XCHG_MTU_PARAM_T;$/;"	t	typeref:struct:__anon68
CYBLE_GATT_XCHNG_MTU_RSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_XCHNG_MTU_RSP,$/;"	e	enum:__anon182
CYBLE_GATT_XCHNG_MTU_RSP	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_XCHNG_MTU_RSP,$/;"	e	enum:__anon60
CYBLE_GATT_XCNHG_MTU_REQ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_GATT_XCNHG_MTU_REQ,$/;"	e	enum:__anon182
CYBLE_GATT_XCNHG_MTU_REQ	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_GATT_XCNHG_MTU_REQ,$/;"	e	enum:__anon60
CYBLE_GENERIC_TO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^	CYBLE_GENERIC_TO$/;"	e	enum:__anon214
CYBLE_GENERIC_TO	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^	CYBLE_GENERIC_TO$/;"	e	enum:__anon92
CYBLE_GapcCheckCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2296;"	d
CYBLE_GapcCheckCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2296;"	d
CYBLE_HAL_FLASH_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	59;"	d
CYBLE_HAL_FLASH_BASE_ADDR	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	59;"	d
CYBLE_HAL_FLASH_END_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	61;"	d
CYBLE_HAL_FLASH_END_ADDR	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	61;"	d
CYBLE_HAL_FLASH_ROWS_IN_ARRAY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	63;"	d
CYBLE_HAL_FLASH_ROWS_IN_ARRAY	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	63;"	d
CYBLE_HAL_FLASH_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	60;"	d
CYBLE_HAL_FLASH_SIZE	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	60;"	d
CYBLE_HCI	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	59;"	d
CYBLE_HCI	.\Design02.cydsn\codegentemp\BLE.h	59;"	d
CYBLE_HIGH_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	69;"	d
CYBLE_HIGH_ALERT	.\Design02.cydsn\codegentemp\BLE_gatt.h	69;"	d
CYBLE_IO_CAPABILITY	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	128;"	d
CYBLE_IO_CAPABILITY	.\Design02.cydsn\codegentemp\BLE.h	128;"	d
CYBLE_IS_BROADCAST_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	808;"	d
CYBLE_IS_BROADCAST_ENABLED	.\Design02.cydsn\codegentemp\BLE_gatt.h	808;"	d
CYBLE_IS_BROADCAST_ENABLED_IN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	804;"	d
CYBLE_IS_BROADCAST_ENABLED_IN_PTR	.\Design02.cydsn\codegentemp\BLE_gatt.h	804;"	d
CYBLE_IS_BROADCAST_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	800;"	d
CYBLE_IS_BROADCAST_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_gatt.h	800;"	d
CYBLE_IS_INDICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	796;"	d
CYBLE_IS_INDICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_gatt.h	796;"	d
CYBLE_IS_INDICATION_ENABLED_IN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	792;"	d
CYBLE_IS_INDICATION_ENABLED_IN_PTR	.\Design02.cydsn\codegentemp\BLE_gatt.h	792;"	d
CYBLE_IS_INDICATION_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	788;"	d
CYBLE_IS_INDICATION_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_gatt.h	788;"	d
CYBLE_IS_NOTIFICATION_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	784;"	d
CYBLE_IS_NOTIFICATION_ENABLED	.\Design02.cydsn\codegentemp\BLE_gatt.h	784;"	d
CYBLE_IS_NOTIFICATION_ENABLED_IN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	780;"	d
CYBLE_IS_NOTIFICATION_ENABLED_IN_PTR	.\Design02.cydsn\codegentemp\BLE_gatt.h	780;"	d
CYBLE_IS_NOTIFICATION_SUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	776;"	d
CYBLE_IS_NOTIFICATION_SUPPORTED	.\Design02.cydsn\codegentemp\BLE_gatt.h	776;"	d
CYBLE_IS_RELIABLE_WRITE_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	816;"	d
CYBLE_IS_RELIABLE_WRITE_ENABLED	.\Design02.cydsn\codegentemp\BLE_gatt.h	816;"	d
CYBLE_IS_RELIABLE_WRITE_ENABLED_IN_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	812;"	d
CYBLE_IS_RELIABLE_WRITE_ENABLED_IN_PTR	.\Design02.cydsn\codegentemp\BLE_gatt.h	812;"	d
CYBLE_KEY_EXCHANGE_INFO_REQUEST_REPLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_KEY_EXCHANGE_INFO_REQUEST_REPLY,$/;"	e	enum:__anon135
CYBLE_KEY_EXCHANGE_INFO_REQUEST_REPLY	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_KEY_EXCHANGE_INFO_REQUEST_REPLY,$/;"	e	enum:__anon13
CYBLE_L2CAP_CBFC_CHANNEL_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	66;"	d
CYBLE_L2CAP_CBFC_CHANNEL_SIZE	.\Design02.cydsn\codegentemp\BLE_Stack.h	66;"	d
CYBLE_L2CAP_CBFC_CONNECT_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONNECT_PARAM_T;$/;"	t	typeref:struct:__anon217
CYBLE_L2CAP_CBFC_CONNECT_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONNECT_PARAM_T;$/;"	t	typeref:struct:__anon95
CYBLE_L2CAP_CBFC_CONN_CNF_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONN_CNF_PARAM_T;$/;"	t	typeref:struct:__anon219
CYBLE_L2CAP_CBFC_CONN_CNF_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONN_CNF_PARAM_T;$/;"	t	typeref:struct:__anon97
CYBLE_L2CAP_CBFC_CONN_IND_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONN_IND_PARAM_T;$/;"	t	typeref:struct:__anon218
CYBLE_L2CAP_CBFC_CONN_IND_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_CONN_IND_PARAM_T;$/;"	t	typeref:struct:__anon96
CYBLE_L2CAP_CBFC_DATA_WRITE_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_DATA_WRITE_PARAM_T;$/;"	t	typeref:struct:__anon224
CYBLE_L2CAP_CBFC_DATA_WRITE_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_DATA_WRITE_PARAM_T;$/;"	t	typeref:struct:__anon102
CYBLE_L2CAP_CBFC_DISCONN_CNF_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_DISCONN_CNF_PARAM_T;$/;"	t	typeref:struct:__anon220
CYBLE_L2CAP_CBFC_DISCONN_CNF_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_DISCONN_CNF_PARAM_T;$/;"	t	typeref:struct:__anon98
CYBLE_L2CAP_CBFC_LOW_RX_CREDIT_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_LOW_RX_CREDIT_PARAM_T;$/;"	t	typeref:struct:__anon222
CYBLE_L2CAP_CBFC_LOW_RX_CREDIT_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_LOW_RX_CREDIT_PARAM_T;$/;"	t	typeref:struct:__anon100
CYBLE_L2CAP_CBFC_LOW_TX_CREDIT_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_LOW_TX_CREDIT_PARAM_T;$/;"	t	typeref:struct:__anon223
CYBLE_L2CAP_CBFC_LOW_TX_CREDIT_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_LOW_TX_CREDIT_PARAM_T;$/;"	t	typeref:struct:__anon101
CYBLE_L2CAP_CBFC_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	171;"	d
CYBLE_L2CAP_CBFC_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	171;"	d
CYBLE_L2CAP_CBFC_RX_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_RX_PARAM_T;$/;"	t	typeref:struct:__anon221
CYBLE_L2CAP_CBFC_RX_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_CBFC_RX_PARAM_T;$/;"	t	typeref:struct:__anon99
CYBLE_L2CAP_COMMAND_NOT_UNDERSTOOD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_COMMAND_NOT_UNDERSTOOD = 0x0000u,$/;"	e	enum:__anon215
CYBLE_L2CAP_COMMAND_NOT_UNDERSTOOD	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_COMMAND_NOT_UNDERSTOOD = 0x0000u,$/;"	e	enum:__anon93
CYBLE_L2CAP_COMMAND_REJ_REASON_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_COMMAND_REJ_REASON_T;$/;"	t	typeref:enum:__anon215
CYBLE_L2CAP_COMMAND_REJ_REASON_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_COMMAND_REJ_REASON_T;$/;"	t	typeref:enum:__anon93
CYBLE_L2CAP_CONFIG_POS_CHANNEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	90;"	d
CYBLE_L2CAP_CONFIG_POS_CHANNEL	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	90;"	d
CYBLE_L2CAP_CONFIG_POS_PSM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	87;"	d
CYBLE_L2CAP_CONFIG_POS_PSM	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	87;"	d
CYBLE_L2CAP_CONFIG_POS_SIG_TO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	93;"	d
CYBLE_L2CAP_CONFIG_POS_SIG_TO	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	93;"	d
CYBLE_L2CAP_CONNECTION_PENDING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	68;"	d
CYBLE_L2CAP_CONNECTION_PENDING	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	68;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_AUTHENTICATION_INSUFFICIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	72;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_AUTHENTICATION_INSUFFICIENT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	72;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_AUTHORIZATION_INSUFFICIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	73;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_AUTHORIZATION_INSUFFICIENT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	73;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_ENC_KEY_SIZE_INSUFFICIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	74;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_ENC_KEY_SIZE_INSUFFICIENT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	74;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_NO_RESOURCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	71;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_NO_RESOURCE	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	71;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_PSM_UNSUPPORTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	69;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_PSM_UNSUPPORTED	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	69;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_SECURITY_BLOCK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	70;"	d
CYBLE_L2CAP_CONNECTION_REFUSED_SECURITY_BLOCK	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	70;"	d
CYBLE_L2CAP_CONNECTION_SUCCESSFUL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	67;"	d
CYBLE_L2CAP_CONNECTION_SUCCESSFUL	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	67;"	d
CYBLE_L2CAP_CONN_PARAM_ACCEPTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	81;"	d
CYBLE_L2CAP_CONN_PARAM_ACCEPTED	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	81;"	d
CYBLE_L2CAP_CONN_PARAM_REJECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	84;"	d
CYBLE_L2CAP_CONN_PARAM_REJECTED	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	84;"	d
CYBLE_L2CAP_CREDIT_MODE_HDR_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	64;"	d
CYBLE_L2CAP_CREDIT_MODE_HDR_LEN	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	64;"	d
CYBLE_L2CAP_HDR_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	63;"	d
CYBLE_L2CAP_HDR_LEN	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	63;"	d
CYBLE_L2CAP_HDR_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	62;"	d
CYBLE_L2CAP_HDR_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	62;"	d
CYBLE_L2CAP_INVALID_CID_IN_REQUEST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_INVALID_CID_IN_REQUEST$/;"	e	enum:__anon215
CYBLE_L2CAP_INVALID_CID_IN_REQUEST	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_INVALID_CID_IN_REQUEST$/;"	e	enum:__anon93
CYBLE_L2CAP_LOGICAL_CHANNEL_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	173;"	d
CYBLE_L2CAP_LOGICAL_CHANNEL_COUNT	.\Design02.cydsn\codegentemp\BLE.h	173;"	d
CYBLE_L2CAP_MPS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	166;"	d
CYBLE_L2CAP_MPS	.\Design02.cydsn\codegentemp\BLE.h	166;"	d
CYBLE_L2CAP_MPS_MAX_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	123;"	d
CYBLE_L2CAP_MPS_MAX_VALUE	.\Design02.cydsn\codegentemp\BLE_Stack.h	123;"	d
CYBLE_L2CAP_MPS_MIN_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	121;"	d
CYBLE_L2CAP_MPS_MIN_VALUE	.\Design02.cydsn\codegentemp\BLE_Stack.h	121;"	d
CYBLE_L2CAP_MPS_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	167;"	d
CYBLE_L2CAP_MPS_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	167;"	d
CYBLE_L2CAP_MTU	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	162;"	d
CYBLE_L2CAP_MTU	.\Design02.cydsn\codegentemp\BLE.h	162;"	d
CYBLE_L2CAP_MTU_MAX_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	119;"	d
CYBLE_L2CAP_MTU_MAX_VALUE	.\Design02.cydsn\codegentemp\BLE_Stack.h	119;"	d
CYBLE_L2CAP_MTU_MIN_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	113;"	d
CYBLE_L2CAP_MTU_MIN_VALUE	.\Design02.cydsn\codegentemp\BLE_Stack.h	113;"	d
CYBLE_L2CAP_MTU_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	163;"	d
CYBLE_L2CAP_MTU_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	163;"	d
CYBLE_L2CAP_PSM_3DSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	56;"	d
CYBLE_L2CAP_PSM_3DSP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	56;"	d
CYBLE_L2CAP_PSM_ATT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	55;"	d
CYBLE_L2CAP_PSM_ATT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	55;"	d
CYBLE_L2CAP_PSM_AVCTP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	51;"	d
CYBLE_L2CAP_PSM_AVCTP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	51;"	d
CYBLE_L2CAP_PSM_AVCTP_BROWSING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	53;"	d
CYBLE_L2CAP_PSM_AVCTP_BROWSING	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	53;"	d
CYBLE_L2CAP_PSM_AVDTP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	52;"	d
CYBLE_L2CAP_PSM_AVDTP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	52;"	d
CYBLE_L2CAP_PSM_BNEP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	47;"	d
CYBLE_L2CAP_PSM_BNEP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	47;"	d
CYBLE_L2CAP_PSM_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	175;"	d
CYBLE_L2CAP_PSM_COUNT	.\Design02.cydsn\codegentemp\BLE.h	175;"	d
CYBLE_L2CAP_PSM_HID_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	48;"	d
CYBLE_L2CAP_PSM_HID_CONTROL	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	48;"	d
CYBLE_L2CAP_PSM_HID_INTERRUPT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	49;"	d
CYBLE_L2CAP_PSM_HID_INTERRUPT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	49;"	d
CYBLE_L2CAP_PSM_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	60;"	d
CYBLE_L2CAP_PSM_INVALID	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	60;"	d
CYBLE_L2CAP_PSM_LE_PSM_IPSP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	57;"	d
CYBLE_L2CAP_PSM_LE_PSM_IPSP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	57;"	d
CYBLE_L2CAP_PSM_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	169;"	d
CYBLE_L2CAP_PSM_PLUS_L2CAP_MEM_EXT	.\Design02.cydsn\codegentemp\BLE.h	169;"	d
CYBLE_L2CAP_PSM_RFCOMM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	44;"	d
CYBLE_L2CAP_PSM_RFCOMM	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	44;"	d
CYBLE_L2CAP_PSM_SDP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	43;"	d
CYBLE_L2CAP_PSM_SDP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	43;"	d
CYBLE_L2CAP_PSM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	65;"	d
CYBLE_L2CAP_PSM_SIZE	.\Design02.cydsn\codegentemp\BLE_Stack.h	65;"	d
CYBLE_L2CAP_PSM_TCS_BIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	45;"	d
CYBLE_L2CAP_PSM_TCS_BIN	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	45;"	d
CYBLE_L2CAP_PSM_TCS_BIN_CORDLESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	46;"	d
CYBLE_L2CAP_PSM_TCS_BIN_CORDLESS	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	46;"	d
CYBLE_L2CAP_PSM_UDI_C_PLANE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	54;"	d
CYBLE_L2CAP_PSM_UDI_C_PLANE	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	54;"	d
CYBLE_L2CAP_PSM_UPNP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	50;"	d
CYBLE_L2CAP_PSM_UPNP	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	50;"	d
CYBLE_L2CAP_RESULT_COMMAND_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_COMMAND_TIMEOUT = 0x2318u,$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_COMMAND_TIMEOUT	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_COMMAND_TIMEOUT = 0x2318u,$/;"	e	enum:__anon94
CYBLE_L2CAP_RESULT_CREDIT_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_CREDIT_OVERFLOW = 0x2373u,$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_CREDIT_OVERFLOW	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_CREDIT_OVERFLOW = 0x2373u,$/;"	e	enum:__anon94
CYBLE_L2CAP_RESULT_INCORRECT_SDU_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_INCORRECT_SDU_LENGTH = 0x2347u,$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_INCORRECT_SDU_LENGTH	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_INCORRECT_SDU_LENGTH = 0x2347u,$/;"	e	enum:__anon94
CYBLE_L2CAP_RESULT_NOT_ENOUGH_CREDITS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_NOT_ENOUGH_CREDITS = 0x2371u,$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_NOT_ENOUGH_CREDITS	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_NOT_ENOUGH_CREDITS = 0x2371u,$/;"	e	enum:__anon94
CYBLE_L2CAP_RESULT_PARAM_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^}CYBLE_L2CAP_RESULT_PARAM_T;$/;"	t	typeref:enum:__anon216
CYBLE_L2CAP_RESULT_PARAM_T	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^}CYBLE_L2CAP_RESULT_PARAM_T;$/;"	t	typeref:enum:__anon94
CYBLE_L2CAP_RESULT_SUCCESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_SUCCESS = 0x0000u,$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_SUCCESS	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_SUCCESS = 0x0000u,$/;"	e	enum:__anon94
CYBLE_L2CAP_RESULT_UNACCEPTABLE_CREDIT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_UNACCEPTABLE_CREDIT_VALUE = 0x2374u$/;"	e	enum:__anon216
CYBLE_L2CAP_RESULT_UNACCEPTABLE_CREDIT_VALUE	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_UNACCEPTABLE_CREDIT_VALUE = 0x2374u$/;"	e	enum:__anon94
CYBLE_L2CAP_SIGNALLING_MTU_EXCEEDED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_SIGNALLING_MTU_EXCEEDED,$/;"	e	enum:__anon215
CYBLE_L2CAP_SIGNALLING_MTU_EXCEEDED	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_SIGNALLING_MTU_EXCEEDED,$/;"	e	enum:__anon93
CYBLE_LL_ADV_CH_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_ADV_CH_TYPE = 0x00u,$/;"	e	enum:__anon155
CYBLE_LL_ADV_CH_TYPE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_ADV_CH_TYPE = 0x00u,$/;"	e	enum:__anon33
CYBLE_LL_CONN_CH_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_CONN_CH_TYPE,$/;"	e	enum:__anon155
CYBLE_LL_CONN_CH_TYPE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_CONN_CH_TYPE,$/;"	e	enum:__anon33
CYBLE_LL_ECO_CLK_DIV_1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_ECO_CLK_DIV_1 = 0x00u,$/;"	e	enum:__anon158
CYBLE_LL_ECO_CLK_DIV_1	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_ECO_CLK_DIV_1 = 0x00u,$/;"	e	enum:__anon36
CYBLE_LL_ECO_CLK_DIV_2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_2,$/;"	e	enum:__anon158
CYBLE_LL_ECO_CLK_DIV_2	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_2,$/;"	e	enum:__anon36
CYBLE_LL_ECO_CLK_DIV_4	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_4,$/;"	e	enum:__anon158
CYBLE_LL_ECO_CLK_DIV_4	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_4,$/;"	e	enum:__anon36
CYBLE_LL_ECO_CLK_DIV_8	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_8,$/;"	e	enum:__anon158
CYBLE_LL_ECO_CLK_DIV_8	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_8,$/;"	e	enum:__anon36
CYBLE_LL_ECO_CLK_DIV_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_INVALID$/;"	e	enum:__anon158
CYBLE_LL_ECO_CLK_DIV_INVALID	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^	CYBLE_LL_ECO_CLK_DIV_INVALID$/;"	e	enum:__anon36
CYBLE_LL_MAX_CH_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_MAX_CH_TYPE$/;"	e	enum:__anon155
CYBLE_LL_MAX_CH_TYPE	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_MAX_CH_TYPE$/;"	e	enum:__anon33
CYBLE_LL_PWR_LVL_0_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_0_DBM,           $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_0_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_0_DBM,           $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_3_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_3_DBM,           $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_3_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_3_DBM,           $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_MAX$/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_MAX	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_MAX$/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_12_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_12_DBM,         $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_12_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_12_DBM,         $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_18_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_18_DBM = 0x01u, $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_18_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_18_DBM = 0x01u, $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_1_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_1_DBM,          $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_1_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_1_DBM,          $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_2_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_2_DBM,          $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_2_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_2_DBM,          $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_3_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_3_DBM,          $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_3_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_3_DBM,          $/;"	e	enum:__anon32
CYBLE_LL_PWR_LVL_NEG_6_DBM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_6_DBM,          $/;"	e	enum:__anon154
CYBLE_LL_PWR_LVL_NEG_6_DBM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_PWR_LVL_NEG_6_DBM,          $/;"	e	enum:__anon32
CYBLE_LL_SCA_000_TO_020_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_000_TO_020_PPM,    $/;"	e	enum:__anon157
CYBLE_LL_SCA_000_TO_020_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_000_TO_020_PPM,    $/;"	e	enum:__anon35
CYBLE_LL_SCA_021_TO_030_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_021_TO_030_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_021_TO_030_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_021_TO_030_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_031_TO_050_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_031_TO_050_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_031_TO_050_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_031_TO_050_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_051_TO_075_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_051_TO_075_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_051_TO_075_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_051_TO_075_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_076_TO_100_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_076_TO_100_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_076_TO_100_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_076_TO_100_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_101_TO_150_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_101_TO_150_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_101_TO_150_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_101_TO_150_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_151_TO_250_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_151_TO_250_PPM,$/;"	e	enum:__anon157
CYBLE_LL_SCA_151_TO_250_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_151_TO_250_PPM,$/;"	e	enum:__anon35
CYBLE_LL_SCA_251_TO_500_PPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_251_TO_500_PPM = 0x00u,$/;"	e	enum:__anon157
CYBLE_LL_SCA_251_TO_500_PPM	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_251_TO_500_PPM = 0x00u,$/;"	e	enum:__anon35
CYBLE_LL_SCA_IN_PPM_INVALID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_LL_SCA_IN_PPM_INVALID$/;"	e	enum:__anon157
CYBLE_LL_SCA_IN_PPM_INVALID	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_LL_SCA_IN_PPM_INVALID$/;"	e	enum:__anon35
CYBLE_LONG_TERM_KEY_REQUEST_REPLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_LONG_TERM_KEY_REQUEST_REPLY,$/;"	e	enum:__anon135
CYBLE_LONG_TERM_KEY_REQUEST_REPLY	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_LONG_TERM_KEY_REQUEST_REPLY,$/;"	e	enum:__anon13
CYBLE_LP_MODE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_LP_MODE_T;$/;"	t	typeref:enum:__anon152
CYBLE_LP_MODE_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_LP_MODE_T;$/;"	t	typeref:enum:__anon30
CYBLE_M0S8BLESS_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	351;"	d
CYBLE_M0S8BLESS_VERSION	.\Design02.cydsn\codegentemp\BLE.h	351;"	d
CYBLE_MAX_WHITELIST_ENTRIES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	89;"	d
CYBLE_MAX_WHITELIST_ENTRIES	.\Design02.cydsn\codegentemp\BLE_StackGap.h	89;"	d
CYBLE_MEM_EXT_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	61;"	d
CYBLE_MEM_EXT_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	61;"	d
CYBLE_MILD_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	68;"	d
CYBLE_MILD_ALERT	.\Design02.cydsn\codegentemp\BLE_gatt.h	68;"	d
CYBLE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	57;"	d
CYBLE_MODE	.\Design02.cydsn\codegentemp\BLE.h	57;"	d
CYBLE_MODE_HCI	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	61;"	d
CYBLE_MODE_HCI	.\Design02.cydsn\codegentemp\BLE.h	61;"	d
CYBLE_MODE_PROFILE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	60;"	d
CYBLE_MODE_PROFILE	.\Design02.cydsn\codegentemp\BLE.h	60;"	d
CYBLE_NO_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	67;"	d
CYBLE_NO_ALERT	.\Design02.cydsn\codegentemp\BLE_gatt.h	67;"	d
CYBLE_NULL_CHARCTER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	661;"	d
CYBLE_NULL_CHARCTER	.\Design02.cydsn\codegentemp\BLE_gatt.h	661;"	d
CYBLE_PAIRING_METHOD	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	129;"	d
CYBLE_PAIRING_METHOD	.\Design02.cydsn\codegentemp\BLE.h	129;"	d
CYBLE_PASSKEY_ENTRY_REQUEST_REPLY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_PASSKEY_ENTRY_REQUEST_REPLY,$/;"	e	enum:__anon135
CYBLE_PASSKEY_ENTRY_REQUEST_REPLY	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_PASSKEY_ENTRY_REQUEST_REPLY,$/;"	e	enum:__anon13
CYBLE_PDU_DATA_LEN_EIGHT_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	592;"	d
CYBLE_PDU_DATA_LEN_EIGHT_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	592;"	d
CYBLE_PDU_DATA_LEN_FIVE_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	589;"	d
CYBLE_PDU_DATA_LEN_FIVE_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	589;"	d
CYBLE_PDU_DATA_LEN_FOUR_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	588;"	d
CYBLE_PDU_DATA_LEN_FOUR_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	588;"	d
CYBLE_PDU_DATA_LEN_NINE_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	593;"	d
CYBLE_PDU_DATA_LEN_NINE_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	593;"	d
CYBLE_PDU_DATA_LEN_ONE_BYTE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	585;"	d
CYBLE_PDU_DATA_LEN_ONE_BYTE	.\Design02.cydsn\codegentemp\BLE_gatt.h	585;"	d
CYBLE_PDU_DATA_LEN_SEVEN_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	591;"	d
CYBLE_PDU_DATA_LEN_SEVEN_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	591;"	d
CYBLE_PDU_DATA_LEN_SIX_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	590;"	d
CYBLE_PDU_DATA_LEN_SIX_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	590;"	d
CYBLE_PDU_DATA_LEN_THREE_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	587;"	d
CYBLE_PDU_DATA_LEN_THREE_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	587;"	d
CYBLE_PDU_DATA_LEN_TWO_BYTES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	586;"	d
CYBLE_PDU_DATA_LEN_TWO_BYTES	.\Design02.cydsn\codegentemp\BLE_gatt.h	586;"	d
CYBLE_PDU_DATA_LEN_ZERO	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	338;"	d
CYBLE_PDU_DATA_LEN_ZERO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	584;"	d
CYBLE_PDU_DATA_LEN_ZERO	.\Design02.cydsn\codegentemp\BLE.h	338;"	d
CYBLE_PDU_DATA_LEN_ZERO	.\Design02.cydsn\codegentemp\BLE_gatt.h	584;"	d
CYBLE_PENDING_CCCD_FLASH_WRITE_BIT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	379;"	d
CYBLE_PENDING_CCCD_FLASH_WRITE_BIT	.\Design02.cydsn\codegentemp\BLE.h	379;"	d
CYBLE_PENDING_STACK_FLASH_WRITE_BIT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	378;"	d
CYBLE_PENDING_STACK_FLASH_WRITE_BIT	.\Design02.cydsn\codegentemp\BLE.h	378;"	d
CYBLE_PROFILE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	58;"	d
CYBLE_PROFILE	.\Design02.cydsn\codegentemp\BLE.h	58;"	d
CYBLE_SCANNING_CUSTOM	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	373;"	d
CYBLE_SCANNING_CUSTOM	.\Design02.cydsn\codegentemp\BLE.h	373;"	d
CYBLE_SCANNING_FAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	371;"	d
CYBLE_SCANNING_FAST	.\Design02.cydsn\codegentemp\BLE.h	371;"	d
CYBLE_SCANNING_SLOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	372;"	d
CYBLE_SCANNING_SLOW	.\Design02.cydsn\codegentemp\BLE.h	372;"	d
CYBLE_SCCD_BROADCAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	534;"	d
CYBLE_SCCD_BROADCAST	.\Design02.cydsn\codegentemp\BLE_gatt.h	534;"	d
CYBLE_SCCD_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	533;"	d
CYBLE_SCCD_DEFAULT	.\Design02.cydsn\codegentemp\BLE_gatt.h	533;"	d
CYBLE_SCCD_LEN	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	535;"	d
CYBLE_SCCD_LEN	.\Design02.cydsn\codegentemp\BLE_gatt.h	535;"	d
CYBLE_SCDI_ANCS_DS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANCS_DS,$/;"	e	enum:__anon140
CYBLE_SCDI_ANCS_DS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANCS_DS,$/;"	e	enum:__anon18
CYBLE_SCDI_ANCS_NS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANCS_NS,$/;"	e	enum:__anon140
CYBLE_SCDI_ANCS_NS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANCS_NS,$/;"	e	enum:__anon18
CYBLE_SCDI_ANS_ALERT_NTF_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_ALERT_NTF_CONTROL_POINT,                 \/**< Alert Notification Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ANS_ALERT_NTF_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_ALERT_NTF_CONTROL_POINT,                 \/**< Alert Notification Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ANS_NEW_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_NEW_ALERT,                               \/**< New Alert Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ANS_NEW_ALERT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_NEW_ALERT,                               \/**< New Alert Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ANS_SUPPORTED_NEW_ALERT_CAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_SUPPORTED_NEW_ALERT_CAT,                 \/**< Supported New Alert Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ANS_SUPPORTED_NEW_ALERT_CAT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_SUPPORTED_NEW_ALERT_CAT,                 \/**< Supported New Alert Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ANS_SUPPORTED_UNREAD_ALERT_CAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_SUPPORTED_UNREAD_ALERT_CAT,              \/**< Supported Unread Alert Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ANS_SUPPORTED_UNREAD_ALERT_CAT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_SUPPORTED_UNREAD_ALERT_CAT,              \/**< Supported Unread Alert Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ANS_UNREAD_ALERT_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_UNREAD_ALERT_STATUS,                     \/**< Unread Alert Status Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ANS_UNREAD_ALERT_STATUS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ANS_UNREAD_ALERT_STATUS,                     \/**< Unread Alert Status Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BAS_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BAS_LEVEL,                                   \/**< Battery level Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BAS_LEVEL	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BAS_LEVEL,                                   \/**< Battery level Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BAS_LEVEL_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BAS_LEVEL_END = CYBLE_SCDI_BAS_LEVEL + CYBLE_BASC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon140
CYBLE_SCDI_BAS_LEVEL_END	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BAS_LEVEL_END = CYBLE_SCDI_BAS_LEVEL + CYBLE_BASC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon18
CYBLE_SCDI_BCS_BODY_COMPOSITION_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BCS_BODY_COMPOSITION_FEATURE,                \/**< Body Composition Feature Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BCS_BODY_COMPOSITION_FEATURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BCS_BODY_COMPOSITION_FEATURE,                \/**< Body Composition Feature Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BCS_BODY_COMPOSITION_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BCS_BODY_COMPOSITION_MEASUREMENT,            \/**< Body Composition Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BCS_BODY_COMPOSITION_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BCS_BODY_COMPOSITION_MEASUREMENT,            \/**< Body Composition Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BLS_BPM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BLS_BPM,                                     \/**< Blood Pressure Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BLS_BPM	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BLS_BPM,                                     \/**< Blood Pressure Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BLS_ICP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BLS_ICP,                                     \/**< Intermediate Cuff Pressure Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BLS_ICP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BLS_ICP,                                     \/**< Intermediate Cuff Pressure Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_BMS_BMCP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_BMS_BMCP,                                    \/**< Bond Management Control Point characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_BMS_BMCP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_BMS_BMCP,                                    \/**< Bond Management Control Point characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CGMS_CGMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_CGMT,                                   \/**< CGM Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CGMS_CGMT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_CGMT,                                   \/**< CGM Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CGMS_RACP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_RACP,                                   \/**< Record Access Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CGMS_RACP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_RACP,                                   \/**< Record Access Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CGMS_SOCP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_SOCP,                                   \/**< CGM Specific Ops Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CGMS_SOCP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CGMS_SOCP,                                   \/**< CGM Specific Ops Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_COUNT \/**< Total count of descriptors *\/$/;"	e	enum:__anon140
CYBLE_SCDI_COUNT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_COUNT \/**< Total count of descriptors *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CPS_POWER_CP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_CP,                                \/**< Cycling Power Control Point characteristic *\/ $/;"	e	enum:__anon140
CYBLE_SCDI_CPS_POWER_CP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_CP,                                \/**< Cycling Power Control Point characteristic *\/ $/;"	e	enum:__anon18
CYBLE_SCDI_CPS_POWER_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_FEATURE,                           \/**< Cycling Power Feature characteristic *\/ $/;"	e	enum:__anon140
CYBLE_SCDI_CPS_POWER_FEATURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_FEATURE,                           \/**< Cycling Power Feature characteristic *\/ $/;"	e	enum:__anon18
CYBLE_SCDI_CPS_POWER_MEASURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_MEASURE,                           \/**< Cycling Power Measurement characteristic *\/ $/;"	e	enum:__anon140
CYBLE_SCDI_CPS_POWER_MEASURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_MEASURE,                           \/**< Cycling Power Measurement characteristic *\/ $/;"	e	enum:__anon18
CYBLE_SCDI_CPS_POWER_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_VECTOR,                            \/**< Cycling Power Vector characteristic *\/ $/;"	e	enum:__anon140
CYBLE_SCDI_CPS_POWER_VECTOR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_POWER_VECTOR,                            \/**< Cycling Power Vector characteristic *\/ $/;"	e	enum:__anon18
CYBLE_SCDI_CPS_SENSOR_LOCATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_SENSOR_LOCATION,                         \/**< Sensor Location characteristic *\/ $/;"	e	enum:__anon140
CYBLE_SCDI_CPS_SENSOR_LOCATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CPS_SENSOR_LOCATION,                         \/**< Sensor Location characteristic *\/ $/;"	e	enum:__anon18
CYBLE_SCDI_CSCS_CSC_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_CSC_FEATURE,                            \/**<  Cycling Speed and Cadence CSC Feature Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CSCS_CSC_FEATURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_CSC_FEATURE,                            \/**<  Cycling Speed and Cadence CSC Feature Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CSCS_CSC_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_CSC_MEASUREMENT,                        \/**<  Cycling Speed and Cadence Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CSCS_CSC_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_CSC_MEASUREMENT,                        \/**<  Cycling Speed and Cadence Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CSCS_SC_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_SC_CONTROL_POINT,                       \/**<  SC Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CSCS_SC_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_SC_CONTROL_POINT,                       \/**<  SC Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CSCS_SENSOR_LOCATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_SENSOR_LOCATION,                        \/**<  Cycling Speed and Cadence Sensor Location$/;"	e	enum:__anon140
CYBLE_SCDI_CSCS_SENSOR_LOCATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CSCS_SENSOR_LOCATION,                        \/**<  Cycling Speed and Cadence Sensor Location$/;"	e	enum:__anon18
CYBLE_SCDI_CTS_CURRENT_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CTS_CURRENT_TIME,                            \/**< Current Time Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CTS_CURRENT_TIME	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CTS_CURRENT_TIME,                            \/**< Current Time Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_CUSTOM_CHARACTERISTICS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_CUSTOM_CHARACTERISTICS,                      \/**< Custom service characteristics discovery *\/$/;"	e	enum:__anon140
CYBLE_SCDI_CUSTOM_CHARACTERISTICS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_CUSTOM_CHARACTERISTICS,                      \/**< Custom service characteristics discovery *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED,                \/**< Descriptor Value Changed Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED,                \/**< Descriptor Value Changed Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_ESS_END_CHAR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_ESS_END_CHAR = CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED + CYBLE_ES_TOTAL_CHAR_COUNT,$/;"	e	enum:__anon140
CYBLE_SCDI_ESS_END_CHAR	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_ESS_END_CHAR = CYBLE_SCDI_ESS_DESCRIPTOR_VALUE_CHANGED + CYBLE_ES_TOTAL_CHAR_COUNT,$/;"	e	enum:__anon18
CYBLE_SCDI_GATT_SERVICE_CHANGED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_GATT_SERVICE_CHANGED,                        \/**< Service Changed characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_GATT_SERVICE_CHANGED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_GATT_SERVICE_CHANGED,                        \/**< Service Changed characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_GLS_GLMC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_GLMC,                                    \/**< Glucose Measurement Context Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_GLS_GLMC	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_GLMC,                                    \/**< Glucose Measurement Context Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_GLS_GLMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_GLMT,                                    \/**< Glucose Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_GLS_GLMT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_GLMT,                                    \/**< Glucose Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_GLS_RACP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_RACP,                                    \/**< Record Access Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_GLS_RACP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_GLS_RACP,                                    \/**< Record Access Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_BOOT_KYBRD_IN_REP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_KYBRD_IN_REP,                      \/**< Boot Keyboard Input Report Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_BOOT_KYBRD_IN_REP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_KYBRD_IN_REP,                      \/**< Boot Keyboard Input Report Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_BOOT_KYBRD_OUT_REP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_KYBRD_OUT_REP,                     \/**< Boot Keyboard Output Report Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_BOOT_KYBRD_OUT_REP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_KYBRD_OUT_REP,                     \/**< Boot Keyboard Output Report Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_BOOT_MOUSE_IN_REP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_MOUSE_IN_REP,                      \/**< Boot Mouse Input Report Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_BOOT_MOUSE_IN_REP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_BOOT_MOUSE_IN_REP,                      \/**< Boot Mouse Input Report Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_REPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT,                                 \/**< Report Characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_REPORT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT,                                 \/**< Report Characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_REPORT_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT_END = CYBLE_SCDI_HIDS_REPORT + CYBLE_HIDSC_REPORT_COUNT - 1u,$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_REPORT_END	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT_END = CYBLE_SCDI_HIDS_REPORT + CYBLE_HIDSC_REPORT_COUNT - 1u,$/;"	e	enum:__anon18
CYBLE_SCDI_HIDS_REPORT_MAP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT_MAP,                             \/**< Report Map Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HIDS_REPORT_MAP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HIDS_REPORT_MAP,                             \/**< Report Map Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HRS_HRM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HRS_HRM,                                     \/**< Heart Rate Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HRS_HRM	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HRS_HRM,                                     \/**< Heart Rate Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HTS_INTERM_TEMP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_INTERM_TEMP,                             \/**< Intermediate Temperature characteristic index*\/$/;"	e	enum:__anon140
CYBLE_SCDI_HTS_INTERM_TEMP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_INTERM_TEMP,                             \/**< Intermediate Temperature characteristic index*\/$/;"	e	enum:__anon18
CYBLE_SCDI_HTS_MEASURE_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_MEASURE_INTERVAL,                        \/**< Measurement Interval characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HTS_MEASURE_INTERVAL	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_MEASURE_INTERVAL,                        \/**< Measurement Interval characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HTS_TEMP_MEASURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_TEMP_MEASURE,                            \/**< Temperature Measurement characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HTS_TEMP_MEASURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_TEMP_MEASURE,                            \/**< Temperature Measurement characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_HTS_TEMP_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_TEMP_TYPE,                               \/**< Temperature Type characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_HTS_TEMP_TYPE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_HTS_TEMP_TYPE,                               \/**< Temperature Type characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_LNS_CP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_CP,                                      \/**< L&N Control Point characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_LNS_CP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_CP,                                      \/**< L&N Control Point characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_LNS_LS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_LS,                                      \/**< Location and Speed characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_LNS_LS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_LS,                                      \/**< Location and Speed characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_LNS_NV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_NV,                                      \/**< Navigation characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_LNS_NV	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_LNS_NV,                                      \/**< Navigation characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_PASS_AS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_PASS_AS,                                     \/**< Alert Status characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_PASS_AS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_PASS_AS,                                     \/**< Alert Status characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_PASS_RS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_PASS_RS,                                     \/**< Ringer Settings characteristic index *\/$/;"	e	enum:__anon140
CYBLE_SCDI_PASS_RS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_PASS_RS,                                     \/**< Ringer Settings characteristic index *\/$/;"	e	enum:__anon18
CYBLE_SCDI_RSCS_RSC_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_RSC_FEATURE,                            \/**<  Running Speed and Cadence RSC Feature Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_RSCS_RSC_FEATURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_RSC_FEATURE,                            \/**<  Running Speed and Cadence RSC Feature Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_RSCS_RSC_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_RSC_MEASUREMENT,                        \/**<  Running Speed and Cadence Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_RSCS_RSC_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_RSC_MEASUREMENT,                        \/**<  Running Speed and Cadence Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_RSCS_SC_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_SC_CONTROL_POINT,                       \/**<  SC Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_RSCS_SC_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_SC_CONTROL_POINT,                       \/**<  SC Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_RSCS_SENSOR_LOCATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_SENSOR_LOCATION,                        \/**<  Running Speed and Cadence Sensor Location$/;"	e	enum:__anon140
CYBLE_SCDI_RSCS_SENSOR_LOCATION	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_RSCS_SENSOR_LOCATION,                        \/**<  Running Speed and Cadence Sensor Location$/;"	e	enum:__anon18
CYBLE_SCDI_SCPS_SCAN_REFRESH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_SCPS_SCAN_REFRESH,                           \/**<  Scan Refresh Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_SCPS_SCAN_REFRESH	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_SCPS_SCAN_REFRESH,                           \/**<  Scan Refresh Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^}CYBLE_SCDI_T;$/;"	t	typeref:enum:__anon140
CYBLE_SCDI_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^}CYBLE_SCDI_T;$/;"	t	typeref:enum:__anon18
CYBLE_SCDI_TPS_TX_PWR_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_TPS_TX_PWR_LEVEL,$/;"	e	enum:__anon140
CYBLE_SCDI_TPS_TX_PWR_LEVEL	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_TPS_TX_PWR_LEVEL,$/;"	e	enum:__anon18
CYBLE_SCDI_UDS_DCI	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_UDS_DCI,                                     \/**<  Database Change Increment Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_UDS_DCI	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_UDS_DCI,                                     \/**<  Database Change Increment Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_UDS_UCP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_UDS_UCP,                                     \/**<  User Control Point Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_UDS_UCP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_UDS_UCP,                                     \/**<  User Control Point Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_WPTS_PRU_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_WPTS_PRU_ALERT,                              \/**< PRU Alert Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_WPTS_PRU_ALERT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_WPTS_PRU_ALERT,                              \/**< PRU Alert Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_WSS_WEIGHT_SCALE_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_WSS_WEIGHT_SCALE_FEATURE,                    \/**< Weight Scale Feature Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_WSS_WEIGHT_SCALE_FEATURE	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_WSS_WEIGHT_SCALE_FEATURE,                    \/**< Weight Scale Feature Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCDI_WSS_WEIGHT_WEIGHT_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SCDI_WSS_WEIGHT_WEIGHT_MEASUREMENT,               \/**< Weight Measurement Characteristic *\/$/;"	e	enum:__anon140
CYBLE_SCDI_WSS_WEIGHT_WEIGHT_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SCDI_WSS_WEIGHT_WEIGHT_MEASUREMENT,               \/**< Weight Measurement Characteristic *\/$/;"	e	enum:__anon18
CYBLE_SCN_PKT_INDEX_BLUETOOTH_DEVICE_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	141;"	d
CYBLE_SCN_PKT_INDEX_BLUETOOTH_DEVICE_ADDRESS	.\Design02.cydsn\codegentemp\BLE.h	141;"	d
CYBLE_SCN_PKT_INDEX_LOCAL_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	140;"	d
CYBLE_SCN_PKT_INDEX_LOCAL_NAME	.\Design02.cydsn\codegentemp\BLE.h	140;"	d
CYBLE_SERVER_CHAR_CONFIG_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_SERVER_CHAR_CONFIG_T;$/;"	t
CYBLE_SERVER_CHAR_CONFIG_T	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^typedef CYBLE_GATTS_ATT_VALUE_T      CYBLE_SERVER_CHAR_CONFIG_T;$/;"	t
CYBLE_SFLASH_BLERD_BB_BUMP2_REG_VAL1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	44;"	d
CYBLE_SFLASH_BLERD_BB_BUMP2_REG_VAL1	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	44;"	d
CYBLE_SFLASH_BLERD_BB_XO_REG_VAL1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	48;"	d
CYBLE_SFLASH_BLERD_BB_XO_REG_VAL1	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	48;"	d
CYBLE_SFLASH_BLERD_BB_XO_REG_VAL2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	49;"	d
CYBLE_SFLASH_BLERD_BB_XO_REG_VAL2	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	49;"	d
CYBLE_SFLASH_BLERD_LDO_REG_VAL1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	39;"	d
CYBLE_SFLASH_BLERD_LDO_REG_VAL1	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	39;"	d
CYBLE_SFLASH_BLERD_LDO_REG_VAL2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	40;"	d
CYBLE_SFLASH_BLERD_LDO_REG_VAL2	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	40;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL1	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	53;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL1	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	53;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL2	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	54;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL2	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	54;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL3	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	55;"	d
CYBLE_SFLASH_BLERD_SY_BUMP1_REG_VAL3	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	55;"	d
CYBLE_SFLASH_BLESS_BB_BUMP2_HIGH_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	72;"	d
CYBLE_SFLASH_BLESS_BB_BUMP2_HIGH_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	72;"	d
CYBLE_SFLASH_BLESS_BB_BUMP2_LOW_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	71;"	d
CYBLE_SFLASH_BLESS_BB_BUMP2_LOW_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	71;"	d
CYBLE_SFLASH_BLESS_BB_XO_HIGH_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	74;"	d
CYBLE_SFLASH_BLESS_BB_XO_HIGH_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	74;"	d
CYBLE_SFLASH_BLESS_BB_XO_LOW_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	73;"	d
CYBLE_SFLASH_BLESS_BB_XO_LOW_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	73;"	d
CYBLE_SFLASH_BLESS_LDO_HIGH_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	78;"	d
CYBLE_SFLASH_BLESS_LDO_HIGH_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	78;"	d
CYBLE_SFLASH_BLESS_LDO_LOW_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	77;"	d
CYBLE_SFLASH_BLESS_LDO_LOW_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	77;"	d
CYBLE_SFLASH_BLESS_SY_BUMP1_HIGH_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	76;"	d
CYBLE_SFLASH_BLESS_SY_BUMP1_HIGH_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	76;"	d
CYBLE_SFLASH_BLESS_SY_BUMP1_LOW_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	75;"	d
CYBLE_SFLASH_BLESS_SY_BUMP1_LOW_REG	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	75;"	d
CYBLE_SFLASH_DEVICE_ADDRESS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	353;"	d
CYBLE_SFLASH_DEVICE_ADDRESS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	355;"	d
CYBLE_SFLASH_DEVICE_ADDRESS_PTR	.\Design02.cydsn\codegentemp\BLE.h	353;"	d
CYBLE_SFLASH_DEVICE_ADDRESS_PTR	.\Design02.cydsn\codegentemp\BLE.h	355;"	d
CYBLE_SFLASH_DIE_WAFER_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	357;"	d
CYBLE_SFLASH_DIE_WAFER_REG	.\Design02.cydsn\codegentemp\BLE.h	357;"	d
CYBLE_SFLASH_DIE_X_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	358;"	d
CYBLE_SFLASH_DIE_X_REG	.\Design02.cydsn\codegentemp\BLE.h	358;"	d
CYBLE_SFLASH_DIE_Y_REG	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	359;"	d
CYBLE_SFLASH_DIE_Y_REG	.\Design02.cydsn\codegentemp\BLE.h	359;"	d
CYBLE_SHARING_EXPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	70;"	d
CYBLE_SHARING_EXPORT	.\Design02.cydsn\codegentemp\BLE.h	70;"	d
CYBLE_SHARING_IMPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	71;"	d
CYBLE_SHARING_IMPORT	.\Design02.cydsn\codegentemp\BLE.h	71;"	d
CYBLE_SHARING_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	72;"	d
CYBLE_SHARING_MODE	.\Design02.cydsn\codegentemp\BLE.h	72;"	d
CYBLE_SHARING_MODE_EXPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	73;"	d
CYBLE_SHARING_MODE_EXPORT	.\Design02.cydsn\codegentemp\BLE.h	73;"	d
CYBLE_SHARING_MODE_IMPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	74;"	d
CYBLE_SHARING_MODE_IMPORT	.\Design02.cydsn\codegentemp\BLE.h	74;"	d
CYBLE_SHARING_NONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	69;"	d
CYBLE_SHARING_NONE	.\Design02.cydsn\codegentemp\BLE.h	69;"	d
CYBLE_SHORT_LOCAL_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	364;"	d
CYBLE_SHORT_LOCAL_NAME	.\Design02.cydsn\codegentemp\BLE.h	364;"	d
CYBLE_SLOW_ADV_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	95;"	d
CYBLE_SLOW_ADV_ENABLED	.\Design02.cydsn\codegentemp\BLE.h	95;"	d
CYBLE_SLOW_ADV_INT_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	97;"	d
CYBLE_SLOW_ADV_INT_MAX	.\Design02.cydsn\codegentemp\BLE.h	97;"	d
CYBLE_SLOW_ADV_INT_MIN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	96;"	d
CYBLE_SLOW_ADV_INT_MIN	.\Design02.cydsn\codegentemp\BLE.h	96;"	d
CYBLE_SLOW_ADV_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	98;"	d
CYBLE_SLOW_ADV_TIMEOUT	.\Design02.cydsn\codegentemp\BLE.h	98;"	d
CYBLE_SLOW_SCAN_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	109;"	d
CYBLE_SLOW_SCAN_ENABLED	.\Design02.cydsn\codegentemp\BLE.h	109;"	d
CYBLE_SLOW_SCAN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	110;"	d
CYBLE_SLOW_SCAN_INTERVAL	.\Design02.cydsn\codegentemp\BLE.h	110;"	d
CYBLE_SLOW_SCAN_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	112;"	d
CYBLE_SLOW_SCAN_TIMEOUT	.\Design02.cydsn\codegentemp\BLE.h	112;"	d
CYBLE_SLOW_SCAN_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	111;"	d
CYBLE_SLOW_SCAN_WINDOW	.\Design02.cydsn\codegentemp\BLE.h	111;"	d
CYBLE_SMP_CSRK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	649;"	d
CYBLE_SMP_CSRK_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	649;"	d
CYBLE_SMP_EDIV_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	651;"	d
CYBLE_SMP_EDIV_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	651;"	d
CYBLE_SMP_IDADDR_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	647;"	d
CYBLE_SMP_IDADDR_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	647;"	d
CYBLE_SMP_IRK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	648;"	d
CYBLE_SMP_IRK_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	648;"	d
CYBLE_SMP_LTK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	650;"	d
CYBLE_SMP_LTK_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	650;"	d
CYBLE_SMP_RAND_128B_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	654;"	d
CYBLE_SMP_RAND_128B_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	654;"	d
CYBLE_SMP_RAND_24B_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	652;"	d
CYBLE_SMP_RAND_24B_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	652;"	d
CYBLE_SMP_RAND_64B_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	653;"	d
CYBLE_SMP_RAND_64B_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	653;"	d
CYBLE_SMP_USER_PASSKEY_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	646;"	d
CYBLE_SMP_USER_PASSKEY_SIZE	.\Design02.cydsn\codegentemp\BLE_gatt.h	646;"	d
CYBLE_SRVI_ANCS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_ANCS,$/;"	e	enum:__anon139
CYBLE_SRVI_ANCS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_ANCS,$/;"	e	enum:__anon17
CYBLE_SRVI_ANS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_ANS,$/;"	e	enum:__anon139
CYBLE_SRVI_ANS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_ANS,$/;"	e	enum:__anon17
CYBLE_SRVI_BAS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_BAS,$/;"	e	enum:__anon139
CYBLE_SRVI_BAS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_BAS,$/;"	e	enum:__anon17
CYBLE_SRVI_BAS_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_BAS_END = CYBLE_SRVI_BAS + CYBLE_BASC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon139
CYBLE_SRVI_BAS_END	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_BAS_END = CYBLE_SRVI_BAS + CYBLE_BASC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon17
CYBLE_SRVI_BCS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_BCS,$/;"	e	enum:__anon139
CYBLE_SRVI_BCS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_BCS,$/;"	e	enum:__anon17
CYBLE_SRVI_BLS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_BLS,$/;"	e	enum:__anon139
CYBLE_SRVI_BLS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_BLS,$/;"	e	enum:__anon17
CYBLE_SRVI_BMS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_BMS,$/;"	e	enum:__anon139
CYBLE_SRVI_BMS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_BMS,$/;"	e	enum:__anon17
CYBLE_SRVI_CGMS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CGMS,$/;"	e	enum:__anon139
CYBLE_SRVI_CGMS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CGMS,$/;"	e	enum:__anon17
CYBLE_SRVI_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_COUNT \/**< Total count of services *\/$/;"	e	enum:__anon139
CYBLE_SRVI_COUNT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_COUNT \/**< Total count of services *\/$/;"	e	enum:__anon17
CYBLE_SRVI_CPS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CPS,$/;"	e	enum:__anon139
CYBLE_SRVI_CPS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CPS,$/;"	e	enum:__anon17
CYBLE_SRVI_CSCS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CSCS,$/;"	e	enum:__anon139
CYBLE_SRVI_CSCS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CSCS,$/;"	e	enum:__anon17
CYBLE_SRVI_CTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CTS,$/;"	e	enum:__anon139
CYBLE_SRVI_CTS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CTS,$/;"	e	enum:__anon17
CYBLE_SRVI_CUSTOMS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CUSTOMS,$/;"	e	enum:__anon139
CYBLE_SRVI_CUSTOMS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CUSTOMS,$/;"	e	enum:__anon17
CYBLE_SRVI_CUSTOMS_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_CUSTOMS_END = CYBLE_SRVI_CUSTOMS + CYBLE_CUSTOMC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon139
CYBLE_SRVI_CUSTOMS_END	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_CUSTOMS_END = CYBLE_SRVI_CUSTOMS + CYBLE_CUSTOMC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon17
CYBLE_SRVI_DIS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_DIS,$/;"	e	enum:__anon139
CYBLE_SRVI_DIS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_DIS,$/;"	e	enum:__anon17
CYBLE_SRVI_ESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_ESS,$/;"	e	enum:__anon139
CYBLE_SRVI_ESS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_ESS,$/;"	e	enum:__anon17
CYBLE_SRVI_GAP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_GAP,$/;"	e	enum:__anon139
CYBLE_SRVI_GAP	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_GAP,$/;"	e	enum:__anon17
CYBLE_SRVI_GATT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_GATT,$/;"	e	enum:__anon139
CYBLE_SRVI_GATT	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_GATT,$/;"	e	enum:__anon17
CYBLE_SRVI_GLS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_GLS,$/;"	e	enum:__anon139
CYBLE_SRVI_GLS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_GLS,$/;"	e	enum:__anon17
CYBLE_SRVI_HIDS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_HIDS,$/;"	e	enum:__anon139
CYBLE_SRVI_HIDS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_HIDS,$/;"	e	enum:__anon17
CYBLE_SRVI_HIDS_END	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_HIDS_END = CYBLE_SRVI_HIDS + CYBLE_HIDSC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon139
CYBLE_SRVI_HIDS_END	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_HIDS_END = CYBLE_SRVI_HIDS + CYBLE_HIDSC_SERVICE_COUNT - 1u,$/;"	e	enum:__anon17
CYBLE_SRVI_HRS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_HRS,$/;"	e	enum:__anon139
CYBLE_SRVI_HRS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_HRS,$/;"	e	enum:__anon17
CYBLE_SRVI_HTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_HTS,$/;"	e	enum:__anon139
CYBLE_SRVI_HTS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_HTS,$/;"	e	enum:__anon17
CYBLE_SRVI_IAS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_IAS,$/;"	e	enum:__anon139
CYBLE_SRVI_IAS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_IAS,$/;"	e	enum:__anon17
CYBLE_SRVI_IPSS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_IPSS,$/;"	e	enum:__anon139
CYBLE_SRVI_IPSS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_IPSS,$/;"	e	enum:__anon17
CYBLE_SRVI_LLS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_LLS,$/;"	e	enum:__anon139
CYBLE_SRVI_LLS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_LLS,$/;"	e	enum:__anon17
CYBLE_SRVI_LNS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_LNS,$/;"	e	enum:__anon139
CYBLE_SRVI_LNS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_LNS,$/;"	e	enum:__anon17
CYBLE_SRVI_NDCS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_NDCS,$/;"	e	enum:__anon139
CYBLE_SRVI_NDCS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_NDCS,$/;"	e	enum:__anon17
CYBLE_SRVI_PASS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_PASS,$/;"	e	enum:__anon139
CYBLE_SRVI_PASS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_PASS,$/;"	e	enum:__anon17
CYBLE_SRVI_RSCS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_RSCS,$/;"	e	enum:__anon139
CYBLE_SRVI_RSCS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_RSCS,$/;"	e	enum:__anon17
CYBLE_SRVI_RTUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_RTUS,$/;"	e	enum:__anon139
CYBLE_SRVI_RTUS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_RTUS,$/;"	e	enum:__anon17
CYBLE_SRVI_SCPS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_SCPS,$/;"	e	enum:__anon139
CYBLE_SRVI_SCPS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_SCPS,$/;"	e	enum:__anon17
CYBLE_SRVI_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^}CYBLE_SRVI_T;$/;"	t	typeref:enum:__anon139
CYBLE_SRVI_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^}CYBLE_SRVI_T;$/;"	t	typeref:enum:__anon17
CYBLE_SRVI_TPS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_TPS,$/;"	e	enum:__anon139
CYBLE_SRVI_TPS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_TPS,$/;"	e	enum:__anon17
CYBLE_SRVI_UDS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_UDS,$/;"	e	enum:__anon139
CYBLE_SRVI_UDS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_UDS,$/;"	e	enum:__anon17
CYBLE_SRVI_WPTS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_WPTS,$/;"	e	enum:__anon139
CYBLE_SRVI_WPTS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_WPTS,$/;"	e	enum:__anon17
CYBLE_SRVI_WSS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_SRVI_WSS,$/;"	e	enum:__anon139
CYBLE_SRVI_WSS	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_SRVI_WSS,$/;"	e	enum:__anon17
CYBLE_SRVR_CHAR_INFO_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CYBLE_SRVR_CHAR_INFO_T;$/;"	t	typeref:struct:__anon145
CYBLE_SRVR_CHAR_INFO_T	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CYBLE_SRVR_CHAR_INFO_T;$/;"	t	typeref:struct:__anon23
CYBLE_STACK_APP_MIN_POOL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	95;"	d
CYBLE_STACK_APP_MIN_POOL	.\Design02.cydsn\codegentemp\BLE_Stack.h	95;"	d
CYBLE_STACK_APP_POOL_1_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	75;"	d
CYBLE_STACK_APP_POOL_1_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	75;"	d
CYBLE_STACK_APP_POOL_2_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	78;"	d
CYBLE_STACK_APP_POOL_2_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	78;"	d
CYBLE_STACK_APP_POOL_3_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	82;"	d
CYBLE_STACK_APP_POOL_3_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	82;"	d
CYBLE_STACK_APP_POOL_4_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	86;"	d
CYBLE_STACK_APP_POOL_4_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	86;"	d
CYBLE_STACK_APP_POOL_5_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	89;"	d
CYBLE_STACK_APP_POOL_5_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	89;"	d
CYBLE_STACK_APP_POOL_6_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	92;"	d
CYBLE_STACK_APP_POOL_6_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	92;"	d
CYBLE_STACK_BUFFER_MGR_UTIL_RAM_SZ	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	53;"	d
CYBLE_STACK_BUFFER_MGR_UTIL_RAM_SZ	.\Design02.cydsn\codegentemp\BLE_Stack.h	53;"	d
CYBLE_STACK_BUF_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	150;"	d
CYBLE_STACK_BUF_COUNT	.\Design02.cydsn\codegentemp\BLE.h	150;"	d
CYBLE_STACK_DEBUG	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	64;"	d
CYBLE_STACK_DEBUG	.\Design02.cydsn\codegentemp\BLE.h	64;"	d
CYBLE_STACK_EV_CB_PF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^typedef void (*CYBLE_STACK_EV_CB_PF)(CYBLE_EVENT_T event, void* evParam);$/;"	t
CYBLE_STACK_EV_CB_PF	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^typedef void (*CYBLE_STACK_EV_CB_PF)(CYBLE_EVENT_T event, void* evParam);$/;"	t
CYBLE_STACK_FLASH_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	195;"	d
CYBLE_STACK_FLASH_SIZE	.\Design02.cydsn\codegentemp\BLE.h	195;"	d
CYBLE_STACK_FLASH_STORAGE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	125;"	d
CYBLE_STACK_FLASH_STORAGE_SIZE	.\Design02.cydsn\codegentemp\BLE_Stack.h	125;"	d
CYBLE_STACK_LIB_VERSION_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_STACK_LIB_VERSION_T;$/;"	t	typeref:struct:__anon160
CYBLE_STACK_LIB_VERSION_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_STACK_LIB_VERSION_T;$/;"	t	typeref:struct:__anon38
CYBLE_STACK_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	63;"	d
CYBLE_STACK_MODE	.\Design02.cydsn\codegentemp\BLE.h	63;"	d
CYBLE_STACK_MODE_DEBUG	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	66;"	d
CYBLE_STACK_MODE_DEBUG	.\Design02.cydsn\codegentemp\BLE.h	66;"	d
CYBLE_STACK_MODE_RELEASE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	67;"	d
CYBLE_STACK_MODE_RELEASE	.\Design02.cydsn\codegentemp\BLE.h	67;"	d
CYBLE_STACK_RAM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	181;"	d
CYBLE_STACK_RAM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	191;"	d
CYBLE_STACK_RAM_SIZE	.\Design02.cydsn\codegentemp\BLE.h	181;"	d
CYBLE_STACK_RAM_SIZE	.\Design02.cydsn\codegentemp\BLE.h	191;"	d
CYBLE_STACK_RELEASE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	65;"	d
CYBLE_STACK_RELEASE	.\Design02.cydsn\codegentemp\BLE.h	65;"	d
CYBLE_STACK_STATE_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	37;"	d
CYBLE_STACK_STATE_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	63;"	d
CYBLE_STACK_STATE_BUSY	.\Design02.cydsn\codegentemp\BLE_Stack.h	37;"	d
CYBLE_STACK_STATE_BUSY	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	63;"	d
CYBLE_STACK_STATE_FREE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	39;"	d
CYBLE_STACK_STATE_FREE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	64;"	d
CYBLE_STACK_STATE_FREE	.\Design02.cydsn\codegentemp\BLE_Stack.h	39;"	d
CYBLE_STACK_STATE_FREE	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	64;"	d
CYBLE_START_FLAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	128;"	d
CYBLE_START_FLAG	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	128;"	d
CYBLE_STATE_ADVERTISING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_ADVERTISING,                    \/**< Advertising process *\/$/;"	e	enum:__anon136
CYBLE_STATE_ADVERTISING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_ADVERTISING,                    \/**< Advertising process *\/$/;"	e	enum:__anon14
CYBLE_STATE_CONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_CONNECTED,                      \/**< Peer device is connected *\/$/;"	e	enum:__anon136
CYBLE_STATE_CONNECTED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_CONNECTED,                      \/**< Peer device is connected *\/$/;"	e	enum:__anon14
CYBLE_STATE_CONNECTING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_CONNECTING,                     \/**< Connecting *\/$/;"	e	enum:__anon136
CYBLE_STATE_CONNECTING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_CONNECTING,                     \/**< Connecting *\/$/;"	e	enum:__anon14
CYBLE_STATE_DISCONNECTED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_DISCONNECTED                    \/**< Essentially idle state *\/$/;"	e	enum:__anon136
CYBLE_STATE_DISCONNECTED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_DISCONNECTED                    \/**< Essentially idle state *\/$/;"	e	enum:__anon14
CYBLE_STATE_INITIALIZING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_INITIALIZING,                   \/**< Initializing state *\/$/;"	e	enum:__anon136
CYBLE_STATE_INITIALIZING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_INITIALIZING,                   \/**< Initializing state *\/$/;"	e	enum:__anon14
CYBLE_STATE_SCANNING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_SCANNING,                       \/**< Scanning process *\/$/;"	e	enum:__anon136
CYBLE_STATE_SCANNING	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_SCANNING,                       \/**< Scanning process *\/$/;"	e	enum:__anon14
CYBLE_STATE_STOPPED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_STATE_STOPPED,                        \/**< BLE is turned off *\/$/;"	e	enum:__anon136
CYBLE_STATE_STOPPED	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_STATE_STOPPED,                        \/**< BLE is turned off *\/$/;"	e	enum:__anon14
CYBLE_STATE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^} CYBLE_STATE_T;$/;"	t	typeref:enum:__anon136
CYBLE_STATE_T	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^} CYBLE_STATE_T;$/;"	t	typeref:enum:__anon14
CYBLE_STK_APP_DATA_BUFF_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^} CYBLE_STK_APP_DATA_BUFF_T;$/;"	t	typeref:struct:__anon162
CYBLE_STK_APP_DATA_BUFF_T	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^} CYBLE_STK_APP_DATA_BUFF_T;$/;"	t	typeref:struct:__anon40
CYBLE_STOP_FLAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	129;"	d
CYBLE_STOP_FLAG	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	129;"	d
CYBLE_TO_REASON_CODE_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	/^}CYBLE_TO_REASON_CODE_T;$/;"	t	typeref:enum:__anon214
CYBLE_TO_REASON_CODE_T	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	/^}CYBLE_TO_REASON_CODE_T;$/;"	t	typeref:enum:__anon92
CYBLE_TWO_BYTES_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	660;"	d
CYBLE_TWO_BYTES_SHIFT	.\Design02.cydsn\codegentemp\BLE_gatt.h	660;"	d
CYBLE_TX_POWER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	520;"	d
CYBLE_TX_POWER_LEVEL	.\Design02.cydsn\codegentemp\BLE.h	520;"	d
CYBLE_TX_POWER_LEVEL_ADV	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	133;"	d
CYBLE_TX_POWER_LEVEL_ADV	.\Design02.cydsn\codegentemp\BLE.h	133;"	d
CYBLE_TX_POWER_LEVEL_CONN	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	134;"	d
CYBLE_TX_POWER_LEVEL_CONN	.\Design02.cydsn\codegentemp\BLE.h	134;"	d
CYBLE_UUID128_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_UUID128_T;$/;"	t	typeref:struct:__anon184
CYBLE_UUID128_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_UUID128_T;$/;"	t	typeref:struct:__anon62
CYBLE_UUID16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^typedef uint16 		CYBLE_UUID16;$/;"	t
CYBLE_UUID16	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^typedef uint16 		CYBLE_UUID16;$/;"	t
CYBLE_UUID_ALERT_NOTIFICATION_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	273;"	d
CYBLE_UUID_ALERT_NOTIFICATION_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	273;"	d
CYBLE_UUID_BAS_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	271;"	d
CYBLE_UUID_BAS_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	271;"	d
CYBLE_UUID_BLOOD_PRESSURE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	272;"	d
CYBLE_UUID_BLOOD_PRESSURE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	272;"	d
CYBLE_UUID_BODY_COMPOSITION_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	282;"	d
CYBLE_UUID_BODY_COMPOSITION_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	282;"	d
CYBLE_UUID_BOND_MANAGEMENT_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	494;"	d
CYBLE_UUID_BOND_MANAGEMENT_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	494;"	d
CYBLE_UUID_BOND_MANAGEMENT_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	495;"	d
CYBLE_UUID_BOND_MANAGEMENT_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	495;"	d
CYBLE_UUID_BOND_MANAGEMENT_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	285;"	d
CYBLE_UUID_BOND_MANAGEMENT_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	285;"	d
CYBLE_UUID_CGM_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	286;"	d
CYBLE_UUID_CGM_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	286;"	d
CYBLE_UUID_CHARACTERISTIC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	303;"	d
CYBLE_UUID_CHARACTERISTIC	.\Design02.cydsn\codegentemp\BLE_gatt.h	303;"	d
CYBLE_UUID_CHAR_AEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	455;"	d
CYBLE_UUID_CHAR_AEL	.\Design02.cydsn\codegentemp\BLE_gatt.h	455;"	d
CYBLE_UUID_CHAR_AEROBIC_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	456;"	d
CYBLE_UUID_CHAR_AEROBIC_THRESHOLD	.\Design02.cydsn\codegentemp\BLE_gatt.h	456;"	d
CYBLE_UUID_CHAR_AEU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	461;"	d
CYBLE_UUID_CHAR_AEU	.\Design02.cydsn\codegentemp\BLE_gatt.h	461;"	d
CYBLE_UUID_CHAR_AGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	457;"	d
CYBLE_UUID_CHAR_AGE	.\Design02.cydsn\codegentemp\BLE_gatt.h	457;"	d
CYBLE_UUID_CHAR_AGGREGATE_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	321;"	d
CYBLE_UUID_CHAR_AGGREGATE_FORMAT	.\Design02.cydsn\codegentemp\BLE_gatt.h	321;"	d
CYBLE_UUID_CHAR_ALERT_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	407;"	d
CYBLE_UUID_CHAR_ALERT_ID	.\Design02.cydsn\codegentemp\BLE_gatt.h	407;"	d
CYBLE_UUID_CHAR_ALERT_ID_BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	406;"	d
CYBLE_UUID_CHAR_ALERT_ID_BIT_MASK	.\Design02.cydsn\codegentemp\BLE_gatt.h	406;"	d
CYBLE_UUID_CHAR_ALERT_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	358;"	d
CYBLE_UUID_CHAR_ALERT_LEVEL	.\Design02.cydsn\codegentemp\BLE_gatt.h	358;"	d
CYBLE_UUID_CHAR_ALERT_NTF_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	408;"	d
CYBLE_UUID_CHAR_ALERT_NTF_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	408;"	d
CYBLE_UUID_CHAR_ALERT_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	403;"	d
CYBLE_UUID_CHAR_ALERT_STATUS	.\Design02.cydsn\codegentemp\BLE_gatt.h	403;"	d
CYBLE_UUID_CHAR_ANAEROBIC_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	460;"	d
CYBLE_UUID_CHAR_ANAEROBIC_THRESHOLD	.\Design02.cydsn\codegentemp\BLE_gatt.h	460;"	d
CYBLE_UUID_CHAR_ANL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	458;"	d
CYBLE_UUID_CHAR_ANL	.\Design02.cydsn\codegentemp\BLE_gatt.h	458;"	d
CYBLE_UUID_CHAR_ANU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	459;"	d
CYBLE_UUID_CHAR_ANU	.\Design02.cydsn\codegentemp\BLE_gatt.h	459;"	d
CYBLE_UUID_CHAR_APPARENT_WIND_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	445;"	d
CYBLE_UUID_CHAR_APPARENT_WIND_DIRECTION	.\Design02.cydsn\codegentemp\BLE_gatt.h	445;"	d
CYBLE_UUID_CHAR_APPARENT_WIND_SPEED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	444;"	d
CYBLE_UUID_CHAR_APPARENT_WIND_SPEED	.\Design02.cydsn\codegentemp\BLE_gatt.h	444;"	d
CYBLE_UUID_CHAR_APPEARANCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	343;"	d
CYBLE_UUID_CHAR_APPEARANCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	343;"	d
CYBLE_UUID_CHAR_BAR_PRESSURE_TREND	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	492;"	d
CYBLE_UUID_CHAR_BAR_PRESSURE_TREND	.\Design02.cydsn\codegentemp\BLE_gatt.h	492;"	d
CYBLE_UUID_CHAR_BATTERY_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	377;"	d
CYBLE_UUID_CHAR_BATTERY_LEVEL	.\Design02.cydsn\codegentemp\BLE_gatt.h	377;"	d
CYBLE_UUID_CHAR_BODY_COMPOSITION_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	484;"	d
CYBLE_UUID_CHAR_BODY_COMPOSITION_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	484;"	d
CYBLE_UUID_CHAR_BODY_COMPOSITION_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	485;"	d
CYBLE_UUID_CHAR_BODY_COMPOSITION_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	485;"	d
CYBLE_UUID_CHAR_BODY_SENSOR_LOC	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	400;"	d
CYBLE_UUID_CHAR_BODY_SENSOR_LOC	.\Design02.cydsn\codegentemp\BLE_gatt.h	400;"	d
CYBLE_UUID_CHAR_BP_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	413;"	d
CYBLE_UUID_CHAR_BP_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	413;"	d
CYBLE_UUID_CHAR_BP_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	397;"	d
CYBLE_UUID_CHAR_BP_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	397;"	d
CYBLE_UUID_CHAR_CGM_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	498;"	d
CYBLE_UUID_CHAR_CGM_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	498;"	d
CYBLE_UUID_CHAR_CGM_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	497;"	d
CYBLE_UUID_CHAR_CGM_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	497;"	d
CYBLE_UUID_CHAR_CGM_SESSION_RUN_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	501;"	d
CYBLE_UUID_CHAR_CGM_SESSION_RUN_TIME	.\Design02.cydsn\codegentemp\BLE_gatt.h	501;"	d
CYBLE_UUID_CHAR_CGM_SESSION_START_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	500;"	d
CYBLE_UUID_CHAR_CGM_SESSION_START_TIME	.\Design02.cydsn\codegentemp\BLE_gatt.h	500;"	d
CYBLE_UUID_CHAR_CGM_SOCP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	502;"	d
CYBLE_UUID_CHAR_CGM_SOCP	.\Design02.cydsn\codegentemp\BLE_gatt.h	502;"	d
CYBLE_UUID_CHAR_CGM_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	499;"	d
CYBLE_UUID_CHAR_CGM_STATUS	.\Design02.cydsn\codegentemp\BLE_gatt.h	499;"	d
CYBLE_UUID_CHAR_CLIENT_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	315;"	d
CYBLE_UUID_CHAR_CLIENT_CONFIG	.\Design02.cydsn\codegentemp\BLE_gatt.h	315;"	d
CYBLE_UUID_CHAR_CPM_CNTRL_PNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	513;"	d
CYBLE_UUID_CHAR_CPM_CNTRL_PNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	513;"	d
CYBLE_UUID_CHAR_CPM_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	512;"	d
CYBLE_UUID_CHAR_CPM_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	512;"	d
CYBLE_UUID_CHAR_CPM_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	510;"	d
CYBLE_UUID_CHAR_CPM_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	510;"	d
CYBLE_UUID_CHAR_CPM_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	511;"	d
CYBLE_UUID_CHAR_CPM_VECTOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	511;"	d
CYBLE_UUID_CHAR_CPS_CP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	432;"	d
CYBLE_UUID_CHAR_CPS_CP	.\Design02.cydsn\codegentemp\BLE_gatt.h	432;"	d
CYBLE_UUID_CHAR_CPS_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	431;"	d
CYBLE_UUID_CHAR_CPS_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	431;"	d
CYBLE_UUID_CHAR_CPS_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	429;"	d
CYBLE_UUID_CHAR_CPS_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	429;"	d
CYBLE_UUID_CHAR_CPS_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	430;"	d
CYBLE_UUID_CHAR_CPS_VECTOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	430;"	d
CYBLE_UUID_CHAR_CSC_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	427;"	d
CYBLE_UUID_CHAR_CSC_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	427;"	d
CYBLE_UUID_CHAR_CSC_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	426;"	d
CYBLE_UUID_CHAR_CSC_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	426;"	d
CYBLE_UUID_CHAR_CURRENT_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	391;"	d
CYBLE_UUID_CHAR_CURRENT_TIME	.\Design02.cydsn\codegentemp\BLE_gatt.h	391;"	d
CYBLE_UUID_CHAR_DATABASE_CHANGE_INCREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	482;"	d
CYBLE_UUID_CHAR_DATABASE_CHANGE_INCREMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	482;"	d
CYBLE_UUID_CHAR_DATE_OF_BIRTH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	462;"	d
CYBLE_UUID_CHAR_DATE_OF_BIRTH	.\Design02.cydsn\codegentemp\BLE_gatt.h	462;"	d
CYBLE_UUID_CHAR_DATE_OF_THRESHOLD_ASSESSMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	463;"	d
CYBLE_UUID_CHAR_DATE_OF_THRESHOLD_ASSESSMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	463;"	d
CYBLE_UUID_CHAR_DATE_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	360;"	d
CYBLE_UUID_CHAR_DATE_TIME	.\Design02.cydsn\codegentemp\BLE_gatt.h	360;"	d
CYBLE_UUID_CHAR_DAY_DATE_TIME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	362;"	d
CYBLE_UUID_CHAR_DAY_DATE_TIME	.\Design02.cydsn\codegentemp\BLE_gatt.h	362;"	d
CYBLE_UUID_CHAR_DAY_OF_WEEK	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	361;"	d
CYBLE_UUID_CHAR_DAY_OF_WEEK	.\Design02.cydsn\codegentemp\BLE_gatt.h	361;"	d
CYBLE_UUID_CHAR_DESCR_VALUE_CHANGED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	454;"	d
CYBLE_UUID_CHAR_DESCR_VALUE_CHANGED	.\Design02.cydsn\codegentemp\BLE_gatt.h	454;"	d
CYBLE_UUID_CHAR_DEVICE_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	341;"	d
CYBLE_UUID_CHAR_DEVICE_NAME	.\Design02.cydsn\codegentemp\BLE_gatt.h	341;"	d
CYBLE_UUID_CHAR_DEW_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	453;"	d
CYBLE_UUID_CHAR_DEW_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	453;"	d
CYBLE_UUID_CHAR_DST_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	365;"	d
CYBLE_UUID_CHAR_DST_OFFSET	.\Design02.cydsn\codegentemp\BLE_gatt.h	365;"	d
CYBLE_UUID_CHAR_ELEVATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	438;"	d
CYBLE_UUID_CHAR_ELEVATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	438;"	d
CYBLE_UUID_CHAR_EMAIL_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	464;"	d
CYBLE_UUID_CHAR_EMAIL_ADDRESS	.\Design02.cydsn\codegentemp\BLE_gatt.h	464;"	d
CYBLE_UUID_CHAR_ES_CONFIGURATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	329;"	d
CYBLE_UUID_CHAR_ES_CONFIGURATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	329;"	d
CYBLE_UUID_CHAR_ES_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	331;"	d
CYBLE_UUID_CHAR_ES_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	331;"	d
CYBLE_UUID_CHAR_ES_TRIGGER_SETTING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	333;"	d
CYBLE_UUID_CHAR_ES_TRIGGER_SETTING	.\Design02.cydsn\codegentemp\BLE_gatt.h	333;"	d
CYBLE_UUID_CHAR_EXACT_TIME_100	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	363;"	d
CYBLE_UUID_CHAR_EXACT_TIME_100	.\Design02.cydsn\codegentemp\BLE_gatt.h	363;"	d
CYBLE_UUID_CHAR_EXACT_TIME_256	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	364;"	d
CYBLE_UUID_CHAR_EXACT_TIME_256	.\Design02.cydsn\codegentemp\BLE_gatt.h	364;"	d
CYBLE_UUID_CHAR_EXTENDED_PROPERTIES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	311;"	d
CYBLE_UUID_CHAR_EXTENDED_PROPERTIES	.\Design02.cydsn\codegentemp\BLE_gatt.h	311;"	d
CYBLE_UUID_CHAR_EXTERNAL_REPORT_REF	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	325;"	d
CYBLE_UUID_CHAR_EXTERNAL_REPORT_REF	.\Design02.cydsn\codegentemp\BLE_gatt.h	325;"	d
CYBLE_UUID_CHAR_FBL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	465;"	d
CYBLE_UUID_CHAR_FBL	.\Design02.cydsn\codegentemp\BLE_gatt.h	465;"	d
CYBLE_UUID_CHAR_FBU	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	466;"	d
CYBLE_UUID_CHAR_FBU	.\Design02.cydsn\codegentemp\BLE_gatt.h	466;"	d
CYBLE_UUID_CHAR_FIRMWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	386;"	d
CYBLE_UUID_CHAR_FIRMWARE_REV	.\Design02.cydsn\codegentemp\BLE_gatt.h	386;"	d
CYBLE_UUID_CHAR_FIRST_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	467;"	d
CYBLE_UUID_CHAR_FIRST_NAME	.\Design02.cydsn\codegentemp\BLE_gatt.h	467;"	d
CYBLE_UUID_CHAR_FIVE_ZONE_HEART_RATE_LIMITS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	468;"	d
CYBLE_UUID_CHAR_FIVE_ZONE_HEART_RATE_LIMITS	.\Design02.cydsn\codegentemp\BLE_gatt.h	468;"	d
CYBLE_UUID_CHAR_FORMAT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	319;"	d
CYBLE_UUID_CHAR_FORMAT	.\Design02.cydsn\codegentemp\BLE_gatt.h	319;"	d
CYBLE_UUID_CHAR_GENDER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	469;"	d
CYBLE_UUID_CHAR_GENDER	.\Design02.cydsn\codegentemp\BLE_gatt.h	469;"	d
CYBLE_UUID_CHAR_GLUCOSE_MSRMNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	376;"	d
CYBLE_UUID_CHAR_GLUCOSE_MSRMNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	376;"	d
CYBLE_UUID_CHAR_GL_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	421;"	d
CYBLE_UUID_CHAR_GL_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	421;"	d
CYBLE_UUID_CHAR_GL_MSRMT_CTX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	396;"	d
CYBLE_UUID_CHAR_GL_MSRMT_CTX	.\Design02.cydsn\codegentemp\BLE_gatt.h	396;"	d
CYBLE_UUID_CHAR_GUST_FACTOR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	446;"	d
CYBLE_UUID_CHAR_GUST_FACTOR	.\Design02.cydsn\codegentemp\BLE_gatt.h	446;"	d
CYBLE_UUID_CHAR_HARDWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	387;"	d
CYBLE_UUID_CHAR_HARDWARE_REV	.\Design02.cydsn\codegentemp\BLE_gatt.h	387;"	d
CYBLE_UUID_CHAR_HEART_RATE_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	470;"	d
CYBLE_UUID_CHAR_HEART_RATE_MAX	.\Design02.cydsn\codegentemp\BLE_gatt.h	470;"	d
CYBLE_UUID_CHAR_HEAT_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	452;"	d
CYBLE_UUID_CHAR_HEAT_INDEX	.\Design02.cydsn\codegentemp\BLE_gatt.h	452;"	d
CYBLE_UUID_CHAR_HEIGHT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	471;"	d
CYBLE_UUID_CHAR_HEIGHT	.\Design02.cydsn\codegentemp\BLE_gatt.h	471;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_KEYBOARD_IN_RPT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	382;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_KEYBOARD_IN_RPT	.\Design02.cydsn\codegentemp\BLE_gatt.h	382;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_KEYBOARD_OUT_RPT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	394;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_KEYBOARD_OUT_RPT	.\Design02.cydsn\codegentemp\BLE_gatt.h	394;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_MOUSE_IN_RPT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	395;"	d
CYBLE_UUID_CHAR_HIDS_BOOT_MOUSE_IN_RPT	.\Design02.cydsn\codegentemp\BLE_gatt.h	395;"	d
CYBLE_UUID_CHAR_HIDS_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	416;"	d
CYBLE_UUID_CHAR_HIDS_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	416;"	d
CYBLE_UUID_CHAR_HIDS_INFORMATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	414;"	d
CYBLE_UUID_CHAR_HIDS_INFORMATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	414;"	d
CYBLE_UUID_CHAR_HIDS_PROTOCOL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	418;"	d
CYBLE_UUID_CHAR_HIDS_PROTOCOL_MODE	.\Design02.cydsn\codegentemp\BLE_gatt.h	418;"	d
CYBLE_UUID_CHAR_HIDS_REPORT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	417;"	d
CYBLE_UUID_CHAR_HIDS_REPORT	.\Design02.cydsn\codegentemp\BLE_gatt.h	417;"	d
CYBLE_UUID_CHAR_HIDS_REPORT_MAP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	415;"	d
CYBLE_UUID_CHAR_HIDS_REPORT_MAP	.\Design02.cydsn\codegentemp\BLE_gatt.h	415;"	d
CYBLE_UUID_CHAR_HIP_CIRCUNFERENCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	472;"	d
CYBLE_UUID_CHAR_HIP_CIRCUNFERENCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	472;"	d
CYBLE_UUID_CHAR_HR_CNTRL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	401;"	d
CYBLE_UUID_CHAR_HR_CNTRL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	401;"	d
CYBLE_UUID_CHAR_HR_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	399;"	d
CYBLE_UUID_CHAR_HR_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	399;"	d
CYBLE_UUID_CHAR_HUMIDITY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	441;"	d
CYBLE_UUID_CHAR_HUMIDITY	.\Design02.cydsn\codegentemp\BLE_gatt.h	441;"	d
CYBLE_UUID_CHAR_INTERMEDIATE_TEMP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	380;"	d
CYBLE_UUID_CHAR_INTERMEDIATE_TEMP	.\Design02.cydsn\codegentemp\BLE_gatt.h	380;"	d
CYBLE_UUID_CHAR_INTRMDT_CUFF_PRSR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	398;"	d
CYBLE_UUID_CHAR_INTRMDT_CUFF_PRSR	.\Design02.cydsn\codegentemp\BLE_gatt.h	398;"	d
CYBLE_UUID_CHAR_IRRADIANCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	449;"	d
CYBLE_UUID_CHAR_IRRADIANCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	449;"	d
CYBLE_UUID_CHAR_LANGUAGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	491;"	d
CYBLE_UUID_CHAR_LANGUAGE	.\Design02.cydsn\codegentemp\BLE_gatt.h	491;"	d
CYBLE_UUID_CHAR_LAST_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	473;"	d
CYBLE_UUID_CHAR_LAST_NAME	.\Design02.cydsn\codegentemp\BLE_gatt.h	473;"	d
CYBLE_UUID_CHAR_LN_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	437;"	d
CYBLE_UUID_CHAR_LN_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	437;"	d
CYBLE_UUID_CHAR_LN_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	436;"	d
CYBLE_UUID_CHAR_LN_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	436;"	d
CYBLE_UUID_CHAR_LOCAL_TIME_INFO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	367;"	d
CYBLE_UUID_CHAR_LOCAL_TIME_INFO	.\Design02.cydsn\codegentemp\BLE_gatt.h	367;"	d
CYBLE_UUID_CHAR_LOCATION_AND_SPEED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	433;"	d
CYBLE_UUID_CHAR_LOCATION_AND_SPEED	.\Design02.cydsn\codegentemp\BLE_gatt.h	433;"	d
CYBLE_UUID_CHAR_MAGNETIC_DECLINATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	392;"	d
CYBLE_UUID_CHAR_MAGNETIC_DECLINATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	392;"	d
CYBLE_UUID_CHAR_MAGNETIC_FLUX_DENSITY_2D	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	489;"	d
CYBLE_UUID_CHAR_MAGNETIC_FLUX_DENSITY_2D	.\Design02.cydsn\codegentemp\BLE_gatt.h	489;"	d
CYBLE_UUID_CHAR_MAGNETIC_FLUX_DENSITY_3D	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	490;"	d
CYBLE_UUID_CHAR_MAGNETIC_FLUX_DENSITY_3D	.\Design02.cydsn\codegentemp\BLE_gatt.h	490;"	d
CYBLE_UUID_CHAR_MANUFACTURER_NAME	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	389;"	d
CYBLE_UUID_CHAR_MANUFACTURER_NAME	.\Design02.cydsn\codegentemp\BLE_gatt.h	389;"	d
CYBLE_UUID_CHAR_MODEL_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	384;"	d
CYBLE_UUID_CHAR_MODEL_NUMBER	.\Design02.cydsn\codegentemp\BLE_gatt.h	384;"	d
CYBLE_UUID_CHAR_MRH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	474;"	d
CYBLE_UUID_CHAR_MRH	.\Design02.cydsn\codegentemp\BLE_gatt.h	474;"	d
CYBLE_UUID_CHAR_MSMNT_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	381;"	d
CYBLE_UUID_CHAR_MSMNT_INTERVAL	.\Design02.cydsn\codegentemp\BLE_gatt.h	381;"	d
CYBLE_UUID_CHAR_NAVIGATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	434;"	d
CYBLE_UUID_CHAR_NAVIGATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	434;"	d
CYBLE_UUID_CHAR_NEW_ALERT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	410;"	d
CYBLE_UUID_CHAR_NEW_ALERT	.\Design02.cydsn\codegentemp\BLE_gatt.h	410;"	d
CYBLE_UUID_CHAR_NWA	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	402;"	d
CYBLE_UUID_CHAR_NWA	.\Design02.cydsn\codegentemp\BLE_gatt.h	402;"	d
CYBLE_UUID_CHAR_PERIPH_PRIVCY_FLAG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	345;"	d
CYBLE_UUID_CHAR_PERIPH_PRIVCY_FLAG	.\Design02.cydsn\codegentemp\BLE_gatt.h	345;"	d
CYBLE_UUID_CHAR_PNP_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	420;"	d
CYBLE_UUID_CHAR_PNP_ID	.\Design02.cydsn\codegentemp\BLE_gatt.h	420;"	d
CYBLE_UUID_CHAR_POLLEN_CONCENTRATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	447;"	d
CYBLE_UUID_CHAR_POLLEN_CONCENTRATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	447;"	d
CYBLE_UUID_CHAR_POSITION_QUALITY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	435;"	d
CYBLE_UUID_CHAR_POSITION_QUALITY	.\Design02.cydsn\codegentemp\BLE_gatt.h	435;"	d
CYBLE_UUID_CHAR_POX_CONTINUOUS_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	505;"	d
CYBLE_UUID_CHAR_POX_CONTINUOUS_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	505;"	d
CYBLE_UUID_CHAR_POX_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	508;"	d
CYBLE_UUID_CHAR_POX_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	508;"	d
CYBLE_UUID_CHAR_POX_FEATURES	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	507;"	d
CYBLE_UUID_CHAR_POX_FEATURES	.\Design02.cydsn\codegentemp\BLE_gatt.h	507;"	d
CYBLE_UUID_CHAR_POX_PULSATILE_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	506;"	d
CYBLE_UUID_CHAR_POX_PULSATILE_EVENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	506;"	d
CYBLE_UUID_CHAR_POX_SPOT_CHK_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	504;"	d
CYBLE_UUID_CHAR_POX_SPOT_CHK_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	504;"	d
CYBLE_UUID_CHAR_PRESSURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	439;"	d
CYBLE_UUID_CHAR_PRESSURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	439;"	d
CYBLE_UUID_CHAR_PRFRRD_CNXN_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	349;"	d
CYBLE_UUID_CHAR_PRFRRD_CNXN_PARAM	.\Design02.cydsn\codegentemp\BLE_gatt.h	349;"	d
CYBLE_UUID_CHAR_RACP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	422;"	d
CYBLE_UUID_CHAR_RACP	.\Design02.cydsn\codegentemp\BLE_gatt.h	422;"	d
CYBLE_UUID_CHAR_RAINFALL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	450;"	d
CYBLE_UUID_CHAR_RAINFALL	.\Design02.cydsn\codegentemp\BLE_gatt.h	450;"	d
CYBLE_UUID_CHAR_RECONNECTION_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	347;"	d
CYBLE_UUID_CHAR_RECONNECTION_ADDR	.\Design02.cydsn\codegentemp\BLE_gatt.h	347;"	d
CYBLE_UUID_CHAR_REF_TIME_INFO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	372;"	d
CYBLE_UUID_CHAR_REF_TIME_INFO	.\Design02.cydsn\codegentemp\BLE_gatt.h	372;"	d
CYBLE_UUID_CHAR_REG_CERT_DATA	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	390;"	d
CYBLE_UUID_CHAR_REG_CERT_DATA	.\Design02.cydsn\codegentemp\BLE_gatt.h	390;"	d
CYBLE_UUID_CHAR_REPORT_REFERENCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	327;"	d
CYBLE_UUID_CHAR_REPORT_REFERENCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	327;"	d
CYBLE_UUID_CHAR_RESTING_HEART_RATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	475;"	d
CYBLE_UUID_CHAR_RESTING_HEART_RATE	.\Design02.cydsn\codegentemp\BLE_gatt.h	475;"	d
CYBLE_UUID_CHAR_RINGER_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	404;"	d
CYBLE_UUID_CHAR_RINGER_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	404;"	d
CYBLE_UUID_CHAR_RINGER_SETTING	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	405;"	d
CYBLE_UUID_CHAR_RINGER_SETTING	.\Design02.cydsn\codegentemp\BLE_gatt.h	405;"	d
CYBLE_UUID_CHAR_RSC_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	424;"	d
CYBLE_UUID_CHAR_RSC_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	424;"	d
CYBLE_UUID_CHAR_RSC_MSRMT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	423;"	d
CYBLE_UUID_CHAR_RSC_MSRMT	.\Design02.cydsn\codegentemp\BLE_gatt.h	423;"	d
CYBLE_UUID_CHAR_SCAN_REFRESH	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	393;"	d
CYBLE_UUID_CHAR_SCAN_REFRESH	.\Design02.cydsn\codegentemp\BLE_gatt.h	393;"	d
CYBLE_UUID_CHAR_SCAN_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	419;"	d
CYBLE_UUID_CHAR_SCAN_WINDOW	.\Design02.cydsn\codegentemp\BLE_gatt.h	419;"	d
CYBLE_UUID_CHAR_SC_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	425;"	d
CYBLE_UUID_CHAR_SC_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	425;"	d
CYBLE_UUID_CHAR_SEC_TIME_ZONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	368;"	d
CYBLE_UUID_CHAR_SEC_TIME_ZONE	.\Design02.cydsn\codegentemp\BLE_gatt.h	368;"	d
CYBLE_UUID_CHAR_SENSOR_LOCATION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	428;"	d
CYBLE_UUID_CHAR_SENSOR_LOCATION	.\Design02.cydsn\codegentemp\BLE_gatt.h	428;"	d
CYBLE_UUID_CHAR_SERIAL_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	385;"	d
CYBLE_UUID_CHAR_SERIAL_NUMBER	.\Design02.cydsn\codegentemp\BLE_gatt.h	385;"	d
CYBLE_UUID_CHAR_SERVER_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	317;"	d
CYBLE_UUID_CHAR_SERVER_CONFIG	.\Design02.cydsn\codegentemp\BLE_gatt.h	317;"	d
CYBLE_UUID_CHAR_SERVICE_CHANGED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	351;"	d
CYBLE_UUID_CHAR_SERVICE_CHANGED	.\Design02.cydsn\codegentemp\BLE_gatt.h	351;"	d
CYBLE_UUID_CHAR_SOFTWARE_REV	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	388;"	d
CYBLE_UUID_CHAR_SOFTWARE_REV	.\Design02.cydsn\codegentemp\BLE_gatt.h	388;"	d
CYBLE_UUID_CHAR_SPRTD_NEW_ALRT_CTGRY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	411;"	d
CYBLE_UUID_CHAR_SPRTD_NEW_ALRT_CTGRY	.\Design02.cydsn\codegentemp\BLE_gatt.h	411;"	d
CYBLE_UUID_CHAR_SPRT_UNRD_ALRT_CTGRY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	412;"	d
CYBLE_UUID_CHAR_SPRT_UNRD_ALRT_CTGRY	.\Design02.cydsn\codegentemp\BLE_gatt.h	412;"	d
CYBLE_UUID_CHAR_STP	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	476;"	d
CYBLE_UUID_CHAR_STP	.\Design02.cydsn\codegentemp\BLE_gatt.h	476;"	d
CYBLE_UUID_CHAR_SYSTEM_ID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	383;"	d
CYBLE_UUID_CHAR_SYSTEM_ID	.\Design02.cydsn\codegentemp\BLE_gatt.h	383;"	d
CYBLE_UUID_CHAR_TEMPERATURE_MSMNT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	378;"	d
CYBLE_UUID_CHAR_TEMPERATURE_MSMNT	.\Design02.cydsn\codegentemp\BLE_gatt.h	378;"	d
CYBLE_UUID_CHAR_TEMPERATURE_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	379;"	d
CYBLE_UUID_CHAR_TEMPERATURE_TYPE	.\Design02.cydsn\codegentemp\BLE_gatt.h	379;"	d
CYBLE_UUID_CHAR_THEMPERATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	440;"	d
CYBLE_UUID_CHAR_THEMPERATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	440;"	d
CYBLE_UUID_CHAR_THREE_ZONE_HEART_RATE_LIMITS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	477;"	d
CYBLE_UUID_CHAR_THREE_ZONE_HEART_RATE_LIMITS	.\Design02.cydsn\codegentemp\BLE_gatt.h	477;"	d
CYBLE_UUID_CHAR_TIME_ACCURACY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	370;"	d
CYBLE_UUID_CHAR_TIME_ACCURACY	.\Design02.cydsn\codegentemp\BLE_gatt.h	370;"	d
CYBLE_UUID_CHAR_TIME_BROADCAST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	373;"	d
CYBLE_UUID_CHAR_TIME_BROADCAST	.\Design02.cydsn\codegentemp\BLE_gatt.h	373;"	d
CYBLE_UUID_CHAR_TIME_SOURCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	371;"	d
CYBLE_UUID_CHAR_TIME_SOURCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	371;"	d
CYBLE_UUID_CHAR_TIME_UPDATE_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	374;"	d
CYBLE_UUID_CHAR_TIME_UPDATE_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	374;"	d
CYBLE_UUID_CHAR_TIME_UPDATE_STATE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	375;"	d
CYBLE_UUID_CHAR_TIME_UPDATE_STATE	.\Design02.cydsn\codegentemp\BLE_gatt.h	375;"	d
CYBLE_UUID_CHAR_TIME_WITH_DST	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	369;"	d
CYBLE_UUID_CHAR_TIME_WITH_DST	.\Design02.cydsn\codegentemp\BLE_gatt.h	369;"	d
CYBLE_UUID_CHAR_TIME_ZONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	366;"	d
CYBLE_UUID_CHAR_TIME_ZONE	.\Design02.cydsn\codegentemp\BLE_gatt.h	366;"	d
CYBLE_UUID_CHAR_TRUE_WIND_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	443;"	d
CYBLE_UUID_CHAR_TRUE_WIND_DIRECTION	.\Design02.cydsn\codegentemp\BLE_gatt.h	443;"	d
CYBLE_UUID_CHAR_TRUE_WIND_SPEED	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	442;"	d
CYBLE_UUID_CHAR_TRUE_WIND_SPEED	.\Design02.cydsn\codegentemp\BLE_gatt.h	442;"	d
CYBLE_UUID_CHAR_TWO_ZONE_HEART_RATE_LIMIT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	478;"	d
CYBLE_UUID_CHAR_TWO_ZONE_HEART_RATE_LIMIT	.\Design02.cydsn\codegentemp\BLE_gatt.h	478;"	d
CYBLE_UUID_CHAR_TX_POWER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	359;"	d
CYBLE_UUID_CHAR_TX_POWER_LEVEL	.\Design02.cydsn\codegentemp\BLE_gatt.h	359;"	d
CYBLE_UUID_CHAR_UNREAD_ALRT_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	409;"	d
CYBLE_UUID_CHAR_UNREAD_ALRT_STATUS	.\Design02.cydsn\codegentemp\BLE_gatt.h	409;"	d
CYBLE_UUID_CHAR_USER_CONTROL_POINT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	488;"	d
CYBLE_UUID_CHAR_USER_CONTROL_POINT	.\Design02.cydsn\codegentemp\BLE_gatt.h	488;"	d
CYBLE_UUID_CHAR_USER_DESCRIPTION	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	313;"	d
CYBLE_UUID_CHAR_USER_DESCRIPTION	.\Design02.cydsn\codegentemp\BLE_gatt.h	313;"	d
CYBLE_UUID_CHAR_USER_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	483;"	d
CYBLE_UUID_CHAR_USER_INDEX	.\Design02.cydsn\codegentemp\BLE_gatt.h	483;"	d
CYBLE_UUID_CHAR_UV_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	448;"	d
CYBLE_UUID_CHAR_UV_INDEX	.\Design02.cydsn\codegentemp\BLE_gatt.h	448;"	d
CYBLE_UUID_CHAR_VALID_RANGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	323;"	d
CYBLE_UUID_CHAR_VALID_RANGE	.\Design02.cydsn\codegentemp\BLE_gatt.h	323;"	d
CYBLE_UUID_CHAR_VO2_MAX	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	479;"	d
CYBLE_UUID_CHAR_VO2_MAX	.\Design02.cydsn\codegentemp\BLE_gatt.h	479;"	d
CYBLE_UUID_CHAR_WAIST_CIRCUMFERENCE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	480;"	d
CYBLE_UUID_CHAR_WAIST_CIRCUMFERENCE	.\Design02.cydsn\codegentemp\BLE_gatt.h	480;"	d
CYBLE_UUID_CHAR_WEIGHT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	481;"	d
CYBLE_UUID_CHAR_WEIGHT	.\Design02.cydsn\codegentemp\BLE_gatt.h	481;"	d
CYBLE_UUID_CHAR_WEIGHT_MEASUREMENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	486;"	d
CYBLE_UUID_CHAR_WEIGHT_MEASUREMENT	.\Design02.cydsn\codegentemp\BLE_gatt.h	486;"	d
CYBLE_UUID_CHAR_WEIGHT_SCALE_FEATURE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	487;"	d
CYBLE_UUID_CHAR_WEIGHT_SCALE_FEATURE	.\Design02.cydsn\codegentemp\BLE_gatt.h	487;"	d
CYBLE_UUID_CHAR_WIND_CHILL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	451;"	d
CYBLE_UUID_CHAR_WIND_CHILL	.\Design02.cydsn\codegentemp\BLE_gatt.h	451;"	d
CYBLE_UUID_CPS_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	279;"	d
CYBLE_UUID_CPS_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	279;"	d
CYBLE_UUID_CURRENT_TIME_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	261;"	d
CYBLE_UUID_CURRENT_TIME_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	261;"	d
CYBLE_UUID_CYCLING_SPEED_AND_CADENCE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	277;"	d
CYBLE_UUID_CYCLING_SPEED_AND_CADENCE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	277;"	d
CYBLE_UUID_DEVICE_INFO_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	266;"	d
CYBLE_UUID_DEVICE_INFO_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	266;"	d
CYBLE_UUID_ENVIRONMENTAL_SENSING_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	281;"	d
CYBLE_UUID_ENVIRONMENTAL_SENSING_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	281;"	d
CYBLE_UUID_FIND_ME_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	288;"	d
CYBLE_UUID_FIND_ME_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	288;"	d
CYBLE_UUID_GAP_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	253;"	d
CYBLE_UUID_GAP_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	253;"	d
CYBLE_UUID_GATT_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	255;"	d
CYBLE_UUID_GATT_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	255;"	d
CYBLE_UUID_GLUCOSE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	264;"	d
CYBLE_UUID_GLUCOSE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	264;"	d
CYBLE_UUID_HEALTH_THERMOMETER_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	265;"	d
CYBLE_UUID_HEALTH_THERMOMETER_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	265;"	d
CYBLE_UUID_HEART_RATE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	269;"	d
CYBLE_UUID_HEART_RATE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	269;"	d
CYBLE_UUID_HIDS_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	274;"	d
CYBLE_UUID_HIDS_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	274;"	d
CYBLE_UUID_IMMEDIATE_ALERT_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	258;"	d
CYBLE_UUID_IMMEDIATE_ALERT_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	258;"	d
CYBLE_UUID_INCLUDE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	301;"	d
CYBLE_UUID_INCLUDE	.\Design02.cydsn\codegentemp\BLE_gatt.h	301;"	d
CYBLE_UUID_INTERNET_PROTOCOL_SUPPORT_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	287;"	d
CYBLE_UUID_INTERNET_PROTOCOL_SUPPORT_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	287;"	d
CYBLE_UUID_LINK_LOSS_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	259;"	d
CYBLE_UUID_LINK_LOSS_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	259;"	d
CYBLE_UUID_LOCATION_AND_NAVIGATION_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	280;"	d
CYBLE_UUID_LOCATION_AND_NAVIGATION_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	280;"	d
CYBLE_UUID_NEXT_DST_CHANGE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	263;"	d
CYBLE_UUID_NEXT_DST_CHANGE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	263;"	d
CYBLE_UUID_NWA_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	267;"	d
CYBLE_UUID_NWA_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	267;"	d
CYBLE_UUID_PHONE_ALERT_STATUS_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	270;"	d
CYBLE_UUID_PHONE_ALERT_STATUS_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	270;"	d
CYBLE_UUID_PRIMARY_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	297;"	d
CYBLE_UUID_PRIMARY_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	297;"	d
CYBLE_UUID_PULSE_OXIMETER_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	278;"	d
CYBLE_UUID_PULSE_OXIMETER_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	278;"	d
CYBLE_UUID_REF_TIME_UPDATE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	262;"	d
CYBLE_UUID_REF_TIME_UPDATE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	262;"	d
CYBLE_UUID_RUNNING_SPEED_AND_CADENCE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	276;"	d
CYBLE_UUID_RUNNING_SPEED_AND_CADENCE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	276;"	d
CYBLE_UUID_SCAN_PARAM_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	275;"	d
CYBLE_UUID_SCAN_PARAM_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	275;"	d
CYBLE_UUID_SECONDARY_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	299;"	d
CYBLE_UUID_SECONDARY_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	299;"	d
CYBLE_UUID_T	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^}CYBLE_UUID_T;$/;"	t	typeref:union:__anon185
CYBLE_UUID_T	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^}CYBLE_UUID_T;$/;"	t	typeref:union:__anon63
CYBLE_UUID_TX_POWER_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	260;"	d
CYBLE_UUID_TX_POWER_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	260;"	d
CYBLE_UUID_USER_DATA_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	283;"	d
CYBLE_UUID_USER_DATA_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	283;"	d
CYBLE_UUID_WATCH_DOG_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	268;"	d
CYBLE_UUID_WATCH_DOG_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	268;"	d
CYBLE_UUID_WEIGHT_SCALE_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	284;"	d
CYBLE_UUID_WEIGHT_SCALE_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	284;"	d
CYBLE_UUID_WIRELESS_POWER_TRANSFER_SERVICE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	289;"	d
CYBLE_UUID_WIRELESS_POWER_TRANSFER_SERVICE	.\Design02.cydsn\codegentemp\BLE_gatt.h	289;"	d
CYCLOCKSTART_32KHZ_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	86;"	d	file:
CYCLOCKSTART_32KHZ_ERROR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	86;"	d	file:
CYCLOCKSTART_NO_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	84;"	d	file:
CYCLOCKSTART_NO_ERROR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	84;"	d	file:
CYCLOCKSTART_PLL_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	87;"	d	file:
CYCLOCKSTART_PLL_ERROR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	87;"	d	file:
CYCLOCKSTART_XTAL_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	85;"	d	file:
CYCLOCKSTART_XTAL_ERROR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	85;"	d	file:
CYCODE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	279;"	d
CYCODE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	297;"	d
CYCODE	.\Design02.cydsn\codegentemp\cytypes.h	279;"	d
CYCODE	.\Design02.cydsn\codegentemp\cytypes.h	297;"	d
CYCOMPACT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	280;"	d
CYCOMPACT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	298;"	d
CYCOMPACT	.\Design02.cydsn\codegentemp\cytypes.h	280;"	d
CYCOMPACT	.\Design02.cydsn\codegentemp\cytypes.h	298;"	d
CYCONFIGCPY	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void CYCONFIGCPY(void *dest, const void *src, size_t n)$/;"	f	file:
CYCONFIGCPY	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void CYCONFIGCPY(void *dest, const void *src, size_t n)$/;"	f	file:
CYCONFIGCPYCODE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void CYCONFIGCPYCODE(void *dest, const void *src, size_t n)$/;"	f	file:
CYCONFIGCPYCODE	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void CYCONFIGCPYCODE(void *dest, const void *src, size_t n)$/;"	f	file:
CYCONFIGCPY_DECLARED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	256;"	d
CYCONFIGCPY_DECLARED	.\Design02.cydsn\codegentemp\cytypes.h	256;"	d
CYDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	281;"	d
CYDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	299;"	d
CYDATA	.\Design02.cydsn\codegentemp\cytypes.h	281;"	d
CYDATA	.\Design02.cydsn\codegentemp\cytypes.h	299;"	d
CYDEVICE_TRM_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	18;"	d
CYDEVICE_TRM_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	18;"	d
CYDEV_BANDGAP_VOLTAGE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1318;"	d
CYDEV_BANDGAP_VOLTAGE	.\Design02.cydsn\codegentemp\cyfitter.h	1318;"	d
CYDEV_BCLK__HFCLK__HZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1319;"	d
CYDEV_BCLK__HFCLK__HZ	.\Design02.cydsn\codegentemp\cyfitter.h	1319;"	d
CYDEV_BCLK__HFCLK__KHZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1320;"	d
CYDEV_BCLK__HFCLK__KHZ	.\Design02.cydsn\codegentemp\cyfitter.h	1320;"	d
CYDEV_BCLK__HFCLK__MHZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1321;"	d
CYDEV_BCLK__HFCLK__MHZ	.\Design02.cydsn\codegentemp\cyfitter.h	1321;"	d
CYDEV_BCLK__SYSCLK__HZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1322;"	d
CYDEV_BCLK__SYSCLK__HZ	.\Design02.cydsn\codegentemp\cyfitter.h	1322;"	d
CYDEV_BCLK__SYSCLK__KHZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1323;"	d
CYDEV_BCLK__SYSCLK__KHZ	.\Design02.cydsn\codegentemp\cyfitter.h	1323;"	d
CYDEV_BCLK__SYSCLK__MHZ	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1324;"	d
CYDEV_BCLK__SYSCLK__MHZ	.\Design02.cydsn\codegentemp\cyfitter.h	1324;"	d
CYDEV_BLE_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6104;"	d
CYDEV_BLE_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6104;"	d
CYDEV_BLE_BLELL_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6841;"	d
CYDEV_BLE_BLELL_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6841;"	d
CYDEV_BLE_BLELL_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6842;"	d
CYDEV_BLE_BLELL_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6842;"	d
CYDEV_BLE_BLERD_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6106;"	d
CYDEV_BLE_BLERD_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6106;"	d
CYDEV_BLE_BLERD_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6107;"	d
CYDEV_BLE_BLERD_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6107;"	d
CYDEV_BLE_BLESS_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7537;"	d
CYDEV_BLE_BLESS_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7537;"	d
CYDEV_BLE_BLESS_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7538;"	d
CYDEV_BLE_BLESS_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7538;"	d
CYDEV_BLE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6105;"	d
CYDEV_BLE_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6105;"	d
CYDEV_BOOTLOADER_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1472;"	d
CYDEV_BOOTLOADER_ENABLE	.\Design02.cydsn\codegentemp\cyfitter.h	1472;"	d
CYDEV_CHIP_DIE_ACTUAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1368;"	d
CYDEV_CHIP_DIE_ACTUAL	.\Design02.cydsn\codegentemp\cyfitter.h	1368;"	d
CYDEV_CHIP_DIE_EXPECT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1367;"	d
CYDEV_CHIP_DIE_EXPECT	.\Design02.cydsn\codegentemp\cyfitter.h	1367;"	d
CYDEV_CHIP_DIE_LEOPARD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1325;"	d
CYDEV_CHIP_DIE_LEOPARD	.\Design02.cydsn\codegentemp\cyfitter.h	1325;"	d
CYDEV_CHIP_DIE_PSOC4A	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1326;"	d
CYDEV_CHIP_DIE_PSOC4A	.\Design02.cydsn\codegentemp\cyfitter.h	1326;"	d
CYDEV_CHIP_DIE_PSOC5LP	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1327;"	d
CYDEV_CHIP_DIE_PSOC5LP	.\Design02.cydsn\codegentemp\cyfitter.h	1327;"	d
CYDEV_CHIP_DIE_PSOC5TM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1328;"	d
CYDEV_CHIP_DIE_PSOC5TM	.\Design02.cydsn\codegentemp\cyfitter.h	1328;"	d
CYDEV_CHIP_DIE_TMA4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1329;"	d
CYDEV_CHIP_DIE_TMA4	.\Design02.cydsn\codegentemp\cyfitter.h	1329;"	d
CYDEV_CHIP_DIE_UNKNOWN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1330;"	d
CYDEV_CHIP_DIE_UNKNOWN	.\Design02.cydsn\codegentemp\cyfitter.h	1330;"	d
CYDEV_CHIP_FAMILY_FM0P	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1331;"	d
CYDEV_CHIP_FAMILY_FM0P	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_FM0P 4$/;"	c
CYDEV_CHIP_FAMILY_FM0P	.\Design02.cydsn\codegentemp\cyfitter.h	1331;"	d
CYDEV_CHIP_FAMILY_FM3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1332;"	d
CYDEV_CHIP_FAMILY_FM3	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_FM3 5$/;"	c
CYDEV_CHIP_FAMILY_FM3	.\Design02.cydsn\codegentemp\cyfitter.h	1332;"	d
CYDEV_CHIP_FAMILY_FM4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1333;"	d
CYDEV_CHIP_FAMILY_FM4	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_FM4 6$/;"	c
CYDEV_CHIP_FAMILY_FM4	.\Design02.cydsn\codegentemp\cyfitter.h	1333;"	d
CYDEV_CHIP_FAMILY_PSOC3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1334;"	d
CYDEV_CHIP_FAMILY_PSOC3	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_PSOC3 1$/;"	c
CYDEV_CHIP_FAMILY_PSOC3	.\Design02.cydsn\codegentemp\cyfitter.h	1334;"	d
CYDEV_CHIP_FAMILY_PSOC4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1335;"	d
CYDEV_CHIP_FAMILY_PSOC4	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_PSOC4 2$/;"	c
CYDEV_CHIP_FAMILY_PSOC4	.\Design02.cydsn\codegentemp\cyfitter.h	1335;"	d
CYDEV_CHIP_FAMILY_PSOC5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1336;"	d
CYDEV_CHIP_FAMILY_PSOC5	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_PSOC5 3$/;"	c
CYDEV_CHIP_FAMILY_PSOC5	.\Design02.cydsn\codegentemp\cyfitter.h	1336;"	d
CYDEV_CHIP_FAMILY_UNKNOWN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1337;"	d
CYDEV_CHIP_FAMILY_UNKNOWN	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_UNKNOWN 0$/;"	c
CYDEV_CHIP_FAMILY_UNKNOWN	.\Design02.cydsn\codegentemp\cyfitter.h	1337;"	d
CYDEV_CHIP_FAMILY_USED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1338;"	d
CYDEV_CHIP_FAMILY_USED	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_FAMILY_USED 2$/;"	c
CYDEV_CHIP_FAMILY_USED	.\Design02.cydsn\codegentemp\cyfitter.h	1338;"	d
CYDEV_CHIP_JTAG_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1339;"	d
CYDEV_CHIP_JTAG_ID	.\Design02.cydsn\codegentemp\cyfitter.h	1339;"	d
CYDEV_CHIP_MEMBER_3A	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1340;"	d
CYDEV_CHIP_MEMBER_3A	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_3A 1$/;"	c
CYDEV_CHIP_MEMBER_3A	.\Design02.cydsn\codegentemp\cyfitter.h	1340;"	d
CYDEV_CHIP_MEMBER_4A	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1341;"	d
CYDEV_CHIP_MEMBER_4A	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4A 12$/;"	c
CYDEV_CHIP_MEMBER_4A	.\Design02.cydsn\codegentemp\cyfitter.h	1341;"	d
CYDEV_CHIP_MEMBER_4C	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1342;"	d
CYDEV_CHIP_MEMBER_4C	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4C 18$/;"	c
CYDEV_CHIP_MEMBER_4C	.\Design02.cydsn\codegentemp\cyfitter.h	1342;"	d
CYDEV_CHIP_MEMBER_4D	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1343;"	d
CYDEV_CHIP_MEMBER_4D	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4D 8$/;"	c
CYDEV_CHIP_MEMBER_4D	.\Design02.cydsn\codegentemp\cyfitter.h	1343;"	d
CYDEV_CHIP_MEMBER_4E	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1344;"	d
CYDEV_CHIP_MEMBER_4E	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4E 4$/;"	c
CYDEV_CHIP_MEMBER_4E	.\Design02.cydsn\codegentemp\cyfitter.h	1344;"	d
CYDEV_CHIP_MEMBER_4F	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1345;"	d
CYDEV_CHIP_MEMBER_4F	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4F 13$/;"	c
CYDEV_CHIP_MEMBER_4F	.\Design02.cydsn\codegentemp\cyfitter.h	1345;"	d
CYDEV_CHIP_MEMBER_4G	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1346;"	d
CYDEV_CHIP_MEMBER_4G	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4G 2$/;"	c
CYDEV_CHIP_MEMBER_4G	.\Design02.cydsn\codegentemp\cyfitter.h	1346;"	d
CYDEV_CHIP_MEMBER_4H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1347;"	d
CYDEV_CHIP_MEMBER_4H	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4H 11$/;"	c
CYDEV_CHIP_MEMBER_4H	.\Design02.cydsn\codegentemp\cyfitter.h	1347;"	d
CYDEV_CHIP_MEMBER_4I	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1348;"	d
CYDEV_CHIP_MEMBER_4I	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4I 17$/;"	c
CYDEV_CHIP_MEMBER_4I	.\Design02.cydsn\codegentemp\cyfitter.h	1348;"	d
CYDEV_CHIP_MEMBER_4J	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1349;"	d
CYDEV_CHIP_MEMBER_4J	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4J 9$/;"	c
CYDEV_CHIP_MEMBER_4J	.\Design02.cydsn\codegentemp\cyfitter.h	1349;"	d
CYDEV_CHIP_MEMBER_4K	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1350;"	d
CYDEV_CHIP_MEMBER_4K	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4K 10$/;"	c
CYDEV_CHIP_MEMBER_4K	.\Design02.cydsn\codegentemp\cyfitter.h	1350;"	d
CYDEV_CHIP_MEMBER_4L	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1351;"	d
CYDEV_CHIP_MEMBER_4L	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4L 16$/;"	c
CYDEV_CHIP_MEMBER_4L	.\Design02.cydsn\codegentemp\cyfitter.h	1351;"	d
CYDEV_CHIP_MEMBER_4M	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1352;"	d
CYDEV_CHIP_MEMBER_4M	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4M 15$/;"	c
CYDEV_CHIP_MEMBER_4M	.\Design02.cydsn\codegentemp\cyfitter.h	1352;"	d
CYDEV_CHIP_MEMBER_4N	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1353;"	d
CYDEV_CHIP_MEMBER_4N	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4N 6$/;"	c
CYDEV_CHIP_MEMBER_4N	.\Design02.cydsn\codegentemp\cyfitter.h	1353;"	d
CYDEV_CHIP_MEMBER_4O	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1354;"	d
CYDEV_CHIP_MEMBER_4O	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4O 5$/;"	c
CYDEV_CHIP_MEMBER_4O	.\Design02.cydsn\codegentemp\cyfitter.h	1354;"	d
CYDEV_CHIP_MEMBER_4P	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1355;"	d
CYDEV_CHIP_MEMBER_4P	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4P 14$/;"	c
CYDEV_CHIP_MEMBER_4P	.\Design02.cydsn\codegentemp\cyfitter.h	1355;"	d
CYDEV_CHIP_MEMBER_4Q	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1356;"	d
CYDEV_CHIP_MEMBER_4Q	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4Q 7$/;"	c
CYDEV_CHIP_MEMBER_4Q	.\Design02.cydsn\codegentemp\cyfitter.h	1356;"	d
CYDEV_CHIP_MEMBER_4U	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1357;"	d
CYDEV_CHIP_MEMBER_4U	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_4U 3$/;"	c
CYDEV_CHIP_MEMBER_4U	.\Design02.cydsn\codegentemp\cyfitter.h	1357;"	d
CYDEV_CHIP_MEMBER_5A	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1358;"	d
CYDEV_CHIP_MEMBER_5A	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_5A 20$/;"	c
CYDEV_CHIP_MEMBER_5A	.\Design02.cydsn\codegentemp\cyfitter.h	1358;"	d
CYDEV_CHIP_MEMBER_5B	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1359;"	d
CYDEV_CHIP_MEMBER_5B	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_5B 19$/;"	c
CYDEV_CHIP_MEMBER_5B	.\Design02.cydsn\codegentemp\cyfitter.h	1359;"	d
CYDEV_CHIP_MEMBER_FM3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1360;"	d
CYDEV_CHIP_MEMBER_FM3	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_FM3 24$/;"	c
CYDEV_CHIP_MEMBER_FM3	.\Design02.cydsn\codegentemp\cyfitter.h	1360;"	d
CYDEV_CHIP_MEMBER_FM4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1361;"	d
CYDEV_CHIP_MEMBER_FM4	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_FM4 25$/;"	c
CYDEV_CHIP_MEMBER_FM4	.\Design02.cydsn\codegentemp\cyfitter.h	1361;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1362;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21$/;"	c
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1	.\Design02.cydsn\codegentemp\cyfitter.h	1362;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1363;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22$/;"	c
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2	.\Design02.cydsn\codegentemp\cyfitter.h	1363;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1364;"	d
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23$/;"	c
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3	.\Design02.cydsn\codegentemp\cyfitter.h	1364;"	d
CYDEV_CHIP_MEMBER_UNKNOWN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1365;"	d
CYDEV_CHIP_MEMBER_UNKNOWN	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_UNKNOWN 0$/;"	c
CYDEV_CHIP_MEMBER_UNKNOWN	.\Design02.cydsn\codegentemp\cyfitter.h	1365;"	d
CYDEV_CHIP_MEMBER_USED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1366;"	d
CYDEV_CHIP_MEMBER_USED	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_MEMBER_USED 13$/;"	c
CYDEV_CHIP_MEMBER_USED	.\Design02.cydsn\codegentemp\cyfitter.h	1366;"	d
CYDEV_CHIP_REVISION_3A_ES1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1383;"	d
CYDEV_CHIP_REVISION_3A_ES1	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_3A_ES1 0$/;"	c
CYDEV_CHIP_REVISION_3A_ES1	.\Design02.cydsn\codegentemp\cyfitter.h	1383;"	d
CYDEV_CHIP_REVISION_3A_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1384;"	d
CYDEV_CHIP_REVISION_3A_ES2	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_3A_ES2 1$/;"	c
CYDEV_CHIP_REVISION_3A_ES2	.\Design02.cydsn\codegentemp\cyfitter.h	1384;"	d
CYDEV_CHIP_REVISION_3A_ES3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1385;"	d
CYDEV_CHIP_REVISION_3A_ES3	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_3A_ES3 3$/;"	c
CYDEV_CHIP_REVISION_3A_ES3	.\Design02.cydsn\codegentemp\cyfitter.h	1385;"	d
CYDEV_CHIP_REVISION_3A_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1386;"	d
CYDEV_CHIP_REVISION_3A_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_3A_PRODUCTION 3$/;"	c
CYDEV_CHIP_REVISION_3A_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1386;"	d
CYDEV_CHIP_REVISION_4A_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1387;"	d
CYDEV_CHIP_REVISION_4A_ES0	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4A_ES0 17$/;"	c
CYDEV_CHIP_REVISION_4A_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1387;"	d
CYDEV_CHIP_REVISION_4A_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1388;"	d
CYDEV_CHIP_REVISION_4A_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4A_PRODUCTION 17$/;"	c
CYDEV_CHIP_REVISION_4A_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1388;"	d
CYDEV_CHIP_REVISION_4C_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1389;"	d
CYDEV_CHIP_REVISION_4C_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4C_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4C_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1389;"	d
CYDEV_CHIP_REVISION_4D_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1390;"	d
CYDEV_CHIP_REVISION_4D_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4D_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4D_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1390;"	d
CYDEV_CHIP_REVISION_4E_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1391;"	d
CYDEV_CHIP_REVISION_4E_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4E_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4E_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1391;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1392;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4F_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4F_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1392;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1393;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0$/;"	c
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA	.\Design02.cydsn\codegentemp\cyfitter.h	1393;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1394;"	d
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0$/;"	c
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K	.\Design02.cydsn\codegentemp\cyfitter.h	1394;"	d
CYDEV_CHIP_REVISION_4G_ES	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1395;"	d
CYDEV_CHIP_REVISION_4G_ES	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4G_ES 17$/;"	c
CYDEV_CHIP_REVISION_4G_ES	.\Design02.cydsn\codegentemp\cyfitter.h	1395;"	d
CYDEV_CHIP_REVISION_4G_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1396;"	d
CYDEV_CHIP_REVISION_4G_ES2	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4G_ES2 33$/;"	c
CYDEV_CHIP_REVISION_4G_ES2	.\Design02.cydsn\codegentemp\cyfitter.h	1396;"	d
CYDEV_CHIP_REVISION_4G_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1397;"	d
CYDEV_CHIP_REVISION_4G_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4G_PRODUCTION 17$/;"	c
CYDEV_CHIP_REVISION_4G_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1397;"	d
CYDEV_CHIP_REVISION_4H_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1398;"	d
CYDEV_CHIP_REVISION_4H_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4H_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4H_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1398;"	d
CYDEV_CHIP_REVISION_4I_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1399;"	d
CYDEV_CHIP_REVISION_4I_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4I_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4I_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1399;"	d
CYDEV_CHIP_REVISION_4J_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1400;"	d
CYDEV_CHIP_REVISION_4J_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4J_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4J_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1400;"	d
CYDEV_CHIP_REVISION_4K_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1401;"	d
CYDEV_CHIP_REVISION_4K_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4K_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4K_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1401;"	d
CYDEV_CHIP_REVISION_4L_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1402;"	d
CYDEV_CHIP_REVISION_4L_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4L_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4L_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1402;"	d
CYDEV_CHIP_REVISION_4M_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1403;"	d
CYDEV_CHIP_REVISION_4M_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4M_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4M_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1403;"	d
CYDEV_CHIP_REVISION_4N_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1404;"	d
CYDEV_CHIP_REVISION_4N_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4N_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4N_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1404;"	d
CYDEV_CHIP_REVISION_4O_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1405;"	d
CYDEV_CHIP_REVISION_4O_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4O_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4O_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1405;"	d
CYDEV_CHIP_REVISION_4P_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1406;"	d
CYDEV_CHIP_REVISION_4P_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4P_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4P_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1406;"	d
CYDEV_CHIP_REVISION_4Q_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1407;"	d
CYDEV_CHIP_REVISION_4Q_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4Q_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1407;"	d
CYDEV_CHIP_REVISION_4U_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1408;"	d
CYDEV_CHIP_REVISION_4U_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_4U_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_4U_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1408;"	d
CYDEV_CHIP_REVISION_5A_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1409;"	d
CYDEV_CHIP_REVISION_5A_ES0	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_5A_ES0 0$/;"	c
CYDEV_CHIP_REVISION_5A_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1409;"	d
CYDEV_CHIP_REVISION_5A_ES1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1410;"	d
CYDEV_CHIP_REVISION_5A_ES1	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_5A_ES1 1$/;"	c
CYDEV_CHIP_REVISION_5A_ES1	.\Design02.cydsn\codegentemp\cyfitter.h	1410;"	d
CYDEV_CHIP_REVISION_5A_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1411;"	d
CYDEV_CHIP_REVISION_5A_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_5A_PRODUCTION 1$/;"	c
CYDEV_CHIP_REVISION_5A_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1411;"	d
CYDEV_CHIP_REVISION_5B_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1412;"	d
CYDEV_CHIP_REVISION_5B_ES0	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_5B_ES0 0$/;"	c
CYDEV_CHIP_REVISION_5B_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1412;"	d
CYDEV_CHIP_REVISION_5B_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1413;"	d
CYDEV_CHIP_REVISION_5B_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_5B_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_5B_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1413;"	d
CYDEV_CHIP_REVISION_FM3_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1414;"	d
CYDEV_CHIP_REVISION_FM3_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_FM3_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1414;"	d
CYDEV_CHIP_REVISION_FM4_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1415;"	d
CYDEV_CHIP_REVISION_FM4_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_FM4_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1415;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1416;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1416;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1417;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1417;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1418;"	d
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0$/;"	c
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1418;"	d
CYDEV_CHIP_REVISION_USED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1419;"	d
CYDEV_CHIP_REVISION_USED	.\Design02.cydsn\codegentemp\Design02.v	/^`define CYDEV_CHIP_REVISION_USED 0$/;"	c
CYDEV_CHIP_REVISION_USED	.\Design02.cydsn\codegentemp\cyfitter.h	1419;"	d
CYDEV_CHIP_REV_EXPECT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1420;"	d
CYDEV_CHIP_REV_EXPECT	.\Design02.cydsn\codegentemp\cyfitter.h	1420;"	d
CYDEV_CHIP_REV_LEOPARD_ES1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1369;"	d
CYDEV_CHIP_REV_LEOPARD_ES1	.\Design02.cydsn\codegentemp\cyfitter.h	1369;"	d
CYDEV_CHIP_REV_LEOPARD_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1370;"	d
CYDEV_CHIP_REV_LEOPARD_ES2	.\Design02.cydsn\codegentemp\cyfitter.h	1370;"	d
CYDEV_CHIP_REV_LEOPARD_ES3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1371;"	d
CYDEV_CHIP_REV_LEOPARD_ES3	.\Design02.cydsn\codegentemp\cyfitter.h	1371;"	d
CYDEV_CHIP_REV_LEOPARD_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1372;"	d
CYDEV_CHIP_REV_LEOPARD_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1372;"	d
CYDEV_CHIP_REV_PSOC4A_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1373;"	d
CYDEV_CHIP_REV_PSOC4A_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1373;"	d
CYDEV_CHIP_REV_PSOC4A_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1374;"	d
CYDEV_CHIP_REV_PSOC4A_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1374;"	d
CYDEV_CHIP_REV_PSOC5LP_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1375;"	d
CYDEV_CHIP_REV_PSOC5LP_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1375;"	d
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1376;"	d
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1376;"	d
CYDEV_CHIP_REV_PSOC5TM_ES0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1377;"	d
CYDEV_CHIP_REV_PSOC5TM_ES0	.\Design02.cydsn\codegentemp\cyfitter.h	1377;"	d
CYDEV_CHIP_REV_PSOC5TM_ES1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1378;"	d
CYDEV_CHIP_REV_PSOC5TM_ES1	.\Design02.cydsn\codegentemp\cyfitter.h	1378;"	d
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1379;"	d
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1379;"	d
CYDEV_CHIP_REV_TMA4_ES	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1380;"	d
CYDEV_CHIP_REV_TMA4_ES	.\Design02.cydsn\codegentemp\cyfitter.h	1380;"	d
CYDEV_CHIP_REV_TMA4_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1381;"	d
CYDEV_CHIP_REV_TMA4_ES2	.\Design02.cydsn\codegentemp\cyfitter.h	1381;"	d
CYDEV_CHIP_REV_TMA4_PRODUCTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1382;"	d
CYDEV_CHIP_REV_TMA4_PRODUCTION	.\Design02.cydsn\codegentemp\cyfitter.h	1382;"	d
CYDEV_CM0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8289;"	d
CYDEV_CM0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8289;"	d
CYDEV_CM0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8290;"	d
CYDEV_CM0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8290;"	d
CYDEV_CONFIGURATION_COMPRESSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1426;"	d
CYDEV_CONFIGURATION_COMPRESSED	.\Design02.cydsn\codegentemp\cyfitter.h	1426;"	d
CYDEV_CONFIGURATION_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1428;"	d
CYDEV_CONFIGURATION_MODE	.\Design02.cydsn\codegentemp\cyfitter.h	1428;"	d
CYDEV_CONFIGURATION_MODE_COMPRESSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1427;"	d
CYDEV_CONFIGURATION_MODE_COMPRESSED	.\Design02.cydsn\codegentemp\cyfitter.h	1427;"	d
CYDEV_CONFIGURATION_MODE_DMA	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1429;"	d
CYDEV_CONFIGURATION_MODE_DMA	.\Design02.cydsn\codegentemp\cyfitter.h	1429;"	d
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1430;"	d
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED	.\Design02.cydsn\codegentemp\cyfitter.h	1430;"	d
CYDEV_CONFIG_READ_ACCELERATOR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1421;"	d
CYDEV_CONFIG_READ_ACCELERATOR	.\Design02.cydsn\codegentemp\cyfitter.h	1421;"	d
CYDEV_CONFIG_UNUSED_IO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1425;"	d
CYDEV_CONFIG_UNUSED_IO	.\Design02.cydsn\codegentemp\cyfitter.h	1425;"	d
CYDEV_CONFIG_UNUSED_IO_AllowButWarn	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1422;"	d
CYDEV_CONFIG_UNUSED_IO_AllowButWarn	.\Design02.cydsn\codegentemp\cyfitter.h	1422;"	d
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1423;"	d
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo	.\Design02.cydsn\codegentemp\cyfitter.h	1423;"	d
CYDEV_CONFIG_UNUSED_IO_Disallowed	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1424;"	d
CYDEV_CONFIG_UNUSED_IO_Disallowed	.\Design02.cydsn\codegentemp\cyfitter.h	1424;"	d
CYDEV_CPUSS_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5112;"	d
CYDEV_CPUSS_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5112;"	d
CYDEV_CPUSS_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5113;"	d
CYDEV_CPUSS_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5113;"	d
CYDEV_CSD_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5800;"	d
CYDEV_CSD_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5800;"	d
CYDEV_CSD_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5801;"	d
CYDEV_CSD_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5801;"	d
CYDEV_CTBM0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7598;"	d
CYDEV_CTBM0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7598;"	d
CYDEV_CTBM0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7599;"	d
CYDEV_CTBM0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7599;"	d
CYDEV_CTBM1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7745;"	d
CYDEV_CTBM1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7745;"	d
CYDEV_CTBM1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7746;"	d
CYDEV_CTBM1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7746;"	d
CYDEV_DEBUGGING_DPS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1437;"	d
CYDEV_DEBUGGING_DPS	.\Design02.cydsn\codegentemp\cyfitter.h	1437;"	d
CYDEV_DEBUGGING_DPS_Disable	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1435;"	d
CYDEV_DEBUGGING_DPS_Disable	.\Design02.cydsn\codegentemp\cyfitter.h	1435;"	d
CYDEV_DEBUGGING_DPS_SWD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1436;"	d
CYDEV_DEBUGGING_DPS_SWD	.\Design02.cydsn\codegentemp\cyfitter.h	1436;"	d
CYDEV_DEBUGGING_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1438;"	d
CYDEV_DEBUGGING_ENABLE	.\Design02.cydsn\codegentemp\cyfitter.h	1438;"	d
CYDEV_DEBUG_PROTECT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1433;"	d
CYDEV_DEBUG_PROTECT	.\Design02.cydsn\codegentemp\cyfitter.h	1433;"	d
CYDEV_DEBUG_PROTECT_KILL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1431;"	d
CYDEV_DEBUG_PROTECT_KILL	.\Design02.cydsn\codegentemp\cyfitter.h	1431;"	d
CYDEV_DEBUG_PROTECT_OPEN	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1432;"	d
CYDEV_DEBUG_PROTECT_OPEN	.\Design02.cydsn\codegentemp\cyfitter.h	1432;"	d
CYDEV_DEBUG_PROTECT_PROTECTED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1434;"	d
CYDEV_DEBUG_PROTECT_PROTECTED	.\Design02.cydsn\codegentemp\cyfitter.h	1434;"	d
CYDEV_DFT_SELECT_CLK0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1439;"	d
CYDEV_DFT_SELECT_CLK0	.\Design02.cydsn\codegentemp\cyfitter.h	1439;"	d
CYDEV_DFT_SELECT_CLK1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1440;"	d
CYDEV_DFT_SELECT_CLK1	.\Design02.cydsn\codegentemp\cyfitter.h	1440;"	d
CYDEV_FLASH_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	19;"	d
CYDEV_FLASH_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	19;"	d
CYDEV_FLASH_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	20;"	d
CYDEV_FLASH_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	20;"	d
CYDEV_FLS_ROW_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^        const uint8 cyBle_StackFlashptr[CYBLE_STACK_FLASH_SIZE] CY_ALIGN(CYDEV_FLS_ROW_SIZE) = {0u};$/;"	v
CYDEV_FLS_ROW_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8489;"	d
CYDEV_FLS_ROW_SIZE	.\Design02.cydsn\codegentemp\BLE.c	/^        const uint8 cyBle_StackFlashptr[CYBLE_STACK_FLASH_SIZE] CY_ALIGN(CYDEV_FLS_ROW_SIZE) = {0u};$/;"	v
CYDEV_FLS_ROW_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8489;"	d
CYDEV_FLS_SECTOR_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8488;"	d
CYDEV_FLS_SECTOR_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8488;"	d
CYDEV_GPIO_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	888;"	d
CYDEV_GPIO_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	888;"	d
CYDEV_GPIO_PRT0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	890;"	d
CYDEV_GPIO_PRT0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	890;"	d
CYDEV_GPIO_PRT0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	891;"	d
CYDEV_GPIO_PRT0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	891;"	d
CYDEV_GPIO_PRT1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1013;"	d
CYDEV_GPIO_PRT1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1013;"	d
CYDEV_GPIO_PRT1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1014;"	d
CYDEV_GPIO_PRT1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1014;"	d
CYDEV_GPIO_PRT2_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1024;"	d
CYDEV_GPIO_PRT2_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1024;"	d
CYDEV_GPIO_PRT2_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1025;"	d
CYDEV_GPIO_PRT2_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1025;"	d
CYDEV_GPIO_PRT3_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1035;"	d
CYDEV_GPIO_PRT3_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1035;"	d
CYDEV_GPIO_PRT3_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1036;"	d
CYDEV_GPIO_PRT3_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1036;"	d
CYDEV_GPIO_PRT4_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1046;"	d
CYDEV_GPIO_PRT4_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1046;"	d
CYDEV_GPIO_PRT4_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1047;"	d
CYDEV_GPIO_PRT4_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1047;"	d
CYDEV_GPIO_PRT5_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1057;"	d
CYDEV_GPIO_PRT5_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1057;"	d
CYDEV_GPIO_PRT5_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1058;"	d
CYDEV_GPIO_PRT5_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1058;"	d
CYDEV_GPIO_PRT6_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1076;"	d
CYDEV_GPIO_PRT6_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1076;"	d
CYDEV_GPIO_PRT6_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1077;"	d
CYDEV_GPIO_PRT6_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1077;"	d
CYDEV_GPIO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	889;"	d
CYDEV_GPIO_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	889;"	d
CYDEV_HEAP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1441;"	d
CYDEV_HEAP_SIZE	.\Design02.cydsn\codegentemp\cyfitter.h	1441;"	d
CYDEV_HSIOM_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	788;"	d
CYDEV_HSIOM_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	788;"	d
CYDEV_HSIOM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	789;"	d
CYDEV_HSIOM_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	789;"	d
CYDEV_IMO_TRIMMED_BY_USB	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1442;"	d
CYDEV_IMO_TRIMMED_BY_USB	.\Design02.cydsn\codegentemp\cyfitter.h	1442;"	d
CYDEV_IMO_TRIMMED_BY_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1443;"	d
CYDEV_IMO_TRIMMED_BY_WCO	.\Design02.cydsn\codegentemp\cyfitter.h	1443;"	d
CYDEV_IS_EXPORTING_CODE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1444;"	d
CYDEV_IS_EXPORTING_CODE	.\Design02.cydsn\codegentemp\cyfitter.h	1444;"	d
CYDEV_IS_IMPORTING_CODE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1445;"	d
CYDEV_IS_IMPORTING_CODE	.\Design02.cydsn\codegentemp\cyfitter.h	1445;"	d
CYDEV_LCD_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5971;"	d
CYDEV_LCD_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5971;"	d
CYDEV_LCD_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5972;"	d
CYDEV_LCD_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5972;"	d
CYDEV_LPCOMP_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6017;"	d
CYDEV_LPCOMP_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6017;"	d
CYDEV_LPCOMP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6018;"	d
CYDEV_LPCOMP_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6018;"	d
CYDEV_PASS_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8264;"	d
CYDEV_PASS_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8264;"	d
CYDEV_PASS_DSAB_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8274;"	d
CYDEV_PASS_DSAB_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8274;"	d
CYDEV_PASS_DSAB_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8275;"	d
CYDEV_PASS_DSAB_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8275;"	d
CYDEV_PASS_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8265;"	d
CYDEV_PASS_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8265;"	d
CYDEV_PERI_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	738;"	d
CYDEV_PERI_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	738;"	d
CYDEV_PERI_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	739;"	d
CYDEV_PERI_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	739;"	d
CYDEV_PROJ_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1446;"	d
CYDEV_PROJ_TYPE	.\Design02.cydsn\codegentemp\cyfitter.h	1446;"	d
CYDEV_PROJ_TYPE_BOOTLOADER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1447;"	d
CYDEV_PROJ_TYPE_BOOTLOADER	.\Design02.cydsn\codegentemp\cyfitter.h	1447;"	d
CYDEV_PROJ_TYPE_LAUNCHER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1448;"	d
CYDEV_PROJ_TYPE_LAUNCHER	.\Design02.cydsn\codegentemp\cyfitter.h	1448;"	d
CYDEV_PROJ_TYPE_LOADABLE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1449;"	d
CYDEV_PROJ_TYPE_LOADABLE	.\Design02.cydsn\codegentemp\cyfitter.h	1449;"	d
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1450;"	d
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER	.\Design02.cydsn\codegentemp\cyfitter.h	1450;"	d
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1451;"	d
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER	.\Design02.cydsn\codegentemp\cyfitter.h	1451;"	d
CYDEV_PROJ_TYPE_STANDARD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1452;"	d
CYDEV_PROJ_TYPE_STANDARD	.\Design02.cydsn\codegentemp\cyfitter.h	1452;"	d
CYDEV_ROMTABLE_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8446;"	d
CYDEV_ROMTABLE_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8446;"	d
CYDEV_ROMTABLE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8447;"	d
CYDEV_ROMTABLE_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8447;"	d
CYDEV_ROM_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	730;"	d
CYDEV_ROM_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	730;"	d
CYDEV_ROM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	731;"	d
CYDEV_ROM_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	731;"	d
CYDEV_SAR_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7768;"	d
CYDEV_SAR_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7768;"	d
CYDEV_SAR_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7769;"	d
CYDEV_SAR_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7769;"	d
CYDEV_SCB0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5391;"	d
CYDEV_SCB0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5391;"	d
CYDEV_SCB0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5392;"	d
CYDEV_SCB0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5392;"	d
CYDEV_SCB1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5719;"	d
CYDEV_SCB1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5719;"	d
CYDEV_SCB1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5720;"	d
CYDEV_SCB1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5720;"	d
CYDEV_SFLASH_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	23;"	d
CYDEV_SFLASH_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	23;"	d
CYDEV_SFLASH_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	24;"	d
CYDEV_SFLASH_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	24;"	d
CYDEV_SPCIF_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5173;"	d
CYDEV_SPCIF_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5173;"	d
CYDEV_SPCIF_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5174;"	d
CYDEV_SPCIF_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5174;"	d
CYDEV_SRAM_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	734;"	d
CYDEV_SRAM_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	734;"	d
CYDEV_SRAM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	735;"	d
CYDEV_SRAM_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	735;"	d
CYDEV_STACK_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1453;"	d
CYDEV_STACK_SIZE	.\Design02.cydsn\codegentemp\cyfitter.h	1453;"	d
CYDEV_TCPWM_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5197;"	d
CYDEV_TCPWM_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5197;"	d
CYDEV_TCPWM_CNT0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5214;"	d
CYDEV_TCPWM_CNT0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5214;"	d
CYDEV_TCPWM_CNT0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5215;"	d
CYDEV_TCPWM_CNT0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5215;"	d
CYDEV_TCPWM_CNT1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5343;"	d
CYDEV_TCPWM_CNT1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5343;"	d
CYDEV_TCPWM_CNT1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5344;"	d
CYDEV_TCPWM_CNT1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5344;"	d
CYDEV_TCPWM_CNT2_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5359;"	d
CYDEV_TCPWM_CNT2_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5359;"	d
CYDEV_TCPWM_CNT2_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5360;"	d
CYDEV_TCPWM_CNT2_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5360;"	d
CYDEV_TCPWM_CNT3_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5375;"	d
CYDEV_TCPWM_CNT3_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5375;"	d
CYDEV_TCPWM_CNT3_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5376;"	d
CYDEV_TCPWM_CNT3_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5376;"	d
CYDEV_TCPWM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5198;"	d
CYDEV_TCPWM_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5198;"	d
CYDEV_TST_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	846;"	d
CYDEV_TST_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	846;"	d
CYDEV_TST_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	847;"	d
CYDEV_TST_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	847;"	d
CYDEV_UDB_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1569;"	d
CYDEV_UDB_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1569;"	d
CYDEV_UDB_BCTL0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4945;"	d
CYDEV_UDB_BCTL0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4945;"	d
CYDEV_UDB_BCTL0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4946;"	d
CYDEV_UDB_BCTL0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4946;"	d
CYDEV_UDB_CAT16_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1663;"	d
CYDEV_UDB_CAT16_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1663;"	d
CYDEV_UDB_CAT16_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1664;"	d
CYDEV_UDB_CAT16_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1664;"	d
CYDEV_UDB_DSI0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3687;"	d
CYDEV_UDB_DSI0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3687;"	d
CYDEV_UDB_DSI0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3688;"	d
CYDEV_UDB_DSI0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3688;"	d
CYDEV_UDB_DSI1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3911;"	d
CYDEV_UDB_DSI1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3911;"	d
CYDEV_UDB_DSI1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3912;"	d
CYDEV_UDB_DSI1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3912;"	d
CYDEV_UDB_DSI2_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4121;"	d
CYDEV_UDB_DSI2_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4121;"	d
CYDEV_UDB_DSI2_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4122;"	d
CYDEV_UDB_DSI2_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4122;"	d
CYDEV_UDB_DSI3_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4331;"	d
CYDEV_UDB_DSI3_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4331;"	d
CYDEV_UDB_DSI3_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4332;"	d
CYDEV_UDB_DSI3_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4332;"	d
CYDEV_UDB_P0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2059;"	d
CYDEV_UDB_P0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2059;"	d
CYDEV_UDB_P0_ROUTE_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3133;"	d
CYDEV_UDB_P0_ROUTE_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3133;"	d
CYDEV_UDB_P0_ROUTE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3134;"	d
CYDEV_UDB_P0_ROUTE_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3134;"	d
CYDEV_UDB_P0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2060;"	d
CYDEV_UDB_P0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2060;"	d
CYDEV_UDB_P0_U0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2061;"	d
CYDEV_UDB_P0_U0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2061;"	d
CYDEV_UDB_P0_U0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2062;"	d
CYDEV_UDB_P0_U0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2062;"	d
CYDEV_UDB_P0_U1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3071;"	d
CYDEV_UDB_P0_U1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3071;"	d
CYDEV_UDB_P0_U1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3072;"	d
CYDEV_UDB_P0_U1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3072;"	d
CYDEV_UDB_P1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3356;"	d
CYDEV_UDB_P1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3356;"	d
CYDEV_UDB_P1_ROUTE_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3482;"	d
CYDEV_UDB_P1_ROUTE_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3482;"	d
CYDEV_UDB_P1_ROUTE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3483;"	d
CYDEV_UDB_P1_ROUTE_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3483;"	d
CYDEV_UDB_P1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3357;"	d
CYDEV_UDB_P1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3357;"	d
CYDEV_UDB_P1_U0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3358;"	d
CYDEV_UDB_P1_U0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3358;"	d
CYDEV_UDB_P1_U0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3359;"	d
CYDEV_UDB_P1_U0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3359;"	d
CYDEV_UDB_P1_U1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3420;"	d
CYDEV_UDB_P1_U1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3420;"	d
CYDEV_UDB_P1_U1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3421;"	d
CYDEV_UDB_P1_U1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3421;"	d
CYDEV_UDB_PA0_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4541;"	d
CYDEV_UDB_PA0_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4541;"	d
CYDEV_UDB_PA0_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4542;"	d
CYDEV_UDB_PA0_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4542;"	d
CYDEV_UDB_PA1_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4894;"	d
CYDEV_UDB_PA1_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4894;"	d
CYDEV_UDB_PA1_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4895;"	d
CYDEV_UDB_PA1_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4895;"	d
CYDEV_UDB_PA2_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4911;"	d
CYDEV_UDB_PA2_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4911;"	d
CYDEV_UDB_PA2_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4912;"	d
CYDEV_UDB_PA2_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4912;"	d
CYDEV_UDB_PA3_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4928;"	d
CYDEV_UDB_PA3_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4928;"	d
CYDEV_UDB_PA3_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4929;"	d
CYDEV_UDB_PA3_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4929;"	d
CYDEV_UDB_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1570;"	d
CYDEV_UDB_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1570;"	d
CYDEV_UDB_UDBIF_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5052;"	d
CYDEV_UDB_UDBIF_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5052;"	d
CYDEV_UDB_UDBIF_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5053;"	d
CYDEV_UDB_UDBIF_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5053;"	d
CYDEV_UDB_W16_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1735;"	d
CYDEV_UDB_W16_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1735;"	d
CYDEV_UDB_W16_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1736;"	d
CYDEV_UDB_W16_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1736;"	d
CYDEV_UDB_W32_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1862;"	d
CYDEV_UDB_W32_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1862;"	d
CYDEV_UDB_W32_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1863;"	d
CYDEV_UDB_W32_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1863;"	d
CYDEV_UDB_W8_BASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1571;"	d
CYDEV_UDB_W8_BASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1571;"	d
CYDEV_UDB_W8_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1572;"	d
CYDEV_UDB_W8_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1572;"	d
CYDEV_USE_BUNDLED_CMSIS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1454;"	d
CYDEV_USE_BUNDLED_CMSIS	.\Design02.cydsn\codegentemp\cyfitter.h	1454;"	d
CYDEV_VARIABLE_VDDA	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1455;"	d
CYDEV_VARIABLE_VDDA	.\Design02.cydsn\codegentemp\cyfitter.h	1455;"	d
CYDEV_VDDA	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1456;"	d
CYDEV_VDDA	.\Design02.cydsn\codegentemp\cyfitter.h	1456;"	d
CYDEV_VDDA_MV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1457;"	d
CYDEV_VDDA_MV	.\Design02.cydsn\codegentemp\cyfitter.h	1457;"	d
CYDEV_VDDD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1458;"	d
CYDEV_VDDD	.\Design02.cydsn\codegentemp\cyfitter.h	1458;"	d
CYDEV_VDDD_MV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1459;"	d
CYDEV_VDDD_MV	.\Design02.cydsn\codegentemp\cyfitter.h	1459;"	d
CYDEV_VDDR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1460;"	d
CYDEV_VDDR	.\Design02.cydsn\codegentemp\cyfitter.h	1460;"	d
CYDEV_VDDR_MV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1461;"	d
CYDEV_VDDR_MV	.\Design02.cydsn\codegentemp\cyfitter.h	1461;"	d
CYDEV_WDT_GENERATE_ISR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1462;"	d
CYDEV_WDT_GENERATE_ISR	.\Design02.cydsn\codegentemp\cyfitter.h	1462;"	d
CYFAR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	282;"	d
CYFAR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	300;"	d
CYFAR	.\Design02.cydsn\codegentemp\cytypes.h	282;"	d
CYFAR	.\Design02.cydsn\codegentemp\cytypes.h	300;"	d
CYFITTER_CFG_H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.h	18;"	d
CYFITTER_CFG_H	.\Design02.cydsn\codegentemp\cyfitter_cfg.h	18;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7334;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7334;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7335;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7335;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7337;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7337;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7338;"	d
CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7338;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7311;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7311;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7312;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7312;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7313;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7313;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7314;"	d
CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7314;"	d
CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6883;"	d
CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6883;"	d
CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6884;"	d
CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6884;"	d
CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7056;"	d
CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7056;"	d
CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7057;"	d
CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7057;"	d
CYFLD_BLE_BLELL_ADV_CLOSE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6897;"	d
CYFLD_BLE_BLELL_ADV_CLOSE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6897;"	d
CYFLD_BLE_BLELL_ADV_CLOSE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6898;"	d
CYFLD_BLE_BLELL_ADV_CLOSE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6898;"	d
CYFLD_BLE_BLELL_ADV_CLS_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7210;"	d
CYFLD_BLE_BLELL_ADV_CLS_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7210;"	d
CYFLD_BLE_BLELL_ADV_CLS_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7211;"	d
CYFLD_BLE_BLELL_ADV_CLS_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7211;"	d
CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7218;"	d
CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7218;"	d
CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7219;"	d
CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7219;"	d
CYFLD_BLE_BLELL_ADV_FILT_POLICY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6881;"	d
CYFLD_BLE_BLELL_ADV_FILT_POLICY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6881;"	d
CYFLD_BLE_BLELL_ADV_FILT_POLICY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6882;"	d
CYFLD_BLE_BLELL_ADV_FILT_POLICY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6882;"	d
CYFLD_BLE_BLELL_ADV_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6892;"	d
CYFLD_BLE_BLELL_ADV_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6892;"	d
CYFLD_BLE_BLELL_ADV_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6893;"	d
CYFLD_BLE_BLELL_ADV_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6893;"	d
CYFLD_BLE_BLELL_ADV_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6847;"	d
CYFLD_BLE_BLELL_ADV_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6847;"	d
CYFLD_BLE_BLELL_ADV_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6848;"	d
CYFLD_BLE_BLELL_ADV_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6848;"	d
CYFLD_BLE_BLELL_ADV_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6862;"	d
CYFLD_BLE_BLELL_ADV_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6862;"	d
CYFLD_BLE_BLELL_ADV_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6863;"	d
CYFLD_BLE_BLELL_ADV_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6863;"	d
CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6887;"	d
CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6887;"	d
CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6888;"	d
CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6888;"	d
CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6914;"	d
CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6914;"	d
CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6915;"	d
CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6915;"	d
CYFLD_BLE_BLELL_ADV_ON__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6911;"	d
CYFLD_BLE_BLELL_ADV_ON__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6911;"	d
CYFLD_BLE_BLELL_ADV_ON__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6912;"	d
CYFLD_BLE_BLELL_ADV_ON__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6912;"	d
CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7226;"	d
CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7226;"	d
CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7227;"	d
CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7227;"	d
CYFLD_BLE_BLELL_ADV_RAND_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7224;"	d
CYFLD_BLE_BLELL_ADV_RAND_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7224;"	d
CYFLD_BLE_BLELL_ADV_RAND_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7225;"	d
CYFLD_BLE_BLELL_ADV_RAND_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7225;"	d
CYFLD_BLE_BLELL_ADV_RX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7235;"	d
CYFLD_BLE_BLELL_ADV_RX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7235;"	d
CYFLD_BLE_BLELL_ADV_RX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7236;"	d
CYFLD_BLE_BLELL_ADV_RX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7236;"	d
CYFLD_BLE_BLELL_ADV_RX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6936;"	d
CYFLD_BLE_BLELL_ADV_RX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6936;"	d
CYFLD_BLE_BLELL_ADV_RX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6937;"	d
CYFLD_BLE_BLELL_ADV_RX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6937;"	d
CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7097;"	d
CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7097;"	d
CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7098;"	d
CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7098;"	d
CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7216;"	d
CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7216;"	d
CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7217;"	d
CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7217;"	d
CYFLD_BLE_BLELL_ADV_STRT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7208;"	d
CYFLD_BLE_BLELL_ADV_STRT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7208;"	d
CYFLD_BLE_BLELL_ADV_STRT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7209;"	d
CYFLD_BLE_BLELL_ADV_STRT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7209;"	d
CYFLD_BLE_BLELL_ADV_STRT_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6895;"	d
CYFLD_BLE_BLELL_ADV_STRT_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6895;"	d
CYFLD_BLE_BLELL_ADV_STRT_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6896;"	d
CYFLD_BLE_BLELL_ADV_STRT_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6896;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7222;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7222;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7223;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7223;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6909;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6909;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6910;"	d
CYFLD_BLE_BLELL_ADV_TIMEOUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6910;"	d
CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7202;"	d
CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7202;"	d
CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7203;"	d
CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7203;"	d
CYFLD_BLE_BLELL_ADV_TX_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7091;"	d
CYFLD_BLE_BLELL_ADV_TX_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7091;"	d
CYFLD_BLE_BLELL_ADV_TX_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7092;"	d
CYFLD_BLE_BLELL_ADV_TX_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7092;"	d
CYFLD_BLE_BLELL_ADV_TX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7212;"	d
CYFLD_BLE_BLELL_ADV_TX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7212;"	d
CYFLD_BLE_BLELL_ADV_TX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7213;"	d
CYFLD_BLE_BLELL_ADV_TX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7213;"	d
CYFLD_BLE_BLELL_ADV_TX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6899;"	d
CYFLD_BLE_BLELL_ADV_TX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6899;"	d
CYFLD_BLE_BLELL_ADV_TX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6900;"	d
CYFLD_BLE_BLELL_ADV_TX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6900;"	d
CYFLD_BLE_BLELL_ADV_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6879;"	d
CYFLD_BLE_BLELL_ADV_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6879;"	d
CYFLD_BLE_BLELL_ADV_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6880;"	d
CYFLD_BLE_BLELL_ADV_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6880;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7471;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7471;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7472;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7472;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7478;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7478;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7479;"	d
CYFLD_BLE_BLELL_AUTH_PASS_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7479;"	d
CYFLD_BLE_BLELL_BACKOFF_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7239;"	d
CYFLD_BLE_BLELL_BACKOFF_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7239;"	d
CYFLD_BLE_BLELL_BACKOFF_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7240;"	d
CYFLD_BLE_BLELL_BACKOFF_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7240;"	d
CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7088;"	d
CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7088;"	d
CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7089;"	d
CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7089;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7475;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7475;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7476;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7476;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7482;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7482;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7483;"	d
CYFLD_BLE_BLELL_CCM_PROC_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7483;"	d
CYFLD_BLE_BLELL_CE_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7118;"	d
CYFLD_BLE_BLELL_CE_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7118;"	d
CYFLD_BLE_BLELL_CE_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7119;"	d
CYFLD_BLE_BLELL_CE_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7119;"	d
CYFLD_BLE_BLELL_CE_RX_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7297;"	d
CYFLD_BLE_BLELL_CE_RX_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7297;"	d
CYFLD_BLE_BLELL_CE_RX_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7298;"	d
CYFLD_BLE_BLELL_CE_RX_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7298;"	d
CYFLD_BLE_BLELL_CE_RX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7029;"	d
CYFLD_BLE_BLELL_CE_RX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7029;"	d
CYFLD_BLE_BLELL_CE_RX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7030;"	d
CYFLD_BLE_BLELL_CE_RX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7030;"	d
CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7295;"	d
CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7295;"	d
CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7296;"	d
CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7296;"	d
CYFLD_BLE_BLELL_CE_TX_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7027;"	d
CYFLD_BLE_BLELL_CE_TX_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7027;"	d
CYFLD_BLE_BLELL_CE_TX_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7028;"	d
CYFLD_BLE_BLELL_CE_TX_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7028;"	d
CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7293;"	d
CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7293;"	d
CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7294;"	d
CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7294;"	d
CYFLD_BLE_BLELL_CLOSE_CE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7025;"	d
CYFLD_BLE_BLELL_CLOSE_CE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7025;"	d
CYFLD_BLE_BLELL_CLOSE_CE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7026;"	d
CYFLD_BLE_BLELL_CLOSE_CE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7026;"	d
CYFLD_BLE_BLELL_COMMAND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6844;"	d
CYFLD_BLE_BLELL_COMMAND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6844;"	d
CYFLD_BLE_BLELL_COMMAND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6845;"	d
CYFLD_BLE_BLELL_COMMAND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6845;"	d
CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7272;"	d
CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7272;"	d
CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7273;"	d
CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7273;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7141;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7141;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7142;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7142;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7109;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7109;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7110;"	d
CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7110;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7349;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7349;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7350;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7350;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7100;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7100;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7101;"	d
CYFLD_BLE_BLELL_CONNECTION_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7101;"	d
CYFLD_BLE_BLELL_CONN_ACTIVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7133;"	d
CYFLD_BLE_BLELL_CONN_ACTIVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7133;"	d
CYFLD_BLE_BLELL_CONN_ACTIVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7134;"	d
CYFLD_BLE_BLELL_CONN_ACTIVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7134;"	d
CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7062;"	d
CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7062;"	d
CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7063;"	d
CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7063;"	d
CYFLD_BLE_BLELL_CONN_CLOSED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7017;"	d
CYFLD_BLE_BLELL_CONN_CLOSED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7017;"	d
CYFLD_BLE_BLELL_CONN_CLOSED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7018;"	d
CYFLD_BLE_BLELL_CONN_CLOSED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7018;"	d
CYFLD_BLE_BLELL_CONN_CL_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7285;"	d
CYFLD_BLE_BLELL_CONN_CL_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7285;"	d
CYFLD_BLE_BLELL_CONN_CL_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7286;"	d
CYFLD_BLE_BLELL_CONN_CL_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7286;"	d
CYFLD_BLE_BLELL_CONN_CREATED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7250;"	d
CYFLD_BLE_BLELL_CONN_CREATED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7250;"	d
CYFLD_BLE_BLELL_CONN_CREATED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7251;"	d
CYFLD_BLE_BLELL_CONN_CREATED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7251;"	d
CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7287;"	d
CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7287;"	d
CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7288;"	d
CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7288;"	d
CYFLD_BLE_BLELL_CONN_ESTB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7019;"	d
CYFLD_BLE_BLELL_CONN_ESTB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7019;"	d
CYFLD_BLE_BLELL_CONN_ESTB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7020;"	d
CYFLD_BLE_BLELL_CONN_ESTB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7020;"	d
CYFLD_BLE_BLELL_CONN_INDEX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7045;"	d
CYFLD_BLE_BLELL_CONN_INDEX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7045;"	d
CYFLD_BLE_BLELL_CONN_INDEX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7046;"	d
CYFLD_BLE_BLELL_CONN_INDEX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7046;"	d
CYFLD_BLE_BLELL_CONN_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6853;"	d
CYFLD_BLE_BLELL_CONN_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6853;"	d
CYFLD_BLE_BLELL_CONN_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6854;"	d
CYFLD_BLE_BLELL_CONN_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6854;"	d
CYFLD_BLE_BLELL_CONN_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6868;"	d
CYFLD_BLE_BLELL_CONN_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6868;"	d
CYFLD_BLE_BLELL_CONN_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6869;"	d
CYFLD_BLE_BLELL_CONN_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6869;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7518;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7518;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7519;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7519;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7524;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7524;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7525;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7525;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7521;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7521;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7522;"	d
CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7522;"	d
CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7269;"	d
CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7269;"	d
CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7270;"	d
CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7270;"	d
CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6905;"	d
CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6905;"	d
CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6906;"	d
CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6906;"	d
CYFLD_BLE_BLELL_CONN_REQ_TX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7248;"	d
CYFLD_BLE_BLELL_CONN_REQ_TX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7248;"	d
CYFLD_BLE_BLELL_CONN_REQ_TX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7249;"	d
CYFLD_BLE_BLELL_CONN_REQ_TX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7249;"	d
CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7490;"	d
CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7490;"	d
CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7491;"	d
CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7491;"	d
CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7527;"	d
CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7527;"	d
CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7528;"	d
CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7528;"	d
CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7487;"	d
CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7487;"	d
CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7488;"	d
CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7488;"	d
CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7299;"	d
CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7299;"	d
CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7300;"	d
CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7300;"	d
CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7322;"	d
CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7322;"	d
CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7323;"	d
CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7323;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7325;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7325;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7326;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7326;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7328;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7328;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7329;"	d
CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7329;"	d
CYFLD_BLE_BLELL_CON_UPDT_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7031;"	d
CYFLD_BLE_BLELL_CON_UPDT_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7031;"	d
CYFLD_BLE_BLELL_CON_UPDT_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7032;"	d
CYFLD_BLE_BLELL_CON_UPDT_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7032;"	d
CYFLD_BLE_BLELL_CORECLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7064;"	d
CYFLD_BLE_BLELL_CORECLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7064;"	d
CYFLD_BLE_BLELL_CORECLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7065;"	d
CYFLD_BLE_BLELL_CORECLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7065;"	d
CYFLD_BLE_BLELL_CRC_INIT_H__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7282;"	d
CYFLD_BLE_BLELL_CRC_INIT_H__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7282;"	d
CYFLD_BLE_BLELL_CRC_INIT_H__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7283;"	d
CYFLD_BLE_BLELL_CRC_INIT_H__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7283;"	d
CYFLD_BLE_BLELL_CRC_INIT_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7342;"	d
CYFLD_BLE_BLELL_CRC_INIT_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7342;"	d
CYFLD_BLE_BLELL_CRC_INIT_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7343;"	d
CYFLD_BLE_BLELL_CRC_INIT_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7343;"	d
CYFLD_BLE_BLELL_CRC_INIT_L__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7279;"	d
CYFLD_BLE_BLELL_CRC_INIT_L__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7279;"	d
CYFLD_BLE_BLELL_CRC_INIT_L__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7280;"	d
CYFLD_BLE_BLELL_CRC_INIT_L__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7280;"	d
CYFLD_BLE_BLELL_CRC_INIT_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7345;"	d
CYFLD_BLE_BLELL_CRC_INIT_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7345;"	d
CYFLD_BLE_BLELL_CRC_INIT_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7346;"	d
CYFLD_BLE_BLELL_CRC_INIT_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7346;"	d
CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7135;"	d
CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7135;"	d
CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7136;"	d
CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7136;"	d
CYFLD_BLE_BLELL_DATA0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7403;"	d
CYFLD_BLE_BLELL_DATA0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7403;"	d
CYFLD_BLE_BLELL_DATA0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7404;"	d
CYFLD_BLE_BLELL_DATA0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7404;"	d
CYFLD_BLE_BLELL_DATA10__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7433;"	d
CYFLD_BLE_BLELL_DATA10__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7433;"	d
CYFLD_BLE_BLELL_DATA10__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7434;"	d
CYFLD_BLE_BLELL_DATA10__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7434;"	d
CYFLD_BLE_BLELL_DATA11__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7436;"	d
CYFLD_BLE_BLELL_DATA11__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7436;"	d
CYFLD_BLE_BLELL_DATA11__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7437;"	d
CYFLD_BLE_BLELL_DATA11__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7437;"	d
CYFLD_BLE_BLELL_DATA12__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7439;"	d
CYFLD_BLE_BLELL_DATA12__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7439;"	d
CYFLD_BLE_BLELL_DATA12__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7440;"	d
CYFLD_BLE_BLELL_DATA12__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7440;"	d
CYFLD_BLE_BLELL_DATA13__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7442;"	d
CYFLD_BLE_BLELL_DATA13__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7442;"	d
CYFLD_BLE_BLELL_DATA13__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7443;"	d
CYFLD_BLE_BLELL_DATA13__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7443;"	d
CYFLD_BLE_BLELL_DATA1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7406;"	d
CYFLD_BLE_BLELL_DATA1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7406;"	d
CYFLD_BLE_BLELL_DATA1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7407;"	d
CYFLD_BLE_BLELL_DATA1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7407;"	d
CYFLD_BLE_BLELL_DATA2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7409;"	d
CYFLD_BLE_BLELL_DATA2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7409;"	d
CYFLD_BLE_BLELL_DATA2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7410;"	d
CYFLD_BLE_BLELL_DATA2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7410;"	d
CYFLD_BLE_BLELL_DATA3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7412;"	d
CYFLD_BLE_BLELL_DATA3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7412;"	d
CYFLD_BLE_BLELL_DATA3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7413;"	d
CYFLD_BLE_BLELL_DATA3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7413;"	d
CYFLD_BLE_BLELL_DATA4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7415;"	d
CYFLD_BLE_BLELL_DATA4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7415;"	d
CYFLD_BLE_BLELL_DATA4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7416;"	d
CYFLD_BLE_BLELL_DATA4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7416;"	d
CYFLD_BLE_BLELL_DATA5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7418;"	d
CYFLD_BLE_BLELL_DATA5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7418;"	d
CYFLD_BLE_BLELL_DATA5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7419;"	d
CYFLD_BLE_BLELL_DATA5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7419;"	d
CYFLD_BLE_BLELL_DATA6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7421;"	d
CYFLD_BLE_BLELL_DATA6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7421;"	d
CYFLD_BLE_BLELL_DATA6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7422;"	d
CYFLD_BLE_BLELL_DATA6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7422;"	d
CYFLD_BLE_BLELL_DATA7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7424;"	d
CYFLD_BLE_BLELL_DATA7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7424;"	d
CYFLD_BLE_BLELL_DATA7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7425;"	d
CYFLD_BLE_BLELL_DATA7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7425;"	d
CYFLD_BLE_BLELL_DATA8__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7427;"	d
CYFLD_BLE_BLELL_DATA8__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7427;"	d
CYFLD_BLE_BLELL_DATA8__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7428;"	d
CYFLD_BLE_BLELL_DATA8__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7428;"	d
CYFLD_BLE_BLELL_DATA9__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7430;"	d
CYFLD_BLE_BLELL_DATA9__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7430;"	d
CYFLD_BLE_BLELL_DATA9__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7431;"	d
CYFLD_BLE_BLELL_DATA9__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7431;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7005;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7005;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7006;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7006;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7014;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7014;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7015;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_H1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7015;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6999;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6999;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7000;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7000;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7008;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7008;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7009;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_L1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7009;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7358;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7358;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7359;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7359;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7002;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7002;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7003;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7003;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7011;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7011;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7012;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_M1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7012;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_MID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7361;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_MID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7361;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_MID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7362;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_MID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7362;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7364;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7364;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7365;"	d
CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7365;"	d
CYFLD_BLE_BLELL_DATA_LENGTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7158;"	d
CYFLD_BLE_BLELL_DATA_LENGTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7158;"	d
CYFLD_BLE_BLELL_DATA_LENGTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7159;"	d
CYFLD_BLE_BLELL_DATA_LENGTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7159;"	d
CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7123;"	d
CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7123;"	d
CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7124;"	d
CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7124;"	d
CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7121;"	d
CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7121;"	d
CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7122;"	d
CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7122;"	d
CYFLD_BLE_BLELL_DATA_PDU_HEADER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7457;"	d
CYFLD_BLE_BLELL_DATA_PDU_HEADER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7457;"	d
CYFLD_BLE_BLELL_DATA_PDU_HEADER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7458;"	d
CYFLD_BLE_BLELL_DATA_PDU_HEADER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7458;"	d
CYFLD_BLE_BLELL_DEC_ENC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7468;"	d
CYFLD_BLE_BLELL_DEC_ENC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7468;"	d
CYFLD_BLE_BLELL_DEC_ENC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7469;"	d
CYFLD_BLE_BLELL_DEC_ENC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7469;"	d
CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7082;"	d
CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7082;"	d
CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7083;"	d
CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7083;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6975;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6975;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6976;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6976;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6969;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6969;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6970;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6970;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6972;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6972;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6973;"	d
CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6973;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7199;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7199;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7200;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7200;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7193;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7193;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7194;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7194;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7196;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7196;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7197;"	d
CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7197;"	d
CYFLD_BLE_BLELL_DIRECTION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7461;"	d
CYFLD_BLE_BLELL_DIRECTION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7461;"	d
CYFLD_BLE_BLELL_DIRECTION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7462;"	d
CYFLD_BLE_BLELL_DIRECTION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7462;"	d
CYFLD_BLE_BLELL_DISCON_STATUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7033;"	d
CYFLD_BLE_BLELL_DISCON_STATUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7033;"	d
CYFLD_BLE_BLELL_DISCON_STATUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7034;"	d
CYFLD_BLE_BLELL_DISCON_STATUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7034;"	d
CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7316;"	d
CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7316;"	d
CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7317;"	d
CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7317;"	d
CYFLD_BLE_BLELL_DSM_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6857;"	d
CYFLD_BLE_BLELL_DSM_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6857;"	d
CYFLD_BLE_BLELL_DSM_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6858;"	d
CYFLD_BLE_BLELL_DSM_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6858;"	d
CYFLD_BLE_BLELL_DSM_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6872;"	d
CYFLD_BLE_BLELL_DSM_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6872;"	d
CYFLD_BLE_BLELL_DSM_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6873;"	d
CYFLD_BLE_BLELL_DSM_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6873;"	d
CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7050;"	d
CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7050;"	d
CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7051;"	d
CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7051;"	d
CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7261;"	d
CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7261;"	d
CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7262;"	d
CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7262;"	d
CYFLD_BLE_BLELL_DUP_FILT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6927;"	d
CYFLD_BLE_BLELL_DUP_FILT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6927;"	d
CYFLD_BLE_BLELL_DUP_FILT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6928;"	d
CYFLD_BLE_BLELL_DUP_FILT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6928;"	d
CYFLD_BLE_BLELL_ECB_CCM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7466;"	d
CYFLD_BLE_BLELL_ECB_CCM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7466;"	d
CYFLD_BLE_BLELL_ECB_CCM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7467;"	d
CYFLD_BLE_BLELL_ECB_CCM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7467;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7473;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7473;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7474;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7474;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7480;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7480;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7481;"	d
CYFLD_BLE_BLELL_ECB_PROC_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7481;"	d
CYFLD_BLE_BLELL_ENC_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6859;"	d
CYFLD_BLE_BLELL_ENC_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6859;"	d
CYFLD_BLE_BLELL_ENC_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6860;"	d
CYFLD_BLE_BLELL_ENC_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6860;"	d
CYFLD_BLE_BLELL_ENC_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6874;"	d
CYFLD_BLE_BLELL_ENC_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6874;"	d
CYFLD_BLE_BLELL_ENC_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6875;"	d
CYFLD_BLE_BLELL_ENC_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6875;"	d
CYFLD_BLE_BLELL_ENC_KEY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7393;"	d
CYFLD_BLE_BLELL_ENC_KEY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7393;"	d
CYFLD_BLE_BLELL_ENC_KEY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7394;"	d
CYFLD_BLE_BLELL_ENC_KEY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7394;"	d
CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7265;"	d
CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7265;"	d
CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7266;"	d
CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7266;"	d
CYFLD_BLE_BLELL_HOP_CH_RX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7185;"	d
CYFLD_BLE_BLELL_HOP_CH_RX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7185;"	d
CYFLD_BLE_BLELL_HOP_CH_RX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7186;"	d
CYFLD_BLE_BLELL_HOP_CH_RX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7186;"	d
CYFLD_BLE_BLELL_HOP_CH_TX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7183;"	d
CYFLD_BLE_BLELL_HOP_CH_TX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7183;"	d
CYFLD_BLE_BLELL_HOP_CH_TX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7184;"	d
CYFLD_BLE_BLELL_HOP_CH_TX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7184;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7367;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7367;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7368;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7368;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7277;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7277;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7278;"	d
CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7278;"	d
CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7252;"	d
CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7252;"	d
CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7253;"	d
CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7253;"	d
CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7060;"	d
CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7060;"	d
CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7061;"	d
CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7061;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7246;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7246;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7247;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7247;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6959;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6959;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6960;"	d
CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6960;"	d
CYFLD_BLE_BLELL_INIT_FILT_POLICY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6954;"	d
CYFLD_BLE_BLELL_INIT_FILT_POLICY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6954;"	d
CYFLD_BLE_BLELL_INIT_FILT_POLICY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6955;"	d
CYFLD_BLE_BLELL_INIT_FILT_POLICY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6955;"	d
CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6957;"	d
CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6957;"	d
CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6958;"	d
CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6958;"	d
CYFLD_BLE_BLELL_INIT_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6851;"	d
CYFLD_BLE_BLELL_INIT_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6851;"	d
CYFLD_BLE_BLELL_INIT_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6852;"	d
CYFLD_BLE_BLELL_INIT_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6852;"	d
CYFLD_BLE_BLELL_INIT_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6866;"	d
CYFLD_BLE_BLELL_INIT_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6866;"	d
CYFLD_BLE_BLELL_INIT_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6867;"	d
CYFLD_BLE_BLELL_INIT_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6867;"	d
CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6966;"	d
CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6966;"	d
CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6967;"	d
CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6967;"	d
CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6946;"	d
CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6946;"	d
CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6947;"	d
CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6947;"	d
CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6949;"	d
CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6949;"	d
CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6950;"	d
CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6950;"	d
CYFLD_BLE_BLELL_INIT_STRT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7244;"	d
CYFLD_BLE_BLELL_INIT_STRT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7244;"	d
CYFLD_BLE_BLELL_INIT_STRT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7245;"	d
CYFLD_BLE_BLELL_INIT_STRT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7245;"	d
CYFLD_BLE_BLELL_INIT_TX_START_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6961;"	d
CYFLD_BLE_BLELL_INIT_TX_START_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6961;"	d
CYFLD_BLE_BLELL_INIT_TX_START_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6962;"	d
CYFLD_BLE_BLELL_INIT_TX_START_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6962;"	d
CYFLD_BLE_BLELL_IN_DATA_CLEAR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7484;"	d
CYFLD_BLE_BLELL_IN_DATA_CLEAR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7484;"	d
CYFLD_BLE_BLELL_IN_DATA_CLEAR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7485;"	d
CYFLD_BLE_BLELL_IN_DATA_CLEAR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7485;"	d
CYFLD_BLE_BLELL_IV_MASTER_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7381;"	d
CYFLD_BLE_BLELL_IV_MASTER_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7381;"	d
CYFLD_BLE_BLELL_IV_MASTER_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7382;"	d
CYFLD_BLE_BLELL_IV_MASTER_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7382;"	d
CYFLD_BLE_BLELL_IV_MASTER_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7384;"	d
CYFLD_BLE_BLELL_IV_MASTER_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7384;"	d
CYFLD_BLE_BLELL_IV_MASTER_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7385;"	d
CYFLD_BLE_BLELL_IV_MASTER_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7385;"	d
CYFLD_BLE_BLELL_IV_SLAVE_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7387;"	d
CYFLD_BLE_BLELL_IV_SLAVE_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7387;"	d
CYFLD_BLE_BLELL_IV_SLAVE_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7388;"	d
CYFLD_BLE_BLELL_IV_SLAVE_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7388;"	d
CYFLD_BLE_BLELL_IV_SLAVE_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7390;"	d
CYFLD_BLE_BLELL_IV_SLAVE_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7390;"	d
CYFLD_BLE_BLELL_IV_SLAVE_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7391;"	d
CYFLD_BLE_BLELL_IV_SLAVE_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7391;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7151;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7151;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7152;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7152;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7144;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7144;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7145;"	d
CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7145;"	d
CYFLD_BLE_BLELL_LLH_IDLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7070;"	d
CYFLD_BLE_BLELL_LLH_IDLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7070;"	d
CYFLD_BLE_BLELL_LLH_IDLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7071;"	d
CYFLD_BLE_BLELL_LLH_IDLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7071;"	d
CYFLD_BLE_BLELL_LLID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7156;"	d
CYFLD_BLE_BLELL_LLID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7156;"	d
CYFLD_BLE_BLELL_LLID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7157;"	d
CYFLD_BLE_BLELL_LLID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7157;"	d
CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7072;"	d
CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7072;"	d
CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7073;"	d
CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7073;"	d
CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7074;"	d
CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7074;"	d
CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7075;"	d
CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7075;"	d
CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7129;"	d
CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7129;"	d
CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7130;"	d
CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7130;"	d
CYFLD_BLE_BLELL_MAP_UPDT_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7021;"	d
CYFLD_BLE_BLELL_MAP_UPDT_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7021;"	d
CYFLD_BLE_BLELL_MAP_UPDT_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7022;"	d
CYFLD_BLE_BLELL_MAP_UPDT_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7022;"	d
CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7289;"	d
CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7289;"	d
CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7290;"	d
CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7290;"	d
CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7267;"	d
CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7267;"	d
CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7268;"	d
CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7268;"	d
CYFLD_BLE_BLELL_MASTER_CONN_CREATED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6963;"	d
CYFLD_BLE_BLELL_MASTER_CONN_CREATED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6963;"	d
CYFLD_BLE_BLELL_MASTER_CONN_CREATED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6964;"	d
CYFLD_BLE_BLELL_MASTER_CONN_CREATED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6964;"	d
CYFLD_BLE_BLELL_MAS_SLV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7125;"	d
CYFLD_BLE_BLELL_MAS_SLV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7125;"	d
CYFLD_BLE_BLELL_MAS_SLV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7126;"	d
CYFLD_BLE_BLELL_MAS_SLV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7126;"	d
CYFLD_BLE_BLELL_MD_BIT_CLEAR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7259;"	d
CYFLD_BLE_BLELL_MD_BIT_CLEAR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7259;"	d
CYFLD_BLE_BLELL_MD_BIT_CLEAR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7260;"	d
CYFLD_BLE_BLELL_MD_BIT_CLEAR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7260;"	d
CYFLD_BLE_BLELL_MD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7127;"	d
CYFLD_BLE_BLELL_MD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7127;"	d
CYFLD_BLE_BLELL_MD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7128;"	d
CYFLD_BLE_BLELL_MD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7128;"	d
CYFLD_BLE_BLELL_MIC_IN_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7445;"	d
CYFLD_BLE_BLELL_MIC_IN_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7445;"	d
CYFLD_BLE_BLELL_MIC_IN_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7446;"	d
CYFLD_BLE_BLELL_MIC_IN_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7446;"	d
CYFLD_BLE_BLELL_MIC_IN_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7448;"	d
CYFLD_BLE_BLELL_MIC_IN_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7448;"	d
CYFLD_BLE_BLELL_MIC_IN_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7449;"	d
CYFLD_BLE_BLELL_MIC_IN_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7449;"	d
CYFLD_BLE_BLELL_MIC_OUT_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7451;"	d
CYFLD_BLE_BLELL_MIC_OUT_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7451;"	d
CYFLD_BLE_BLELL_MIC_OUT_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7452;"	d
CYFLD_BLE_BLELL_MIC_OUT_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7452;"	d
CYFLD_BLE_BLELL_MIC_OUT_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7454;"	d
CYFLD_BLE_BLELL_MIC_OUT_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7454;"	d
CYFLD_BLE_BLELL_MIC_OUT_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7455;"	d
CYFLD_BLE_BLELL_MIC_OUT_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7455;"	d
CYFLD_BLE_BLELL_NEXT_CE_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7138;"	d
CYFLD_BLE_BLELL_NEXT_CE_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7138;"	d
CYFLD_BLE_BLELL_NEXT_CE_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7139;"	d
CYFLD_BLE_BLELL_NEXT_CE_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7139;"	d
CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7496;"	d
CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7496;"	d
CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7497;"	d
CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7497;"	d
CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6943;"	d
CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6943;"	d
CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6944;"	d
CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6944;"	d
CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7499;"	d
CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7499;"	d
CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7500;"	d
CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7500;"	d
CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7205;"	d
CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7205;"	d
CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7206;"	d
CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7206;"	d
CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7048;"	d
CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7048;"	d
CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7049;"	d
CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7049;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7372;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7372;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7373;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7373;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7375;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7375;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7376;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7376;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7378;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7378;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7379;"	d
CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7379;"	d
CYFLD_BLE_BLELL_PAUSE_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7131;"	d
CYFLD_BLE_BLELL_PAUSE_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7131;"	d
CYFLD_BLE_BLELL_PAUSE_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7132;"	d
CYFLD_BLE_BLELL_PAUSE_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7132;"	d
CYFLD_BLE_BLELL_PAYLOAD_LENGTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7459;"	d
CYFLD_BLE_BLELL_PAYLOAD_LENGTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7459;"	d
CYFLD_BLE_BLELL_PAYLOAD_LENGTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7460;"	d
CYFLD_BLE_BLELL_PAYLOAD_LENGTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7460;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7115;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7115;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7116;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7116;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7112;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7112;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7113;"	d
CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7113;"	d
CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7493;"	d
CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7493;"	d
CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7494;"	d
CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7494;"	d
CYFLD_BLE_BLELL_PEER_ADDR_H__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6984;"	d
CYFLD_BLE_BLELL_PEER_ADDR_H__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6984;"	d
CYFLD_BLE_BLELL_PEER_ADDR_H__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6985;"	d
CYFLD_BLE_BLELL_PEER_ADDR_H__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6985;"	d
CYFLD_BLE_BLELL_PEER_ADDR_L__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6978;"	d
CYFLD_BLE_BLELL_PEER_ADDR_L__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6978;"	d
CYFLD_BLE_BLELL_PEER_ADDR_L__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6979;"	d
CYFLD_BLE_BLELL_PEER_ADDR_L__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6979;"	d
CYFLD_BLE_BLELL_PEER_ADDR_M__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6981;"	d
CYFLD_BLE_BLELL_PEER_ADDR_M__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6981;"	d
CYFLD_BLE_BLELL_PEER_ADDR_M__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6982;"	d
CYFLD_BLE_BLELL_PEER_ADDR_M__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6982;"	d
CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7068;"	d
CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7068;"	d
CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7069;"	d
CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7069;"	d
CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7039;"	d
CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7039;"	d
CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7040;"	d
CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7040;"	d
CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7037;"	d
CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7037;"	d
CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7038;"	d
CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7038;"	d
CYFLD_BLE_BLELL_PKT_PAYLOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7175;"	d
CYFLD_BLE_BLELL_PKT_PAYLOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7175;"	d
CYFLD_BLE_BLELL_PKT_PAYLOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7176;"	d
CYFLD_BLE_BLELL_PKT_PAYLOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7176;"	d
CYFLD_BLE_BLELL_QUICK_TRANSMIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7502;"	d
CYFLD_BLE_BLELL_QUICK_TRANSMIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7502;"	d
CYFLD_BLE_BLELL_QUICK_TRANSMIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7503;"	d
CYFLD_BLE_BLELL_QUICK_TRANSMIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7503;"	d
CYFLD_BLE_BLELL_RCV_TX_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6889;"	d
CYFLD_BLE_BLELL_RCV_TX_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6889;"	d
CYFLD_BLE_BLELL_RCV_TX_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6890;"	d
CYFLD_BLE_BLELL_RCV_TX_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6890;"	d
CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7042;"	d
CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7042;"	d
CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7043;"	d
CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7043;"	d
CYFLD_BLE_BLELL_RXON_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7188;"	d
CYFLD_BLE_BLELL_RXON_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7188;"	d
CYFLD_BLE_BLELL_RXON_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7189;"	d
CYFLD_BLE_BLELL_RXON_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7189;"	d
CYFLD_BLE_BLELL_RX_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6885;"	d
CYFLD_BLE_BLELL_RX_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6885;"	d
CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6952;"	d
CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6952;"	d
CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6953;"	d
CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6953;"	d
CYFLD_BLE_BLELL_RX_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6886;"	d
CYFLD_BLE_BLELL_RX_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6886;"	d
CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7303;"	d
CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7303;"	d
CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7304;"	d
CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7304;"	d
CYFLD_BLE_BLELL_RX_EN_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7533;"	d
CYFLD_BLE_BLELL_RX_EN_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7533;"	d
CYFLD_BLE_BLELL_RX_EN_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7534;"	d
CYFLD_BLE_BLELL_RX_EN_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7534;"	d
CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7301;"	d
CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7301;"	d
CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7302;"	d
CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7302;"	d
CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7257;"	d
CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7257;"	d
CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7258;"	d
CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7258;"	d
CYFLD_BLE_BLELL_RX_PACKET_COUNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7180;"	d
CYFLD_BLE_BLELL_RX_PACKET_COUNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7180;"	d
CYFLD_BLE_BLELL_RX_PACKET_COUNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7181;"	d
CYFLD_BLE_BLELL_RX_PACKET_COUNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7181;"	d
CYFLD_BLE_BLELL_RX_PDU_STATUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7035;"	d
CYFLD_BLE_BLELL_RX_PDU_STATUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7035;"	d
CYFLD_BLE_BLELL_RX_PDU_STATUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7036;"	d
CYFLD_BLE_BLELL_RX_PDU_STATUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7036;"	d
CYFLD_BLE_BLELL_RX_PKT_LIMIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7255;"	d
CYFLD_BLE_BLELL_RX_PKT_LIMIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7255;"	d
CYFLD_BLE_BLELL_RX_PKT_LIMIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7256;"	d
CYFLD_BLE_BLELL_RX_PKT_LIMIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7256;"	d
CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7241;"	d
CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7241;"	d
CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7242;"	d
CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7242;"	d
CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7058;"	d
CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7058;"	d
CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7059;"	d
CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7059;"	d
CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6932;"	d
CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6932;"	d
CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6933;"	d
CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6933;"	d
CYFLD_BLE_BLELL_SCAN_FILT_POLICY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6925;"	d
CYFLD_BLE_BLELL_SCAN_FILT_POLICY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6925;"	d
CYFLD_BLE_BLELL_SCAN_FILT_POLICY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6926;"	d
CYFLD_BLE_BLELL_SCAN_FILT_POLICY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6926;"	d
CYFLD_BLE_BLELL_SCAN_INTERVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6917;"	d
CYFLD_BLE_BLELL_SCAN_INTERVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6917;"	d
CYFLD_BLE_BLELL_SCAN_INTERVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6918;"	d
CYFLD_BLE_BLELL_SCAN_INTERVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6918;"	d
CYFLD_BLE_BLELL_SCAN_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6849;"	d
CYFLD_BLE_BLELL_SCAN_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6849;"	d
CYFLD_BLE_BLELL_SCAN_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6850;"	d
CYFLD_BLE_BLELL_SCAN_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6850;"	d
CYFLD_BLE_BLELL_SCAN_ON__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6940;"	d
CYFLD_BLE_BLELL_SCAN_ON__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6940;"	d
CYFLD_BLE_BLELL_SCAN_ON__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6941;"	d
CYFLD_BLE_BLELL_SCAN_ON__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6941;"	d
CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6903;"	d
CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6903;"	d
CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6904;"	d
CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6904;"	d
CYFLD_BLE_BLELL_SCAN_RSP_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7094;"	d
CYFLD_BLE_BLELL_SCAN_RSP_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7094;"	d
CYFLD_BLE_BLELL_SCAN_RSP_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7095;"	d
CYFLD_BLE_BLELL_SCAN_RSP_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7095;"	d
CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6938;"	d
CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6938;"	d
CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6939;"	d
CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6939;"	d
CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6901;"	d
CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6901;"	d
CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6902;"	d
CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6902;"	d
CYFLD_BLE_BLELL_SCAN_STRT_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6930;"	d
CYFLD_BLE_BLELL_SCAN_STRT_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6930;"	d
CYFLD_BLE_BLELL_SCAN_STRT_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6931;"	d
CYFLD_BLE_BLELL_SCAN_STRT_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6931;"	d
CYFLD_BLE_BLELL_SCAN_TX_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6934;"	d
CYFLD_BLE_BLELL_SCAN_TX_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6934;"	d
CYFLD_BLE_BLELL_SCAN_TX_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6935;"	d
CYFLD_BLE_BLELL_SCAN_TX_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6935;"	d
CYFLD_BLE_BLELL_SCAN_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6923;"	d
CYFLD_BLE_BLELL_SCAN_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6923;"	d
CYFLD_BLE_BLELL_SCAN_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6924;"	d
CYFLD_BLE_BLELL_SCAN_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6924;"	d
CYFLD_BLE_BLELL_SCAN_WINDOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6920;"	d
CYFLD_BLE_BLELL_SCAN_WINDOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6920;"	d
CYFLD_BLE_BLELL_SCAN_WINDOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6921;"	d
CYFLD_BLE_BLELL_SCAN_WINDOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6921;"	d
CYFLD_BLE_BLELL_SCA_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7369;"	d
CYFLD_BLE_BLELL_SCA_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7369;"	d
CYFLD_BLE_BLELL_SCA_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7370;"	d
CYFLD_BLE_BLELL_SCA_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7370;"	d
CYFLD_BLE_BLELL_SCA_PARAM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7275;"	d
CYFLD_BLE_BLELL_SCA_PARAM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7275;"	d
CYFLD_BLE_BLELL_SCA_PARAM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7276;"	d
CYFLD_BLE_BLELL_SCA_PARAM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7276;"	d
CYFLD_BLE_BLELL_SCN_CLOSE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7231;"	d
CYFLD_BLE_BLELL_SCN_CLOSE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7231;"	d
CYFLD_BLE_BLELL_SCN_CLOSE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7232;"	d
CYFLD_BLE_BLELL_SCN_CLOSE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7232;"	d
CYFLD_BLE_BLELL_SCN_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6864;"	d
CYFLD_BLE_BLELL_SCN_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6864;"	d
CYFLD_BLE_BLELL_SCN_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6865;"	d
CYFLD_BLE_BLELL_SCN_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6865;"	d
CYFLD_BLE_BLELL_SCN_RSP_RX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7237;"	d
CYFLD_BLE_BLELL_SCN_RSP_RX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7237;"	d
CYFLD_BLE_BLELL_SCN_RSP_RX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7238;"	d
CYFLD_BLE_BLELL_SCN_RSP_RX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7238;"	d
CYFLD_BLE_BLELL_SCN_RSP_TX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7214;"	d
CYFLD_BLE_BLELL_SCN_RSP_TX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7214;"	d
CYFLD_BLE_BLELL_SCN_RSP_TX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7215;"	d
CYFLD_BLE_BLELL_SCN_RSP_TX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7215;"	d
CYFLD_BLE_BLELL_SCN_STRT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7229;"	d
CYFLD_BLE_BLELL_SCN_STRT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7229;"	d
CYFLD_BLE_BLELL_SCN_STRT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7230;"	d
CYFLD_BLE_BLELL_SCN_STRT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7230;"	d
CYFLD_BLE_BLELL_SCN_TX_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7233;"	d
CYFLD_BLE_BLELL_SCN_TX_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7233;"	d
CYFLD_BLE_BLELL_SCN_TX_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7234;"	d
CYFLD_BLE_BLELL_SCN_TX_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7234;"	d
CYFLD_BLE_BLELL_SET_CLEAR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7148;"	d
CYFLD_BLE_BLELL_SET_CLEAR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7148;"	d
CYFLD_BLE_BLELL_SET_CLEAR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7149;"	d
CYFLD_BLE_BLELL_SET_CLEAR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7149;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7352;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7352;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7353;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7353;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7106;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7106;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7107;"	d
CYFLD_BLE_BLELL_SLAVE_LATENCY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7107;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7308;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7308;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7309;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7309;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7306;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7306;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7307;"	d
CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7307;"	d
CYFLD_BLE_BLELL_SLEEP_MODE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7080;"	d
CYFLD_BLE_BLELL_SLEEP_MODE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7080;"	d
CYFLD_BLE_BLELL_SLEEP_MODE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7081;"	d
CYFLD_BLE_BLELL_SLEEP_MODE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7081;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7220;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7220;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7221;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7221;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6907;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6907;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6908;"	d
CYFLD_BLE_BLELL_SLV_CONNECTED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6908;"	d
CYFLD_BLE_BLELL_SLV_MD_CONFIG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7263;"	d
CYFLD_BLE_BLELL_SLV_MD_CONFIG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7263;"	d
CYFLD_BLE_BLELL_SLV_MD_CONFIG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7264;"	d
CYFLD_BLE_BLELL_SLV_MD_CONFIG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7264;"	d
CYFLD_BLE_BLELL_SLV_WIN_ADJ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7514;"	d
CYFLD_BLE_BLELL_SLV_WIN_ADJ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7514;"	d
CYFLD_BLE_BLELL_SLV_WIN_ADJ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7515;"	d
CYFLD_BLE_BLELL_SLV_WIN_ADJ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7515;"	d
CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7331;"	d
CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7331;"	d
CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7332;"	d
CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7332;"	d
CYFLD_BLE_BLELL_SL_DSM_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7504;"	d
CYFLD_BLE_BLELL_SL_DSM_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7504;"	d
CYFLD_BLE_BLELL_SL_DSM_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7505;"	d
CYFLD_BLE_BLELL_SL_DSM_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7505;"	d
CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7076;"	d
CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7076;"	d
CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7077;"	d
CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7077;"	d
CYFLD_BLE_BLELL_SM_INTR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7078;"	d
CYFLD_BLE_BLELL_SM_INTR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7078;"	d
CYFLD_BLE_BLELL_SM_INTR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7079;"	d
CYFLD_BLE_BLELL_SM_INTR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7079;"	d
CYFLD_BLE_BLELL_SM_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6855;"	d
CYFLD_BLE_BLELL_SM_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6855;"	d
CYFLD_BLE_BLELL_SM_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6856;"	d
CYFLD_BLE_BLELL_SM_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6856;"	d
CYFLD_BLE_BLELL_SM_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6870;"	d
CYFLD_BLE_BLELL_SM_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6870;"	d
CYFLD_BLE_BLELL_SM_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6871;"	d
CYFLD_BLE_BLELL_SM_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6871;"	d
CYFLD_BLE_BLELL_START_CE_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7291;"	d
CYFLD_BLE_BLELL_START_CE_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7291;"	d
CYFLD_BLE_BLELL_START_CE_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7292;"	d
CYFLD_BLE_BLELL_START_CE_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7292;"	d
CYFLD_BLE_BLELL_START_CE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7023;"	d
CYFLD_BLE_BLELL_START_CE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7023;"	d
CYFLD_BLE_BLELL_START_CE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7024;"	d
CYFLD_BLE_BLELL_START_CE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7024;"	d
CYFLD_BLE_BLELL_START_PROC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7464;"	d
CYFLD_BLE_BLELL_START_PROC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7464;"	d
CYFLD_BLE_BLELL_START_PROC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7465;"	d
CYFLD_BLE_BLELL_START_PROC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7465;"	d
CYFLD_BLE_BLELL_STEPDN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7507;"	d
CYFLD_BLE_BLELL_STEPDN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7507;"	d
CYFLD_BLE_BLELL_STEPDN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7508;"	d
CYFLD_BLE_BLELL_STEPDN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7508;"	d
CYFLD_BLE_BLELL_STEPUP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7509;"	d
CYFLD_BLE_BLELL_STEPUP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7509;"	d
CYFLD_BLE_BLELL_STEPUP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7510;"	d
CYFLD_BLE_BLELL_STEPUP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7510;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7355;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7355;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7356;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7356;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7103;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7103;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7104;"	d
CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7104;"	d
CYFLD_BLE_BLELL_SYSCLK_GATE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7066;"	d
CYFLD_BLE_BLELL_SYSCLK_GATE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7066;"	d
CYFLD_BLE_BLELL_SYSCLK_GATE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7067;"	d
CYFLD_BLE_BLELL_SYSCLK_GATE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7067;"	d
CYFLD_BLE_BLELL_TEST_FREQUENCY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7171;"	d
CYFLD_BLE_BLELL_TEST_FREQUENCY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7171;"	d
CYFLD_BLE_BLELL_TEST_FREQUENCY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7172;"	d
CYFLD_BLE_BLELL_TEST_FREQUENCY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7172;"	d
CYFLD_BLE_BLELL_TEST_LENGTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7177;"	d
CYFLD_BLE_BLELL_TEST_LENGTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7177;"	d
CYFLD_BLE_BLELL_TEST_LENGTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7178;"	d
CYFLD_BLE_BLELL_TEST_LENGTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7178;"	d
CYFLD_BLE_BLELL_TEST_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7173;"	d
CYFLD_BLE_BLELL_TEST_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7173;"	d
CYFLD_BLE_BLELL_TEST_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7174;"	d
CYFLD_BLE_BLELL_TEST_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7174;"	d
CYFLD_BLE_BLELL_TIM_REF_CLOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7085;"	d
CYFLD_BLE_BLELL_TIM_REF_CLOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7085;"	d
CYFLD_BLE_BLELL_TIM_REF_CLOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7086;"	d
CYFLD_BLE_BLELL_TIM_REF_CLOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7086;"	d
CYFLD_BLE_BLELL_TXEN_EXT_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7530;"	d
CYFLD_BLE_BLELL_TXEN_EXT_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7530;"	d
CYFLD_BLE_BLELL_TXEN_EXT_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7531;"	d
CYFLD_BLE_BLELL_TXEN_EXT_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7531;"	d
CYFLD_BLE_BLELL_TXON_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7190;"	d
CYFLD_BLE_BLELL_TXON_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7190;"	d
CYFLD_BLE_BLELL_TXON_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7191;"	d
CYFLD_BLE_BLELL_TXON_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7191;"	d
CYFLD_BLE_BLELL_TX_ACK_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7153;"	d
CYFLD_BLE_BLELL_TX_ACK_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7153;"	d
CYFLD_BLE_BLELL_TX_ACK_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7154;"	d
CYFLD_BLE_BLELL_TX_ACK_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7154;"	d
CYFLD_BLE_BLELL_TX_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6877;"	d
CYFLD_BLE_BLELL_TX_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6877;"	d
CYFLD_BLE_BLELL_TX_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6878;"	d
CYFLD_BLE_BLELL_TX_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6878;"	d
CYFLD_BLE_BLELL_TX_EN_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7535;"	d
CYFLD_BLE_BLELL_TX_EN_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7535;"	d
CYFLD_BLE_BLELL_TX_EN_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7536;"	d
CYFLD_BLE_BLELL_TX_EN_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7536;"	d
CYFLD_BLE_BLELL_TX_SENT_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7146;"	d
CYFLD_BLE_BLELL_TX_SENT_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7146;"	d
CYFLD_BLE_BLELL_TX_SENT_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7147;"	d
CYFLD_BLE_BLELL_TX_SENT_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7147;"	d
CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6993;"	d
CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6993;"	d
CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6994;"	d
CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6994;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7340;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7340;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7341;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7341;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6996;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6996;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6997;"	d
CYFLD_BLE_BLELL_TX_WINDOW_SIZE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6997;"	d
CYFLD_BLE_BLELL_WAKEUP_INSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7053;"	d
CYFLD_BLE_BLELL_WAKEUP_INSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7053;"	d
CYFLD_BLE_BLELL_WAKEUP_INSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7054;"	d
CYFLD_BLE_BLELL_WAKEUP_INSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7054;"	d
CYFLD_BLE_BLELL_WINDOW_MIN_FW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7511;"	d
CYFLD_BLE_BLELL_WINDOW_MIN_FW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7511;"	d
CYFLD_BLE_BLELL_WINDOW_MIN_FW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7512;"	d
CYFLD_BLE_BLELL_WINDOW_MIN_FW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7512;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7165;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7165;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7166;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7166;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7168;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7168;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7169;"	d
CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7169;"	d
CYFLD_BLE_BLELL_WL_ADDR_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6987;"	d
CYFLD_BLE_BLELL_WL_ADDR_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6987;"	d
CYFLD_BLE_BLELL_WL_ADDR_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6988;"	d
CYFLD_BLE_BLELL_WL_ADDR_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6988;"	d
CYFLD_BLE_BLELL_WL_BASE_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7319;"	d
CYFLD_BLE_BLELL_WL_BASE_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7319;"	d
CYFLD_BLE_BLELL_WL_BASE_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7320;"	d
CYFLD_BLE_BLELL_WL_BASE_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7320;"	d
CYFLD_BLE_BLELL_WL_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6990;"	d
CYFLD_BLE_BLELL_WL_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6990;"	d
CYFLD_BLE_BLELL_WL_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6991;"	d
CYFLD_BLE_BLELL_WL_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6991;"	d
CYFLD_BLE_BLERD_ACAP_BIAS_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6512;"	d
CYFLD_BLE_BLERD_ACAP_BIAS_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6512;"	d
CYFLD_BLE_BLERD_ACAP_BIAS_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6513;"	d
CYFLD_BLE_BLERD_ACAP_BIAS_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6513;"	d
CYFLD_BLE_BLERD_ADCDFT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6169;"	d
CYFLD_BLE_BLERD_ADCDFT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6169;"	d
CYFLD_BLE_BLERD_ADCDFT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6170;"	d
CYFLD_BLE_BLERD_ADCDFT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6170;"	d
CYFLD_BLE_BLERD_ADC_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6830;"	d
CYFLD_BLE_BLERD_ADC_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6830;"	d
CYFLD_BLE_BLERD_ADC_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6831;"	d
CYFLD_BLE_BLERD_ADC_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6831;"	d
CYFLD_BLE_BLERD_ADC_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6833;"	d
CYFLD_BLE_BLERD_ADC_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6833;"	d
CYFLD_BLE_BLERD_ADC_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6834;"	d
CYFLD_BLE_BLERD_ADC_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6834;"	d
CYFLD_BLE_BLERD_ADC_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6836;"	d
CYFLD_BLE_BLERD_ADC_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6836;"	d
CYFLD_BLE_BLERD_ADC_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6837;"	d
CYFLD_BLE_BLERD_ADC_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6837;"	d
CYFLD_BLE_BLERD_ADC_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6839;"	d
CYFLD_BLE_BLERD_ADC_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6839;"	d
CYFLD_BLE_BLERD_ADC_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6840;"	d
CYFLD_BLE_BLERD_ADC_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6840;"	d
CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6127;"	d
CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6127;"	d
CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6128;"	d
CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6128;"	d
CYFLD_BLE_BLERD_ADC_DFT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6144;"	d
CYFLD_BLE_BLERD_ADC_DFT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6144;"	d
CYFLD_BLE_BLERD_ADC_DFT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6145;"	d
CYFLD_BLE_BLERD_ADC_DFT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6145;"	d
CYFLD_BLE_BLERD_ADC_DFT_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6142;"	d
CYFLD_BLE_BLERD_ADC_DFT_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6142;"	d
CYFLD_BLE_BLERD_ADC_DFT_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6143;"	d
CYFLD_BLE_BLERD_ADC_DFT_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6143;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6159;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6159;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6160;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6160;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6656;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6656;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6657;"	d
CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6657;"	d
CYFLD_BLE_BLERD_ADC_IQ_INVERSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6121;"	d
CYFLD_BLE_BLERD_ADC_IQ_INVERSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6121;"	d
CYFLD_BLE_BLERD_ADC_IQ_INVERSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6122;"	d
CYFLD_BLE_BLERD_ADC_IQ_INVERSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6122;"	d
CYFLD_BLE_BLERD_ADC_PWR_EST_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6163;"	d
CYFLD_BLE_BLERD_ADC_PWR_EST_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6163;"	d
CYFLD_BLE_BLERD_ADC_PWR_EST_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6164;"	d
CYFLD_BLE_BLERD_ADC_PWR_EST_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6164;"	d
CYFLD_BLE_BLERD_AGC0_18__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6704;"	d
CYFLD_BLE_BLERD_AGC0_18__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6704;"	d
CYFLD_BLE_BLERD_AGC0_18__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6705;"	d
CYFLD_BLE_BLERD_AGC0_18__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6705;"	d
CYFLD_BLE_BLERD_AGC18_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6706;"	d
CYFLD_BLE_BLERD_AGC18_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6706;"	d
CYFLD_BLE_BLERD_AGC18_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6707;"	d
CYFLD_BLE_BLERD_AGC18_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6707;"	d
CYFLD_BLE_BLERD_AGC18_36__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6699;"	d
CYFLD_BLE_BLERD_AGC18_36__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6699;"	d
CYFLD_BLE_BLERD_AGC18_36__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6700;"	d
CYFLD_BLE_BLERD_AGC18_36__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6700;"	d
CYFLD_BLE_BLERD_AGC36_18__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6701;"	d
CYFLD_BLE_BLERD_AGC36_18__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6701;"	d
CYFLD_BLE_BLERD_AGC36_18__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6702;"	d
CYFLD_BLE_BLERD_AGC36_18__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6702;"	d
CYFLD_BLE_BLERD_AGC36_48__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6694;"	d
CYFLD_BLE_BLERD_AGC36_48__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6694;"	d
CYFLD_BLE_BLERD_AGC36_48__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6695;"	d
CYFLD_BLE_BLERD_AGC36_48__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6695;"	d
CYFLD_BLE_BLERD_AGC48_36__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6696;"	d
CYFLD_BLE_BLERD_AGC48_36__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6696;"	d
CYFLD_BLE_BLERD_AGC48_36__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6697;"	d
CYFLD_BLE_BLERD_AGC48_36__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6697;"	d
CYFLD_BLE_BLERD_AGC48_60__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6689;"	d
CYFLD_BLE_BLERD_AGC48_60__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6689;"	d
CYFLD_BLE_BLERD_AGC48_60__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6690;"	d
CYFLD_BLE_BLERD_AGC48_60__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6690;"	d
CYFLD_BLE_BLERD_AGC60_48__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6691;"	d
CYFLD_BLE_BLERD_AGC60_48__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6691;"	d
CYFLD_BLE_BLERD_AGC60_48__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6692;"	d
CYFLD_BLE_BLERD_AGC60_48__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6692;"	d
CYFLD_BLE_BLERD_AGC60_66__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6684;"	d
CYFLD_BLE_BLERD_AGC60_66__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6684;"	d
CYFLD_BLE_BLERD_AGC60_66__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6685;"	d
CYFLD_BLE_BLERD_AGC60_66__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6685;"	d
CYFLD_BLE_BLERD_AGC66_60__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6686;"	d
CYFLD_BLE_BLERD_AGC66_60__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6686;"	d
CYFLD_BLE_BLERD_AGC66_60__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6687;"	d
CYFLD_BLE_BLERD_AGC66_60__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6687;"	d
CYFLD_BLE_BLERD_AGC_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6113;"	d
CYFLD_BLE_BLERD_AGC_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6113;"	d
CYFLD_BLE_BLERD_AGC_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6114;"	d
CYFLD_BLE_BLERD_AGC_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6114;"	d
CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6740;"	d
CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6740;"	d
CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6741;"	d
CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6741;"	d
CYFLD_BLE_BLERD_AGC_RST_DLY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6664;"	d
CYFLD_BLE_BLERD_AGC_RST_DLY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6664;"	d
CYFLD_BLE_BLERD_AGC_RST_DLY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6665;"	d
CYFLD_BLE_BLERD_AGC_RST_DLY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6665;"	d
CYFLD_BLE_BLERD_BALUN_CTUNE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6312;"	d
CYFLD_BLE_BLERD_BALUN_CTUNE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6312;"	d
CYFLD_BLE_BLERD_BALUN_CTUNE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6313;"	d
CYFLD_BLE_BLERD_BALUN_CTUNE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6313;"	d
CYFLD_BLE_BLERD_BALUN_HFLDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6310;"	d
CYFLD_BLE_BLERD_BALUN_HFLDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6310;"	d
CYFLD_BLE_BLERD_BALUN_HFLDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6311;"	d
CYFLD_BLE_BLERD_BALUN_HFLDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6311;"	d
CYFLD_BLE_BLERD_BB_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6228;"	d
CYFLD_BLE_BLERD_BB_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6228;"	d
CYFLD_BLE_BLERD_BB_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6229;"	d
CYFLD_BLE_BLERD_BB_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6229;"	d
CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6294;"	d
CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6294;"	d
CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6295;"	d
CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6295;"	d
CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6300;"	d
CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6300;"	d
CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6301;"	d
CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6301;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_ADC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6296;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_ADC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6296;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_ADC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6297;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_ADC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6297;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_SY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6298;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_SY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6298;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_SY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6299;"	d
CYFLD_BLE_BLERD_BB_XO_BUF_SY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6299;"	d
CYFLD_BLE_BLERD_BUMP_BALUM_HF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6434;"	d
CYFLD_BLE_BLERD_BUMP_BALUM_HF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6434;"	d
CYFLD_BLE_BLERD_BUMP_BALUM_HF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6435;"	d
CYFLD_BLE_BLERD_BUMP_BALUM_HF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6435;"	d
CYFLD_BLE_BLERD_BUMP_RTUNE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6639;"	d
CYFLD_BLE_BLERD_BUMP_RTUNE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6639;"	d
CYFLD_BLE_BLERD_BUMP_RTUNE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6640;"	d
CYFLD_BLE_BLERD_BUMP_RTUNE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6640;"	d
CYFLD_BLE_BLERD_BUMP_RX_CTUNE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6633;"	d
CYFLD_BLE_BLERD_BUMP_RX_CTUNE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6633;"	d
CYFLD_BLE_BLERD_BUMP_RX_CTUNE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6634;"	d
CYFLD_BLE_BLERD_BUMP_RX_CTUNE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6634;"	d
CYFLD_BLE_BLERD_BUMP_SY_FFFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6442;"	d
CYFLD_BLE_BLERD_BUMP_SY_FFFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6442;"	d
CYFLD_BLE_BLERD_BUMP_SY_FFFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6443;"	d
CYFLD_BLE_BLERD_BUMP_SY_FFFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6443;"	d
CYFLD_BLE_BLERD_BUMP_SY_LHV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6440;"	d
CYFLD_BLE_BLERD_BUMP_SY_LHV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6440;"	d
CYFLD_BLE_BLERD_BUMP_SY_LHV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6441;"	d
CYFLD_BLE_BLERD_BUMP_SY_LHV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6441;"	d
CYFLD_BLE_BLERD_BUMP_SY_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6438;"	d
CYFLD_BLE_BLERD_BUMP_SY_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6438;"	d
CYFLD_BLE_BLERD_BUMP_SY_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6439;"	d
CYFLD_BLE_BLERD_BUMP_SY_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6439;"	d
CYFLD_BLE_BLERD_BUMP_SY_VCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6436;"	d
CYFLD_BLE_BLERD_BUMP_SY_VCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6436;"	d
CYFLD_BLE_BLERD_BUMP_SY_VCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6437;"	d
CYFLD_BLE_BLERD_BUMP_SY_VCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6437;"	d
CYFLD_BLE_BLERD_BUMP_TX_CTUNE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6635;"	d
CYFLD_BLE_BLERD_BUMP_TX_CTUNE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6635;"	d
CYFLD_BLE_BLERD_BUMP_TX_CTUNE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6636;"	d
CYFLD_BLE_BLERD_BUMP_TX_CTUNE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6636;"	d
CYFLD_BLE_BLERD_BUMP_VTUNE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6637;"	d
CYFLD_BLE_BLERD_BUMP_VTUNE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6637;"	d
CYFLD_BLE_BLERD_BUMP_VTUNE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6638;"	d
CYFLD_BLE_BLERD_BUMP_VTUNE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6638;"	d
CYFLD_BLE_BLERD_BURNIN_CLK_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6129;"	d
CYFLD_BLE_BLERD_BURNIN_CLK_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6129;"	d
CYFLD_BLE_BLERD_BURNIN_CLK_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6130;"	d
CYFLD_BLE_BLERD_BURNIN_CLK_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6130;"	d
CYFLD_BLE_BLERD_BWCTRL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6605;"	d
CYFLD_BLE_BLERD_BWCTRL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6605;"	d
CYFLD_BLE_BLERD_BWCTRL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6606;"	d
CYFLD_BLE_BLERD_BWCTRL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6606;"	d
CYFLD_BLE_BLERD_CBPF_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6799;"	d
CYFLD_BLE_BLERD_CBPF_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6799;"	d
CYFLD_BLE_BLERD_CBPF_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6800;"	d
CYFLD_BLE_BLERD_CBPF_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6800;"	d
CYFLD_BLE_BLERD_CBPF_GAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6131;"	d
CYFLD_BLE_BLERD_CBPF_GAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6131;"	d
CYFLD_BLE_BLERD_CBPF_GAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6132;"	d
CYFLD_BLE_BLERD_CBPF_GAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6132;"	d
CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6576;"	d
CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6576;"	d
CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6577;"	d
CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6577;"	d
CYFLD_BLE_BLERD_CBPF_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6572;"	d
CYFLD_BLE_BLERD_CBPF_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6572;"	d
CYFLD_BLE_BLERD_CBPF_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6573;"	d
CYFLD_BLE_BLERD_CBPF_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6573;"	d
CYFLD_BLE_BLERD_CBPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6557;"	d
CYFLD_BLE_BLERD_CBPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6557;"	d
CYFLD_BLE_BLERD_CBPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6558;"	d
CYFLD_BLE_BLERD_CBPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6558;"	d
CYFLD_BLE_BLERD_CHECK_SAT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6669;"	d
CYFLD_BLE_BLERD_CHECK_SAT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6669;"	d
CYFLD_BLE_BLERD_CHECK_SAT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6670;"	d
CYFLD_BLE_BLERD_CHECK_SAT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6670;"	d
CYFLD_BLE_BLERD_CLKGATING_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6117;"	d
CYFLD_BLE_BLERD_CLKGATING_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6117;"	d
CYFLD_BLE_BLERD_CLKGATING_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6118;"	d
CYFLD_BLE_BLERD_CLKGATING_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6118;"	d
CYFLD_BLE_BLERD_CLKNC_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6518;"	d
CYFLD_BLE_BLERD_CLKNC_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6518;"	d
CYFLD_BLE_BLERD_CLKNC_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6519;"	d
CYFLD_BLE_BLERD_CLKNC_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6519;"	d
CYFLD_BLE_BLERD_CNT_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6278;"	d
CYFLD_BLE_BLERD_CNT_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6278;"	d
CYFLD_BLE_BLERD_CNT_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6279;"	d
CYFLD_BLE_BLERD_CNT_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6279;"	d
CYFLD_BLE_BLERD_CNT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6260;"	d
CYFLD_BLE_BLERD_CNT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6260;"	d
CYFLD_BLE_BLERD_CNT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6261;"	d
CYFLD_BLE_BLERD_CNT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6261;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6253;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6253;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6254;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6254;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6255;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6255;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6256;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6256;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6248;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6248;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6249;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6249;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6250;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6250;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6251;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6251;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6243;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6243;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6244;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6244;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6245;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6245;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6246;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6246;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6238;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6238;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6239;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6239;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6240;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6240;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6241;"	d
CYFLD_BLE_BLERD_COARSE_FRAMES_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6241;"	d
CYFLD_BLE_BLERD_COARSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6274;"	d
CYFLD_BLE_BLERD_COARSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6274;"	d
CYFLD_BLE_BLERD_COARSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6275;"	d
CYFLD_BLE_BLERD_COARSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6275;"	d
CYFLD_BLE_BLERD_CODE_RX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6730;"	d
CYFLD_BLE_BLERD_CODE_RX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6730;"	d
CYFLD_BLE_BLERD_CODE_RX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6731;"	d
CYFLD_BLE_BLERD_CODE_RX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6731;"	d
CYFLD_BLE_BLERD_CODE_TX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6732;"	d
CYFLD_BLE_BLERD_CODE_TX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6732;"	d
CYFLD_BLE_BLERD_CODE_TX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6733;"	d
CYFLD_BLE_BLERD_CODE_TX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6733;"	d
CYFLD_BLE_BLERD_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6403;"	d
CYFLD_BLE_BLERD_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6403;"	d
CYFLD_BLE_BLERD_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6404;"	d
CYFLD_BLE_BLERD_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6404;"	d
CYFLD_BLE_BLERD_COMPLEX_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6578;"	d
CYFLD_BLE_BLERD_COMPLEX_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6578;"	d
CYFLD_BLE_BLERD_COMPLEX_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6579;"	d
CYFLD_BLE_BLERD_COMPLEX_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6579;"	d
CYFLD_BLE_BLERD_COMP_I_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6711;"	d
CYFLD_BLE_BLERD_COMP_I_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6711;"	d
CYFLD_BLE_BLERD_COMP_I_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6712;"	d
CYFLD_BLE_BLERD_COMP_I_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6712;"	d
CYFLD_BLE_BLERD_COMP_Q_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6709;"	d
CYFLD_BLE_BLERD_COMP_Q_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6709;"	d
CYFLD_BLE_BLERD_COMP_Q_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6710;"	d
CYFLD_BLE_BLERD_COMP_Q_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6710;"	d
CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6481;"	d
CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6481;"	d
CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6482;"	d
CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6482;"	d
CYFLD_BLE_BLERD_CTRL_RPREF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6487;"	d
CYFLD_BLE_BLERD_CTRL_RPREF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6487;"	d
CYFLD_BLE_BLERD_CTRL_RPREF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6488;"	d
CYFLD_BLE_BLERD_CTRL_RPREF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6488;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6485;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6485;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6486;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6486;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6483;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6483;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6484;"	d
CYFLD_BLE_BLERD_CTRL_VDDL_XO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6484;"	d
CYFLD_BLE_BLERD_CW_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6171;"	d
CYFLD_BLE_BLERD_CW_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6171;"	d
CYFLD_BLE_BLERD_CW_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6172;"	d
CYFLD_BLE_BLERD_CW_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6172;"	d
CYFLD_BLE_BLERD_CYCLE_B2_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6608;"	d
CYFLD_BLE_BLERD_CYCLE_B2_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6608;"	d
CYFLD_BLE_BLERD_CYCLE_B2_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6609;"	d
CYFLD_BLE_BLERD_CYCLE_B2_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6609;"	d
CYFLD_BLE_BLERD_CYCLE_B5_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6610;"	d
CYFLD_BLE_BLERD_CYCLE_B5_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6610;"	d
CYFLD_BLE_BLERD_CYCLE_B5_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6611;"	d
CYFLD_BLE_BLERD_CYCLE_B5_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6611;"	d
CYFLD_BLE_BLERD_DAC_DFT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6140;"	d
CYFLD_BLE_BLERD_DAC_DFT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6140;"	d
CYFLD_BLE_BLERD_DAC_DFT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6141;"	d
CYFLD_BLE_BLERD_DAC_DFT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6141;"	d
CYFLD_BLE_BLERD_DAC_DFT_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6138;"	d
CYFLD_BLE_BLERD_DAC_DFT_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6138;"	d
CYFLD_BLE_BLERD_DAC_DFT_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6139;"	d
CYFLD_BLE_BLERD_DAC_DFT_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6139;"	d
CYFLD_BLE_BLERD_DAC_REG_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6136;"	d
CYFLD_BLE_BLERD_DAC_REG_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6136;"	d
CYFLD_BLE_BLERD_DAC_REG_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6137;"	d
CYFLD_BLE_BLERD_DAC_REG_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6137;"	d
CYFLD_BLE_BLERD_DAC_RES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6550;"	d
CYFLD_BLE_BLERD_DAC_RES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6550;"	d
CYFLD_BLE_BLERD_DAC_RES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6551;"	d
CYFLD_BLE_BLERD_DAC_RES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6551;"	d
CYFLD_BLE_BLERD_DAC_STEP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6231;"	d
CYFLD_BLE_BLERD_DAC_STEP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6231;"	d
CYFLD_BLE_BLERD_DAC_STEP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6232;"	d
CYFLD_BLE_BLERD_DAC_STEP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6232;"	d
CYFLD_BLE_BLERD_DBG_SELECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6658;"	d
CYFLD_BLE_BLERD_DBG_SELECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6658;"	d
CYFLD_BLE_BLERD_DBG_SELECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6659;"	d
CYFLD_BLE_BLERD_DBG_SELECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6659;"	d
CYFLD_BLE_BLERD_DCCAL_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6817;"	d
CYFLD_BLE_BLERD_DCCAL_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6817;"	d
CYFLD_BLE_BLERD_DCCAL_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6818;"	d
CYFLD_BLE_BLERD_DCCAL_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6818;"	d
CYFLD_BLE_BLERD_DCCAL_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6210;"	d
CYFLD_BLE_BLERD_DCCAL_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6210;"	d
CYFLD_BLE_BLERD_DCCAL_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6211;"	d
CYFLD_BLE_BLERD_DCCAL_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6211;"	d
CYFLD_BLE_BLERD_DCCAL_RERUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6208;"	d
CYFLD_BLE_BLERD_DCCAL_RERUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6208;"	d
CYFLD_BLE_BLERD_DCCAL_RERUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6209;"	d
CYFLD_BLE_BLERD_DCCAL_RERUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6209;"	d
CYFLD_BLE_BLERD_DC_PARAM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6155;"	d
CYFLD_BLE_BLERD_DC_PARAM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6155;"	d
CYFLD_BLE_BLERD_DC_PARAM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6156;"	d
CYFLD_BLE_BLERD_DC_PARAM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6156;"	d
CYFLD_BLE_BLERD_DC_SCALING_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6161;"	d
CYFLD_BLE_BLERD_DC_SCALING_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6161;"	d
CYFLD_BLE_BLERD_DC_SCALING_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6162;"	d
CYFLD_BLE_BLERD_DC_SCALING_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6162;"	d
CYFLD_BLE_BLERD_DIAG_BUMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6418;"	d
CYFLD_BLE_BLERD_DIAG_BUMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6418;"	d
CYFLD_BLE_BLERD_DIAG_BUMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6419;"	d
CYFLD_BLE_BLERD_DIAG_BUMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6419;"	d
CYFLD_BLE_BLERD_DIAG_INJ_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6414;"	d
CYFLD_BLE_BLERD_DIAG_INJ_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6414;"	d
CYFLD_BLE_BLERD_DIAG_INJ_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6415;"	d
CYFLD_BLE_BLERD_DIAG_INJ_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6415;"	d
CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6412;"	d
CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6412;"	d
CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6413;"	d
CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6413;"	d
CYFLD_BLE_BLERD_DIAG_LOOPBACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6416;"	d
CYFLD_BLE_BLERD_DIAG_LOOPBACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6416;"	d
CYFLD_BLE_BLERD_DIAG_LOOPBACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6417;"	d
CYFLD_BLE_BLERD_DIAG_LOOPBACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6417;"	d
CYFLD_BLE_BLERD_DIAG_MONI_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6410;"	d
CYFLD_BLE_BLERD_DIAG_MONI_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6410;"	d
CYFLD_BLE_BLERD_DIAG_MONI_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6411;"	d
CYFLD_BLE_BLERD_DIAG_MONI_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6411;"	d
CYFLD_BLE_BLERD_DIAG_MON_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6408;"	d
CYFLD_BLE_BLERD_DIAG_MON_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6408;"	d
CYFLD_BLE_BLERD_DIAG_MON_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6409;"	d
CYFLD_BLE_BLERD_DIAG_MON_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6409;"	d
CYFLD_BLE_BLERD_DIAG_RESV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6420;"	d
CYFLD_BLE_BLERD_DIAG_RESV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6420;"	d
CYFLD_BLE_BLERD_DIAG_RESV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6421;"	d
CYFLD_BLE_BLERD_DIAG_RESV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6421;"	d
CYFLD_BLE_BLERD_DIRECT_RXEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6195;"	d
CYFLD_BLE_BLERD_DIRECT_RXEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6195;"	d
CYFLD_BLE_BLERD_DIRECT_RXEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6196;"	d
CYFLD_BLE_BLERD_DIRECT_RXEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6196;"	d
CYFLD_BLE_BLERD_DIRECT_TXEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6197;"	d
CYFLD_BLE_BLERD_DIRECT_TXEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6197;"	d
CYFLD_BLE_BLERD_DIRECT_TXEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6198;"	d
CYFLD_BLE_BLERD_DIRECT_TXEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6198;"	d
CYFLD_BLE_BLERD_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6401;"	d
CYFLD_BLE_BLERD_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6401;"	d
CYFLD_BLE_BLERD_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6402;"	d
CYFLD_BLE_BLERD_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6402;"	d
CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6471;"	d
CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6471;"	d
CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6472;"	d
CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6472;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6267;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6267;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6268;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6268;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6269;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6269;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6270;"	d
CYFLD_BLE_BLERD_DRIFT_CHECK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6270;"	d
CYFLD_BLE_BLERD_DRV_AB_VBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6542;"	d
CYFLD_BLE_BLERD_DRV_AB_VBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6542;"	d
CYFLD_BLE_BLERD_DRV_AB_VBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6543;"	d
CYFLD_BLE_BLERD_DRV_AB_VBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6543;"	d
CYFLD_BLE_BLERD_DRV_VCASCH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6544;"	d
CYFLD_BLE_BLERD_DRV_VCASCH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6544;"	d
CYFLD_BLE_BLERD_DRV_VCASCH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6545;"	d
CYFLD_BLE_BLERD_DRV_VCASCH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6545;"	d
CYFLD_BLE_BLERD_DSM_FRAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6356;"	d
CYFLD_BLE_BLERD_DSM_FRAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6356;"	d
CYFLD_BLE_BLERD_DSM_FRAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6357;"	d
CYFLD_BLE_BLERD_DSM_FRAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6357;"	d
CYFLD_BLE_BLERD_DSM_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6204;"	d
CYFLD_BLE_BLERD_DSM_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6204;"	d
CYFLD_BLE_BLERD_DSM_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6205;"	d
CYFLD_BLE_BLERD_DSM_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6205;"	d
CYFLD_BLE_BLERD_DUTCYCLE_25__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6612;"	d
CYFLD_BLE_BLERD_DUTCYCLE_25__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6612;"	d
CYFLD_BLE_BLERD_DUTCYCLE_25__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6613;"	d
CYFLD_BLE_BLERD_DUTCYCLE_25__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6613;"	d
CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6477;"	d
CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6477;"	d
CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6478;"	d
CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6478;"	d
CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6479;"	d
CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6479;"	d
CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6480;"	d
CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6480;"	d
CYFLD_BLE_BLERD_EN_BR_CLK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6119;"	d
CYFLD_BLE_BLERD_EN_BR_CLK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6119;"	d
CYFLD_BLE_BLERD_EN_BR_CLK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6120;"	d
CYFLD_BLE_BLERD_EN_BR_CLK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6120;"	d
CYFLD_BLE_BLERD_EN_CURMEAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6475;"	d
CYFLD_BLE_BLERD_EN_CURMEAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6475;"	d
CYFLD_BLE_BLERD_EN_CURMEAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6476;"	d
CYFLD_BLE_BLERD_EN_CURMEAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6476;"	d
CYFLD_BLE_BLERD_EN_RE_FASTSTART__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6473;"	d
CYFLD_BLE_BLERD_EN_RE_FASTSTART__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6473;"	d
CYFLD_BLE_BLERD_EN_RE_FASTSTART__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6474;"	d
CYFLD_BLE_BLERD_EN_RE_FASTSTART__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6474;"	d
CYFLD_BLE_BLERD_EXP_FREQ_DIFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6235;"	d
CYFLD_BLE_BLERD_EXP_FREQ_DIFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6235;"	d
CYFLD_BLE_BLERD_EXP_FREQ_DIFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6236;"	d
CYFLD_BLE_BLERD_EXP_FREQ_DIFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6236;"	d
CYFLD_BLE_BLERD_FAST_CHARGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6302;"	d
CYFLD_BLE_BLERD_FAST_CHARGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6302;"	d
CYFLD_BLE_BLERD_FAST_CHARGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6303;"	d
CYFLD_BLE_BLERD_FAST_CHARGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6303;"	d
CYFLD_BLE_BLERD_FCAL_BIAS_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6510;"	d
CYFLD_BLE_BLERD_FCAL_BIAS_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6510;"	d
CYFLD_BLE_BLERD_FCAL_BIAS_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6511;"	d
CYFLD_BLE_BLERD_FCAL_BIAS_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6511;"	d
CYFLD_BLE_BLERD_FCAL_CNT_LSB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6820;"	d
CYFLD_BLE_BLERD_FCAL_CNT_LSB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6820;"	d
CYFLD_BLE_BLERD_FCAL_CNT_LSB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6821;"	d
CYFLD_BLE_BLERD_FCAL_CNT_LSB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6821;"	d
CYFLD_BLE_BLERD_FCAL_CNT_MSB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6823;"	d
CYFLD_BLE_BLERD_FCAL_CNT_MSB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6823;"	d
CYFLD_BLE_BLERD_FCAL_CNT_MSB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6824;"	d
CYFLD_BLE_BLERD_FCAL_CNT_MSB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6824;"	d
CYFLD_BLE_BLERD_FCAL_COARSE_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6811;"	d
CYFLD_BLE_BLERD_FCAL_COARSE_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6811;"	d
CYFLD_BLE_BLERD_FCAL_COARSE_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6812;"	d
CYFLD_BLE_BLERD_FCAL_COARSE_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6812;"	d
CYFLD_BLE_BLERD_FCAL_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6813;"	d
CYFLD_BLE_BLERD_FCAL_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6813;"	d
CYFLD_BLE_BLERD_FCAL_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6814;"	d
CYFLD_BLE_BLERD_FCAL_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6814;"	d
CYFLD_BLE_BLERD_FCAL_FINE_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6809;"	d
CYFLD_BLE_BLERD_FCAL_FINE_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6809;"	d
CYFLD_BLE_BLERD_FCAL_FINE_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6810;"	d
CYFLD_BLE_BLERD_FCAL_FINE_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6810;"	d
CYFLD_BLE_BLERD_FCAL_PASS_DETECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6180;"	d
CYFLD_BLE_BLERD_FCAL_PASS_DETECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6180;"	d
CYFLD_BLE_BLERD_FCAL_PASS_DETECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6181;"	d
CYFLD_BLE_BLERD_FCAL_PASS_DETECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6181;"	d
CYFLD_BLE_BLERD_FCAL_RERUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6218;"	d
CYFLD_BLE_BLERD_FCAL_RERUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6218;"	d
CYFLD_BLE_BLERD_FCAL_RERUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6219;"	d
CYFLD_BLE_BLERD_FCAL_RERUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6219;"	d
CYFLD_BLE_BLERD_FINE_FRAMES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6258;"	d
CYFLD_BLE_BLERD_FINE_FRAMES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6258;"	d
CYFLD_BLE_BLERD_FINE_FRAMES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6259;"	d
CYFLD_BLE_BLERD_FINE_FRAMES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6259;"	d
CYFLD_BLE_BLERD_FINE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6272;"	d
CYFLD_BLE_BLERD_FINE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6272;"	d
CYFLD_BLE_BLERD_FINE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6273;"	d
CYFLD_BLE_BLERD_FINE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6273;"	d
CYFLD_BLE_BLERD_FORCE_BGSTARTUP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6457;"	d
CYFLD_BLE_BLERD_FORCE_BGSTARTUP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6457;"	d
CYFLD_BLE_BLERD_FORCE_BGSTARTUP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6458;"	d
CYFLD_BLE_BLERD_FORCE_BGSTARTUP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6458;"	d
CYFLD_BLE_BLERD_FORCE_DSM_FRAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6354;"	d
CYFLD_BLE_BLERD_FORCE_DSM_FRAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6354;"	d
CYFLD_BLE_BLERD_FORCE_DSM_FRAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6355;"	d
CYFLD_BLE_BLERD_FORCE_DSM_FRAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6355;"	d
CYFLD_BLE_BLERD_FORCE_DSM_RUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6352;"	d
CYFLD_BLE_BLERD_FORCE_DSM_RUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6352;"	d
CYFLD_BLE_BLERD_FORCE_DSM_RUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6353;"	d
CYFLD_BLE_BLERD_FORCE_DSM_RUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6353;"	d
CYFLD_BLE_BLERD_FPD_DSM_RUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6350;"	d
CYFLD_BLE_BLERD_FPD_DSM_RUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6350;"	d
CYFLD_BLE_BLERD_FPD_DSM_RUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6351;"	d
CYFLD_BLE_BLERD_FPD_DSM_RUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6351;"	d
CYFLD_BLE_BLERD_FPD_REFORCE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6459;"	d
CYFLD_BLE_BLERD_FPD_REFORCE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6459;"	d
CYFLD_BLE_BLERD_FPD_REFORCE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6460;"	d
CYFLD_BLE_BLERD_FPD_REFORCE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6460;"	d
CYFLD_BLE_BLERD_FPUP_ALL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6314;"	d
CYFLD_BLE_BLERD_FPUP_ALL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6314;"	d
CYFLD_BLE_BLERD_FPUP_ALL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6315;"	d
CYFLD_BLE_BLERD_FPUP_ALL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6315;"	d
CYFLD_BLE_BLERD_FRAMES_VCO_OL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6263;"	d
CYFLD_BLE_BLERD_FRAMES_VCO_OL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6263;"	d
CYFLD_BLE_BLERD_FRAMES_VCO_OL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6264;"	d
CYFLD_BLE_BLERD_FRAMES_VCO_OL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6264;"	d
CYFLD_BLE_BLERD_FRCCAL_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6287;"	d
CYFLD_BLE_BLERD_FRCCAL_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6287;"	d
CYFLD_BLE_BLERD_FRCCAL_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6288;"	d
CYFLD_BLE_BLERD_FRCCAL_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6288;"	d
CYFLD_BLE_BLERD_FRCCAL_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6289;"	d
CYFLD_BLE_BLERD_FRCCAL_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6289;"	d
CYFLD_BLE_BLERD_FRCCAL_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6290;"	d
CYFLD_BLE_BLERD_FRCCAL_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6290;"	d
CYFLD_BLE_BLERD_FRCCAL_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6291;"	d
CYFLD_BLE_BLERD_FRCCAL_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6291;"	d
CYFLD_BLE_BLERD_FRCCAL_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6292;"	d
CYFLD_BLE_BLERD_FRCCAL_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6292;"	d
CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6673;"	d
CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6673;"	d
CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6674;"	d
CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6674;"	d
CYFLD_BLE_BLERD_GAIN_SAT_THRES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6675;"	d
CYFLD_BLE_BLERD_GAIN_SAT_THRES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6675;"	d
CYFLD_BLE_BLERD_GAIN_SAT_THRES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6676;"	d
CYFLD_BLE_BLERD_GAIN_SAT_THRES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6676;"	d
CYFLD_BLE_BLERD_GAIN_STABLE_TIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6679;"	d
CYFLD_BLE_BLERD_GAIN_STABLE_TIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6679;"	d
CYFLD_BLE_BLERD_GAIN_STABLE_TIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6680;"	d
CYFLD_BLE_BLERD_GAIN_STABLE_TIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6680;"	d
CYFLD_BLE_BLERD_HFLDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6429;"	d
CYFLD_BLE_BLERD_HFLDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6429;"	d
CYFLD_BLE_BLERD_HFLDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6430;"	d
CYFLD_BLE_BLERD_HFLDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6430;"	d
CYFLD_BLE_BLERD_IBG_CAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6595;"	d
CYFLD_BLE_BLERD_IBG_CAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6595;"	d
CYFLD_BLE_BLERD_IBG_CAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6596;"	d
CYFLD_BLE_BLERD_IBG_CAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6596;"	d
CYFLD_BLE_BLERD_IBIAS_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6501;"	d
CYFLD_BLE_BLERD_IBIAS_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6501;"	d
CYFLD_BLE_BLERD_IBIAS_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6502;"	d
CYFLD_BLE_BLERD_IBIAS_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6502;"	d
CYFLD_BLE_BLERD_IBUMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6616;"	d
CYFLD_BLE_BLERD_IBUMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6616;"	d
CYFLD_BLE_BLERD_IBUMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6617;"	d
CYFLD_BLE_BLERD_IBUMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6617;"	d
CYFLD_BLE_BLERD_ICP_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6348;"	d
CYFLD_BLE_BLERD_ICP_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6348;"	d
CYFLD_BLE_BLERD_ICP_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6349;"	d
CYFLD_BLE_BLERD_ICP_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6349;"	d
CYFLD_BLE_BLERD_ICP_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6516;"	d
CYFLD_BLE_BLERD_ICP_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6516;"	d
CYFLD_BLE_BLERD_ICP_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6517;"	d
CYFLD_BLE_BLERD_ICP_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6517;"	d
CYFLD_BLE_BLERD_ICP_XFACTOR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6514;"	d
CYFLD_BLE_BLERD_ICP_XFACTOR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6514;"	d
CYFLD_BLE_BLERD_ICP_XFACTOR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6515;"	d
CYFLD_BLE_BLERD_ICP_XFACTOR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6515;"	d
CYFLD_BLE_BLERD_IF_CM_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6574;"	d
CYFLD_BLE_BLERD_IF_CM_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6574;"	d
CYFLD_BLE_BLERD_IF_CM_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6575;"	d
CYFLD_BLE_BLERD_IF_CM_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6575;"	d
CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6559;"	d
CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6559;"	d
CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6560;"	d
CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6560;"	d
CYFLD_BLE_BLERD_IGNORE_FRAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6206;"	d
CYFLD_BLE_BLERD_IGNORE_FRAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6206;"	d
CYFLD_BLE_BLERD_IGNORE_FRAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6207;"	d
CYFLD_BLE_BLERD_IGNORE_FRAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6207;"	d
CYFLD_BLE_BLERD_IMREJ_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6157;"	d
CYFLD_BLE_BLERD_IMREJ_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6157;"	d
CYFLD_BLE_BLERD_IMREJ_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6158;"	d
CYFLD_BLE_BLERD_IMREJ_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6158;"	d
CYFLD_BLE_BLERD_INDX_CODE0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6749;"	d
CYFLD_BLE_BLERD_INDX_CODE0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6749;"	d
CYFLD_BLE_BLERD_INDX_CODE0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6750;"	d
CYFLD_BLE_BLERD_INDX_CODE0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6750;"	d
CYFLD_BLE_BLERD_INDX_CODE10__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6763;"	d
CYFLD_BLE_BLERD_INDX_CODE10__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6763;"	d
CYFLD_BLE_BLERD_INDX_CODE10__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6764;"	d
CYFLD_BLE_BLERD_INDX_CODE10__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6764;"	d
CYFLD_BLE_BLERD_INDX_CODE11__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6761;"	d
CYFLD_BLE_BLERD_INDX_CODE11__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6761;"	d
CYFLD_BLE_BLERD_INDX_CODE11__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6762;"	d
CYFLD_BLE_BLERD_INDX_CODE11__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6762;"	d
CYFLD_BLE_BLERD_INDX_CODE12__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6776;"	d
CYFLD_BLE_BLERD_INDX_CODE12__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6776;"	d
CYFLD_BLE_BLERD_INDX_CODE12__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6777;"	d
CYFLD_BLE_BLERD_INDX_CODE12__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6777;"	d
CYFLD_BLE_BLERD_INDX_CODE13__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6774;"	d
CYFLD_BLE_BLERD_INDX_CODE13__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6774;"	d
CYFLD_BLE_BLERD_INDX_CODE13__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6775;"	d
CYFLD_BLE_BLERD_INDX_CODE13__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6775;"	d
CYFLD_BLE_BLERD_INDX_CODE14__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6772;"	d
CYFLD_BLE_BLERD_INDX_CODE14__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6772;"	d
CYFLD_BLE_BLERD_INDX_CODE14__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6773;"	d
CYFLD_BLE_BLERD_INDX_CODE14__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6773;"	d
CYFLD_BLE_BLERD_INDX_CODE15__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6770;"	d
CYFLD_BLE_BLERD_INDX_CODE15__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6770;"	d
CYFLD_BLE_BLERD_INDX_CODE15__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6771;"	d
CYFLD_BLE_BLERD_INDX_CODE15__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6771;"	d
CYFLD_BLE_BLERD_INDX_CODE16__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6785;"	d
CYFLD_BLE_BLERD_INDX_CODE16__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6785;"	d
CYFLD_BLE_BLERD_INDX_CODE16__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6786;"	d
CYFLD_BLE_BLERD_INDX_CODE16__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6786;"	d
CYFLD_BLE_BLERD_INDX_CODE17__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6783;"	d
CYFLD_BLE_BLERD_INDX_CODE17__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6783;"	d
CYFLD_BLE_BLERD_INDX_CODE17__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6784;"	d
CYFLD_BLE_BLERD_INDX_CODE17__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6784;"	d
CYFLD_BLE_BLERD_INDX_CODE18__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6781;"	d
CYFLD_BLE_BLERD_INDX_CODE18__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6781;"	d
CYFLD_BLE_BLERD_INDX_CODE18__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6782;"	d
CYFLD_BLE_BLERD_INDX_CODE18__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6782;"	d
CYFLD_BLE_BLERD_INDX_CODE19__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6779;"	d
CYFLD_BLE_BLERD_INDX_CODE19__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6779;"	d
CYFLD_BLE_BLERD_INDX_CODE19__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6780;"	d
CYFLD_BLE_BLERD_INDX_CODE19__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6780;"	d
CYFLD_BLE_BLERD_INDX_CODE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6747;"	d
CYFLD_BLE_BLERD_INDX_CODE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6747;"	d
CYFLD_BLE_BLERD_INDX_CODE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6748;"	d
CYFLD_BLE_BLERD_INDX_CODE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6748;"	d
CYFLD_BLE_BLERD_INDX_CODE20__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6794;"	d
CYFLD_BLE_BLERD_INDX_CODE20__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6794;"	d
CYFLD_BLE_BLERD_INDX_CODE20__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6795;"	d
CYFLD_BLE_BLERD_INDX_CODE20__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6795;"	d
CYFLD_BLE_BLERD_INDX_CODE21__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6792;"	d
CYFLD_BLE_BLERD_INDX_CODE21__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6792;"	d
CYFLD_BLE_BLERD_INDX_CODE21__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6793;"	d
CYFLD_BLE_BLERD_INDX_CODE21__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6793;"	d
CYFLD_BLE_BLERD_INDX_CODE22__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6790;"	d
CYFLD_BLE_BLERD_INDX_CODE22__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6790;"	d
CYFLD_BLE_BLERD_INDX_CODE22__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6791;"	d
CYFLD_BLE_BLERD_INDX_CODE22__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6791;"	d
CYFLD_BLE_BLERD_INDX_CODE23__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6788;"	d
CYFLD_BLE_BLERD_INDX_CODE23__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6788;"	d
CYFLD_BLE_BLERD_INDX_CODE23__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6789;"	d
CYFLD_BLE_BLERD_INDX_CODE23__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6789;"	d
CYFLD_BLE_BLERD_INDX_CODE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6745;"	d
CYFLD_BLE_BLERD_INDX_CODE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6745;"	d
CYFLD_BLE_BLERD_INDX_CODE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6746;"	d
CYFLD_BLE_BLERD_INDX_CODE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6746;"	d
CYFLD_BLE_BLERD_INDX_CODE3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6743;"	d
CYFLD_BLE_BLERD_INDX_CODE3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6743;"	d
CYFLD_BLE_BLERD_INDX_CODE3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6744;"	d
CYFLD_BLE_BLERD_INDX_CODE3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6744;"	d
CYFLD_BLE_BLERD_INDX_CODE4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6758;"	d
CYFLD_BLE_BLERD_INDX_CODE4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6758;"	d
CYFLD_BLE_BLERD_INDX_CODE4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6759;"	d
CYFLD_BLE_BLERD_INDX_CODE4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6759;"	d
CYFLD_BLE_BLERD_INDX_CODE5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6756;"	d
CYFLD_BLE_BLERD_INDX_CODE5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6756;"	d
CYFLD_BLE_BLERD_INDX_CODE5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6757;"	d
CYFLD_BLE_BLERD_INDX_CODE5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6757;"	d
CYFLD_BLE_BLERD_INDX_CODE6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6754;"	d
CYFLD_BLE_BLERD_INDX_CODE6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6754;"	d
CYFLD_BLE_BLERD_INDX_CODE6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6755;"	d
CYFLD_BLE_BLERD_INDX_CODE6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6755;"	d
CYFLD_BLE_BLERD_INDX_CODE7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6752;"	d
CYFLD_BLE_BLERD_INDX_CODE7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6752;"	d
CYFLD_BLE_BLERD_INDX_CODE7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6753;"	d
CYFLD_BLE_BLERD_INDX_CODE7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6753;"	d
CYFLD_BLE_BLERD_INDX_CODE8__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6767;"	d
CYFLD_BLE_BLERD_INDX_CODE8__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6767;"	d
CYFLD_BLE_BLERD_INDX_CODE8__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6768;"	d
CYFLD_BLE_BLERD_INDX_CODE8__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6768;"	d
CYFLD_BLE_BLERD_INDX_CODE9__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6765;"	d
CYFLD_BLE_BLERD_INDX_CODE9__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6765;"	d
CYFLD_BLE_BLERD_INDX_CODE9__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6766;"	d
CYFLD_BLE_BLERD_INDX_CODE9__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6766;"	d
CYFLD_BLE_BLERD_IQCOMP_IVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6716;"	d
CYFLD_BLE_BLERD_IQCOMP_IVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6716;"	d
CYFLD_BLE_BLERD_IQCOMP_IVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6717;"	d
CYFLD_BLE_BLERD_IQCOMP_IVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6717;"	d
CYFLD_BLE_BLERD_IQCOMP_QVAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6714;"	d
CYFLD_BLE_BLERD_IQCOMP_QVAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6714;"	d
CYFLD_BLE_BLERD_IQCOMP_QVAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6715;"	d
CYFLD_BLE_BLERD_IQCOMP_QVAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6715;"	d
CYFLD_BLE_BLERD_IQSWAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6626;"	d
CYFLD_BLE_BLERD_IQSWAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6626;"	d
CYFLD_BLE_BLERD_IQSWAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6627;"	d
CYFLD_BLE_BLERD_IQSWAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6627;"	d
CYFLD_BLE_BLERD_ISOLATE_N__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6199;"	d
CYFLD_BLE_BLERD_ISOLATE_N__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6199;"	d
CYFLD_BLE_BLERD_ISOLATE_N__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6200;"	d
CYFLD_BLE_BLERD_ISOLATE_N__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6200;"	d
CYFLD_BLE_BLERD_ISO_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6182;"	d
CYFLD_BLE_BLERD_ISO_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6182;"	d
CYFLD_BLE_BLERD_ISO_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6183;"	d
CYFLD_BLE_BLERD_ISO_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6183;"	d
CYFLD_BLE_BLERD_I_REF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6591;"	d
CYFLD_BLE_BLERD_I_REF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6591;"	d
CYFLD_BLE_BLERD_I_REF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6592;"	d
CYFLD_BLE_BLERD_I_REF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6592;"	d
CYFLD_BLE_BLERD_KVCAL_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6815;"	d
CYFLD_BLE_BLERD_KVCAL_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6815;"	d
CYFLD_BLE_BLERD_KVCAL_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6816;"	d
CYFLD_BLE_BLERD_KVCAL_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6816;"	d
CYFLD_BLE_BLERD_KVCAL_GAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6283;"	d
CYFLD_BLE_BLERD_KVCAL_GAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6283;"	d
CYFLD_BLE_BLERD_KVCAL_GAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6284;"	d
CYFLD_BLE_BLERD_KVCAL_GAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6284;"	d
CYFLD_BLE_BLERD_KVCAL_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6285;"	d
CYFLD_BLE_BLERD_KVCAL_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6285;"	d
CYFLD_BLE_BLERD_KVCAL_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6286;"	d
CYFLD_BLE_BLERD_KVCAL_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6286;"	d
CYFLD_BLE_BLERD_KVCAL_RERUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6216;"	d
CYFLD_BLE_BLERD_KVCAL_RERUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6216;"	d
CYFLD_BLE_BLERD_KVCAL_RERUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6217;"	d
CYFLD_BLE_BLERD_KVCAL_RERUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6217;"	d
CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6503;"	d
CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6503;"	d
CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6504;"	d
CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6504;"	d
CYFLD_BLE_BLERD_LFLDO_OK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6178;"	d
CYFLD_BLE_BLERD_LFLDO_OK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6178;"	d
CYFLD_BLE_BLERD_LFLDO_OK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6179;"	d
CYFLD_BLE_BLERD_LFLDO_OK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6179;"	d
CYFLD_BLE_BLERD_LFLDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6451;"	d
CYFLD_BLE_BLERD_LFLDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6451;"	d
CYFLD_BLE_BLERD_LFLDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6452;"	d
CYFLD_BLE_BLERD_LFLDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6452;"	d
CYFLD_BLE_BLERD_LNA_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6801;"	d
CYFLD_BLE_BLERD_LNA_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6801;"	d
CYFLD_BLE_BLERD_LNA_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6802;"	d
CYFLD_BLE_BLERD_LNA_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6802;"	d
CYFLD_BLE_BLERD_LNA_GAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6133;"	d
CYFLD_BLE_BLERD_LNA_GAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6133;"	d
CYFLD_BLE_BLERD_LNA_GAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6134;"	d
CYFLD_BLE_BLERD_LNA_GAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6134;"	d
CYFLD_BLE_BLERD_LNA_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6568;"	d
CYFLD_BLE_BLERD_LNA_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6568;"	d
CYFLD_BLE_BLERD_LNA_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6569;"	d
CYFLD_BLE_BLERD_LNA_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6569;"	d
CYFLD_BLE_BLERD_LNA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6565;"	d
CYFLD_BLE_BLERD_LNA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6565;"	d
CYFLD_BLE_BLERD_LNA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6566;"	d
CYFLD_BLE_BLERD_LNA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6566;"	d
CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6165;"	d
CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6165;"	d
CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6166;"	d
CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6166;"	d
CYFLD_BLE_BLERD_LOFB_POWERSAVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6499;"	d
CYFLD_BLE_BLERD_LOFB_POWERSAVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6499;"	d
CYFLD_BLE_BLERD_LOFB_POWERSAVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6500;"	d
CYFLD_BLE_BLERD_LOFB_POWERSAVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6500;"	d
CYFLD_BLE_BLERD_LOOPDLY4X_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6599;"	d
CYFLD_BLE_BLERD_LOOPDLY4X_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6599;"	d
CYFLD_BLE_BLERD_LOOPDLY4X_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6600;"	d
CYFLD_BLE_BLERD_LOOPDLY4X_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6600;"	d
CYFLD_BLE_BLERD_LOOPDLY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6597;"	d
CYFLD_BLE_BLERD_LOOPDLY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6597;"	d
CYFLD_BLE_BLERD_LOOPDLY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6598;"	d
CYFLD_BLE_BLERD_LOOPDLY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6598;"	d
CYFLD_BLE_BLERD_LOOP_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6280;"	d
CYFLD_BLE_BLERD_LOOP_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6280;"	d
CYFLD_BLE_BLERD_LOOP_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6281;"	d
CYFLD_BLE_BLERD_LOOP_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6281;"	d
CYFLD_BLE_BLERD_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6505;"	d
CYFLD_BLE_BLERD_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6505;"	d
CYFLD_BLE_BLERD_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6506;"	d
CYFLD_BLE_BLERD_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6506;"	d
CYFLD_BLE_BLERD_LOWPOWER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6601;"	d
CYFLD_BLE_BLERD_LOWPOWER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6601;"	d
CYFLD_BLE_BLERD_LOWPOWER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6602;"	d
CYFLD_BLE_BLERD_LOWPOWER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6602;"	d
CYFLD_BLE_BLERD_LSLDO_OK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6176;"	d
CYFLD_BLE_BLERD_LSLDO_OK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6176;"	d
CYFLD_BLE_BLERD_LSLDO_OK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6177;"	d
CYFLD_BLE_BLERD_LSLDO_OK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6177;"	d
CYFLD_BLE_BLERD_LSLDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6453;"	d
CYFLD_BLE_BLERD_LSLDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6453;"	d
CYFLD_BLE_BLERD_LSLDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6454;"	d
CYFLD_BLE_BLERD_LSLDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6454;"	d
CYFLD_BLE_BLERD_METADET_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6614;"	d
CYFLD_BLE_BLERD_METADET_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6614;"	d
CYFLD_BLE_BLERD_METADET_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6615;"	d
CYFLD_BLE_BLERD_METADET_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6615;"	d
CYFLD_BLE_BLERD_MIXER_VBIAS_SW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6561;"	d
CYFLD_BLE_BLERD_MIXER_VBIAS_SW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6561;"	d
CYFLD_BLE_BLERD_MIXER_VBIAS_SW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6562;"	d
CYFLD_BLE_BLERD_MIXER_VBIAS_SW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6562;"	d
CYFLD_BLE_BLERD_MIXER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6563;"	d
CYFLD_BLE_BLERD_MIXER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6563;"	d
CYFLD_BLE_BLERD_MIXER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6564;"	d
CYFLD_BLE_BLERD_MIXER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6564;"	d
CYFLD_BLE_BLERD_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6276;"	d
CYFLD_BLE_BLERD_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6276;"	d
CYFLD_BLE_BLERD_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6277;"	d
CYFLD_BLE_BLERD_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6277;"	d
CYFLD_BLE_BLERD_NARROW_SPD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6147;"	d
CYFLD_BLE_BLERD_NARROW_SPD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6147;"	d
CYFLD_BLE_BLERD_NARROW_SPD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6148;"	d
CYFLD_BLE_BLERD_NARROW_SPD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6148;"	d
CYFLD_BLE_BLERD_OPAMP_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6603;"	d
CYFLD_BLE_BLERD_OPAMP_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6603;"	d
CYFLD_BLE_BLERD_OPAMP_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6604;"	d
CYFLD_BLE_BLERD_OPAMP_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6604;"	d
CYFLD_BLE_BLERD_PDCPLPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6507;"	d
CYFLD_BLE_BLERD_PDCPLPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6507;"	d
CYFLD_BLE_BLERD_PDCPLPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6508;"	d
CYFLD_BLE_BLERD_PDCPLPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6508;"	d
CYFLD_BLE_BLERD_PDCP_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6528;"	d
CYFLD_BLE_BLERD_PDCP_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6528;"	d
CYFLD_BLE_BLERD_PDCP_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6529;"	d
CYFLD_BLE_BLERD_PDCP_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6529;"	d
CYFLD_BLE_BLERD_PLL_SETTLING_TIME__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6646;"	d
CYFLD_BLE_BLERD_PLL_SETTLING_TIME__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6646;"	d
CYFLD_BLE_BLERD_PLL_SETTLING_TIME__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6647;"	d
CYFLD_BLE_BLERD_PLL_SETTLING_TIME__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6647;"	d
CYFLD_BLE_BLERD_POSTFILT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6225;"	d
CYFLD_BLE_BLERD_POSTFILT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6225;"	d
CYFLD_BLE_BLERD_POSTFILT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6226;"	d
CYFLD_BLE_BLERD_POSTFILT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6226;"	d
CYFLD_BLE_BLERD_PREAMP_BWCTRL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6628;"	d
CYFLD_BLE_BLERD_PREAMP_BWCTRL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6628;"	d
CYFLD_BLE_BLERD_PREAMP_BWCTRL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6629;"	d
CYFLD_BLE_BLERD_PREAMP_BWCTRL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6629;"	d
CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6620;"	d
CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6620;"	d
CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6621;"	d
CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6621;"	d
CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6618;"	d
CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6618;"	d
CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6619;"	d
CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6619;"	d
CYFLD_BLE_BLERD_PREFILT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6223;"	d
CYFLD_BLE_BLERD_PREFILT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6223;"	d
CYFLD_BLE_BLERD_PREFILT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6224;"	d
CYFLD_BLE_BLERD_PREFILT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6224;"	d
CYFLD_BLE_BLERD_PUP_MON__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6520;"	d
CYFLD_BLE_BLERD_PUP_MON__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6520;"	d
CYFLD_BLE_BLERD_PUP_MON__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6521;"	d
CYFLD_BLE_BLERD_PUP_MON__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6521;"	d
CYFLD_BLE_BLERD_PUP_SIG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6797;"	d
CYFLD_BLE_BLERD_PUP_SIG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6797;"	d
CYFLD_BLE_BLERD_PUP_SIG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6798;"	d
CYFLD_BLE_BLERD_PUP_SIG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6798;"	d
CYFLD_BLE_BLERD_PWR_MEAS_TIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6677;"	d
CYFLD_BLE_BLERD_PWR_MEAS_TIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6677;"	d
CYFLD_BLE_BLERD_PWR_MEAS_TIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6678;"	d
CYFLD_BLE_BLERD_PWR_MEAS_TIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6678;"	d
CYFLD_BLE_BLERD_Q_REF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6593;"	d
CYFLD_BLE_BLERD_Q_REF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6593;"	d
CYFLD_BLE_BLERD_Q_REF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6594;"	d
CYFLD_BLE_BLERD_Q_REF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6594;"	d
CYFLD_BLE_BLERD_RADIO_STANDALONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6125;"	d
CYFLD_BLE_BLERD_RADIO_STANDALONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6125;"	d
CYFLD_BLE_BLERD_RADIO_STANDALONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6126;"	d
CYFLD_BLE_BLERD_RADIO_STANDALONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6126;"	d
CYFLD_BLE_BLERD_RCCAL_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6214;"	d
CYFLD_BLE_BLERD_RCCAL_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6214;"	d
CYFLD_BLE_BLERD_RCCAL_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6215;"	d
CYFLD_BLE_BLERD_RCCAL_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6215;"	d
CYFLD_BLE_BLERD_RCCAL_RERUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6212;"	d
CYFLD_BLE_BLERD_RCCAL_RERUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6212;"	d
CYFLD_BLE_BLERD_RCCAL_RERUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6213;"	d
CYFLD_BLE_BLERD_RCCAL_RERUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6213;"	d
CYFLD_BLE_BLERD_RD_RCCAL_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6825;"	d
CYFLD_BLE_BLERD_RD_RCCAL_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6825;"	d
CYFLD_BLE_BLERD_RD_RCCAL_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6826;"	d
CYFLD_BLE_BLERD_RD_RCCAL_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6826;"	d
CYFLD_BLE_BLERD_RD_RCCAL_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6827;"	d
CYFLD_BLE_BLERD_RD_RCCAL_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6827;"	d
CYFLD_BLE_BLERD_RD_RCCAL_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6828;"	d
CYFLD_BLE_BLERD_RD_RCCAL_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6828;"	d
CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6167;"	d
CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6167;"	d
CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6168;"	d
CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6168;"	d
CYFLD_BLE_BLERD_REFCORE_VDD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6447;"	d
CYFLD_BLE_BLERD_REFCORE_VDD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6447;"	d
CYFLD_BLE_BLERD_REFCORE_VDD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6448;"	d
CYFLD_BLE_BLERD_REFCORE_VDD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6448;"	d
CYFLD_BLE_BLERD_RESET2_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6153;"	d
CYFLD_BLE_BLERD_RESET2_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6153;"	d
CYFLD_BLE_BLERD_RESET2_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6154;"	d
CYFLD_BLE_BLERD_RESET2_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6154;"	d
CYFLD_BLE_BLERD_RESV_LDOBP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6431;"	d
CYFLD_BLE_BLERD_RESV_LDOBP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6431;"	d
CYFLD_BLE_BLERD_RESV_LDOBP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6432;"	d
CYFLD_BLE_BLERD_RESV_LDOBP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6432;"	d
CYFLD_BLE_BLERD_RETURN_SKEW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6624;"	d
CYFLD_BLE_BLERD_RETURN_SKEW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6624;"	d
CYFLD_BLE_BLERD_RETURN_SKEW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6625;"	d
CYFLD_BLE_BLERD_RETURN_SKEW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6625;"	d
CYFLD_BLE_BLERD_REV_ADC_BUMP2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6630;"	d
CYFLD_BLE_BLERD_REV_ADC_BUMP2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6630;"	d
CYFLD_BLE_BLERD_REV_ADC_BUMP2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6631;"	d
CYFLD_BLE_BLERD_REV_ADC_BUMP2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6631;"	d
CYFLD_BLE_BLERD_REV_BALUN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6641;"	d
CYFLD_BLE_BLERD_REV_BALUN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6641;"	d
CYFLD_BLE_BLERD_REV_BALUN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6642;"	d
CYFLD_BLE_BLERD_REV_BALUN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6642;"	d
CYFLD_BLE_BLERD_REV_BBBUMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6455;"	d
CYFLD_BLE_BLERD_REV_BBBUMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6455;"	d
CYFLD_BLE_BLERD_REV_BBBUMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6456;"	d
CYFLD_BLE_BLERD_REV_BBBUMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6456;"	d
CYFLD_BLE_BLERD_REV_LDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6444;"	d
CYFLD_BLE_BLERD_REV_LDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6444;"	d
CYFLD_BLE_BLERD_REV_LDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6445;"	d
CYFLD_BLE_BLERD_REV_LDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6445;"	d
CYFLD_BLE_BLERD_REV_RX_BUMP2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6588;"	d
CYFLD_BLE_BLERD_REV_RX_BUMP2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6588;"	d
CYFLD_BLE_BLERD_REV_RX_BUMP2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6589;"	d
CYFLD_BLE_BLERD_REV_RX_BUMP2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6589;"	d
CYFLD_BLE_BLERD_RF_FREQ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6193;"	d
CYFLD_BLE_BLERD_RF_FREQ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6193;"	d
CYFLD_BLE_BLERD_RF_FREQ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6194;"	d
CYFLD_BLE_BLERD_RF_FREQ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6194;"	d
CYFLD_BLE_BLERD_RF_PLL_DIRECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6115;"	d
CYFLD_BLE_BLERD_RF_PLL_DIRECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6115;"	d
CYFLD_BLE_BLERD_RF_PLL_DIRECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6116;"	d
CYFLD_BLE_BLERD_RF_PLL_DIRECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6116;"	d
CYFLD_BLE_BLERD_RST_CNT2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6151;"	d
CYFLD_BLE_BLERD_RST_CNT2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6151;"	d
CYFLD_BLE_BLERD_RST_CNT2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6152;"	d
CYFLD_BLE_BLERD_RST_CNT2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6152;"	d
CYFLD_BLE_BLERD_RST_DLY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6526;"	d
CYFLD_BLE_BLERD_RST_DLY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6526;"	d
CYFLD_BLE_BLERD_RST_DLY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6527;"	d
CYFLD_BLE_BLERD_RST_DLY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6527;"	d
CYFLD_BLE_BLERD_RST_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6667;"	d
CYFLD_BLE_BLERD_RST_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6667;"	d
CYFLD_BLE_BLERD_RST_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6668;"	d
CYFLD_BLE_BLERD_RST_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6668;"	d
CYFLD_BLE_BLERD_RUN_DURATION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6233;"	d
CYFLD_BLE_BLERD_RUN_DURATION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6233;"	d
CYFLD_BLE_BLERD_RUN_DURATION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6234;"	d
CYFLD_BLE_BLERD_RUN_DURATION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6234;"	d
CYFLD_BLE_BLERD_RX_DATA_INVERSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6109;"	d
CYFLD_BLE_BLERD_RX_DATA_INVERSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6109;"	d
CYFLD_BLE_BLERD_RX_DATA_INVERSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6110;"	d
CYFLD_BLE_BLERD_RX_DATA_INVERSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6110;"	d
CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6660;"	d
CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6660;"	d
CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6661;"	d
CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6661;"	d
CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6662;"	d
CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6662;"	d
CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6663;"	d
CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6663;"	d
CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6806;"	d
CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6806;"	d
CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6807;"	d
CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6807;"	d
CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6804;"	d
CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6804;"	d
CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6805;"	d
CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6805;"	d
CYFLD_BLE_BLERD_RX_STATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6184;"	d
CYFLD_BLE_BLERD_RX_STATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6184;"	d
CYFLD_BLE_BLERD_RX_STATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6185;"	d
CYFLD_BLE_BLERD_RX_STATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6185;"	d
CYFLD_BLE_BLERD_SAT_CHK_TIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6671;"	d
CYFLD_BLE_BLERD_SAT_CHK_TIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6671;"	d
CYFLD_BLE_BLERD_SAT_CHK_TIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6672;"	d
CYFLD_BLE_BLERD_SAT_CHK_TIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6672;"	d
CYFLD_BLE_BLERD_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6405;"	d
CYFLD_BLE_BLERD_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6405;"	d
CYFLD_BLE_BLERD_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6406;"	d
CYFLD_BLE_BLERD_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6406;"	d
CYFLD_BLE_BLERD_SHORT_INPUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6622;"	d
CYFLD_BLE_BLERD_SHORT_INPUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6622;"	d
CYFLD_BLE_BLERD_SHORT_INPUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6623;"	d
CYFLD_BLE_BLERD_SHORT_INPUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6623;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6738;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6738;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6739;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6739;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6736;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6736;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6737;"	d
CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6737;"	d
CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6734;"	d
CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6734;"	d
CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6735;"	d
CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6735;"	d
CYFLD_BLE_BLERD_START_WAIT_TIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6681;"	d
CYFLD_BLE_BLERD_START_WAIT_TIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6681;"	d
CYFLD_BLE_BLERD_START_WAIT_TIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6682;"	d
CYFLD_BLE_BLERD_START_WAIT_TIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6682;"	d
CYFLD_BLE_BLERD_STATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6190;"	d
CYFLD_BLE_BLERD_STATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6190;"	d
CYFLD_BLE_BLERD_STATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6191;"	d
CYFLD_BLE_BLERD_STATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6191;"	d
CYFLD_BLE_BLERD_SYLDOFFFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6427;"	d
CYFLD_BLE_BLERD_SYLDOFFFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6427;"	d
CYFLD_BLE_BLERD_SYLDOFFFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6428;"	d
CYFLD_BLE_BLERD_SYLDOFFFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6428;"	d
CYFLD_BLE_BLERD_SYLDOLOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6425;"	d
CYFLD_BLE_BLERD_SYLDOLOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6425;"	d
CYFLD_BLE_BLERD_SYLDOLOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6426;"	d
CYFLD_BLE_BLERD_SYLDOLOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6426;"	d
CYFLD_BLE_BLERD_SYLDOVCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6423;"	d
CYFLD_BLE_BLERD_SYLDOVCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6423;"	d
CYFLD_BLE_BLERD_SYLDOVCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6424;"	d
CYFLD_BLE_BLERD_SYLDOVCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6424;"	d
CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6552;"	d
CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6552;"	d
CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6553;"	d
CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6553;"	d
CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6539;"	d
CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6539;"	d
CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6540;"	d
CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6540;"	d
CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6582;"	d
CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6582;"	d
CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6583;"	d
CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6583;"	d
CYFLD_BLE_BLERD_SY_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6468;"	d
CYFLD_BLE_BLERD_SY_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6468;"	d
CYFLD_BLE_BLERD_SY_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6469;"	d
CYFLD_BLE_BLERD_SY_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6469;"	d
CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6548;"	d
CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6548;"	d
CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6549;"	d
CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6549;"	d
CYFLD_BLE_BLERD_SY_LDOBGREF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6546;"	d
CYFLD_BLE_BLERD_SY_LDOBGREF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6546;"	d
CYFLD_BLE_BLERD_SY_LDOBGREF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6547;"	d
CYFLD_BLE_BLERD_SY_LDOBGREF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6547;"	d
CYFLD_BLE_BLERD_SY_LDOFFFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6308;"	d
CYFLD_BLE_BLERD_SY_LDOFFFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6308;"	d
CYFLD_BLE_BLERD_SY_LDOFFFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6309;"	d
CYFLD_BLE_BLERD_SY_LDOFFFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6309;"	d
CYFLD_BLE_BLERD_SY_LDOLOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6306;"	d
CYFLD_BLE_BLERD_SY_LDOLOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6306;"	d
CYFLD_BLE_BLERD_SY_LDOLOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6307;"	d
CYFLD_BLE_BLERD_SY_LDOLOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6307;"	d
CYFLD_BLE_BLERD_SY_LDOVCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6304;"	d
CYFLD_BLE_BLERD_SY_LDOVCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6304;"	d
CYFLD_BLE_BLERD_SY_LDOVCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6305;"	d
CYFLD_BLE_BLERD_SY_LDOVCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6305;"	d
CYFLD_BLE_BLERD_SY_LOWKVAMODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6584;"	d
CYFLD_BLE_BLERD_SY_LOWKVAMODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6584;"	d
CYFLD_BLE_BLERD_SY_LOWKVAMODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6585;"	d
CYFLD_BLE_BLERD_SY_LOWKVAMODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6585;"	d
CYFLD_BLE_BLERD_SY_LOWKVMMODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6586;"	d
CYFLD_BLE_BLERD_SY_LOWKVMMODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6586;"	d
CYFLD_BLE_BLERD_SY_LOWKVMMODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6587;"	d
CYFLD_BLE_BLERD_SY_LOWKVMMODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6587;"	d
CYFLD_BLE_BLERD_SY_R2HIGHMODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6580;"	d
CYFLD_BLE_BLERD_SY_R2HIGHMODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6580;"	d
CYFLD_BLE_BLERD_SY_R2HIGHMODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6581;"	d
CYFLD_BLE_BLERD_SY_R2HIGHMODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6581;"	d
CYFLD_BLE_BLERD_SY_RST_DLY_TX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6533;"	d
CYFLD_BLE_BLERD_SY_RST_DLY_TX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6533;"	d
CYFLD_BLE_BLERD_SY_RST_DLY_TX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6534;"	d
CYFLD_BLE_BLERD_SY_RST_DLY_TX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6534;"	d
CYFLD_BLE_BLERD_SY_STATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6188;"	d
CYFLD_BLE_BLERD_SY_STATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6188;"	d
CYFLD_BLE_BLERD_SY_STATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6189;"	d
CYFLD_BLE_BLERD_SY_STATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6189;"	d
CYFLD_BLE_BLERD_TESTMODE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6220;"	d
CYFLD_BLE_BLERD_TESTMODE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6220;"	d
CYFLD_BLE_BLERD_TESTMODE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6221;"	d
CYFLD_BLE_BLERD_TESTMODE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6221;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6376;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6376;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6377;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6377;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6378;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6378;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6379;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6379;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6380;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6380;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6381;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6381;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6382;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6382;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6383;"	d
CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6383;"	d
CYFLD_BLE_BLERD_TEST_FPD_BPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6384;"	d
CYFLD_BLE_BLERD_TEST_FPD_BPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6384;"	d
CYFLD_BLE_BLERD_TEST_FPD_BPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6385;"	d
CYFLD_BLE_BLERD_TEST_FPD_BPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6385;"	d
CYFLD_BLE_BLERD_TEST_FPD_CPLPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6331;"	d
CYFLD_BLE_BLERD_TEST_FPD_CPLPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6331;"	d
CYFLD_BLE_BLERD_TEST_FPD_CPLPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6332;"	d
CYFLD_BLE_BLERD_TEST_FPD_CPLPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6332;"	d
CYFLD_BLE_BLERD_TEST_FPD_DAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6359;"	d
CYFLD_BLE_BLERD_TEST_FPD_DAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6359;"	d
CYFLD_BLE_BLERD_TEST_FPD_DAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6360;"	d
CYFLD_BLE_BLERD_TEST_FPD_DAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6360;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6325;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6325;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6326;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6326;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6335;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6335;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6336;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6336;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6321;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6321;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6322;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIV2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6322;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIVN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6327;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIVN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6327;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIVN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6328;"	d
CYFLD_BLE_BLERD_TEST_FPD_DIVN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6328;"	d
CYFLD_BLE_BLERD_TEST_FPD_DRIVER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6363;"	d
CYFLD_BLE_BLERD_TEST_FPD_DRIVER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6363;"	d
CYFLD_BLE_BLERD_TEST_FPD_DRIVER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6364;"	d
CYFLD_BLE_BLERD_TEST_FPD_DRIVER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6364;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6339;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6339;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6340;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6340;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6329;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6329;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6330;"	d
CYFLD_BLE_BLERD_TEST_FPD_FCAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6330;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6396;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6396;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6397;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6397;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6367;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6367;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6368;"	d
CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6368;"	d
CYFLD_BLE_BLERD_TEST_FPD_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6317;"	d
CYFLD_BLE_BLERD_TEST_FPD_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6317;"	d
CYFLD_BLE_BLERD_TEST_FPD_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6318;"	d
CYFLD_BLE_BLERD_TEST_FPD_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6318;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6369;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6369;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6370;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6370;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6371;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6371;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6372;"	d
CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6372;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6394;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6394;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6395;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6395;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6392;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6392;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6393;"	d
CYFLD_BLE_BLERD_TEST_FPD_LNA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6393;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6343;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6343;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6344;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6344;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6323;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6323;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6324;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6324;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6333;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6333;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6334;"	d
CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6334;"	d
CYFLD_BLE_BLERD_TEST_FPD_LPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6361;"	d
CYFLD_BLE_BLERD_TEST_FPD_LPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6361;"	d
CYFLD_BLE_BLERD_TEST_FPD_LPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6362;"	d
CYFLD_BLE_BLERD_TEST_FPD_LPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6362;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6388;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6388;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6389;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6389;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6390;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6390;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6391;"	d
CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6391;"	d
CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6341;"	d
CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6341;"	d
CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6342;"	d
CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6342;"	d
CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6365;"	d
CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6365;"	d
CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6366;"	d
CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6366;"	d
CYFLD_BLE_BLERD_TEST_FPD_TIA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6386;"	d
CYFLD_BLE_BLERD_TEST_FPD_TIA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6386;"	d
CYFLD_BLE_BLERD_TEST_FPD_TIA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6387;"	d
CYFLD_BLE_BLERD_TEST_FPD_TIA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6387;"	d
CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6337;"	d
CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6337;"	d
CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6338;"	d
CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6338;"	d
CYFLD_BLE_BLERD_TEST_FPD_VCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6319;"	d
CYFLD_BLE_BLERD_TEST_FPD_VCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6319;"	d
CYFLD_BLE_BLERD_TEST_FPD_VCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6320;"	d
CYFLD_BLE_BLERD_TEST_FPD_VCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6320;"	d
CYFLD_BLE_BLERD_TEST_FPUP_ALL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6345;"	d
CYFLD_BLE_BLERD_TEST_FPUP_ALL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6345;"	d
CYFLD_BLE_BLERD_TEST_FPUP_ALL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6346;"	d
CYFLD_BLE_BLERD_TEST_FPUP_ALL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6346;"	d
CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6398;"	d
CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6398;"	d
CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6399;"	d
CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6399;"	d
CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6373;"	d
CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6373;"	d
CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6374;"	d
CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6374;"	d
CYFLD_BLE_BLERD_TEST_IBITS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6719;"	d
CYFLD_BLE_BLERD_TEST_IBITS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6719;"	d
CYFLD_BLE_BLERD_TEST_IBITS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6720;"	d
CYFLD_BLE_BLERD_TEST_IBITS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6720;"	d
CYFLD_BLE_BLERD_TEST_I_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6727;"	d
CYFLD_BLE_BLERD_TEST_I_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6727;"	d
CYFLD_BLE_BLERD_TEST_I_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6728;"	d
CYFLD_BLE_BLERD_TEST_I_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6728;"	d
CYFLD_BLE_BLERD_TEST_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6723;"	d
CYFLD_BLE_BLERD_TEST_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6723;"	d
CYFLD_BLE_BLERD_TEST_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6724;"	d
CYFLD_BLE_BLERD_TEST_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6724;"	d
CYFLD_BLE_BLERD_TEST_QBITS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6721;"	d
CYFLD_BLE_BLERD_TEST_QBITS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6721;"	d
CYFLD_BLE_BLERD_TEST_QBITS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6722;"	d
CYFLD_BLE_BLERD_TEST_QBITS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6722;"	d
CYFLD_BLE_BLERD_TEST_Q_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6725;"	d
CYFLD_BLE_BLERD_TEST_Q_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6725;"	d
CYFLD_BLE_BLERD_TEST_Q_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6726;"	d
CYFLD_BLE_BLERD_TEST_Q_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6726;"	d
CYFLD_BLE_BLERD_TIA_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6570;"	d
CYFLD_BLE_BLERD_TIA_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6570;"	d
CYFLD_BLE_BLERD_TIA_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6571;"	d
CYFLD_BLE_BLERD_TIA_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6571;"	d
CYFLD_BLE_BLERD_TIA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6555;"	d
CYFLD_BLE_BLERD_TIA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6555;"	d
CYFLD_BLE_BLERD_TIA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6556;"	d
CYFLD_BLE_BLERD_TIA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6556;"	d
CYFLD_BLE_BLERD_TX_DATA_INVERSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6111;"	d
CYFLD_BLE_BLERD_TX_DATA_INVERSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6111;"	d
CYFLD_BLE_BLERD_TX_DATA_INVERSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6112;"	d
CYFLD_BLE_BLERD_TX_DATA_INVERSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6112;"	d
CYFLD_BLE_BLERD_TX_DF2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6654;"	d
CYFLD_BLE_BLERD_TX_DF2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6654;"	d
CYFLD_BLE_BLERD_TX_DF2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6655;"	d
CYFLD_BLE_BLERD_TX_DF2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6655;"	d
CYFLD_BLE_BLERD_TX_DRIVER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6531;"	d
CYFLD_BLE_BLERD_TX_DRIVER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6531;"	d
CYFLD_BLE_BLERD_TX_DRIVER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6532;"	d
CYFLD_BLE_BLERD_TX_DRIVER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6532;"	d
CYFLD_BLE_BLERD_TX_FREEZE_TIME__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6648;"	d
CYFLD_BLE_BLERD_TX_FREEZE_TIME__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6648;"	d
CYFLD_BLE_BLERD_TX_FREEZE_TIME__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6649;"	d
CYFLD_BLE_BLERD_TX_FREEZE_TIME__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6649;"	d
CYFLD_BLE_BLERD_TX_LPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6535;"	d
CYFLD_BLE_BLERD_TX_LPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6535;"	d
CYFLD_BLE_BLERD_TX_LPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6536;"	d
CYFLD_BLE_BLERD_TX_LPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6536;"	d
CYFLD_BLE_BLERD_TX_MODSTART_TIME__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6652;"	d
CYFLD_BLE_BLERD_TX_MODSTART_TIME__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6652;"	d
CYFLD_BLE_BLERD_TX_MODSTART_TIME__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6653;"	d
CYFLD_BLE_BLERD_TX_MODSTART_TIME__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6653;"	d
CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6123;"	d
CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6123;"	d
CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6124;"	d
CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6124;"	d
CYFLD_BLE_BLERD_TX_PREDRV_TIME__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6650;"	d
CYFLD_BLE_BLERD_TX_PREDRV_TIME__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6650;"	d
CYFLD_BLE_BLERD_TX_PREDRV_TIME__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6651;"	d
CYFLD_BLE_BLERD_TX_PREDRV_TIME__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6651;"	d
CYFLD_BLE_BLERD_TX_STATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6186;"	d
CYFLD_BLE_BLERD_TX_STATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6186;"	d
CYFLD_BLE_BLERD_TX_STATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6187;"	d
CYFLD_BLE_BLERD_TX_STATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6187;"	d
CYFLD_BLE_BLERD_TX_VTXREF_PROG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6537;"	d
CYFLD_BLE_BLERD_TX_VTXREF_PROG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6537;"	d
CYFLD_BLE_BLERD_TX_VTXREF_PROG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6538;"	d
CYFLD_BLE_BLERD_TX_VTXREF_PROG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6538;"	d
CYFLD_BLE_BLERD_V2I_RCAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6462;"	d
CYFLD_BLE_BLERD_V2I_RCAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6462;"	d
CYFLD_BLE_BLERD_V2I_RCAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6463;"	d
CYFLD_BLE_BLERD_V2I_RCAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6463;"	d
CYFLD_BLE_BLERD_V2I_REG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6449;"	d
CYFLD_BLE_BLERD_V2I_REG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6449;"	d
CYFLD_BLE_BLERD_V2I_REG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6450;"	d
CYFLD_BLE_BLERD_V2I_REG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6450;"	d
CYFLD_BLE_BLERD_V2I__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6464;"	d
CYFLD_BLE_BLERD_V2I__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6464;"	d
CYFLD_BLE_BLERD_V2I__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6465;"	d
CYFLD_BLE_BLERD_V2I__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6465;"	d
CYFLD_BLE_BLERD_VBG_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6466;"	d
CYFLD_BLE_BLERD_VBG_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6466;"	d
CYFLD_BLE_BLERD_VBG_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6467;"	d
CYFLD_BLE_BLERD_VBG_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6467;"	d
CYFLD_BLE_BLERD_VCO_OL_ENBL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6265;"	d
CYFLD_BLE_BLERD_VCO_OL_ENBL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6265;"	d
CYFLD_BLE_BLERD_VCO_OL_ENBL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6266;"	d
CYFLD_BLE_BLERD_VCO_OL_ENBL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6266;"	d
CYFLD_BLE_BLERD_VCO_WARMUP_TIME__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6644;"	d
CYFLD_BLE_BLERD_VCO_WARMUP_TIME__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6644;"	d
CYFLD_BLE_BLERD_VCO_WARMUP_TIME__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6645;"	d
CYFLD_BLE_BLERD_VCO_WARMUP_TIME__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6645;"	d
CYFLD_BLE_BLERD_VCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6497;"	d
CYFLD_BLE_BLERD_VCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6497;"	d
CYFLD_BLE_BLERD_VCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6498;"	d
CYFLD_BLE_BLERD_VCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6498;"	d
CYFLD_BLE_BLERD_VCTRL_PULLDN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6522;"	d
CYFLD_BLE_BLERD_VCTRL_PULLDN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6522;"	d
CYFLD_BLE_BLERD_VCTRL_PULLDN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6523;"	d
CYFLD_BLE_BLERD_VCTRL_PULLDN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6523;"	d
CYFLD_BLE_BLERD_VMOD_PULLDN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6524;"	d
CYFLD_BLE_BLERD_VMOD_PULLDN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6524;"	d
CYFLD_BLE_BLERD_VMOD_PULLDN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6525;"	d
CYFLD_BLE_BLERD_VMOD_PULLDN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6525;"	d
CYFLD_BLE_BLERD_WIDE_SPD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6149;"	d
CYFLD_BLE_BLERD_WIDE_SPD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6149;"	d
CYFLD_BLE_BLERD_WIDE_SPD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6150;"	d
CYFLD_BLE_BLERD_WIDE_SPD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6150;"	d
CYFLD_BLE_BLERD_X1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6494;"	d
CYFLD_BLE_BLERD_X1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6494;"	d
CYFLD_BLE_BLERD_X1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6495;"	d
CYFLD_BLE_BLERD_X1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6495;"	d
CYFLD_BLE_BLERD_X2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6492;"	d
CYFLD_BLE_BLERD_X2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6492;"	d
CYFLD_BLE_BLERD_X2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6493;"	d
CYFLD_BLE_BLERD_X2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6493;"	d
CYFLD_BLE_BLERD_XO_AMP_DETECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6174;"	d
CYFLD_BLE_BLERD_XO_AMP_DETECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6174;"	d
CYFLD_BLE_BLERD_XO_AMP_DETECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6175;"	d
CYFLD_BLE_BLERD_XO_AMP_DETECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6175;"	d
CYFLD_BLE_BLERD_XTAL_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6201;"	d
CYFLD_BLE_BLERD_XTAL_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6201;"	d
CYFLD_BLE_BLERD_XTAL_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6202;"	d
CYFLD_BLE_BLERD_XTAL_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6202;"	d
CYFLD_BLE_BLERD_rev_bb_xo__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6489;"	d
CYFLD_BLE_BLERD_rev_bb_xo__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6489;"	d
CYFLD_BLE_BLERD_rev_bb_xo__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6490;"	d
CYFLD_BLE_BLERD_rev_bb_xo__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6490;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7562;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7562;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7563;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7563;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7560;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7560;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7561;"	d
CYFLD_BLE_BLESS_BPKTCTL_FW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7561;"	d
CYFLD_BLE_BLESS_CLK_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7586;"	d
CYFLD_BLE_BLESS_CLK_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7586;"	d
CYFLD_BLE_BLESS_CLK_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7587;"	d
CYFLD_BLE_BLESS_CLK_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7587;"	d
CYFLD_BLE_BLESS_CY_CORREL_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7588;"	d
CYFLD_BLE_BLESS_CY_CORREL_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7588;"	d
CYFLD_BLE_BLESS_CY_CORREL_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7589;"	d
CYFLD_BLE_BLESS_CY_CORREL_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7589;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7556;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7556;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7557;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7557;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7558;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7558;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7559;"	d
CYFLD_BLE_BLESS_DDFT_MUX_CFG2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7559;"	d
CYFLD_BLE_BLESS_DISABLE_LF_CLK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7591;"	d
CYFLD_BLE_BLESS_DISABLE_LF_CLK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7591;"	d
CYFLD_BLE_BLESS_DISABLE_LF_CLK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7592;"	d
CYFLD_BLE_BLESS_DISABLE_LF_CLK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7592;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7579;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7579;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7580;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7580;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7570;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7570;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7571;"	d
CYFLD_BLE_BLESS_DSM_ENTERED_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7571;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7581;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7581;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7582;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7582;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7572;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7572;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7573;"	d
CYFLD_BLE_BLESS_DSM_EXITED_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7573;"	d
CYFLD_BLE_BLESS_DSM_EXIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7577;"	d
CYFLD_BLE_BLESS_DSM_EXIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7577;"	d
CYFLD_BLE_BLESS_DSM_EXIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7578;"	d
CYFLD_BLE_BLESS_DSM_EXIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7578;"	d
CYFLD_BLE_BLESS_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7548;"	d
CYFLD_BLE_BLESS_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7548;"	d
CYFLD_BLE_BLESS_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7549;"	d
CYFLD_BLE_BLESS_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7549;"	d
CYFLD_BLE_BLESS_ENBUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7546;"	d
CYFLD_BLE_BLESS_ENBUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7546;"	d
CYFLD_BLE_BLESS_ENBUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7547;"	d
CYFLD_BLE_BLESS_ENBUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7547;"	d
CYFLD_BLE_BLESS_EXT_INPUT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7544;"	d
CYFLD_BLE_BLESS_EXT_INPUT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7544;"	d
CYFLD_BLE_BLESS_EXT_INPUT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7545;"	d
CYFLD_BLE_BLESS_EXT_INPUT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7545;"	d
CYFLD_BLE_BLESS_LLCLK_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7567;"	d
CYFLD_BLE_BLESS_LLCLK_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7567;"	d
CYFLD_BLE_BLESS_LLCLK_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7568;"	d
CYFLD_BLE_BLESS_LLCLK_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7568;"	d
CYFLD_BLE_BLESS_LPM_AUTO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7542;"	d
CYFLD_BLE_BLESS_LPM_AUTO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7542;"	d
CYFLD_BLE_BLESS_LPM_AUTO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7543;"	d
CYFLD_BLE_BLESS_LPM_AUTO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7543;"	d
CYFLD_BLE_BLESS_LPM_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7540;"	d
CYFLD_BLE_BLESS_LPM_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7540;"	d
CYFLD_BLE_BLESS_LPM_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7541;"	d
CYFLD_BLE_BLESS_LPM_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7541;"	d
CYFLD_BLE_BLESS_LPM_GM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7596;"	d
CYFLD_BLE_BLESS_LPM_GM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7596;"	d
CYFLD_BLE_BLESS_LPM_GM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7597;"	d
CYFLD_BLE_BLESS_LPM_GM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7597;"	d
CYFLD_BLE_BLESS_OUT_BLNK_A__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7551;"	d
CYFLD_BLE_BLESS_OUT_BLNK_A__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7551;"	d
CYFLD_BLE_BLESS_OUT_BLNK_A__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7552;"	d
CYFLD_BLE_BLESS_OUT_BLNK_A__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7552;"	d
CYFLD_BLE_BLESS_RF_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7554;"	d
CYFLD_BLE_BLESS_RF_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7554;"	d
CYFLD_BLE_BLESS_RF_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7555;"	d
CYFLD_BLE_BLESS_RF_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7555;"	d
CYFLD_BLE_BLESS_SYSCLK_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7565;"	d
CYFLD_BLE_BLESS_SYSCLK_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7565;"	d
CYFLD_BLE_BLESS_SYSCLK_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7566;"	d
CYFLD_BLE_BLESS_SYSCLK_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7566;"	d
CYFLD_BLE_BLESS_XGM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7594;"	d
CYFLD_BLE_BLESS_XGM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7594;"	d
CYFLD_BLE_BLESS_XGM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7595;"	d
CYFLD_BLE_BLESS_XGM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7595;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7583;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7583;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7584;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7584;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7574;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7574;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7575;"	d
CYFLD_BLE_BLESS_XTAL_ON_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7575;"	d
CYFLD_CM0_CLKSOURCE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8316;"	d
CYFLD_CM0_CLKSOURCE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8316;"	d
CYFLD_CM0_CLKSOURCE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8317;"	d
CYFLD_CM0_CLKSOURCE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8317;"	d
CYFLD_CM0_CLRENA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8337;"	d
CYFLD_CM0_CLRENA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8337;"	d
CYFLD_CM0_CLRENA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8338;"	d
CYFLD_CM0_CLRENA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8338;"	d
CYFLD_CM0_CLRPEND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8343;"	d
CYFLD_CM0_CLRPEND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8343;"	d
CYFLD_CM0_CLRPEND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8344;"	d
CYFLD_CM0_CLRPEND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8344;"	d
CYFLD_CM0_CONSTANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8366;"	d
CYFLD_CM0_CONSTANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8366;"	d
CYFLD_CM0_CONSTANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8367;"	d
CYFLD_CM0_CONSTANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8367;"	d
CYFLD_CM0_COUNTFLAG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8318;"	d
CYFLD_CM0_COUNTFLAG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8318;"	d
CYFLD_CM0_COUNTFLAG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8319;"	d
CYFLD_CM0_COUNTFLAG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8319;"	d
CYFLD_CM0_CURRENT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8324;"	d
CYFLD_CM0_CURRENT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8324;"	d
CYFLD_CM0_CURRENT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8325;"	d
CYFLD_CM0_CURRENT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8325;"	d
CYFLD_CM0_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8312;"	d
CYFLD_CM0_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8312;"	d
CYFLD_CM0_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8313;"	d
CYFLD_CM0_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8313;"	d
CYFLD_CM0_ENDIANNESS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8396;"	d
CYFLD_CM0_ENDIANNESS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8396;"	d
CYFLD_CM0_ENDIANNESS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8397;"	d
CYFLD_CM0_ENDIANNESS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8397;"	d
CYFLD_CM0_IMPLEMENTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8370;"	d
CYFLD_CM0_IMPLEMENTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8370;"	d
CYFLD_CM0_IMPLEMENTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8371;"	d
CYFLD_CM0_IMPLEMENTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8371;"	d
CYFLD_CM0_ISRPENDING__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8377;"	d
CYFLD_CM0_ISRPENDING__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8377;"	d
CYFLD_CM0_ISRPENDING__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8378;"	d
CYFLD_CM0_ISRPENDING__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8378;"	d
CYFLD_CM0_ISRPREEMPT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8379;"	d
CYFLD_CM0_ISRPREEMPT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8379;"	d
CYFLD_CM0_ISRPREEMPT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8380;"	d
CYFLD_CM0_ISRPREEMPT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8380;"	d
CYFLD_CM0_NMIPENDSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8389;"	d
CYFLD_CM0_NMIPENDSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8389;"	d
CYFLD_CM0_NMIPENDSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8390;"	d
CYFLD_CM0_NMIPENDSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8390;"	d
CYFLD_CM0_NOREF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8331;"	d
CYFLD_CM0_NOREF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8331;"	d
CYFLD_CM0_NOREF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8332;"	d
CYFLD_CM0_NOREF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8332;"	d
CYFLD_CM0_PARTNO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8364;"	d
CYFLD_CM0_PARTNO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8364;"	d
CYFLD_CM0_PARTNO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8365;"	d
CYFLD_CM0_PARTNO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8365;"	d
CYFLD_CM0_PENDSTCLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8381;"	d
CYFLD_CM0_PENDSTCLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8381;"	d
CYFLD_CM0_PENDSTCLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8382;"	d
CYFLD_CM0_PENDSTCLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8382;"	d
CYFLD_CM0_PENDSTSETb__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8383;"	d
CYFLD_CM0_PENDSTSETb__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8383;"	d
CYFLD_CM0_PENDSTSETb__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8384;"	d
CYFLD_CM0_PENDSTSETb__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8384;"	d
CYFLD_CM0_PENDSVCLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8385;"	d
CYFLD_CM0_PENDSVCLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8385;"	d
CYFLD_CM0_PENDSVCLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8386;"	d
CYFLD_CM0_PENDSVCLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8386;"	d
CYFLD_CM0_PENDSVSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8387;"	d
CYFLD_CM0_PENDSVSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8387;"	d
CYFLD_CM0_PENDSVSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8388;"	d
CYFLD_CM0_PENDSVSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8388;"	d
CYFLD_CM0_PRI_11__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8413;"	d
CYFLD_CM0_PRI_11__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8413;"	d
CYFLD_CM0_PRI_11__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8414;"	d
CYFLD_CM0_PRI_11__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8414;"	d
CYFLD_CM0_PRI_14__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8416;"	d
CYFLD_CM0_PRI_14__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8416;"	d
CYFLD_CM0_PRI_14__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8417;"	d
CYFLD_CM0_PRI_14__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8417;"	d
CYFLD_CM0_PRI_15__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8418;"	d
CYFLD_CM0_PRI_15__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8418;"	d
CYFLD_CM0_PRI_15__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8419;"	d
CYFLD_CM0_PRI_15__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8419;"	d
CYFLD_CM0_PRI_N0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8346;"	d
CYFLD_CM0_PRI_N0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8346;"	d
CYFLD_CM0_PRI_N0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8347;"	d
CYFLD_CM0_PRI_N0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8347;"	d
CYFLD_CM0_PRI_N1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8348;"	d
CYFLD_CM0_PRI_N1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8348;"	d
CYFLD_CM0_PRI_N1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8349;"	d
CYFLD_CM0_PRI_N1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8349;"	d
CYFLD_CM0_PRI_N2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8350;"	d
CYFLD_CM0_PRI_N2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8350;"	d
CYFLD_CM0_PRI_N2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8351;"	d
CYFLD_CM0_PRI_N2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8351;"	d
CYFLD_CM0_PRI_N3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8352;"	d
CYFLD_CM0_PRI_N3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8352;"	d
CYFLD_CM0_PRI_N3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8353;"	d
CYFLD_CM0_PRI_N3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8353;"	d
CYFLD_CM0_RELOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8321;"	d
CYFLD_CM0_RELOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8321;"	d
CYFLD_CM0_RELOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8322;"	d
CYFLD_CM0_RELOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8322;"	d
CYFLD_CM0_REVISION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8362;"	d
CYFLD_CM0_REVISION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8362;"	d
CYFLD_CM0_REVISION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8363;"	d
CYFLD_CM0_REVISION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8363;"	d
CYFLD_CM0_SETENA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8334;"	d
CYFLD_CM0_SETENA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8334;"	d
CYFLD_CM0_SETENA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8335;"	d
CYFLD_CM0_SETENA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8335;"	d
CYFLD_CM0_SETPEND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8340;"	d
CYFLD_CM0_SETPEND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8340;"	d
CYFLD_CM0_SETPEND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8341;"	d
CYFLD_CM0_SETPEND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8341;"	d
CYFLD_CM0_SEVONPEND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8405;"	d
CYFLD_CM0_SEVONPEND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8405;"	d
CYFLD_CM0_SEVONPEND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8406;"	d
CYFLD_CM0_SEVONPEND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8406;"	d
CYFLD_CM0_SKEW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8329;"	d
CYFLD_CM0_SKEW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8329;"	d
CYFLD_CM0_SKEW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8330;"	d
CYFLD_CM0_SKEW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8330;"	d
CYFLD_CM0_SLEEPDEEP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8403;"	d
CYFLD_CM0_SLEEPDEEP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8403;"	d
CYFLD_CM0_SLEEPDEEP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8404;"	d
CYFLD_CM0_SLEEPDEEP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8404;"	d
CYFLD_CM0_SLEEPONEXIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8401;"	d
CYFLD_CM0_SLEEPONEXIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8401;"	d
CYFLD_CM0_SLEEPONEXIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8402;"	d
CYFLD_CM0_SLEEPONEXIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8402;"	d
CYFLD_CM0_STKALIGN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8410;"	d
CYFLD_CM0_STKALIGN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8410;"	d
CYFLD_CM0_STKALIGN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8411;"	d
CYFLD_CM0_STKALIGN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8411;"	d
CYFLD_CM0_SVCALLPENDED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8421;"	d
CYFLD_CM0_SVCALLPENDED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8421;"	d
CYFLD_CM0_SVCALLPENDED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8422;"	d
CYFLD_CM0_SVCALLPENDED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8422;"	d
CYFLD_CM0_SYSRESETREQ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8394;"	d
CYFLD_CM0_SYSRESETREQ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8394;"	d
CYFLD_CM0_SYSRESETREQ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8395;"	d
CYFLD_CM0_SYSRESETREQ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8395;"	d
CYFLD_CM0_TENMS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8327;"	d
CYFLD_CM0_TENMS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8327;"	d
CYFLD_CM0_TENMS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8328;"	d
CYFLD_CM0_TENMS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8328;"	d
CYFLD_CM0_TICKINT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8314;"	d
CYFLD_CM0_TICKINT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8314;"	d
CYFLD_CM0_TICKINT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8315;"	d
CYFLD_CM0_TICKINT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8315;"	d
CYFLD_CM0_UNALIGN_TRP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8408;"	d
CYFLD_CM0_UNALIGN_TRP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8408;"	d
CYFLD_CM0_UNALIGN_TRP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8409;"	d
CYFLD_CM0_UNALIGN_TRP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8409;"	d
CYFLD_CM0_VALUE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8292;"	d
CYFLD_CM0_VALUE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8292;"	d
CYFLD_CM0_VALUE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8293;"	d
CYFLD_CM0_VALUE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8293;"	d
CYFLD_CM0_VARIANT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8368;"	d
CYFLD_CM0_VARIANT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8368;"	d
CYFLD_CM0_VARIANT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8369;"	d
CYFLD_CM0_VARIANT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8369;"	d
CYFLD_CM0_VECTACTIVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8373;"	d
CYFLD_CM0_VECTACTIVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8373;"	d
CYFLD_CM0_VECTACTIVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8374;"	d
CYFLD_CM0_VECTACTIVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8374;"	d
CYFLD_CM0_VECTCLRACTIVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8392;"	d
CYFLD_CM0_VECTCLRACTIVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8392;"	d
CYFLD_CM0_VECTCLRACTIVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8393;"	d
CYFLD_CM0_VECTCLRACTIVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8393;"	d
CYFLD_CM0_VECTKEY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8398;"	d
CYFLD_CM0_VECTKEY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8398;"	d
CYFLD_CM0_VECTKEY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8399;"	d
CYFLD_CM0_VECTKEY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8399;"	d
CYFLD_CM0_VECTPENDING__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8375;"	d
CYFLD_CM0_VECTPENDING__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8375;"	d
CYFLD_CM0_VECTPENDING__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8376;"	d
CYFLD_CM0_VECTPENDING__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8376;"	d
CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5141;"	d
CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5141;"	d
CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5142;"	d
CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5142;"	d
CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5120;"	d
CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5120;"	d
CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5121;"	d
CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5121;"	d
CYFLD_CPUSS_DSI_INT_PULSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5158;"	d
CYFLD_CPUSS_DSI_INT_PULSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5158;"	d
CYFLD_CPUSS_DSI_INT_PULSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5159;"	d
CYFLD_CPUSS_DSI_INT_PULSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5159;"	d
CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5161;"	d
CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5161;"	d
CYFLD_CPUSS_DSI_NMI_PULSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5162;"	d
CYFLD_CPUSS_DSI_NMI_PULSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5162;"	d
CYFLD_CPUSS_DSI__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5155;"	d
CYFLD_CPUSS_DSI__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5155;"	d
CYFLD_CPUSS_DSI__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5156;"	d
CYFLD_CPUSS_DSI__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5156;"	d
CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5168;"	d
CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5168;"	d
CYFLD_CPUSS_FLASH_INVALIDATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5169;"	d
CYFLD_CPUSS_FLASH_INVALIDATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5169;"	d
CYFLD_CPUSS_FLASH_LOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5136;"	d
CYFLD_CPUSS_FLASH_LOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5136;"	d
CYFLD_CPUSS_FLASH_LOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5137;"	d
CYFLD_CPUSS_FLASH_LOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5137;"	d
CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5147;"	d
CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5147;"	d
CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5148;"	d
CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5148;"	d
CYFLD_CPUSS_FLASH_WOUND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5152;"	d
CYFLD_CPUSS_FLASH_WOUND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5152;"	d
CYFLD_CPUSS_FLASH_WOUND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5153;"	d
CYFLD_CPUSS_FLASH_WOUND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5153;"	d
CYFLD_CPUSS_FLASH_WS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5164;"	d
CYFLD_CPUSS_FLASH_WS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5164;"	d
CYFLD_CPUSS_FLASH_WS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5165;"	d
CYFLD_CPUSS_FLASH_WS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5165;"	d
CYFLD_CPUSS_HMASTER_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5126;"	d
CYFLD_CPUSS_HMASTER_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5126;"	d
CYFLD_CPUSS_HMASTER_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5127;"	d
CYFLD_CPUSS_HMASTER_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5127;"	d
CYFLD_CPUSS_PREF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5166;"	d
CYFLD_CPUSS_PREF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5166;"	d
CYFLD_CPUSS_PREF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5167;"	d
CYFLD_CPUSS_PREF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5167;"	d
CYFLD_CPUSS_PRIVILEGED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5122;"	d
CYFLD_CPUSS_PRIVILEGED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5122;"	d
CYFLD_CPUSS_PRIVILEGED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5123;"	d
CYFLD_CPUSS_PRIVILEGED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5123;"	d
CYFLD_CPUSS_PROTECTION_LOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5138;"	d
CYFLD_CPUSS_PROTECTION_LOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5138;"	d
CYFLD_CPUSS_PROTECTION_LOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5139;"	d
CYFLD_CPUSS_PROTECTION_LOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5139;"	d
CYFLD_CPUSS_PROTECTION_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5134;"	d
CYFLD_CPUSS_PROTECTION_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5134;"	d
CYFLD_CPUSS_PROTECTION_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5135;"	d
CYFLD_CPUSS_PROTECTION_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5135;"	d
CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5144;"	d
CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5144;"	d
CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5145;"	d
CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5145;"	d
CYFLD_CPUSS_RAM_WOUND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5150;"	d
CYFLD_CPUSS_RAM_WOUND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5150;"	d
CYFLD_CPUSS_RAM_WOUND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5151;"	d
CYFLD_CPUSS_RAM_WOUND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5151;"	d
CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5124;"	d
CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5124;"	d
CYFLD_CPUSS_ROM_ACCESS_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5125;"	d
CYFLD_CPUSS_ROM_ACCESS_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5125;"	d
CYFLD_CPUSS_ROM_WS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5171;"	d
CYFLD_CPUSS_ROM_WS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5171;"	d
CYFLD_CPUSS_ROM_WS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5172;"	d
CYFLD_CPUSS_ROM_WS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5172;"	d
CYFLD_CPUSS_SYSCALL_ARG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5131;"	d
CYFLD_CPUSS_SYSCALL_ARG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5131;"	d
CYFLD_CPUSS_SYSCALL_ARG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5132;"	d
CYFLD_CPUSS_SYSCALL_ARG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5132;"	d
CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5118;"	d
CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5118;"	d
CYFLD_CPUSS_SYSCALL_COMMAND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5119;"	d
CYFLD_CPUSS_SYSCALL_COMMAND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5119;"	d
CYFLD_CPUSS_SYSCALL_REQ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5128;"	d
CYFLD_CPUSS_SYSCALL_REQ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5128;"	d
CYFLD_CPUSS_SYSCALL_REQ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5129;"	d
CYFLD_CPUSS_SYSCALL_REQ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5129;"	d
CYFLD_CPUSS_VECT_IN_RAM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5115;"	d
CYFLD_CPUSS_VECT_IN_RAM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5115;"	d
CYFLD_CPUSS_VECT_IN_RAM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5116;"	d
CYFLD_CPUSS_VECT_IN_RAM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5116;"	d
CYFLD_CSD_ADFTEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5892;"	d
CYFLD_CSD_ADFTEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5892;"	d
CYFLD_CSD_ADFTEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5893;"	d
CYFLD_CSD_ADFTEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5893;"	d
CYFLD_CSD_BYPASS_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5812;"	d
CYFLD_CSD_BYPASS_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5812;"	d
CYFLD_CSD_BYPASS_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5813;"	d
CYFLD_CSD_BYPASS_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5813;"	d
CYFLD_CSD_COMP_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5849;"	d
CYFLD_CSD_COMP_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5849;"	d
CYFLD_CSD_COMP_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5850;"	d
CYFLD_CSD_COMP_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5850;"	d
CYFLD_CSD_COMP_OUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5943;"	d
CYFLD_CSD_COMP_OUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5943;"	d
CYFLD_CSD_COMP_OUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5944;"	d
CYFLD_CSD_COMP_OUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5944;"	d
CYFLD_CSD_COMP_PIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5853;"	d
CYFLD_CSD_COMP_PIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5853;"	d
CYFLD_CSD_COMP_PIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5854;"	d
CYFLD_CSD_COMP_PIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5854;"	d
CYFLD_CSD_COUNTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5934;"	d
CYFLD_CSD_COUNTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5934;"	d
CYFLD_CSD_COUNTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5935;"	d
CYFLD_CSD_COUNTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5935;"	d
CYFLD_CSD_CSD_CHARGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5939;"	d
CYFLD_CSD_CSD_CHARGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5939;"	d
CYFLD_CSD_CSD_CHARGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5940;"	d
CYFLD_CSD_CSD_CHARGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5940;"	d
CYFLD_CSD_CSD_SENSE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5941;"	d
CYFLD_CSD_CSD_SENSE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5941;"	d
CYFLD_CSD_CSD_SENSE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5942;"	d
CYFLD_CSD_CSD_SENSE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5942;"	d
CYFLD_CSD_CSD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5950;"	d
CYFLD_CSD_CSD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5950;"	d
CYFLD_CSD_CSD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5951;"	d
CYFLD_CSD_CSD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5951;"	d
CYFLD_CSD_DDFTCOMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5894;"	d
CYFLD_CSD_DDFTCOMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5894;"	d
CYFLD_CSD_DDFTCOMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5895;"	d
CYFLD_CSD_DDFTCOMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5895;"	d
CYFLD_CSD_DDFTSEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5885;"	d
CYFLD_CSD_DDFTSEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5885;"	d
CYFLD_CSD_DDFTSEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5886;"	d
CYFLD_CSD_DDFTSEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5886;"	d
CYFLD_CSD_DSI_SAMPLE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5808;"	d
CYFLD_CSD_DSI_SAMPLE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5808;"	d
CYFLD_CSD_DSI_SAMPLE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5809;"	d
CYFLD_CSD_DSI_SAMPLE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5809;"	d
CYFLD_CSD_DSI_SENSE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5834;"	d
CYFLD_CSD_DSI_SENSE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5834;"	d
CYFLD_CSD_DSI_SENSE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5835;"	d
CYFLD_CSD_DSI_SENSE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5835;"	d
CYFLD_CSD_DUAL_CAP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5820;"	d
CYFLD_CSD_DUAL_CAP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5820;"	d
CYFLD_CSD_DUAL_CAP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5821;"	d
CYFLD_CSD_DUAL_CAP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5821;"	d
CYFLD_CSD_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5898;"	d
CYFLD_CSD_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5898;"	d
CYFLD_CSD_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5899;"	d
CYFLD_CSD_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5899;"	d
CYFLD_CSD_FEEDBACK_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5929;"	d
CYFLD_CSD_FEEDBACK_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5929;"	d
CYFLD_CSD_FEEDBACK_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5930;"	d
CYFLD_CSD_FEEDBACK_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5930;"	d
CYFLD_CSD_FILTER_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5816;"	d
CYFLD_CSD_FILTER_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5816;"	d
CYFLD_CSD_FILTER_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5817;"	d
CYFLD_CSD_FILTER_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5817;"	d
CYFLD_CSD_IDAC1_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5903;"	d
CYFLD_CSD_IDAC1_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5903;"	d
CYFLD_CSD_IDAC1_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5904;"	d
CYFLD_CSD_IDAC1_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5904;"	d
CYFLD_CSD_IDAC1_RANGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5909;"	d
CYFLD_CSD_IDAC1_RANGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5909;"	d
CYFLD_CSD_IDAC1_RANGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5910;"	d
CYFLD_CSD_IDAC1_RANGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5910;"	d
CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5967;"	d
CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5967;"	d
CYFLD_CSD_IDAC1_SNK_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5968;"	d
CYFLD_CSD_IDAC1_SNK_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5968;"	d
CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5962;"	d
CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5962;"	d
CYFLD_CSD_IDAC1_SRC_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5963;"	d
CYFLD_CSD_IDAC1_SRC_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5963;"	d
CYFLD_CSD_IDAC1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5901;"	d
CYFLD_CSD_IDAC1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5901;"	d
CYFLD_CSD_IDAC1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5902;"	d
CYFLD_CSD_IDAC1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5902;"	d
CYFLD_CSD_IDAC2_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5917;"	d
CYFLD_CSD_IDAC2_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5917;"	d
CYFLD_CSD_IDAC2_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5918;"	d
CYFLD_CSD_IDAC2_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5918;"	d
CYFLD_CSD_IDAC2_RANGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5923;"	d
CYFLD_CSD_IDAC2_RANGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5923;"	d
CYFLD_CSD_IDAC2_RANGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5924;"	d
CYFLD_CSD_IDAC2_RANGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5924;"	d
CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5969;"	d
CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5969;"	d
CYFLD_CSD_IDAC2_SNK_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5970;"	d
CYFLD_CSD_IDAC2_SNK_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5970;"	d
CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5964;"	d
CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5964;"	d
CYFLD_CSD_IDAC2_SRC_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5965;"	d
CYFLD_CSD_IDAC2_SRC_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5965;"	d
CYFLD_CSD_IDAC2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5915;"	d
CYFLD_CSD_IDAC2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5915;"	d
CYFLD_CSD_IDAC2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5916;"	d
CYFLD_CSD_IDAC2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5916;"	d
CYFLD_CSD_ID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5803;"	d
CYFLD_CSD_ID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5803;"	d
CYFLD_CSD_ID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5804;"	d
CYFLD_CSD_ID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5804;"	d
CYFLD_CSD_MUTUAL_CAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5865;"	d
CYFLD_CSD_MUTUAL_CAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5865;"	d
CYFLD_CSD_MUTUAL_CAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5866;"	d
CYFLD_CSD_MUTUAL_CAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5866;"	d
CYFLD_CSD_PERIOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5936;"	d
CYFLD_CSD_PERIOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5936;"	d
CYFLD_CSD_PERIOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5937;"	d
CYFLD_CSD_PERIOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5937;"	d
CYFLD_CSD_POLARITY1_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5913;"	d
CYFLD_CSD_POLARITY1_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5913;"	d
CYFLD_CSD_POLARITY1_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5914;"	d
CYFLD_CSD_POLARITY1_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5914;"	d
CYFLD_CSD_POLARITY2_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5927;"	d
CYFLD_CSD_POLARITY2_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5927;"	d
CYFLD_CSD_POLARITY2_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5928;"	d
CYFLD_CSD_POLARITY2_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5928;"	d
CYFLD_CSD_POLARITY2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5861;"	d
CYFLD_CSD_POLARITY2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5861;"	d
CYFLD_CSD_POLARITY2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5862;"	d
CYFLD_CSD_POLARITY2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5862;"	d
CYFLD_CSD_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5857;"	d
CYFLD_CSD_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5857;"	d
CYFLD_CSD_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5858;"	d
CYFLD_CSD_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5858;"	d
CYFLD_CSD_PRS_12_8__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5830;"	d
CYFLD_CSD_PRS_12_8__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5830;"	d
CYFLD_CSD_PRS_12_8__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5831;"	d
CYFLD_CSD_PRS_12_8__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5831;"	d
CYFLD_CSD_PRS_CLEAR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5824;"	d
CYFLD_CSD_PRS_CLEAR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5824;"	d
CYFLD_CSD_PRS_CLEAR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5825;"	d
CYFLD_CSD_PRS_CLEAR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5825;"	d
CYFLD_CSD_PRS_SELECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5826;"	d
CYFLD_CSD_PRS_SELECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5826;"	d
CYFLD_CSD_PRS_SELECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5827;"	d
CYFLD_CSD_PRS_SELECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5827;"	d
CYFLD_CSD_PWM_COUNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5954;"	d
CYFLD_CSD_PWM_COUNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5954;"	d
CYFLD_CSD_PWM_COUNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5955;"	d
CYFLD_CSD_PWM_COUNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5955;"	d
CYFLD_CSD_PWM_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5956;"	d
CYFLD_CSD_PWM_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5956;"	d
CYFLD_CSD_PWM_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5957;"	d
CYFLD_CSD_PWM_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5957;"	d
CYFLD_CSD_REBUF_OUTSEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5871;"	d
CYFLD_CSD_REBUF_OUTSEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5871;"	d
CYFLD_CSD_REBUF_OUTSEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5872;"	d
CYFLD_CSD_REBUF_OUTSEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5872;"	d
CYFLD_CSD_REFBUF_DRV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5879;"	d
CYFLD_CSD_REFBUF_DRV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5879;"	d
CYFLD_CSD_REFBUF_DRV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5880;"	d
CYFLD_CSD_REFBUF_DRV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5880;"	d
CYFLD_CSD_REFBUF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5847;"	d
CYFLD_CSD_REFBUF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5847;"	d
CYFLD_CSD_REFBUF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5848;"	d
CYFLD_CSD_REFBUF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5848;"	d
CYFLD_CSD_REVISION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5805;"	d
CYFLD_CSD_REVISION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5805;"	d
CYFLD_CSD_REVISION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5806;"	d
CYFLD_CSD_REVISION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5806;"	d
CYFLD_CSD_SAMPLE_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5810;"	d
CYFLD_CSD_SAMPLE_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5810;"	d
CYFLD_CSD_SAMPLE_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5811;"	d
CYFLD_CSD_SAMPLE_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5811;"	d
CYFLD_CSD_SAMPLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5947;"	d
CYFLD_CSD_SAMPLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5947;"	d
CYFLD_CSD_SAMPLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5948;"	d
CYFLD_CSD_SAMPLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5948;"	d
CYFLD_CSD_SENSE_COMP_BW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5841;"	d
CYFLD_CSD_SENSE_COMP_BW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5841;"	d
CYFLD_CSD_SENSE_COMP_BW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5842;"	d
CYFLD_CSD_SENSE_COMP_BW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5842;"	d
CYFLD_CSD_SENSE_COMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5869;"	d
CYFLD_CSD_SENSE_COMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5869;"	d
CYFLD_CSD_SENSE_COMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5870;"	d
CYFLD_CSD_SENSE_COMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5870;"	d
CYFLD_CSD_SENSE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5845;"	d
CYFLD_CSD_SENSE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5845;"	d
CYFLD_CSD_SENSE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5846;"	d
CYFLD_CSD_SENSE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5846;"	d
CYFLD_CSD_SENSE_INSEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5875;"	d
CYFLD_CSD_SENSE_INSEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5875;"	d
CYFLD_CSD_SENSE_INSEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5876;"	d
CYFLD_CSD_SENSE_INSEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5876;"	d
CYFLD_CSD_SHIELD_DELAY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5836;"	d
CYFLD_CSD_SHIELD_DELAY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5836;"	d
CYFLD_CSD_SHIELD_DELAY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5837;"	d
CYFLD_CSD_SHIELD_DELAY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5837;"	d
CYFLD_CTBM_COMP0_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7672;"	d
CYFLD_CTBM_COMP0_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7672;"	d
CYFLD_CTBM_COMP0_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7673;"	d
CYFLD_CTBM_COMP0_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7673;"	d
CYFLD_CTBM_COMP0_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7667;"	d
CYFLD_CTBM_COMP0_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7667;"	d
CYFLD_CTBM_COMP0_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7668;"	d
CYFLD_CTBM_COMP0_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7668;"	d
CYFLD_CTBM_COMP0_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7662;"	d
CYFLD_CTBM_COMP0_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7662;"	d
CYFLD_CTBM_COMP0_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7663;"	d
CYFLD_CTBM_COMP0_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7663;"	d
CYFLD_CTBM_COMP0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7657;"	d
CYFLD_CTBM_COMP0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7657;"	d
CYFLD_CTBM_COMP0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7658;"	d
CYFLD_CTBM_COMP0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7658;"	d
CYFLD_CTBM_COMP1_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7674;"	d
CYFLD_CTBM_COMP1_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7674;"	d
CYFLD_CTBM_COMP1_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7675;"	d
CYFLD_CTBM_COMP1_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7675;"	d
CYFLD_CTBM_COMP1_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7669;"	d
CYFLD_CTBM_COMP1_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7669;"	d
CYFLD_CTBM_COMP1_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7670;"	d
CYFLD_CTBM_COMP1_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7670;"	d
CYFLD_CTBM_COMP1_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7664;"	d
CYFLD_CTBM_COMP1_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7664;"	d
CYFLD_CTBM_COMP1_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7665;"	d
CYFLD_CTBM_COMP1_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7665;"	d
CYFLD_CTBM_COMP1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7659;"	d
CYFLD_CTBM_COMP1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7659;"	d
CYFLD_CTBM_COMP1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7660;"	d
CYFLD_CTBM_COMP1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7660;"	d
CYFLD_CTBM_DEEPSLEEP_ON__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7601;"	d
CYFLD_CTBM_DEEPSLEEP_ON__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7601;"	d
CYFLD_CTBM_DEEPSLEEP_ON__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7602;"	d
CYFLD_CTBM_DEEPSLEEP_ON__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7602;"	d
CYFLD_CTBM_DFT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7679;"	d
CYFLD_CTBM_DFT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7679;"	d
CYFLD_CTBM_DFT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7680;"	d
CYFLD_CTBM_DFT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7680;"	d
CYFLD_CTBM_DFT_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7677;"	d
CYFLD_CTBM_DFT_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7677;"	d
CYFLD_CTBM_DFT_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7678;"	d
CYFLD_CTBM_DFT_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7678;"	d
CYFLD_CTBM_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7603;"	d
CYFLD_CTBM_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7603;"	d
CYFLD_CTBM_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7604;"	d
CYFLD_CTBM_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7604;"	d
CYFLD_CTBM_OA0M_A11__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7688;"	d
CYFLD_CTBM_OA0M_A11__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7688;"	d
CYFLD_CTBM_OA0M_A11__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7689;"	d
CYFLD_CTBM_OA0M_A11__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7689;"	d
CYFLD_CTBM_OA0M_A81__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7690;"	d
CYFLD_CTBM_OA0M_A81__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7690;"	d
CYFLD_CTBM_OA0M_A81__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7691;"	d
CYFLD_CTBM_OA0M_A81__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7691;"	d
CYFLD_CTBM_OA0O_D51_STAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7721;"	d
CYFLD_CTBM_OA0O_D51_STAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7721;"	d
CYFLD_CTBM_OA0O_D51_STAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7722;"	d
CYFLD_CTBM_OA0O_D51_STAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7722;"	d
CYFLD_CTBM_OA0O_D51__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7692;"	d
CYFLD_CTBM_OA0O_D51__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7692;"	d
CYFLD_CTBM_OA0O_D51__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7693;"	d
CYFLD_CTBM_OA0O_D51__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7693;"	d
CYFLD_CTBM_OA0O_D81__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7694;"	d
CYFLD_CTBM_OA0O_D81__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7694;"	d
CYFLD_CTBM_OA0O_D81__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7695;"	d
CYFLD_CTBM_OA0O_D81__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7695;"	d
CYFLD_CTBM_OA0P_A00__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7682;"	d
CYFLD_CTBM_OA0P_A00__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7682;"	d
CYFLD_CTBM_OA0P_A00__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7683;"	d
CYFLD_CTBM_OA0P_A00__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7683;"	d
CYFLD_CTBM_OA0P_A20__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7684;"	d
CYFLD_CTBM_OA0P_A20__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7684;"	d
CYFLD_CTBM_OA0P_A20__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7685;"	d
CYFLD_CTBM_OA0P_A20__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7685;"	d
CYFLD_CTBM_OA0P_A30__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7686;"	d
CYFLD_CTBM_OA0P_A30__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7686;"	d
CYFLD_CTBM_OA0P_A30__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7687;"	d
CYFLD_CTBM_OA0P_A30__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7687;"	d
CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7618;"	d
CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7618;"	d
CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7619;"	d
CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7619;"	d
CYFLD_CTBM_OA0_COMPINT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7622;"	d
CYFLD_CTBM_OA0_COMPINT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7622;"	d
CYFLD_CTBM_OA0_COMPINT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7623;"	d
CYFLD_CTBM_OA0_COMPINT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7623;"	d
CYFLD_CTBM_OA0_COMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7614;"	d
CYFLD_CTBM_OA0_COMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7614;"	d
CYFLD_CTBM_OA0_COMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7615;"	d
CYFLD_CTBM_OA0_COMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7615;"	d
CYFLD_CTBM_OA0_COMP_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7734;"	d
CYFLD_CTBM_OA0_COMP_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7734;"	d
CYFLD_CTBM_OA0_COMP_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7735;"	d
CYFLD_CTBM_OA0_COMP_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7735;"	d
CYFLD_CTBM_OA0_COMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7652;"	d
CYFLD_CTBM_OA0_COMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7652;"	d
CYFLD_CTBM_OA0_COMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7653;"	d
CYFLD_CTBM_OA0_COMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7653;"	d
CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7612;"	d
CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7612;"	d
CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7613;"	d
CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7613;"	d
CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7620;"	d
CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7620;"	d
CYFLD_CTBM_OA0_DSI_LEVEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7621;"	d
CYFLD_CTBM_OA0_DSI_LEVEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7621;"	d
CYFLD_CTBM_OA0_HYST_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7616;"	d
CYFLD_CTBM_OA0_HYST_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7616;"	d
CYFLD_CTBM_OA0_HYST_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7617;"	d
CYFLD_CTBM_OA0_HYST_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7617;"	d
CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7728;"	d
CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7728;"	d
CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7729;"	d
CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7729;"	d
CYFLD_CTBM_OA0_PUMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7628;"	d
CYFLD_CTBM_OA0_PUMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7628;"	d
CYFLD_CTBM_OA0_PUMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7629;"	d
CYFLD_CTBM_OA0_PUMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7629;"	d
CYFLD_CTBM_OA0_PWR_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7606;"	d
CYFLD_CTBM_OA0_PWR_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7606;"	d
CYFLD_CTBM_OA0_PWR_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7607;"	d
CYFLD_CTBM_OA0_PWR_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7607;"	d
CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7731;"	d
CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7731;"	d
CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7732;"	d
CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7732;"	d
CYFLD_CTBM_OA1M_A22__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7704;"	d
CYFLD_CTBM_OA1M_A22__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7704;"	d
CYFLD_CTBM_OA1M_A22__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7705;"	d
CYFLD_CTBM_OA1M_A22__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7705;"	d
CYFLD_CTBM_OA1M_A82__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7706;"	d
CYFLD_CTBM_OA1M_A82__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7706;"	d
CYFLD_CTBM_OA1M_A82__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7707;"	d
CYFLD_CTBM_OA1M_A82__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7707;"	d
CYFLD_CTBM_OA1O_D52_STAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7723;"	d
CYFLD_CTBM_OA1O_D52_STAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7723;"	d
CYFLD_CTBM_OA1O_D52_STAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7724;"	d
CYFLD_CTBM_OA1O_D52_STAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7724;"	d
CYFLD_CTBM_OA1O_D52__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7708;"	d
CYFLD_CTBM_OA1O_D52__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7708;"	d
CYFLD_CTBM_OA1O_D52__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7709;"	d
CYFLD_CTBM_OA1O_D52__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7709;"	d
CYFLD_CTBM_OA1O_D62_STAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7725;"	d
CYFLD_CTBM_OA1O_D62_STAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7725;"	d
CYFLD_CTBM_OA1O_D62_STAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7726;"	d
CYFLD_CTBM_OA1O_D62_STAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7726;"	d
CYFLD_CTBM_OA1O_D62__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7710;"	d
CYFLD_CTBM_OA1O_D62__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7710;"	d
CYFLD_CTBM_OA1O_D62__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7711;"	d
CYFLD_CTBM_OA1O_D62__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7711;"	d
CYFLD_CTBM_OA1O_D82__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7712;"	d
CYFLD_CTBM_OA1O_D82__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7712;"	d
CYFLD_CTBM_OA1O_D82__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7713;"	d
CYFLD_CTBM_OA1O_D82__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7713;"	d
CYFLD_CTBM_OA1P_A03__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7698;"	d
CYFLD_CTBM_OA1P_A03__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7698;"	d
CYFLD_CTBM_OA1P_A03__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7699;"	d
CYFLD_CTBM_OA1P_A03__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7699;"	d
CYFLD_CTBM_OA1P_A13__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7700;"	d
CYFLD_CTBM_OA1P_A13__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7700;"	d
CYFLD_CTBM_OA1P_A13__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7701;"	d
CYFLD_CTBM_OA1P_A13__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7701;"	d
CYFLD_CTBM_OA1P_A43__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7702;"	d
CYFLD_CTBM_OA1P_A43__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7702;"	d
CYFLD_CTBM_OA1P_A43__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7703;"	d
CYFLD_CTBM_OA1P_A43__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7703;"	d
CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7639;"	d
CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7639;"	d
CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7640;"	d
CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7640;"	d
CYFLD_CTBM_OA1_COMPINT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7643;"	d
CYFLD_CTBM_OA1_COMPINT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7643;"	d
CYFLD_CTBM_OA1_COMPINT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7644;"	d
CYFLD_CTBM_OA1_COMPINT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7644;"	d
CYFLD_CTBM_OA1_COMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7635;"	d
CYFLD_CTBM_OA1_COMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7635;"	d
CYFLD_CTBM_OA1_COMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7636;"	d
CYFLD_CTBM_OA1_COMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7636;"	d
CYFLD_CTBM_OA1_COMP_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7743;"	d
CYFLD_CTBM_OA1_COMP_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7743;"	d
CYFLD_CTBM_OA1_COMP_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7744;"	d
CYFLD_CTBM_OA1_COMP_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7744;"	d
CYFLD_CTBM_OA1_COMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7654;"	d
CYFLD_CTBM_OA1_COMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7654;"	d
CYFLD_CTBM_OA1_COMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7655;"	d
CYFLD_CTBM_OA1_COMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7655;"	d
CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7633;"	d
CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7633;"	d
CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7634;"	d
CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7634;"	d
CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7641;"	d
CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7641;"	d
CYFLD_CTBM_OA1_DSI_LEVEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7642;"	d
CYFLD_CTBM_OA1_DSI_LEVEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7642;"	d
CYFLD_CTBM_OA1_HYST_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7637;"	d
CYFLD_CTBM_OA1_HYST_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7637;"	d
CYFLD_CTBM_OA1_HYST_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7638;"	d
CYFLD_CTBM_OA1_HYST_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7638;"	d
CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7737;"	d
CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7737;"	d
CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7738;"	d
CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7738;"	d
CYFLD_CTBM_OA1_PUMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7649;"	d
CYFLD_CTBM_OA1_PUMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7649;"	d
CYFLD_CTBM_OA1_PUMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7650;"	d
CYFLD_CTBM_OA1_PUMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7650;"	d
CYFLD_CTBM_OA1_PWR_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7631;"	d
CYFLD_CTBM_OA1_PWR_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7631;"	d
CYFLD_CTBM_OA1_PWR_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7632;"	d
CYFLD_CTBM_OA1_PWR_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7632;"	d
CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7740;"	d
CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7740;"	d
CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7741;"	d
CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7741;"	d
CYFLD_CTBM_P2_HW_CTRL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7716;"	d
CYFLD_CTBM_P2_HW_CTRL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7716;"	d
CYFLD_CTBM_P2_HW_CTRL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7717;"	d
CYFLD_CTBM_P2_HW_CTRL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7717;"	d
CYFLD_CTBM_P3_HW_CTRL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7718;"	d
CYFLD_CTBM_P3_HW_CTRL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7718;"	d
CYFLD_CTBM_P3_HW_CTRL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7719;"	d
CYFLD_CTBM_P3_HW_CTRL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7719;"	d
CYFLD_GPIO_PORT_INT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1088;"	d
CYFLD_GPIO_PORT_INT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1088;"	d
CYFLD_GPIO_PORT_INT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1089;"	d
CYFLD_GPIO_PORT_INT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1089;"	d
CYFLD_GPIO_PRT_DATA0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	893;"	d
CYFLD_GPIO_PRT_DATA0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	893;"	d
CYFLD_GPIO_PRT_DATA0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	894;"	d
CYFLD_GPIO_PRT_DATA0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	894;"	d
CYFLD_GPIO_PRT_DATA1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	895;"	d
CYFLD_GPIO_PRT_DATA1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	895;"	d
CYFLD_GPIO_PRT_DATA1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	896;"	d
CYFLD_GPIO_PRT_DATA1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	896;"	d
CYFLD_GPIO_PRT_DATA2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	897;"	d
CYFLD_GPIO_PRT_DATA2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	897;"	d
CYFLD_GPIO_PRT_DATA2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	898;"	d
CYFLD_GPIO_PRT_DATA2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	898;"	d
CYFLD_GPIO_PRT_DATA3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	899;"	d
CYFLD_GPIO_PRT_DATA3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	899;"	d
CYFLD_GPIO_PRT_DATA3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	900;"	d
CYFLD_GPIO_PRT_DATA3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	900;"	d
CYFLD_GPIO_PRT_DATA4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	901;"	d
CYFLD_GPIO_PRT_DATA4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	901;"	d
CYFLD_GPIO_PRT_DATA4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	902;"	d
CYFLD_GPIO_PRT_DATA4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	902;"	d
CYFLD_GPIO_PRT_DATA5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	903;"	d
CYFLD_GPIO_PRT_DATA5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	903;"	d
CYFLD_GPIO_PRT_DATA5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	904;"	d
CYFLD_GPIO_PRT_DATA5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	904;"	d
CYFLD_GPIO_PRT_DATA6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	905;"	d
CYFLD_GPIO_PRT_DATA6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	905;"	d
CYFLD_GPIO_PRT_DATA6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	906;"	d
CYFLD_GPIO_PRT_DATA6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	906;"	d
CYFLD_GPIO_PRT_DATA7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	907;"	d
CYFLD_GPIO_PRT_DATA7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	907;"	d
CYFLD_GPIO_PRT_DATA7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	908;"	d
CYFLD_GPIO_PRT_DATA7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	908;"	d
CYFLD_GPIO_PRT_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1009;"	d
CYFLD_GPIO_PRT_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1009;"	d
CYFLD_GPIO_PRT_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1010;"	d
CYFLD_GPIO_PRT_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1010;"	d
CYFLD_GPIO_PRT_DM0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	913;"	d
CYFLD_GPIO_PRT_DM0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	913;"	d
CYFLD_GPIO_PRT_DM0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	914;"	d
CYFLD_GPIO_PRT_DM0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	914;"	d
CYFLD_GPIO_PRT_DM1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	923;"	d
CYFLD_GPIO_PRT_DM1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	923;"	d
CYFLD_GPIO_PRT_DM1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	924;"	d
CYFLD_GPIO_PRT_DM1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	924;"	d
CYFLD_GPIO_PRT_DM2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	925;"	d
CYFLD_GPIO_PRT_DM2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	925;"	d
CYFLD_GPIO_PRT_DM2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	926;"	d
CYFLD_GPIO_PRT_DM2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	926;"	d
CYFLD_GPIO_PRT_DM3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	927;"	d
CYFLD_GPIO_PRT_DM3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	927;"	d
CYFLD_GPIO_PRT_DM3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	928;"	d
CYFLD_GPIO_PRT_DM3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	928;"	d
CYFLD_GPIO_PRT_DM4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	929;"	d
CYFLD_GPIO_PRT_DM4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	929;"	d
CYFLD_GPIO_PRT_DM4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	930;"	d
CYFLD_GPIO_PRT_DM4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	930;"	d
CYFLD_GPIO_PRT_DM5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	931;"	d
CYFLD_GPIO_PRT_DM5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	931;"	d
CYFLD_GPIO_PRT_DM5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	932;"	d
CYFLD_GPIO_PRT_DM5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	932;"	d
CYFLD_GPIO_PRT_DM6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	933;"	d
CYFLD_GPIO_PRT_DM6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	933;"	d
CYFLD_GPIO_PRT_DM6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	934;"	d
CYFLD_GPIO_PRT_DM6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	934;"	d
CYFLD_GPIO_PRT_DM7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	935;"	d
CYFLD_GPIO_PRT_DM7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	935;"	d
CYFLD_GPIO_PRT_DM7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	936;"	d
CYFLD_GPIO_PRT_DM7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	936;"	d
CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	944;"	d
CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	944;"	d
CYFLD_GPIO_PRT_EDGE0_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	945;"	d
CYFLD_GPIO_PRT_EDGE0_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	945;"	d
CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	950;"	d
CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	950;"	d
CYFLD_GPIO_PRT_EDGE1_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	951;"	d
CYFLD_GPIO_PRT_EDGE1_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	951;"	d
CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	952;"	d
CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	952;"	d
CYFLD_GPIO_PRT_EDGE2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	953;"	d
CYFLD_GPIO_PRT_EDGE2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	953;"	d
CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	954;"	d
CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	954;"	d
CYFLD_GPIO_PRT_EDGE3_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	955;"	d
CYFLD_GPIO_PRT_EDGE3_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	955;"	d
CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	956;"	d
CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	956;"	d
CYFLD_GPIO_PRT_EDGE4_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	957;"	d
CYFLD_GPIO_PRT_EDGE4_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	957;"	d
CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	958;"	d
CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	958;"	d
CYFLD_GPIO_PRT_EDGE5_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	959;"	d
CYFLD_GPIO_PRT_EDGE5_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	959;"	d
CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	960;"	d
CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	960;"	d
CYFLD_GPIO_PRT_EDGE6_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	961;"	d
CYFLD_GPIO_PRT_EDGE6_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	961;"	d
CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	962;"	d
CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	962;"	d
CYFLD_GPIO_PRT_EDGE7_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	963;"	d
CYFLD_GPIO_PRT_EDGE7_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	963;"	d
CYFLD_GPIO_PRT_FLT_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	910;"	d
CYFLD_GPIO_PRT_FLT_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	910;"	d
CYFLD_GPIO_PRT_FLT_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	911;"	d
CYFLD_GPIO_PRT_FLT_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	911;"	d
CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	964;"	d
CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	964;"	d
CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	965;"	d
CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	965;"	d
CYFLD_GPIO_PRT_FLT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	970;"	d
CYFLD_GPIO_PRT_FLT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	970;"	d
CYFLD_GPIO_PRT_FLT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	971;"	d
CYFLD_GPIO_PRT_FLT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	971;"	d
CYFLD_GPIO_PRT_INP_DIS0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	992;"	d
CYFLD_GPIO_PRT_INP_DIS0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	992;"	d
CYFLD_GPIO_PRT_INP_DIS0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	993;"	d
CYFLD_GPIO_PRT_INP_DIS0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	993;"	d
CYFLD_GPIO_PRT_INP_DIS1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	994;"	d
CYFLD_GPIO_PRT_INP_DIS1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	994;"	d
CYFLD_GPIO_PRT_INP_DIS1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	995;"	d
CYFLD_GPIO_PRT_INP_DIS1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	995;"	d
CYFLD_GPIO_PRT_INP_DIS2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	996;"	d
CYFLD_GPIO_PRT_INP_DIS2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	996;"	d
CYFLD_GPIO_PRT_INP_DIS2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	997;"	d
CYFLD_GPIO_PRT_INP_DIS2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	997;"	d
CYFLD_GPIO_PRT_INP_DIS3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	998;"	d
CYFLD_GPIO_PRT_INP_DIS3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	998;"	d
CYFLD_GPIO_PRT_INP_DIS3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	999;"	d
CYFLD_GPIO_PRT_INP_DIS3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	999;"	d
CYFLD_GPIO_PRT_INP_DIS4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1000;"	d
CYFLD_GPIO_PRT_INP_DIS4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1000;"	d
CYFLD_GPIO_PRT_INP_DIS4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1001;"	d
CYFLD_GPIO_PRT_INP_DIS4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1001;"	d
CYFLD_GPIO_PRT_INP_DIS5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1002;"	d
CYFLD_GPIO_PRT_INP_DIS5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1002;"	d
CYFLD_GPIO_PRT_INP_DIS5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1003;"	d
CYFLD_GPIO_PRT_INP_DIS5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1003;"	d
CYFLD_GPIO_PRT_INP_DIS6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1004;"	d
CYFLD_GPIO_PRT_INP_DIS6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1004;"	d
CYFLD_GPIO_PRT_INP_DIS6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1005;"	d
CYFLD_GPIO_PRT_INP_DIS6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1005;"	d
CYFLD_GPIO_PRT_INP_DIS7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1006;"	d
CYFLD_GPIO_PRT_INP_DIS7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1006;"	d
CYFLD_GPIO_PRT_INP_DIS7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1007;"	d
CYFLD_GPIO_PRT_INP_DIS7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1007;"	d
CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1062;"	d
CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1062;"	d
CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1063;"	d
CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1063;"	d
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	941;"	d
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	941;"	d
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	942;"	d
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	942;"	d
CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1064;"	d
CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1064;"	d
CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1065;"	d
CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1065;"	d
CYFLD_GPIO_PRT_PORT_SLOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	939;"	d
CYFLD_GPIO_PRT_PORT_SLOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	939;"	d
CYFLD_GPIO_PRT_PORT_SLOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	940;"	d
CYFLD_GPIO_PRT_PORT_SLOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	940;"	d
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	937;"	d
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	937;"	d
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	938;"	d
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	938;"	d
CYFLD_GPIO_PRT_PS_DATA0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	973;"	d
CYFLD_GPIO_PRT_PS_DATA0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	973;"	d
CYFLD_GPIO_PRT_PS_DATA0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	974;"	d
CYFLD_GPIO_PRT_PS_DATA0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	974;"	d
CYFLD_GPIO_PRT_PS_DATA1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	975;"	d
CYFLD_GPIO_PRT_PS_DATA1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	975;"	d
CYFLD_GPIO_PRT_PS_DATA1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	976;"	d
CYFLD_GPIO_PRT_PS_DATA1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	976;"	d
CYFLD_GPIO_PRT_PS_DATA2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	977;"	d
CYFLD_GPIO_PRT_PS_DATA2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	977;"	d
CYFLD_GPIO_PRT_PS_DATA2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	978;"	d
CYFLD_GPIO_PRT_PS_DATA2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	978;"	d
CYFLD_GPIO_PRT_PS_DATA3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	979;"	d
CYFLD_GPIO_PRT_PS_DATA3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	979;"	d
CYFLD_GPIO_PRT_PS_DATA3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	980;"	d
CYFLD_GPIO_PRT_PS_DATA3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	980;"	d
CYFLD_GPIO_PRT_PS_DATA4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	981;"	d
CYFLD_GPIO_PRT_PS_DATA4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	981;"	d
CYFLD_GPIO_PRT_PS_DATA4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	982;"	d
CYFLD_GPIO_PRT_PS_DATA4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	982;"	d
CYFLD_GPIO_PRT_PS_DATA5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	983;"	d
CYFLD_GPIO_PRT_PS_DATA5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	983;"	d
CYFLD_GPIO_PRT_PS_DATA5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	984;"	d
CYFLD_GPIO_PRT_PS_DATA5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	984;"	d
CYFLD_GPIO_PRT_PS_DATA6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	985;"	d
CYFLD_GPIO_PRT_PS_DATA6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	985;"	d
CYFLD_GPIO_PRT_PS_DATA6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	986;"	d
CYFLD_GPIO_PRT_PS_DATA6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	986;"	d
CYFLD_GPIO_PRT_PS_DATA7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	987;"	d
CYFLD_GPIO_PRT_PS_DATA7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	987;"	d
CYFLD_GPIO_PRT_PS_DATA7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	988;"	d
CYFLD_GPIO_PRT_PS_DATA7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	988;"	d
CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	989;"	d
CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	989;"	d
CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	990;"	d
CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	990;"	d
CYFLD_HSIOM_IO0_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	791;"	d
CYFLD_HSIOM_IO0_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	791;"	d
CYFLD_HSIOM_IO0_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	792;"	d
CYFLD_HSIOM_IO0_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	792;"	d
CYFLD_HSIOM_IO1_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	811;"	d
CYFLD_HSIOM_IO1_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	811;"	d
CYFLD_HSIOM_IO1_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	812;"	d
CYFLD_HSIOM_IO1_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	812;"	d
CYFLD_HSIOM_IO2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	813;"	d
CYFLD_HSIOM_IO2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	813;"	d
CYFLD_HSIOM_IO2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	814;"	d
CYFLD_HSIOM_IO2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	814;"	d
CYFLD_HSIOM_IO3_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	815;"	d
CYFLD_HSIOM_IO3_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	815;"	d
CYFLD_HSIOM_IO3_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	816;"	d
CYFLD_HSIOM_IO3_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	816;"	d
CYFLD_HSIOM_IO4_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	817;"	d
CYFLD_HSIOM_IO4_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	817;"	d
CYFLD_HSIOM_IO4_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	818;"	d
CYFLD_HSIOM_IO4_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	818;"	d
CYFLD_HSIOM_IO5_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	819;"	d
CYFLD_HSIOM_IO5_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	819;"	d
CYFLD_HSIOM_IO5_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	820;"	d
CYFLD_HSIOM_IO5_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	820;"	d
CYFLD_HSIOM_IO6_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	821;"	d
CYFLD_HSIOM_IO6_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	821;"	d
CYFLD_HSIOM_IO6_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	822;"	d
CYFLD_HSIOM_IO6_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	822;"	d
CYFLD_HSIOM_IO7_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	823;"	d
CYFLD_HSIOM_IO7_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	823;"	d
CYFLD_HSIOM_IO7_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	824;"	d
CYFLD_HSIOM_IO7_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	824;"	d
CYFLD_HSIOM_SWITCH_AA_S0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	836;"	d
CYFLD_HSIOM_SWITCH_AA_S0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	836;"	d
CYFLD_HSIOM_SWITCH_AA_S0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	837;"	d
CYFLD_HSIOM_SWITCH_AA_S0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	837;"	d
CYFLD_HSIOM_SWITCH_AA_SL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	832;"	d
CYFLD_HSIOM_SWITCH_AA_SL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	832;"	d
CYFLD_HSIOM_SWITCH_AA_SL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	833;"	d
CYFLD_HSIOM_SWITCH_AA_SL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	833;"	d
CYFLD_HSIOM_SWITCH_AA_SR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	834;"	d
CYFLD_HSIOM_SWITCH_AA_SR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	834;"	d
CYFLD_HSIOM_SWITCH_AA_SR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	835;"	d
CYFLD_HSIOM_SWITCH_AA_SR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	835;"	d
CYFLD_HSIOM_SWITCH_BB_S0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	842;"	d
CYFLD_HSIOM_SWITCH_BB_S0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	842;"	d
CYFLD_HSIOM_SWITCH_BB_S0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	843;"	d
CYFLD_HSIOM_SWITCH_BB_S0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	843;"	d
CYFLD_HSIOM_SWITCH_BB_SL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	838;"	d
CYFLD_HSIOM_SWITCH_BB_SL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	838;"	d
CYFLD_HSIOM_SWITCH_BB_SL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	839;"	d
CYFLD_HSIOM_SWITCH_BB_SL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	839;"	d
CYFLD_HSIOM_SWITCH_BB_SR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	840;"	d
CYFLD_HSIOM_SWITCH_BB_SR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	840;"	d
CYFLD_HSIOM_SWITCH_BB_SR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	841;"	d
CYFLD_HSIOM_SWITCH_BB_SR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	841;"	d
CYFLD_LCD_BIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6000;"	d
CYFLD_LCD_BIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6000;"	d
CYFLD_LCD_BIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6001;"	d
CYFLD_LCD_BIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6001;"	d
CYFLD_LCD_COM_NUM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6006;"	d
CYFLD_LCD_COM_NUM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6006;"	d
CYFLD_LCD_COM_NUM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6007;"	d
CYFLD_LCD_COM_NUM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6007;"	d
CYFLD_LCD_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6011;"	d
CYFLD_LCD_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6011;"	d
CYFLD_LCD_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6012;"	d
CYFLD_LCD_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6012;"	d
CYFLD_LCD_DEAD_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5981;"	d
CYFLD_LCD_DEAD_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5981;"	d
CYFLD_LCD_DEAD_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5982;"	d
CYFLD_LCD_DEAD_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5982;"	d
CYFLD_LCD_HS_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5986;"	d
CYFLD_LCD_HS_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5986;"	d
CYFLD_LCD_HS_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5987;"	d
CYFLD_LCD_HS_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5987;"	d
CYFLD_LCD_ID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5974;"	d
CYFLD_LCD_ID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5974;"	d
CYFLD_LCD_ID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5975;"	d
CYFLD_LCD_ID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5975;"	d
CYFLD_LCD_LCD_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5988;"	d
CYFLD_LCD_LCD_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5988;"	d
CYFLD_LCD_LCD_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5989;"	d
CYFLD_LCD_LCD_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5989;"	d
CYFLD_LCD_LS_EN_STAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6008;"	d
CYFLD_LCD_LS_EN_STAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6008;"	d
CYFLD_LCD_LS_EN_STAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6009;"	d
CYFLD_LCD_LS_EN_STAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6009;"	d
CYFLD_LCD_LS_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5984;"	d
CYFLD_LCD_LS_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5984;"	d
CYFLD_LCD_LS_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5985;"	d
CYFLD_LCD_LS_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5985;"	d
CYFLD_LCD_OP_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5996;"	d
CYFLD_LCD_OP_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5996;"	d
CYFLD_LCD_OP_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5997;"	d
CYFLD_LCD_OP_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5997;"	d
CYFLD_LCD_REVISION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5976;"	d
CYFLD_LCD_REVISION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5976;"	d
CYFLD_LCD_REVISION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5977;"	d
CYFLD_LCD_REVISION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5977;"	d
CYFLD_LCD_SUBFR_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5979;"	d
CYFLD_LCD_SUBFR_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5979;"	d
CYFLD_LCD_SUBFR_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5980;"	d
CYFLD_LCD_SUBFR_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5980;"	d
CYFLD_LCD_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5992;"	d
CYFLD_LCD_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5992;"	d
CYFLD_LCD_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5993;"	d
CYFLD_LCD_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5993;"	d
CYFLD_LPCOMP_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6074;"	d
CYFLD_LPCOMP_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6074;"	d
CYFLD_LPCOMP_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6075;"	d
CYFLD_LPCOMP_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6075;"	d
CYFLD_LPCOMP_CAL_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6072;"	d
CYFLD_LPCOMP_CAL_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6072;"	d
CYFLD_LPCOMP_CAL_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6073;"	d
CYFLD_LPCOMP_CAL_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6073;"	d
CYFLD_LPCOMP_COMP1_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6088;"	d
CYFLD_LPCOMP_COMP1_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6088;"	d
CYFLD_LPCOMP_COMP1_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6089;"	d
CYFLD_LPCOMP_COMP1_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6089;"	d
CYFLD_LPCOMP_COMP1_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6083;"	d
CYFLD_LPCOMP_COMP1_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6083;"	d
CYFLD_LPCOMP_COMP1_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6084;"	d
CYFLD_LPCOMP_COMP1_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6084;"	d
CYFLD_LPCOMP_COMP1_TRIMA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6093;"	d
CYFLD_LPCOMP_COMP1_TRIMA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6093;"	d
CYFLD_LPCOMP_COMP1_TRIMA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6094;"	d
CYFLD_LPCOMP_COMP1_TRIMA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6094;"	d
CYFLD_LPCOMP_COMP1_TRIMB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6096;"	d
CYFLD_LPCOMP_COMP1_TRIMB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6096;"	d
CYFLD_LPCOMP_COMP1_TRIMB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6097;"	d
CYFLD_LPCOMP_COMP1_TRIMB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6097;"	d
CYFLD_LPCOMP_COMP1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6077;"	d
CYFLD_LPCOMP_COMP1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6077;"	d
CYFLD_LPCOMP_COMP1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6078;"	d
CYFLD_LPCOMP_COMP1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6078;"	d
CYFLD_LPCOMP_COMP2_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6090;"	d
CYFLD_LPCOMP_COMP2_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6090;"	d
CYFLD_LPCOMP_COMP2_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6091;"	d
CYFLD_LPCOMP_COMP2_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6091;"	d
CYFLD_LPCOMP_COMP2_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6085;"	d
CYFLD_LPCOMP_COMP2_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6085;"	d
CYFLD_LPCOMP_COMP2_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6086;"	d
CYFLD_LPCOMP_COMP2_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6086;"	d
CYFLD_LPCOMP_COMP2_TRIMA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6099;"	d
CYFLD_LPCOMP_COMP2_TRIMA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6099;"	d
CYFLD_LPCOMP_COMP2_TRIMA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6100;"	d
CYFLD_LPCOMP_COMP2_TRIMA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6100;"	d
CYFLD_LPCOMP_COMP2_TRIMB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6102;"	d
CYFLD_LPCOMP_COMP2_TRIMB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6102;"	d
CYFLD_LPCOMP_COMP2_TRIMB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6103;"	d
CYFLD_LPCOMP_COMP2_TRIMB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6103;"	d
CYFLD_LPCOMP_COMP2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6079;"	d
CYFLD_LPCOMP_COMP2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6079;"	d
CYFLD_LPCOMP_COMP2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6080;"	d
CYFLD_LPCOMP_COMP2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6080;"	d
CYFLD_LPCOMP_DSI_BYPASS1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6063;"	d
CYFLD_LPCOMP_DSI_BYPASS1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6063;"	d
CYFLD_LPCOMP_DSI_BYPASS1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6064;"	d
CYFLD_LPCOMP_DSI_BYPASS1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6064;"	d
CYFLD_LPCOMP_DSI_BYPASS2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6067;"	d
CYFLD_LPCOMP_DSI_BYPASS2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6067;"	d
CYFLD_LPCOMP_DSI_BYPASS2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6068;"	d
CYFLD_LPCOMP_DSI_BYPASS2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6068;"	d
CYFLD_LPCOMP_DSI_LEVEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6065;"	d
CYFLD_LPCOMP_DSI_LEVEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6065;"	d
CYFLD_LPCOMP_DSI_LEVEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6066;"	d
CYFLD_LPCOMP_DSI_LEVEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6066;"	d
CYFLD_LPCOMP_DSI_LEVEL2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6069;"	d
CYFLD_LPCOMP_DSI_LEVEL2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6069;"	d
CYFLD_LPCOMP_DSI_LEVEL2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6070;"	d
CYFLD_LPCOMP_DSI_LEVEL2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6070;"	d
CYFLD_LPCOMP_ENABLE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6042;"	d
CYFLD_LPCOMP_ENABLE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6042;"	d
CYFLD_LPCOMP_ENABLE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6043;"	d
CYFLD_LPCOMP_ENABLE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6043;"	d
CYFLD_LPCOMP_ENABLE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6061;"	d
CYFLD_LPCOMP_ENABLE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6061;"	d
CYFLD_LPCOMP_ENABLE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6062;"	d
CYFLD_LPCOMP_ENABLE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6062;"	d
CYFLD_LPCOMP_FILTER1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6032;"	d
CYFLD_LPCOMP_FILTER1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6032;"	d
CYFLD_LPCOMP_FILTER1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6033;"	d
CYFLD_LPCOMP_FILTER1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6033;"	d
CYFLD_LPCOMP_FILTER2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6051;"	d
CYFLD_LPCOMP_FILTER2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6051;"	d
CYFLD_LPCOMP_FILTER2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6052;"	d
CYFLD_LPCOMP_FILTER2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6052;"	d
CYFLD_LPCOMP_HYST1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6030;"	d
CYFLD_LPCOMP_HYST1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6030;"	d
CYFLD_LPCOMP_HYST1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6031;"	d
CYFLD_LPCOMP_HYST1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6031;"	d
CYFLD_LPCOMP_HYST2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6049;"	d
CYFLD_LPCOMP_HYST2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6049;"	d
CYFLD_LPCOMP_HYST2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6050;"	d
CYFLD_LPCOMP_HYST2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6050;"	d
CYFLD_LPCOMP_ID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6020;"	d
CYFLD_LPCOMP_ID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6020;"	d
CYFLD_LPCOMP_ID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6021;"	d
CYFLD_LPCOMP_ID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6021;"	d
CYFLD_LPCOMP_INTTYPE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6034;"	d
CYFLD_LPCOMP_INTTYPE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6034;"	d
CYFLD_LPCOMP_INTTYPE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6035;"	d
CYFLD_LPCOMP_INTTYPE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6035;"	d
CYFLD_LPCOMP_INTTYPE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6053;"	d
CYFLD_LPCOMP_INTTYPE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6053;"	d
CYFLD_LPCOMP_INTTYPE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6054;"	d
CYFLD_LPCOMP_INTTYPE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6054;"	d
CYFLD_LPCOMP_MODE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6025;"	d
CYFLD_LPCOMP_MODE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6025;"	d
CYFLD_LPCOMP_MODE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6026;"	d
CYFLD_LPCOMP_MODE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6026;"	d
CYFLD_LPCOMP_MODE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6044;"	d
CYFLD_LPCOMP_MODE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6044;"	d
CYFLD_LPCOMP_MODE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6045;"	d
CYFLD_LPCOMP_MODE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6045;"	d
CYFLD_LPCOMP_OUT1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6040;"	d
CYFLD_LPCOMP_OUT1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6040;"	d
CYFLD_LPCOMP_OUT1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6041;"	d
CYFLD_LPCOMP_OUT1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6041;"	d
CYFLD_LPCOMP_OUT2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6059;"	d
CYFLD_LPCOMP_OUT2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6059;"	d
CYFLD_LPCOMP_OUT2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6060;"	d
CYFLD_LPCOMP_OUT2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6060;"	d
CYFLD_LPCOMP_REVISION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6022;"	d
CYFLD_LPCOMP_REVISION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6022;"	d
CYFLD_LPCOMP_REVISION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6023;"	d
CYFLD_LPCOMP_REVISION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6023;"	d
CYFLD_PASS_CTB0_INT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8267;"	d
CYFLD_PASS_CTB0_INT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8267;"	d
CYFLD_PASS_CTB0_INT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8268;"	d
CYFLD_PASS_CTB0_INT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8268;"	d
CYFLD_PASS_CTB1_INT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8269;"	d
CYFLD_PASS_CTB1_INT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8269;"	d
CYFLD_PASS_CTB1_INT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8270;"	d
CYFLD_PASS_CTB1_INT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8270;"	d
CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8272;"	d
CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8272;"	d
CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8273;"	d
CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8273;"	d
CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8277;"	d
CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8277;"	d
CYFLD_PASS_DSAB_CURRENT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8278;"	d
CYFLD_PASS_DSAB_CURRENT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8278;"	d
CYFLD_PASS_DSAB_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8281;"	d
CYFLD_PASS_DSAB_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8281;"	d
CYFLD_PASS_DSAB_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8282;"	d
CYFLD_PASS_DSAB_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8282;"	d
CYFLD_PASS_DSAB_EN_DFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8284;"	d
CYFLD_PASS_DSAB_EN_DFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8284;"	d
CYFLD_PASS_DSAB_EN_DFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8285;"	d
CYFLD_PASS_DSAB_EN_DFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8285;"	d
CYFLD_PASS_DSAB_SEL_OUT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8279;"	d
CYFLD_PASS_DSAB_SEL_OUT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8279;"	d
CYFLD_PASS_DSAB_SEL_OUT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8280;"	d
CYFLD_PASS_DSAB_SEL_OUT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8280;"	d
CYFLD_PASS_IBIAS_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8287;"	d
CYFLD_PASS_IBIAS_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8287;"	d
CYFLD_PASS_IBIAS_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8288;"	d
CYFLD_PASS_IBIAS_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8288;"	d
CYFLD_PERI_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	749;"	d
CYFLD_PERI_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	749;"	d
CYFLD_PERI_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	750;"	d
CYFLD_PERI_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	750;"	d
CYFLD_PERI_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	751;"	d
CYFLD_PERI_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	751;"	d
CYFLD_PERI_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	752;"	d
CYFLD_PERI_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	752;"	d
CYFLD_PERI_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	771;"	d
CYFLD_PERI_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	771;"	d
CYFLD_PERI_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	772;"	d
CYFLD_PERI_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	772;"	d
CYFLD_PERI_FRAC5_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	785;"	d
CYFLD_PERI_FRAC5_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	785;"	d
CYFLD_PERI_FRAC5_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	786;"	d
CYFLD_PERI_FRAC5_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	786;"	d
CYFLD_PERI_INT16_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	773;"	d
CYFLD_PERI_INT16_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	773;"	d
CYFLD_PERI_INT16_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	774;"	d
CYFLD_PERI_INT16_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	774;"	d
CYFLD_PERI_PA_SEL_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	745;"	d
CYFLD_PERI_PA_SEL_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	745;"	d
CYFLD_PERI_PA_SEL_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	746;"	d
CYFLD_PERI_PA_SEL_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	746;"	d
CYFLD_PERI_PA_SEL_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	747;"	d
CYFLD_PERI_PA_SEL_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	747;"	d
CYFLD_PERI_PA_SEL_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	748;"	d
CYFLD_PERI_PA_SEL_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	748;"	d
CYFLD_PERI_SEL_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	741;"	d
CYFLD_PERI_SEL_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	741;"	d
CYFLD_PERI_SEL_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	742;"	d
CYFLD_PERI_SEL_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	742;"	d
CYFLD_PERI_SEL_TYPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	743;"	d
CYFLD_PERI_SEL_TYPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	743;"	d
CYFLD_PERI_SEL_TYPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	744;"	d
CYFLD_PERI_SEL_TYPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	744;"	d
CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8453;"	d
CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8453;"	d
CYFLD_ROMTABLE_ADDR_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8454;"	d
CYFLD_ROMTABLE_ADDR_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8454;"	d
CYFLD_ROMTABLE_CM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8480;"	d
CYFLD_ROMTABLE_CM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8480;"	d
CYFLD_ROMTABLE_CM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8481;"	d
CYFLD_ROMTABLE_CM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8481;"	d
CYFLD_ROMTABLE_COUNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8461;"	d
CYFLD_ROMTABLE_COUNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8461;"	d
CYFLD_ROMTABLE_COUNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8462;"	d
CYFLD_ROMTABLE_COUNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8462;"	d
CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8451;"	d
CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8451;"	d
CYFLD_ROMTABLE_FORMAT_32BIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8452;"	d
CYFLD_ROMTABLE_FORMAT_32BIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8452;"	d
CYFLD_ROMTABLE_JEPID_MAJ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8475;"	d
CYFLD_ROMTABLE_JEPID_MAJ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8475;"	d
CYFLD_ROMTABLE_JEPID_MAJ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8476;"	d
CYFLD_ROMTABLE_JEPID_MAJ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8476;"	d
CYFLD_ROMTABLE_JEPID_MIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8472;"	d
CYFLD_ROMTABLE_JEPID_MIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8472;"	d
CYFLD_ROMTABLE_JEPID_MIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8473;"	d
CYFLD_ROMTABLE_JEPID_MIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8473;"	d
CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8459;"	d
CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8459;"	d
CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8460;"	d
CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8460;"	d
CYFLD_ROMTABLE_PN_MAJ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8470;"	d
CYFLD_ROMTABLE_PN_MAJ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8470;"	d
CYFLD_ROMTABLE_PN_MAJ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8471;"	d
CYFLD_ROMTABLE_PN_MAJ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8471;"	d
CYFLD_ROMTABLE_PN_MIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8467;"	d
CYFLD_ROMTABLE_PN_MIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8467;"	d
CYFLD_ROMTABLE_PN_MIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8468;"	d
CYFLD_ROMTABLE_PN_MIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8468;"	d
CYFLD_ROMTABLE_PRESENT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8449;"	d
CYFLD_ROMTABLE_PRESENT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8449;"	d
CYFLD_ROMTABLE_PRESENT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8450;"	d
CYFLD_ROMTABLE_PRESENT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8450;"	d
CYFLD_ROMTABLE_REV_AND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8482;"	d
CYFLD_ROMTABLE_REV_AND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8482;"	d
CYFLD_ROMTABLE_REV_AND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8483;"	d
CYFLD_ROMTABLE_REV_AND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8483;"	d
CYFLD_ROMTABLE_REV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8477;"	d
CYFLD_ROMTABLE_REV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8477;"	d
CYFLD_ROMTABLE_REV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8478;"	d
CYFLD_ROMTABLE_REV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8478;"	d
CYFLD_ROMTABLE_VALUE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8456;"	d
CYFLD_ROMTABLE_VALUE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8456;"	d
CYFLD_ROMTABLE_VALUE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8457;"	d
CYFLD_ROMTABLE_VALUE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8457;"	d
CYFLD_SAR_ADFT_OVERRIDE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7893;"	d
CYFLD_SAR_ADFT_OVERRIDE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7893;"	d
CYFLD_SAR_ADFT_OVERRIDE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7894;"	d
CYFLD_SAR_ADFT_OVERRIDE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7894;"	d
CYFLD_SAR_AVG_CNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7836;"	d
CYFLD_SAR_AVG_CNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7836;"	d
CYFLD_SAR_AVG_CNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7837;"	d
CYFLD_SAR_AVG_CNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7837;"	d
CYFLD_SAR_AVG_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7914;"	d
CYFLD_SAR_AVG_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7914;"	d
CYFLD_SAR_AVG_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7915;"	d
CYFLD_SAR_AVG_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7915;"	d
CYFLD_SAR_AVG_SHIFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7838;"	d
CYFLD_SAR_AVG_SHIFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7838;"	d
CYFLD_SAR_AVG_SHIFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7839;"	d
CYFLD_SAR_AVG_SHIFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7839;"	d
CYFLD_SAR_BOOSTPUMP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7803;"	d
CYFLD_SAR_BOOSTPUMP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7803;"	d
CYFLD_SAR_BOOSTPUMP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7804;"	d
CYFLD_SAR_BOOSTPUMP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7804;"	d
CYFLD_SAR_BUSY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7990;"	d
CYFLD_SAR_BUSY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7990;"	d
CYFLD_SAR_BUSY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7991;"	d
CYFLD_SAR_BUSY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7991;"	d
CYFLD_SAR_CAP_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8253;"	d
CYFLD_SAR_CAP_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8253;"	d
CYFLD_SAR_CAP_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8254;"	d
CYFLD_SAR_CAP_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8254;"	d
CYFLD_SAR_CHAN_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7873;"	d
CYFLD_SAR_CHAN_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7873;"	d
CYFLD_SAR_CHAN_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7874;"	d
CYFLD_SAR_CHAN_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7874;"	d
CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7962;"	d
CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7962;"	d
CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7963;"	d
CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7963;"	d
CYFLD_SAR_CHAN_RESULT_VALID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7983;"	d
CYFLD_SAR_CHAN_RESULT_VALID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7983;"	d
CYFLD_SAR_CHAN_RESULT_VALID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7984;"	d
CYFLD_SAR_CHAN_RESULT_VALID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7984;"	d
CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7938;"	d
CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7938;"	d
CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7939;"	d
CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7939;"	d
CYFLD_SAR_CHAN_WORK_VALID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7980;"	d
CYFLD_SAR_CHAN_WORK_VALID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7980;"	d
CYFLD_SAR_CHAN_WORK_VALID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7981;"	d
CYFLD_SAR_CHAN_WORK_VALID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7981;"	d
CYFLD_SAR_CLOCK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8250;"	d
CYFLD_SAR_CLOCK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8250;"	d
CYFLD_SAR_CLOCK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8251;"	d
CYFLD_SAR_CLOCK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8251;"	d
CYFLD_SAR_CONTINUOUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7840;"	d
CYFLD_SAR_CONTINUOUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7840;"	d
CYFLD_SAR_CONTINUOUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7841;"	d
CYFLD_SAR_CONTINUOUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7841;"	d
CYFLD_SAR_CUR_AVG_ACCU__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7993;"	d
CYFLD_SAR_CUR_AVG_ACCU__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7993;"	d
CYFLD_SAR_CUR_AVG_ACCU__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7994;"	d
CYFLD_SAR_CUR_AVG_ACCU__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7994;"	d
CYFLD_SAR_CUR_AVG_CNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7995;"	d
CYFLD_SAR_CUR_AVG_CNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7995;"	d
CYFLD_SAR_CUR_AVG_CNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7996;"	d
CYFLD_SAR_CUR_AVG_CNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7996;"	d
CYFLD_SAR_CUR_CHAN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7986;"	d
CYFLD_SAR_CUR_CHAN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7986;"	d
CYFLD_SAR_CUR_CHAN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7987;"	d
CYFLD_SAR_CUR_CHAN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7987;"	d
CYFLD_SAR_DCEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7891;"	d
CYFLD_SAR_DCEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7891;"	d
CYFLD_SAR_DCEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7892;"	d
CYFLD_SAR_DCEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7892;"	d
CYFLD_SAR_DEEPSLEEP_ON__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7811;"	d
CYFLD_SAR_DEEPSLEEP_ON__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7811;"	d
CYFLD_SAR_DEEPSLEEP_ON__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7812;"	d
CYFLD_SAR_DEEPSLEEP_ON__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7812;"	d
CYFLD_SAR_DFT_INC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7883;"	d
CYFLD_SAR_DFT_INC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7883;"	d
CYFLD_SAR_DFT_INC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7884;"	d
CYFLD_SAR_DFT_INC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7884;"	d
CYFLD_SAR_DFT_OUTC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7885;"	d
CYFLD_SAR_DFT_OUTC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7885;"	d
CYFLD_SAR_DFT_OUTC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7886;"	d
CYFLD_SAR_DFT_OUTC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7886;"	d
CYFLD_SAR_DIFFERENTIAL_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7908;"	d
CYFLD_SAR_DIFFERENTIAL_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7908;"	d
CYFLD_SAR_DIFFERENTIAL_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7909;"	d
CYFLD_SAR_DIFFERENTIAL_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7909;"	d
CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7832;"	d
CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7832;"	d
CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7833;"	d
CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7833;"	d
CYFLD_SAR_DLY_INC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7879;"	d
CYFLD_SAR_DLY_INC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7879;"	d
CYFLD_SAR_DLY_INC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7880;"	d
CYFLD_SAR_DLY_INC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7880;"	d
CYFLD_SAR_DSI_COLLISION_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8004;"	d
CYFLD_SAR_DSI_COLLISION_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8004;"	d
CYFLD_SAR_DSI_COLLISION_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8005;"	d
CYFLD_SAR_DSI_COLLISION_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8005;"	d
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8096;"	d
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8096;"	d
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8097;"	d
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8097;"	d
CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8055;"	d
CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8055;"	d
CYFLD_SAR_DSI_COLLISION_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8056;"	d
CYFLD_SAR_DSI_COLLISION_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8056;"	d
CYFLD_SAR_DSI_COLLISION_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8038;"	d
CYFLD_SAR_DSI_COLLISION_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8038;"	d
CYFLD_SAR_DSI_COLLISION_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8039;"	d
CYFLD_SAR_DSI_COLLISION_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8039;"	d
CYFLD_SAR_DSI_COLLISION_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8021;"	d
CYFLD_SAR_DSI_COLLISION_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8021;"	d
CYFLD_SAR_DSI_COLLISION_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8022;"	d
CYFLD_SAR_DSI_COLLISION_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8022;"	d
CYFLD_SAR_DSI_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7815;"	d
CYFLD_SAR_DSI_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7815;"	d
CYFLD_SAR_DSI_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7816;"	d
CYFLD_SAR_DSI_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7816;"	d
CYFLD_SAR_DSI_OUT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7918;"	d
CYFLD_SAR_DSI_OUT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7918;"	d
CYFLD_SAR_DSI_OUT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7919;"	d
CYFLD_SAR_DSI_OUT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7919;"	d
CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7813;"	d
CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7813;"	d
CYFLD_SAR_DSI_SYNC_CONFIG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7814;"	d
CYFLD_SAR_DSI_SYNC_CONFIG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7814;"	d
CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7846;"	d
CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7846;"	d
CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7847;"	d
CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7847;"	d
CYFLD_SAR_DSI_TRIGGER_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7842;"	d
CYFLD_SAR_DSI_TRIGGER_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7842;"	d
CYFLD_SAR_DSI_TRIGGER_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7843;"	d
CYFLD_SAR_DSI_TRIGGER_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7843;"	d
CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7844;"	d
CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7844;"	d
CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7845;"	d
CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7845;"	d
CYFLD_SAR_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7819;"	d
CYFLD_SAR_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7819;"	d
CYFLD_SAR_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7820;"	d
CYFLD_SAR_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7820;"	d
CYFLD_SAR_EN_CSEL_DFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7889;"	d
CYFLD_SAR_EN_CSEL_DFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7889;"	d
CYFLD_SAR_EN_CSEL_DFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7890;"	d
CYFLD_SAR_EN_CSEL_DFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7890;"	d
CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7848;"	d
CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7848;"	d
CYFLD_SAR_EOS_DSI_OUT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7849;"	d
CYFLD_SAR_EOS_DSI_OUT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7849;"	d
CYFLD_SAR_EOS_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7998;"	d
CYFLD_SAR_EOS_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7998;"	d
CYFLD_SAR_EOS_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7999;"	d
CYFLD_SAR_EOS_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7999;"	d
CYFLD_SAR_EOS_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8090;"	d
CYFLD_SAR_EOS_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8090;"	d
CYFLD_SAR_EOS_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8091;"	d
CYFLD_SAR_EOS_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8091;"	d
CYFLD_SAR_EOS_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8049;"	d
CYFLD_SAR_EOS_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8049;"	d
CYFLD_SAR_EOS_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8050;"	d
CYFLD_SAR_EOS_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8050;"	d
CYFLD_SAR_EOS_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8032;"	d
CYFLD_SAR_EOS_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8032;"	d
CYFLD_SAR_EOS_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8033;"	d
CYFLD_SAR_EOS_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8033;"	d
CYFLD_SAR_EOS_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8015;"	d
CYFLD_SAR_EOS_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8015;"	d
CYFLD_SAR_EOS_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8016;"	d
CYFLD_SAR_EOS_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8016;"	d
CYFLD_SAR_FW_COLLISION_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8002;"	d
CYFLD_SAR_FW_COLLISION_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8002;"	d
CYFLD_SAR_FW_COLLISION_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8003;"	d
CYFLD_SAR_FW_COLLISION_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8003;"	d
CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8094;"	d
CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8094;"	d
CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8095;"	d
CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8095;"	d
CYFLD_SAR_FW_COLLISION_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8053;"	d
CYFLD_SAR_FW_COLLISION_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8053;"	d
CYFLD_SAR_FW_COLLISION_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8054;"	d
CYFLD_SAR_FW_COLLISION_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8054;"	d
CYFLD_SAR_FW_COLLISION_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8036;"	d
CYFLD_SAR_FW_COLLISION_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8036;"	d
CYFLD_SAR_FW_COLLISION_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8037;"	d
CYFLD_SAR_FW_COLLISION_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8037;"	d
CYFLD_SAR_FW_COLLISION_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8019;"	d
CYFLD_SAR_FW_COLLISION_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8019;"	d
CYFLD_SAR_FW_COLLISION_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8020;"	d
CYFLD_SAR_FW_COLLISION_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8020;"	d
CYFLD_SAR_FW_TRIGGER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7876;"	d
CYFLD_SAR_FW_TRIGGER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7876;"	d
CYFLD_SAR_FW_TRIGGER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7877;"	d
CYFLD_SAR_FW_TRIGGER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7877;"	d
CYFLD_SAR_HIZ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7881;"	d
CYFLD_SAR_HIZ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7881;"	d
CYFLD_SAR_HIZ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7882;"	d
CYFLD_SAR_HIZ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7882;"	d
CYFLD_SAR_ICONT_LV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7805;"	d
CYFLD_SAR_ICONT_LV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7805;"	d
CYFLD_SAR_ICONT_LV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7806;"	d
CYFLD_SAR_ICONT_LV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7806;"	d
CYFLD_SAR_INJ_AVG_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8128;"	d
CYFLD_SAR_INJ_AVG_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8128;"	d
CYFLD_SAR_INJ_AVG_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8129;"	d
CYFLD_SAR_INJ_AVG_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8129;"	d
CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8139;"	d
CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8139;"	d
CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8140;"	d
CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8140;"	d
CYFLD_SAR_INJ_COLLISION_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8012;"	d
CYFLD_SAR_INJ_COLLISION_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8012;"	d
CYFLD_SAR_INJ_COLLISION_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8013;"	d
CYFLD_SAR_INJ_COLLISION_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8013;"	d
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8104;"	d
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8104;"	d
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8105;"	d
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8105;"	d
CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8063;"	d
CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8063;"	d
CYFLD_SAR_INJ_COLLISION_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8064;"	d
CYFLD_SAR_INJ_COLLISION_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8064;"	d
CYFLD_SAR_INJ_COLLISION_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8046;"	d
CYFLD_SAR_INJ_COLLISION_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8046;"	d
CYFLD_SAR_INJ_COLLISION_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8047;"	d
CYFLD_SAR_INJ_COLLISION_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8047;"	d
CYFLD_SAR_INJ_COLLISION_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8029;"	d
CYFLD_SAR_INJ_COLLISION_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8029;"	d
CYFLD_SAR_INJ_COLLISION_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8030;"	d
CYFLD_SAR_INJ_COLLISION_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8030;"	d
CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8122;"	d
CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8122;"	d
CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8123;"	d
CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8123;"	d
CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8145;"	d
CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8145;"	d
CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8146;"	d
CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8146;"	d
CYFLD_SAR_INJ_EOC_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8006;"	d
CYFLD_SAR_INJ_EOC_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8006;"	d
CYFLD_SAR_INJ_EOC_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8007;"	d
CYFLD_SAR_INJ_EOC_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8007;"	d
CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8098;"	d
CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8098;"	d
CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8099;"	d
CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8099;"	d
CYFLD_SAR_INJ_EOC_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8057;"	d
CYFLD_SAR_INJ_EOC_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8057;"	d
CYFLD_SAR_INJ_EOC_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8058;"	d
CYFLD_SAR_INJ_EOC_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8058;"	d
CYFLD_SAR_INJ_EOC_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8040;"	d
CYFLD_SAR_INJ_EOC_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8040;"	d
CYFLD_SAR_INJ_EOC_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8041;"	d
CYFLD_SAR_INJ_EOC_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8041;"	d
CYFLD_SAR_INJ_EOC_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8023;"	d
CYFLD_SAR_INJ_EOC_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8023;"	d
CYFLD_SAR_INJ_EOC_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8024;"	d
CYFLD_SAR_INJ_EOC_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8024;"	d
CYFLD_SAR_INJ_PIN_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8111;"	d
CYFLD_SAR_INJ_PIN_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8111;"	d
CYFLD_SAR_INJ_PIN_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8112;"	d
CYFLD_SAR_INJ_PIN_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8112;"	d
CYFLD_SAR_INJ_PORT_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8113;"	d
CYFLD_SAR_INJ_PORT_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8113;"	d
CYFLD_SAR_INJ_PORT_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8114;"	d
CYFLD_SAR_INJ_PORT_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8114;"	d
CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8143;"	d
CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8143;"	d
CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8144;"	d
CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8144;"	d
CYFLD_SAR_INJ_RANGE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8010;"	d
CYFLD_SAR_INJ_RANGE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8010;"	d
CYFLD_SAR_INJ_RANGE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8011;"	d
CYFLD_SAR_INJ_RANGE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8011;"	d
CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8102;"	d
CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8102;"	d
CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8103;"	d
CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8103;"	d
CYFLD_SAR_INJ_RANGE_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8061;"	d
CYFLD_SAR_INJ_RANGE_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8061;"	d
CYFLD_SAR_INJ_RANGE_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8062;"	d
CYFLD_SAR_INJ_RANGE_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8062;"	d
CYFLD_SAR_INJ_RANGE_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8044;"	d
CYFLD_SAR_INJ_RANGE_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8044;"	d
CYFLD_SAR_INJ_RANGE_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8045;"	d
CYFLD_SAR_INJ_RANGE_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8045;"	d
CYFLD_SAR_INJ_RANGE_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8027;"	d
CYFLD_SAR_INJ_RANGE_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8027;"	d
CYFLD_SAR_INJ_RANGE_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8028;"	d
CYFLD_SAR_INJ_RANGE_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8028;"	d
CYFLD_SAR_INJ_RESOLUTION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8124;"	d
CYFLD_SAR_INJ_RESOLUTION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8124;"	d
CYFLD_SAR_INJ_RESOLUTION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8125;"	d
CYFLD_SAR_INJ_RESOLUTION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8125;"	d
CYFLD_SAR_INJ_RESULT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8137;"	d
CYFLD_SAR_INJ_RESULT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8137;"	d
CYFLD_SAR_INJ_RESULT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8138;"	d
CYFLD_SAR_INJ_RESULT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8138;"	d
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8130;"	d
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8130;"	d
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8131;"	d
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8131;"	d
CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8141;"	d
CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8141;"	d
CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8142;"	d
CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8142;"	d
CYFLD_SAR_INJ_SATURATE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8008;"	d
CYFLD_SAR_INJ_SATURATE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8008;"	d
CYFLD_SAR_INJ_SATURATE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8009;"	d
CYFLD_SAR_INJ_SATURATE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8009;"	d
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8100;"	d
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8100;"	d
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8101;"	d
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8101;"	d
CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8059;"	d
CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8059;"	d
CYFLD_SAR_INJ_SATURATE_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8060;"	d
CYFLD_SAR_INJ_SATURATE_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8060;"	d
CYFLD_SAR_INJ_SATURATE_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8042;"	d
CYFLD_SAR_INJ_SATURATE_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8042;"	d
CYFLD_SAR_INJ_SATURATE_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8043;"	d
CYFLD_SAR_INJ_SATURATE_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8043;"	d
CYFLD_SAR_INJ_SATURATE_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8025;"	d
CYFLD_SAR_INJ_SATURATE_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8025;"	d
CYFLD_SAR_INJ_SATURATE_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8026;"	d
CYFLD_SAR_INJ_SATURATE_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8026;"	d
CYFLD_SAR_INJ_START_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8134;"	d
CYFLD_SAR_INJ_START_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8134;"	d
CYFLD_SAR_INJ_START_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8135;"	d
CYFLD_SAR_INJ_START_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8135;"	d
CYFLD_SAR_INJ_TAILGATING__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8132;"	d
CYFLD_SAR_INJ_TAILGATING__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8132;"	d
CYFLD_SAR_INJ_TAILGATING__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8133;"	d
CYFLD_SAR_INJ_TAILGATING__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8133;"	d
CYFLD_SAR_LEFT_ALIGN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7826;"	d
CYFLD_SAR_LEFT_ALIGN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7826;"	d
CYFLD_SAR_LEFT_ALIGN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7827;"	d
CYFLD_SAR_LEFT_ALIGN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7827;"	d
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8214;"	d
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8214;"	d
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8215;"	d
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8215;"	d
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8216;"	d
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8216;"	d
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8217;"	d
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8217;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8188;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8188;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8189;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8189;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8184;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8184;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8185;"	d
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8185;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8190;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8190;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8191;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8191;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8186;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8186;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8187;"	d
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8187;"	d
CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8164;"	d
CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8164;"	d
CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8165;"	d
CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8165;"	d
CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8148;"	d
CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8148;"	d
CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8149;"	d
CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8149;"	d
CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8166;"	d
CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8166;"	d
CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8167;"	d
CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8167;"	d
CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8150;"	d
CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8150;"	d
CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8151;"	d
CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8151;"	d
CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8168;"	d
CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8168;"	d
CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8169;"	d
CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8169;"	d
CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8152;"	d
CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8152;"	d
CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8153;"	d
CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8153;"	d
CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8170;"	d
CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8170;"	d
CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8171;"	d
CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8171;"	d
CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8154;"	d
CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8154;"	d
CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8155;"	d
CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8155;"	d
CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8200;"	d
CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8200;"	d
CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8201;"	d
CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8201;"	d
CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8210;"	d
CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8210;"	d
CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8211;"	d
CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8211;"	d
CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8172;"	d
CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8172;"	d
CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8173;"	d
CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8173;"	d
CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8156;"	d
CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8156;"	d
CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8157;"	d
CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8157;"	d
CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8202;"	d
CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8202;"	d
CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8203;"	d
CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8203;"	d
CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8212;"	d
CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8212;"	d
CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8213;"	d
CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8213;"	d
CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8174;"	d
CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8174;"	d
CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8175;"	d
CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8175;"	d
CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8158;"	d
CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8158;"	d
CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8159;"	d
CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8159;"	d
CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8204;"	d
CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8204;"	d
CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8205;"	d
CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8205;"	d
CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8176;"	d
CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8176;"	d
CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8177;"	d
CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8177;"	d
CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8160;"	d
CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8160;"	d
CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8161;"	d
CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8161;"	d
CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8206;"	d
CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8206;"	d
CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8207;"	d
CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8207;"	d
CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8178;"	d
CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8178;"	d
CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8179;"	d
CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8179;"	d
CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8162;"	d
CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8162;"	d
CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8163;"	d
CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8163;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8196;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8196;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8197;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8197;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8192;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8192;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8193;"	d
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8193;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8198;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8198;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8199;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8199;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8194;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8194;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8195;"	d
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8195;"	d
CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8182;"	d
CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8182;"	d
CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8183;"	d
CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8183;"	d
CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8180;"	d
CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8180;"	d
CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8181;"	d
CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8181;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8240;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8240;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8241;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8241;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8242;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8242;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8243;"	d
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8243;"	d
CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8220;"	d
CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8220;"	d
CYFLD_SAR_MUX_HW_CTRL_P0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8221;"	d
CYFLD_SAR_MUX_HW_CTRL_P0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8221;"	d
CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8222;"	d
CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8222;"	d
CYFLD_SAR_MUX_HW_CTRL_P1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8223;"	d
CYFLD_SAR_MUX_HW_CTRL_P1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8223;"	d
CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8224;"	d
CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8224;"	d
CYFLD_SAR_MUX_HW_CTRL_P2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8225;"	d
CYFLD_SAR_MUX_HW_CTRL_P2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8225;"	d
CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8226;"	d
CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8226;"	d
CYFLD_SAR_MUX_HW_CTRL_P3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8227;"	d
CYFLD_SAR_MUX_HW_CTRL_P3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8227;"	d
CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8228;"	d
CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8228;"	d
CYFLD_SAR_MUX_HW_CTRL_P4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8229;"	d
CYFLD_SAR_MUX_HW_CTRL_P4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8229;"	d
CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8230;"	d
CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8230;"	d
CYFLD_SAR_MUX_HW_CTRL_P5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8231;"	d
CYFLD_SAR_MUX_HW_CTRL_P5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8231;"	d
CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8232;"	d
CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8232;"	d
CYFLD_SAR_MUX_HW_CTRL_P6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8233;"	d
CYFLD_SAR_MUX_HW_CTRL_P6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8233;"	d
CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8234;"	d
CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8234;"	d
CYFLD_SAR_MUX_HW_CTRL_P7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8235;"	d
CYFLD_SAR_MUX_HW_CTRL_P7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8235;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8244;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8244;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8245;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8245;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8246;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8246;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8247;"	d
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8247;"	d
CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8238;"	d
CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8238;"	d
CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8239;"	d
CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8239;"	d
CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8236;"	d
CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8236;"	d
CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8237;"	d
CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8237;"	d
CYFLD_SAR_NEG_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7783;"	d
CYFLD_SAR_NEG_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7783;"	d
CYFLD_SAR_NEG_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7784;"	d
CYFLD_SAR_NEG_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7784;"	d
CYFLD_SAR_OVERFLOW_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8000;"	d
CYFLD_SAR_OVERFLOW_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8000;"	d
CYFLD_SAR_OVERFLOW_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8001;"	d
CYFLD_SAR_OVERFLOW_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8001;"	d
CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8092;"	d
CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8092;"	d
CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8093;"	d
CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8093;"	d
CYFLD_SAR_OVERFLOW_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8051;"	d
CYFLD_SAR_OVERFLOW_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8051;"	d
CYFLD_SAR_OVERFLOW_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8052;"	d
CYFLD_SAR_OVERFLOW_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8052;"	d
CYFLD_SAR_OVERFLOW_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8034;"	d
CYFLD_SAR_OVERFLOW_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8034;"	d
CYFLD_SAR_OVERFLOW_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8035;"	d
CYFLD_SAR_OVERFLOW_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8035;"	d
CYFLD_SAR_OVERFLOW_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8017;"	d
CYFLD_SAR_OVERFLOW_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8017;"	d
CYFLD_SAR_OVERFLOW_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8018;"	d
CYFLD_SAR_OVERFLOW_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8018;"	d
CYFLD_SAR_PIN_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7896;"	d
CYFLD_SAR_PIN_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7896;"	d
CYFLD_SAR_PIN_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7897;"	d
CYFLD_SAR_PIN_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7897;"	d
CYFLD_SAR_PORT_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7898;"	d
CYFLD_SAR_PORT_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7898;"	d
CYFLD_SAR_PORT_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7899;"	d
CYFLD_SAR_PORT_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7899;"	d
CYFLD_SAR_PWR_CTRL_VREF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7795;"	d
CYFLD_SAR_PWR_CTRL_VREF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7795;"	d
CYFLD_SAR_PWR_CTRL_VREF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7796;"	d
CYFLD_SAR_PWR_CTRL_VREF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7796;"	d
CYFLD_SAR_RANGE_COND__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7866;"	d
CYFLD_SAR_RANGE_COND__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7866;"	d
CYFLD_SAR_RANGE_COND__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7867;"	d
CYFLD_SAR_RANGE_COND__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7867;"	d
CYFLD_SAR_RANGE_HIGH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7863;"	d
CYFLD_SAR_RANGE_HIGH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7863;"	d
CYFLD_SAR_RANGE_HIGH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7864;"	d
CYFLD_SAR_RANGE_HIGH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7864;"	d
CYFLD_SAR_RANGE_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7960;"	d
CYFLD_SAR_RANGE_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7960;"	d
CYFLD_SAR_RANGE_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7961;"	d
CYFLD_SAR_RANGE_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7961;"	d
CYFLD_SAR_RANGE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8078;"	d
CYFLD_SAR_RANGE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8078;"	d
CYFLD_SAR_RANGE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8079;"	d
CYFLD_SAR_RANGE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8079;"	d
CYFLD_SAR_RANGE_LOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7861;"	d
CYFLD_SAR_RANGE_LOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7861;"	d
CYFLD_SAR_RANGE_LOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7862;"	d
CYFLD_SAR_RANGE_LOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7862;"	d
CYFLD_SAR_RANGE_MASKED_RED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8108;"	d
CYFLD_SAR_RANGE_MASKED_RED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8108;"	d
CYFLD_SAR_RANGE_MASKED_RED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8109;"	d
CYFLD_SAR_RANGE_MASKED_RED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8109;"	d
CYFLD_SAR_RANGE_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8087;"	d
CYFLD_SAR_RANGE_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8087;"	d
CYFLD_SAR_RANGE_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8088;"	d
CYFLD_SAR_RANGE_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8088;"	d
CYFLD_SAR_RANGE_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8084;"	d
CYFLD_SAR_RANGE_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8084;"	d
CYFLD_SAR_RANGE_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8085;"	d
CYFLD_SAR_RANGE_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8085;"	d
CYFLD_SAR_RANGE_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8081;"	d
CYFLD_SAR_RANGE_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8081;"	d
CYFLD_SAR_RANGE_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8082;"	d
CYFLD_SAR_RANGE_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8082;"	d
CYFLD_SAR_RESOLUTION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7910;"	d
CYFLD_SAR_RESOLUTION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7910;"	d
CYFLD_SAR_RESOLUTION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7911;"	d
CYFLD_SAR_RESOLUTION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7911;"	d
CYFLD_SAR_RESULT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7956;"	d
CYFLD_SAR_RESULT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7956;"	d
CYFLD_SAR_RESULT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7957;"	d
CYFLD_SAR_RESULT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7957;"	d
CYFLD_SAR_SAMPLE_TIME0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7851;"	d
CYFLD_SAR_SAMPLE_TIME0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7851;"	d
CYFLD_SAR_SAMPLE_TIME0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7852;"	d
CYFLD_SAR_SAMPLE_TIME0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7852;"	d
CYFLD_SAR_SAMPLE_TIME1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7853;"	d
CYFLD_SAR_SAMPLE_TIME1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7853;"	d
CYFLD_SAR_SAMPLE_TIME1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7854;"	d
CYFLD_SAR_SAMPLE_TIME1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7854;"	d
CYFLD_SAR_SAMPLE_TIME2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7856;"	d
CYFLD_SAR_SAMPLE_TIME2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7856;"	d
CYFLD_SAR_SAMPLE_TIME2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7857;"	d
CYFLD_SAR_SAMPLE_TIME2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7857;"	d
CYFLD_SAR_SAMPLE_TIME3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7858;"	d
CYFLD_SAR_SAMPLE_TIME3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7858;"	d
CYFLD_SAR_SAMPLE_TIME3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7859;"	d
CYFLD_SAR_SAMPLE_TIME3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7859;"	d
CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7916;"	d
CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7916;"	d
CYFLD_SAR_SAMPLE_TIME_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7917;"	d
CYFLD_SAR_SAMPLE_TIME_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7917;"	d
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7793;"	d
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7793;"	d
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7794;"	d
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7794;"	d
CYFLD_SAR_SATURATE_INTR_MIR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7958;"	d
CYFLD_SAR_SATURATE_INTR_MIR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7958;"	d
CYFLD_SAR_SATURATE_INTR_MIR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7959;"	d
CYFLD_SAR_SATURATE_INTR_MIR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7959;"	d
CYFLD_SAR_SATURATE_INTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8066;"	d
CYFLD_SAR_SATURATE_INTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8066;"	d
CYFLD_SAR_SATURATE_INTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8067;"	d
CYFLD_SAR_SATURATE_INTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8067;"	d
CYFLD_SAR_SATURATE_MASKED_RED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8106;"	d
CYFLD_SAR_SATURATE_MASKED_RED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8106;"	d
CYFLD_SAR_SATURATE_MASKED_RED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8107;"	d
CYFLD_SAR_SATURATE_MASKED_RED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8107;"	d
CYFLD_SAR_SATURATE_MASKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8075;"	d
CYFLD_SAR_SATURATE_MASKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8075;"	d
CYFLD_SAR_SATURATE_MASKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8076;"	d
CYFLD_SAR_SATURATE_MASKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8076;"	d
CYFLD_SAR_SATURATE_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8072;"	d
CYFLD_SAR_SATURATE_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8072;"	d
CYFLD_SAR_SATURATE_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8073;"	d
CYFLD_SAR_SATURATE_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8073;"	d
CYFLD_SAR_SATURATE_SET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8069;"	d
CYFLD_SAR_SATURATE_SET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8069;"	d
CYFLD_SAR_SATURATE_SET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8070;"	d
CYFLD_SAR_SATURATE_SET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8070;"	d
CYFLD_SAR_SEL_CSEL_DFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7887;"	d
CYFLD_SAR_SEL_CSEL_DFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7887;"	d
CYFLD_SAR_SEL_CSEL_DFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7888;"	d
CYFLD_SAR_SEL_CSEL_DFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7888;"	d
CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7828;"	d
CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7828;"	d
CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7829;"	d
CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7829;"	d
CYFLD_SAR_SPARE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7801;"	d
CYFLD_SAR_SPARE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7801;"	d
CYFLD_SAR_SPARE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7802;"	d
CYFLD_SAR_SPARE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7802;"	d
CYFLD_SAR_SUB_RESOLUTION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7822;"	d
CYFLD_SAR_SUB_RESOLUTION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7822;"	d
CYFLD_SAR_SUB_RESOLUTION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7823;"	d
CYFLD_SAR_SUB_RESOLUTION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7823;"	d
CYFLD_SAR_SWITCH_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7817;"	d
CYFLD_SAR_SWITCH_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7817;"	d
CYFLD_SAR_SWITCH_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7818;"	d
CYFLD_SAR_SWITCH_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7818;"	d
CYFLD_SAR_SW_VREF_NEG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7988;"	d
CYFLD_SAR_SW_VREF_NEG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7988;"	d
CYFLD_SAR_SW_VREF_NEG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7989;"	d
CYFLD_SAR_SW_VREF_NEG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7989;"	d
CYFLD_SAR_TRIMUNIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8255;"	d
CYFLD_SAR_TRIMUNIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8255;"	d
CYFLD_SAR_TRIMUNIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8256;"	d
CYFLD_SAR_TRIMUNIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8256;"	d
CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7781;"	d
CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7781;"	d
CYFLD_SAR_VREF_BYP_CAP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7782;"	d
CYFLD_SAR_VREF_BYP_CAP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7782;"	d
CYFLD_SAR_VREF_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7771;"	d
CYFLD_SAR_VREF_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7771;"	d
CYFLD_SAR_VREF_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7772;"	d
CYFLD_SAR_VREF_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7772;"	d
CYFLD_SAR_WORK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7936;"	d
CYFLD_SAR_WORK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7936;"	d
CYFLD_SAR_WORK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7937;"	d
CYFLD_SAR_WORK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7937;"	d
CYFLD_SAR_WOUND_RESOLUTION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8258;"	d
CYFLD_SAR_WOUND_RESOLUTION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8258;"	d
CYFLD_SAR_WOUND_RESOLUTION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8259;"	d
CYFLD_SAR_WOUND_RESOLUTION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8259;"	d
CYFLD_SCB_ADDR_ACCEPT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5404;"	d
CYFLD_SCB_ADDR_ACCEPT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5404;"	d
CYFLD_SCB_ADDR_ACCEPT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5405;"	d
CYFLD_SCB_ADDR_ACCEPT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5405;"	d
CYFLD_SCB_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5580;"	d
CYFLD_SCB_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5580;"	d
CYFLD_SCB_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5581;"	d
CYFLD_SCB_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5581;"	d
CYFLD_SCB_BASE_EZ_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5452;"	d
CYFLD_SCB_BASE_EZ_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5452;"	d
CYFLD_SCB_BASE_EZ_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5453;"	d
CYFLD_SCB_BASE_EZ_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5453;"	d
CYFLD_SCB_BAUD_DETECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5712;"	d
CYFLD_SCB_BAUD_DETECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5712;"	d
CYFLD_SCB_BAUD_DETECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5713;"	d
CYFLD_SCB_BAUD_DETECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5713;"	d
CYFLD_SCB_BLOCKED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5692;"	d
CYFLD_SCB_BLOCKED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5692;"	d
CYFLD_SCB_BLOCKED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5693;"	d
CYFLD_SCB_BLOCKED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5693;"	d
CYFLD_SCB_BLOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5406;"	d
CYFLD_SCB_BLOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5406;"	d
CYFLD_SCB_BLOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5407;"	d
CYFLD_SCB_BLOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5407;"	d
CYFLD_SCB_BREAK_DETECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5714;"	d
CYFLD_SCB_BREAK_DETECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5714;"	d
CYFLD_SCB_BREAK_DETECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5715;"	d
CYFLD_SCB_BREAK_DETECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5715;"	d
CYFLD_SCB_BREAK_WIDTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5477;"	d
CYFLD_SCB_BREAK_WIDTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5477;"	d
CYFLD_SCB_BREAK_WIDTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5478;"	d
CYFLD_SCB_BREAK_WIDTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5478;"	d
CYFLD_SCB_BR_COUNTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5480;"	d
CYFLD_SCB_BR_COUNTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5480;"	d
CYFLD_SCB_BR_COUNTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5481;"	d
CYFLD_SCB_BR_COUNTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5481;"	d
CYFLD_SCB_BUS_BUSY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5446;"	d
CYFLD_SCB_BUS_BUSY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5446;"	d
CYFLD_SCB_BUS_BUSY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5447;"	d
CYFLD_SCB_BUS_BUSY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5447;"	d
CYFLD_SCB_BYTE_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5402;"	d
CYFLD_SCB_BYTE_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5402;"	d
CYFLD_SCB_BYTE_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5403;"	d
CYFLD_SCB_BYTE_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5403;"	d
CYFLD_SCB_CLEAR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5558;"	d
CYFLD_SCB_CLEAR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5558;"	d
CYFLD_SCB_CLEAR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5559;"	d
CYFLD_SCB_CLEAR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5559;"	d
CYFLD_SCB_CONTINUOUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5419;"	d
CYFLD_SCB_CONTINUOUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5419;"	d
CYFLD_SCB_CONTINUOUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5420;"	d
CYFLD_SCB_CONTINUOUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5420;"	d
CYFLD_SCB_CPHA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5423;"	d
CYFLD_SCB_CPHA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5423;"	d
CYFLD_SCB_CPHA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5424;"	d
CYFLD_SCB_CPHA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5424;"	d
CYFLD_SCB_CPOL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5425;"	d
CYFLD_SCB_CPOL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5425;"	d
CYFLD_SCB_CPOL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5426;"	d
CYFLD_SCB_CPOL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5426;"	d
CYFLD_SCB_CTS_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5489;"	d
CYFLD_SCB_CTS_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5489;"	d
CYFLD_SCB_CTS_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5490;"	d
CYFLD_SCB_CTS_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5490;"	d
CYFLD_SCB_CTS_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5487;"	d
CYFLD_SCB_CTS_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5487;"	d
CYFLD_SCB_CTS_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5488;"	d
CYFLD_SCB_CTS_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5488;"	d
CYFLD_SCB_CURR_EZ_ADDR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5450;"	d
CYFLD_SCB_CURR_EZ_ADDR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5450;"	d
CYFLD_SCB_CURR_EZ_ADDR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5451;"	d
CYFLD_SCB_CURR_EZ_ADDR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5451;"	d
CYFLD_SCB_DATA_WIDTH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5553;"	d
CYFLD_SCB_DATA_WIDTH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5553;"	d
CYFLD_SCB_DATA_WIDTH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5554;"	d
CYFLD_SCB_DATA_WIDTH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5554;"	d
CYFLD_SCB_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5572;"	d
CYFLD_SCB_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5572;"	d
CYFLD_SCB_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5573;"	d
CYFLD_SCB_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5573;"	d
CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5469;"	d
CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5469;"	d
CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5470;"	d
CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5470;"	d
CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5467;"	d
CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5467;"	d
CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5468;"	d
CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5468;"	d
CYFLD_SCB_EC_AM_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5396;"	d
CYFLD_SCB_EC_AM_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5396;"	d
CYFLD_SCB_EC_AM_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5397;"	d
CYFLD_SCB_EC_AM_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5397;"	d
CYFLD_SCB_EC_BUSY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5416;"	d
CYFLD_SCB_EC_BUSY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5416;"	d
CYFLD_SCB_EC_BUSY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5417;"	d
CYFLD_SCB_EC_BUSY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5417;"	d
CYFLD_SCB_EC_OP_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5398;"	d
CYFLD_SCB_EC_OP_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5398;"	d
CYFLD_SCB_EC_OP_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5399;"	d
CYFLD_SCB_EC_OP_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5399;"	d
CYFLD_SCB_EMPTY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5686;"	d
CYFLD_SCB_EMPTY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5686;"	d
CYFLD_SCB_EMPTY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5687;"	d
CYFLD_SCB_EMPTY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5687;"	d
CYFLD_SCB_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5413;"	d
CYFLD_SCB_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5413;"	d
CYFLD_SCB_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5414;"	d
CYFLD_SCB_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5414;"	d
CYFLD_SCB_EZ_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5587;"	d
CYFLD_SCB_EZ_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5587;"	d
CYFLD_SCB_EZ_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5588;"	d
CYFLD_SCB_EZ_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5588;"	d
CYFLD_SCB_EZ_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5400;"	d
CYFLD_SCB_EZ_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5400;"	d
CYFLD_SCB_EZ_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5401;"	d
CYFLD_SCB_EZ_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5401;"	d
CYFLD_SCB_EZ_READ_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5640;"	d
CYFLD_SCB_EZ_READ_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5640;"	d
CYFLD_SCB_EZ_READ_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5641;"	d
CYFLD_SCB_EZ_READ_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5641;"	d
CYFLD_SCB_EZ_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5636;"	d
CYFLD_SCB_EZ_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5636;"	d
CYFLD_SCB_EZ_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5637;"	d
CYFLD_SCB_EZ_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5637;"	d
CYFLD_SCB_EZ_WRITE_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5638;"	d
CYFLD_SCB_EZ_WRITE_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5638;"	d
CYFLD_SCB_EZ_WRITE_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5639;"	d
CYFLD_SCB_EZ_WRITE_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5639;"	d
CYFLD_SCB_FRAME_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5708;"	d
CYFLD_SCB_FRAME_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5708;"	d
CYFLD_SCB_FRAME_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5709;"	d
CYFLD_SCB_FRAME_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5709;"	d
CYFLD_SCB_FREEZE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5560;"	d
CYFLD_SCB_FREEZE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5560;"	d
CYFLD_SCB_FREEZE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5561;"	d
CYFLD_SCB_FREEZE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5561;"	d
CYFLD_SCB_FULL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5706;"	d
CYFLD_SCB_FULL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5706;"	d
CYFLD_SCB_FULL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5707;"	d
CYFLD_SCB_FULL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5707;"	d
CYFLD_SCB_HIGH_PHASE_OVS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5492;"	d
CYFLD_SCB_HIGH_PHASE_OVS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5492;"	d
CYFLD_SCB_HIGH_PHASE_OVS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5493;"	d
CYFLD_SCB_HIGH_PHASE_OVS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5493;"	d
CYFLD_SCB_I2C_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5652;"	d
CYFLD_SCB_I2C_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5652;"	d
CYFLD_SCB_I2C_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5653;"	d
CYFLD_SCB_I2C_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5653;"	d
CYFLD_SCB_I2C_ADDR_MATCH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5668;"	d
CYFLD_SCB_I2C_ADDR_MATCH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5668;"	d
CYFLD_SCB_I2C_ADDR_MATCH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5669;"	d
CYFLD_SCB_I2C_ADDR_MATCH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5669;"	d
CYFLD_SCB_I2C_ARB_LOST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5648;"	d
CYFLD_SCB_I2C_ARB_LOST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5648;"	d
CYFLD_SCB_I2C_ARB_LOST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5649;"	d
CYFLD_SCB_I2C_ARB_LOST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5649;"	d
CYFLD_SCB_I2C_BUS_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5656;"	d
CYFLD_SCB_I2C_BUS_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5656;"	d
CYFLD_SCB_I2C_BUS_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5657;"	d
CYFLD_SCB_I2C_BUS_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5657;"	d
CYFLD_SCB_I2C_EC_BUSY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5513;"	d
CYFLD_SCB_I2C_EC_BUSY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5513;"	d
CYFLD_SCB_I2C_EC_BUSY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5514;"	d
CYFLD_SCB_I2C_EC_BUSY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5514;"	d
CYFLD_SCB_I2C_EC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5629;"	d
CYFLD_SCB_I2C_EC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5629;"	d
CYFLD_SCB_I2C_EC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5630;"	d
CYFLD_SCB_I2C_EC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5630;"	d
CYFLD_SCB_I2C_GENERAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5670;"	d
CYFLD_SCB_I2C_GENERAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5670;"	d
CYFLD_SCB_I2C_GENERAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5671;"	d
CYFLD_SCB_I2C_GENERAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5671;"	d
CYFLD_SCB_I2C_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5650;"	d
CYFLD_SCB_I2C_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5650;"	d
CYFLD_SCB_I2C_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5651;"	d
CYFLD_SCB_I2C_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5651;"	d
CYFLD_SCB_I2C_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5666;"	d
CYFLD_SCB_I2C_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5666;"	d
CYFLD_SCB_I2C_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5667;"	d
CYFLD_SCB_I2C_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5667;"	d
CYFLD_SCB_I2C_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5654;"	d
CYFLD_SCB_I2C_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5654;"	d
CYFLD_SCB_I2C_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5655;"	d
CYFLD_SCB_I2C_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5655;"	d
CYFLD_SCB_I2C_WRITE_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5664;"	d
CYFLD_SCB_I2C_WRITE_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5664;"	d
CYFLD_SCB_I2C_WRITE_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5665;"	d
CYFLD_SCB_I2C_WRITE_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5665;"	d
CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5427;"	d
CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5427;"	d
CYFLD_SCB_LATE_MISO_SAMPLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5428;"	d
CYFLD_SCB_LATE_MISO_SAMPLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5428;"	d
CYFLD_SCB_LIN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5473;"	d
CYFLD_SCB_LIN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5473;"	d
CYFLD_SCB_LIN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5474;"	d
CYFLD_SCB_LIN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5474;"	d
CYFLD_SCB_LOOPBACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5439;"	d
CYFLD_SCB_LOOPBACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5439;"	d
CYFLD_SCB_LOOPBACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5440;"	d
CYFLD_SCB_LOOPBACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5440;"	d
CYFLD_SCB_LOW_PHASE_OVS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5494;"	d
CYFLD_SCB_LOW_PHASE_OVS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5494;"	d
CYFLD_SCB_LOW_PHASE_OVS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5495;"	d
CYFLD_SCB_LOW_PHASE_OVS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5495;"	d
CYFLD_SCB_MASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5582;"	d
CYFLD_SCB_MASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5582;"	d
CYFLD_SCB_MASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5583;"	d
CYFLD_SCB_MASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5583;"	d
CYFLD_SCB_MASTER_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5443;"	d
CYFLD_SCB_MASTER_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5443;"	d
CYFLD_SCB_MASTER_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5444;"	d
CYFLD_SCB_MASTER_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5444;"	d
CYFLD_SCB_MEDIAN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5575;"	d
CYFLD_SCB_MEDIAN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5575;"	d
CYFLD_SCB_MEDIAN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5576;"	d
CYFLD_SCB_MEDIAN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5576;"	d
CYFLD_SCB_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5408;"	d
CYFLD_SCB_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5408;"	d
CYFLD_SCB_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5409;"	d
CYFLD_SCB_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5409;"	d
CYFLD_SCB_MP_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5471;"	d
CYFLD_SCB_MP_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5471;"	d
CYFLD_SCB_MP_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5472;"	d
CYFLD_SCB_MP_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5472;"	d
CYFLD_SCB_MSB_FIRST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5555;"	d
CYFLD_SCB_MSB_FIRST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5555;"	d
CYFLD_SCB_MSB_FIRST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5556;"	d
CYFLD_SCB_MSB_FIRST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5556;"	d
CYFLD_SCB_M_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5524;"	d
CYFLD_SCB_M_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5524;"	d
CYFLD_SCB_M_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5525;"	d
CYFLD_SCB_M_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5525;"	d
CYFLD_SCB_M_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5526;"	d
CYFLD_SCB_M_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5526;"	d
CYFLD_SCB_M_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5527;"	d
CYFLD_SCB_M_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5527;"	d
CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5498;"	d
CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5498;"	d
CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5499;"	d
CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5499;"	d
CYFLD_SCB_M_READY_DATA_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5496;"	d
CYFLD_SCB_M_READY_DATA_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5496;"	d
CYFLD_SCB_M_READY_DATA_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5497;"	d
CYFLD_SCB_M_READY_DATA_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5497;"	d
CYFLD_SCB_M_READ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5517;"	d
CYFLD_SCB_M_READ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5517;"	d
CYFLD_SCB_M_READ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5518;"	d
CYFLD_SCB_M_READ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5518;"	d
CYFLD_SCB_M_START_ON_IDLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5522;"	d
CYFLD_SCB_M_START_ON_IDLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5522;"	d
CYFLD_SCB_M_START_ON_IDLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5523;"	d
CYFLD_SCB_M_START_ON_IDLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5523;"	d
CYFLD_SCB_M_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5520;"	d
CYFLD_SCB_M_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5520;"	d
CYFLD_SCB_M_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5521;"	d
CYFLD_SCB_M_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5521;"	d
CYFLD_SCB_M_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5528;"	d
CYFLD_SCB_M_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5528;"	d
CYFLD_SCB_M_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5529;"	d
CYFLD_SCB_M_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5529;"	d
CYFLD_SCB_M__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5621;"	d
CYFLD_SCB_M__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5621;"	d
CYFLD_SCB_M__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5622;"	d
CYFLD_SCB_M__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5622;"	d
CYFLD_SCB_NOT_EMPTY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5704;"	d
CYFLD_SCB_NOT_EMPTY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5704;"	d
CYFLD_SCB_NOT_EMPTY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5705;"	d
CYFLD_SCB_NOT_EMPTY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5705;"	d
CYFLD_SCB_NOT_FULL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5684;"	d
CYFLD_SCB_NOT_FULL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5684;"	d
CYFLD_SCB_NOT_FULL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5685;"	d
CYFLD_SCB_NOT_FULL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5685;"	d
CYFLD_SCB_OVERFLOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5688;"	d
CYFLD_SCB_OVERFLOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5688;"	d
CYFLD_SCB_OVERFLOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5689;"	d
CYFLD_SCB_OVERFLOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5689;"	d
CYFLD_SCB_OVS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5394;"	d
CYFLD_SCB_OVS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5394;"	d
CYFLD_SCB_OVS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5395;"	d
CYFLD_SCB_OVS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5395;"	d
CYFLD_SCB_PARITY_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5460;"	d
CYFLD_SCB_PARITY_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5460;"	d
CYFLD_SCB_PARITY_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5461;"	d
CYFLD_SCB_PARITY_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5461;"	d
CYFLD_SCB_PARITY_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5710;"	d
CYFLD_SCB_PARITY_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5710;"	d
CYFLD_SCB_PARITY_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5711;"	d
CYFLD_SCB_PARITY_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5711;"	d
CYFLD_SCB_PARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5458;"	d
CYFLD_SCB_PARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5458;"	d
CYFLD_SCB_PARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5459;"	d
CYFLD_SCB_PARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5459;"	d
CYFLD_SCB_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5465;"	d
CYFLD_SCB_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5465;"	d
CYFLD_SCB_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5466;"	d
CYFLD_SCB_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5466;"	d
CYFLD_SCB_RD_PTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5567;"	d
CYFLD_SCB_RD_PTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5567;"	d
CYFLD_SCB_RD_PTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5568;"	d
CYFLD_SCB_RD_PTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5568;"	d
CYFLD_SCB_RETRY_ON_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5462;"	d
CYFLD_SCB_RETRY_ON_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5462;"	d
CYFLD_SCB_RETRY_ON_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5463;"	d
CYFLD_SCB_RETRY_ON_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5463;"	d
CYFLD_SCB_RTS_POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5485;"	d
CYFLD_SCB_RTS_POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5485;"	d
CYFLD_SCB_RTS_POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5486;"	d
CYFLD_SCB_RTS_POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5486;"	d
CYFLD_SCB_RX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5627;"	d
CYFLD_SCB_RX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5627;"	d
CYFLD_SCB_RX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5628;"	d
CYFLD_SCB_RX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5628;"	d
CYFLD_SCB_SCLK_CONTINUOUS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5429;"	d
CYFLD_SCB_SCLK_CONTINUOUS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5429;"	d
CYFLD_SCB_SCLK_CONTINUOUS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5430;"	d
CYFLD_SCB_SCLK_CONTINUOUS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5430;"	d
CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5542;"	d
CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5542;"	d
CYFLD_SCB_SCL_IN_FILT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5543;"	d
CYFLD_SCB_SCL_IN_FILT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5543;"	d
CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5540;"	d
CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5540;"	d
CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5541;"	d
CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5541;"	d
CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5538;"	d
CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5538;"	d
CYFLD_SCB_SDA_IN_FILT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5539;"	d
CYFLD_SCB_SDA_IN_FILT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5539;"	d
CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5536;"	d
CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5536;"	d
CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5537;"	d
CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5537;"	d
CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5544;"	d
CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5544;"	d
CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5545;"	d
CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5545;"	d
CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5546;"	d
CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5546;"	d
CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5547;"	d
CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5547;"	d
CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5548;"	d
CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5548;"	d
CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5549;"	d
CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5549;"	d
CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5550;"	d
CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5550;"	d
CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5551;"	d
CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5551;"	d
CYFLD_SCB_SELECT_PRECEDE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5421;"	d
CYFLD_SCB_SELECT_PRECEDE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5421;"	d
CYFLD_SCB_SELECT_PRECEDE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5422;"	d
CYFLD_SCB_SELECT_PRECEDE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5422;"	d
CYFLD_SCB_SKIP_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5475;"	d
CYFLD_SCB_SKIP_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5475;"	d
CYFLD_SCB_SKIP_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5476;"	d
CYFLD_SCB_SKIP_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5476;"	d
CYFLD_SCB_SLAVE_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5510;"	d
CYFLD_SCB_SLAVE_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5510;"	d
CYFLD_SCB_SLAVE_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5511;"	d
CYFLD_SCB_SLAVE_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5511;"	d
CYFLD_SCB_SLAVE_SELECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5441;"	d
CYFLD_SCB_SLAVE_SELECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5441;"	d
CYFLD_SCB_SLAVE_SELECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5442;"	d
CYFLD_SCB_SLAVE_SELECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5442;"	d
CYFLD_SCB_SPI_BUS_ERROR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5676;"	d
CYFLD_SCB_SPI_BUS_ERROR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5676;"	d
CYFLD_SCB_SPI_BUS_ERROR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5677;"	d
CYFLD_SCB_SPI_BUS_ERROR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5677;"	d
CYFLD_SCB_SPI_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5658;"	d
CYFLD_SCB_SPI_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5658;"	d
CYFLD_SCB_SPI_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5659;"	d
CYFLD_SCB_SPI_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5659;"	d
CYFLD_SCB_SPI_EC_BUSY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5448;"	d
CYFLD_SCB_SPI_EC_BUSY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5448;"	d
CYFLD_SCB_SPI_EC_BUSY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5449;"	d
CYFLD_SCB_SPI_EC_BUSY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5449;"	d
CYFLD_SCB_SPI_EC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5631;"	d
CYFLD_SCB_SPI_EC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5631;"	d
CYFLD_SCB_SPI_EC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5632;"	d
CYFLD_SCB_SPI_EC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5632;"	d
CYFLD_SCB_SPI_EZ_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5674;"	d
CYFLD_SCB_SPI_EZ_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5674;"	d
CYFLD_SCB_SPI_EZ_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5675;"	d
CYFLD_SCB_SPI_EZ_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5675;"	d
CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5672;"	d
CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5672;"	d
CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5673;"	d
CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5673;"	d
CYFLD_SCB_SR_VALID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5565;"	d
CYFLD_SCB_SR_VALID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5565;"	d
CYFLD_SCB_SR_VALID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5566;"	d
CYFLD_SCB_SR_VALID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5566;"	d
CYFLD_SCB_SSEL_POLARITY0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5431;"	d
CYFLD_SCB_SSEL_POLARITY0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5431;"	d
CYFLD_SCB_SSEL_POLARITY0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5432;"	d
CYFLD_SCB_SSEL_POLARITY0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5432;"	d
CYFLD_SCB_SSEL_POLARITY1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5433;"	d
CYFLD_SCB_SSEL_POLARITY1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5433;"	d
CYFLD_SCB_SSEL_POLARITY1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5434;"	d
CYFLD_SCB_SSEL_POLARITY1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5434;"	d
CYFLD_SCB_SSEL_POLARITY2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5435;"	d
CYFLD_SCB_SSEL_POLARITY2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5435;"	d
CYFLD_SCB_SSEL_POLARITY2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5436;"	d
CYFLD_SCB_SSEL_POLARITY2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5436;"	d
CYFLD_SCB_SSEL_POLARITY3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5437;"	d
CYFLD_SCB_SSEL_POLARITY3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5437;"	d
CYFLD_SCB_SSEL_POLARITY3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5438;"	d
CYFLD_SCB_SSEL_POLARITY3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5438;"	d
CYFLD_SCB_STOP_BITS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5456;"	d
CYFLD_SCB_STOP_BITS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5456;"	d
CYFLD_SCB_STOP_BITS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5457;"	d
CYFLD_SCB_STOP_BITS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5457;"	d
CYFLD_SCB_S_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5531;"	d
CYFLD_SCB_S_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5531;"	d
CYFLD_SCB_S_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5532;"	d
CYFLD_SCB_S_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5532;"	d
CYFLD_SCB_S_GENERAL_IGNORE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5500;"	d
CYFLD_SCB_S_GENERAL_IGNORE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5500;"	d
CYFLD_SCB_S_GENERAL_IGNORE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5501;"	d
CYFLD_SCB_S_GENERAL_IGNORE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5501;"	d
CYFLD_SCB_S_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5533;"	d
CYFLD_SCB_S_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5533;"	d
CYFLD_SCB_S_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5534;"	d
CYFLD_SCB_S_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5534;"	d
CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5506;"	d
CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5506;"	d
CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5507;"	d
CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5507;"	d
CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5508;"	d
CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5508;"	d
CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5509;"	d
CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5509;"	d
CYFLD_SCB_S_READY_ADDR_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5502;"	d
CYFLD_SCB_S_READY_ADDR_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5502;"	d
CYFLD_SCB_S_READY_ADDR_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5503;"	d
CYFLD_SCB_S_READY_ADDR_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5503;"	d
CYFLD_SCB_S_READY_DATA_ACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5504;"	d
CYFLD_SCB_S_READY_DATA_ACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5504;"	d
CYFLD_SCB_S_READY_DATA_ACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5505;"	d
CYFLD_SCB_S_READY_DATA_ACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5505;"	d
CYFLD_SCB_S_READ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5515;"	d
CYFLD_SCB_S_READ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5515;"	d
CYFLD_SCB_S_READ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5516;"	d
CYFLD_SCB_S_READ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5516;"	d
CYFLD_SCB_S__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5623;"	d
CYFLD_SCB_S__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5623;"	d
CYFLD_SCB_S__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5624;"	d
CYFLD_SCB_S__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5624;"	d
CYFLD_SCB_TRIGGER_LEVEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5483;"	d
CYFLD_SCB_TRIGGER_LEVEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5483;"	d
CYFLD_SCB_TRIGGER_LEVEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5484;"	d
CYFLD_SCB_TRIGGER_LEVEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5484;"	d
CYFLD_SCB_TRIGGER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5682;"	d
CYFLD_SCB_TRIGGER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5682;"	d
CYFLD_SCB_TRIGGER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5683;"	d
CYFLD_SCB_TRIGGER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5683;"	d
CYFLD_SCB_TX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5625;"	d
CYFLD_SCB_TX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5625;"	d
CYFLD_SCB_TX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5626;"	d
CYFLD_SCB_TX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5626;"	d
CYFLD_SCB_UART_ARB_LOST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5698;"	d
CYFLD_SCB_UART_ARB_LOST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5698;"	d
CYFLD_SCB_UART_ARB_LOST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5699;"	d
CYFLD_SCB_UART_ARB_LOST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5699;"	d
CYFLD_SCB_UART_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5696;"	d
CYFLD_SCB_UART_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5696;"	d
CYFLD_SCB_UART_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5697;"	d
CYFLD_SCB_UART_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5697;"	d
CYFLD_SCB_UART_NACK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5694;"	d
CYFLD_SCB_UART_NACK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5694;"	d
CYFLD_SCB_UART_NACK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5695;"	d
CYFLD_SCB_UART_NACK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5695;"	d
CYFLD_SCB_UNDERFLOW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5690;"	d
CYFLD_SCB_UNDERFLOW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5690;"	d
CYFLD_SCB_UNDERFLOW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5691;"	d
CYFLD_SCB_UNDERFLOW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5691;"	d
CYFLD_SCB_USED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5563;"	d
CYFLD_SCB_USED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5563;"	d
CYFLD_SCB_USED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5564;"	d
CYFLD_SCB_USED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5564;"	d
CYFLD_SCB_WAKE_UP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5634;"	d
CYFLD_SCB_WAKE_UP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5634;"	d
CYFLD_SCB_WAKE_UP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5635;"	d
CYFLD_SCB_WAKE_UP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5635;"	d
CYFLD_SCB_WR_PTR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5569;"	d
CYFLD_SCB_WR_PTR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5569;"	d
CYFLD_SCB_WR_PTR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5570;"	d
CYFLD_SCB_WR_PTR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5570;"	d
CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	152;"	d
CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	152;"	d
CYFLD_SFLASH_ABS_TRIM_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	153;"	d
CYFLD_SFLASH_ABS_TRIM_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	153;"	d
CYFLD_SFLASH_ADDRESS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	100;"	d
CYFLD_SFLASH_ADDRESS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	100;"	d
CYFLD_SFLASH_ADDRESS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	101;"	d
CYFLD_SFLASH_ADDRESS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	101;"	d
CYFLD_SFLASH_BUMP_BALUM_HF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	69;"	d
CYFLD_SFLASH_BUMP_BALUM_HF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	69;"	d
CYFLD_SFLASH_BUMP_BALUM_HF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	70;"	d
CYFLD_SFLASH_BUMP_BALUM_HF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	70;"	d
CYFLD_SFLASH_BUMP_SY_FFFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	77;"	d
CYFLD_SFLASH_BUMP_SY_FFFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	77;"	d
CYFLD_SFLASH_BUMP_SY_FFFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	78;"	d
CYFLD_SFLASH_BUMP_SY_FFFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	78;"	d
CYFLD_SFLASH_BUMP_SY_LHV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	75;"	d
CYFLD_SFLASH_BUMP_SY_LHV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	75;"	d
CYFLD_SFLASH_BUMP_SY_LHV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	76;"	d
CYFLD_SFLASH_BUMP_SY_LHV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	76;"	d
CYFLD_SFLASH_BUMP_SY_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	73;"	d
CYFLD_SFLASH_BUMP_SY_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	73;"	d
CYFLD_SFLASH_BUMP_SY_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	74;"	d
CYFLD_SFLASH_BUMP_SY_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	74;"	d
CYFLD_SFLASH_BUMP_SY_VCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	71;"	d
CYFLD_SFLASH_BUMP_SY_VCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	71;"	d
CYFLD_SFLASH_BUMP_SY_VCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	72;"	d
CYFLD_SFLASH_BUMP_SY_VCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	72;"	d
CYFLD_SFLASH_BYTE_MEM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	217;"	d
CYFLD_SFLASH_BYTE_MEM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	217;"	d
CYFLD_SFLASH_BYTE_MEM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	218;"	d
CYFLD_SFLASH_BYTE_MEM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	218;"	d
CYFLD_SFLASH_CHI_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	137;"	d
CYFLD_SFLASH_CHI_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	137;"	d
CYFLD_SFLASH_CHI_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	138;"	d
CYFLD_SFLASH_CHI_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	138;"	d
CYFLD_SFLASH_CRI_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	135;"	d
CYFLD_SFLASH_CRI_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	135;"	d
CYFLD_SFLASH_CRI_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	136;"	d
CYFLD_SFLASH_CRI_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	136;"	d
CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	45;"	d
CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	45;"	d
CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	46;"	d
CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	46;"	d
CYFLD_SFLASH_CTRL_RPREF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	51;"	d
CYFLD_SFLASH_CTRL_RPREF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	51;"	d
CYFLD_SFLASH_CTRL_RPREF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	52;"	d
CYFLD_SFLASH_CTRL_RPREF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	52;"	d
CYFLD_SFLASH_CTRL_VDDL_XB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	49;"	d
CYFLD_SFLASH_CTRL_VDDL_XB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	49;"	d
CYFLD_SFLASH_CTRL_VDDL_XB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	50;"	d
CYFLD_SFLASH_CTRL_VDDL_XB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	50;"	d
CYFLD_SFLASH_CTRL_VDDL_XO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	47;"	d
CYFLD_SFLASH_CTRL_VDDL_XO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	47;"	d
CYFLD_SFLASH_CTRL_VDDL_XO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	48;"	d
CYFLD_SFLASH_CTRL_VDDL_XO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	48;"	d
CYFLD_SFLASH_CYCLES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	97;"	d
CYFLD_SFLASH_CYCLES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	97;"	d
CYFLD_SFLASH_CYCLES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	98;"	d
CYFLD_SFLASH_CYCLES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	98;"	d
CYFLD_SFLASH_DIS_XOCORE_SUPFILT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	35;"	d
CYFLD_SFLASH_DIS_XOCORE_SUPFILT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	35;"	d
CYFLD_SFLASH_DIS_XOCORE_SUPFILT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	36;"	d
CYFLD_SFLASH_DIS_XOCORE_SUPFILT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	36;"	d
CYFLD_SFLASH_ENG_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	139;"	d
CYFLD_SFLASH_ENG_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	139;"	d
CYFLD_SFLASH_ENG_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	140;"	d
CYFLD_SFLASH_ENG_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	140;"	d
CYFLD_SFLASH_EN_AMPDET_CURMEAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	41;"	d
CYFLD_SFLASH_EN_AMPDET_CURMEAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	41;"	d
CYFLD_SFLASH_EN_AMPDET_CURMEAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	42;"	d
CYFLD_SFLASH_EN_AMPDET_CURMEAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	42;"	d
CYFLD_SFLASH_EN_AMPDET_FASTSTART__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	43;"	d
CYFLD_SFLASH_EN_AMPDET_FASTSTART__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	43;"	d
CYFLD_SFLASH_EN_AMPDET_FASTSTART__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	44;"	d
CYFLD_SFLASH_EN_AMPDET_FASTSTART__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	44;"	d
CYFLD_SFLASH_EN_CURMEAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	39;"	d
CYFLD_SFLASH_EN_CURMEAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	39;"	d
CYFLD_SFLASH_EN_CURMEAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	40;"	d
CYFLD_SFLASH_EN_CURMEAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	40;"	d
CYFLD_SFLASH_EN_RE_FASTSTART__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	37;"	d
CYFLD_SFLASH_EN_RE_FASTSTART__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	37;"	d
CYFLD_SFLASH_EN_RE_FASTSTART__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	38;"	d
CYFLD_SFLASH_EN_RE_FASTSTART__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	38;"	d
CYFLD_SFLASH_IBIAS_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	60;"	d
CYFLD_SFLASH_IBIAS_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	60;"	d
CYFLD_SFLASH_IBIAS_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	61;"	d
CYFLD_SFLASH_IBIAS_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	61;"	d
CYFLD_SFLASH_IDAC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	92;"	d
CYFLD_SFLASH_IDAC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	92;"	d
CYFLD_SFLASH_IDAC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	93;"	d
CYFLD_SFLASH_IDAC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	93;"	d
CYFLD_SFLASH_ID__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	82;"	d
CYFLD_SFLASH_ID__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	82;"	d
CYFLD_SFLASH_ID__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	83;"	d
CYFLD_SFLASH_ID__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	83;"	d
CYFLD_SFLASH_LDOLO_FORCE_STARTUP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	62;"	d
CYFLD_SFLASH_LDOLO_FORCE_STARTUP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	62;"	d
CYFLD_SFLASH_LDOLO_FORCE_STARTUP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	63;"	d
CYFLD_SFLASH_LDOLO_FORCE_STARTUP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	63;"	d
CYFLD_SFLASH_LOFB_POWERSAVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	58;"	d
CYFLD_SFLASH_LOFB_POWERSAVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	58;"	d
CYFLD_SFLASH_LOFB_POWERSAVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	59;"	d
CYFLD_SFLASH_LOFB_POWERSAVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	59;"	d
CYFLD_SFLASH_LOPATH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	64;"	d
CYFLD_SFLASH_LOPATH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	64;"	d
CYFLD_SFLASH_LOPATH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	65;"	d
CYFLD_SFLASH_LOPATH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	65;"	d
CYFLD_SFLASH_LOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	115;"	d
CYFLD_SFLASH_LOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	115;"	d
CYFLD_SFLASH_LOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	116;"	d
CYFLD_SFLASH_LOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	116;"	d
CYFLD_SFLASH_MAXFREQ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	149;"	d
CYFLD_SFLASH_MAXFREQ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	149;"	d
CYFLD_SFLASH_MAXFREQ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	150;"	d
CYFLD_SFLASH_MAXFREQ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	150;"	d
CYFLD_SFLASH_MINOR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	142;"	d
CYFLD_SFLASH_MINOR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	142;"	d
CYFLD_SFLASH_MINOR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	143;"	d
CYFLD_SFLASH_MINOR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	143;"	d
CYFLD_SFLASH_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	169;"	d
CYFLD_SFLASH_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	169;"	d
CYFLD_SFLASH_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	170;"	d
CYFLD_SFLASH_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	170;"	d
CYFLD_SFLASH_PDCPLPF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	66;"	d
CYFLD_SFLASH_PDCPLPF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	66;"	d
CYFLD_SFLASH_PDCPLPF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	67;"	d
CYFLD_SFLASH_PDCPLPF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	67;"	d
CYFLD_SFLASH_REV_LDO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	79;"	d
CYFLD_SFLASH_REV_LDO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	79;"	d
CYFLD_SFLASH_REV_LDO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	80;"	d
CYFLD_SFLASH_REV_LDO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	80;"	d
CYFLD_SFLASH_S1_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	129;"	d
CYFLD_SFLASH_S1_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	129;"	d
CYFLD_SFLASH_S1_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	130;"	d
CYFLD_SFLASH_S1_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	130;"	d
CYFLD_SFLASH_S2_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	131;"	d
CYFLD_SFLASH_S2_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	131;"	d
CYFLD_SFLASH_S2_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	132;"	d
CYFLD_SFLASH_S2_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	132;"	d
CYFLD_SFLASH_S3_PASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	133;"	d
CYFLD_SFLASH_S3_PASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	133;"	d
CYFLD_SFLASH_S3_PASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	134;"	d
CYFLD_SFLASH_S3_PASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	134;"	d
CYFLD_SFLASH_SLOPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	94;"	d
CYFLD_SFLASH_SLOPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	94;"	d
CYFLD_SFLASH_SLOPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	95;"	d
CYFLD_SFLASH_SLOPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	95;"	d
CYFLD_SFLASH_SWD_SELECT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	89;"	d
CYFLD_SFLASH_SWD_SELECT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	89;"	d
CYFLD_SFLASH_SWD_SELECT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	90;"	d
CYFLD_SFLASH_SWD_SELECT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	90;"	d
CYFLD_SFLASH_SY_IBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	32;"	d
CYFLD_SFLASH_SY_IBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	32;"	d
CYFLD_SFLASH_SY_IBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	33;"	d
CYFLD_SFLASH_SY_IBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	33;"	d
CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	109;"	d
CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	109;"	d
CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	110;"	d
CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	110;"	d
CYFLD_SFLASH_TEMP_OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	112;"	d
CYFLD_SFLASH_TEMP_OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	112;"	d
CYFLD_SFLASH_TEMP_OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	113;"	d
CYFLD_SFLASH_TEMP_OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	113;"	d
CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	155;"	d
CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	155;"	d
CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	156;"	d
CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	156;"	d
CYFLD_SFLASH_TRIM8__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	103;"	d
CYFLD_SFLASH_TRIM8__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	103;"	d
CYFLD_SFLASH_TRIM8__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	104;"	d
CYFLD_SFLASH_TRIM8__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	104;"	d
CYFLD_SFLASH_TRIM_24__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	145;"	d
CYFLD_SFLASH_TRIM_24__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	145;"	d
CYFLD_SFLASH_TRIM_24__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	146;"	d
CYFLD_SFLASH_TRIM_24__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	146;"	d
CYFLD_SFLASH_V2I_RCAL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	26;"	d
CYFLD_SFLASH_V2I_RCAL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	26;"	d
CYFLD_SFLASH_V2I_RCAL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	27;"	d
CYFLD_SFLASH_V2I_RCAL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	27;"	d
CYFLD_SFLASH_V2I__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	28;"	d
CYFLD_SFLASH_V2I__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	28;"	d
CYFLD_SFLASH_V2I__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	29;"	d
CYFLD_SFLASH_V2I__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	29;"	d
CYFLD_SFLASH_VBG_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	30;"	d
CYFLD_SFLASH_VBG_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	30;"	d
CYFLD_SFLASH_VBG_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	31;"	d
CYFLD_SFLASH_VBG_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	31;"	d
CYFLD_SFLASH_VCO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	56;"	d
CYFLD_SFLASH_VCO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	56;"	d
CYFLD_SFLASH_VCO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	57;"	d
CYFLD_SFLASH_VCO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	57;"	d
CYFLD_SFLASH_WAFER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	120;"	d
CYFLD_SFLASH_WAFER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	120;"	d
CYFLD_SFLASH_WAFER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	121;"	d
CYFLD_SFLASH_WAFER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	121;"	d
CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	85;"	d
CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	85;"	d
CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	86;"	d
CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	86;"	d
CYFLD_SFLASH_X__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	123;"	d
CYFLD_SFLASH_X__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	123;"	d
CYFLD_SFLASH_X__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	124;"	d
CYFLD_SFLASH_X__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	124;"	d
CYFLD_SFLASH_Y__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	126;"	d
CYFLD_SFLASH_Y__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	126;"	d
CYFLD_SFLASH_Y__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	127;"	d
CYFLD_SFLASH_Y__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	127;"	d
CYFLD_SFLASH_rev_bb_xo__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	53;"	d
CYFLD_SFLASH_rev_bb_xo__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	53;"	d
CYFLD_SFLASH_rev_bb_xo__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	54;"	d
CYFLD_SFLASH_rev_bb_xo__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	54;"	d
CYFLD_SPCIF_DATA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5189;"	d
CYFLD_SPCIF_DATA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5189;"	d
CYFLD_SPCIF_DATA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5190;"	d
CYFLD_SPCIF_DATA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5190;"	d
CYFLD_SPCIF_DE_CPD_LP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5186;"	d
CYFLD_SPCIF_DE_CPD_LP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5186;"	d
CYFLD_SPCIF_DE_CPD_LP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5187;"	d
CYFLD_SPCIF_DE_CPD_LP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5187;"	d
CYFLD_SPCIF_FLASH_ROW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5182;"	d
CYFLD_SPCIF_FLASH_ROW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5182;"	d
CYFLD_SPCIF_FLASH_ROW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5183;"	d
CYFLD_SPCIF_FLASH_ROW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5183;"	d
CYFLD_SPCIF_FLASH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5176;"	d
CYFLD_SPCIF_FLASH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5176;"	d
CYFLD_SPCIF_FLASH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5177;"	d
CYFLD_SPCIF_FLASH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5177;"	d
CYFLD_SPCIF_NUM_FLASH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5180;"	d
CYFLD_SPCIF_NUM_FLASH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5180;"	d
CYFLD_SPCIF_NUM_FLASH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5181;"	d
CYFLD_SPCIF_NUM_FLASH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5181;"	d
CYFLD_SPCIF_NVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5184;"	d
CYFLD_SPCIF_NVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5184;"	d
CYFLD_SPCIF_NVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5185;"	d
CYFLD_SPCIF_NVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5185;"	d
CYFLD_SPCIF_SFLASH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5178;"	d
CYFLD_SPCIF_SFLASH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5178;"	d
CYFLD_SPCIF_SFLASH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5179;"	d
CYFLD_SPCIF_SFLASH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5179;"	d
CYFLD_SPCIF_TIMER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5192;"	d
CYFLD_SPCIF_TIMER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5192;"	d
CYFLD_SPCIF_TIMER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5193;"	d
CYFLD_SPCIF_TIMER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5193;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5217;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5217;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5218;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5218;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5219;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5219;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5220;"	d
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5220;"	d
CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5286;"	d
CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5286;"	d
CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5287;"	d
CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5287;"	d
CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5275;"	d
CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5275;"	d
CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5276;"	d
CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5276;"	d
CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5317;"	d
CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5317;"	d
CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5318;"	d
CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5318;"	d
CYFLD_TCPWM_CNT_CC_MATCH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5338;"	d
CYFLD_TCPWM_CNT_CC_MATCH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5338;"	d
CYFLD_TCPWM_CNT_CC_MATCH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5339;"	d
CYFLD_TCPWM_CNT_CC_MATCH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5339;"	d
CYFLD_TCPWM_CNT_CC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5267;"	d
CYFLD_TCPWM_CNT_CC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5267;"	d
CYFLD_TCPWM_CNT_CC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5268;"	d
CYFLD_TCPWM_CNT_CC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5268;"	d
CYFLD_TCPWM_CNT_COUNTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5264;"	d
CYFLD_TCPWM_CNT_COUNTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5264;"	d
CYFLD_TCPWM_CNT_COUNTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5265;"	d
CYFLD_TCPWM_CNT_COUNTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5265;"	d
CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5292;"	d
CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5292;"	d
CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5293;"	d
CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5293;"	d
CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5277;"	d
CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5277;"	d
CYFLD_TCPWM_CNT_COUNT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5278;"	d
CYFLD_TCPWM_CNT_COUNT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5278;"	d
CYFLD_TCPWM_CNT_DOWN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5259;"	d
CYFLD_TCPWM_CNT_DOWN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5259;"	d
CYFLD_TCPWM_CNT_DOWN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5260;"	d
CYFLD_TCPWM_CNT_DOWN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5260;"	d
CYFLD_TCPWM_CNT_GENERIC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5225;"	d
CYFLD_TCPWM_CNT_GENERIC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5225;"	d
CYFLD_TCPWM_CNT_GENERIC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5226;"	d
CYFLD_TCPWM_CNT_GENERIC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5226;"	d
CYFLD_TCPWM_CNT_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5250;"	d
CYFLD_TCPWM_CNT_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5250;"	d
CYFLD_TCPWM_CNT_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5251;"	d
CYFLD_TCPWM_CNT_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5251;"	d
CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5241;"	d
CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5241;"	d
CYFLD_TCPWM_CNT_ONE_SHOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5242;"	d
CYFLD_TCPWM_CNT_ONE_SHOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5242;"	d
CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5323;"	d
CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5323;"	d
CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5324;"	d
CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5324;"	d
CYFLD_TCPWM_CNT_PERIOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5271;"	d
CYFLD_TCPWM_CNT_PERIOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5271;"	d
CYFLD_TCPWM_CNT_PERIOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5272;"	d
CYFLD_TCPWM_CNT_PERIOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5272;"	d
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5223;"	d
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5223;"	d
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5224;"	d
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5224;"	d
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5221;"	d
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5221;"	d
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5222;"	d
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5222;"	d
CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5243;"	d
CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5243;"	d
CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5244;"	d
CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5244;"	d
CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5298;"	d
CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5298;"	d
CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5299;"	d
CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5299;"	d
CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5279;"	d
CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5279;"	d
CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5280;"	d
CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5280;"	d
CYFLD_TCPWM_CNT_RUNNING__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5261;"	d
CYFLD_TCPWM_CNT_RUNNING__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5261;"	d
CYFLD_TCPWM_CNT_RUNNING__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5262;"	d
CYFLD_TCPWM_CNT_RUNNING__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5262;"	d
CYFLD_TCPWM_CNT_START_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5310;"	d
CYFLD_TCPWM_CNT_START_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5310;"	d
CYFLD_TCPWM_CNT_START_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5311;"	d
CYFLD_TCPWM_CNT_START_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5311;"	d
CYFLD_TCPWM_CNT_START_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5283;"	d
CYFLD_TCPWM_CNT_START_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5283;"	d
CYFLD_TCPWM_CNT_START_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5284;"	d
CYFLD_TCPWM_CNT_START_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5284;"	d
CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5304;"	d
CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5304;"	d
CYFLD_TCPWM_CNT_STOP_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5305;"	d
CYFLD_TCPWM_CNT_STOP_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5305;"	d
CYFLD_TCPWM_CNT_STOP_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5281;"	d
CYFLD_TCPWM_CNT_STOP_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5281;"	d
CYFLD_TCPWM_CNT_STOP_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5282;"	d
CYFLD_TCPWM_CNT_STOP_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5282;"	d
CYFLD_TCPWM_CNT_TC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5336;"	d
CYFLD_TCPWM_CNT_TC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5336;"	d
CYFLD_TCPWM_CNT_TC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5337;"	d
CYFLD_TCPWM_CNT_TC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5337;"	d
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5329;"	d
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5329;"	d
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5330;"	d
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5330;"	d
CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5235;"	d
CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5235;"	d
CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5236;"	d
CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5236;"	d
CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5203;"	d
CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5203;"	d
CYFLD_TCPWM_COUNTER_CAPTURE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5204;"	d
CYFLD_TCPWM_COUNTER_CAPTURE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5204;"	d
CYFLD_TCPWM_COUNTER_ENABLED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5200;"	d
CYFLD_TCPWM_COUNTER_ENABLED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5200;"	d
CYFLD_TCPWM_COUNTER_ENABLED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5201;"	d
CYFLD_TCPWM_COUNTER_ENABLED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5201;"	d
CYFLD_TCPWM_COUNTER_INT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5212;"	d
CYFLD_TCPWM_COUNTER_INT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5212;"	d
CYFLD_TCPWM_COUNTER_INT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5213;"	d
CYFLD_TCPWM_COUNTER_INT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5213;"	d
CYFLD_TCPWM_COUNTER_RELOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5205;"	d
CYFLD_TCPWM_COUNTER_RELOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5205;"	d
CYFLD_TCPWM_COUNTER_RELOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5206;"	d
CYFLD_TCPWM_COUNTER_RELOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5206;"	d
CYFLD_TCPWM_COUNTER_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5209;"	d
CYFLD_TCPWM_COUNTER_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5209;"	d
CYFLD_TCPWM_COUNTER_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5210;"	d
CYFLD_TCPWM_COUNTER_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5210;"	d
CYFLD_TCPWM_COUNTER_STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5207;"	d
CYFLD_TCPWM_COUNTER_STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5207;"	d
CYFLD_TCPWM_COUNTER_STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5208;"	d
CYFLD_TCPWM_COUNTER_STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5208;"	d
CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	852;"	d
CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	852;"	d
CYFLD_TST_ADFT_MUX_SEL_0A__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	853;"	d
CYFLD_TST_ADFT_MUX_SEL_0A__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	853;"	d
CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	864;"	d
CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	864;"	d
CYFLD_TST_ADFT_MUX_SEL_0B__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	865;"	d
CYFLD_TST_ADFT_MUX_SEL_0B__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	865;"	d
CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	862;"	d
CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	862;"	d
CYFLD_TST_ADFT_MUX_SEL_1A__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	863;"	d
CYFLD_TST_ADFT_MUX_SEL_1A__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	863;"	d
CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	866;"	d
CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	866;"	d
CYFLD_TST_ADFT_MUX_SEL_1B__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	867;"	d
CYFLD_TST_ADFT_MUX_SEL_1B__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	867;"	d
CYFLD_TST_COUNTER_DONE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	885;"	d
CYFLD_TST_COUNTER_DONE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	885;"	d
CYFLD_TST_COUNTER_DONE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	886;"	d
CYFLD_TST_COUNTER_DONE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	886;"	d
CYFLD_TST_COUNTER__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	883;"	d
CYFLD_TST_COUNTER__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	883;"	d
CYFLD_TST_COUNTER__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	884;"	d
CYFLD_TST_COUNTER__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	884;"	d
CYFLD_TST_DFT_SEL0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	871;"	d
CYFLD_TST_DFT_SEL0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	871;"	d
CYFLD_TST_DFT_SEL0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	872;"	d
CYFLD_TST_DFT_SEL0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	872;"	d
CYFLD_TST_DFT_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	873;"	d
CYFLD_TST_DFT_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	873;"	d
CYFLD_TST_DFT_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	874;"	d
CYFLD_TST_DFT_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	874;"	d
CYFLD_TST_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	868;"	d
CYFLD_TST_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	868;"	d
CYFLD_TST_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	869;"	d
CYFLD_TST_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	869;"	d
CYFLD_TST_POR_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	878;"	d
CYFLD_TST_POR_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	878;"	d
CYFLD_TST_POR_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	879;"	d
CYFLD_TST_POR_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	879;"	d
CYFLD_TST_SCAN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	849;"	d
CYFLD_TST_SCAN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	849;"	d
CYFLD_TST_SCAN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	850;"	d
CYFLD_TST_SCAN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	850;"	d
CYFLD_TST_SWD_CONNECTED__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	876;"	d
CYFLD_TST_SWD_CONNECTED__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	876;"	d
CYFLD_TST_SWD_CONNECTED__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	877;"	d
CYFLD_TST_SWD_CONNECTED__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	877;"	d
CYFLD_TST_TEST_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	880;"	d
CYFLD_TST_TEST_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	880;"	d
CYFLD_TST_TEST_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	881;"	d
CYFLD_TST_TEST_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	881;"	d
CYFLD_UDB_BCTL0_BCEN_Q__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5019;"	d
CYFLD_UDB_BCTL0_BCEN_Q__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5019;"	d
CYFLD_UDB_BCTL0_BCEN_Q__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5020;"	d
CYFLD_UDB_BCTL0_BCEN_Q__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5020;"	d
CYFLD_UDB_BCTL0_BCEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4958;"	d
CYFLD_UDB_BCTL0_BCEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4958;"	d
CYFLD_UDB_BCTL0_BCEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4959;"	d
CYFLD_UDB_BCTL0_BCEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4959;"	d
CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4963;"	d
CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4963;"	d
CYFLD_UDB_BCTL0_CLK_SEL0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4964;"	d
CYFLD_UDB_BCTL0_CLK_SEL0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4964;"	d
CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4969;"	d
CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4969;"	d
CYFLD_UDB_BCTL0_CLK_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4970;"	d
CYFLD_UDB_BCTL0_CLK_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4970;"	d
CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4975;"	d
CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4975;"	d
CYFLD_UDB_BCTL0_CLK_SEL2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4976;"	d
CYFLD_UDB_BCTL0_CLK_SEL2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4976;"	d
CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4981;"	d
CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4981;"	d
CYFLD_UDB_BCTL0_CLK_SEL3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4982;"	d
CYFLD_UDB_BCTL0_CLK_SEL3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4982;"	d
CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4988;"	d
CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4988;"	d
CYFLD_UDB_BCTL0_CLK_SEL4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4989;"	d
CYFLD_UDB_BCTL0_CLK_SEL4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4989;"	d
CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4994;"	d
CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4994;"	d
CYFLD_UDB_BCTL0_CLK_SEL5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4995;"	d
CYFLD_UDB_BCTL0_CLK_SEL5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4995;"	d
CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5000;"	d
CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5000;"	d
CYFLD_UDB_BCTL0_CLK_SEL6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5001;"	d
CYFLD_UDB_BCTL0_CLK_SEL6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5001;"	d
CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5006;"	d
CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5006;"	d
CYFLD_UDB_BCTL0_CLK_SEL7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5007;"	d
CYFLD_UDB_BCTL0_CLK_SEL7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5007;"	d
CYFLD_UDB_BCTL0_DCEN_Q__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5015;"	d
CYFLD_UDB_BCTL0_DCEN_Q__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5015;"	d
CYFLD_UDB_BCTL0_DCEN_Q__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5016;"	d
CYFLD_UDB_BCTL0_DCEN_Q__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5016;"	d
CYFLD_UDB_BCTL0_DCEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4953;"	d
CYFLD_UDB_BCTL0_DCEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4953;"	d
CYFLD_UDB_BCTL0_DCEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4954;"	d
CYFLD_UDB_BCTL0_DCEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4954;"	d
CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5031;"	d
CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5031;"	d
CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5032;"	d
CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5032;"	d
CYFLD_UDB_BCTL0_DRV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4948;"	d
CYFLD_UDB_BCTL0_DRV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4948;"	d
CYFLD_UDB_BCTL0_DRV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4949;"	d
CYFLD_UDB_BCTL0_DRV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4949;"	d
CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5027;"	d
CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5027;"	d
CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5028;"	d
CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5028;"	d
CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5023;"	d
CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5023;"	d
CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5024;"	d
CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5024;"	d
CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5035;"	d
CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5035;"	d
CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5036;"	d
CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5036;"	d
CYFLD_UDB_BCTL0_NC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5043;"	d
CYFLD_UDB_BCTL0_NC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5043;"	d
CYFLD_UDB_BCTL0_NC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5044;"	d
CYFLD_UDB_BCTL0_NC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5044;"	d
CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5045;"	d
CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5045;"	d
CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5046;"	d
CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5046;"	d
CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5039;"	d
CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5039;"	d
CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5040;"	d
CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5040;"	d
CYFLD_UDB_CAT16_A0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1666;"	d
CYFLD_UDB_CAT16_A0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1666;"	d
CYFLD_UDB_CAT16_A0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1667;"	d
CYFLD_UDB_CAT16_A0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1667;"	d
CYFLD_UDB_CAT16_A1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1668;"	d
CYFLD_UDB_CAT16_A1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1668;"	d
CYFLD_UDB_CAT16_A1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1669;"	d
CYFLD_UDB_CAT16_A1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1669;"	d
CYFLD_UDB_CAT16_CNT_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1720;"	d
CYFLD_UDB_CAT16_CNT_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1720;"	d
CYFLD_UDB_CAT16_CNT_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1721;"	d
CYFLD_UDB_CAT16_CNT_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1721;"	d
CYFLD_UDB_CAT16_CTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1692;"	d
CYFLD_UDB_CAT16_CTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1692;"	d
CYFLD_UDB_CAT16_CTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1693;"	d
CYFLD_UDB_CAT16_CTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1693;"	d
CYFLD_UDB_CAT16_D0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1674;"	d
CYFLD_UDB_CAT16_D0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1674;"	d
CYFLD_UDB_CAT16_D0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1675;"	d
CYFLD_UDB_CAT16_D0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1675;"	d
CYFLD_UDB_CAT16_D1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1676;"	d
CYFLD_UDB_CAT16_D1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1676;"	d
CYFLD_UDB_CAT16_D1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1677;"	d
CYFLD_UDB_CAT16_D1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1677;"	d
CYFLD_UDB_CAT16_F0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1682;"	d
CYFLD_UDB_CAT16_F0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1682;"	d
CYFLD_UDB_CAT16_F0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1683;"	d
CYFLD_UDB_CAT16_F0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1683;"	d
CYFLD_UDB_CAT16_F1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1684;"	d
CYFLD_UDB_CAT16_F1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1684;"	d
CYFLD_UDB_CAT16_F1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1685;"	d
CYFLD_UDB_CAT16_F1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1685;"	d
CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1700;"	d
CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1700;"	d
CYFLD_UDB_CAT16_FIFO0_CLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1701;"	d
CYFLD_UDB_CAT16_FIFO0_CLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1701;"	d
CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1708;"	d
CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1708;"	d
CYFLD_UDB_CAT16_FIFO0_LVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1709;"	d
CYFLD_UDB_CAT16_FIFO0_LVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1709;"	d
CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1704;"	d
CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1704;"	d
CYFLD_UDB_CAT16_FIFO1_CLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1705;"	d
CYFLD_UDB_CAT16_FIFO1_CLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1705;"	d
CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1712;"	d
CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1712;"	d
CYFLD_UDB_CAT16_FIFO1_LVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1713;"	d
CYFLD_UDB_CAT16_FIFO1_LVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1713;"	d
CYFLD_UDB_CAT16_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1716;"	d
CYFLD_UDB_CAT16_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1716;"	d
CYFLD_UDB_CAT16_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1717;"	d
CYFLD_UDB_CAT16_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1717;"	d
CYFLD_UDB_CAT16_MSK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1698;"	d
CYFLD_UDB_CAT16_MSK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1698;"	d
CYFLD_UDB_CAT16_MSK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1699;"	d
CYFLD_UDB_CAT16_MSK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1699;"	d
CYFLD_UDB_CAT16_PLD0_MC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1728;"	d
CYFLD_UDB_CAT16_PLD0_MC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1728;"	d
CYFLD_UDB_CAT16_PLD0_MC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1729;"	d
CYFLD_UDB_CAT16_PLD0_MC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1729;"	d
CYFLD_UDB_CAT16_PLD1_MC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1730;"	d
CYFLD_UDB_CAT16_PLD1_MC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1730;"	d
CYFLD_UDB_CAT16_PLD1_MC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1731;"	d
CYFLD_UDB_CAT16_PLD1_MC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1731;"	d
CYFLD_UDB_CAT16_ST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1690;"	d
CYFLD_UDB_CAT16_ST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1690;"	d
CYFLD_UDB_CAT16_ST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1691;"	d
CYFLD_UDB_CAT16_ST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1691;"	d
CYFLD_UDB_DSI_HC_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3690;"	d
CYFLD_UDB_DSI_HC_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3690;"	d
CYFLD_UDB_DSI_HC_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3691;"	d
CYFLD_UDB_DSI_HC_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3691;"	d
CYFLD_UDB_DSI_HS_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3838;"	d
CYFLD_UDB_DSI_HS_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3838;"	d
CYFLD_UDB_DSI_HS_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3839;"	d
CYFLD_UDB_DSI_HS_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3839;"	d
CYFLD_UDB_DSI_HV_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3820;"	d
CYFLD_UDB_DSI_HV_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3820;"	d
CYFLD_UDB_DSI_HV_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3821;"	d
CYFLD_UDB_DSI_HV_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3821;"	d
CYFLD_UDB_DSI_PI_BOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3882;"	d
CYFLD_UDB_DSI_PI_BOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3882;"	d
CYFLD_UDB_DSI_PI_BOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3883;"	d
CYFLD_UDB_DSI_PI_BOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3883;"	d
CYFLD_UDB_DSI_PI_TOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3880;"	d
CYFLD_UDB_DSI_PI_TOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3880;"	d
CYFLD_UDB_DSI_PI_TOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3881;"	d
CYFLD_UDB_DSI_PI_TOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3881;"	d
CYFLD_UDB_DSI_VS_BOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3902;"	d
CYFLD_UDB_DSI_VS_BOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3902;"	d
CYFLD_UDB_DSI_VS_BOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3903;"	d
CYFLD_UDB_DSI_VS_BOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3903;"	d
CYFLD_UDB_DSI_VS_TOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3900;"	d
CYFLD_UDB_DSI_VS_TOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3900;"	d
CYFLD_UDB_DSI_VS_TOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3901;"	d
CYFLD_UDB_DSI_VS_TOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3901;"	d
CYFLD_UDB_INT_MODE_CFG__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5108;"	d
CYFLD_UDB_INT_MODE_CFG__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5108;"	d
CYFLD_UDB_INT_MODE_CFG__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5109;"	d
CYFLD_UDB_INT_MODE_CFG__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5109;"	d
CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4556;"	d
CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4556;"	d
CYFLD_UDB_PA_CLKIN_EN_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4557;"	d
CYFLD_UDB_PA_CLKIN_EN_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4557;"	d
CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4550;"	d
CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4550;"	d
CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4551;"	d
CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4551;"	d
CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4544;"	d
CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4544;"	d
CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4545;"	d
CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4545;"	d
CYFLD_UDB_PA_CLKIN_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4560;"	d
CYFLD_UDB_PA_CLKIN_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4560;"	d
CYFLD_UDB_PA_CLKIN_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4561;"	d
CYFLD_UDB_PA_CLKIN_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4561;"	d
CYFLD_UDB_PA_CLKIN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4588;"	d
CYFLD_UDB_PA_CLKIN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4588;"	d
CYFLD_UDB_PA_CLKIN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4589;"	d
CYFLD_UDB_PA_CLKIN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4589;"	d
CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4579;"	d
CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4579;"	d
CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4580;"	d
CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4580;"	d
CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4573;"	d
CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4573;"	d
CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4574;"	d
CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4574;"	d
CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4567;"	d
CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4567;"	d
CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4568;"	d
CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4568;"	d
CYFLD_UDB_PA_CLKOUT_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4583;"	d
CYFLD_UDB_PA_CLKOUT_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4583;"	d
CYFLD_UDB_PA_CLKOUT_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4584;"	d
CYFLD_UDB_PA_CLKOUT_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4584;"	d
CYFLD_UDB_PA_CLKOUT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4603;"	d
CYFLD_UDB_PA_CLKOUT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4603;"	d
CYFLD_UDB_PA_CLKOUT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4604;"	d
CYFLD_UDB_PA_CLKOUT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4604;"	d
CYFLD_UDB_PA_DATA_SEL0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4770;"	d
CYFLD_UDB_PA_DATA_SEL0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4770;"	d
CYFLD_UDB_PA_DATA_SEL0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4771;"	d
CYFLD_UDB_PA_DATA_SEL0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4771;"	d
CYFLD_UDB_PA_DATA_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4776;"	d
CYFLD_UDB_PA_DATA_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4776;"	d
CYFLD_UDB_PA_DATA_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4777;"	d
CYFLD_UDB_PA_DATA_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4777;"	d
CYFLD_UDB_PA_DATA_SEL2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4782;"	d
CYFLD_UDB_PA_DATA_SEL2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4782;"	d
CYFLD_UDB_PA_DATA_SEL2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4783;"	d
CYFLD_UDB_PA_DATA_SEL2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4783;"	d
CYFLD_UDB_PA_DATA_SEL3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4788;"	d
CYFLD_UDB_PA_DATA_SEL3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4788;"	d
CYFLD_UDB_PA_DATA_SEL3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4789;"	d
CYFLD_UDB_PA_DATA_SEL3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4789;"	d
CYFLD_UDB_PA_DATA_SEL4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4795;"	d
CYFLD_UDB_PA_DATA_SEL4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4795;"	d
CYFLD_UDB_PA_DATA_SEL4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4796;"	d
CYFLD_UDB_PA_DATA_SEL4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4796;"	d
CYFLD_UDB_PA_DATA_SEL5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4801;"	d
CYFLD_UDB_PA_DATA_SEL5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4801;"	d
CYFLD_UDB_PA_DATA_SEL5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4802;"	d
CYFLD_UDB_PA_DATA_SEL5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4802;"	d
CYFLD_UDB_PA_DATA_SEL6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4807;"	d
CYFLD_UDB_PA_DATA_SEL6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4807;"	d
CYFLD_UDB_PA_DATA_SEL6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4808;"	d
CYFLD_UDB_PA_DATA_SEL6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4808;"	d
CYFLD_UDB_PA_DATA_SEL7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4813;"	d
CYFLD_UDB_PA_DATA_SEL7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4813;"	d
CYFLD_UDB_PA_DATA_SEL7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4814;"	d
CYFLD_UDB_PA_DATA_SEL7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4814;"	d
CYFLD_UDB_PA_IN_SYNC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4670;"	d
CYFLD_UDB_PA_IN_SYNC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4670;"	d
CYFLD_UDB_PA_IN_SYNC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4671;"	d
CYFLD_UDB_PA_IN_SYNC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4671;"	d
CYFLD_UDB_PA_IN_SYNC1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4676;"	d
CYFLD_UDB_PA_IN_SYNC1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4676;"	d
CYFLD_UDB_PA_IN_SYNC1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4677;"	d
CYFLD_UDB_PA_IN_SYNC1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4677;"	d
CYFLD_UDB_PA_IN_SYNC2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4682;"	d
CYFLD_UDB_PA_IN_SYNC2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4682;"	d
CYFLD_UDB_PA_IN_SYNC2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4683;"	d
CYFLD_UDB_PA_IN_SYNC2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4683;"	d
CYFLD_UDB_PA_IN_SYNC3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4688;"	d
CYFLD_UDB_PA_IN_SYNC3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4688;"	d
CYFLD_UDB_PA_IN_SYNC3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4689;"	d
CYFLD_UDB_PA_IN_SYNC3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4689;"	d
CYFLD_UDB_PA_IN_SYNC4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4695;"	d
CYFLD_UDB_PA_IN_SYNC4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4695;"	d
CYFLD_UDB_PA_IN_SYNC4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4696;"	d
CYFLD_UDB_PA_IN_SYNC4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4696;"	d
CYFLD_UDB_PA_IN_SYNC5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4701;"	d
CYFLD_UDB_PA_IN_SYNC5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4701;"	d
CYFLD_UDB_PA_IN_SYNC5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4702;"	d
CYFLD_UDB_PA_IN_SYNC5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4702;"	d
CYFLD_UDB_PA_IN_SYNC6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4707;"	d
CYFLD_UDB_PA_IN_SYNC6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4707;"	d
CYFLD_UDB_PA_IN_SYNC6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4708;"	d
CYFLD_UDB_PA_IN_SYNC6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4708;"	d
CYFLD_UDB_PA_IN_SYNC7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4713;"	d
CYFLD_UDB_PA_IN_SYNC7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4713;"	d
CYFLD_UDB_PA_IN_SYNC7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4714;"	d
CYFLD_UDB_PA_IN_SYNC7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4714;"	d
CYFLD_UDB_PA_NC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4629;"	d
CYFLD_UDB_PA_NC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4629;"	d
CYFLD_UDB_PA_NC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4630;"	d
CYFLD_UDB_PA_NC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4630;"	d
CYFLD_UDB_PA_NC7654__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4656;"	d
CYFLD_UDB_PA_NC7654__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4656;"	d
CYFLD_UDB_PA_NC7654__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4657;"	d
CYFLD_UDB_PA_NC7654__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4657;"	d
CYFLD_UDB_PA_NC7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4641;"	d
CYFLD_UDB_PA_NC7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4641;"	d
CYFLD_UDB_PA_NC7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4642;"	d
CYFLD_UDB_PA_NC7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4642;"	d
CYFLD_UDB_PA_NC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4564;"	d
CYFLD_UDB_PA_NC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4564;"	d
CYFLD_UDB_PA_NC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4565;"	d
CYFLD_UDB_PA_NC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4565;"	d
CYFLD_UDB_PA_OE_SEL0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4820;"	d
CYFLD_UDB_PA_OE_SEL0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4820;"	d
CYFLD_UDB_PA_OE_SEL0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4821;"	d
CYFLD_UDB_PA_OE_SEL0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4821;"	d
CYFLD_UDB_PA_OE_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4826;"	d
CYFLD_UDB_PA_OE_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4826;"	d
CYFLD_UDB_PA_OE_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4827;"	d
CYFLD_UDB_PA_OE_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4827;"	d
CYFLD_UDB_PA_OE_SEL2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4832;"	d
CYFLD_UDB_PA_OE_SEL2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4832;"	d
CYFLD_UDB_PA_OE_SEL2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4833;"	d
CYFLD_UDB_PA_OE_SEL2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4833;"	d
CYFLD_UDB_PA_OE_SEL3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4838;"	d
CYFLD_UDB_PA_OE_SEL3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4838;"	d
CYFLD_UDB_PA_OE_SEL3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4839;"	d
CYFLD_UDB_PA_OE_SEL3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4839;"	d
CYFLD_UDB_PA_OE_SEL4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4845;"	d
CYFLD_UDB_PA_OE_SEL4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4845;"	d
CYFLD_UDB_PA_OE_SEL4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4846;"	d
CYFLD_UDB_PA_OE_SEL4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4846;"	d
CYFLD_UDB_PA_OE_SEL5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4851;"	d
CYFLD_UDB_PA_OE_SEL5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4851;"	d
CYFLD_UDB_PA_OE_SEL5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4852;"	d
CYFLD_UDB_PA_OE_SEL5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4852;"	d
CYFLD_UDB_PA_OE_SEL6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4857;"	d
CYFLD_UDB_PA_OE_SEL6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4857;"	d
CYFLD_UDB_PA_OE_SEL6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4858;"	d
CYFLD_UDB_PA_OE_SEL6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4858;"	d
CYFLD_UDB_PA_OE_SEL7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4863;"	d
CYFLD_UDB_PA_OE_SEL7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4863;"	d
CYFLD_UDB_PA_OE_SEL7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4864;"	d
CYFLD_UDB_PA_OE_SEL7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4864;"	d
CYFLD_UDB_PA_OE_SYNC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4870;"	d
CYFLD_UDB_PA_OE_SYNC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4870;"	d
CYFLD_UDB_PA_OE_SYNC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4871;"	d
CYFLD_UDB_PA_OE_SYNC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4871;"	d
CYFLD_UDB_PA_OE_SYNC1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4876;"	d
CYFLD_UDB_PA_OE_SYNC1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4876;"	d
CYFLD_UDB_PA_OE_SYNC1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4877;"	d
CYFLD_UDB_PA_OE_SYNC1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4877;"	d
CYFLD_UDB_PA_OE_SYNC2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4882;"	d
CYFLD_UDB_PA_OE_SYNC2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4882;"	d
CYFLD_UDB_PA_OE_SYNC2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4883;"	d
CYFLD_UDB_PA_OE_SYNC2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4883;"	d
CYFLD_UDB_PA_OE_SYNC3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4888;"	d
CYFLD_UDB_PA_OE_SYNC3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4888;"	d
CYFLD_UDB_PA_OE_SYNC3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4889;"	d
CYFLD_UDB_PA_OE_SYNC3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4889;"	d
CYFLD_UDB_PA_OUT_SYNC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4720;"	d
CYFLD_UDB_PA_OUT_SYNC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4720;"	d
CYFLD_UDB_PA_OUT_SYNC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4721;"	d
CYFLD_UDB_PA_OUT_SYNC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4721;"	d
CYFLD_UDB_PA_OUT_SYNC1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4726;"	d
CYFLD_UDB_PA_OUT_SYNC1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4726;"	d
CYFLD_UDB_PA_OUT_SYNC1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4727;"	d
CYFLD_UDB_PA_OUT_SYNC1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4727;"	d
CYFLD_UDB_PA_OUT_SYNC2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4732;"	d
CYFLD_UDB_PA_OUT_SYNC2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4732;"	d
CYFLD_UDB_PA_OUT_SYNC2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4733;"	d
CYFLD_UDB_PA_OUT_SYNC2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4733;"	d
CYFLD_UDB_PA_OUT_SYNC3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4738;"	d
CYFLD_UDB_PA_OUT_SYNC3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4738;"	d
CYFLD_UDB_PA_OUT_SYNC3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4739;"	d
CYFLD_UDB_PA_OUT_SYNC3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4739;"	d
CYFLD_UDB_PA_OUT_SYNC4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4745;"	d
CYFLD_UDB_PA_OUT_SYNC4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4745;"	d
CYFLD_UDB_PA_OUT_SYNC4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4746;"	d
CYFLD_UDB_PA_OUT_SYNC4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4746;"	d
CYFLD_UDB_PA_OUT_SYNC5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4751;"	d
CYFLD_UDB_PA_OUT_SYNC5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4751;"	d
CYFLD_UDB_PA_OUT_SYNC5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4752;"	d
CYFLD_UDB_PA_OUT_SYNC5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4752;"	d
CYFLD_UDB_PA_OUT_SYNC6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4757;"	d
CYFLD_UDB_PA_OUT_SYNC6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4757;"	d
CYFLD_UDB_PA_OUT_SYNC6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4758;"	d
CYFLD_UDB_PA_OUT_SYNC6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4758;"	d
CYFLD_UDB_PA_OUT_SYNC7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4763;"	d
CYFLD_UDB_PA_OUT_SYNC7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4763;"	d
CYFLD_UDB_PA_OUT_SYNC7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4764;"	d
CYFLD_UDB_PA_OUT_SYNC7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4764;"	d
CYFLD_UDB_PA_PIN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4659;"	d
CYFLD_UDB_PA_PIN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4659;"	d
CYFLD_UDB_PA_PIN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4660;"	d
CYFLD_UDB_PA_PIN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4660;"	d
CYFLD_UDB_PA_RES_IN_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4644;"	d
CYFLD_UDB_PA_RES_IN_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4644;"	d
CYFLD_UDB_PA_RES_IN_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4645;"	d
CYFLD_UDB_PA_RES_IN_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4645;"	d
CYFLD_UDB_PA_RES_IN_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4625;"	d
CYFLD_UDB_PA_RES_IN_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4625;"	d
CYFLD_UDB_PA_RES_IN_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4626;"	d
CYFLD_UDB_PA_RES_IN_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4626;"	d
CYFLD_UDB_PA_RES_IN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4619;"	d
CYFLD_UDB_PA_RES_IN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4619;"	d
CYFLD_UDB_PA_RES_IN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4620;"	d
CYFLD_UDB_PA_RES_IN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4620;"	d
CYFLD_UDB_PA_RES_OE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4652;"	d
CYFLD_UDB_PA_RES_OE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4652;"	d
CYFLD_UDB_PA_RES_OE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4653;"	d
CYFLD_UDB_PA_RES_OE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4653;"	d
CYFLD_UDB_PA_RES_OUT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4648;"	d
CYFLD_UDB_PA_RES_OUT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4648;"	d
CYFLD_UDB_PA_RES_OUT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4649;"	d
CYFLD_UDB_PA_RES_OUT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4649;"	d
CYFLD_UDB_PA_RES_OUT_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4637;"	d
CYFLD_UDB_PA_RES_OUT_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4637;"	d
CYFLD_UDB_PA_RES_OUT_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4638;"	d
CYFLD_UDB_PA_RES_OUT_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4638;"	d
CYFLD_UDB_PA_RES_OUT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4631;"	d
CYFLD_UDB_PA_RES_OUT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	4631;"	d
CYFLD_UDB_PA_RES_OUT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4632;"	d
CYFLD_UDB_PA_RES_OUT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4632;"	d
CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3136;"	d
CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3136;"	d
CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3137;"	d
CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3137;"	d
CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3284;"	d
CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3284;"	d
CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3285;"	d
CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3285;"	d
CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3266;"	d
CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3266;"	d
CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3267;"	d
CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3267;"	d
CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3339;"	d
CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3339;"	d
CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3340;"	d
CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3340;"	d
CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3328;"	d
CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3328;"	d
CYFLD_UDB_P_ROUTE_PI_BOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3329;"	d
CYFLD_UDB_P_ROUTE_PI_BOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3329;"	d
CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3337;"	d
CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3337;"	d
CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3338;"	d
CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3338;"	d
CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3326;"	d
CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3326;"	d
CYFLD_UDB_P_ROUTE_PI_TOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3327;"	d
CYFLD_UDB_P_ROUTE_PI_TOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3327;"	d
CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3347;"	d
CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3347;"	d
CYFLD_UDB_P_ROUTE_VS_BOT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3348;"	d
CYFLD_UDB_P_ROUTE_VS_BOT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3348;"	d
CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3345;"	d
CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3345;"	d
CYFLD_UDB_P_ROUTE_VS_TOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3346;"	d
CYFLD_UDB_P_ROUTE_VS_TOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3346;"	d
CYFLD_UDB_P_U_A0_WR_SRC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3032;"	d
CYFLD_UDB_P_U_A0_WR_SRC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3032;"	d
CYFLD_UDB_P_U_A0_WR_SRC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3033;"	d
CYFLD_UDB_P_U_A0_WR_SRC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3033;"	d
CYFLD_UDB_P_U_A1_WR_SRC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3026;"	d
CYFLD_UDB_P_U_A1_WR_SRC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3026;"	d
CYFLD_UDB_P_U_A1_WR_SRC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3027;"	d
CYFLD_UDB_P_U_A1_WR_SRC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3027;"	d
CYFLD_UDB_P_U_ALT_CNT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2869;"	d
CYFLD_UDB_P_U_ALT_CNT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2869;"	d
CYFLD_UDB_P_U_ALT_CNT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2870;"	d
CYFLD_UDB_P_U_ALT_CNT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2870;"	d
CYFLD_UDB_P_U_ALT_RES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2979;"	d
CYFLD_UDB_P_U_ALT_RES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2979;"	d
CYFLD_UDB_P_U_ALT_RES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2980;"	d
CYFLD_UDB_P_U_ALT_RES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2980;"	d
CYFLD_UDB_P_U_AMASK_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2664;"	d
CYFLD_UDB_P_U_AMASK_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2664;"	d
CYFLD_UDB_P_U_AMASK_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2665;"	d
CYFLD_UDB_P_U_AMASK_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2665;"	d
CYFLD_UDB_P_U_AMASK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2641;"	d
CYFLD_UDB_P_U_AMASK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2641;"	d
CYFLD_UDB_P_U_AMASK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2642;"	d
CYFLD_UDB_P_U_AMASK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2642;"	d
CYFLD_UDB_P_U_CFB_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3022;"	d
CYFLD_UDB_P_U_CFB_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3022;"	d
CYFLD_UDB_P_U_CFB_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3023;"	d
CYFLD_UDB_P_U_CFB_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3023;"	d
CYFLD_UDB_P_U_CHAIN0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2702;"	d
CYFLD_UDB_P_U_CHAIN0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2702;"	d
CYFLD_UDB_P_U_CHAIN0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2703;"	d
CYFLD_UDB_P_U_CHAIN0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2703;"	d
CYFLD_UDB_P_U_CHAIN1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2706;"	d
CYFLD_UDB_P_U_CHAIN1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2706;"	d
CYFLD_UDB_P_U_CHAIN1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2707;"	d
CYFLD_UDB_P_U_CHAIN1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2707;"	d
CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2714;"	d
CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2714;"	d
CYFLD_UDB_P_U_CHAIN_CMSB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2715;"	d
CYFLD_UDB_P_U_CHAIN_CMSB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2715;"	d
CYFLD_UDB_P_U_CHAIN_FB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2710;"	d
CYFLD_UDB_P_U_CHAIN_FB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2710;"	d
CYFLD_UDB_P_U_CHAIN_FB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2711;"	d
CYFLD_UDB_P_U_CHAIN_FB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2711;"	d
CYFLD_UDB_P_U_CI_MUX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2512;"	d
CYFLD_UDB_P_U_CI_MUX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2512;"	d
CYFLD_UDB_P_U_CI_MUX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2513;"	d
CYFLD_UDB_P_U_CI_MUX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2513;"	d
CYFLD_UDB_P_U_CI_SELA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2677;"	d
CYFLD_UDB_P_U_CI_SELA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2677;"	d
CYFLD_UDB_P_U_CI_SELA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2678;"	d
CYFLD_UDB_P_U_CI_SELA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2678;"	d
CYFLD_UDB_P_U_CI_SELB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2683;"	d
CYFLD_UDB_P_U_CI_SELB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2683;"	d
CYFLD_UDB_P_U_CI_SELB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2684;"	d
CYFLD_UDB_P_U_CI_SELB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2684;"	d
CYFLD_UDB_P_U_CI_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3018;"	d
CYFLD_UDB_P_U_CI_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3018;"	d
CYFLD_UDB_P_U_CI_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3019;"	d
CYFLD_UDB_P_U_CI_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3019;"	d
CYFLD_UDB_P_U_CMASK0_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2668;"	d
CYFLD_UDB_P_U_CMASK0_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2668;"	d
CYFLD_UDB_P_U_CMASK0_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2669;"	d
CYFLD_UDB_P_U_CMASK0_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2669;"	d
CYFLD_UDB_P_U_CMASK0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2644;"	d
CYFLD_UDB_P_U_CMASK0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2644;"	d
CYFLD_UDB_P_U_CMASK0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2645;"	d
CYFLD_UDB_P_U_CMASK0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2645;"	d
CYFLD_UDB_P_U_CMASK1_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2672;"	d
CYFLD_UDB_P_U_CMASK1_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2672;"	d
CYFLD_UDB_P_U_CMASK1_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2673;"	d
CYFLD_UDB_P_U_CMASK1_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2673;"	d
CYFLD_UDB_P_U_CMP_SELA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2689;"	d
CYFLD_UDB_P_U_CMP_SELA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2689;"	d
CYFLD_UDB_P_U_CMP_SELA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2690;"	d
CYFLD_UDB_P_U_CMP_SELA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2690;"	d
CYFLD_UDB_P_U_CMP_SELB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2695;"	d
CYFLD_UDB_P_U_CMP_SELB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2695;"	d
CYFLD_UDB_P_U_CMP_SELB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2696;"	d
CYFLD_UDB_P_U_CMP_SELB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2696;"	d
CYFLD_UDB_P_U_CMP_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3010;"	d
CYFLD_UDB_P_U_CMP_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3010;"	d
CYFLD_UDB_P_U_CMP_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3011;"	d
CYFLD_UDB_P_U_CMP_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3011;"	d
CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2855;"	d
CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2855;"	d
CYFLD_UDB_P_U_CNT_EN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2856;"	d
CYFLD_UDB_P_U_CNT_EN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2856;"	d
CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2849;"	d
CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2849;"	d
CYFLD_UDB_P_U_CNT_LD_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2850;"	d
CYFLD_UDB_P_U_CNT_LD_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2850;"	d
CYFLD_UDB_P_U_CTL_MD0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2810;"	d
CYFLD_UDB_P_U_CTL_MD0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2810;"	d
CYFLD_UDB_P_U_CTL_MD0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2811;"	d
CYFLD_UDB_P_U_CTL_MD0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2811;"	d
CYFLD_UDB_P_U_CTL_MD1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2817;"	d
CYFLD_UDB_P_U_CTL_MD1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2817;"	d
CYFLD_UDB_P_U_CTL_MD1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2818;"	d
CYFLD_UDB_P_U_CTL_MD1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2818;"	d
CYFLD_UDB_P_U_D0_LD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2481;"	d
CYFLD_UDB_P_U_D0_LD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2481;"	d
CYFLD_UDB_P_U_D0_LD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2482;"	d
CYFLD_UDB_P_U_D0_LD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2482;"	d
CYFLD_UDB_P_U_D1_LD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2491;"	d
CYFLD_UDB_P_U_D1_LD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2491;"	d
CYFLD_UDB_P_U_D1_LD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2492;"	d
CYFLD_UDB_P_U_D1_LD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2492;"	d
CYFLD_UDB_P_U_DEF_SI__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2660;"	d
CYFLD_UDB_P_U_DEF_SI__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2660;"	d
CYFLD_UDB_P_U_DEF_SI__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2661;"	d
CYFLD_UDB_P_U_DEF_SI__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2661;"	d
CYFLD_UDB_P_U_DP_CK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2927;"	d
CYFLD_UDB_P_U_DP_CK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2927;"	d
CYFLD_UDB_P_U_DP_CK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2928;"	d
CYFLD_UDB_P_U_DP_CK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2928;"	d
CYFLD_UDB_P_U_DP_RES_POL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2970;"	d
CYFLD_UDB_P_U_DP_RES_POL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2970;"	d
CYFLD_UDB_P_U_DP_RES_POL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2971;"	d
CYFLD_UDB_P_U_DP_RES_POL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2971;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2435;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2435;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2436;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2436;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2439;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2439;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2440;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2440;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2443;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2443;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2444;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2444;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2447;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2447;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2448;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2448;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2451;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2451;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2452;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2452;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2466;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2466;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2467;"	d
CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2467;"	d
CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2962;"	d
CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2962;"	d
CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2963;"	d
CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2963;"	d
CYFLD_UDB_P_U_EN_RES_DP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2991;"	d
CYFLD_UDB_P_U_EN_RES_DP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2991;"	d
CYFLD_UDB_P_U_EN_RES_DP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2992;"	d
CYFLD_UDB_P_U_EN_RES_DP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2992;"	d
CYFLD_UDB_P_U_EN_RES_STAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2987;"	d
CYFLD_UDB_P_U_EN_RES_STAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2987;"	d
CYFLD_UDB_P_U_EN_RES_STAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2988;"	d
CYFLD_UDB_P_U_EN_RES_STAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2988;"	d
CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2995;"	d
CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2995;"	d
CYFLD_UDB_P_U_EXT_CK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2996;"	d
CYFLD_UDB_P_U_EXT_CK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2996;"	d
CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2766;"	d
CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2766;"	d
CYFLD_UDB_P_U_EXT_CRCPRS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2767;"	d
CYFLD_UDB_P_U_EXT_CRCPRS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2767;"	d
CYFLD_UDB_P_U_EXT_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2983;"	d
CYFLD_UDB_P_U_EXT_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2983;"	d
CYFLD_UDB_P_U_EXT_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2984;"	d
CYFLD_UDB_P_U_EXT_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2984;"	d
CYFLD_UDB_P_U_F0_CK_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2786;"	d
CYFLD_UDB_P_U_F0_CK_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2786;"	d
CYFLD_UDB_P_U_F0_CK_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2787;"	d
CYFLD_UDB_P_U_F0_CK_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2787;"	d
CYFLD_UDB_P_U_F0_DYN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2795;"	d
CYFLD_UDB_P_U_F0_DYN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2795;"	d
CYFLD_UDB_P_U_F0_DYN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2796;"	d
CYFLD_UDB_P_U_F0_DYN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2796;"	d
CYFLD_UDB_P_U_F0_INSEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2733;"	d
CYFLD_UDB_P_U_F0_INSEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2733;"	d
CYFLD_UDB_P_U_F0_INSEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2734;"	d
CYFLD_UDB_P_U_F0_INSEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2734;"	d
CYFLD_UDB_P_U_F0_LD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2456;"	d
CYFLD_UDB_P_U_F0_LD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2456;"	d
CYFLD_UDB_P_U_F0_LD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2457;"	d
CYFLD_UDB_P_U_F0_LD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2457;"	d
CYFLD_UDB_P_U_F1_CK_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2790;"	d
CYFLD_UDB_P_U_F1_CK_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2790;"	d
CYFLD_UDB_P_U_F1_CK_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2791;"	d
CYFLD_UDB_P_U_F1_CK_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2791;"	d
CYFLD_UDB_P_U_F1_DYN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2799;"	d
CYFLD_UDB_P_U_F1_DYN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2799;"	d
CYFLD_UDB_P_U_F1_DYN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2800;"	d
CYFLD_UDB_P_U_F1_DYN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2800;"	d
CYFLD_UDB_P_U_F1_INSEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2739;"	d
CYFLD_UDB_P_U_F1_INSEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2739;"	d
CYFLD_UDB_P_U_F1_INSEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2740;"	d
CYFLD_UDB_P_U_F1_INSEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2740;"	d
CYFLD_UDB_P_U_F1_LD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2470;"	d
CYFLD_UDB_P_U_F1_LD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2470;"	d
CYFLD_UDB_P_U_F1_LD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2471;"	d
CYFLD_UDB_P_U_F1_LD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2471;"	d
CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2805;"	d
CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2805;"	d
CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2806;"	d
CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2806;"	d
CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2770;"	d
CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2770;"	d
CYFLD_UDB_P_U_FIFO_ASYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2771;"	d
CYFLD_UDB_P_U_FIFO_ASYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2771;"	d
CYFLD_UDB_P_U_FIFO_CAP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2778;"	d
CYFLD_UDB_P_U_FIFO_CAP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2778;"	d
CYFLD_UDB_P_U_FIFO_CAP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2779;"	d
CYFLD_UDB_P_U_FIFO_CAP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2779;"	d
CYFLD_UDB_P_U_FIFO_EDGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2774;"	d
CYFLD_UDB_P_U_FIFO_EDGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2774;"	d
CYFLD_UDB_P_U_FIFO_EDGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2775;"	d
CYFLD_UDB_P_U_FIFO_EDGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2775;"	d
CYFLD_UDB_P_U_FIFO_FAST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2782;"	d
CYFLD_UDB_P_U_FIFO_FAST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2782;"	d
CYFLD_UDB_P_U_FIFO_FAST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2783;"	d
CYFLD_UDB_P_U_FIFO_FAST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2783;"	d
CYFLD_UDB_P_U_FUNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3054;"	d
CYFLD_UDB_P_U_FUNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3054;"	d
CYFLD_UDB_P_U_FUNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3055;"	d
CYFLD_UDB_P_U_FUNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3055;"	d
CYFLD_UDB_P_U_GUDB_WR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2966;"	d
CYFLD_UDB_P_U_GUDB_WR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2966;"	d
CYFLD_UDB_P_U_GUDB_WR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2967;"	d
CYFLD_UDB_P_U_GUDB_WR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2967;"	d
CYFLD_UDB_P_U_MSB_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2728;"	d
CYFLD_UDB_P_U_MSB_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2728;"	d
CYFLD_UDB_P_U_MSB_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2729;"	d
CYFLD_UDB_P_U_MSB_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2729;"	d
CYFLD_UDB_P_U_MSB_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2718;"	d
CYFLD_UDB_P_U_MSB_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2718;"	d
CYFLD_UDB_P_U_MSB_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2719;"	d
CYFLD_UDB_P_U_MSB_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2719;"	d
CYFLD_UDB_P_U_MSB_SI__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2745;"	d
CYFLD_UDB_P_U_MSB_SI__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2745;"	d
CYFLD_UDB_P_U_MSB_SI__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2746;"	d
CYFLD_UDB_P_U_MSB_SI__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2746;"	d
CYFLD_UDB_P_U_NC0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2827;"	d
CYFLD_UDB_P_U_NC0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2827;"	d
CYFLD_UDB_P_U_NC0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2828;"	d
CYFLD_UDB_P_U_NC0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2828;"	d
CYFLD_UDB_P_U_NC11__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2389;"	d
CYFLD_UDB_P_U_NC11__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2389;"	d
CYFLD_UDB_P_U_NC11__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2390;"	d
CYFLD_UDB_P_U_NC11__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2390;"	d
CYFLD_UDB_P_U_NC13__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2395;"	d
CYFLD_UDB_P_U_NC13__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2395;"	d
CYFLD_UDB_P_U_NC13__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2396;"	d
CYFLD_UDB_P_U_NC13__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2396;"	d
CYFLD_UDB_P_U_NC15__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2401;"	d
CYFLD_UDB_P_U_NC15__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2401;"	d
CYFLD_UDB_P_U_NC15__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2402;"	d
CYFLD_UDB_P_U_NC15__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2402;"	d
CYFLD_UDB_P_U_NC1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2359;"	d
CYFLD_UDB_P_U_NC1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2359;"	d
CYFLD_UDB_P_U_NC1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2360;"	d
CYFLD_UDB_P_U_NC1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2360;"	d
CYFLD_UDB_P_U_NC2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2803;"	d
CYFLD_UDB_P_U_NC2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2803;"	d
CYFLD_UDB_P_U_NC2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2804;"	d
CYFLD_UDB_P_U_NC2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2804;"	d
CYFLD_UDB_P_U_NC3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2365;"	d
CYFLD_UDB_P_U_NC3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2365;"	d
CYFLD_UDB_P_U_NC3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2366;"	d
CYFLD_UDB_P_U_NC3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2366;"	d
CYFLD_UDB_P_U_NC5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2371;"	d
CYFLD_UDB_P_U_NC5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2371;"	d
CYFLD_UDB_P_U_NC5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2372;"	d
CYFLD_UDB_P_U_NC5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2372;"	d
CYFLD_UDB_P_U_NC6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2638;"	d
CYFLD_UDB_P_U_NC6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2638;"	d
CYFLD_UDB_P_U_NC6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2639;"	d
CYFLD_UDB_P_U_NC6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2639;"	d
CYFLD_UDB_P_U_NC7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2377;"	d
CYFLD_UDB_P_U_NC7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2377;"	d
CYFLD_UDB_P_U_NC7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2378;"	d
CYFLD_UDB_P_U_NC7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2378;"	d
CYFLD_UDB_P_U_NC9__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2383;"	d
CYFLD_UDB_P_U_NC9__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2383;"	d
CYFLD_UDB_P_U_NC9__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2384;"	d
CYFLD_UDB_P_U_NC9__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2384;"	d
CYFLD_UDB_P_U_OUT0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2523;"	d
CYFLD_UDB_P_U_OUT0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2523;"	d
CYFLD_UDB_P_U_OUT0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2524;"	d
CYFLD_UDB_P_U_OUT0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2524;"	d
CYFLD_UDB_P_U_OUT1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2541;"	d
CYFLD_UDB_P_U_OUT1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2541;"	d
CYFLD_UDB_P_U_OUT1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2542;"	d
CYFLD_UDB_P_U_OUT1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2542;"	d
CYFLD_UDB_P_U_OUT2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2560;"	d
CYFLD_UDB_P_U_OUT2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2560;"	d
CYFLD_UDB_P_U_OUT2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2561;"	d
CYFLD_UDB_P_U_OUT2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2561;"	d
CYFLD_UDB_P_U_OUT3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2578;"	d
CYFLD_UDB_P_U_OUT3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2578;"	d
CYFLD_UDB_P_U_OUT3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2579;"	d
CYFLD_UDB_P_U_OUT3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2579;"	d
CYFLD_UDB_P_U_OUT4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2597;"	d
CYFLD_UDB_P_U_OUT4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2597;"	d
CYFLD_UDB_P_U_OUT4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2598;"	d
CYFLD_UDB_P_U_OUT4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2598;"	d
CYFLD_UDB_P_U_OUT5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2615;"	d
CYFLD_UDB_P_U_OUT5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2615;"	d
CYFLD_UDB_P_U_OUT5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2616;"	d
CYFLD_UDB_P_U_OUT5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2616;"	d
CYFLD_UDB_P_U_OUT_SYNC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2634;"	d
CYFLD_UDB_P_U_OUT_SYNC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2634;"	d
CYFLD_UDB_P_U_OUT_SYNC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2635;"	d
CYFLD_UDB_P_U_OUT_SYNC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2635;"	d
CYFLD_UDB_P_U_PI_DYN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2749;"	d
CYFLD_UDB_P_U_PI_DYN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2749;"	d
CYFLD_UDB_P_U_PI_DYN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2750;"	d
CYFLD_UDB_P_U_PI_DYN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2750;"	d
CYFLD_UDB_P_U_PI_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2757;"	d
CYFLD_UDB_P_U_PI_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2757;"	d
CYFLD_UDB_P_U_PI_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2758;"	d
CYFLD_UDB_P_U_PI_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2758;"	d
CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2902;"	d
CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2902;"	d
CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2903;"	d
CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2903;"	d
CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2064;"	d
CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2064;"	d
CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2065;"	d
CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2065;"	d
CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2066;"	d
CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2066;"	d
CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2067;"	d
CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2067;"	d
CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2068;"	d
CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2068;"	d
CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2069;"	d
CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2069;"	d
CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2070;"	d
CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2070;"	d
CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2071;"	d
CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2071;"	d
CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2072;"	d
CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2072;"	d
CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2073;"	d
CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2073;"	d
CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2074;"	d
CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2074;"	d
CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2075;"	d
CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2075;"	d
CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2076;"	d
CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2076;"	d
CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2077;"	d
CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2077;"	d
CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2078;"	d
CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2078;"	d
CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2079;"	d
CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2079;"	d
CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2096;"	d
CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2096;"	d
CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2097;"	d
CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2097;"	d
CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2098;"	d
CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2098;"	d
CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2099;"	d
CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2099;"	d
CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2100;"	d
CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2100;"	d
CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2101;"	d
CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2101;"	d
CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2102;"	d
CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2102;"	d
CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2103;"	d
CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2103;"	d
CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2104;"	d
CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2104;"	d
CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2105;"	d
CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2105;"	d
CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2106;"	d
CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2106;"	d
CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2107;"	d
CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2107;"	d
CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2108;"	d
CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2108;"	d
CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2109;"	d
CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2109;"	d
CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2110;"	d
CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2110;"	d
CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2111;"	d
CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2111;"	d
CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2355;"	d
CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2355;"	d
CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2356;"	d
CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2356;"	d
CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2176;"	d
CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2176;"	d
CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2177;"	d
CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2177;"	d
CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2180;"	d
CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2180;"	d
CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2181;"	d
CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2181;"	d
CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2294;"	d
CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2294;"	d
CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2295;"	d
CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2295;"	d
CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2290;"	d
CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2290;"	d
CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2291;"	d
CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2291;"	d
CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2241;"	d
CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2241;"	d
CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2242;"	d
CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2242;"	d
CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2361;"	d
CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2361;"	d
CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2362;"	d
CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2362;"	d
CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2184;"	d
CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2184;"	d
CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2185;"	d
CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2185;"	d
CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2188;"	d
CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2188;"	d
CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2189;"	d
CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2189;"	d
CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2302;"	d
CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2302;"	d
CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2303;"	d
CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2303;"	d
CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2298;"	d
CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2298;"	d
CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2299;"	d
CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2299;"	d
CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2247;"	d
CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2247;"	d
CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2248;"	d
CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2248;"	d
CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2367;"	d
CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2367;"	d
CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2368;"	d
CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2368;"	d
CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2192;"	d
CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2192;"	d
CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2193;"	d
CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2193;"	d
CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2196;"	d
CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2196;"	d
CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2197;"	d
CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2197;"	d
CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2310;"	d
CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2310;"	d
CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2311;"	d
CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2311;"	d
CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2306;"	d
CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2306;"	d
CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2307;"	d
CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2307;"	d
CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2253;"	d
CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2253;"	d
CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2254;"	d
CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2254;"	d
CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2373;"	d
CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2373;"	d
CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2374;"	d
CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2374;"	d
CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2200;"	d
CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2200;"	d
CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2201;"	d
CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2201;"	d
CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2204;"	d
CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2204;"	d
CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2205;"	d
CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2205;"	d
CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2318;"	d
CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2318;"	d
CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2319;"	d
CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2319;"	d
CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2314;"	d
CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2314;"	d
CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2315;"	d
CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2315;"	d
CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2259;"	d
CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2259;"	d
CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2260;"	d
CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2260;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2140;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2140;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2141;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2141;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2142;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2142;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2143;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2143;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2144;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2144;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2145;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2145;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2146;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2146;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2147;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2147;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2148;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2148;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2149;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2149;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2150;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2150;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2151;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2151;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2152;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2152;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2153;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2153;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2154;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2154;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2155;"	d
CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2155;"	d
CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3001;"	d
CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3001;"	d
CYFLD_UDB_P_U_PLD0_RES_POL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3002;"	d
CYFLD_UDB_P_U_PLD0_RES_POL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3002;"	d
CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2914;"	d
CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2914;"	d
CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2915;"	d
CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2915;"	d
CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2080;"	d
CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2080;"	d
CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2081;"	d
CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2081;"	d
CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2082;"	d
CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2082;"	d
CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2083;"	d
CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2083;"	d
CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2084;"	d
CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2084;"	d
CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2085;"	d
CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2085;"	d
CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2086;"	d
CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2086;"	d
CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2087;"	d
CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2087;"	d
CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2088;"	d
CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2088;"	d
CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2089;"	d
CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2089;"	d
CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2090;"	d
CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2090;"	d
CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2091;"	d
CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2091;"	d
CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2092;"	d
CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2092;"	d
CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2093;"	d
CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2093;"	d
CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2094;"	d
CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2094;"	d
CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2095;"	d
CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2095;"	d
CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2112;"	d
CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2112;"	d
CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2113;"	d
CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2113;"	d
CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2114;"	d
CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2114;"	d
CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2115;"	d
CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2115;"	d
CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2116;"	d
CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2116;"	d
CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2117;"	d
CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2117;"	d
CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2118;"	d
CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2118;"	d
CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2119;"	d
CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2119;"	d
CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2120;"	d
CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2120;"	d
CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2121;"	d
CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2121;"	d
CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2122;"	d
CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2122;"	d
CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2123;"	d
CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2123;"	d
CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2124;"	d
CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2124;"	d
CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2125;"	d
CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2125;"	d
CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2126;"	d
CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2126;"	d
CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2127;"	d
CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2127;"	d
CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2379;"	d
CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2379;"	d
CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2380;"	d
CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2380;"	d
CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2208;"	d
CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2208;"	d
CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2209;"	d
CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2209;"	d
CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2212;"	d
CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2212;"	d
CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2213;"	d
CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2213;"	d
CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2326;"	d
CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2326;"	d
CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2327;"	d
CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2327;"	d
CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2322;"	d
CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2322;"	d
CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2323;"	d
CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2323;"	d
CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2265;"	d
CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2265;"	d
CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2266;"	d
CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2266;"	d
CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2385;"	d
CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2385;"	d
CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2386;"	d
CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2386;"	d
CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2216;"	d
CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2216;"	d
CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2217;"	d
CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2217;"	d
CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2220;"	d
CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2220;"	d
CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2221;"	d
CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2221;"	d
CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2334;"	d
CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2334;"	d
CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2335;"	d
CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2335;"	d
CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2330;"	d
CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2330;"	d
CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2331;"	d
CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2331;"	d
CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2271;"	d
CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2271;"	d
CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2272;"	d
CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2272;"	d
CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2391;"	d
CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2391;"	d
CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2392;"	d
CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2392;"	d
CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2224;"	d
CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2224;"	d
CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2225;"	d
CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2225;"	d
CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2228;"	d
CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2228;"	d
CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2229;"	d
CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2229;"	d
CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2342;"	d
CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2342;"	d
CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2343;"	d
CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2343;"	d
CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2338;"	d
CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2338;"	d
CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2339;"	d
CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2339;"	d
CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2277;"	d
CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2277;"	d
CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2278;"	d
CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2278;"	d
CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2397;"	d
CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2397;"	d
CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2398;"	d
CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2398;"	d
CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2232;"	d
CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2232;"	d
CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2233;"	d
CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2233;"	d
CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2236;"	d
CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2236;"	d
CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2237;"	d
CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2237;"	d
CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2350;"	d
CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2350;"	d
CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2351;"	d
CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2351;"	d
CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2346;"	d
CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2346;"	d
CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2347;"	d
CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2347;"	d
CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2283;"	d
CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2283;"	d
CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2284;"	d
CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2284;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2156;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2156;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2157;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2157;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2158;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2158;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2159;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2159;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2160;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2160;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2161;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2161;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2162;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2162;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2163;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2163;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2164;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2164;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2165;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2165;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2166;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2166;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2167;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2167;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2168;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2168;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2169;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2169;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2170;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2170;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2171;"	d
CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2171;"	d
CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3005;"	d
CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3005;"	d
CYFLD_UDB_P_U_PLD1_RES_POL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3006;"	d
CYFLD_UDB_P_U_PLD1_RES_POL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3006;"	d
CYFLD_UDB_P_U_RAD0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2404;"	d
CYFLD_UDB_P_U_RAD0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2404;"	d
CYFLD_UDB_P_U_RAD0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2405;"	d
CYFLD_UDB_P_U_RAD0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2405;"	d
CYFLD_UDB_P_U_RAD1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2414;"	d
CYFLD_UDB_P_U_RAD1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2414;"	d
CYFLD_UDB_P_U_RAD1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2415;"	d
CYFLD_UDB_P_U_RAD1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2415;"	d
CYFLD_UDB_P_U_RAD2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2425;"	d
CYFLD_UDB_P_U_RAD2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2425;"	d
CYFLD_UDB_P_U_RAD2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2426;"	d
CYFLD_UDB_P_U_RAD2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2426;"	d
CYFLD_UDB_P_U_RC_EN_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2886;"	d
CYFLD_UDB_P_U_RC_EN_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2886;"	d
CYFLD_UDB_P_U_RC_EN_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2887;"	d
CYFLD_UDB_P_U_RC_EN_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2887;"	d
CYFLD_UDB_P_U_RC_EN_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2880;"	d
CYFLD_UDB_P_U_RC_EN_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2880;"	d
CYFLD_UDB_P_U_RC_EN_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2881;"	d
CYFLD_UDB_P_U_RC_EN_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2881;"	d
CYFLD_UDB_P_U_RC_EN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2874;"	d
CYFLD_UDB_P_U_RC_EN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2874;"	d
CYFLD_UDB_P_U_RC_EN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2875;"	d
CYFLD_UDB_P_U_RC_EN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2875;"	d
CYFLD_UDB_P_U_RC_INV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2890;"	d
CYFLD_UDB_P_U_RC_INV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2890;"	d
CYFLD_UDB_P_U_RC_INV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2891;"	d
CYFLD_UDB_P_U_RC_INV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2891;"	d
CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2894;"	d
CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2894;"	d
CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2895;"	d
CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2895;"	d
CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2896;"	d
CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2896;"	d
CYFLD_UDB_P_U_RC_RES_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2897;"	d
CYFLD_UDB_P_U_RC_RES_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2897;"	d
CYFLD_UDB_P_U_RES_POL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2958;"	d
CYFLD_UDB_P_U_RES_POL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2958;"	d
CYFLD_UDB_P_U_RES_POL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2959;"	d
CYFLD_UDB_P_U_RES_POL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2959;"	d
CYFLD_UDB_P_U_RES_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2952;"	d
CYFLD_UDB_P_U_RES_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2952;"	d
CYFLD_UDB_P_U_RES_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2953;"	d
CYFLD_UDB_P_U_RES_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2953;"	d
CYFLD_UDB_P_U_ROUTE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2865;"	d
CYFLD_UDB_P_U_ROUTE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2865;"	d
CYFLD_UDB_P_U_ROUTE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2866;"	d
CYFLD_UDB_P_U_ROUTE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2866;"	d
CYFLD_UDB_P_U_ROUTE_LD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2861;"	d
CYFLD_UDB_P_U_ROUTE_LD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2861;"	d
CYFLD_UDB_P_U_ROUTE_LD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2862;"	d
CYFLD_UDB_P_U_ROUTE_LD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2862;"	d
CYFLD_UDB_P_U_SC_CK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2939;"	d
CYFLD_UDB_P_U_SC_CK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2939;"	d
CYFLD_UDB_P_U_SC_CK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2940;"	d
CYFLD_UDB_P_U_SC_CK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2940;"	d
CYFLD_UDB_P_U_SC_EXT_RES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2844;"	d
CYFLD_UDB_P_U_SC_EXT_RES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2844;"	d
CYFLD_UDB_P_U_SC_EXT_RES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2845;"	d
CYFLD_UDB_P_U_SC_EXT_RES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2845;"	d
CYFLD_UDB_P_U_SC_INT_MD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2836;"	d
CYFLD_UDB_P_U_SC_INT_MD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2836;"	d
CYFLD_UDB_P_U_SC_INT_MD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2837;"	d
CYFLD_UDB_P_U_SC_INT_MD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2837;"	d
CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2830;"	d
CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2830;"	d
CYFLD_UDB_P_U_SC_OUT_CTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2831;"	d
CYFLD_UDB_P_U_SC_OUT_CTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2831;"	d
CYFLD_UDB_P_U_SC_RES_POL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2974;"	d
CYFLD_UDB_P_U_SC_RES_POL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2974;"	d
CYFLD_UDB_P_U_SC_RES_POL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2975;"	d
CYFLD_UDB_P_U_SC_RES_POL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2975;"	d
CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2840;"	d
CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2840;"	d
CYFLD_UDB_P_U_SC_SYNC_MD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2841;"	d
CYFLD_UDB_P_U_SC_SYNC_MD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2841;"	d
CYFLD_UDB_P_U_SHIFT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2753;"	d
CYFLD_UDB_P_U_SHIFT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2753;"	d
CYFLD_UDB_P_U_SHIFT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2754;"	d
CYFLD_UDB_P_U_SHIFT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2754;"	d
CYFLD_UDB_P_U_SHIFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3038;"	d
CYFLD_UDB_P_U_SHIFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3038;"	d
CYFLD_UDB_P_U_SHIFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3039;"	d
CYFLD_UDB_P_U_SHIFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3039;"	d
CYFLD_UDB_P_U_SI_MUX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2502;"	d
CYFLD_UDB_P_U_SI_MUX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2502;"	d
CYFLD_UDB_P_U_SI_MUX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2503;"	d
CYFLD_UDB_P_U_SI_MUX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2503;"	d
CYFLD_UDB_P_U_SI_SELA__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2648;"	d
CYFLD_UDB_P_U_SI_SELA__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2648;"	d
CYFLD_UDB_P_U_SI_SELA__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2649;"	d
CYFLD_UDB_P_U_SI_SELA__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2649;"	d
CYFLD_UDB_P_U_SI_SELB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2654;"	d
CYFLD_UDB_P_U_SI_SELB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2654;"	d
CYFLD_UDB_P_U_SI_SELB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2655;"	d
CYFLD_UDB_P_U_SI_SELB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2655;"	d
CYFLD_UDB_P_U_SI_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3014;"	d
CYFLD_UDB_P_U_SI_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3014;"	d
CYFLD_UDB_P_U_SI_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3015;"	d
CYFLD_UDB_P_U_SI_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3015;"	d
CYFLD_UDB_P_U_SRC_A__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3050;"	d
CYFLD_UDB_P_U_SRC_A__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3050;"	d
CYFLD_UDB_P_U_SRC_A__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3051;"	d
CYFLD_UDB_P_U_SRC_A__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3051;"	d
CYFLD_UDB_P_U_SRC_B__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3044;"	d
CYFLD_UDB_P_U_SRC_B__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3044;"	d
CYFLD_UDB_P_U_SRC_B__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3045;"	d
CYFLD_UDB_P_U_SRC_B__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3045;"	d
CYFLD_UDB_P_U_STAT_MD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2824;"	d
CYFLD_UDB_P_U_STAT_MD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2824;"	d
CYFLD_UDB_P_U_STAT_MD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2825;"	d
CYFLD_UDB_P_U_STAT_MD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2825;"	d
CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2762;"	d
CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2762;"	d
CYFLD_UDB_P_U_WRK16_CONCAT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2763;"	d
CYFLD_UDB_P_U_WRK16_CONCAT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2763;"	d
CYFLD_UDB_UDBIF_BANK_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5063;"	d
CYFLD_UDB_UDBIF_BANK_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5063;"	d
CYFLD_UDB_UDBIF_BANK_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5064;"	d
CYFLD_UDB_UDBIF_BANK_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5064;"	d
CYFLD_UDB_UDBIF_DIS_COR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5055;"	d
CYFLD_UDB_UDBIF_DIS_COR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5055;"	d
CYFLD_UDB_UDBIF_DIS_COR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5056;"	d
CYFLD_UDB_UDBIF_DIS_COR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5056;"	d
CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5105;"	d
CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5105;"	d
CYFLD_UDB_UDBIF_EN_HFCLK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5106;"	d
CYFLD_UDB_UDBIF_EN_HFCLK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5106;"	d
CYFLD_UDB_UDBIF_GLBL_WR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5075;"	d
CYFLD_UDB_UDBIF_GLBL_WR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5075;"	d
CYFLD_UDB_UDBIF_GLBL_WR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5076;"	d
CYFLD_UDB_UDBIF_GLBL_WR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5076;"	d
CYFLD_UDB_UDBIF_LOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5067;"	d
CYFLD_UDB_UDBIF_LOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5067;"	d
CYFLD_UDB_UDBIF_LOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5068;"	d
CYFLD_UDB_UDBIF_LOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5068;"	d
CYFLD_UDB_UDBIF_PIPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5071;"	d
CYFLD_UDB_UDBIF_PIPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5071;"	d
CYFLD_UDB_UDBIF_PIPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5072;"	d
CYFLD_UDB_UDBIF_PIPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5072;"	d
CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5080;"	d
CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5080;"	d
CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5081;"	d
CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5081;"	d
CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5092;"	d
CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5092;"	d
CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5093;"	d
CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5093;"	d
CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5059;"	d
CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5059;"	d
CYFLD_UDB_UDBIF_ROUTE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5060;"	d
CYFLD_UDB_UDBIF_ROUTE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5060;"	d
CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5086;"	d
CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5086;"	d
CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5087;"	d
CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5087;"	d
CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5098;"	d
CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5098;"	d
CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5099;"	d
CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5099;"	d
CYFLD_UDB_W16_A0_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1738;"	d
CYFLD_UDB_W16_A0_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1738;"	d
CYFLD_UDB_W16_A0_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1739;"	d
CYFLD_UDB_W16_A0_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1739;"	d
CYFLD_UDB_W16_A0_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1740;"	d
CYFLD_UDB_W16_A0_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1740;"	d
CYFLD_UDB_W16_A0_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1741;"	d
CYFLD_UDB_W16_A0_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1741;"	d
CYFLD_UDB_W16_A1_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1745;"	d
CYFLD_UDB_W16_A1_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1745;"	d
CYFLD_UDB_W16_A1_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1746;"	d
CYFLD_UDB_W16_A1_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1746;"	d
CYFLD_UDB_W16_A1_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1747;"	d
CYFLD_UDB_W16_A1_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1747;"	d
CYFLD_UDB_W16_A1_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1748;"	d
CYFLD_UDB_W16_A1_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1748;"	d
CYFLD_UDB_W16_CNT_START_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1821;"	d
CYFLD_UDB_W16_CNT_START_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1821;"	d
CYFLD_UDB_W16_CNT_START_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1822;"	d
CYFLD_UDB_W16_CNT_START_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1822;"	d
CYFLD_UDB_W16_CNT_START_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1845;"	d
CYFLD_UDB_W16_CNT_START_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1845;"	d
CYFLD_UDB_W16_CNT_START_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1846;"	d
CYFLD_UDB_W16_CNT_START_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1846;"	d
CYFLD_UDB_W16_CTL_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1787;"	d
CYFLD_UDB_W16_CTL_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1787;"	d
CYFLD_UDB_W16_CTL_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1788;"	d
CYFLD_UDB_W16_CTL_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1788;"	d
CYFLD_UDB_W16_CTL_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1789;"	d
CYFLD_UDB_W16_CTL_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1789;"	d
CYFLD_UDB_W16_CTL_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1790;"	d
CYFLD_UDB_W16_CTL_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1790;"	d
CYFLD_UDB_W16_D0_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1752;"	d
CYFLD_UDB_W16_D0_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1752;"	d
CYFLD_UDB_W16_D0_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1753;"	d
CYFLD_UDB_W16_D0_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1753;"	d
CYFLD_UDB_W16_D0_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1754;"	d
CYFLD_UDB_W16_D0_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1754;"	d
CYFLD_UDB_W16_D0_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1755;"	d
CYFLD_UDB_W16_D0_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1755;"	d
CYFLD_UDB_W16_D1_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1759;"	d
CYFLD_UDB_W16_D1_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1759;"	d
CYFLD_UDB_W16_D1_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1760;"	d
CYFLD_UDB_W16_D1_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1760;"	d
CYFLD_UDB_W16_D1_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1761;"	d
CYFLD_UDB_W16_D1_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1761;"	d
CYFLD_UDB_W16_D1_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1762;"	d
CYFLD_UDB_W16_D1_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1762;"	d
CYFLD_UDB_W16_F0_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1766;"	d
CYFLD_UDB_W16_F0_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1766;"	d
CYFLD_UDB_W16_F0_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1767;"	d
CYFLD_UDB_W16_F0_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1767;"	d
CYFLD_UDB_W16_F0_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1768;"	d
CYFLD_UDB_W16_F0_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1768;"	d
CYFLD_UDB_W16_F0_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1769;"	d
CYFLD_UDB_W16_F0_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1769;"	d
CYFLD_UDB_W16_F1_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1773;"	d
CYFLD_UDB_W16_F1_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1773;"	d
CYFLD_UDB_W16_F1_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1774;"	d
CYFLD_UDB_W16_F1_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1774;"	d
CYFLD_UDB_W16_F1_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1775;"	d
CYFLD_UDB_W16_F1_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1775;"	d
CYFLD_UDB_W16_F1_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1776;"	d
CYFLD_UDB_W16_F1_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1776;"	d
CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1801;"	d
CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1801;"	d
CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1802;"	d
CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1802;"	d
CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1825;"	d
CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1825;"	d
CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1826;"	d
CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1826;"	d
CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1809;"	d
CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1809;"	d
CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1810;"	d
CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1810;"	d
CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1833;"	d
CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1833;"	d
CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1834;"	d
CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1834;"	d
CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1805;"	d
CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1805;"	d
CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1806;"	d
CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1806;"	d
CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1829;"	d
CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1829;"	d
CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1830;"	d
CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1830;"	d
CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1813;"	d
CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1813;"	d
CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1814;"	d
CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1814;"	d
CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1837;"	d
CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1837;"	d
CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1838;"	d
CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1838;"	d
CYFLD_UDB_W16_INT_EN_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1817;"	d
CYFLD_UDB_W16_INT_EN_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1817;"	d
CYFLD_UDB_W16_INT_EN_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1818;"	d
CYFLD_UDB_W16_INT_EN_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1818;"	d
CYFLD_UDB_W16_INT_EN_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1841;"	d
CYFLD_UDB_W16_INT_EN_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1841;"	d
CYFLD_UDB_W16_INT_EN_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1842;"	d
CYFLD_UDB_W16_INT_EN_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1842;"	d
CYFLD_UDB_W16_MSK_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1794;"	d
CYFLD_UDB_W16_MSK_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1794;"	d
CYFLD_UDB_W16_MSK_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1795;"	d
CYFLD_UDB_W16_MSK_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1795;"	d
CYFLD_UDB_W16_MSK_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1796;"	d
CYFLD_UDB_W16_MSK_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1796;"	d
CYFLD_UDB_W16_MSK_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1797;"	d
CYFLD_UDB_W16_MSK_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1797;"	d
CYFLD_UDB_W16_PLD0_MC_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1852;"	d
CYFLD_UDB_W16_PLD0_MC_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1852;"	d
CYFLD_UDB_W16_PLD0_MC_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1853;"	d
CYFLD_UDB_W16_PLD0_MC_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1853;"	d
CYFLD_UDB_W16_PLD0_MC_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1856;"	d
CYFLD_UDB_W16_PLD0_MC_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1856;"	d
CYFLD_UDB_W16_PLD0_MC_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1857;"	d
CYFLD_UDB_W16_PLD0_MC_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1857;"	d
CYFLD_UDB_W16_PLD1_MC_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1854;"	d
CYFLD_UDB_W16_PLD1_MC_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1854;"	d
CYFLD_UDB_W16_PLD1_MC_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1855;"	d
CYFLD_UDB_W16_PLD1_MC_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1855;"	d
CYFLD_UDB_W16_PLD1_MC_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1858;"	d
CYFLD_UDB_W16_PLD1_MC_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1858;"	d
CYFLD_UDB_W16_PLD1_MC_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1859;"	d
CYFLD_UDB_W16_PLD1_MC_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1859;"	d
CYFLD_UDB_W16_ST_LS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1780;"	d
CYFLD_UDB_W16_ST_LS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1780;"	d
CYFLD_UDB_W16_ST_LS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1781;"	d
CYFLD_UDB_W16_ST_LS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1781;"	d
CYFLD_UDB_W16_ST_MS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1782;"	d
CYFLD_UDB_W16_ST_MS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1782;"	d
CYFLD_UDB_W16_ST_MS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1783;"	d
CYFLD_UDB_W16_ST_MS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1783;"	d
CYFLD_UDB_W32_A0_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1865;"	d
CYFLD_UDB_W32_A0_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1865;"	d
CYFLD_UDB_W32_A0_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1866;"	d
CYFLD_UDB_W32_A0_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1866;"	d
CYFLD_UDB_W32_A0_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1867;"	d
CYFLD_UDB_W32_A0_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1867;"	d
CYFLD_UDB_W32_A0_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1868;"	d
CYFLD_UDB_W32_A0_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1868;"	d
CYFLD_UDB_W32_A0_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1869;"	d
CYFLD_UDB_W32_A0_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1869;"	d
CYFLD_UDB_W32_A0_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1870;"	d
CYFLD_UDB_W32_A0_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1870;"	d
CYFLD_UDB_W32_A0_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1871;"	d
CYFLD_UDB_W32_A0_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1871;"	d
CYFLD_UDB_W32_A0_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1872;"	d
CYFLD_UDB_W32_A0_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1872;"	d
CYFLD_UDB_W32_A1_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1874;"	d
CYFLD_UDB_W32_A1_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1874;"	d
CYFLD_UDB_W32_A1_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1875;"	d
CYFLD_UDB_W32_A1_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1875;"	d
CYFLD_UDB_W32_A1_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1876;"	d
CYFLD_UDB_W32_A1_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1876;"	d
CYFLD_UDB_W32_A1_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1877;"	d
CYFLD_UDB_W32_A1_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1877;"	d
CYFLD_UDB_W32_A1_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1878;"	d
CYFLD_UDB_W32_A1_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1878;"	d
CYFLD_UDB_W32_A1_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1879;"	d
CYFLD_UDB_W32_A1_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1879;"	d
CYFLD_UDB_W32_A1_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1880;"	d
CYFLD_UDB_W32_A1_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1880;"	d
CYFLD_UDB_W32_A1_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1881;"	d
CYFLD_UDB_W32_A1_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1881;"	d
CYFLD_UDB_W32_CNT_START_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1966;"	d
CYFLD_UDB_W32_CNT_START_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1966;"	d
CYFLD_UDB_W32_CNT_START_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1967;"	d
CYFLD_UDB_W32_CNT_START_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1967;"	d
CYFLD_UDB_W32_CNT_START_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1990;"	d
CYFLD_UDB_W32_CNT_START_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1990;"	d
CYFLD_UDB_W32_CNT_START_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1991;"	d
CYFLD_UDB_W32_CNT_START_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1991;"	d
CYFLD_UDB_W32_CNT_START_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2014;"	d
CYFLD_UDB_W32_CNT_START_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2014;"	d
CYFLD_UDB_W32_CNT_START_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2015;"	d
CYFLD_UDB_W32_CNT_START_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2015;"	d
CYFLD_UDB_W32_CNT_START_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2038;"	d
CYFLD_UDB_W32_CNT_START_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2038;"	d
CYFLD_UDB_W32_CNT_START_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2039;"	d
CYFLD_UDB_W32_CNT_START_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2039;"	d
CYFLD_UDB_W32_CTL_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1928;"	d
CYFLD_UDB_W32_CTL_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1928;"	d
CYFLD_UDB_W32_CTL_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1929;"	d
CYFLD_UDB_W32_CTL_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1929;"	d
CYFLD_UDB_W32_CTL_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1930;"	d
CYFLD_UDB_W32_CTL_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1930;"	d
CYFLD_UDB_W32_CTL_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1931;"	d
CYFLD_UDB_W32_CTL_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1931;"	d
CYFLD_UDB_W32_CTL_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1932;"	d
CYFLD_UDB_W32_CTL_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1932;"	d
CYFLD_UDB_W32_CTL_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1933;"	d
CYFLD_UDB_W32_CTL_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1933;"	d
CYFLD_UDB_W32_CTL_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1934;"	d
CYFLD_UDB_W32_CTL_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1934;"	d
CYFLD_UDB_W32_CTL_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1935;"	d
CYFLD_UDB_W32_CTL_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1935;"	d
CYFLD_UDB_W32_D0_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1883;"	d
CYFLD_UDB_W32_D0_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1883;"	d
CYFLD_UDB_W32_D0_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1884;"	d
CYFLD_UDB_W32_D0_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1884;"	d
CYFLD_UDB_W32_D0_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1885;"	d
CYFLD_UDB_W32_D0_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1885;"	d
CYFLD_UDB_W32_D0_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1886;"	d
CYFLD_UDB_W32_D0_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1886;"	d
CYFLD_UDB_W32_D0_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1887;"	d
CYFLD_UDB_W32_D0_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1887;"	d
CYFLD_UDB_W32_D0_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1888;"	d
CYFLD_UDB_W32_D0_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1888;"	d
CYFLD_UDB_W32_D0_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1889;"	d
CYFLD_UDB_W32_D0_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1889;"	d
CYFLD_UDB_W32_D0_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1890;"	d
CYFLD_UDB_W32_D0_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1890;"	d
CYFLD_UDB_W32_D1_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1892;"	d
CYFLD_UDB_W32_D1_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1892;"	d
CYFLD_UDB_W32_D1_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1893;"	d
CYFLD_UDB_W32_D1_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1893;"	d
CYFLD_UDB_W32_D1_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1894;"	d
CYFLD_UDB_W32_D1_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1894;"	d
CYFLD_UDB_W32_D1_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1895;"	d
CYFLD_UDB_W32_D1_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1895;"	d
CYFLD_UDB_W32_D1_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1896;"	d
CYFLD_UDB_W32_D1_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1896;"	d
CYFLD_UDB_W32_D1_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1897;"	d
CYFLD_UDB_W32_D1_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1897;"	d
CYFLD_UDB_W32_D1_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1898;"	d
CYFLD_UDB_W32_D1_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1898;"	d
CYFLD_UDB_W32_D1_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1899;"	d
CYFLD_UDB_W32_D1_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1899;"	d
CYFLD_UDB_W32_F0_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1901;"	d
CYFLD_UDB_W32_F0_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1901;"	d
CYFLD_UDB_W32_F0_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1902;"	d
CYFLD_UDB_W32_F0_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1902;"	d
CYFLD_UDB_W32_F0_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1903;"	d
CYFLD_UDB_W32_F0_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1903;"	d
CYFLD_UDB_W32_F0_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1904;"	d
CYFLD_UDB_W32_F0_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1904;"	d
CYFLD_UDB_W32_F0_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1905;"	d
CYFLD_UDB_W32_F0_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1905;"	d
CYFLD_UDB_W32_F0_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1906;"	d
CYFLD_UDB_W32_F0_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1906;"	d
CYFLD_UDB_W32_F0_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1907;"	d
CYFLD_UDB_W32_F0_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1907;"	d
CYFLD_UDB_W32_F0_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1908;"	d
CYFLD_UDB_W32_F0_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1908;"	d
CYFLD_UDB_W32_F1_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1910;"	d
CYFLD_UDB_W32_F1_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1910;"	d
CYFLD_UDB_W32_F1_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1911;"	d
CYFLD_UDB_W32_F1_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1911;"	d
CYFLD_UDB_W32_F1_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1912;"	d
CYFLD_UDB_W32_F1_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1912;"	d
CYFLD_UDB_W32_F1_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1913;"	d
CYFLD_UDB_W32_F1_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1913;"	d
CYFLD_UDB_W32_F1_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1914;"	d
CYFLD_UDB_W32_F1_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1914;"	d
CYFLD_UDB_W32_F1_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1915;"	d
CYFLD_UDB_W32_F1_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1915;"	d
CYFLD_UDB_W32_F1_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1916;"	d
CYFLD_UDB_W32_F1_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1916;"	d
CYFLD_UDB_W32_F1_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1917;"	d
CYFLD_UDB_W32_F1_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1917;"	d
CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1946;"	d
CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1946;"	d
CYFLD_UDB_W32_FIFO0_CLR_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1947;"	d
CYFLD_UDB_W32_FIFO0_CLR_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1947;"	d
CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1970;"	d
CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1970;"	d
CYFLD_UDB_W32_FIFO0_CLR_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1971;"	d
CYFLD_UDB_W32_FIFO0_CLR_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1971;"	d
CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1994;"	d
CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1994;"	d
CYFLD_UDB_W32_FIFO0_CLR_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1995;"	d
CYFLD_UDB_W32_FIFO0_CLR_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1995;"	d
CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2018;"	d
CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2018;"	d
CYFLD_UDB_W32_FIFO0_CLR_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2019;"	d
CYFLD_UDB_W32_FIFO0_CLR_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2019;"	d
CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1954;"	d
CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1954;"	d
CYFLD_UDB_W32_FIFO0_LVL_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1955;"	d
CYFLD_UDB_W32_FIFO0_LVL_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1955;"	d
CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1978;"	d
CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1978;"	d
CYFLD_UDB_W32_FIFO0_LVL_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1979;"	d
CYFLD_UDB_W32_FIFO0_LVL_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1979;"	d
CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2002;"	d
CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2002;"	d
CYFLD_UDB_W32_FIFO0_LVL_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2003;"	d
CYFLD_UDB_W32_FIFO0_LVL_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2003;"	d
CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2026;"	d
CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2026;"	d
CYFLD_UDB_W32_FIFO0_LVL_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2027;"	d
CYFLD_UDB_W32_FIFO0_LVL_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2027;"	d
CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1950;"	d
CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1950;"	d
CYFLD_UDB_W32_FIFO1_CLR_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1951;"	d
CYFLD_UDB_W32_FIFO1_CLR_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1951;"	d
CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1974;"	d
CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1974;"	d
CYFLD_UDB_W32_FIFO1_CLR_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1975;"	d
CYFLD_UDB_W32_FIFO1_CLR_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1975;"	d
CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1998;"	d
CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1998;"	d
CYFLD_UDB_W32_FIFO1_CLR_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1999;"	d
CYFLD_UDB_W32_FIFO1_CLR_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1999;"	d
CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2022;"	d
CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2022;"	d
CYFLD_UDB_W32_FIFO1_CLR_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2023;"	d
CYFLD_UDB_W32_FIFO1_CLR_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2023;"	d
CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1958;"	d
CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1958;"	d
CYFLD_UDB_W32_FIFO1_LVL_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1959;"	d
CYFLD_UDB_W32_FIFO1_LVL_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1959;"	d
CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1982;"	d
CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1982;"	d
CYFLD_UDB_W32_FIFO1_LVL_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1983;"	d
CYFLD_UDB_W32_FIFO1_LVL_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1983;"	d
CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2006;"	d
CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2006;"	d
CYFLD_UDB_W32_FIFO1_LVL_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2007;"	d
CYFLD_UDB_W32_FIFO1_LVL_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2007;"	d
CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2030;"	d
CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2030;"	d
CYFLD_UDB_W32_FIFO1_LVL_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2031;"	d
CYFLD_UDB_W32_FIFO1_LVL_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2031;"	d
CYFLD_UDB_W32_INT_EN_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1962;"	d
CYFLD_UDB_W32_INT_EN_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1962;"	d
CYFLD_UDB_W32_INT_EN_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1963;"	d
CYFLD_UDB_W32_INT_EN_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1963;"	d
CYFLD_UDB_W32_INT_EN_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1986;"	d
CYFLD_UDB_W32_INT_EN_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1986;"	d
CYFLD_UDB_W32_INT_EN_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1987;"	d
CYFLD_UDB_W32_INT_EN_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1987;"	d
CYFLD_UDB_W32_INT_EN_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2010;"	d
CYFLD_UDB_W32_INT_EN_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2010;"	d
CYFLD_UDB_W32_INT_EN_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2011;"	d
CYFLD_UDB_W32_INT_EN_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2011;"	d
CYFLD_UDB_W32_INT_EN_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2034;"	d
CYFLD_UDB_W32_INT_EN_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2034;"	d
CYFLD_UDB_W32_INT_EN_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2035;"	d
CYFLD_UDB_W32_INT_EN_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2035;"	d
CYFLD_UDB_W32_MSK_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1937;"	d
CYFLD_UDB_W32_MSK_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1937;"	d
CYFLD_UDB_W32_MSK_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1938;"	d
CYFLD_UDB_W32_MSK_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1938;"	d
CYFLD_UDB_W32_MSK_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1939;"	d
CYFLD_UDB_W32_MSK_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1939;"	d
CYFLD_UDB_W32_MSK_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1940;"	d
CYFLD_UDB_W32_MSK_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1940;"	d
CYFLD_UDB_W32_MSK_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1941;"	d
CYFLD_UDB_W32_MSK_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1941;"	d
CYFLD_UDB_W32_MSK_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1942;"	d
CYFLD_UDB_W32_MSK_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1942;"	d
CYFLD_UDB_W32_MSK_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1943;"	d
CYFLD_UDB_W32_MSK_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1943;"	d
CYFLD_UDB_W32_MSK_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1944;"	d
CYFLD_UDB_W32_MSK_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1944;"	d
CYFLD_UDB_W32_PLD0_MC_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2043;"	d
CYFLD_UDB_W32_PLD0_MC_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2043;"	d
CYFLD_UDB_W32_PLD0_MC_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2044;"	d
CYFLD_UDB_W32_PLD0_MC_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2044;"	d
CYFLD_UDB_W32_PLD0_MC_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2047;"	d
CYFLD_UDB_W32_PLD0_MC_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2047;"	d
CYFLD_UDB_W32_PLD0_MC_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2048;"	d
CYFLD_UDB_W32_PLD0_MC_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2048;"	d
CYFLD_UDB_W32_PLD0_MC_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2051;"	d
CYFLD_UDB_W32_PLD0_MC_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2051;"	d
CYFLD_UDB_W32_PLD0_MC_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2052;"	d
CYFLD_UDB_W32_PLD0_MC_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2052;"	d
CYFLD_UDB_W32_PLD0_MC_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2055;"	d
CYFLD_UDB_W32_PLD0_MC_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2055;"	d
CYFLD_UDB_W32_PLD0_MC_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2056;"	d
CYFLD_UDB_W32_PLD0_MC_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2056;"	d
CYFLD_UDB_W32_PLD1_MC_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2045;"	d
CYFLD_UDB_W32_PLD1_MC_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2045;"	d
CYFLD_UDB_W32_PLD1_MC_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2046;"	d
CYFLD_UDB_W32_PLD1_MC_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2046;"	d
CYFLD_UDB_W32_PLD1_MC_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2049;"	d
CYFLD_UDB_W32_PLD1_MC_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2049;"	d
CYFLD_UDB_W32_PLD1_MC_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2050;"	d
CYFLD_UDB_W32_PLD1_MC_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2050;"	d
CYFLD_UDB_W32_PLD1_MC_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2053;"	d
CYFLD_UDB_W32_PLD1_MC_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2053;"	d
CYFLD_UDB_W32_PLD1_MC_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2054;"	d
CYFLD_UDB_W32_PLD1_MC_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2054;"	d
CYFLD_UDB_W32_PLD1_MC_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2057;"	d
CYFLD_UDB_W32_PLD1_MC_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2057;"	d
CYFLD_UDB_W32_PLD1_MC_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2058;"	d
CYFLD_UDB_W32_PLD1_MC_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2058;"	d
CYFLD_UDB_W32_ST_0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1919;"	d
CYFLD_UDB_W32_ST_0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1919;"	d
CYFLD_UDB_W32_ST_0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1920;"	d
CYFLD_UDB_W32_ST_0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1920;"	d
CYFLD_UDB_W32_ST_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1921;"	d
CYFLD_UDB_W32_ST_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1921;"	d
CYFLD_UDB_W32_ST_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1922;"	d
CYFLD_UDB_W32_ST_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1922;"	d
CYFLD_UDB_W32_ST_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1923;"	d
CYFLD_UDB_W32_ST_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1923;"	d
CYFLD_UDB_W32_ST_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1924;"	d
CYFLD_UDB_W32_ST_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1924;"	d
CYFLD_UDB_W32_ST_3__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1925;"	d
CYFLD_UDB_W32_ST_3__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1925;"	d
CYFLD_UDB_W32_ST_3__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1926;"	d
CYFLD_UDB_W32_ST_3__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1926;"	d
CYFLD_UDB_W8_A0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1574;"	d
CYFLD_UDB_W8_A0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1574;"	d
CYFLD_UDB_W8_A0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1575;"	d
CYFLD_UDB_W8_A0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1575;"	d
CYFLD_UDB_W8_A1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1580;"	d
CYFLD_UDB_W8_A1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1580;"	d
CYFLD_UDB_W8_A1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1581;"	d
CYFLD_UDB_W8_A1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1581;"	d
CYFLD_UDB_W8_CNT_START__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1648;"	d
CYFLD_UDB_W8_CNT_START__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1648;"	d
CYFLD_UDB_W8_CNT_START__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1649;"	d
CYFLD_UDB_W8_CNT_START__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1649;"	d
CYFLD_UDB_W8_CTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1616;"	d
CYFLD_UDB_W8_CTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1616;"	d
CYFLD_UDB_W8_CTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1617;"	d
CYFLD_UDB_W8_CTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1617;"	d
CYFLD_UDB_W8_D0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1586;"	d
CYFLD_UDB_W8_D0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1586;"	d
CYFLD_UDB_W8_D0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1587;"	d
CYFLD_UDB_W8_D0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1587;"	d
CYFLD_UDB_W8_D1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1592;"	d
CYFLD_UDB_W8_D1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1592;"	d
CYFLD_UDB_W8_D1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1593;"	d
CYFLD_UDB_W8_D1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1593;"	d
CYFLD_UDB_W8_F0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1598;"	d
CYFLD_UDB_W8_F0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1598;"	d
CYFLD_UDB_W8_F0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1599;"	d
CYFLD_UDB_W8_F0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1599;"	d
CYFLD_UDB_W8_F1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1604;"	d
CYFLD_UDB_W8_F1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1604;"	d
CYFLD_UDB_W8_F1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1605;"	d
CYFLD_UDB_W8_F1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1605;"	d
CYFLD_UDB_W8_FIFO0_CLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1628;"	d
CYFLD_UDB_W8_FIFO0_CLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1628;"	d
CYFLD_UDB_W8_FIFO0_CLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1629;"	d
CYFLD_UDB_W8_FIFO0_CLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1629;"	d
CYFLD_UDB_W8_FIFO0_LVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1636;"	d
CYFLD_UDB_W8_FIFO0_LVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1636;"	d
CYFLD_UDB_W8_FIFO0_LVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1637;"	d
CYFLD_UDB_W8_FIFO0_LVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1637;"	d
CYFLD_UDB_W8_FIFO1_CLR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1632;"	d
CYFLD_UDB_W8_FIFO1_CLR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1632;"	d
CYFLD_UDB_W8_FIFO1_CLR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1633;"	d
CYFLD_UDB_W8_FIFO1_CLR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1633;"	d
CYFLD_UDB_W8_FIFO1_LVL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1640;"	d
CYFLD_UDB_W8_FIFO1_LVL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1640;"	d
CYFLD_UDB_W8_FIFO1_LVL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1641;"	d
CYFLD_UDB_W8_FIFO1_LVL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1641;"	d
CYFLD_UDB_W8_INT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1644;"	d
CYFLD_UDB_W8_INT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1644;"	d
CYFLD_UDB_W8_INT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1645;"	d
CYFLD_UDB_W8_INT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1645;"	d
CYFLD_UDB_W8_MSK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1622;"	d
CYFLD_UDB_W8_MSK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1622;"	d
CYFLD_UDB_W8_MSK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1623;"	d
CYFLD_UDB_W8_MSK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1623;"	d
CYFLD_UDB_W8_PLD0_MC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1656;"	d
CYFLD_UDB_W8_PLD0_MC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1656;"	d
CYFLD_UDB_W8_PLD0_MC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1657;"	d
CYFLD_UDB_W8_PLD0_MC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1657;"	d
CYFLD_UDB_W8_PLD1_MC__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1658;"	d
CYFLD_UDB_W8_PLD1_MC__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1658;"	d
CYFLD_UDB_W8_PLD1_MC__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1659;"	d
CYFLD_UDB_W8_PLD1_MC__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1659;"	d
CYFLD_UDB_W8_ST__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1610;"	d
CYFLD_UDB_W8_ST__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1610;"	d
CYFLD_UDB_W8_ST__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1611;"	d
CYFLD_UDB_W8_ST__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1611;"	d
CYFLD__ABS_TRIM_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1542;"	d
CYFLD__ABS_TRIM_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1542;"	d
CYFLD__ABS_TRIM_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1543;"	d
CYFLD__ABS_TRIM_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1543;"	d
CYFLD__ACTIVE_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1161;"	d
CYFLD__ACTIVE_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1161;"	d
CYFLD__ACTIVE_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1162;"	d
CYFLD__ACTIVE_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1162;"	d
CYFLD__ACTIVE_INRUSH_DIS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1163;"	d
CYFLD__ACTIVE_INRUSH_DIS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1163;"	d
CYFLD__ACTIVE_INRUSH_DIS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1164;"	d
CYFLD__ACTIVE_INRUSH_DIS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1164;"	d
CYFLD__BG_DFT_CORE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1137;"	d
CYFLD__BG_DFT_CORE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1137;"	d
CYFLD__BG_DFT_CORE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1138;"	d
CYFLD__BG_DFT_CORE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1138;"	d
CYFLD__BG_DFT_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1133;"	d
CYFLD__BG_DFT_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1133;"	d
CYFLD__BG_DFT_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1134;"	d
CYFLD__BG_DFT_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1134;"	d
CYFLD__BG_DFT_ICORE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1139;"	d
CYFLD__BG_DFT_ICORE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1139;"	d
CYFLD__BG_DFT_ICORE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1140;"	d
CYFLD__BG_DFT_ICORE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1140;"	d
CYFLD__BG_DFT_VCORE_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1141;"	d
CYFLD__BG_DFT_VCORE_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1141;"	d
CYFLD__BG_DFT_VCORE_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1142;"	d
CYFLD__BG_DFT_VCORE_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1142;"	d
CYFLD__BG_DFT_VREF_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1135;"	d
CYFLD__BG_DFT_VREF_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1135;"	d
CYFLD__BG_DFT_VREF_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1136;"	d
CYFLD__BG_DFT_VREF_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1136;"	d
CYFLD__BLEED_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1167;"	d
CYFLD__BLEED_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1167;"	d
CYFLD__BLEED_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1168;"	d
CYFLD__BLEED_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1168;"	d
CYFLD__BODS_OFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1219;"	d
CYFLD__BODS_OFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1219;"	d
CYFLD__BODS_OFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1220;"	d
CYFLD__BODS_OFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1220;"	d
CYFLD__BOD_TRIM_TRIP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1495;"	d
CYFLD__BOD_TRIM_TRIP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1495;"	d
CYFLD__BOD_TRIM_TRIP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1496;"	d
CYFLD__BOD_TRIM_TRIP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1496;"	d
CYFLD__BOD_TURBO_THRESH__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1493;"	d
CYFLD__BOD_TURBO_THRESH__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1493;"	d
CYFLD__BOD_TURBO_THRESH__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1494;"	d
CYFLD__BOD_TURBO_THRESH__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1494;"	d
CYFLD__BREF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1191;"	d
CYFLD__BREF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1191;"	d
CYFLD__BREF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1192;"	d
CYFLD__BREF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1192;"	d
CYFLD__BREF_OUTEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1193;"	d
CYFLD__BREF_OUTEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1193;"	d
CYFLD__BREF_OUTEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1194;"	d
CYFLD__BREF_OUTEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1194;"	d
CYFLD__BREF_REFSW__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1195;"	d
CYFLD__BREF_REFSW__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1195;"	d
CYFLD__BREF_REFSW__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1196;"	d
CYFLD__BREF_REFSW__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1196;"	d
CYFLD__BREF_TESTMODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1197;"	d
CYFLD__BREF_TESTMODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1197;"	d
CYFLD__BREF_TESTMODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1198;"	d
CYFLD__BREF_TESTMODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1198;"	d
CYFLD__BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1159;"	d
CYFLD__BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1159;"	d
CYFLD__BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1160;"	d
CYFLD__BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1160;"	d
CYFLD__COARSE_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1550;"	d
CYFLD__COARSE_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1550;"	d
CYFLD__COARSE_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1551;"	d
CYFLD__COARSE_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1551;"	d
CYFLD__DBL_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1249;"	d
CYFLD__DBL_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1249;"	d
CYFLD__DBL_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1250;"	d
CYFLD__DBL_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1250;"	d
CYFLD__DDFT1_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1210;"	d
CYFLD__DDFT1_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1210;"	d
CYFLD__DDFT1_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1211;"	d
CYFLD__DDFT1_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1211;"	d
CYFLD__DDFT2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1212;"	d
CYFLD__DDFT2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1212;"	d
CYFLD__DDFT2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1213;"	d
CYFLD__DDFT2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1213;"	d
CYFLD__DEBUG_SESSION__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1098;"	d
CYFLD__DEBUG_SESSION__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1098;"	d
CYFLD__DEBUG_SESSION__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1099;"	d
CYFLD__DEBUG_SESSION__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1099;"	d
CYFLD__DEEPSLEEP_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1175;"	d
CYFLD__DEEPSLEEP_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1175;"	d
CYFLD__DEEPSLEEP_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1176;"	d
CYFLD__DEEPSLEEP_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1176;"	d
CYFLD__DEEPSLEEP_OPEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1183;"	d
CYFLD__DEEPSLEEP_OPEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1183;"	d
CYFLD__DEEPSLEEP_OPEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1184;"	d
CYFLD__DEEPSLEEP_OPEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1184;"	d
CYFLD__DFT_DIV1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1376;"	d
CYFLD__DFT_DIV1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1376;"	d
CYFLD__DFT_DIV1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1377;"	d
CYFLD__DFT_DIV1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1377;"	d
CYFLD__DFT_DIV2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1400;"	d
CYFLD__DFT_DIV2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1400;"	d
CYFLD__DFT_DIV2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1401;"	d
CYFLD__DFT_DIV2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1401;"	d
CYFLD__DFT_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1221;"	d
CYFLD__DFT_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1221;"	d
CYFLD__DFT_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1222;"	d
CYFLD__DFT_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1222;"	d
CYFLD__DFT_SEL1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1358;"	d
CYFLD__DFT_SEL1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1358;"	d
CYFLD__DFT_SEL1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1359;"	d
CYFLD__DFT_SEL1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1359;"	d
CYFLD__DFT_SEL2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1382;"	d
CYFLD__DFT_SEL2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1382;"	d
CYFLD__DFT_SEL2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1383;"	d
CYFLD__DFT_SEL2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1383;"	d
CYFLD__DIRECT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1240;"	d
CYFLD__DIRECT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1240;"	d
CYFLD__DIRECT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1241;"	d
CYFLD__DIRECT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1241;"	d
CYFLD__DPLLIN_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1268;"	d
CYFLD__DPLLIN_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1268;"	d
CYFLD__DPLLIN_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1269;"	d
CYFLD__DPLLIN_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1269;"	d
CYFLD__DPLLREF_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1277;"	d
CYFLD__DPLLREF_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1277;"	d
CYFLD__DPLLREF_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1278;"	d
CYFLD__DPLLREF_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1278;"	d
CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1504;"	d
CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1504;"	d
CYFLD__DPSLP_TRIM_LEAKAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1505;"	d
CYFLD__DPSLP_TRIM_LEAKAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1505;"	d
CYFLD__DPSLP_TRIM_LOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1502;"	d
CYFLD__DPSLP_TRIM_LOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1502;"	d
CYFLD__DPSLP_TRIM_LOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1503;"	d
CYFLD__DPSLP_TRIM_LOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1503;"	d
CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1506;"	d
CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1506;"	d
CYFLD__DPSLP_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1507;"	d
CYFLD__DPSLP_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1507;"	d
CYFLD__ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1317;"	d
CYFLD__ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1317;"	d
CYFLD__ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1318;"	d
CYFLD__ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1318;"	d
CYFLD__EN_CLK2X__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1339;"	d
CYFLD__EN_CLK2X__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1339;"	d
CYFLD__EN_CLK2X__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1340;"	d
CYFLD__EN_CLK2X__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1340;"	d
CYFLD__EN_CLK36__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1337;"	d
CYFLD__EN_CLK36__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1337;"	d
CYFLD__EN_CLK36__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1338;"	d
CYFLD__EN_CLK36__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1338;"	d
CYFLD__EN_FASTBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1324;"	d
CYFLD__EN_FASTBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1324;"	d
CYFLD__EN_FASTBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1325;"	d
CYFLD__EN_FASTBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1325;"	d
CYFLD__EXT_VCCD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1104;"	d
CYFLD__EXT_VCCD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1104;"	d
CYFLD__EXT_VCCD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1105;"	d
CYFLD__EXT_VCCD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1105;"	d
CYFLD__FIMO_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1110;"	d
CYFLD__FIMO_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1110;"	d
CYFLD__FIMO_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1111;"	d
CYFLD__FIMO_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1111;"	d
CYFLD__FLASHPUMP_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1320;"	d
CYFLD__FLASHPUMP_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1320;"	d
CYFLD__FLASHPUMP_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1321;"	d
CYFLD__FLASHPUMP_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1321;"	d
CYFLD__FREEZE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1235;"	d
CYFLD__FREEZE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1235;"	d
CYFLD__FREEZE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1236;"	d
CYFLD__FREEZE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1236;"	d
CYFLD__FREQ__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1556;"	d
CYFLD__FREQ__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1556;"	d
CYFLD__FREQ__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1557;"	d
CYFLD__FREQ__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1557;"	d
CYFLD__FSOFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1564;"	d
CYFLD__FSOFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1564;"	d
CYFLD__FSOFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1565;"	d
CYFLD__FSOFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1565;"	d
CYFLD__GAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1562;"	d
CYFLD__GAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1562;"	d
CYFLD__GAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1563;"	d
CYFLD__GAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1563;"	d
CYFLD__HALF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1294;"	d
CYFLD__HALF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1294;"	d
CYFLD__HALF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1295;"	d
CYFLD__HALF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1295;"	d
CYFLD__HBOD_OFF_AWAKE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1217;"	d
CYFLD__HBOD_OFF_AWAKE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1217;"	d
CYFLD__HBOD_OFF_AWAKE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1218;"	d
CYFLD__HBOD_OFF_AWAKE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1218;"	d
CYFLD__HFCLK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1289;"	d
CYFLD__HFCLK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1289;"	d
CYFLD__HFCLK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1290;"	d
CYFLD__HFCLK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1290;"	d
CYFLD__HIBERNATE_DISABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1112;"	d
CYFLD__HIBERNATE_DISABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1112;"	d
CYFLD__HIBERNATE_DISABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1113;"	d
CYFLD__HIBERNATE_DISABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1113;"	d
CYFLD__HIBERNATE_OPEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1181;"	d
CYFLD__HIBERNATE_OPEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1181;"	d
CYFLD__HIBERNATE_OPEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1182;"	d
CYFLD__HIBERNATE_OPEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1182;"	d
CYFLD__HIBERNATE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1116;"	d
CYFLD__HIBERNATE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1116;"	d
CYFLD__HIBERNATE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1117;"	d
CYFLD__HIBERNATE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1117;"	d
CYFLD__HIB_BIAS_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1491;"	d
CYFLD__HIB_BIAS_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1491;"	d
CYFLD__HIB_BIAS_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1492;"	d
CYFLD__HIB_BIAS_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1492;"	d
CYFLD__HIB_TEST_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1128;"	d
CYFLD__HIB_TEST_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1128;"	d
CYFLD__HIB_TEST_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1129;"	d
CYFLD__HIB_TEST_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1129;"	d
CYFLD__HIB_TEST_REP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1130;"	d
CYFLD__HIB_TEST_REP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1130;"	d
CYFLD__HIB_TEST_REP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1131;"	d
CYFLD__HIB_TEST_REP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1131;"	d
CYFLD__HIB_TRIM_LEAKAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1516;"	d
CYFLD__HIB_TRIM_LEAKAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1516;"	d
CYFLD__HIB_TRIM_LEAKAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1517;"	d
CYFLD__HIB_TRIM_LEAKAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1517;"	d
CYFLD__HIB_TRIM_NWELL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1514;"	d
CYFLD__HIB_TRIM_NWELL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1514;"	d
CYFLD__HIB_TRIM_NWELL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1515;"	d
CYFLD__HIB_TRIM_NWELL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1515;"	d
CYFLD__HIB_TRIM_REFERENCE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1520;"	d
CYFLD__HIB_TRIM_REFERENCE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1520;"	d
CYFLD__HIB_TRIM_REFERENCE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1521;"	d
CYFLD__HIB_TRIM_REFERENCE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1521;"	d
CYFLD__HIB_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1518;"	d
CYFLD__HIB_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1518;"	d
CYFLD__HIB_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1519;"	d
CYFLD__HIB_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1519;"	d
CYFLD__HVMON_DFT_OVR__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1201;"	d
CYFLD__HVMON_DFT_OVR__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1201;"	d
CYFLD__HVMON_DFT_OVR__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1202;"	d
CYFLD__HVMON_DFT_OVR__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1202;"	d
CYFLD__HVMON_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1106;"	d
CYFLD__HVMON_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1106;"	d
CYFLD__HVMON_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1107;"	d
CYFLD__HVMON_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1107;"	d
CYFLD__HVMON_RELOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1108;"	d
CYFLD__HVMON_RELOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1108;"	d
CYFLD__HVMON_RELOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1109;"	d
CYFLD__HVMON_RELOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1109;"	d
CYFLD__IMO_REFGEN_DIS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1203;"	d
CYFLD__IMO_REFGEN_DIS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1203;"	d
CYFLD__IMO_REFGEN_DIS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1204;"	d
CYFLD__IMO_REFGEN_DIS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1204;"	d
CYFLD__INL_CROSS_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1539;"	d
CYFLD__INL_CROSS_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1539;"	d
CYFLD__INL_CROSS_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1540;"	d
CYFLD__INL_CROSS_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1540;"	d
CYFLD__INL_CROSS_MAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1525;"	d
CYFLD__INL_CROSS_MAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1525;"	d
CYFLD__INL_CROSS_MAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1526;"	d
CYFLD__INL_CROSS_MAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1526;"	d
CYFLD__INL_TRIM_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1537;"	d
CYFLD__INL_TRIM_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1537;"	d
CYFLD__INL_TRIM_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1538;"	d
CYFLD__INL_TRIM_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1538;"	d
CYFLD__INL_TRIM_MAIN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1523;"	d
CYFLD__INL_TRIM_MAIN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1523;"	d
CYFLD__INL_TRIM_MAIN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1524;"	d
CYFLD__INL_TRIM_MAIN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1524;"	d
CYFLD__IO_DISABLE_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1223;"	d
CYFLD__IO_DISABLE_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1223;"	d
CYFLD__IO_DISABLE_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1224;"	d
CYFLD__IO_DISABLE_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1224;"	d
CYFLD__IPOR_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1169;"	d
CYFLD__IPOR_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1169;"	d
CYFLD__IPOR_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1170;"	d
CYFLD__IPOR_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1170;"	d
CYFLD__KEY16__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1215;"	d
CYFLD__KEY16__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1215;"	d
CYFLD__KEY16__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1216;"	d
CYFLD__KEY16__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1216;"	d
CYFLD__LFCLK_OPEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1187;"	d
CYFLD__LFCLK_OPEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1187;"	d
CYFLD__LFCLK_OPEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1188;"	d
CYFLD__LFCLK_OPEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1188;"	d
CYFLD__LFCLK_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1446;"	d
CYFLD__LFCLK_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1446;"	d
CYFLD__LFCLK_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1447;"	d
CYFLD__LFCLK_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1447;"	d
CYFLD__LFCLK_SHORT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1114;"	d
CYFLD__LFCLK_SHORT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1114;"	d
CYFLD__LFCLK_SHORT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1115;"	d
CYFLD__LFCLK_SHORT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1115;"	d
CYFLD__LFCLK_TRIM_LOAD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1498;"	d
CYFLD__LFCLK_TRIM_LOAD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1498;"	d
CYFLD__LFCLK_TRIM_LOAD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1499;"	d
CYFLD__LFCLK_TRIM_LOAD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1499;"	d
CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1500;"	d
CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1500;"	d
CYFLD__LFCLK_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1501;"	d
CYFLD__LFCLK_TRIM_VOLTAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1501;"	d
CYFLD__LPCOMP_DIS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1165;"	d
CYFLD__LPCOMP_DIS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1165;"	d
CYFLD__LPCOMP_DIS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1166;"	d
CYFLD__LPCOMP_DIS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1166;"	d
CYFLD__LPM_READY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1102;"	d
CYFLD__LPM_READY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1102;"	d
CYFLD__LPM_READY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1103;"	d
CYFLD__LPM_READY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1103;"	d
CYFLD__LVD_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1146;"	d
CYFLD__LVD_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1146;"	d
CYFLD__LVD_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1147;"	d
CYFLD__LVD_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1147;"	d
CYFLD__LVD_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1148;"	d
CYFLD__LVD_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1148;"	d
CYFLD__LVD_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1149;"	d
CYFLD__LVD_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1149;"	d
CYFLD__LVD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1121;"	d
CYFLD__LVD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1121;"	d
CYFLD__LVD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1122;"	d
CYFLD__LVD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1122;"	d
CYFLD__NWELL_DIS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1199;"	d
CYFLD__NWELL_DIS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1199;"	d
CYFLD__NWELL_DIS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1200;"	d
CYFLD__NWELL_DIS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1200;"	d
CYFLD__NWELL_OPEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1179;"	d
CYFLD__NWELL_OPEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1179;"	d
CYFLD__NWELL_OPEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1180;"	d
CYFLD__NWELL_OPEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1180;"	d
CYFLD__NWELL_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1509;"	d
CYFLD__NWELL_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1509;"	d
CYFLD__NWELL_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1510;"	d
CYFLD__NWELL_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1510;"	d
CYFLD__OFFSET__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1553;"	d
CYFLD__OFFSET__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1553;"	d
CYFLD__OFFSET__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1554;"	d
CYFLD__OFFSET__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1554;"	d
CYFLD__PD_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1307;"	d
CYFLD__PD_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1307;"	d
CYFLD__PD_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1308;"	d
CYFLD__PD_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1308;"	d
CYFLD__PLL_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1258;"	d
CYFLD__PLL_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1258;"	d
CYFLD__PLL_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1259;"	d
CYFLD__PLL_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1259;"	d
CYFLD__POLARITY__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1233;"	d
CYFLD__POLARITY__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1233;"	d
CYFLD__POLARITY__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1234;"	d
CYFLD__POLARITY__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1234;"	d
CYFLD__POWER_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1091;"	d
CYFLD__POWER_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1091;"	d
CYFLD__POWER_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1092;"	d
CYFLD__POWER_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1092;"	d
CYFLD__POWER_UP_ACTIVE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1205;"	d
CYFLD__POWER_UP_ACTIVE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1205;"	d
CYFLD__POWER_UP_ACTIVE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1206;"	d
CYFLD__POWER_UP_ACTIVE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1206;"	d
CYFLD__POWER_UP_HIBDPSLP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1207;"	d
CYFLD__POWER_UP_HIBDPSLP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1207;"	d
CYFLD__POWER_UP_HIBDPSLP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1208;"	d
CYFLD__POWER_UP_HIBDPSLP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1208;"	d
CYFLD__POWER_UP_RAW_BYP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1171;"	d
CYFLD__POWER_UP_RAW_BYP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1171;"	d
CYFLD__POWER_UP_RAW_BYP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1172;"	d
CYFLD__POWER_UP_RAW_BYP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1172;"	d
CYFLD__POWER_UP_RAW_CTL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1173;"	d
CYFLD__POWER_UP_RAW_CTL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1173;"	d
CYFLD__POWER_UP_RAW_CTL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1174;"	d
CYFLD__POWER_UP_RAW_CTL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1174;"	d
CYFLD__PUMP_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1328;"	d
CYFLD__PUMP_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1328;"	d
CYFLD__PUMP_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1329;"	d
CYFLD__PUMP_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1329;"	d
CYFLD__QUIET_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1189;"	d
CYFLD__QUIET_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1189;"	d
CYFLD__QUIET_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1190;"	d
CYFLD__QUIET_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1190;"	d
CYFLD__QUIET_OPEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1185;"	d
CYFLD__QUIET_OPEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1185;"	d
CYFLD__QUIET_OPEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1186;"	d
CYFLD__QUIET_OPEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1186;"	d
CYFLD__QUIET_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1511;"	d
CYFLD__QUIET_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1511;"	d
CYFLD__QUIET_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1512;"	d
CYFLD__QUIET_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1512;"	d
CYFLD__RESET_DSBOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1476;"	d
CYFLD__RESET_DSBOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1476;"	d
CYFLD__RESET_DSBOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1477;"	d
CYFLD__RESET_DSBOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1477;"	d
CYFLD__RESET_HVBOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1484;"	d
CYFLD__RESET_HVBOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1484;"	d
CYFLD__RESET_HVBOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1485;"	d
CYFLD__RESET_HVBOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1485;"	d
CYFLD__RESET_LOCKUP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1478;"	d
CYFLD__RESET_LOCKUP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1478;"	d
CYFLD__RESET_LOCKUP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1479;"	d
CYFLD__RESET_LOCKUP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1479;"	d
CYFLD__RESET_PBOD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1486;"	d
CYFLD__RESET_PBOD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1486;"	d
CYFLD__RESET_PBOD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1487;"	d
CYFLD__RESET_PBOD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1487;"	d
CYFLD__RESET_PROT_FAULT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1480;"	d
CYFLD__RESET_PROT_FAULT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1480;"	d
CYFLD__RESET_PROT_FAULT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1481;"	d
CYFLD__RESET_PROT_FAULT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1481;"	d
CYFLD__RESET_SOFT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1482;"	d
CYFLD__RESET_SOFT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1482;"	d
CYFLD__RESET_SOFT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1483;"	d
CYFLD__RESET_SOFT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1483;"	d
CYFLD__RESET_WDT__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1474;"	d
CYFLD__RESET_WDT__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1474;"	d
CYFLD__RESET_WDT__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1475;"	d
CYFLD__RESET_WDT__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1475;"	d
CYFLD__RESET_XRES__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1488;"	d
CYFLD__RESET_XRES__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1488;"	d
CYFLD__RESET_XRES__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1489;"	d
CYFLD__RESET_XRES__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1489;"	d
CYFLD__RSVD_BYPASS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1177;"	d
CYFLD__RSVD_BYPASS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1177;"	d
CYFLD__RSVD_BYPASS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1178;"	d
CYFLD__RSVD_BYPASS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1178;"	d
CYFLD__RSVD_TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1567;"	d
CYFLD__RSVD_TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1567;"	d
CYFLD__RSVD_TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1568;"	d
CYFLD__RSVD_TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1568;"	d
CYFLD__SATBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1313;"	d
CYFLD__SATBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1313;"	d
CYFLD__SATBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1314;"	d
CYFLD__SATBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1314;"	d
CYFLD__SS_MAX__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1344;"	d
CYFLD__SS_MAX__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1344;"	d
CYFLD__SS_MAX__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1345;"	d
CYFLD__SS_MAX__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1345;"	d
CYFLD__SS_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1351;"	d
CYFLD__SS_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1351;"	d
CYFLD__SS_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1352;"	d
CYFLD__SS_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1352;"	d
CYFLD__SS_RANGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1346;"	d
CYFLD__SS_RANGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1346;"	d
CYFLD__SS_RANGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1347;"	d
CYFLD__SS_RANGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1347;"	d
CYFLD__SS_VALUE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1342;"	d
CYFLD__SS_VALUE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1342;"	d
CYFLD__SS_VALUE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1343;"	d
CYFLD__SS_VALUE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1343;"	d
CYFLD__STOP__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1237;"	d
CYFLD__STOP__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1237;"	d
CYFLD__STOP__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1238;"	d
CYFLD__STOP__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1238;"	d
CYFLD__SYSCLK_DIV__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1296;"	d
CYFLD__SYSCLK_DIV__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1296;"	d
CYFLD__SYSCLK_DIV__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1297;"	d
CYFLD__SYSCLK_DIV__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1297;"	d
CYFLD__TEST_FASTBIAS__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1326;"	d
CYFLD__TEST_FASTBIAS__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1326;"	d
CYFLD__TEST_FASTBIAS__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1327;"	d
CYFLD__TEST_FASTBIAS__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1327;"	d
CYFLD__TEST_USB_MODE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1335;"	d
CYFLD__TEST_USB_MODE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1335;"	d
CYFLD__TEST_USB_MODE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1336;"	d
CYFLD__TEST_USB_MODE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1336;"	d
CYFLD__TMPCO_TRIM_IMO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1545;"	d
CYFLD__TMPCO_TRIM_IMO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1545;"	d
CYFLD__TMPCO_TRIM_IMO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1546;"	d
CYFLD__TMPCO_TRIM_IMO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1546;"	d
CYFLD__TOKEN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1229;"	d
CYFLD__TOKEN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1229;"	d
CYFLD__TOKEN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1230;"	d
CYFLD__TOKEN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1230;"	d
CYFLD__TRIM_CLK36__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1559;"	d
CYFLD__TRIM_CLK36__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1559;"	d
CYFLD__TRIM_CLK36__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1560;"	d
CYFLD__TRIM_CLK36__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1560;"	d
CYFLD__TRIM__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1548;"	d
CYFLD__TRIM__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1548;"	d
CYFLD__TRIM__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1549;"	d
CYFLD__TRIM__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1549;"	d
CYFLD__TURBO__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1311;"	d
CYFLD__TURBO__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1311;"	d
CYFLD__TURBO__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1312;"	d
CYFLD__TURBO__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1312;"	d
CYFLD__TVMON1_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1155;"	d
CYFLD__TVMON1_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1155;"	d
CYFLD__TVMON1_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1156;"	d
CYFLD__TVMON1_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1156;"	d
CYFLD__TVMON2_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1157;"	d
CYFLD__TVMON2_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1157;"	d
CYFLD__TVMON2_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1158;"	d
CYFLD__TVMON2_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1158;"	d
CYFLD__UNLOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1231;"	d
CYFLD__UNLOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1231;"	d
CYFLD__UNLOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1232;"	d
CYFLD__UNLOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1232;"	d
CYFLD__VCTAT_ENABLE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1532;"	d
CYFLD__VCTAT_ENABLE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1532;"	d
CYFLD__VCTAT_ENABLE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1533;"	d
CYFLD__VCTAT_ENABLE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1533;"	d
CYFLD__VCTAT_SLOPE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1528;"	d
CYFLD__VCTAT_SLOPE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1528;"	d
CYFLD__VCTAT_SLOPE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1529;"	d
CYFLD__VCTAT_SLOPE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1529;"	d
CYFLD__VCTAT_VOLTAGE_MSB__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1534;"	d
CYFLD__VCTAT_VOLTAGE_MSB__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1534;"	d
CYFLD__VCTAT_VOLTAGE_MSB__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1535;"	d
CYFLD__VCTAT_VOLTAGE_MSB__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1535;"	d
CYFLD__VCTAT_VOLTAGE__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1530;"	d
CYFLD__VCTAT_VOLTAGE__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1530;"	d
CYFLD__VCTAT_VOLTAGE__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1531;"	d
CYFLD__VCTAT_VOLTAGE__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1531;"	d
CYFLD__VMON_ADFT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1152;"	d
CYFLD__VMON_ADFT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1152;"	d
CYFLD__VMON_ADFT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1153;"	d
CYFLD__VMON_ADFT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1153;"	d
CYFLD__VMON_DDFT_SEL__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1150;"	d
CYFLD__VMON_DDFT_SEL__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1150;"	d
CYFLD__VMON_DDFT_SEL__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1151;"	d
CYFLD__VMON_DDFT_SEL__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1151;"	d
CYFLD__VMON_PD__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1225;"	d
CYFLD__VMON_PD__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1225;"	d
CYFLD__VMON_PD__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1226;"	d
CYFLD__VMON_PD__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1226;"	d
CYFLD__VREF_EN__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1143;"	d
CYFLD__VREF_EN__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1143;"	d
CYFLD__VREF_EN__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1144;"	d
CYFLD__VREF_EN__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1144;"	d
CYFLD__WAKEUP_HOLDOFF__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1125;"	d
CYFLD__WAKEUP_HOLDOFF__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1125;"	d
CYFLD__WAKEUP_HOLDOFF__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1126;"	d
CYFLD__WAKEUP_HOLDOFF__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1126;"	d
CYFLD__WDT_BITS2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1444;"	d
CYFLD__WDT_BITS2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1444;"	d
CYFLD__WDT_BITS2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1445;"	d
CYFLD__WDT_BITS2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1445;"	d
CYFLD__WDT_CASCADE0_1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1428;"	d
CYFLD__WDT_CASCADE0_1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1428;"	d
CYFLD__WDT_CASCADE0_1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1429;"	d
CYFLD__WDT_CASCADE0_1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1429;"	d
CYFLD__WDT_CASCADE1_2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1438;"	d
CYFLD__WDT_CASCADE1_2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1438;"	d
CYFLD__WDT_CASCADE1_2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1439;"	d
CYFLD__WDT_CASCADE1_2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1439;"	d
CYFLD__WDT_CLEAR0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1426;"	d
CYFLD__WDT_CLEAR0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1426;"	d
CYFLD__WDT_CLEAR0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1427;"	d
CYFLD__WDT_CLEAR0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1427;"	d
CYFLD__WDT_CLEAR1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1436;"	d
CYFLD__WDT_CLEAR1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1436;"	d
CYFLD__WDT_CLEAR1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1437;"	d
CYFLD__WDT_CLEAR1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1437;"	d
CYFLD__WDT_CTR0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1407;"	d
CYFLD__WDT_CTR0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1407;"	d
CYFLD__WDT_CTR0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1408;"	d
CYFLD__WDT_CTR0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1408;"	d
CYFLD__WDT_CTR1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1409;"	d
CYFLD__WDT_CTR1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1409;"	d
CYFLD__WDT_CTR1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1410;"	d
CYFLD__WDT_CTR1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1410;"	d
CYFLD__WDT_CTR2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1412;"	d
CYFLD__WDT_CTR2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1412;"	d
CYFLD__WDT_CTR2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1413;"	d
CYFLD__WDT_CTR2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1413;"	d
CYFLD__WDT_ENABLE0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1449;"	d
CYFLD__WDT_ENABLE0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1449;"	d
CYFLD__WDT_ENABLE0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1450;"	d
CYFLD__WDT_ENABLE0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1450;"	d
CYFLD__WDT_ENABLE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1457;"	d
CYFLD__WDT_ENABLE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1457;"	d
CYFLD__WDT_ENABLE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1458;"	d
CYFLD__WDT_ENABLE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1458;"	d
CYFLD__WDT_ENABLE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1465;"	d
CYFLD__WDT_ENABLE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1465;"	d
CYFLD__WDT_ENABLE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1466;"	d
CYFLD__WDT_ENABLE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1466;"	d
CYFLD__WDT_ENABLED0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1451;"	d
CYFLD__WDT_ENABLED0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1451;"	d
CYFLD__WDT_ENABLED0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1452;"	d
CYFLD__WDT_ENABLED0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1452;"	d
CYFLD__WDT_ENABLED1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1459;"	d
CYFLD__WDT_ENABLED1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1459;"	d
CYFLD__WDT_ENABLED1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1460;"	d
CYFLD__WDT_ENABLED1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1460;"	d
CYFLD__WDT_ENABLED2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1467;"	d
CYFLD__WDT_ENABLED2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1467;"	d
CYFLD__WDT_ENABLED2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1468;"	d
CYFLD__WDT_ENABLED2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1468;"	d
CYFLD__WDT_INT0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1453;"	d
CYFLD__WDT_INT0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1453;"	d
CYFLD__WDT_INT0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1454;"	d
CYFLD__WDT_INT0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1454;"	d
CYFLD__WDT_INT1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1461;"	d
CYFLD__WDT_INT1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1461;"	d
CYFLD__WDT_INT1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1462;"	d
CYFLD__WDT_INT1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1462;"	d
CYFLD__WDT_INT2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1469;"	d
CYFLD__WDT_INT2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1469;"	d
CYFLD__WDT_INT2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1470;"	d
CYFLD__WDT_INT2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1470;"	d
CYFLD__WDT_LOCK__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1283;"	d
CYFLD__WDT_LOCK__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1283;"	d
CYFLD__WDT_LOCK__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1284;"	d
CYFLD__WDT_LOCK__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1284;"	d
CYFLD__WDT_MATCH0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1415;"	d
CYFLD__WDT_MATCH0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1415;"	d
CYFLD__WDT_MATCH0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1416;"	d
CYFLD__WDT_MATCH0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1416;"	d
CYFLD__WDT_MATCH1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1417;"	d
CYFLD__WDT_MATCH1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1417;"	d
CYFLD__WDT_MATCH1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1418;"	d
CYFLD__WDT_MATCH1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1418;"	d
CYFLD__WDT_MODE0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1420;"	d
CYFLD__WDT_MODE0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1420;"	d
CYFLD__WDT_MODE0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1421;"	d
CYFLD__WDT_MODE0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1421;"	d
CYFLD__WDT_MODE1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1430;"	d
CYFLD__WDT_MODE1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1430;"	d
CYFLD__WDT_MODE1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1431;"	d
CYFLD__WDT_MODE1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1431;"	d
CYFLD__WDT_MODE2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1440;"	d
CYFLD__WDT_MODE2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1440;"	d
CYFLD__WDT_MODE2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1441;"	d
CYFLD__WDT_MODE2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1441;"	d
CYFLD__WDT_RESET0__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1455;"	d
CYFLD__WDT_RESET0__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1455;"	d
CYFLD__WDT_RESET0__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1456;"	d
CYFLD__WDT_RESET0__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1456;"	d
CYFLD__WDT_RESET1__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1463;"	d
CYFLD__WDT_RESET1__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1463;"	d
CYFLD__WDT_RESET1__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1464;"	d
CYFLD__WDT_RESET1__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1464;"	d
CYFLD__WDT_RESET2__OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1471;"	d
CYFLD__WDT_RESET2__OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1471;"	d
CYFLD__WDT_RESET2__SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1472;"	d
CYFLD__WDT_RESET2__SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1472;"	d
CYIDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	283;"	d
CYIDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	301;"	d
CYIDATA	.\Design02.cydsn\codegentemp\cytypes.h	283;"	d
CYIDATA	.\Design02.cydsn\codegentemp\cytypes.h	301;"	d
CYINT_IRQ_BASE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	702;"	d
CYINT_IRQ_BASE	.\Design02.cydsn\codegentemp\CyLib.h	702;"	d
CYIPBLOCK_m0s8bless_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1463;"	d
CYIPBLOCK_m0s8bless_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1463;"	d
CYIPBLOCK_m0s8cpussv2_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1464;"	d
CYIPBLOCK_m0s8cpussv2_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1464;"	d
CYIPBLOCK_m0s8ioss_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1465;"	d
CYIPBLOCK_m0s8ioss_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1465;"	d
CYIPBLOCK_m0s8peri_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1466;"	d
CYIPBLOCK_m0s8peri_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1466;"	d
CYIPBLOCK_m0s8scb_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1467;"	d
CYIPBLOCK_m0s8scb_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1467;"	d
CYIPBLOCK_m0s8srssv2_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1468;"	d
CYIPBLOCK_m0s8srssv2_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1468;"	d
CYIPBLOCK_m0s8tcpwm_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1469;"	d
CYIPBLOCK_m0s8tcpwm_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1469;"	d
CYIPBLOCK_m0s8udbif_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1470;"	d
CYIPBLOCK_m0s8udbif_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1470;"	d
CYIPBLOCK_s8pass4al_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1471;"	d
CYIPBLOCK_s8pass4al_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1471;"	d
CYLARGE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	284;"	d
CYLARGE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	302;"	d
CYLARGE	.\Design02.cydsn\codegentemp\cytypes.h	284;"	d
CYLARGE	.\Design02.cydsn\codegentemp\cytypes.h	302;"	d
CYMEMZERO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void CYMEMZERO(void *s, size_t n)$/;"	f	file:
CYMEMZERO	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void CYMEMZERO(void *s, size_t n)$/;"	f	file:
CYPACKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	28;"	d	file:
CYPACKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	45;"	d	file:
CYPACKED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	28;"	d	file:
CYPACKED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	45;"	d	file:
CYPACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	29;"	d	file:
CYPACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	46;"	d	file:
CYPACKED_ATTR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	29;"	d	file:
CYPACKED_ATTR	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	46;"	d	file:
CYPDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	285;"	d
CYPDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	303;"	d
CYPDATA	.\Design02.cydsn\codegentemp\cytypes.h	285;"	d
CYPDATA	.\Design02.cydsn\codegentemp\cytypes.h	303;"	d
CYREENTRANT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	286;"	d
CYREENTRANT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	304;"	d
CYREENTRANT	.\Design02.cydsn\codegentemp\cytypes.h	286;"	d
CYREENTRANT	.\Design02.cydsn\codegentemp\cytypes.h	304;"	d
CYREG_BLE_BLELL_ADV_CH_TX_POWER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7201;"	d
CYREG_BLE_BLELL_ADV_CH_TX_POWER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7201;"	d
CYREG_BLE_BLELL_ADV_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7207;"	d
CYREG_BLE_BLELL_ADV_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7207;"	d
CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6891;"	d
CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	6891;"	d
CYREG_BLE_BLELL_ADV_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6894;"	d
CYREG_BLE_BLELL_ADV_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	6894;"	d
CYREG_BLE_BLELL_ADV_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6913;"	d
CYREG_BLE_BLELL_ADV_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	6913;"	d
CYREG_BLE_BLELL_ADV_PARAMS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6876;"	d
CYREG_BLE_BLELL_ADV_PARAMS	.\Design02.cydsn\codegentemp\cydevice_trm.h	6876;"	d
CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7093;"	d
CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO	.\Design02.cydsn\codegentemp\cydevice_trm.h	7093;"	d
CYREG_BLE_BLELL_ADV_TX_DATA_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7090;"	d
CYREG_BLE_BLELL_ADV_TX_DATA_FIFO	.\Design02.cydsn\codegentemp\cydevice_trm.h	7090;"	d
CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7120;"	d
CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7120;"	d
CYREG_BLE_BLELL_CE_LENGTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7108;"	d
CYREG_BLE_BLELL_CE_LENGTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	7108;"	d
CYREG_BLE_BLELL_CLOCK_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7055;"	d
CYREG_BLE_BLELL_CLOCK_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7055;"	d
CYREG_BLE_BLELL_COMMAND_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6843;"	d
CYREG_BLE_BLELL_COMMAND_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	6843;"	d
CYREG_BLE_BLELL_CONN_CE_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7140;"	d
CYREG_BLE_BLELL_CONN_CE_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7140;"	d
CYREG_BLE_BLELL_CONN_CE_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7117;"	d
CYREG_BLE_BLELL_CONN_CE_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7117;"	d
CYREG_BLE_BLELL_CONN_CH_TX_POWER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7271;"	d
CYREG_BLE_BLELL_CONN_CH_TX_POWER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7271;"	d
CYREG_BLE_BLELL_CONN_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7254;"	d
CYREG_BLE_BLELL_CONN_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7254;"	d
CYREG_BLE_BLELL_CONN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7044;"	d
CYREG_BLE_BLELL_CONN_INDEX	.\Design02.cydsn\codegentemp\cydevice_trm.h	7044;"	d
CYREG_BLE_BLELL_CONN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7099;"	d
CYREG_BLE_BLELL_CONN_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7099;"	d
CYREG_BLE_BLELL_CONN_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7016;"	d
CYREG_BLE_BLELL_CONN_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7016;"	d
CYREG_BLE_BLELL_CONN_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7284;"	d
CYREG_BLE_BLELL_CONN_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	7284;"	d
CYREG_BLE_BLELL_CONN_PARAM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7274;"	d
CYREG_BLE_BLELL_CONN_PARAM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7274;"	d
CYREG_BLE_BLELL_CONN_PARAM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7281;"	d
CYREG_BLE_BLELL_CONN_PARAM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7281;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7333;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7333;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7336;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7336;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7363;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD10	.\Design02.cydsn\codegentemp\cydevice_trm.h	7363;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7366;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD11	.\Design02.cydsn\codegentemp\cydevice_trm.h	7366;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7339;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7339;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7344;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7344;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7347;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7347;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7348;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7348;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7351;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7351;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7354;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7354;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7357;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD8	.\Design02.cydsn\codegentemp\cydevice_trm.h	7357;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7360;"	d
CYREG_BLE_BLELL_CONN_REQ_WORD9	.\Design02.cydsn\codegentemp\cydevice_trm.h	7360;"	d
CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7489;"	d
CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7489;"	d
CYREG_BLE_BLELL_CONN_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7041;"	d
CYREG_BLE_BLELL_CONN_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7041;"	d
CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7486;"	d
CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7486;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7321;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7321;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7324;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY	.\Design02.cydsn\codegentemp\cydevice_trm.h	7324;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7330;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7330;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7327;"	d
CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO	.\Design02.cydsn\codegentemp\cydevice_trm.h	7327;"	d
CYREG_BLE_BLELL_DATA0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7402;"	d
CYREG_BLE_BLELL_DATA0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7402;"	d
CYREG_BLE_BLELL_DATA1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7405;"	d
CYREG_BLE_BLELL_DATA1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7405;"	d
CYREG_BLE_BLELL_DATA10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7432;"	d
CYREG_BLE_BLELL_DATA10	.\Design02.cydsn\codegentemp\cydevice_trm.h	7432;"	d
CYREG_BLE_BLELL_DATA11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7435;"	d
CYREG_BLE_BLELL_DATA11	.\Design02.cydsn\codegentemp\cydevice_trm.h	7435;"	d
CYREG_BLE_BLELL_DATA12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7438;"	d
CYREG_BLE_BLELL_DATA12	.\Design02.cydsn\codegentemp\cydevice_trm.h	7438;"	d
CYREG_BLE_BLELL_DATA13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7441;"	d
CYREG_BLE_BLELL_DATA13	.\Design02.cydsn\codegentemp\cydevice_trm.h	7441;"	d
CYREG_BLE_BLELL_DATA2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7408;"	d
CYREG_BLE_BLELL_DATA2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7408;"	d
CYREG_BLE_BLELL_DATA3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7411;"	d
CYREG_BLE_BLELL_DATA3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7411;"	d
CYREG_BLE_BLELL_DATA4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7414;"	d
CYREG_BLE_BLELL_DATA4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7414;"	d
CYREG_BLE_BLELL_DATA5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7417;"	d
CYREG_BLE_BLELL_DATA5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7417;"	d
CYREG_BLE_BLELL_DATA6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7420;"	d
CYREG_BLE_BLELL_DATA6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7420;"	d
CYREG_BLE_BLELL_DATA7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7423;"	d
CYREG_BLE_BLELL_DATA7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7423;"	d
CYREG_BLE_BLELL_DATA8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7426;"	d
CYREG_BLE_BLELL_DATA8	.\Design02.cydsn\codegentemp\cydevice_trm.h	7426;"	d
CYREG_BLE_BLELL_DATA9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7429;"	d
CYREG_BLE_BLELL_DATA9	.\Design02.cydsn\codegentemp\cydevice_trm.h	7429;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_H0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7004;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_H0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7004;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_H1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7013;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_H1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7013;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6998;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	6998;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7007;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7007;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_M0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7001;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_M0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7001;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_M1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7010;"	d
CYREG_BLE_BLELL_DATA_CHANNELS_M1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7010;"	d
CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7150;"	d
CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7150;"	d
CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7143;"	d
CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7143;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7155;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7155;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7160;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7160;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7161;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7161;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7162;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7162;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7163;"	d
CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7163;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6974;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	6974;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6968;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	6968;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6971;"	d
CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M	.\Design02.cydsn\codegentemp\cydevice_trm.h	6971;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7198;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	7198;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7192;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	7192;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7195;"	d
CYREG_BLE_BLELL_DEV_PUB_ADDR_M	.\Design02.cydsn\codegentemp\cydevice_trm.h	7195;"	d
CYREG_BLE_BLELL_DPLL_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7315;"	d
CYREG_BLE_BLELL_DPLL_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7315;"	d
CYREG_BLE_BLELL_DTM_RX_PKT_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7179;"	d
CYREG_BLE_BLELL_DTM_RX_PKT_COUNT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7179;"	d
CYREG_BLE_BLELL_ENC_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7463;"	d
CYREG_BLE_BLELL_ENC_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7463;"	d
CYREG_BLE_BLELL_ENC_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7477;"	d
CYREG_BLE_BLELL_ENC_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7477;"	d
CYREG_BLE_BLELL_ENC_INTR_EN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7470;"	d
CYREG_BLE_BLELL_ENC_INTR_EN	.\Design02.cydsn\codegentemp\cydevice_trm.h	7470;"	d
CYREG_BLE_BLELL_ENC_KEY0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7392;"	d
CYREG_BLE_BLELL_ENC_KEY0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7392;"	d
CYREG_BLE_BLELL_ENC_KEY1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7395;"	d
CYREG_BLE_BLELL_ENC_KEY1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7395;"	d
CYREG_BLE_BLELL_ENC_KEY2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7396;"	d
CYREG_BLE_BLELL_ENC_KEY2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7396;"	d
CYREG_BLE_BLELL_ENC_KEY3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7397;"	d
CYREG_BLE_BLELL_ENC_KEY3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7397;"	d
CYREG_BLE_BLELL_ENC_KEY4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7398;"	d
CYREG_BLE_BLELL_ENC_KEY4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7398;"	d
CYREG_BLE_BLELL_ENC_KEY5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7399;"	d
CYREG_BLE_BLELL_ENC_KEY5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7399;"	d
CYREG_BLE_BLELL_ENC_KEY6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7400;"	d
CYREG_BLE_BLELL_ENC_KEY6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7400;"	d
CYREG_BLE_BLELL_ENC_KEY7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7401;"	d
CYREG_BLE_BLELL_ENC_KEY7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7401;"	d
CYREG_BLE_BLELL_ENC_PARAMS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7456;"	d
CYREG_BLE_BLELL_ENC_PARAMS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7456;"	d
CYREG_BLE_BLELL_EVENT_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6861;"	d
CYREG_BLE_BLELL_EVENT_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6861;"	d
CYREG_BLE_BLELL_EVENT_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6846;"	d
CYREG_BLE_BLELL_EVENT_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	6846;"	d
CYREG_BLE_BLELL_INIT_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7243;"	d
CYREG_BLE_BLELL_INIT_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7243;"	d
CYREG_BLE_BLELL_INIT_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6945;"	d
CYREG_BLE_BLELL_INIT_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6945;"	d
CYREG_BLE_BLELL_INIT_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6956;"	d
CYREG_BLE_BLELL_INIT_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	6956;"	d
CYREG_BLE_BLELL_INIT_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6965;"	d
CYREG_BLE_BLELL_INIT_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	6965;"	d
CYREG_BLE_BLELL_INIT_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6951;"	d
CYREG_BLE_BLELL_INIT_PARAM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6951;"	d
CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7096;"	d
CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO	.\Design02.cydsn\codegentemp\cydevice_trm.h	7096;"	d
CYREG_BLE_BLELL_INIT_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6948;"	d
CYREG_BLE_BLELL_INIT_WINDOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	6948;"	d
CYREG_BLE_BLELL_IV_MASTER0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7380;"	d
CYREG_BLE_BLELL_IV_MASTER0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7380;"	d
CYREG_BLE_BLELL_IV_MASTER1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7383;"	d
CYREG_BLE_BLELL_IV_MASTER1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7383;"	d
CYREG_BLE_BLELL_IV_SLAVE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7386;"	d
CYREG_BLE_BLELL_IV_SLAVE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7386;"	d
CYREG_BLE_BLELL_IV_SLAVE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7389;"	d
CYREG_BLE_BLELL_IV_SLAVE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7389;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7517;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_ADDR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7517;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7523;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP	.\Design02.cydsn\codegentemp\cydevice_trm.h	7523;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7520;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7520;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7526;"	d
CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7526;"	d
CYREG_BLE_BLELL_LE_RF_TEST_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7170;"	d
CYREG_BLE_BLELL_LE_RF_TEST_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7170;"	d
CYREG_BLE_BLELL_LLH_FEATURE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7501;"	d
CYREG_BLE_BLELL_LLH_FEATURE_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7501;"	d
CYREG_BLE_BLELL_MIC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7444;"	d
CYREG_BLE_BLELL_MIC_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7444;"	d
CYREG_BLE_BLELL_MIC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7447;"	d
CYREG_BLE_BLELL_MIC_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7447;"	d
CYREG_BLE_BLELL_MIC_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7450;"	d
CYREG_BLE_BLELL_MIC_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7450;"	d
CYREG_BLE_BLELL_MIC_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7453;"	d
CYREG_BLE_BLELL_MIC_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7453;"	d
CYREG_BLE_BLELL_NEXT_CE_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7137;"	d
CYREG_BLE_BLELL_NEXT_CE_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7137;"	d
CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7495;"	d
CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP	.\Design02.cydsn\codegentemp\cydevice_trm.h	7495;"	d
CYREG_BLE_BLELL_NEXT_SUP_TO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7498;"	d
CYREG_BLE_BLELL_NEXT_SUP_TO	.\Design02.cydsn\codegentemp\cydevice_trm.h	7498;"	d
CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7204;"	d
CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7204;"	d
CYREG_BLE_BLELL_PACKET_COUNTER0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7371;"	d
CYREG_BLE_BLELL_PACKET_COUNTER0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7371;"	d
CYREG_BLE_BLELL_PACKET_COUNTER1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7374;"	d
CYREG_BLE_BLELL_PACKET_COUNTER1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7374;"	d
CYREG_BLE_BLELL_PACKET_COUNTER2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7377;"	d
CYREG_BLE_BLELL_PACKET_COUNTER2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7377;"	d
CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7114;"	d
CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7114;"	d
CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7111;"	d
CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7111;"	d
CYREG_BLE_BLELL_PDU_RESP_TIMER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7492;"	d
CYREG_BLE_BLELL_PDU_RESP_TIMER	.\Design02.cydsn\codegentemp\cydevice_trm.h	7492;"	d
CYREG_BLE_BLELL_PEER_ADDR_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6983;"	d
CYREG_BLE_BLELL_PEER_ADDR_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	6983;"	d
CYREG_BLE_BLELL_PEER_ADDR_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6977;"	d
CYREG_BLE_BLELL_PEER_ADDR_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	6977;"	d
CYREG_BLE_BLELL_PEER_ADDR_M	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6980;"	d
CYREG_BLE_BLELL_PEER_ADDR_M	.\Design02.cydsn\codegentemp\cydevice_trm.h	6980;"	d
CYREG_BLE_BLELL_POC_REG__TIM_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7087;"	d
CYREG_BLE_BLELL_POC_REG__TIM_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7087;"	d
CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7310;"	d
CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7310;"	d
CYREG_BLE_BLELL_SCAN_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7228;"	d
CYREG_BLE_BLELL_SCAN_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7228;"	d
CYREG_BLE_BLELL_SCAN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6916;"	d
CYREG_BLE_BLELL_SCAN_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6916;"	d
CYREG_BLE_BLELL_SCAN_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6929;"	d
CYREG_BLE_BLELL_SCAN_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	6929;"	d
CYREG_BLE_BLELL_SCAN_NEXT_INSTANT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6942;"	d
CYREG_BLE_BLELL_SCAN_NEXT_INSTANT	.\Design02.cydsn\codegentemp\cydevice_trm.h	6942;"	d
CYREG_BLE_BLELL_SCAN_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6922;"	d
CYREG_BLE_BLELL_SCAN_PARAM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6922;"	d
CYREG_BLE_BLELL_SCAN_WINDOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6919;"	d
CYREG_BLE_BLELL_SCAN_WINDOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	6919;"	d
CYREG_BLE_BLELL_SLAVE_LATENCY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7105;"	d
CYREG_BLE_BLELL_SLAVE_LATENCY	.\Design02.cydsn\codegentemp\cydevice_trm.h	7105;"	d
CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7305;"	d
CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7305;"	d
CYREG_BLE_BLELL_SLV_WIN_ADJ	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7513;"	d
CYREG_BLE_BLELL_SLV_WIN_ADJ	.\Design02.cydsn\codegentemp\cydevice_trm.h	7513;"	d
CYREG_BLE_BLELL_SL_CONN_INTERVAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7516;"	d
CYREG_BLE_BLELL_SL_CONN_INTERVAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7516;"	d
CYREG_BLE_BLELL_SUP_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7102;"	d
CYREG_BLE_BLELL_SUP_TIMEOUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7102;"	d
CYREG_BLE_BLELL_TIM_COUNTER_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7084;"	d
CYREG_BLE_BLELL_TIM_COUNTER_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	7084;"	d
CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6992;"	d
CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6992;"	d
CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6995;"	d
CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6995;"	d
CYREG_BLE_BLELL_TXRX_HOP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7182;"	d
CYREG_BLE_BLELL_TXRX_HOP	.\Design02.cydsn\codegentemp\cydevice_trm.h	7182;"	d
CYREG_BLE_BLELL_TX_EN_EXT_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7529;"	d
CYREG_BLE_BLELL_TX_EN_EXT_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	7529;"	d
CYREG_BLE_BLELL_TX_RX_ON_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7187;"	d
CYREG_BLE_BLELL_TX_RX_ON_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	7187;"	d
CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7532;"	d
CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	7532;"	d
CYREG_BLE_BLELL_WAKEUP_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7047;"	d
CYREG_BLE_BLELL_WAKEUP_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7047;"	d
CYREG_BLE_BLELL_WAKEUP_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7052;"	d
CYREG_BLE_BLELL_WAKEUP_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7052;"	d
CYREG_BLE_BLELL_WHITELIST_BASE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7318;"	d
CYREG_BLE_BLELL_WHITELIST_BASE_ADDR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7318;"	d
CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7164;"	d
CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7164;"	d
CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7167;"	d
CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	7167;"	d
CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7506;"	d
CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7506;"	d
CYREG_BLE_BLELL_WL_ADDR_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6986;"	d
CYREG_BLE_BLELL_WL_ADDR_TYPE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6986;"	d
CYREG_BLE_BLELL_WL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6989;"	d
CYREG_BLE_BLELL_WL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6989;"	d
CYREG_BLE_BLERD_ADC_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6590;"	d
CYREG_BLE_BLERD_ADC_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6590;"	d
CYREG_BLE_BLERD_ADC_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6607;"	d
CYREG_BLE_BLERD_ADC_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6607;"	d
CYREG_BLE_BLERD_AGC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6666;"	d
CYREG_BLE_BLERD_AGC	.\Design02.cydsn\codegentemp\cydevice_trm.h	6666;"	d
CYREG_BLE_BLERD_BALUN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6632;"	d
CYREG_BLE_BLERD_BALUN	.\Design02.cydsn\codegentemp\cydevice_trm.h	6632;"	d
CYREG_BLE_BLERD_BB_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6446;"	d
CYREG_BLE_BLERD_BB_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6446;"	d
CYREG_BLE_BLERD_BB_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6461;"	d
CYREG_BLE_BLERD_BB_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6461;"	d
CYREG_BLE_BLERD_BB_XO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6470;"	d
CYREG_BLE_BLERD_BB_XO	.\Design02.cydsn\codegentemp\cydevice_trm.h	6470;"	d
CYREG_BLE_BLERD_BB_XO_CAPTRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6491;"	d
CYREG_BLE_BLERD_BB_XO_CAPTRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6491;"	d
CYREG_BLE_BLERD_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6108;"	d
CYREG_BLE_BLERD_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6108;"	d
CYREG_BLE_BLERD_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6135;"	d
CYREG_BLE_BLERD_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6135;"	d
CYREG_BLE_BLERD_CFGCTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6203;"	d
CYREG_BLE_BLERD_CFGCTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6203;"	d
CYREG_BLE_BLERD_CFG_1_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6237;"	d
CYREG_BLE_BLERD_CFG_1_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6237;"	d
CYREG_BLE_BLERD_CFG_2_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6242;"	d
CYREG_BLE_BLERD_CFG_2_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6242;"	d
CYREG_BLE_BLERD_CFG_3_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6247;"	d
CYREG_BLE_BLERD_CFG_3_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6247;"	d
CYREG_BLE_BLERD_CFG_4_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6252;"	d
CYREG_BLE_BLERD_CFG_4_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6252;"	d
CYREG_BLE_BLERD_CFG_5_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6257;"	d
CYREG_BLE_BLERD_CFG_5_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6257;"	d
CYREG_BLE_BLERD_CFG_6_FCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6262;"	d
CYREG_BLE_BLERD_CFG_6_FCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6262;"	d
CYREG_BLE_BLERD_CTR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6643;"	d
CYREG_BLE_BLERD_CTR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6643;"	d
CYREG_BLE_BLERD_DBG_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6808;"	d
CYREG_BLE_BLERD_DBG_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6808;"	d
CYREG_BLE_BLERD_DBG_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6819;"	d
CYREG_BLE_BLERD_DBG_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6819;"	d
CYREG_BLE_BLERD_DBG_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6822;"	d
CYREG_BLE_BLERD_DBG_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	6822;"	d
CYREG_BLE_BLERD_DBG_BB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6803;"	d
CYREG_BLE_BLERD_DBG_BB	.\Design02.cydsn\codegentemp\cydevice_trm.h	6803;"	d
CYREG_BLE_BLERD_DBUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6192;"	d
CYREG_BLE_BLERD_DBUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	6192;"	d
CYREG_BLE_BLERD_DC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6708;"	d
CYREG_BLE_BLERD_DC	.\Design02.cydsn\codegentemp\cydevice_trm.h	6708;"	d
CYREG_BLE_BLERD_DCCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6718;"	d
CYREG_BLE_BLERD_DCCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6718;"	d
CYREG_BLE_BLERD_DIAG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6400;"	d
CYREG_BLE_BLERD_DIAG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6400;"	d
CYREG_BLE_BLERD_DSM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6742;"	d
CYREG_BLE_BLERD_DSM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6742;"	d
CYREG_BLE_BLERD_DSM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6751;"	d
CYREG_BLE_BLERD_DSM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6751;"	d
CYREG_BLE_BLERD_DSM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6760;"	d
CYREG_BLE_BLERD_DSM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	6760;"	d
CYREG_BLE_BLERD_DSM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6769;"	d
CYREG_BLE_BLERD_DSM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	6769;"	d
CYREG_BLE_BLERD_DSM5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6778;"	d
CYREG_BLE_BLERD_DSM5	.\Design02.cydsn\codegentemp\cydevice_trm.h	6778;"	d
CYREG_BLE_BLERD_DSM6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6787;"	d
CYREG_BLE_BLERD_DSM6	.\Design02.cydsn\codegentemp\cydevice_trm.h	6787;"	d
CYREG_BLE_BLERD_FCAL_TEST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6271;"	d
CYREG_BLE_BLERD_FCAL_TEST	.\Design02.cydsn\codegentemp\cydevice_trm.h	6271;"	d
CYREG_BLE_BLERD_FPD_TEST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6293;"	d
CYREG_BLE_BLERD_FPD_TEST	.\Design02.cydsn\codegentemp\cydevice_trm.h	6293;"	d
CYREG_BLE_BLERD_FSM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6173;"	d
CYREG_BLE_BLERD_FSM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6173;"	d
CYREG_BLE_BLERD_IM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6407;"	d
CYREG_BLE_BLERD_IM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6407;"	d
CYREG_BLE_BLERD_IQMIS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6713;"	d
CYREG_BLE_BLERD_IQMIS	.\Design02.cydsn\codegentemp\cydevice_trm.h	6713;"	d
CYREG_BLE_BLERD_KVCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6230;"	d
CYREG_BLE_BLERD_KVCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6230;"	d
CYREG_BLE_BLERD_LDO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6433;"	d
CYREG_BLE_BLERD_LDO	.\Design02.cydsn\codegentemp\cydevice_trm.h	6433;"	d
CYREG_BLE_BLERD_LDO_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6422;"	d
CYREG_BLE_BLERD_LDO_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	6422;"	d
CYREG_BLE_BLERD_MODEM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6146;"	d
CYREG_BLE_BLERD_MODEM	.\Design02.cydsn\codegentemp\cydevice_trm.h	6146;"	d
CYREG_BLE_BLERD_MONI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6796;"	d
CYREG_BLE_BLERD_MONI	.\Design02.cydsn\codegentemp\cydevice_trm.h	6796;"	d
CYREG_BLE_BLERD_RCCAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6729;"	d
CYREG_BLE_BLERD_RCCAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	6729;"	d
CYREG_BLE_BLERD_READ_IQ_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6829;"	d
CYREG_BLE_BLERD_READ_IQ_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6829;"	d
CYREG_BLE_BLERD_READ_IQ_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6832;"	d
CYREG_BLE_BLERD_READ_IQ_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6832;"	d
CYREG_BLE_BLERD_READ_IQ_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6835;"	d
CYREG_BLE_BLERD_READ_IQ_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	6835;"	d
CYREG_BLE_BLERD_READ_IQ_4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6838;"	d
CYREG_BLE_BLERD_READ_IQ_4	.\Design02.cydsn\codegentemp\cydevice_trm.h	6838;"	d
CYREG_BLE_BLERD_RMAP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6227;"	d
CYREG_BLE_BLERD_RMAP	.\Design02.cydsn\codegentemp\cydevice_trm.h	6227;"	d
CYREG_BLE_BLERD_RSSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6222;"	d
CYREG_BLE_BLERD_RSSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	6222;"	d
CYREG_BLE_BLERD_RX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6375;"	d
CYREG_BLE_BLERD_RX	.\Design02.cydsn\codegentemp\cydevice_trm.h	6375;"	d
CYREG_BLE_BLERD_RX_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6554;"	d
CYREG_BLE_BLERD_RX_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6554;"	d
CYREG_BLE_BLERD_RX_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6567;"	d
CYREG_BLE_BLERD_RX_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6567;"	d
CYREG_BLE_BLERD_SY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6316;"	d
CYREG_BLE_BLERD_SY	.\Design02.cydsn\codegentemp\cydevice_trm.h	6316;"	d
CYREG_BLE_BLERD_SY_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6496;"	d
CYREG_BLE_BLERD_SY_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6496;"	d
CYREG_BLE_BLERD_SY_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6509;"	d
CYREG_BLE_BLERD_SY_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6509;"	d
CYREG_BLE_BLERD_TEST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6282;"	d
CYREG_BLE_BLERD_TEST	.\Design02.cydsn\codegentemp\cydevice_trm.h	6282;"	d
CYREG_BLE_BLERD_TEST2_SY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6347;"	d
CYREG_BLE_BLERD_TEST2_SY	.\Design02.cydsn\codegentemp\cydevice_trm.h	6347;"	d
CYREG_BLE_BLERD_THRSHD1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6683;"	d
CYREG_BLE_BLERD_THRSHD1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6683;"	d
CYREG_BLE_BLERD_THRSHD2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6688;"	d
CYREG_BLE_BLERD_THRSHD2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6688;"	d
CYREG_BLE_BLERD_THRSHD3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6693;"	d
CYREG_BLE_BLERD_THRSHD3	.\Design02.cydsn\codegentemp\cydevice_trm.h	6693;"	d
CYREG_BLE_BLERD_THRSHD4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6698;"	d
CYREG_BLE_BLERD_THRSHD4	.\Design02.cydsn\codegentemp\cydevice_trm.h	6698;"	d
CYREG_BLE_BLERD_THRSHD5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6703;"	d
CYREG_BLE_BLERD_THRSHD5	.\Design02.cydsn\codegentemp\cydevice_trm.h	6703;"	d
CYREG_BLE_BLERD_TX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6358;"	d
CYREG_BLE_BLERD_TX	.\Design02.cydsn\codegentemp\cydevice_trm.h	6358;"	d
CYREG_BLE_BLERD_TX_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6530;"	d
CYREG_BLE_BLERD_TX_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6530;"	d
CYREG_BLE_BLERD_TX_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6541;"	d
CYREG_BLE_BLERD_TX_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6541;"	d
CYREG_BLE_BLESS_LF_CLK_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7590;"	d
CYREG_BLE_BLESS_LF_CLK_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7590;"	d
CYREG_BLE_BLESS_LL_CLK_EN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7585;"	d
CYREG_BLE_BLESS_LL_CLK_EN	.\Design02.cydsn\codegentemp\cydevice_trm.h	7585;"	d
CYREG_BLE_BLESS_LL_DSM_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7576;"	d
CYREG_BLE_BLESS_LL_DSM_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7576;"	d
CYREG_BLE_BLESS_LL_DSM_INTR_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7569;"	d
CYREG_BLE_BLESS_LL_DSM_INTR_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7569;"	d
CYREG_BLE_BLESS_RF_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7553;"	d
CYREG_BLE_BLESS_RF_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7553;"	d
CYREG_BLE_BLESS_WCO_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7539;"	d
CYREG_BLE_BLESS_WCO_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7539;"	d
CYREG_BLE_BLESS_WCO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7550;"	d
CYREG_BLE_BLESS_WCO_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7550;"	d
CYREG_BLE_BLESS_WCO_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7593;"	d
CYREG_BLE_BLESS_WCO_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7593;"	d
CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7564;"	d
CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	7564;"	d
CYREG_CLK_DFT_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1357;"	d
CYREG_CLK_DFT_SELECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1357;"	d
CYREG_CLK_ILO_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1306;"	d
CYREG_CLK_ILO_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1306;"	d
CYREG_CLK_ILO_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1547;"	d
CYREG_CLK_ILO_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	1547;"	d
CYREG_CLK_IMO_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1319;"	d
CYREG_CLK_IMO_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1319;"	d
CYREG_CLK_IMO_SPREAD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1341;"	d
CYREG_CLK_IMO_SPREAD	.\Design02.cydsn\codegentemp\cydevice_trm.h	1341;"	d
CYREG_CLK_IMO_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1552;"	d
CYREG_CLK_IMO_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1552;"	d
CYREG_CLK_IMO_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1555;"	d
CYREG_CLK_IMO_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1555;"	d
CYREG_CLK_IMO_TRIM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1558;"	d
CYREG_CLK_IMO_TRIM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1558;"	d
CYREG_CLK_IMO_TRIM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1561;"	d
CYREG_CLK_IMO_TRIM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1561;"	d
CYREG_CLK_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1239;"	d
CYREG_CLK_SELECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1239;"	d
CYREG_CM0_AIRCR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8391;"	d
CYREG_CM0_AIRCR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8391;"	d
CYREG_CM0_BP_CID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8307;"	d
CYREG_CM0_BP_CID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8307;"	d
CYREG_CM0_BP_CID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8308;"	d
CYREG_CM0_BP_CID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8308;"	d
CYREG_CM0_BP_CID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8309;"	d
CYREG_CM0_BP_CID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8309;"	d
CYREG_CM0_BP_CID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8310;"	d
CYREG_CM0_BP_CID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8310;"	d
CYREG_CM0_BP_PID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8303;"	d
CYREG_CM0_BP_PID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8303;"	d
CYREG_CM0_BP_PID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8304;"	d
CYREG_CM0_BP_PID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8304;"	d
CYREG_CM0_BP_PID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8305;"	d
CYREG_CM0_BP_PID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8305;"	d
CYREG_CM0_BP_PID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8306;"	d
CYREG_CM0_BP_PID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8306;"	d
CYREG_CM0_BP_PID4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8302;"	d
CYREG_CM0_BP_PID4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8302;"	d
CYREG_CM0_CCR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8407;"	d
CYREG_CM0_CCR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8407;"	d
CYREG_CM0_CPUID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8361;"	d
CYREG_CM0_CPUID	.\Design02.cydsn\codegentemp\cydevice_trm.h	8361;"	d
CYREG_CM0_DWT_CID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8298;"	d
CYREG_CM0_DWT_CID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8298;"	d
CYREG_CM0_DWT_CID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8299;"	d
CYREG_CM0_DWT_CID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8299;"	d
CYREG_CM0_DWT_CID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8300;"	d
CYREG_CM0_DWT_CID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8300;"	d
CYREG_CM0_DWT_CID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8301;"	d
CYREG_CM0_DWT_CID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8301;"	d
CYREG_CM0_DWT_PID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8294;"	d
CYREG_CM0_DWT_PID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8294;"	d
CYREG_CM0_DWT_PID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8295;"	d
CYREG_CM0_DWT_PID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8295;"	d
CYREG_CM0_DWT_PID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8296;"	d
CYREG_CM0_DWT_PID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8296;"	d
CYREG_CM0_DWT_PID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8297;"	d
CYREG_CM0_DWT_PID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8297;"	d
CYREG_CM0_DWT_PID4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8291;"	d
CYREG_CM0_DWT_PID4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8291;"	d
CYREG_CM0_ICER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8336;"	d
CYREG_CM0_ICER	.\Design02.cydsn\codegentemp\cydevice_trm.h	8336;"	d
CYREG_CM0_ICPR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8342;"	d
CYREG_CM0_ICPR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8342;"	d
CYREG_CM0_ICSR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8372;"	d
CYREG_CM0_ICSR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8372;"	d
CYREG_CM0_IPR0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8345;"	d
CYREG_CM0_IPR0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8345;"	d
CYREG_CM0_IPR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8354;"	d
CYREG_CM0_IPR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8354;"	d
CYREG_CM0_IPR2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8355;"	d
CYREG_CM0_IPR2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8355;"	d
CYREG_CM0_IPR3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8356;"	d
CYREG_CM0_IPR3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8356;"	d
CYREG_CM0_IPR4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8357;"	d
CYREG_CM0_IPR4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8357;"	d
CYREG_CM0_IPR5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8358;"	d
CYREG_CM0_IPR5	.\Design02.cydsn\codegentemp\cydevice_trm.h	8358;"	d
CYREG_CM0_IPR6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8359;"	d
CYREG_CM0_IPR6	.\Design02.cydsn\codegentemp\cydevice_trm.h	8359;"	d
CYREG_CM0_IPR7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8360;"	d
CYREG_CM0_IPR7	.\Design02.cydsn\codegentemp\cydevice_trm.h	8360;"	d
CYREG_CM0_ISER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8333;"	d
CYREG_CM0_ISER	.\Design02.cydsn\codegentemp\cydevice_trm.h	8333;"	d
CYREG_CM0_ISPR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8339;"	d
CYREG_CM0_ISPR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8339;"	d
CYREG_CM0_ROM_BPU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8434;"	d
CYREG_CM0_ROM_BPU	.\Design02.cydsn\codegentemp\cydevice_trm.h	8434;"	d
CYREG_CM0_ROM_CID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8442;"	d
CYREG_CM0_ROM_CID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8442;"	d
CYREG_CM0_ROM_CID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8443;"	d
CYREG_CM0_ROM_CID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8443;"	d
CYREG_CM0_ROM_CID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8444;"	d
CYREG_CM0_ROM_CID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8444;"	d
CYREG_CM0_ROM_CID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8445;"	d
CYREG_CM0_ROM_CID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8445;"	d
CYREG_CM0_ROM_CSMT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8436;"	d
CYREG_CM0_ROM_CSMT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8436;"	d
CYREG_CM0_ROM_DWT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8433;"	d
CYREG_CM0_ROM_DWT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8433;"	d
CYREG_CM0_ROM_END	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8435;"	d
CYREG_CM0_ROM_END	.\Design02.cydsn\codegentemp\cydevice_trm.h	8435;"	d
CYREG_CM0_ROM_PID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8438;"	d
CYREG_CM0_ROM_PID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8438;"	d
CYREG_CM0_ROM_PID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8439;"	d
CYREG_CM0_ROM_PID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8439;"	d
CYREG_CM0_ROM_PID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8440;"	d
CYREG_CM0_ROM_PID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8440;"	d
CYREG_CM0_ROM_PID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8441;"	d
CYREG_CM0_ROM_PID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8441;"	d
CYREG_CM0_ROM_PID4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8437;"	d
CYREG_CM0_ROM_PID4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8437;"	d
CYREG_CM0_ROM_SCS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8432;"	d
CYREG_CM0_ROM_SCS	.\Design02.cydsn\codegentemp\cydevice_trm.h	8432;"	d
CYREG_CM0_SCR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8400;"	d
CYREG_CM0_SCR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8400;"	d
CYREG_CM0_SCS_CID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8428;"	d
CYREG_CM0_SCS_CID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8428;"	d
CYREG_CM0_SCS_CID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8429;"	d
CYREG_CM0_SCS_CID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8429;"	d
CYREG_CM0_SCS_CID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8430;"	d
CYREG_CM0_SCS_CID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8430;"	d
CYREG_CM0_SCS_CID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8431;"	d
CYREG_CM0_SCS_CID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8431;"	d
CYREG_CM0_SCS_PID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8424;"	d
CYREG_CM0_SCS_PID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8424;"	d
CYREG_CM0_SCS_PID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8425;"	d
CYREG_CM0_SCS_PID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8425;"	d
CYREG_CM0_SCS_PID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8426;"	d
CYREG_CM0_SCS_PID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8426;"	d
CYREG_CM0_SCS_PID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8427;"	d
CYREG_CM0_SCS_PID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8427;"	d
CYREG_CM0_SCS_PID4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8423;"	d
CYREG_CM0_SCS_PID4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8423;"	d
CYREG_CM0_SHCSR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8420;"	d
CYREG_CM0_SHCSR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8420;"	d
CYREG_CM0_SHPR2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8412;"	d
CYREG_CM0_SHPR2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8412;"	d
CYREG_CM0_SHPR3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8415;"	d
CYREG_CM0_SHPR3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8415;"	d
CYREG_CM0_SYST_CALIB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8326;"	d
CYREG_CM0_SYST_CALIB	.\Design02.cydsn\codegentemp\cydevice_trm.h	8326;"	d
CYREG_CM0_SYST_CSR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8311;"	d
CYREG_CM0_SYST_CSR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8311;"	d
CYREG_CM0_SYST_CVR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8323;"	d
CYREG_CM0_SYST_CVR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8323;"	d
CYREG_CM0_SYST_RVR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8320;"	d
CYREG_CM0_SYST_RVR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8320;"	d
CYREG_CPUSS_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5114;"	d
CYREG_CPUSS_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5114;"	d
CYREG_CPUSS_FLASH_CTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5163;"	d
CYREG_CPUSS_FLASH_CTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5163;"	d
CYREG_CPUSS_INT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5157;"	d
CYREG_CPUSS_INT_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5157;"	d
CYREG_CPUSS_INT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5154;"	d
CYREG_CPUSS_INT_SEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5154;"	d
CYREG_CPUSS_NMI_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5160;"	d
CYREG_CPUSS_NMI_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5160;"	d
CYREG_CPUSS_PRIV_FLASH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5146;"	d
CYREG_CPUSS_PRIV_FLASH	.\Design02.cydsn\codegentemp\cydevice_trm.h	5146;"	d
CYREG_CPUSS_PRIV_RAM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5143;"	d
CYREG_CPUSS_PRIV_RAM	.\Design02.cydsn\codegentemp\cydevice_trm.h	5143;"	d
CYREG_CPUSS_PRIV_ROM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5140;"	d
CYREG_CPUSS_PRIV_ROM	.\Design02.cydsn\codegentemp\cydevice_trm.h	5140;"	d
CYREG_CPUSS_PROTECTION	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5133;"	d
CYREG_CPUSS_PROTECTION	.\Design02.cydsn\codegentemp\cydevice_trm.h	5133;"	d
CYREG_CPUSS_ROM_CTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5170;"	d
CYREG_CPUSS_ROM_CTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5170;"	d
CYREG_CPUSS_SYSARG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5130;"	d
CYREG_CPUSS_SYSARG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5130;"	d
CYREG_CPUSS_SYSREQ	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5117;"	d
CYREG_CPUSS_SYSREQ	.\Design02.cydsn\codegentemp\cydevice_trm.h	5117;"	d
CYREG_CPUSS_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5149;"	d
CYREG_CPUSS_WOUNDING	.\Design02.cydsn\codegentemp\cydevice_trm.h	5149;"	d
CYREG_CSD_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5807;"	d
CYREG_CSD_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5807;"	d
CYREG_CSD_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5933;"	d
CYREG_CSD_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5933;"	d
CYREG_CSD_ID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5802;"	d
CYREG_CSD_ID	.\Design02.cydsn\codegentemp\cydevice_trm.h	5802;"	d
CYREG_CSD_IDAC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5900;"	d
CYREG_CSD_IDAC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5900;"	d
CYREG_CSD_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5949;"	d
CYREG_CSD_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5949;"	d
CYREG_CSD_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5952;"	d
CYREG_CSD_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5952;"	d
CYREG_CSD_PWM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5953;"	d
CYREG_CSD_PWM	.\Design02.cydsn\codegentemp\cydevice_trm.h	5953;"	d
CYREG_CSD_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5938;"	d
CYREG_CSD_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5938;"	d
CYREG_CSD_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5961;"	d
CYREG_CSD_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5961;"	d
CYREG_CSD_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5966;"	d
CYREG_CSD_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5966;"	d
CYREG_CTBM0_COMP_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7651;"	d
CYREG_CTBM0_COMP_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7651;"	d
CYREG_CTBM0_CTB_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7600;"	d
CYREG_CTBM0_CTB_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7600;"	d
CYREG_CTBM0_CTB_SW_HW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7715;"	d
CYREG_CTBM0_CTB_SW_HW_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7715;"	d
CYREG_CTBM0_CTB_SW_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7720;"	d
CYREG_CTBM0_CTB_SW_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7720;"	d
CYREG_CTBM0_DFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7676;"	d
CYREG_CTBM0_DFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7676;"	d
CYREG_CTBM0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7656;"	d
CYREG_CTBM0_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7656;"	d
CYREG_CTBM0_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7666;"	d
CYREG_CTBM0_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	7666;"	d
CYREG_CTBM0_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7671;"	d
CYREG_CTBM0_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7671;"	d
CYREG_CTBM0_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7661;"	d
CYREG_CTBM0_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7661;"	d
CYREG_CTBM0_OA0_COMP_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7733;"	d
CYREG_CTBM0_OA0_COMP_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7733;"	d
CYREG_CTBM0_OA0_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7727;"	d
CYREG_CTBM0_OA0_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7727;"	d
CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7730;"	d
CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7730;"	d
CYREG_CTBM0_OA0_SW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7681;"	d
CYREG_CTBM0_OA0_SW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7681;"	d
CYREG_CTBM0_OA0_SW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7696;"	d
CYREG_CTBM0_OA0_SW_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7696;"	d
CYREG_CTBM0_OA1_COMP_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7742;"	d
CYREG_CTBM0_OA1_COMP_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7742;"	d
CYREG_CTBM0_OA1_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7736;"	d
CYREG_CTBM0_OA1_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7736;"	d
CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7739;"	d
CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7739;"	d
CYREG_CTBM0_OA1_SW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7697;"	d
CYREG_CTBM0_OA1_SW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7697;"	d
CYREG_CTBM0_OA1_SW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7714;"	d
CYREG_CTBM0_OA1_SW_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7714;"	d
CYREG_CTBM0_OA_RES0_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7605;"	d
CYREG_CTBM0_OA_RES0_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7605;"	d
CYREG_CTBM0_OA_RES1_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7630;"	d
CYREG_CTBM0_OA_RES1_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7630;"	d
CYREG_CTBM1_COMP_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7750;"	d
CYREG_CTBM1_COMP_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7750;"	d
CYREG_CTBM1_CTB_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7747;"	d
CYREG_CTBM1_CTB_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7747;"	d
CYREG_CTBM1_CTB_SW_HW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7760;"	d
CYREG_CTBM1_CTB_SW_HW_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7760;"	d
CYREG_CTBM1_CTB_SW_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7761;"	d
CYREG_CTBM1_CTB_SW_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7761;"	d
CYREG_CTBM1_DFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7755;"	d
CYREG_CTBM1_DFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7755;"	d
CYREG_CTBM1_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7751;"	d
CYREG_CTBM1_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7751;"	d
CYREG_CTBM1_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7753;"	d
CYREG_CTBM1_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	7753;"	d
CYREG_CTBM1_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7754;"	d
CYREG_CTBM1_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7754;"	d
CYREG_CTBM1_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7752;"	d
CYREG_CTBM1_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	7752;"	d
CYREG_CTBM1_OA0_COMP_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7764;"	d
CYREG_CTBM1_OA0_COMP_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7764;"	d
CYREG_CTBM1_OA0_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7762;"	d
CYREG_CTBM1_OA0_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7762;"	d
CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7763;"	d
CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7763;"	d
CYREG_CTBM1_OA0_SW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7756;"	d
CYREG_CTBM1_OA0_SW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7756;"	d
CYREG_CTBM1_OA0_SW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7757;"	d
CYREG_CTBM1_OA0_SW_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7757;"	d
CYREG_CTBM1_OA1_COMP_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7767;"	d
CYREG_CTBM1_OA1_COMP_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7767;"	d
CYREG_CTBM1_OA1_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7765;"	d
CYREG_CTBM1_OA1_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7765;"	d
CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7766;"	d
CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7766;"	d
CYREG_CTBM1_OA1_SW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7758;"	d
CYREG_CTBM1_OA1_SW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7758;"	d
CYREG_CTBM1_OA1_SW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7759;"	d
CYREG_CTBM1_OA1_SW_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7759;"	d
CYREG_CTBM1_OA_RES0_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7748;"	d
CYREG_CTBM1_OA_RES0_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7748;"	d
CYREG_CTBM1_OA_RES1_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7749;"	d
CYREG_CTBM1_OA_RES1_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7749;"	d
CYREG_FLASH_DATA_MBASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	21;"	d
CYREG_FLASH_DATA_MBASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	21;"	d
CYREG_FLASH_DATA_MSIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	22;"	d
CYREG_FLASH_DATA_MSIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	22;"	d
CYREG_GPIO_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1087;"	d
CYREG_GPIO_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1087;"	d
CYREG_GPIO_PRT0_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	892;"	d
CYREG_GPIO_PRT0_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	56;"	d
CYREG_GPIO_PRT0_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	892;"	d
CYREG_GPIO_PRT0_DR	.\Design02.cydsn\codegentemp\cypins.h	56;"	d
CYREG_GPIO_PRT0_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1011;"	d
CYREG_GPIO_PRT0_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1011;"	d
CYREG_GPIO_PRT0_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1012;"	d
CYREG_GPIO_PRT0_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1012;"	d
CYREG_GPIO_PRT0_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1008;"	d
CYREG_GPIO_PRT0_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1008;"	d
CYREG_GPIO_PRT0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	972;"	d
CYREG_GPIO_PRT0_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	972;"	d
CYREG_GPIO_PRT0_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	943;"	d
CYREG_GPIO_PRT0_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	943;"	d
CYREG_GPIO_PRT0_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	912;"	d
CYREG_GPIO_PRT0_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	58;"	d
CYREG_GPIO_PRT0_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	912;"	d
CYREG_GPIO_PRT0_PC	.\Design02.cydsn\codegentemp\cypins.h	58;"	d
CYREG_GPIO_PRT0_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	991;"	d
CYREG_GPIO_PRT0_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	991;"	d
CYREG_GPIO_PRT0_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	909;"	d
CYREG_GPIO_PRT0_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	57;"	d
CYREG_GPIO_PRT0_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	909;"	d
CYREG_GPIO_PRT0_PS	.\Design02.cydsn\codegentemp\cypins.h	57;"	d
CYREG_GPIO_PRT1_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1015;"	d
CYREG_GPIO_PRT1_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	60;"	d
CYREG_GPIO_PRT1_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1015;"	d
CYREG_GPIO_PRT1_DR	.\Design02.cydsn\codegentemp\cypins.h	60;"	d
CYREG_GPIO_PRT1_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1022;"	d
CYREG_GPIO_PRT1_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1022;"	d
CYREG_GPIO_PRT1_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1023;"	d
CYREG_GPIO_PRT1_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1023;"	d
CYREG_GPIO_PRT1_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1021;"	d
CYREG_GPIO_PRT1_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1021;"	d
CYREG_GPIO_PRT1_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1019;"	d
CYREG_GPIO_PRT1_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1019;"	d
CYREG_GPIO_PRT1_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1018;"	d
CYREG_GPIO_PRT1_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1018;"	d
CYREG_GPIO_PRT1_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1017;"	d
CYREG_GPIO_PRT1_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	62;"	d
CYREG_GPIO_PRT1_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1017;"	d
CYREG_GPIO_PRT1_PC	.\Design02.cydsn\codegentemp\cypins.h	62;"	d
CYREG_GPIO_PRT1_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1020;"	d
CYREG_GPIO_PRT1_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1020;"	d
CYREG_GPIO_PRT1_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1016;"	d
CYREG_GPIO_PRT1_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	61;"	d
CYREG_GPIO_PRT1_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1016;"	d
CYREG_GPIO_PRT1_PS	.\Design02.cydsn\codegentemp\cypins.h	61;"	d
CYREG_GPIO_PRT2_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1026;"	d
CYREG_GPIO_PRT2_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	64;"	d
CYREG_GPIO_PRT2_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1026;"	d
CYREG_GPIO_PRT2_DR	.\Design02.cydsn\codegentemp\cypins.h	64;"	d
CYREG_GPIO_PRT2_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1033;"	d
CYREG_GPIO_PRT2_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1033;"	d
CYREG_GPIO_PRT2_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1034;"	d
CYREG_GPIO_PRT2_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1034;"	d
CYREG_GPIO_PRT2_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1032;"	d
CYREG_GPIO_PRT2_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1032;"	d
CYREG_GPIO_PRT2_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1030;"	d
CYREG_GPIO_PRT2_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1030;"	d
CYREG_GPIO_PRT2_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1029;"	d
CYREG_GPIO_PRT2_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1029;"	d
CYREG_GPIO_PRT2_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1028;"	d
CYREG_GPIO_PRT2_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	66;"	d
CYREG_GPIO_PRT2_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1028;"	d
CYREG_GPIO_PRT2_PC	.\Design02.cydsn\codegentemp\cypins.h	66;"	d
CYREG_GPIO_PRT2_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1031;"	d
CYREG_GPIO_PRT2_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1031;"	d
CYREG_GPIO_PRT2_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1027;"	d
CYREG_GPIO_PRT2_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	65;"	d
CYREG_GPIO_PRT2_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1027;"	d
CYREG_GPIO_PRT2_PS	.\Design02.cydsn\codegentemp\cypins.h	65;"	d
CYREG_GPIO_PRT3_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1037;"	d
CYREG_GPIO_PRT3_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	68;"	d
CYREG_GPIO_PRT3_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1037;"	d
CYREG_GPIO_PRT3_DR	.\Design02.cydsn\codegentemp\cypins.h	68;"	d
CYREG_GPIO_PRT3_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1044;"	d
CYREG_GPIO_PRT3_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1044;"	d
CYREG_GPIO_PRT3_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1045;"	d
CYREG_GPIO_PRT3_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1045;"	d
CYREG_GPIO_PRT3_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1043;"	d
CYREG_GPIO_PRT3_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1043;"	d
CYREG_GPIO_PRT3_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1041;"	d
CYREG_GPIO_PRT3_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1041;"	d
CYREG_GPIO_PRT3_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1040;"	d
CYREG_GPIO_PRT3_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1040;"	d
CYREG_GPIO_PRT3_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1039;"	d
CYREG_GPIO_PRT3_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	70;"	d
CYREG_GPIO_PRT3_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1039;"	d
CYREG_GPIO_PRT3_PC	.\Design02.cydsn\codegentemp\cypins.h	70;"	d
CYREG_GPIO_PRT3_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1042;"	d
CYREG_GPIO_PRT3_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1042;"	d
CYREG_GPIO_PRT3_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1038;"	d
CYREG_GPIO_PRT3_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	69;"	d
CYREG_GPIO_PRT3_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1038;"	d
CYREG_GPIO_PRT3_PS	.\Design02.cydsn\codegentemp\cypins.h	69;"	d
CYREG_GPIO_PRT4_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1048;"	d
CYREG_GPIO_PRT4_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	72;"	d
CYREG_GPIO_PRT4_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1048;"	d
CYREG_GPIO_PRT4_DR	.\Design02.cydsn\codegentemp\cypins.h	72;"	d
CYREG_GPIO_PRT4_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1055;"	d
CYREG_GPIO_PRT4_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1055;"	d
CYREG_GPIO_PRT4_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1056;"	d
CYREG_GPIO_PRT4_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1056;"	d
CYREG_GPIO_PRT4_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1054;"	d
CYREG_GPIO_PRT4_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1054;"	d
CYREG_GPIO_PRT4_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1052;"	d
CYREG_GPIO_PRT4_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1052;"	d
CYREG_GPIO_PRT4_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1051;"	d
CYREG_GPIO_PRT4_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1051;"	d
CYREG_GPIO_PRT4_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1050;"	d
CYREG_GPIO_PRT4_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	74;"	d
CYREG_GPIO_PRT4_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1050;"	d
CYREG_GPIO_PRT4_PC	.\Design02.cydsn\codegentemp\cypins.h	74;"	d
CYREG_GPIO_PRT4_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1053;"	d
CYREG_GPIO_PRT4_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1053;"	d
CYREG_GPIO_PRT4_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1049;"	d
CYREG_GPIO_PRT4_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	73;"	d
CYREG_GPIO_PRT4_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1049;"	d
CYREG_GPIO_PRT4_PS	.\Design02.cydsn\codegentemp\cypins.h	73;"	d
CYREG_GPIO_PRT5_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1059;"	d
CYREG_GPIO_PRT5_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1059;"	d
CYREG_GPIO_PRT5_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1074;"	d
CYREG_GPIO_PRT5_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1074;"	d
CYREG_GPIO_PRT5_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1075;"	d
CYREG_GPIO_PRT5_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1075;"	d
CYREG_GPIO_PRT5_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1073;"	d
CYREG_GPIO_PRT5_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1073;"	d
CYREG_GPIO_PRT5_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1071;"	d
CYREG_GPIO_PRT5_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1071;"	d
CYREG_GPIO_PRT5_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1070;"	d
CYREG_GPIO_PRT5_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1070;"	d
CYREG_GPIO_PRT5_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1061;"	d
CYREG_GPIO_PRT5_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1061;"	d
CYREG_GPIO_PRT5_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1072;"	d
CYREG_GPIO_PRT5_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1072;"	d
CYREG_GPIO_PRT5_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1060;"	d
CYREG_GPIO_PRT5_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1060;"	d
CYREG_GPIO_PRT6_DR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1078;"	d
CYREG_GPIO_PRT6_DR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1078;"	d
CYREG_GPIO_PRT6_DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1085;"	d
CYREG_GPIO_PRT6_DR_CLR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1085;"	d
CYREG_GPIO_PRT6_DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1086;"	d
CYREG_GPIO_PRT6_DR_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1086;"	d
CYREG_GPIO_PRT6_DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1084;"	d
CYREG_GPIO_PRT6_DR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1084;"	d
CYREG_GPIO_PRT6_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1082;"	d
CYREG_GPIO_PRT6_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1082;"	d
CYREG_GPIO_PRT6_INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1081;"	d
CYREG_GPIO_PRT6_INTR_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1081;"	d
CYREG_GPIO_PRT6_PC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1080;"	d
CYREG_GPIO_PRT6_PC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1080;"	d
CYREG_GPIO_PRT6_PC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1083;"	d
CYREG_GPIO_PRT6_PC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1083;"	d
CYREG_GPIO_PRT6_PS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1079;"	d
CYREG_GPIO_PRT6_PS	.\Design02.cydsn\codegentemp\cydevice_trm.h	1079;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	831;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	831;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	844;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	844;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	845;"	d
CYREG_HSIOM_AMUX_SPLIT_CTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	845;"	d
CYREG_HSIOM_PORT_SEL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	790;"	d
CYREG_HSIOM_PORT_SEL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	790;"	d
CYREG_HSIOM_PORT_SEL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	825;"	d
CYREG_HSIOM_PORT_SEL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	825;"	d
CYREG_HSIOM_PORT_SEL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	826;"	d
CYREG_HSIOM_PORT_SEL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	826;"	d
CYREG_HSIOM_PORT_SEL3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	827;"	d
CYREG_HSIOM_PORT_SEL3	.\Design02.cydsn\codegentemp\cydevice_trm.h	827;"	d
CYREG_HSIOM_PORT_SEL4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	828;"	d
CYREG_HSIOM_PORT_SEL4	.\Design02.cydsn\codegentemp\cydevice_trm.h	828;"	d
CYREG_HSIOM_PORT_SEL5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	829;"	d
CYREG_HSIOM_PORT_SEL5	.\Design02.cydsn\codegentemp\cydevice_trm.h	829;"	d
CYREG_HSIOM_PORT_SEL6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	830;"	d
CYREG_HSIOM_PORT_SEL6	.\Design02.cydsn\codegentemp\cydevice_trm.h	830;"	d
CYREG_LCD_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5983;"	d
CYREG_LCD_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5983;"	d
CYREG_LCD_DATA00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6010;"	d
CYREG_LCD_DATA00	.\Design02.cydsn\codegentemp\cydevice_trm.h	6010;"	d
CYREG_LCD_DATA01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6013;"	d
CYREG_LCD_DATA01	.\Design02.cydsn\codegentemp\cydevice_trm.h	6013;"	d
CYREG_LCD_DATA02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6014;"	d
CYREG_LCD_DATA02	.\Design02.cydsn\codegentemp\cydevice_trm.h	6014;"	d
CYREG_LCD_DATA03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6015;"	d
CYREG_LCD_DATA03	.\Design02.cydsn\codegentemp\cydevice_trm.h	6015;"	d
CYREG_LCD_DATA04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6016;"	d
CYREG_LCD_DATA04	.\Design02.cydsn\codegentemp\cydevice_trm.h	6016;"	d
CYREG_LCD_DIVIDER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5978;"	d
CYREG_LCD_DIVIDER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5978;"	d
CYREG_LCD_ID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5973;"	d
CYREG_LCD_ID	.\Design02.cydsn\codegentemp\cydevice_trm.h	5973;"	d
CYREG_LPCOMP_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6024;"	d
CYREG_LPCOMP_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	6024;"	d
CYREG_LPCOMP_DFT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6071;"	d
CYREG_LPCOMP_DFT	.\Design02.cydsn\codegentemp\cydevice_trm.h	6071;"	d
CYREG_LPCOMP_ID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6019;"	d
CYREG_LPCOMP_ID	.\Design02.cydsn\codegentemp\cydevice_trm.h	6019;"	d
CYREG_LPCOMP_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6076;"	d
CYREG_LPCOMP_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	6076;"	d
CYREG_LPCOMP_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6082;"	d
CYREG_LPCOMP_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	6082;"	d
CYREG_LPCOMP_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6087;"	d
CYREG_LPCOMP_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	6087;"	d
CYREG_LPCOMP_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6081;"	d
CYREG_LPCOMP_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	6081;"	d
CYREG_LPCOMP_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6092;"	d
CYREG_LPCOMP_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	6092;"	d
CYREG_LPCOMP_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6095;"	d
CYREG_LPCOMP_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	6095;"	d
CYREG_LPCOMP_TRIM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6098;"	d
CYREG_LPCOMP_TRIM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	6098;"	d
CYREG_LPCOMP_TRIM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6101;"	d
CYREG_LPCOMP_TRIM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	6101;"	d
CYREG_PASS_DFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8271;"	d
CYREG_PASS_DFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	8271;"	d
CYREG_PASS_DSAB_DSAB_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8276;"	d
CYREG_PASS_DSAB_DSAB_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	8276;"	d
CYREG_PASS_DSAB_DSAB_DFT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8283;"	d
CYREG_PASS_DSAB_DSAB_DFT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8283;"	d
CYREG_PASS_DSAB_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8286;"	d
CYREG_PASS_DSAB_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	8286;"	d
CYREG_PASS_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8266;"	d
CYREG_PASS_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8266;"	d
CYREG_PERI_DIV_16_5_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	784;"	d
CYREG_PERI_DIV_16_5_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	784;"	d
CYREG_PERI_DIV_16_5_CTL00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8750;"	d
CYREG_PERI_DIV_16_5_CTL00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8750;"	d
CYREG_PERI_DIV_16_5_CTL01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8751;"	d
CYREG_PERI_DIV_16_5_CTL01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8751;"	d
CYREG_PERI_DIV_16_5_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	787;"	d
CYREG_PERI_DIV_16_5_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	787;"	d
CYREG_PERI_DIV_16_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	770;"	d
CYREG_PERI_DIV_16_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	770;"	d
CYREG_PERI_DIV_16_CTL00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8740;"	d
CYREG_PERI_DIV_16_CTL00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8740;"	d
CYREG_PERI_DIV_16_CTL01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8741;"	d
CYREG_PERI_DIV_16_CTL01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8741;"	d
CYREG_PERI_DIV_16_CTL02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8742;"	d
CYREG_PERI_DIV_16_CTL02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8742;"	d
CYREG_PERI_DIV_16_CTL03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8743;"	d
CYREG_PERI_DIV_16_CTL03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8743;"	d
CYREG_PERI_DIV_16_CTL04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8744;"	d
CYREG_PERI_DIV_16_CTL04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8744;"	d
CYREG_PERI_DIV_16_CTL05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8745;"	d
CYREG_PERI_DIV_16_CTL05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8745;"	d
CYREG_PERI_DIV_16_CTL06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8746;"	d
CYREG_PERI_DIV_16_CTL06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8746;"	d
CYREG_PERI_DIV_16_CTL07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8747;"	d
CYREG_PERI_DIV_16_CTL07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8747;"	d
CYREG_PERI_DIV_16_CTL08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8748;"	d
CYREG_PERI_DIV_16_CTL08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8748;"	d
CYREG_PERI_DIV_16_CTL09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8749;"	d
CYREG_PERI_DIV_16_CTL09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8749;"	d
CYREG_PERI_DIV_16_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	775;"	d
CYREG_PERI_DIV_16_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	775;"	d
CYREG_PERI_DIV_16_CTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	776;"	d
CYREG_PERI_DIV_16_CTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	776;"	d
CYREG_PERI_DIV_16_CTL3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	777;"	d
CYREG_PERI_DIV_16_CTL3	.\Design02.cydsn\codegentemp\cydevice_trm.h	777;"	d
CYREG_PERI_DIV_16_CTL4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	778;"	d
CYREG_PERI_DIV_16_CTL4	.\Design02.cydsn\codegentemp\cydevice_trm.h	778;"	d
CYREG_PERI_DIV_16_CTL5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	779;"	d
CYREG_PERI_DIV_16_CTL5	.\Design02.cydsn\codegentemp\cydevice_trm.h	779;"	d
CYREG_PERI_DIV_16_CTL6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	780;"	d
CYREG_PERI_DIV_16_CTL6	.\Design02.cydsn\codegentemp\cydevice_trm.h	780;"	d
CYREG_PERI_DIV_16_CTL7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	781;"	d
CYREG_PERI_DIV_16_CTL7	.\Design02.cydsn\codegentemp\cydevice_trm.h	781;"	d
CYREG_PERI_DIV_16_CTL8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	782;"	d
CYREG_PERI_DIV_16_CTL8	.\Design02.cydsn\codegentemp\cydevice_trm.h	782;"	d
CYREG_PERI_DIV_16_CTL9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	783;"	d
CYREG_PERI_DIV_16_CTL9	.\Design02.cydsn\codegentemp\cydevice_trm.h	783;"	d
CYREG_PERI_DIV_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	740;"	d
CYREG_PERI_DIV_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	740;"	d
CYREG_PERI_PCLK_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	753;"	d
CYREG_PERI_PCLK_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	753;"	d
CYREG_PERI_PCLK_CTL00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8730;"	d
CYREG_PERI_PCLK_CTL00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8730;"	d
CYREG_PERI_PCLK_CTL01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8731;"	d
CYREG_PERI_PCLK_CTL01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8731;"	d
CYREG_PERI_PCLK_CTL02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8732;"	d
CYREG_PERI_PCLK_CTL02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8732;"	d
CYREG_PERI_PCLK_CTL03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8733;"	d
CYREG_PERI_PCLK_CTL03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8733;"	d
CYREG_PERI_PCLK_CTL04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8734;"	d
CYREG_PERI_PCLK_CTL04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8734;"	d
CYREG_PERI_PCLK_CTL05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8735;"	d
CYREG_PERI_PCLK_CTL05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8735;"	d
CYREG_PERI_PCLK_CTL06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8736;"	d
CYREG_PERI_PCLK_CTL06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8736;"	d
CYREG_PERI_PCLK_CTL07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8737;"	d
CYREG_PERI_PCLK_CTL07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8737;"	d
CYREG_PERI_PCLK_CTL08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8738;"	d
CYREG_PERI_PCLK_CTL08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8738;"	d
CYREG_PERI_PCLK_CTL09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8739;"	d
CYREG_PERI_PCLK_CTL09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8739;"	d
CYREG_PERI_PCLK_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	755;"	d
CYREG_PERI_PCLK_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	755;"	d
CYREG_PERI_PCLK_CTL10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	764;"	d
CYREG_PERI_PCLK_CTL10	.\Design02.cydsn\codegentemp\cydevice_trm.h	764;"	d
CYREG_PERI_PCLK_CTL11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	765;"	d
CYREG_PERI_PCLK_CTL11	.\Design02.cydsn\codegentemp\cydevice_trm.h	765;"	d
CYREG_PERI_PCLK_CTL12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	766;"	d
CYREG_PERI_PCLK_CTL12	.\Design02.cydsn\codegentemp\cydevice_trm.h	766;"	d
CYREG_PERI_PCLK_CTL13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	767;"	d
CYREG_PERI_PCLK_CTL13	.\Design02.cydsn\codegentemp\cydevice_trm.h	767;"	d
CYREG_PERI_PCLK_CTL14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	768;"	d
CYREG_PERI_PCLK_CTL14	.\Design02.cydsn\codegentemp\cydevice_trm.h	768;"	d
CYREG_PERI_PCLK_CTL15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	769;"	d
CYREG_PERI_PCLK_CTL15	.\Design02.cydsn\codegentemp\cydevice_trm.h	769;"	d
CYREG_PERI_PCLK_CTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	756;"	d
CYREG_PERI_PCLK_CTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	756;"	d
CYREG_PERI_PCLK_CTL3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	757;"	d
CYREG_PERI_PCLK_CTL3	.\Design02.cydsn\codegentemp\cydevice_trm.h	757;"	d
CYREG_PERI_PCLK_CTL4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	758;"	d
CYREG_PERI_PCLK_CTL4	.\Design02.cydsn\codegentemp\cydevice_trm.h	758;"	d
CYREG_PERI_PCLK_CTL5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	759;"	d
CYREG_PERI_PCLK_CTL5	.\Design02.cydsn\codegentemp\cydevice_trm.h	759;"	d
CYREG_PERI_PCLK_CTL6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	760;"	d
CYREG_PERI_PCLK_CTL6	.\Design02.cydsn\codegentemp\cydevice_trm.h	760;"	d
CYREG_PERI_PCLK_CTL7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	761;"	d
CYREG_PERI_PCLK_CTL7	.\Design02.cydsn\codegentemp\cydevice_trm.h	761;"	d
CYREG_PERI_PCLK_CTL8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	762;"	d
CYREG_PERI_PCLK_CTL8	.\Design02.cydsn\codegentemp\cydevice_trm.h	762;"	d
CYREG_PERI_PCLK_CTL9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	763;"	d
CYREG_PERI_PCLK_CTL9	.\Design02.cydsn\codegentemp\cydevice_trm.h	763;"	d
CYREG_PRT0_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	76;"	d
CYREG_PRT0_DR	.\Design02.cydsn\codegentemp\cypins.h	76;"	d
CYREG_PRT0_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	78;"	d
CYREG_PRT0_PC	.\Design02.cydsn\codegentemp\cypins.h	78;"	d
CYREG_PRT0_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	77;"	d
CYREG_PRT0_PS	.\Design02.cydsn\codegentemp\cypins.h	77;"	d
CYREG_PRT10_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	116;"	d
CYREG_PRT10_DR	.\Design02.cydsn\codegentemp\cypins.h	116;"	d
CYREG_PRT10_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	118;"	d
CYREG_PRT10_PC	.\Design02.cydsn\codegentemp\cypins.h	118;"	d
CYREG_PRT10_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	117;"	d
CYREG_PRT10_PS	.\Design02.cydsn\codegentemp\cypins.h	117;"	d
CYREG_PRT11_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	120;"	d
CYREG_PRT11_DR	.\Design02.cydsn\codegentemp\cypins.h	120;"	d
CYREG_PRT11_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	122;"	d
CYREG_PRT11_PC	.\Design02.cydsn\codegentemp\cypins.h	122;"	d
CYREG_PRT11_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	121;"	d
CYREG_PRT11_PS	.\Design02.cydsn\codegentemp\cypins.h	121;"	d
CYREG_PRT12_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	124;"	d
CYREG_PRT12_DR	.\Design02.cydsn\codegentemp\cypins.h	124;"	d
CYREG_PRT12_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	126;"	d
CYREG_PRT12_PC	.\Design02.cydsn\codegentemp\cypins.h	126;"	d
CYREG_PRT12_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	125;"	d
CYREG_PRT12_PS	.\Design02.cydsn\codegentemp\cypins.h	125;"	d
CYREG_PRT13_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	128;"	d
CYREG_PRT13_DR	.\Design02.cydsn\codegentemp\cypins.h	128;"	d
CYREG_PRT13_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	130;"	d
CYREG_PRT13_PC	.\Design02.cydsn\codegentemp\cypins.h	130;"	d
CYREG_PRT13_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	129;"	d
CYREG_PRT13_PS	.\Design02.cydsn\codegentemp\cypins.h	129;"	d
CYREG_PRT14_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	132;"	d
CYREG_PRT14_DR	.\Design02.cydsn\codegentemp\cypins.h	132;"	d
CYREG_PRT14_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	134;"	d
CYREG_PRT14_PC	.\Design02.cydsn\codegentemp\cypins.h	134;"	d
CYREG_PRT14_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	133;"	d
CYREG_PRT14_PS	.\Design02.cydsn\codegentemp\cypins.h	133;"	d
CYREG_PRT15_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	136;"	d
CYREG_PRT15_DR	.\Design02.cydsn\codegentemp\cypins.h	136;"	d
CYREG_PRT15_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	138;"	d
CYREG_PRT15_PC	.\Design02.cydsn\codegentemp\cypins.h	138;"	d
CYREG_PRT15_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	137;"	d
CYREG_PRT15_PS	.\Design02.cydsn\codegentemp\cypins.h	137;"	d
CYREG_PRT1_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	80;"	d
CYREG_PRT1_DR	.\Design02.cydsn\codegentemp\cypins.h	80;"	d
CYREG_PRT1_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	82;"	d
CYREG_PRT1_PC	.\Design02.cydsn\codegentemp\cypins.h	82;"	d
CYREG_PRT1_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	81;"	d
CYREG_PRT1_PS	.\Design02.cydsn\codegentemp\cypins.h	81;"	d
CYREG_PRT2_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	84;"	d
CYREG_PRT2_DR	.\Design02.cydsn\codegentemp\cypins.h	84;"	d
CYREG_PRT2_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	86;"	d
CYREG_PRT2_PC	.\Design02.cydsn\codegentemp\cypins.h	86;"	d
CYREG_PRT2_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	85;"	d
CYREG_PRT2_PS	.\Design02.cydsn\codegentemp\cypins.h	85;"	d
CYREG_PRT3_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	88;"	d
CYREG_PRT3_DR	.\Design02.cydsn\codegentemp\cypins.h	88;"	d
CYREG_PRT3_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	90;"	d
CYREG_PRT3_PC	.\Design02.cydsn\codegentemp\cypins.h	90;"	d
CYREG_PRT3_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	89;"	d
CYREG_PRT3_PS	.\Design02.cydsn\codegentemp\cypins.h	89;"	d
CYREG_PRT4_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	92;"	d
CYREG_PRT4_DR	.\Design02.cydsn\codegentemp\cypins.h	92;"	d
CYREG_PRT4_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	94;"	d
CYREG_PRT4_PC	.\Design02.cydsn\codegentemp\cypins.h	94;"	d
CYREG_PRT4_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	93;"	d
CYREG_PRT4_PS	.\Design02.cydsn\codegentemp\cypins.h	93;"	d
CYREG_PRT5_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	96;"	d
CYREG_PRT5_DR	.\Design02.cydsn\codegentemp\cypins.h	96;"	d
CYREG_PRT5_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	98;"	d
CYREG_PRT5_PC	.\Design02.cydsn\codegentemp\cypins.h	98;"	d
CYREG_PRT5_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	97;"	d
CYREG_PRT5_PS	.\Design02.cydsn\codegentemp\cypins.h	97;"	d
CYREG_PRT6_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	100;"	d
CYREG_PRT6_DR	.\Design02.cydsn\codegentemp\cypins.h	100;"	d
CYREG_PRT6_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	102;"	d
CYREG_PRT6_PC	.\Design02.cydsn\codegentemp\cypins.h	102;"	d
CYREG_PRT6_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	101;"	d
CYREG_PRT6_PS	.\Design02.cydsn\codegentemp\cypins.h	101;"	d
CYREG_PRT7_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	104;"	d
CYREG_PRT7_DR	.\Design02.cydsn\codegentemp\cypins.h	104;"	d
CYREG_PRT7_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	106;"	d
CYREG_PRT7_PC	.\Design02.cydsn\codegentemp\cypins.h	106;"	d
CYREG_PRT7_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	105;"	d
CYREG_PRT7_PS	.\Design02.cydsn\codegentemp\cypins.h	105;"	d
CYREG_PRT8_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	108;"	d
CYREG_PRT8_DR	.\Design02.cydsn\codegentemp\cypins.h	108;"	d
CYREG_PRT8_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	110;"	d
CYREG_PRT8_PC	.\Design02.cydsn\codegentemp\cypins.h	110;"	d
CYREG_PRT8_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	109;"	d
CYREG_PRT8_PS	.\Design02.cydsn\codegentemp\cypins.h	109;"	d
CYREG_PRT9_DR	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	112;"	d
CYREG_PRT9_DR	.\Design02.cydsn\codegentemp\cypins.h	112;"	d
CYREG_PRT9_PC	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	114;"	d
CYREG_PRT9_PC	.\Design02.cydsn\codegentemp\cypins.h	114;"	d
CYREG_PRT9_PS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	113;"	d
CYREG_PRT9_PS	.\Design02.cydsn\codegentemp\cypins.h	113;"	d
CYREG_PWR_BG_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1132;"	d
CYREG_PWR_BG_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1132;"	d
CYREG_PWR_BG_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1522;"	d
CYREG_PWR_BG_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1522;"	d
CYREG_PWR_BG_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1527;"	d
CYREG_PWR_BG_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1527;"	d
CYREG_PWR_BG_TRIM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1536;"	d
CYREG_PWR_BG_TRIM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1536;"	d
CYREG_PWR_BG_TRIM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1541;"	d
CYREG_PWR_BG_TRIM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1541;"	d
CYREG_PWR_BG_TRIM5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1544;"	d
CYREG_PWR_BG_TRIM5	.\Design02.cydsn\codegentemp\cydevice_trm.h	1544;"	d
CYREG_PWR_BOD_KEY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1227;"	d
CYREG_PWR_BOD_KEY	.\Design02.cydsn\codegentemp\cydevice_trm.h	1227;"	d
CYREG_PWR_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1090;"	d
CYREG_PWR_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1090;"	d
CYREG_PWR_DDFT_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1209;"	d
CYREG_PWR_DDFT_SELECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1209;"	d
CYREG_PWR_DFT_KEY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1214;"	d
CYREG_PWR_DFT_KEY	.\Design02.cydsn\codegentemp\cydevice_trm.h	1214;"	d
CYREG_PWR_DFT_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1154;"	d
CYREG_PWR_DFT_SELECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1154;"	d
CYREG_PWR_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1120;"	d
CYREG_PWR_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1120;"	d
CYREG_PWR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1123;"	d
CYREG_PWR_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1123;"	d
CYREG_PWR_KEY_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1124;"	d
CYREG_PWR_KEY_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	1124;"	d
CYREG_PWR_PWRSYS_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1127;"	d
CYREG_PWR_PWRSYS_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1127;"	d
CYREG_PWR_PWRSYS_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1490;"	d
CYREG_PWR_PWRSYS_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1490;"	d
CYREG_PWR_PWRSYS_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1497;"	d
CYREG_PWR_PWRSYS_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1497;"	d
CYREG_PWR_PWRSYS_TRIM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1508;"	d
CYREG_PWR_PWRSYS_TRIM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1508;"	d
CYREG_PWR_PWRSYS_TRIM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1513;"	d
CYREG_PWR_PWRSYS_TRIM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1513;"	d
CYREG_PWR_RSVD_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1566;"	d
CYREG_PWR_RSVD_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	1566;"	d
CYREG_PWR_STOP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1228;"	d
CYREG_PWR_STOP	.\Design02.cydsn\codegentemp\cydevice_trm.h	1228;"	d
CYREG_PWR_VMON_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1145;"	d
CYREG_PWR_VMON_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1145;"	d
CYREG_RES_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1473;"	d
CYREG_RES_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1473;"	d
CYREG_ROMTABLE_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8448;"	d
CYREG_ROMTABLE_ADDR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8448;"	d
CYREG_ROMTABLE_CID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8484;"	d
CYREG_ROMTABLE_CID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8484;"	d
CYREG_ROMTABLE_CID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8485;"	d
CYREG_ROMTABLE_CID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8485;"	d
CYREG_ROMTABLE_CID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8486;"	d
CYREG_ROMTABLE_CID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8486;"	d
CYREG_ROMTABLE_CID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8487;"	d
CYREG_ROMTABLE_CID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8487;"	d
CYREG_ROMTABLE_DID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8455;"	d
CYREG_ROMTABLE_DID	.\Design02.cydsn\codegentemp\cydevice_trm.h	8455;"	d
CYREG_ROMTABLE_PID0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8466;"	d
CYREG_ROMTABLE_PID0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8466;"	d
CYREG_ROMTABLE_PID1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8469;"	d
CYREG_ROMTABLE_PID1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8469;"	d
CYREG_ROMTABLE_PID2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8474;"	d
CYREG_ROMTABLE_PID2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8474;"	d
CYREG_ROMTABLE_PID3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8479;"	d
CYREG_ROMTABLE_PID3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8479;"	d
CYREG_ROMTABLE_PID4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8458;"	d
CYREG_ROMTABLE_PID4	.\Design02.cydsn\codegentemp\cydevice_trm.h	8458;"	d
CYREG_ROMTABLE_PID5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8463;"	d
CYREG_ROMTABLE_PID5	.\Design02.cydsn\codegentemp\cydevice_trm.h	8463;"	d
CYREG_ROMTABLE_PID6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8464;"	d
CYREG_ROMTABLE_PID6	.\Design02.cydsn\codegentemp\cydevice_trm.h	8464;"	d
CYREG_ROMTABLE_PID7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8465;"	d
CYREG_ROMTABLE_PID7	.\Design02.cydsn\codegentemp\cydevice_trm.h	8465;"	d
CYREG_ROM_DATA_MBASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	732;"	d
CYREG_ROM_DATA_MBASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	732;"	d
CYREG_ROM_DATA_MSIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	733;"	d
CYREG_ROM_DATA_MSIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	733;"	d
CYREG_SAR_ANA_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8252;"	d
CYREG_SAR_ANA_TRIM	.\Design02.cydsn\codegentemp\cydevice_trm.h	8252;"	d
CYREG_SAR_AVG_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7992;"	d
CYREG_SAR_AVG_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7992;"	d
CYREG_SAR_CHAN_CONFIG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7895;"	d
CYREG_SAR_CHAN_CONFIG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7895;"	d
CYREG_SAR_CHAN_CONFIG00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8928;"	d
CYREG_SAR_CHAN_CONFIG00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8928;"	d
CYREG_SAR_CHAN_CONFIG01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8929;"	d
CYREG_SAR_CHAN_CONFIG01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8929;"	d
CYREG_SAR_CHAN_CONFIG02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8930;"	d
CYREG_SAR_CHAN_CONFIG02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8930;"	d
CYREG_SAR_CHAN_CONFIG03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8931;"	d
CYREG_SAR_CHAN_CONFIG03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8931;"	d
CYREG_SAR_CHAN_CONFIG04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8932;"	d
CYREG_SAR_CHAN_CONFIG04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8932;"	d
CYREG_SAR_CHAN_CONFIG05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8933;"	d
CYREG_SAR_CHAN_CONFIG05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8933;"	d
CYREG_SAR_CHAN_CONFIG06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8934;"	d
CYREG_SAR_CHAN_CONFIG06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8934;"	d
CYREG_SAR_CHAN_CONFIG07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8935;"	d
CYREG_SAR_CHAN_CONFIG07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8935;"	d
CYREG_SAR_CHAN_CONFIG08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8936;"	d
CYREG_SAR_CHAN_CONFIG08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8936;"	d
CYREG_SAR_CHAN_CONFIG09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8937;"	d
CYREG_SAR_CHAN_CONFIG09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8937;"	d
CYREG_SAR_CHAN_CONFIG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7920;"	d
CYREG_SAR_CHAN_CONFIG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7920;"	d
CYREG_SAR_CHAN_CONFIG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7929;"	d
CYREG_SAR_CHAN_CONFIG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	7929;"	d
CYREG_SAR_CHAN_CONFIG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7930;"	d
CYREG_SAR_CHAN_CONFIG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	7930;"	d
CYREG_SAR_CHAN_CONFIG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7931;"	d
CYREG_SAR_CHAN_CONFIG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	7931;"	d
CYREG_SAR_CHAN_CONFIG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7932;"	d
CYREG_SAR_CHAN_CONFIG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	7932;"	d
CYREG_SAR_CHAN_CONFIG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7933;"	d
CYREG_SAR_CHAN_CONFIG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	7933;"	d
CYREG_SAR_CHAN_CONFIG15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7934;"	d
CYREG_SAR_CHAN_CONFIG15	.\Design02.cydsn\codegentemp\cydevice_trm.h	7934;"	d
CYREG_SAR_CHAN_CONFIG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7921;"	d
CYREG_SAR_CHAN_CONFIG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7921;"	d
CYREG_SAR_CHAN_CONFIG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7922;"	d
CYREG_SAR_CHAN_CONFIG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7922;"	d
CYREG_SAR_CHAN_CONFIG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7923;"	d
CYREG_SAR_CHAN_CONFIG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7923;"	d
CYREG_SAR_CHAN_CONFIG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7924;"	d
CYREG_SAR_CHAN_CONFIG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7924;"	d
CYREG_SAR_CHAN_CONFIG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7925;"	d
CYREG_SAR_CHAN_CONFIG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7925;"	d
CYREG_SAR_CHAN_CONFIG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7926;"	d
CYREG_SAR_CHAN_CONFIG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7926;"	d
CYREG_SAR_CHAN_CONFIG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7927;"	d
CYREG_SAR_CHAN_CONFIG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	7927;"	d
CYREG_SAR_CHAN_CONFIG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7928;"	d
CYREG_SAR_CHAN_CONFIG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	7928;"	d
CYREG_SAR_CHAN_EN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7872;"	d
CYREG_SAR_CHAN_EN	.\Design02.cydsn\codegentemp\cydevice_trm.h	7872;"	d
CYREG_SAR_CHAN_RESULT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7955;"	d
CYREG_SAR_CHAN_RESULT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7955;"	d
CYREG_SAR_CHAN_RESULT00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8948;"	d
CYREG_SAR_CHAN_RESULT00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8948;"	d
CYREG_SAR_CHAN_RESULT01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8949;"	d
CYREG_SAR_CHAN_RESULT01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8949;"	d
CYREG_SAR_CHAN_RESULT02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8950;"	d
CYREG_SAR_CHAN_RESULT02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8950;"	d
CYREG_SAR_CHAN_RESULT03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8951;"	d
CYREG_SAR_CHAN_RESULT03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8951;"	d
CYREG_SAR_CHAN_RESULT04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8952;"	d
CYREG_SAR_CHAN_RESULT04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8952;"	d
CYREG_SAR_CHAN_RESULT05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8953;"	d
CYREG_SAR_CHAN_RESULT05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8953;"	d
CYREG_SAR_CHAN_RESULT06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8954;"	d
CYREG_SAR_CHAN_RESULT06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8954;"	d
CYREG_SAR_CHAN_RESULT07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8955;"	d
CYREG_SAR_CHAN_RESULT07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8955;"	d
CYREG_SAR_CHAN_RESULT08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8956;"	d
CYREG_SAR_CHAN_RESULT08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8956;"	d
CYREG_SAR_CHAN_RESULT09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8957;"	d
CYREG_SAR_CHAN_RESULT09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8957;"	d
CYREG_SAR_CHAN_RESULT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7964;"	d
CYREG_SAR_CHAN_RESULT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7964;"	d
CYREG_SAR_CHAN_RESULT10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7973;"	d
CYREG_SAR_CHAN_RESULT10	.\Design02.cydsn\codegentemp\cydevice_trm.h	7973;"	d
CYREG_SAR_CHAN_RESULT11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7974;"	d
CYREG_SAR_CHAN_RESULT11	.\Design02.cydsn\codegentemp\cydevice_trm.h	7974;"	d
CYREG_SAR_CHAN_RESULT12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7975;"	d
CYREG_SAR_CHAN_RESULT12	.\Design02.cydsn\codegentemp\cydevice_trm.h	7975;"	d
CYREG_SAR_CHAN_RESULT13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7976;"	d
CYREG_SAR_CHAN_RESULT13	.\Design02.cydsn\codegentemp\cydevice_trm.h	7976;"	d
CYREG_SAR_CHAN_RESULT14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7977;"	d
CYREG_SAR_CHAN_RESULT14	.\Design02.cydsn\codegentemp\cydevice_trm.h	7977;"	d
CYREG_SAR_CHAN_RESULT15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7978;"	d
CYREG_SAR_CHAN_RESULT15	.\Design02.cydsn\codegentemp\cydevice_trm.h	7978;"	d
CYREG_SAR_CHAN_RESULT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7965;"	d
CYREG_SAR_CHAN_RESULT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7965;"	d
CYREG_SAR_CHAN_RESULT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7966;"	d
CYREG_SAR_CHAN_RESULT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7966;"	d
CYREG_SAR_CHAN_RESULT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7967;"	d
CYREG_SAR_CHAN_RESULT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7967;"	d
CYREG_SAR_CHAN_RESULT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7968;"	d
CYREG_SAR_CHAN_RESULT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7968;"	d
CYREG_SAR_CHAN_RESULT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7969;"	d
CYREG_SAR_CHAN_RESULT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7969;"	d
CYREG_SAR_CHAN_RESULT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7970;"	d
CYREG_SAR_CHAN_RESULT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7970;"	d
CYREG_SAR_CHAN_RESULT8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7971;"	d
CYREG_SAR_CHAN_RESULT8	.\Design02.cydsn\codegentemp\cydevice_trm.h	7971;"	d
CYREG_SAR_CHAN_RESULT9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7972;"	d
CYREG_SAR_CHAN_RESULT9	.\Design02.cydsn\codegentemp\cydevice_trm.h	7972;"	d
CYREG_SAR_CHAN_RESULT_VALID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7982;"	d
CYREG_SAR_CHAN_RESULT_VALID	.\Design02.cydsn\codegentemp\cydevice_trm.h	7982;"	d
CYREG_SAR_CHAN_WORK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7935;"	d
CYREG_SAR_CHAN_WORK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7935;"	d
CYREG_SAR_CHAN_WORK00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8938;"	d
CYREG_SAR_CHAN_WORK00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8938;"	d
CYREG_SAR_CHAN_WORK01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8939;"	d
CYREG_SAR_CHAN_WORK01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8939;"	d
CYREG_SAR_CHAN_WORK02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8940;"	d
CYREG_SAR_CHAN_WORK02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8940;"	d
CYREG_SAR_CHAN_WORK03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8941;"	d
CYREG_SAR_CHAN_WORK03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8941;"	d
CYREG_SAR_CHAN_WORK04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8942;"	d
CYREG_SAR_CHAN_WORK04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8942;"	d
CYREG_SAR_CHAN_WORK05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8943;"	d
CYREG_SAR_CHAN_WORK05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8943;"	d
CYREG_SAR_CHAN_WORK06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8944;"	d
CYREG_SAR_CHAN_WORK06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8944;"	d
CYREG_SAR_CHAN_WORK07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8945;"	d
CYREG_SAR_CHAN_WORK07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8945;"	d
CYREG_SAR_CHAN_WORK08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8946;"	d
CYREG_SAR_CHAN_WORK08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8946;"	d
CYREG_SAR_CHAN_WORK09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8947;"	d
CYREG_SAR_CHAN_WORK09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8947;"	d
CYREG_SAR_CHAN_WORK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7940;"	d
CYREG_SAR_CHAN_WORK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7940;"	d
CYREG_SAR_CHAN_WORK10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7949;"	d
CYREG_SAR_CHAN_WORK10	.\Design02.cydsn\codegentemp\cydevice_trm.h	7949;"	d
CYREG_SAR_CHAN_WORK11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7950;"	d
CYREG_SAR_CHAN_WORK11	.\Design02.cydsn\codegentemp\cydevice_trm.h	7950;"	d
CYREG_SAR_CHAN_WORK12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7951;"	d
CYREG_SAR_CHAN_WORK12	.\Design02.cydsn\codegentemp\cydevice_trm.h	7951;"	d
CYREG_SAR_CHAN_WORK13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7952;"	d
CYREG_SAR_CHAN_WORK13	.\Design02.cydsn\codegentemp\cydevice_trm.h	7952;"	d
CYREG_SAR_CHAN_WORK14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7953;"	d
CYREG_SAR_CHAN_WORK14	.\Design02.cydsn\codegentemp\cydevice_trm.h	7953;"	d
CYREG_SAR_CHAN_WORK15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7954;"	d
CYREG_SAR_CHAN_WORK15	.\Design02.cydsn\codegentemp\cydevice_trm.h	7954;"	d
CYREG_SAR_CHAN_WORK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7941;"	d
CYREG_SAR_CHAN_WORK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7941;"	d
CYREG_SAR_CHAN_WORK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7942;"	d
CYREG_SAR_CHAN_WORK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7942;"	d
CYREG_SAR_CHAN_WORK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7943;"	d
CYREG_SAR_CHAN_WORK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	7943;"	d
CYREG_SAR_CHAN_WORK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7944;"	d
CYREG_SAR_CHAN_WORK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7944;"	d
CYREG_SAR_CHAN_WORK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7945;"	d
CYREG_SAR_CHAN_WORK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	7945;"	d
CYREG_SAR_CHAN_WORK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7946;"	d
CYREG_SAR_CHAN_WORK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7946;"	d
CYREG_SAR_CHAN_WORK8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7947;"	d
CYREG_SAR_CHAN_WORK8	.\Design02.cydsn\codegentemp\cydevice_trm.h	7947;"	d
CYREG_SAR_CHAN_WORK9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7948;"	d
CYREG_SAR_CHAN_WORK9	.\Design02.cydsn\codegentemp\cydevice_trm.h	7948;"	d
CYREG_SAR_CHAN_WORK_VALID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7979;"	d
CYREG_SAR_CHAN_WORK_VALID	.\Design02.cydsn\codegentemp\cydevice_trm.h	7979;"	d
CYREG_SAR_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7770;"	d
CYREG_SAR_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7770;"	d
CYREG_SAR_DFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7878;"	d
CYREG_SAR_DFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7878;"	d
CYREG_SAR_INJ_CHAN_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8110;"	d
CYREG_SAR_INJ_CHAN_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	8110;"	d
CYREG_SAR_INJ_RESULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8136;"	d
CYREG_SAR_INJ_RESULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8136;"	d
CYREG_SAR_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7997;"	d
CYREG_SAR_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7997;"	d
CYREG_SAR_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8089;"	d
CYREG_SAR_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	8089;"	d
CYREG_SAR_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8031;"	d
CYREG_SAR_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	8031;"	d
CYREG_SAR_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8048;"	d
CYREG_SAR_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	8048;"	d
CYREG_SAR_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8014;"	d
CYREG_SAR_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8014;"	d
CYREG_SAR_MUX_SWITCH0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8147;"	d
CYREG_SAR_MUX_SWITCH0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8147;"	d
CYREG_SAR_MUX_SWITCH1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8209;"	d
CYREG_SAR_MUX_SWITCH1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8209;"	d
CYREG_SAR_MUX_SWITCH_CLEAR0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8208;"	d
CYREG_SAR_MUX_SWITCH_CLEAR0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8208;"	d
CYREG_SAR_MUX_SWITCH_CLEAR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8218;"	d
CYREG_SAR_MUX_SWITCH_CLEAR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8218;"	d
CYREG_SAR_MUX_SWITCH_HW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8219;"	d
CYREG_SAR_MUX_SWITCH_HW_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	8219;"	d
CYREG_SAR_MUX_SWITCH_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8248;"	d
CYREG_SAR_MUX_SWITCH_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	8248;"	d
CYREG_SAR_PUMP_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8249;"	d
CYREG_SAR_PUMP_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	8249;"	d
CYREG_SAR_RANGE_COND	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7865;"	d
CYREG_SAR_RANGE_COND	.\Design02.cydsn\codegentemp\cydevice_trm.h	7865;"	d
CYREG_SAR_RANGE_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8077;"	d
CYREG_SAR_RANGE_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8077;"	d
CYREG_SAR_RANGE_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8083;"	d
CYREG_SAR_RANGE_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	8083;"	d
CYREG_SAR_RANGE_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8086;"	d
CYREG_SAR_RANGE_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	8086;"	d
CYREG_SAR_RANGE_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8080;"	d
CYREG_SAR_RANGE_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8080;"	d
CYREG_SAR_RANGE_THRES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7860;"	d
CYREG_SAR_RANGE_THRES	.\Design02.cydsn\codegentemp\cydevice_trm.h	7860;"	d
CYREG_SAR_SAMPLE_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7821;"	d
CYREG_SAR_SAMPLE_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7821;"	d
CYREG_SAR_SAMPLE_TIME01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7850;"	d
CYREG_SAR_SAMPLE_TIME01	.\Design02.cydsn\codegentemp\cydevice_trm.h	7850;"	d
CYREG_SAR_SAMPLE_TIME23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7855;"	d
CYREG_SAR_SAMPLE_TIME23	.\Design02.cydsn\codegentemp\cydevice_trm.h	7855;"	d
CYREG_SAR_SATURATE_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8065;"	d
CYREG_SAR_SATURATE_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	8065;"	d
CYREG_SAR_SATURATE_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8071;"	d
CYREG_SAR_SATURATE_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	8071;"	d
CYREG_SAR_SATURATE_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8074;"	d
CYREG_SAR_SATURATE_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	8074;"	d
CYREG_SAR_SATURATE_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8068;"	d
CYREG_SAR_SATURATE_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	8068;"	d
CYREG_SAR_START_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7875;"	d
CYREG_SAR_START_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	7875;"	d
CYREG_SAR_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7985;"	d
CYREG_SAR_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	7985;"	d
CYREG_SAR_WOUNDING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8257;"	d
CYREG_SAR_WOUNDING	.\Design02.cydsn\codegentemp\cydevice_trm.h	8257;"	d
CYREG_SCB0_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5393;"	d
CYREG_SCB0_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5393;"	d
CYREG_SCB0_EZ_DATA0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5586;"	d
CYREG_SCB0_EZ_DATA0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5586;"	d
CYREG_SCB0_EZ_DATA000	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8864;"	d
CYREG_SCB0_EZ_DATA000	.\Design02.cydsn\codegentemp\cydevice_trm.h	8864;"	d
CYREG_SCB0_EZ_DATA001	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8865;"	d
CYREG_SCB0_EZ_DATA001	.\Design02.cydsn\codegentemp\cydevice_trm.h	8865;"	d
CYREG_SCB0_EZ_DATA002	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8866;"	d
CYREG_SCB0_EZ_DATA002	.\Design02.cydsn\codegentemp\cydevice_trm.h	8866;"	d
CYREG_SCB0_EZ_DATA003	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8867;"	d
CYREG_SCB0_EZ_DATA003	.\Design02.cydsn\codegentemp\cydevice_trm.h	8867;"	d
CYREG_SCB0_EZ_DATA004	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8868;"	d
CYREG_SCB0_EZ_DATA004	.\Design02.cydsn\codegentemp\cydevice_trm.h	8868;"	d
CYREG_SCB0_EZ_DATA005	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8869;"	d
CYREG_SCB0_EZ_DATA005	.\Design02.cydsn\codegentemp\cydevice_trm.h	8869;"	d
CYREG_SCB0_EZ_DATA006	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8870;"	d
CYREG_SCB0_EZ_DATA006	.\Design02.cydsn\codegentemp\cydevice_trm.h	8870;"	d
CYREG_SCB0_EZ_DATA007	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8871;"	d
CYREG_SCB0_EZ_DATA007	.\Design02.cydsn\codegentemp\cydevice_trm.h	8871;"	d
CYREG_SCB0_EZ_DATA008	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8872;"	d
CYREG_SCB0_EZ_DATA008	.\Design02.cydsn\codegentemp\cydevice_trm.h	8872;"	d
CYREG_SCB0_EZ_DATA009	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8873;"	d
CYREG_SCB0_EZ_DATA009	.\Design02.cydsn\codegentemp\cydevice_trm.h	8873;"	d
CYREG_SCB0_EZ_DATA010	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8874;"	d
CYREG_SCB0_EZ_DATA010	.\Design02.cydsn\codegentemp\cydevice_trm.h	8874;"	d
CYREG_SCB0_EZ_DATA011	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8875;"	d
CYREG_SCB0_EZ_DATA011	.\Design02.cydsn\codegentemp\cydevice_trm.h	8875;"	d
CYREG_SCB0_EZ_DATA012	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8876;"	d
CYREG_SCB0_EZ_DATA012	.\Design02.cydsn\codegentemp\cydevice_trm.h	8876;"	d
CYREG_SCB0_EZ_DATA013	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8877;"	d
CYREG_SCB0_EZ_DATA013	.\Design02.cydsn\codegentemp\cydevice_trm.h	8877;"	d
CYREG_SCB0_EZ_DATA014	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8878;"	d
CYREG_SCB0_EZ_DATA014	.\Design02.cydsn\codegentemp\cydevice_trm.h	8878;"	d
CYREG_SCB0_EZ_DATA015	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8879;"	d
CYREG_SCB0_EZ_DATA015	.\Design02.cydsn\codegentemp\cydevice_trm.h	8879;"	d
CYREG_SCB0_EZ_DATA016	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8880;"	d
CYREG_SCB0_EZ_DATA016	.\Design02.cydsn\codegentemp\cydevice_trm.h	8880;"	d
CYREG_SCB0_EZ_DATA017	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8881;"	d
CYREG_SCB0_EZ_DATA017	.\Design02.cydsn\codegentemp\cydevice_trm.h	8881;"	d
CYREG_SCB0_EZ_DATA018	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8882;"	d
CYREG_SCB0_EZ_DATA018	.\Design02.cydsn\codegentemp\cydevice_trm.h	8882;"	d
CYREG_SCB0_EZ_DATA019	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8883;"	d
CYREG_SCB0_EZ_DATA019	.\Design02.cydsn\codegentemp\cydevice_trm.h	8883;"	d
CYREG_SCB0_EZ_DATA020	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8884;"	d
CYREG_SCB0_EZ_DATA020	.\Design02.cydsn\codegentemp\cydevice_trm.h	8884;"	d
CYREG_SCB0_EZ_DATA021	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8885;"	d
CYREG_SCB0_EZ_DATA021	.\Design02.cydsn\codegentemp\cydevice_trm.h	8885;"	d
CYREG_SCB0_EZ_DATA022	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8886;"	d
CYREG_SCB0_EZ_DATA022	.\Design02.cydsn\codegentemp\cydevice_trm.h	8886;"	d
CYREG_SCB0_EZ_DATA023	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8887;"	d
CYREG_SCB0_EZ_DATA023	.\Design02.cydsn\codegentemp\cydevice_trm.h	8887;"	d
CYREG_SCB0_EZ_DATA024	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8888;"	d
CYREG_SCB0_EZ_DATA024	.\Design02.cydsn\codegentemp\cydevice_trm.h	8888;"	d
CYREG_SCB0_EZ_DATA025	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8889;"	d
CYREG_SCB0_EZ_DATA025	.\Design02.cydsn\codegentemp\cydevice_trm.h	8889;"	d
CYREG_SCB0_EZ_DATA026	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8890;"	d
CYREG_SCB0_EZ_DATA026	.\Design02.cydsn\codegentemp\cydevice_trm.h	8890;"	d
CYREG_SCB0_EZ_DATA027	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8891;"	d
CYREG_SCB0_EZ_DATA027	.\Design02.cydsn\codegentemp\cydevice_trm.h	8891;"	d
CYREG_SCB0_EZ_DATA028	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8892;"	d
CYREG_SCB0_EZ_DATA028	.\Design02.cydsn\codegentemp\cydevice_trm.h	8892;"	d
CYREG_SCB0_EZ_DATA029	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8893;"	d
CYREG_SCB0_EZ_DATA029	.\Design02.cydsn\codegentemp\cydevice_trm.h	8893;"	d
CYREG_SCB0_EZ_DATA030	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8894;"	d
CYREG_SCB0_EZ_DATA030	.\Design02.cydsn\codegentemp\cydevice_trm.h	8894;"	d
CYREG_SCB0_EZ_DATA031	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8895;"	d
CYREG_SCB0_EZ_DATA031	.\Design02.cydsn\codegentemp\cydevice_trm.h	8895;"	d
CYREG_SCB0_EZ_DATA1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5589;"	d
CYREG_SCB0_EZ_DATA1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5589;"	d
CYREG_SCB0_EZ_DATA10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5598;"	d
CYREG_SCB0_EZ_DATA10	.\Design02.cydsn\codegentemp\cydevice_trm.h	5598;"	d
CYREG_SCB0_EZ_DATA11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5599;"	d
CYREG_SCB0_EZ_DATA11	.\Design02.cydsn\codegentemp\cydevice_trm.h	5599;"	d
CYREG_SCB0_EZ_DATA12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5600;"	d
CYREG_SCB0_EZ_DATA12	.\Design02.cydsn\codegentemp\cydevice_trm.h	5600;"	d
CYREG_SCB0_EZ_DATA13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5601;"	d
CYREG_SCB0_EZ_DATA13	.\Design02.cydsn\codegentemp\cydevice_trm.h	5601;"	d
CYREG_SCB0_EZ_DATA14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5602;"	d
CYREG_SCB0_EZ_DATA14	.\Design02.cydsn\codegentemp\cydevice_trm.h	5602;"	d
CYREG_SCB0_EZ_DATA15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5603;"	d
CYREG_SCB0_EZ_DATA15	.\Design02.cydsn\codegentemp\cydevice_trm.h	5603;"	d
CYREG_SCB0_EZ_DATA16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5604;"	d
CYREG_SCB0_EZ_DATA16	.\Design02.cydsn\codegentemp\cydevice_trm.h	5604;"	d
CYREG_SCB0_EZ_DATA17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5605;"	d
CYREG_SCB0_EZ_DATA17	.\Design02.cydsn\codegentemp\cydevice_trm.h	5605;"	d
CYREG_SCB0_EZ_DATA18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5606;"	d
CYREG_SCB0_EZ_DATA18	.\Design02.cydsn\codegentemp\cydevice_trm.h	5606;"	d
CYREG_SCB0_EZ_DATA19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5607;"	d
CYREG_SCB0_EZ_DATA19	.\Design02.cydsn\codegentemp\cydevice_trm.h	5607;"	d
CYREG_SCB0_EZ_DATA2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5590;"	d
CYREG_SCB0_EZ_DATA2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5590;"	d
CYREG_SCB0_EZ_DATA20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5608;"	d
CYREG_SCB0_EZ_DATA20	.\Design02.cydsn\codegentemp\cydevice_trm.h	5608;"	d
CYREG_SCB0_EZ_DATA21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5609;"	d
CYREG_SCB0_EZ_DATA21	.\Design02.cydsn\codegentemp\cydevice_trm.h	5609;"	d
CYREG_SCB0_EZ_DATA22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5610;"	d
CYREG_SCB0_EZ_DATA22	.\Design02.cydsn\codegentemp\cydevice_trm.h	5610;"	d
CYREG_SCB0_EZ_DATA23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5611;"	d
CYREG_SCB0_EZ_DATA23	.\Design02.cydsn\codegentemp\cydevice_trm.h	5611;"	d
CYREG_SCB0_EZ_DATA24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5612;"	d
CYREG_SCB0_EZ_DATA24	.\Design02.cydsn\codegentemp\cydevice_trm.h	5612;"	d
CYREG_SCB0_EZ_DATA25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5613;"	d
CYREG_SCB0_EZ_DATA25	.\Design02.cydsn\codegentemp\cydevice_trm.h	5613;"	d
CYREG_SCB0_EZ_DATA26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5614;"	d
CYREG_SCB0_EZ_DATA26	.\Design02.cydsn\codegentemp\cydevice_trm.h	5614;"	d
CYREG_SCB0_EZ_DATA27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5615;"	d
CYREG_SCB0_EZ_DATA27	.\Design02.cydsn\codegentemp\cydevice_trm.h	5615;"	d
CYREG_SCB0_EZ_DATA28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5616;"	d
CYREG_SCB0_EZ_DATA28	.\Design02.cydsn\codegentemp\cydevice_trm.h	5616;"	d
CYREG_SCB0_EZ_DATA29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5617;"	d
CYREG_SCB0_EZ_DATA29	.\Design02.cydsn\codegentemp\cydevice_trm.h	5617;"	d
CYREG_SCB0_EZ_DATA3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5591;"	d
CYREG_SCB0_EZ_DATA3	.\Design02.cydsn\codegentemp\cydevice_trm.h	5591;"	d
CYREG_SCB0_EZ_DATA30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5618;"	d
CYREG_SCB0_EZ_DATA30	.\Design02.cydsn\codegentemp\cydevice_trm.h	5618;"	d
CYREG_SCB0_EZ_DATA31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5619;"	d
CYREG_SCB0_EZ_DATA31	.\Design02.cydsn\codegentemp\cydevice_trm.h	5619;"	d
CYREG_SCB0_EZ_DATA4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5592;"	d
CYREG_SCB0_EZ_DATA4	.\Design02.cydsn\codegentemp\cydevice_trm.h	5592;"	d
CYREG_SCB0_EZ_DATA5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5593;"	d
CYREG_SCB0_EZ_DATA5	.\Design02.cydsn\codegentemp\cydevice_trm.h	5593;"	d
CYREG_SCB0_EZ_DATA6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5594;"	d
CYREG_SCB0_EZ_DATA6	.\Design02.cydsn\codegentemp\cydevice_trm.h	5594;"	d
CYREG_SCB0_EZ_DATA7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5595;"	d
CYREG_SCB0_EZ_DATA7	.\Design02.cydsn\codegentemp\cydevice_trm.h	5595;"	d
CYREG_SCB0_EZ_DATA8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5596;"	d
CYREG_SCB0_EZ_DATA8	.\Design02.cydsn\codegentemp\cydevice_trm.h	5596;"	d
CYREG_SCB0_EZ_DATA9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5597;"	d
CYREG_SCB0_EZ_DATA9	.\Design02.cydsn\codegentemp\cydevice_trm.h	5597;"	d
CYREG_SCB0_I2C_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5535;"	d
CYREG_SCB0_I2C_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5535;"	d
CYREG_SCB0_I2C_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5491;"	d
CYREG_SCB0_I2C_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5491;"	d
CYREG_SCB0_I2C_M_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5519;"	d
CYREG_SCB0_I2C_M_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5519;"	d
CYREG_SCB0_I2C_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5512;"	d
CYREG_SCB0_I2C_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5512;"	d
CYREG_SCB0_I2C_S_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5530;"	d
CYREG_SCB0_I2C_S_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5530;"	d
CYREG_SCB0_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5620;"	d
CYREG_SCB0_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5620;"	d
CYREG_SCB0_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5633;"	d
CYREG_SCB0_INTR_I2C_EC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5633;"	d
CYREG_SCB0_INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5642;"	d
CYREG_SCB0_INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5642;"	d
CYREG_SCB0_INTR_I2C_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5643;"	d
CYREG_SCB0_INTR_I2C_EC_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5643;"	d
CYREG_SCB0_INTR_M	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5647;"	d
CYREG_SCB0_INTR_M	.\Design02.cydsn\codegentemp\cydevice_trm.h	5647;"	d
CYREG_SCB0_INTR_M_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5661;"	d
CYREG_SCB0_INTR_M_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5661;"	d
CYREG_SCB0_INTR_M_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5662;"	d
CYREG_SCB0_INTR_M_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5662;"	d
CYREG_SCB0_INTR_M_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5660;"	d
CYREG_SCB0_INTR_M_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5660;"	d
CYREG_SCB0_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5703;"	d
CYREG_SCB0_INTR_RX	.\Design02.cydsn\codegentemp\cydevice_trm.h	5703;"	d
CYREG_SCB0_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5717;"	d
CYREG_SCB0_INTR_RX_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5717;"	d
CYREG_SCB0_INTR_RX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5718;"	d
CYREG_SCB0_INTR_RX_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5718;"	d
CYREG_SCB0_INTR_RX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5716;"	d
CYREG_SCB0_INTR_RX_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5716;"	d
CYREG_SCB0_INTR_S	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5663;"	d
CYREG_SCB0_INTR_S	.\Design02.cydsn\codegentemp\cydevice_trm.h	5663;"	d
CYREG_SCB0_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5644;"	d
CYREG_SCB0_INTR_SPI_EC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5644;"	d
CYREG_SCB0_INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5645;"	d
CYREG_SCB0_INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5645;"	d
CYREG_SCB0_INTR_SPI_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5646;"	d
CYREG_SCB0_INTR_SPI_EC_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5646;"	d
CYREG_SCB0_INTR_S_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5679;"	d
CYREG_SCB0_INTR_S_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5679;"	d
CYREG_SCB0_INTR_S_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5680;"	d
CYREG_SCB0_INTR_S_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5680;"	d
CYREG_SCB0_INTR_S_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5678;"	d
CYREG_SCB0_INTR_S_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5678;"	d
CYREG_SCB0_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5681;"	d
CYREG_SCB0_INTR_TX	.\Design02.cydsn\codegentemp\cydevice_trm.h	5681;"	d
CYREG_SCB0_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5701;"	d
CYREG_SCB0_INTR_TX_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5701;"	d
CYREG_SCB0_INTR_TX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5702;"	d
CYREG_SCB0_INTR_TX_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5702;"	d
CYREG_SCB0_INTR_TX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5700;"	d
CYREG_SCB0_INTR_TX_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5700;"	d
CYREG_SCB0_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5574;"	d
CYREG_SCB0_RX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5574;"	d
CYREG_SCB0_RX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5577;"	d
CYREG_SCB0_RX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5577;"	d
CYREG_SCB0_RX_FIFO_RD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5584;"	d
CYREG_SCB0_RX_FIFO_RD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5584;"	d
CYREG_SCB0_RX_FIFO_RD_SILENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5585;"	d
CYREG_SCB0_RX_FIFO_RD_SILENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5585;"	d
CYREG_SCB0_RX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5578;"	d
CYREG_SCB0_RX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5578;"	d
CYREG_SCB0_RX_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5579;"	d
CYREG_SCB0_RX_MATCH	.\Design02.cydsn\codegentemp\cydevice_trm.h	5579;"	d
CYREG_SCB0_SPI_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5418;"	d
CYREG_SCB0_SPI_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5418;"	d
CYREG_SCB0_SPI_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5445;"	d
CYREG_SCB0_SPI_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5445;"	d
CYREG_SCB0_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5415;"	d
CYREG_SCB0_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5415;"	d
CYREG_SCB0_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5552;"	d
CYREG_SCB0_TX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5552;"	d
CYREG_SCB0_TX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5557;"	d
CYREG_SCB0_TX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5557;"	d
CYREG_SCB0_TX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5562;"	d
CYREG_SCB0_TX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5562;"	d
CYREG_SCB0_TX_FIFO_WR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5571;"	d
CYREG_SCB0_TX_FIFO_WR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5571;"	d
CYREG_SCB0_UART_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5454;"	d
CYREG_SCB0_UART_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5454;"	d
CYREG_SCB0_UART_FLOW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5482;"	d
CYREG_SCB0_UART_FLOW_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5482;"	d
CYREG_SCB0_UART_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5464;"	d
CYREG_SCB0_UART_RX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5464;"	d
CYREG_SCB0_UART_RX_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5479;"	d
CYREG_SCB0_UART_RX_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5479;"	d
CYREG_SCB0_UART_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5455;"	d
CYREG_SCB0_UART_TX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5455;"	d
CYREG_SCB1_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5721;"	d
CYREG_SCB1_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5721;"	d
CYREG_SCB1_EZ_DATA0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5745;"	d
CYREG_SCB1_EZ_DATA0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5745;"	d
CYREG_SCB1_EZ_DATA000	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8896;"	d
CYREG_SCB1_EZ_DATA000	.\Design02.cydsn\codegentemp\cydevice_trm.h	8896;"	d
CYREG_SCB1_EZ_DATA001	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8897;"	d
CYREG_SCB1_EZ_DATA001	.\Design02.cydsn\codegentemp\cydevice_trm.h	8897;"	d
CYREG_SCB1_EZ_DATA002	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8898;"	d
CYREG_SCB1_EZ_DATA002	.\Design02.cydsn\codegentemp\cydevice_trm.h	8898;"	d
CYREG_SCB1_EZ_DATA003	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8899;"	d
CYREG_SCB1_EZ_DATA003	.\Design02.cydsn\codegentemp\cydevice_trm.h	8899;"	d
CYREG_SCB1_EZ_DATA004	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8900;"	d
CYREG_SCB1_EZ_DATA004	.\Design02.cydsn\codegentemp\cydevice_trm.h	8900;"	d
CYREG_SCB1_EZ_DATA005	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8901;"	d
CYREG_SCB1_EZ_DATA005	.\Design02.cydsn\codegentemp\cydevice_trm.h	8901;"	d
CYREG_SCB1_EZ_DATA006	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8902;"	d
CYREG_SCB1_EZ_DATA006	.\Design02.cydsn\codegentemp\cydevice_trm.h	8902;"	d
CYREG_SCB1_EZ_DATA007	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8903;"	d
CYREG_SCB1_EZ_DATA007	.\Design02.cydsn\codegentemp\cydevice_trm.h	8903;"	d
CYREG_SCB1_EZ_DATA008	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8904;"	d
CYREG_SCB1_EZ_DATA008	.\Design02.cydsn\codegentemp\cydevice_trm.h	8904;"	d
CYREG_SCB1_EZ_DATA009	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8905;"	d
CYREG_SCB1_EZ_DATA009	.\Design02.cydsn\codegentemp\cydevice_trm.h	8905;"	d
CYREG_SCB1_EZ_DATA010	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8906;"	d
CYREG_SCB1_EZ_DATA010	.\Design02.cydsn\codegentemp\cydevice_trm.h	8906;"	d
CYREG_SCB1_EZ_DATA011	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8907;"	d
CYREG_SCB1_EZ_DATA011	.\Design02.cydsn\codegentemp\cydevice_trm.h	8907;"	d
CYREG_SCB1_EZ_DATA012	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8908;"	d
CYREG_SCB1_EZ_DATA012	.\Design02.cydsn\codegentemp\cydevice_trm.h	8908;"	d
CYREG_SCB1_EZ_DATA013	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8909;"	d
CYREG_SCB1_EZ_DATA013	.\Design02.cydsn\codegentemp\cydevice_trm.h	8909;"	d
CYREG_SCB1_EZ_DATA014	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8910;"	d
CYREG_SCB1_EZ_DATA014	.\Design02.cydsn\codegentemp\cydevice_trm.h	8910;"	d
CYREG_SCB1_EZ_DATA015	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8911;"	d
CYREG_SCB1_EZ_DATA015	.\Design02.cydsn\codegentemp\cydevice_trm.h	8911;"	d
CYREG_SCB1_EZ_DATA016	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8912;"	d
CYREG_SCB1_EZ_DATA016	.\Design02.cydsn\codegentemp\cydevice_trm.h	8912;"	d
CYREG_SCB1_EZ_DATA017	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8913;"	d
CYREG_SCB1_EZ_DATA017	.\Design02.cydsn\codegentemp\cydevice_trm.h	8913;"	d
CYREG_SCB1_EZ_DATA018	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8914;"	d
CYREG_SCB1_EZ_DATA018	.\Design02.cydsn\codegentemp\cydevice_trm.h	8914;"	d
CYREG_SCB1_EZ_DATA019	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8915;"	d
CYREG_SCB1_EZ_DATA019	.\Design02.cydsn\codegentemp\cydevice_trm.h	8915;"	d
CYREG_SCB1_EZ_DATA020	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8916;"	d
CYREG_SCB1_EZ_DATA020	.\Design02.cydsn\codegentemp\cydevice_trm.h	8916;"	d
CYREG_SCB1_EZ_DATA021	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8917;"	d
CYREG_SCB1_EZ_DATA021	.\Design02.cydsn\codegentemp\cydevice_trm.h	8917;"	d
CYREG_SCB1_EZ_DATA022	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8918;"	d
CYREG_SCB1_EZ_DATA022	.\Design02.cydsn\codegentemp\cydevice_trm.h	8918;"	d
CYREG_SCB1_EZ_DATA023	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8919;"	d
CYREG_SCB1_EZ_DATA023	.\Design02.cydsn\codegentemp\cydevice_trm.h	8919;"	d
CYREG_SCB1_EZ_DATA024	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8920;"	d
CYREG_SCB1_EZ_DATA024	.\Design02.cydsn\codegentemp\cydevice_trm.h	8920;"	d
CYREG_SCB1_EZ_DATA025	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8921;"	d
CYREG_SCB1_EZ_DATA025	.\Design02.cydsn\codegentemp\cydevice_trm.h	8921;"	d
CYREG_SCB1_EZ_DATA026	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8922;"	d
CYREG_SCB1_EZ_DATA026	.\Design02.cydsn\codegentemp\cydevice_trm.h	8922;"	d
CYREG_SCB1_EZ_DATA027	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8923;"	d
CYREG_SCB1_EZ_DATA027	.\Design02.cydsn\codegentemp\cydevice_trm.h	8923;"	d
CYREG_SCB1_EZ_DATA028	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8924;"	d
CYREG_SCB1_EZ_DATA028	.\Design02.cydsn\codegentemp\cydevice_trm.h	8924;"	d
CYREG_SCB1_EZ_DATA029	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8925;"	d
CYREG_SCB1_EZ_DATA029	.\Design02.cydsn\codegentemp\cydevice_trm.h	8925;"	d
CYREG_SCB1_EZ_DATA030	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8926;"	d
CYREG_SCB1_EZ_DATA030	.\Design02.cydsn\codegentemp\cydevice_trm.h	8926;"	d
CYREG_SCB1_EZ_DATA031	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8927;"	d
CYREG_SCB1_EZ_DATA031	.\Design02.cydsn\codegentemp\cydevice_trm.h	8927;"	d
CYREG_SCB1_EZ_DATA1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5746;"	d
CYREG_SCB1_EZ_DATA1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5746;"	d
CYREG_SCB1_EZ_DATA10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5755;"	d
CYREG_SCB1_EZ_DATA10	.\Design02.cydsn\codegentemp\cydevice_trm.h	5755;"	d
CYREG_SCB1_EZ_DATA11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5756;"	d
CYREG_SCB1_EZ_DATA11	.\Design02.cydsn\codegentemp\cydevice_trm.h	5756;"	d
CYREG_SCB1_EZ_DATA12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5757;"	d
CYREG_SCB1_EZ_DATA12	.\Design02.cydsn\codegentemp\cydevice_trm.h	5757;"	d
CYREG_SCB1_EZ_DATA13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5758;"	d
CYREG_SCB1_EZ_DATA13	.\Design02.cydsn\codegentemp\cydevice_trm.h	5758;"	d
CYREG_SCB1_EZ_DATA14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5759;"	d
CYREG_SCB1_EZ_DATA14	.\Design02.cydsn\codegentemp\cydevice_trm.h	5759;"	d
CYREG_SCB1_EZ_DATA15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5760;"	d
CYREG_SCB1_EZ_DATA15	.\Design02.cydsn\codegentemp\cydevice_trm.h	5760;"	d
CYREG_SCB1_EZ_DATA16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5761;"	d
CYREG_SCB1_EZ_DATA16	.\Design02.cydsn\codegentemp\cydevice_trm.h	5761;"	d
CYREG_SCB1_EZ_DATA17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5762;"	d
CYREG_SCB1_EZ_DATA17	.\Design02.cydsn\codegentemp\cydevice_trm.h	5762;"	d
CYREG_SCB1_EZ_DATA18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5763;"	d
CYREG_SCB1_EZ_DATA18	.\Design02.cydsn\codegentemp\cydevice_trm.h	5763;"	d
CYREG_SCB1_EZ_DATA19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5764;"	d
CYREG_SCB1_EZ_DATA19	.\Design02.cydsn\codegentemp\cydevice_trm.h	5764;"	d
CYREG_SCB1_EZ_DATA2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5747;"	d
CYREG_SCB1_EZ_DATA2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5747;"	d
CYREG_SCB1_EZ_DATA20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5765;"	d
CYREG_SCB1_EZ_DATA20	.\Design02.cydsn\codegentemp\cydevice_trm.h	5765;"	d
CYREG_SCB1_EZ_DATA21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5766;"	d
CYREG_SCB1_EZ_DATA21	.\Design02.cydsn\codegentemp\cydevice_trm.h	5766;"	d
CYREG_SCB1_EZ_DATA22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5767;"	d
CYREG_SCB1_EZ_DATA22	.\Design02.cydsn\codegentemp\cydevice_trm.h	5767;"	d
CYREG_SCB1_EZ_DATA23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5768;"	d
CYREG_SCB1_EZ_DATA23	.\Design02.cydsn\codegentemp\cydevice_trm.h	5768;"	d
CYREG_SCB1_EZ_DATA24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5769;"	d
CYREG_SCB1_EZ_DATA24	.\Design02.cydsn\codegentemp\cydevice_trm.h	5769;"	d
CYREG_SCB1_EZ_DATA25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5770;"	d
CYREG_SCB1_EZ_DATA25	.\Design02.cydsn\codegentemp\cydevice_trm.h	5770;"	d
CYREG_SCB1_EZ_DATA26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5771;"	d
CYREG_SCB1_EZ_DATA26	.\Design02.cydsn\codegentemp\cydevice_trm.h	5771;"	d
CYREG_SCB1_EZ_DATA27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5772;"	d
CYREG_SCB1_EZ_DATA27	.\Design02.cydsn\codegentemp\cydevice_trm.h	5772;"	d
CYREG_SCB1_EZ_DATA28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5773;"	d
CYREG_SCB1_EZ_DATA28	.\Design02.cydsn\codegentemp\cydevice_trm.h	5773;"	d
CYREG_SCB1_EZ_DATA29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5774;"	d
CYREG_SCB1_EZ_DATA29	.\Design02.cydsn\codegentemp\cydevice_trm.h	5774;"	d
CYREG_SCB1_EZ_DATA3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5748;"	d
CYREG_SCB1_EZ_DATA3	.\Design02.cydsn\codegentemp\cydevice_trm.h	5748;"	d
CYREG_SCB1_EZ_DATA30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5775;"	d
CYREG_SCB1_EZ_DATA30	.\Design02.cydsn\codegentemp\cydevice_trm.h	5775;"	d
CYREG_SCB1_EZ_DATA31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5776;"	d
CYREG_SCB1_EZ_DATA31	.\Design02.cydsn\codegentemp\cydevice_trm.h	5776;"	d
CYREG_SCB1_EZ_DATA4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5749;"	d
CYREG_SCB1_EZ_DATA4	.\Design02.cydsn\codegentemp\cydevice_trm.h	5749;"	d
CYREG_SCB1_EZ_DATA5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5750;"	d
CYREG_SCB1_EZ_DATA5	.\Design02.cydsn\codegentemp\cydevice_trm.h	5750;"	d
CYREG_SCB1_EZ_DATA6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5751;"	d
CYREG_SCB1_EZ_DATA6	.\Design02.cydsn\codegentemp\cydevice_trm.h	5751;"	d
CYREG_SCB1_EZ_DATA7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5752;"	d
CYREG_SCB1_EZ_DATA7	.\Design02.cydsn\codegentemp\cydevice_trm.h	5752;"	d
CYREG_SCB1_EZ_DATA8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5753;"	d
CYREG_SCB1_EZ_DATA8	.\Design02.cydsn\codegentemp\cydevice_trm.h	5753;"	d
CYREG_SCB1_EZ_DATA9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5754;"	d
CYREG_SCB1_EZ_DATA9	.\Design02.cydsn\codegentemp\cydevice_trm.h	5754;"	d
CYREG_SCB1_I2C_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5734;"	d
CYREG_SCB1_I2C_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5734;"	d
CYREG_SCB1_I2C_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5730;"	d
CYREG_SCB1_I2C_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5730;"	d
CYREG_SCB1_I2C_M_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5732;"	d
CYREG_SCB1_I2C_M_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5732;"	d
CYREG_SCB1_I2C_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5731;"	d
CYREG_SCB1_I2C_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5731;"	d
CYREG_SCB1_I2C_S_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5733;"	d
CYREG_SCB1_I2C_S_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5733;"	d
CYREG_SCB1_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5777;"	d
CYREG_SCB1_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5777;"	d
CYREG_SCB1_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5778;"	d
CYREG_SCB1_INTR_I2C_EC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5778;"	d
CYREG_SCB1_INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5779;"	d
CYREG_SCB1_INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5779;"	d
CYREG_SCB1_INTR_I2C_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5780;"	d
CYREG_SCB1_INTR_I2C_EC_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5780;"	d
CYREG_SCB1_INTR_M	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5784;"	d
CYREG_SCB1_INTR_M	.\Design02.cydsn\codegentemp\cydevice_trm.h	5784;"	d
CYREG_SCB1_INTR_M_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5786;"	d
CYREG_SCB1_INTR_M_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5786;"	d
CYREG_SCB1_INTR_M_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5787;"	d
CYREG_SCB1_INTR_M_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5787;"	d
CYREG_SCB1_INTR_M_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5785;"	d
CYREG_SCB1_INTR_M_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5785;"	d
CYREG_SCB1_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5796;"	d
CYREG_SCB1_INTR_RX	.\Design02.cydsn\codegentemp\cydevice_trm.h	5796;"	d
CYREG_SCB1_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5798;"	d
CYREG_SCB1_INTR_RX_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5798;"	d
CYREG_SCB1_INTR_RX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5799;"	d
CYREG_SCB1_INTR_RX_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5799;"	d
CYREG_SCB1_INTR_RX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5797;"	d
CYREG_SCB1_INTR_RX_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5797;"	d
CYREG_SCB1_INTR_S	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5788;"	d
CYREG_SCB1_INTR_S	.\Design02.cydsn\codegentemp\cydevice_trm.h	5788;"	d
CYREG_SCB1_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5781;"	d
CYREG_SCB1_INTR_SPI_EC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5781;"	d
CYREG_SCB1_INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5782;"	d
CYREG_SCB1_INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5782;"	d
CYREG_SCB1_INTR_SPI_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5783;"	d
CYREG_SCB1_INTR_SPI_EC_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5783;"	d
CYREG_SCB1_INTR_S_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5790;"	d
CYREG_SCB1_INTR_S_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5790;"	d
CYREG_SCB1_INTR_S_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5791;"	d
CYREG_SCB1_INTR_S_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5791;"	d
CYREG_SCB1_INTR_S_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5789;"	d
CYREG_SCB1_INTR_S_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5789;"	d
CYREG_SCB1_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5792;"	d
CYREG_SCB1_INTR_TX	.\Design02.cydsn\codegentemp\cydevice_trm.h	5792;"	d
CYREG_SCB1_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5794;"	d
CYREG_SCB1_INTR_TX_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5794;"	d
CYREG_SCB1_INTR_TX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5795;"	d
CYREG_SCB1_INTR_TX_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5795;"	d
CYREG_SCB1_INTR_TX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5793;"	d
CYREG_SCB1_INTR_TX_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5793;"	d
CYREG_SCB1_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5739;"	d
CYREG_SCB1_RX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5739;"	d
CYREG_SCB1_RX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5740;"	d
CYREG_SCB1_RX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5740;"	d
CYREG_SCB1_RX_FIFO_RD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5743;"	d
CYREG_SCB1_RX_FIFO_RD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5743;"	d
CYREG_SCB1_RX_FIFO_RD_SILENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5744;"	d
CYREG_SCB1_RX_FIFO_RD_SILENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5744;"	d
CYREG_SCB1_RX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5741;"	d
CYREG_SCB1_RX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5741;"	d
CYREG_SCB1_RX_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5742;"	d
CYREG_SCB1_RX_MATCH	.\Design02.cydsn\codegentemp\cydevice_trm.h	5742;"	d
CYREG_SCB1_SPI_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5723;"	d
CYREG_SCB1_SPI_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5723;"	d
CYREG_SCB1_SPI_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5724;"	d
CYREG_SCB1_SPI_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5724;"	d
CYREG_SCB1_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5722;"	d
CYREG_SCB1_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5722;"	d
CYREG_SCB1_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5735;"	d
CYREG_SCB1_TX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5735;"	d
CYREG_SCB1_TX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5736;"	d
CYREG_SCB1_TX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5736;"	d
CYREG_SCB1_TX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5737;"	d
CYREG_SCB1_TX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5737;"	d
CYREG_SCB1_TX_FIFO_WR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5738;"	d
CYREG_SCB1_TX_FIFO_WR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5738;"	d
CYREG_SCB1_UART_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5725;"	d
CYREG_SCB1_UART_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5725;"	d
CYREG_SCB1_UART_FLOW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5729;"	d
CYREG_SCB1_UART_FLOW_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5729;"	d
CYREG_SCB1_UART_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5727;"	d
CYREG_SCB1_UART_RX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5727;"	d
CYREG_SCB1_UART_RX_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5728;"	d
CYREG_SCB1_UART_RX_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5728;"	d
CYREG_SCB1_UART_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5726;"	d
CYREG_SCB1_UART_TX_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5726;"	d
CYREG_SFLASH_ALT_PROT_ROW000	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8630;"	d
CYREG_SFLASH_ALT_PROT_ROW000	.\Design02.cydsn\codegentemp\cydevice_trm.h	8630;"	d
CYREG_SFLASH_ALT_PROT_ROW001	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8631;"	d
CYREG_SFLASH_ALT_PROT_ROW001	.\Design02.cydsn\codegentemp\cydevice_trm.h	8631;"	d
CYREG_SFLASH_ALT_PROT_ROW002	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8632;"	d
CYREG_SFLASH_ALT_PROT_ROW002	.\Design02.cydsn\codegentemp\cydevice_trm.h	8632;"	d
CYREG_SFLASH_ALT_PROT_ROW003	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8633;"	d
CYREG_SFLASH_ALT_PROT_ROW003	.\Design02.cydsn\codegentemp\cydevice_trm.h	8633;"	d
CYREG_SFLASH_ALT_PROT_ROW004	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8634;"	d
CYREG_SFLASH_ALT_PROT_ROW004	.\Design02.cydsn\codegentemp\cydevice_trm.h	8634;"	d
CYREG_SFLASH_ALT_PROT_ROW005	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8635;"	d
CYREG_SFLASH_ALT_PROT_ROW005	.\Design02.cydsn\codegentemp\cydevice_trm.h	8635;"	d
CYREG_SFLASH_ALT_PROT_ROW006	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8636;"	d
CYREG_SFLASH_ALT_PROT_ROW006	.\Design02.cydsn\codegentemp\cydevice_trm.h	8636;"	d
CYREG_SFLASH_ALT_PROT_ROW007	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8637;"	d
CYREG_SFLASH_ALT_PROT_ROW007	.\Design02.cydsn\codegentemp\cydevice_trm.h	8637;"	d
CYREG_SFLASH_ALT_PROT_ROW008	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8638;"	d
CYREG_SFLASH_ALT_PROT_ROW008	.\Design02.cydsn\codegentemp\cydevice_trm.h	8638;"	d
CYREG_SFLASH_ALT_PROT_ROW009	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8639;"	d
CYREG_SFLASH_ALT_PROT_ROW009	.\Design02.cydsn\codegentemp\cydevice_trm.h	8639;"	d
CYREG_SFLASH_ALT_PROT_ROW010	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8640;"	d
CYREG_SFLASH_ALT_PROT_ROW010	.\Design02.cydsn\codegentemp\cydevice_trm.h	8640;"	d
CYREG_SFLASH_ALT_PROT_ROW011	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8641;"	d
CYREG_SFLASH_ALT_PROT_ROW011	.\Design02.cydsn\codegentemp\cydevice_trm.h	8641;"	d
CYREG_SFLASH_ALT_PROT_ROW012	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8642;"	d
CYREG_SFLASH_ALT_PROT_ROW012	.\Design02.cydsn\codegentemp\cydevice_trm.h	8642;"	d
CYREG_SFLASH_ALT_PROT_ROW013	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8643;"	d
CYREG_SFLASH_ALT_PROT_ROW013	.\Design02.cydsn\codegentemp\cydevice_trm.h	8643;"	d
CYREG_SFLASH_ALT_PROT_ROW014	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8644;"	d
CYREG_SFLASH_ALT_PROT_ROW014	.\Design02.cydsn\codegentemp\cydevice_trm.h	8644;"	d
CYREG_SFLASH_ALT_PROT_ROW015	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8645;"	d
CYREG_SFLASH_ALT_PROT_ROW015	.\Design02.cydsn\codegentemp\cydevice_trm.h	8645;"	d
CYREG_SFLASH_ALT_PROT_ROW016	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8646;"	d
CYREG_SFLASH_ALT_PROT_ROW016	.\Design02.cydsn\codegentemp\cydevice_trm.h	8646;"	d
CYREG_SFLASH_ALT_PROT_ROW017	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8647;"	d
CYREG_SFLASH_ALT_PROT_ROW017	.\Design02.cydsn\codegentemp\cydevice_trm.h	8647;"	d
CYREG_SFLASH_ALT_PROT_ROW018	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8648;"	d
CYREG_SFLASH_ALT_PROT_ROW018	.\Design02.cydsn\codegentemp\cydevice_trm.h	8648;"	d
CYREG_SFLASH_ALT_PROT_ROW019	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8649;"	d
CYREG_SFLASH_ALT_PROT_ROW019	.\Design02.cydsn\codegentemp\cydevice_trm.h	8649;"	d
CYREG_SFLASH_ALT_PROT_ROW020	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8650;"	d
CYREG_SFLASH_ALT_PROT_ROW020	.\Design02.cydsn\codegentemp\cydevice_trm.h	8650;"	d
CYREG_SFLASH_ALT_PROT_ROW021	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8651;"	d
CYREG_SFLASH_ALT_PROT_ROW021	.\Design02.cydsn\codegentemp\cydevice_trm.h	8651;"	d
CYREG_SFLASH_ALT_PROT_ROW022	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8652;"	d
CYREG_SFLASH_ALT_PROT_ROW022	.\Design02.cydsn\codegentemp\cydevice_trm.h	8652;"	d
CYREG_SFLASH_ALT_PROT_ROW023	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8653;"	d
CYREG_SFLASH_ALT_PROT_ROW023	.\Design02.cydsn\codegentemp\cydevice_trm.h	8653;"	d
CYREG_SFLASH_ALT_PROT_ROW024	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8654;"	d
CYREG_SFLASH_ALT_PROT_ROW024	.\Design02.cydsn\codegentemp\cydevice_trm.h	8654;"	d
CYREG_SFLASH_ALT_PROT_ROW025	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8655;"	d
CYREG_SFLASH_ALT_PROT_ROW025	.\Design02.cydsn\codegentemp\cydevice_trm.h	8655;"	d
CYREG_SFLASH_ALT_PROT_ROW026	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8656;"	d
CYREG_SFLASH_ALT_PROT_ROW026	.\Design02.cydsn\codegentemp\cydevice_trm.h	8656;"	d
CYREG_SFLASH_ALT_PROT_ROW027	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8657;"	d
CYREG_SFLASH_ALT_PROT_ROW027	.\Design02.cydsn\codegentemp\cydevice_trm.h	8657;"	d
CYREG_SFLASH_ALT_PROT_ROW028	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8658;"	d
CYREG_SFLASH_ALT_PROT_ROW028	.\Design02.cydsn\codegentemp\cydevice_trm.h	8658;"	d
CYREG_SFLASH_ALT_PROT_ROW029	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8659;"	d
CYREG_SFLASH_ALT_PROT_ROW029	.\Design02.cydsn\codegentemp\cydevice_trm.h	8659;"	d
CYREG_SFLASH_ALT_PROT_ROW030	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8660;"	d
CYREG_SFLASH_ALT_PROT_ROW030	.\Design02.cydsn\codegentemp\cydevice_trm.h	8660;"	d
CYREG_SFLASH_ALT_PROT_ROW031	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8661;"	d
CYREG_SFLASH_ALT_PROT_ROW031	.\Design02.cydsn\codegentemp\cydevice_trm.h	8661;"	d
CYREG_SFLASH_ALT_PROT_ROW032	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8662;"	d
CYREG_SFLASH_ALT_PROT_ROW032	.\Design02.cydsn\codegentemp\cydevice_trm.h	8662;"	d
CYREG_SFLASH_ALT_PROT_ROW033	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8663;"	d
CYREG_SFLASH_ALT_PROT_ROW033	.\Design02.cydsn\codegentemp\cydevice_trm.h	8663;"	d
CYREG_SFLASH_ALT_PROT_ROW034	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8664;"	d
CYREG_SFLASH_ALT_PROT_ROW034	.\Design02.cydsn\codegentemp\cydevice_trm.h	8664;"	d
CYREG_SFLASH_ALT_PROT_ROW035	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8665;"	d
CYREG_SFLASH_ALT_PROT_ROW035	.\Design02.cydsn\codegentemp\cydevice_trm.h	8665;"	d
CYREG_SFLASH_ALT_PROT_ROW036	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8666;"	d
CYREG_SFLASH_ALT_PROT_ROW036	.\Design02.cydsn\codegentemp\cydevice_trm.h	8666;"	d
CYREG_SFLASH_ALT_PROT_ROW037	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8667;"	d
CYREG_SFLASH_ALT_PROT_ROW037	.\Design02.cydsn\codegentemp\cydevice_trm.h	8667;"	d
CYREG_SFLASH_ALT_PROT_ROW038	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8668;"	d
CYREG_SFLASH_ALT_PROT_ROW038	.\Design02.cydsn\codegentemp\cydevice_trm.h	8668;"	d
CYREG_SFLASH_ALT_PROT_ROW039	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8669;"	d
CYREG_SFLASH_ALT_PROT_ROW039	.\Design02.cydsn\codegentemp\cydevice_trm.h	8669;"	d
CYREG_SFLASH_ALT_PROT_ROW040	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8670;"	d
CYREG_SFLASH_ALT_PROT_ROW040	.\Design02.cydsn\codegentemp\cydevice_trm.h	8670;"	d
CYREG_SFLASH_ALT_PROT_ROW041	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8671;"	d
CYREG_SFLASH_ALT_PROT_ROW041	.\Design02.cydsn\codegentemp\cydevice_trm.h	8671;"	d
CYREG_SFLASH_ALT_PROT_ROW042	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8672;"	d
CYREG_SFLASH_ALT_PROT_ROW042	.\Design02.cydsn\codegentemp\cydevice_trm.h	8672;"	d
CYREG_SFLASH_ALT_PROT_ROW043	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8673;"	d
CYREG_SFLASH_ALT_PROT_ROW043	.\Design02.cydsn\codegentemp\cydevice_trm.h	8673;"	d
CYREG_SFLASH_ALT_PROT_ROW044	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8674;"	d
CYREG_SFLASH_ALT_PROT_ROW044	.\Design02.cydsn\codegentemp\cydevice_trm.h	8674;"	d
CYREG_SFLASH_ALT_PROT_ROW045	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8675;"	d
CYREG_SFLASH_ALT_PROT_ROW045	.\Design02.cydsn\codegentemp\cydevice_trm.h	8675;"	d
CYREG_SFLASH_ALT_PROT_ROW046	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8676;"	d
CYREG_SFLASH_ALT_PROT_ROW046	.\Design02.cydsn\codegentemp\cydevice_trm.h	8676;"	d
CYREG_SFLASH_ALT_PROT_ROW047	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8677;"	d
CYREG_SFLASH_ALT_PROT_ROW047	.\Design02.cydsn\codegentemp\cydevice_trm.h	8677;"	d
CYREG_SFLASH_ALT_PROT_ROW048	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8678;"	d
CYREG_SFLASH_ALT_PROT_ROW048	.\Design02.cydsn\codegentemp\cydevice_trm.h	8678;"	d
CYREG_SFLASH_ALT_PROT_ROW049	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8679;"	d
CYREG_SFLASH_ALT_PROT_ROW049	.\Design02.cydsn\codegentemp\cydevice_trm.h	8679;"	d
CYREG_SFLASH_ALT_PROT_ROW050	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8680;"	d
CYREG_SFLASH_ALT_PROT_ROW050	.\Design02.cydsn\codegentemp\cydevice_trm.h	8680;"	d
CYREG_SFLASH_ALT_PROT_ROW051	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8681;"	d
CYREG_SFLASH_ALT_PROT_ROW051	.\Design02.cydsn\codegentemp\cydevice_trm.h	8681;"	d
CYREG_SFLASH_ALT_PROT_ROW052	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8682;"	d
CYREG_SFLASH_ALT_PROT_ROW052	.\Design02.cydsn\codegentemp\cydevice_trm.h	8682;"	d
CYREG_SFLASH_ALT_PROT_ROW053	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8683;"	d
CYREG_SFLASH_ALT_PROT_ROW053	.\Design02.cydsn\codegentemp\cydevice_trm.h	8683;"	d
CYREG_SFLASH_ALT_PROT_ROW054	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8684;"	d
CYREG_SFLASH_ALT_PROT_ROW054	.\Design02.cydsn\codegentemp\cydevice_trm.h	8684;"	d
CYREG_SFLASH_ALT_PROT_ROW055	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8685;"	d
CYREG_SFLASH_ALT_PROT_ROW055	.\Design02.cydsn\codegentemp\cydevice_trm.h	8685;"	d
CYREG_SFLASH_ALT_PROT_ROW056	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8686;"	d
CYREG_SFLASH_ALT_PROT_ROW056	.\Design02.cydsn\codegentemp\cydevice_trm.h	8686;"	d
CYREG_SFLASH_ALT_PROT_ROW057	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8687;"	d
CYREG_SFLASH_ALT_PROT_ROW057	.\Design02.cydsn\codegentemp\cydevice_trm.h	8687;"	d
CYREG_SFLASH_ALT_PROT_ROW058	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8688;"	d
CYREG_SFLASH_ALT_PROT_ROW058	.\Design02.cydsn\codegentemp\cydevice_trm.h	8688;"	d
CYREG_SFLASH_ALT_PROT_ROW059	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8689;"	d
CYREG_SFLASH_ALT_PROT_ROW059	.\Design02.cydsn\codegentemp\cydevice_trm.h	8689;"	d
CYREG_SFLASH_ALT_PROT_ROW060	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8690;"	d
CYREG_SFLASH_ALT_PROT_ROW060	.\Design02.cydsn\codegentemp\cydevice_trm.h	8690;"	d
CYREG_SFLASH_ALT_PROT_ROW061	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8691;"	d
CYREG_SFLASH_ALT_PROT_ROW061	.\Design02.cydsn\codegentemp\cydevice_trm.h	8691;"	d
CYREG_SFLASH_ALT_PROT_ROW062	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8692;"	d
CYREG_SFLASH_ALT_PROT_ROW062	.\Design02.cydsn\codegentemp\cydevice_trm.h	8692;"	d
CYREG_SFLASH_ALT_PROT_ROW063	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8693;"	d
CYREG_SFLASH_ALT_PROT_ROW063	.\Design02.cydsn\codegentemp\cydevice_trm.h	8693;"	d
CYREG_SFLASH_ALT_PROT_ROW064	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8694;"	d
CYREG_SFLASH_ALT_PROT_ROW064	.\Design02.cydsn\codegentemp\cydevice_trm.h	8694;"	d
CYREG_SFLASH_ALT_PROT_ROW065	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8695;"	d
CYREG_SFLASH_ALT_PROT_ROW065	.\Design02.cydsn\codegentemp\cydevice_trm.h	8695;"	d
CYREG_SFLASH_ALT_PROT_ROW066	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8696;"	d
CYREG_SFLASH_ALT_PROT_ROW066	.\Design02.cydsn\codegentemp\cydevice_trm.h	8696;"	d
CYREG_SFLASH_ALT_PROT_ROW067	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8697;"	d
CYREG_SFLASH_ALT_PROT_ROW067	.\Design02.cydsn\codegentemp\cydevice_trm.h	8697;"	d
CYREG_SFLASH_ALT_PROT_ROW068	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8698;"	d
CYREG_SFLASH_ALT_PROT_ROW068	.\Design02.cydsn\codegentemp\cydevice_trm.h	8698;"	d
CYREG_SFLASH_ALT_PROT_ROW069	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8699;"	d
CYREG_SFLASH_ALT_PROT_ROW069	.\Design02.cydsn\codegentemp\cydevice_trm.h	8699;"	d
CYREG_SFLASH_ALT_PROT_ROW070	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8700;"	d
CYREG_SFLASH_ALT_PROT_ROW070	.\Design02.cydsn\codegentemp\cydevice_trm.h	8700;"	d
CYREG_SFLASH_ALT_PROT_ROW071	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8701;"	d
CYREG_SFLASH_ALT_PROT_ROW071	.\Design02.cydsn\codegentemp\cydevice_trm.h	8701;"	d
CYREG_SFLASH_ALT_PROT_ROW072	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8702;"	d
CYREG_SFLASH_ALT_PROT_ROW072	.\Design02.cydsn\codegentemp\cydevice_trm.h	8702;"	d
CYREG_SFLASH_ALT_PROT_ROW073	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8703;"	d
CYREG_SFLASH_ALT_PROT_ROW073	.\Design02.cydsn\codegentemp\cydevice_trm.h	8703;"	d
CYREG_SFLASH_ALT_PROT_ROW074	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8704;"	d
CYREG_SFLASH_ALT_PROT_ROW074	.\Design02.cydsn\codegentemp\cydevice_trm.h	8704;"	d
CYREG_SFLASH_ALT_PROT_ROW075	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8705;"	d
CYREG_SFLASH_ALT_PROT_ROW075	.\Design02.cydsn\codegentemp\cydevice_trm.h	8705;"	d
CYREG_SFLASH_ALT_PROT_ROW076	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8706;"	d
CYREG_SFLASH_ALT_PROT_ROW076	.\Design02.cydsn\codegentemp\cydevice_trm.h	8706;"	d
CYREG_SFLASH_ALT_PROT_ROW077	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8707;"	d
CYREG_SFLASH_ALT_PROT_ROW077	.\Design02.cydsn\codegentemp\cydevice_trm.h	8707;"	d
CYREG_SFLASH_ALT_PROT_ROW078	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8708;"	d
CYREG_SFLASH_ALT_PROT_ROW078	.\Design02.cydsn\codegentemp\cydevice_trm.h	8708;"	d
CYREG_SFLASH_ALT_PROT_ROW079	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8709;"	d
CYREG_SFLASH_ALT_PROT_ROW079	.\Design02.cydsn\codegentemp\cydevice_trm.h	8709;"	d
CYREG_SFLASH_ALT_PROT_ROW080	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8710;"	d
CYREG_SFLASH_ALT_PROT_ROW080	.\Design02.cydsn\codegentemp\cydevice_trm.h	8710;"	d
CYREG_SFLASH_ALT_PROT_ROW081	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8711;"	d
CYREG_SFLASH_ALT_PROT_ROW081	.\Design02.cydsn\codegentemp\cydevice_trm.h	8711;"	d
CYREG_SFLASH_ALT_PROT_ROW082	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8712;"	d
CYREG_SFLASH_ALT_PROT_ROW082	.\Design02.cydsn\codegentemp\cydevice_trm.h	8712;"	d
CYREG_SFLASH_ALT_PROT_ROW083	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8713;"	d
CYREG_SFLASH_ALT_PROT_ROW083	.\Design02.cydsn\codegentemp\cydevice_trm.h	8713;"	d
CYREG_SFLASH_ALT_PROT_ROW084	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8714;"	d
CYREG_SFLASH_ALT_PROT_ROW084	.\Design02.cydsn\codegentemp\cydevice_trm.h	8714;"	d
CYREG_SFLASH_ALT_PROT_ROW085	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8715;"	d
CYREG_SFLASH_ALT_PROT_ROW085	.\Design02.cydsn\codegentemp\cydevice_trm.h	8715;"	d
CYREG_SFLASH_ALT_PROT_ROW086	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8716;"	d
CYREG_SFLASH_ALT_PROT_ROW086	.\Design02.cydsn\codegentemp\cydevice_trm.h	8716;"	d
CYREG_SFLASH_ALT_PROT_ROW087	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8717;"	d
CYREG_SFLASH_ALT_PROT_ROW087	.\Design02.cydsn\codegentemp\cydevice_trm.h	8717;"	d
CYREG_SFLASH_ALT_PROT_ROW088	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8718;"	d
CYREG_SFLASH_ALT_PROT_ROW088	.\Design02.cydsn\codegentemp\cydevice_trm.h	8718;"	d
CYREG_SFLASH_ALT_PROT_ROW089	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8719;"	d
CYREG_SFLASH_ALT_PROT_ROW089	.\Design02.cydsn\codegentemp\cydevice_trm.h	8719;"	d
CYREG_SFLASH_ALT_PROT_ROW090	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8720;"	d
CYREG_SFLASH_ALT_PROT_ROW090	.\Design02.cydsn\codegentemp\cydevice_trm.h	8720;"	d
CYREG_SFLASH_ALT_PROT_ROW091	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8721;"	d
CYREG_SFLASH_ALT_PROT_ROW091	.\Design02.cydsn\codegentemp\cydevice_trm.h	8721;"	d
CYREG_SFLASH_ALT_PROT_ROW092	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8722;"	d
CYREG_SFLASH_ALT_PROT_ROW092	.\Design02.cydsn\codegentemp\cydevice_trm.h	8722;"	d
CYREG_SFLASH_ALT_PROT_ROW093	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8723;"	d
CYREG_SFLASH_ALT_PROT_ROW093	.\Design02.cydsn\codegentemp\cydevice_trm.h	8723;"	d
CYREG_SFLASH_ALT_PROT_ROW094	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8724;"	d
CYREG_SFLASH_ALT_PROT_ROW094	.\Design02.cydsn\codegentemp\cydevice_trm.h	8724;"	d
CYREG_SFLASH_ALT_PROT_ROW095	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8725;"	d
CYREG_SFLASH_ALT_PROT_ROW095	.\Design02.cydsn\codegentemp\cydevice_trm.h	8725;"	d
CYREG_SFLASH_ALT_PROT_ROW096	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8726;"	d
CYREG_SFLASH_ALT_PROT_ROW096	.\Design02.cydsn\codegentemp\cydevice_trm.h	8726;"	d
CYREG_SFLASH_ALT_PROT_ROW097	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8727;"	d
CYREG_SFLASH_ALT_PROT_ROW097	.\Design02.cydsn\codegentemp\cydevice_trm.h	8727;"	d
CYREG_SFLASH_ALT_PROT_ROW098	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8728;"	d
CYREG_SFLASH_ALT_PROT_ROW098	.\Design02.cydsn\codegentemp\cydevice_trm.h	8728;"	d
CYREG_SFLASH_ALT_PROT_ROW099	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8729;"	d
CYREG_SFLASH_ALT_PROT_ROW099	.\Design02.cydsn\codegentemp\cydevice_trm.h	8729;"	d
CYREG_SFLASH_AV_PAIRS_32B00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8600;"	d
CYREG_SFLASH_AV_PAIRS_32B00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8600;"	d
CYREG_SFLASH_AV_PAIRS_32B01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8601;"	d
CYREG_SFLASH_AV_PAIRS_32B01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8601;"	d
CYREG_SFLASH_AV_PAIRS_32B02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8602;"	d
CYREG_SFLASH_AV_PAIRS_32B02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8602;"	d
CYREG_SFLASH_AV_PAIRS_32B03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8603;"	d
CYREG_SFLASH_AV_PAIRS_32B03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8603;"	d
CYREG_SFLASH_AV_PAIRS_32B04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8604;"	d
CYREG_SFLASH_AV_PAIRS_32B04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8604;"	d
CYREG_SFLASH_AV_PAIRS_32B05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8605;"	d
CYREG_SFLASH_AV_PAIRS_32B05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8605;"	d
CYREG_SFLASH_AV_PAIRS_32B06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8606;"	d
CYREG_SFLASH_AV_PAIRS_32B06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8606;"	d
CYREG_SFLASH_AV_PAIRS_32B07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8607;"	d
CYREG_SFLASH_AV_PAIRS_32B07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8607;"	d
CYREG_SFLASH_AV_PAIRS_32B08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8608;"	d
CYREG_SFLASH_AV_PAIRS_32B08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8608;"	d
CYREG_SFLASH_AV_PAIRS_32B09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8609;"	d
CYREG_SFLASH_AV_PAIRS_32B09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8609;"	d
CYREG_SFLASH_AV_PAIRS_8B000	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8500;"	d
CYREG_SFLASH_AV_PAIRS_8B000	.\Design02.cydsn\codegentemp\cydevice_trm.h	8500;"	d
CYREG_SFLASH_AV_PAIRS_8B001	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8501;"	d
CYREG_SFLASH_AV_PAIRS_8B001	.\Design02.cydsn\codegentemp\cydevice_trm.h	8501;"	d
CYREG_SFLASH_AV_PAIRS_8B002	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8502;"	d
CYREG_SFLASH_AV_PAIRS_8B002	.\Design02.cydsn\codegentemp\cydevice_trm.h	8502;"	d
CYREG_SFLASH_AV_PAIRS_8B003	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8503;"	d
CYREG_SFLASH_AV_PAIRS_8B003	.\Design02.cydsn\codegentemp\cydevice_trm.h	8503;"	d
CYREG_SFLASH_AV_PAIRS_8B004	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8504;"	d
CYREG_SFLASH_AV_PAIRS_8B004	.\Design02.cydsn\codegentemp\cydevice_trm.h	8504;"	d
CYREG_SFLASH_AV_PAIRS_8B005	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8505;"	d
CYREG_SFLASH_AV_PAIRS_8B005	.\Design02.cydsn\codegentemp\cydevice_trm.h	8505;"	d
CYREG_SFLASH_AV_PAIRS_8B006	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8506;"	d
CYREG_SFLASH_AV_PAIRS_8B006	.\Design02.cydsn\codegentemp\cydevice_trm.h	8506;"	d
CYREG_SFLASH_AV_PAIRS_8B007	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8507;"	d
CYREG_SFLASH_AV_PAIRS_8B007	.\Design02.cydsn\codegentemp\cydevice_trm.h	8507;"	d
CYREG_SFLASH_AV_PAIRS_8B008	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8508;"	d
CYREG_SFLASH_AV_PAIRS_8B008	.\Design02.cydsn\codegentemp\cydevice_trm.h	8508;"	d
CYREG_SFLASH_AV_PAIRS_8B009	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8509;"	d
CYREG_SFLASH_AV_PAIRS_8B009	.\Design02.cydsn\codegentemp\cydevice_trm.h	8509;"	d
CYREG_SFLASH_AV_PAIRS_8B010	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8510;"	d
CYREG_SFLASH_AV_PAIRS_8B010	.\Design02.cydsn\codegentemp\cydevice_trm.h	8510;"	d
CYREG_SFLASH_AV_PAIRS_8B011	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8511;"	d
CYREG_SFLASH_AV_PAIRS_8B011	.\Design02.cydsn\codegentemp\cydevice_trm.h	8511;"	d
CYREG_SFLASH_AV_PAIRS_8B012	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8512;"	d
CYREG_SFLASH_AV_PAIRS_8B012	.\Design02.cydsn\codegentemp\cydevice_trm.h	8512;"	d
CYREG_SFLASH_AV_PAIRS_8B013	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8513;"	d
CYREG_SFLASH_AV_PAIRS_8B013	.\Design02.cydsn\codegentemp\cydevice_trm.h	8513;"	d
CYREG_SFLASH_AV_PAIRS_8B014	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8514;"	d
CYREG_SFLASH_AV_PAIRS_8B014	.\Design02.cydsn\codegentemp\cydevice_trm.h	8514;"	d
CYREG_SFLASH_AV_PAIRS_8B015	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8515;"	d
CYREG_SFLASH_AV_PAIRS_8B015	.\Design02.cydsn\codegentemp\cydevice_trm.h	8515;"	d
CYREG_SFLASH_AV_PAIRS_8B016	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8516;"	d
CYREG_SFLASH_AV_PAIRS_8B016	.\Design02.cydsn\codegentemp\cydevice_trm.h	8516;"	d
CYREG_SFLASH_AV_PAIRS_8B017	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8517;"	d
CYREG_SFLASH_AV_PAIRS_8B017	.\Design02.cydsn\codegentemp\cydevice_trm.h	8517;"	d
CYREG_SFLASH_AV_PAIRS_8B018	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8518;"	d
CYREG_SFLASH_AV_PAIRS_8B018	.\Design02.cydsn\codegentemp\cydevice_trm.h	8518;"	d
CYREG_SFLASH_AV_PAIRS_8B019	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8519;"	d
CYREG_SFLASH_AV_PAIRS_8B019	.\Design02.cydsn\codegentemp\cydevice_trm.h	8519;"	d
CYREG_SFLASH_AV_PAIRS_8B020	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8520;"	d
CYREG_SFLASH_AV_PAIRS_8B020	.\Design02.cydsn\codegentemp\cydevice_trm.h	8520;"	d
CYREG_SFLASH_AV_PAIRS_8B021	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8521;"	d
CYREG_SFLASH_AV_PAIRS_8B021	.\Design02.cydsn\codegentemp\cydevice_trm.h	8521;"	d
CYREG_SFLASH_AV_PAIRS_8B022	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8522;"	d
CYREG_SFLASH_AV_PAIRS_8B022	.\Design02.cydsn\codegentemp\cydevice_trm.h	8522;"	d
CYREG_SFLASH_AV_PAIRS_8B023	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8523;"	d
CYREG_SFLASH_AV_PAIRS_8B023	.\Design02.cydsn\codegentemp\cydevice_trm.h	8523;"	d
CYREG_SFLASH_AV_PAIRS_8B024	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8524;"	d
CYREG_SFLASH_AV_PAIRS_8B024	.\Design02.cydsn\codegentemp\cydevice_trm.h	8524;"	d
CYREG_SFLASH_AV_PAIRS_8B025	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8525;"	d
CYREG_SFLASH_AV_PAIRS_8B025	.\Design02.cydsn\codegentemp\cydevice_trm.h	8525;"	d
CYREG_SFLASH_AV_PAIRS_8B026	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8526;"	d
CYREG_SFLASH_AV_PAIRS_8B026	.\Design02.cydsn\codegentemp\cydevice_trm.h	8526;"	d
CYREG_SFLASH_AV_PAIRS_8B027	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8527;"	d
CYREG_SFLASH_AV_PAIRS_8B027	.\Design02.cydsn\codegentemp\cydevice_trm.h	8527;"	d
CYREG_SFLASH_AV_PAIRS_8B028	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8528;"	d
CYREG_SFLASH_AV_PAIRS_8B028	.\Design02.cydsn\codegentemp\cydevice_trm.h	8528;"	d
CYREG_SFLASH_AV_PAIRS_8B029	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8529;"	d
CYREG_SFLASH_AV_PAIRS_8B029	.\Design02.cydsn\codegentemp\cydevice_trm.h	8529;"	d
CYREG_SFLASH_AV_PAIRS_8B030	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8530;"	d
CYREG_SFLASH_AV_PAIRS_8B030	.\Design02.cydsn\codegentemp\cydevice_trm.h	8530;"	d
CYREG_SFLASH_AV_PAIRS_8B031	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8531;"	d
CYREG_SFLASH_AV_PAIRS_8B031	.\Design02.cydsn\codegentemp\cydevice_trm.h	8531;"	d
CYREG_SFLASH_AV_PAIRS_8B032	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8532;"	d
CYREG_SFLASH_AV_PAIRS_8B032	.\Design02.cydsn\codegentemp\cydevice_trm.h	8532;"	d
CYREG_SFLASH_AV_PAIRS_8B033	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8533;"	d
CYREG_SFLASH_AV_PAIRS_8B033	.\Design02.cydsn\codegentemp\cydevice_trm.h	8533;"	d
CYREG_SFLASH_AV_PAIRS_8B034	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8534;"	d
CYREG_SFLASH_AV_PAIRS_8B034	.\Design02.cydsn\codegentemp\cydevice_trm.h	8534;"	d
CYREG_SFLASH_AV_PAIRS_8B035	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8535;"	d
CYREG_SFLASH_AV_PAIRS_8B035	.\Design02.cydsn\codegentemp\cydevice_trm.h	8535;"	d
CYREG_SFLASH_AV_PAIRS_8B036	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8536;"	d
CYREG_SFLASH_AV_PAIRS_8B036	.\Design02.cydsn\codegentemp\cydevice_trm.h	8536;"	d
CYREG_SFLASH_AV_PAIRS_8B037	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8537;"	d
CYREG_SFLASH_AV_PAIRS_8B037	.\Design02.cydsn\codegentemp\cydevice_trm.h	8537;"	d
CYREG_SFLASH_AV_PAIRS_8B038	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8538;"	d
CYREG_SFLASH_AV_PAIRS_8B038	.\Design02.cydsn\codegentemp\cydevice_trm.h	8538;"	d
CYREG_SFLASH_AV_PAIRS_8B039	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8539;"	d
CYREG_SFLASH_AV_PAIRS_8B039	.\Design02.cydsn\codegentemp\cydevice_trm.h	8539;"	d
CYREG_SFLASH_AV_PAIRS_8B040	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8540;"	d
CYREG_SFLASH_AV_PAIRS_8B040	.\Design02.cydsn\codegentemp\cydevice_trm.h	8540;"	d
CYREG_SFLASH_AV_PAIRS_8B041	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8541;"	d
CYREG_SFLASH_AV_PAIRS_8B041	.\Design02.cydsn\codegentemp\cydevice_trm.h	8541;"	d
CYREG_SFLASH_AV_PAIRS_8B042	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8542;"	d
CYREG_SFLASH_AV_PAIRS_8B042	.\Design02.cydsn\codegentemp\cydevice_trm.h	8542;"	d
CYREG_SFLASH_AV_PAIRS_8B043	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8543;"	d
CYREG_SFLASH_AV_PAIRS_8B043	.\Design02.cydsn\codegentemp\cydevice_trm.h	8543;"	d
CYREG_SFLASH_AV_PAIRS_8B044	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8544;"	d
CYREG_SFLASH_AV_PAIRS_8B044	.\Design02.cydsn\codegentemp\cydevice_trm.h	8544;"	d
CYREG_SFLASH_AV_PAIRS_8B045	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8545;"	d
CYREG_SFLASH_AV_PAIRS_8B045	.\Design02.cydsn\codegentemp\cydevice_trm.h	8545;"	d
CYREG_SFLASH_AV_PAIRS_8B046	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8546;"	d
CYREG_SFLASH_AV_PAIRS_8B046	.\Design02.cydsn\codegentemp\cydevice_trm.h	8546;"	d
CYREG_SFLASH_AV_PAIRS_8B047	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8547;"	d
CYREG_SFLASH_AV_PAIRS_8B047	.\Design02.cydsn\codegentemp\cydevice_trm.h	8547;"	d
CYREG_SFLASH_AV_PAIRS_8B048	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8548;"	d
CYREG_SFLASH_AV_PAIRS_8B048	.\Design02.cydsn\codegentemp\cydevice_trm.h	8548;"	d
CYREG_SFLASH_AV_PAIRS_8B049	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8549;"	d
CYREG_SFLASH_AV_PAIRS_8B049	.\Design02.cydsn\codegentemp\cydevice_trm.h	8549;"	d
CYREG_SFLASH_AV_PAIRS_8B050	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8550;"	d
CYREG_SFLASH_AV_PAIRS_8B050	.\Design02.cydsn\codegentemp\cydevice_trm.h	8550;"	d
CYREG_SFLASH_AV_PAIRS_8B051	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8551;"	d
CYREG_SFLASH_AV_PAIRS_8B051	.\Design02.cydsn\codegentemp\cydevice_trm.h	8551;"	d
CYREG_SFLASH_AV_PAIRS_8B052	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8552;"	d
CYREG_SFLASH_AV_PAIRS_8B052	.\Design02.cydsn\codegentemp\cydevice_trm.h	8552;"	d
CYREG_SFLASH_AV_PAIRS_8B053	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8553;"	d
CYREG_SFLASH_AV_PAIRS_8B053	.\Design02.cydsn\codegentemp\cydevice_trm.h	8553;"	d
CYREG_SFLASH_AV_PAIRS_8B054	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8554;"	d
CYREG_SFLASH_AV_PAIRS_8B054	.\Design02.cydsn\codegentemp\cydevice_trm.h	8554;"	d
CYREG_SFLASH_AV_PAIRS_8B055	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8555;"	d
CYREG_SFLASH_AV_PAIRS_8B055	.\Design02.cydsn\codegentemp\cydevice_trm.h	8555;"	d
CYREG_SFLASH_AV_PAIRS_8B056	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8556;"	d
CYREG_SFLASH_AV_PAIRS_8B056	.\Design02.cydsn\codegentemp\cydevice_trm.h	8556;"	d
CYREG_SFLASH_AV_PAIRS_8B057	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8557;"	d
CYREG_SFLASH_AV_PAIRS_8B057	.\Design02.cydsn\codegentemp\cydevice_trm.h	8557;"	d
CYREG_SFLASH_AV_PAIRS_8B058	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8558;"	d
CYREG_SFLASH_AV_PAIRS_8B058	.\Design02.cydsn\codegentemp\cydevice_trm.h	8558;"	d
CYREG_SFLASH_AV_PAIRS_8B059	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8559;"	d
CYREG_SFLASH_AV_PAIRS_8B059	.\Design02.cydsn\codegentemp\cydevice_trm.h	8559;"	d
CYREG_SFLASH_AV_PAIRS_8B060	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8560;"	d
CYREG_SFLASH_AV_PAIRS_8B060	.\Design02.cydsn\codegentemp\cydevice_trm.h	8560;"	d
CYREG_SFLASH_AV_PAIRS_8B061	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8561;"	d
CYREG_SFLASH_AV_PAIRS_8B061	.\Design02.cydsn\codegentemp\cydevice_trm.h	8561;"	d
CYREG_SFLASH_AV_PAIRS_8B062	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8562;"	d
CYREG_SFLASH_AV_PAIRS_8B062	.\Design02.cydsn\codegentemp\cydevice_trm.h	8562;"	d
CYREG_SFLASH_AV_PAIRS_8B063	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8563;"	d
CYREG_SFLASH_AV_PAIRS_8B063	.\Design02.cydsn\codegentemp\cydevice_trm.h	8563;"	d
CYREG_SFLASH_AV_PAIRS_8B064	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8564;"	d
CYREG_SFLASH_AV_PAIRS_8B064	.\Design02.cydsn\codegentemp\cydevice_trm.h	8564;"	d
CYREG_SFLASH_AV_PAIRS_8B065	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8565;"	d
CYREG_SFLASH_AV_PAIRS_8B065	.\Design02.cydsn\codegentemp\cydevice_trm.h	8565;"	d
CYREG_SFLASH_AV_PAIRS_8B066	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8566;"	d
CYREG_SFLASH_AV_PAIRS_8B066	.\Design02.cydsn\codegentemp\cydevice_trm.h	8566;"	d
CYREG_SFLASH_AV_PAIRS_8B067	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8567;"	d
CYREG_SFLASH_AV_PAIRS_8B067	.\Design02.cydsn\codegentemp\cydevice_trm.h	8567;"	d
CYREG_SFLASH_AV_PAIRS_8B068	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8568;"	d
CYREG_SFLASH_AV_PAIRS_8B068	.\Design02.cydsn\codegentemp\cydevice_trm.h	8568;"	d
CYREG_SFLASH_AV_PAIRS_8B069	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8569;"	d
CYREG_SFLASH_AV_PAIRS_8B069	.\Design02.cydsn\codegentemp\cydevice_trm.h	8569;"	d
CYREG_SFLASH_AV_PAIRS_8B070	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8570;"	d
CYREG_SFLASH_AV_PAIRS_8B070	.\Design02.cydsn\codegentemp\cydevice_trm.h	8570;"	d
CYREG_SFLASH_AV_PAIRS_8B071	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8571;"	d
CYREG_SFLASH_AV_PAIRS_8B071	.\Design02.cydsn\codegentemp\cydevice_trm.h	8571;"	d
CYREG_SFLASH_AV_PAIRS_8B072	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8572;"	d
CYREG_SFLASH_AV_PAIRS_8B072	.\Design02.cydsn\codegentemp\cydevice_trm.h	8572;"	d
CYREG_SFLASH_AV_PAIRS_8B073	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8573;"	d
CYREG_SFLASH_AV_PAIRS_8B073	.\Design02.cydsn\codegentemp\cydevice_trm.h	8573;"	d
CYREG_SFLASH_AV_PAIRS_8B074	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8574;"	d
CYREG_SFLASH_AV_PAIRS_8B074	.\Design02.cydsn\codegentemp\cydevice_trm.h	8574;"	d
CYREG_SFLASH_AV_PAIRS_8B075	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8575;"	d
CYREG_SFLASH_AV_PAIRS_8B075	.\Design02.cydsn\codegentemp\cydevice_trm.h	8575;"	d
CYREG_SFLASH_AV_PAIRS_8B076	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8576;"	d
CYREG_SFLASH_AV_PAIRS_8B076	.\Design02.cydsn\codegentemp\cydevice_trm.h	8576;"	d
CYREG_SFLASH_AV_PAIRS_8B077	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8577;"	d
CYREG_SFLASH_AV_PAIRS_8B077	.\Design02.cydsn\codegentemp\cydevice_trm.h	8577;"	d
CYREG_SFLASH_AV_PAIRS_8B078	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8578;"	d
CYREG_SFLASH_AV_PAIRS_8B078	.\Design02.cydsn\codegentemp\cydevice_trm.h	8578;"	d
CYREG_SFLASH_AV_PAIRS_8B079	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8579;"	d
CYREG_SFLASH_AV_PAIRS_8B079	.\Design02.cydsn\codegentemp\cydevice_trm.h	8579;"	d
CYREG_SFLASH_AV_PAIRS_8B080	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8580;"	d
CYREG_SFLASH_AV_PAIRS_8B080	.\Design02.cydsn\codegentemp\cydevice_trm.h	8580;"	d
CYREG_SFLASH_AV_PAIRS_8B081	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8581;"	d
CYREG_SFLASH_AV_PAIRS_8B081	.\Design02.cydsn\codegentemp\cydevice_trm.h	8581;"	d
CYREG_SFLASH_AV_PAIRS_8B082	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8582;"	d
CYREG_SFLASH_AV_PAIRS_8B082	.\Design02.cydsn\codegentemp\cydevice_trm.h	8582;"	d
CYREG_SFLASH_AV_PAIRS_8B083	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8583;"	d
CYREG_SFLASH_AV_PAIRS_8B083	.\Design02.cydsn\codegentemp\cydevice_trm.h	8583;"	d
CYREG_SFLASH_AV_PAIRS_8B084	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8584;"	d
CYREG_SFLASH_AV_PAIRS_8B084	.\Design02.cydsn\codegentemp\cydevice_trm.h	8584;"	d
CYREG_SFLASH_AV_PAIRS_8B085	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8585;"	d
CYREG_SFLASH_AV_PAIRS_8B085	.\Design02.cydsn\codegentemp\cydevice_trm.h	8585;"	d
CYREG_SFLASH_AV_PAIRS_8B086	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8586;"	d
CYREG_SFLASH_AV_PAIRS_8B086	.\Design02.cydsn\codegentemp\cydevice_trm.h	8586;"	d
CYREG_SFLASH_AV_PAIRS_8B087	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8587;"	d
CYREG_SFLASH_AV_PAIRS_8B087	.\Design02.cydsn\codegentemp\cydevice_trm.h	8587;"	d
CYREG_SFLASH_AV_PAIRS_8B088	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8588;"	d
CYREG_SFLASH_AV_PAIRS_8B088	.\Design02.cydsn\codegentemp\cydevice_trm.h	8588;"	d
CYREG_SFLASH_AV_PAIRS_8B089	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8589;"	d
CYREG_SFLASH_AV_PAIRS_8B089	.\Design02.cydsn\codegentemp\cydevice_trm.h	8589;"	d
CYREG_SFLASH_AV_PAIRS_8B090	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8590;"	d
CYREG_SFLASH_AV_PAIRS_8B090	.\Design02.cydsn\codegentemp\cydevice_trm.h	8590;"	d
CYREG_SFLASH_AV_PAIRS_8B091	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8591;"	d
CYREG_SFLASH_AV_PAIRS_8B091	.\Design02.cydsn\codegentemp\cydevice_trm.h	8591;"	d
CYREG_SFLASH_AV_PAIRS_8B092	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8592;"	d
CYREG_SFLASH_AV_PAIRS_8B092	.\Design02.cydsn\codegentemp\cydevice_trm.h	8592;"	d
CYREG_SFLASH_AV_PAIRS_8B093	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8593;"	d
CYREG_SFLASH_AV_PAIRS_8B093	.\Design02.cydsn\codegentemp\cydevice_trm.h	8593;"	d
CYREG_SFLASH_AV_PAIRS_8B094	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8594;"	d
CYREG_SFLASH_AV_PAIRS_8B094	.\Design02.cydsn\codegentemp\cydevice_trm.h	8594;"	d
CYREG_SFLASH_AV_PAIRS_8B095	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8595;"	d
CYREG_SFLASH_AV_PAIRS_8B095	.\Design02.cydsn\codegentemp\cydevice_trm.h	8595;"	d
CYREG_SFLASH_AV_PAIRS_8B096	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8596;"	d
CYREG_SFLASH_AV_PAIRS_8B096	.\Design02.cydsn\codegentemp\cydevice_trm.h	8596;"	d
CYREG_SFLASH_AV_PAIRS_8B097	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8597;"	d
CYREG_SFLASH_AV_PAIRS_8B097	.\Design02.cydsn\codegentemp\cydevice_trm.h	8597;"	d
CYREG_SFLASH_AV_PAIRS_8B098	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8598;"	d
CYREG_SFLASH_AV_PAIRS_8B098	.\Design02.cydsn\codegentemp\cydevice_trm.h	8598;"	d
CYREG_SFLASH_AV_PAIRS_8B099	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8599;"	d
CYREG_SFLASH_AV_PAIRS_8B099	.\Design02.cydsn\codegentemp\cydevice_trm.h	8599;"	d
CYREG_SFLASH_BLESS_BB_BUMP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	25;"	d
CYREG_SFLASH_BLESS_BB_BUMP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	25;"	d
CYREG_SFLASH_BLESS_BB_XO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	34;"	d
CYREG_SFLASH_BLESS_BB_XO	.\Design02.cydsn\codegentemp\cydevice_trm.h	34;"	d
CYREG_SFLASH_BLESS_LDO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	68;"	d
CYREG_SFLASH_BLESS_LDO	.\Design02.cydsn\codegentemp\cydevice_trm.h	68;"	d
CYREG_SFLASH_BLESS_SY_BUMP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	55;"	d
CYREG_SFLASH_BLESS_SY_BUMP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	55;"	d
CYREG_SFLASH_CSD_TRIM1_CSD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	106;"	d
CYREG_SFLASH_CSD_TRIM1_CSD	.\Design02.cydsn\codegentemp\cydevice_trm.h	106;"	d
CYREG_SFLASH_CSD_TRIM1_HVIDAC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	102;"	d
CYREG_SFLASH_CSD_TRIM1_HVIDAC	.\Design02.cydsn\codegentemp\cydevice_trm.h	102;"	d
CYREG_SFLASH_CSD_TRIM2_CSD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	107;"	d
CYREG_SFLASH_CSD_TRIM2_CSD	.\Design02.cydsn\codegentemp\cydevice_trm.h	107;"	d
CYREG_SFLASH_CSD_TRIM2_HVIDAC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	105;"	d
CYREG_SFLASH_CSD_TRIM2_HVIDAC	.\Design02.cydsn\codegentemp\cydevice_trm.h	105;"	d
CYREG_SFLASH_DIE_LOT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	114;"	d
CYREG_SFLASH_DIE_LOT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	114;"	d
CYREG_SFLASH_DIE_LOT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	117;"	d
CYREG_SFLASH_DIE_LOT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	117;"	d
CYREG_SFLASH_DIE_LOT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	118;"	d
CYREG_SFLASH_DIE_LOT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	118;"	d
CYREG_SFLASH_DIE_MINOR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	141;"	d
CYREG_SFLASH_DIE_MINOR	.\Design02.cydsn\codegentemp\cydevice_trm.h	141;"	d
CYREG_SFLASH_DIE_SORT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	128;"	d
CYREG_SFLASH_DIE_SORT	.\Design02.cydsn\codegentemp\cydevice_trm.h	128;"	d
CYREG_SFLASH_DIE_WAFER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	119;"	d
CYREG_SFLASH_DIE_WAFER	.\Design02.cydsn\codegentemp\cydevice_trm.h	119;"	d
CYREG_SFLASH_DIE_X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	122;"	d
CYREG_SFLASH_DIE_X	.\Design02.cydsn\codegentemp\cydevice_trm.h	122;"	d
CYREG_SFLASH_DIE_Y	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	125;"	d
CYREG_SFLASH_DIE_Y	.\Design02.cydsn\codegentemp\cydevice_trm.h	125;"	d
CYREG_SFLASH_DPSLP_KEY_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	87;"	d
CYREG_SFLASH_DPSLP_KEY_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	87;"	d
CYREG_SFLASH_FLASH_START	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	99;"	d
CYREG_SFLASH_FLASH_START	.\Design02.cydsn\codegentemp\cydevice_trm.h	99;"	d
CYREG_SFLASH_HIB_KEY_DELAY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	84;"	d
CYREG_SFLASH_HIB_KEY_DELAY	.\Design02.cydsn\codegentemp\cydevice_trm.h	84;"	d
CYREG_SFLASH_IMO_ABS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	151;"	d
CYREG_SFLASH_IMO_ABS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	151;"	d
CYREG_SFLASH_IMO_ABS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	158;"	d
CYREG_SFLASH_IMO_ABS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	158;"	d
CYREG_SFLASH_IMO_ABS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	161;"	d
CYREG_SFLASH_IMO_ABS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	161;"	d
CYREG_SFLASH_IMO_ABS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	164;"	d
CYREG_SFLASH_IMO_ABS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	164;"	d
CYREG_SFLASH_IMO_ABS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	166;"	d
CYREG_SFLASH_IMO_ABS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	166;"	d
CYREG_SFLASH_IMO_MAXF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	148;"	d
CYREG_SFLASH_IMO_MAXF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	148;"	d
CYREG_SFLASH_IMO_MAXF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	157;"	d
CYREG_SFLASH_IMO_MAXF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	157;"	d
CYREG_SFLASH_IMO_MAXF2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	160;"	d
CYREG_SFLASH_IMO_MAXF2	.\Design02.cydsn\codegentemp\cydevice_trm.h	160;"	d
CYREG_SFLASH_IMO_MAXF3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	163;"	d
CYREG_SFLASH_IMO_MAXF3	.\Design02.cydsn\codegentemp\cydevice_trm.h	163;"	d
CYREG_SFLASH_IMO_TMPCO0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	154;"	d
CYREG_SFLASH_IMO_TMPCO0	.\Design02.cydsn\codegentemp\cydevice_trm.h	154;"	d
CYREG_SFLASH_IMO_TMPCO1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	159;"	d
CYREG_SFLASH_IMO_TMPCO1	.\Design02.cydsn\codegentemp\cydevice_trm.h	159;"	d
CYREG_SFLASH_IMO_TMPCO2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	162;"	d
CYREG_SFLASH_IMO_TMPCO2	.\Design02.cydsn\codegentemp\cydevice_trm.h	162;"	d
CYREG_SFLASH_IMO_TMPCO3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	165;"	d
CYREG_SFLASH_IMO_TMPCO3	.\Design02.cydsn\codegentemp\cydevice_trm.h	165;"	d
CYREG_SFLASH_IMO_TMPCO4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	167;"	d
CYREG_SFLASH_IMO_TMPCO4	.\Design02.cydsn\codegentemp\cydevice_trm.h	167;"	d
CYREG_SFLASH_IMO_TRIM0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	168;"	d
CYREG_SFLASH_IMO_TRIM0	.\Design02.cydsn\codegentemp\cydevice_trm.h	168;"	d
CYREG_SFLASH_IMO_TRIM00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8620;"	d
CYREG_SFLASH_IMO_TRIM00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8620;"	d
CYREG_SFLASH_IMO_TRIM01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8621;"	d
CYREG_SFLASH_IMO_TRIM01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8621;"	d
CYREG_SFLASH_IMO_TRIM02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8622;"	d
CYREG_SFLASH_IMO_TRIM02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8622;"	d
CYREG_SFLASH_IMO_TRIM03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8623;"	d
CYREG_SFLASH_IMO_TRIM03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8623;"	d
CYREG_SFLASH_IMO_TRIM04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8624;"	d
CYREG_SFLASH_IMO_TRIM04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8624;"	d
CYREG_SFLASH_IMO_TRIM05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8625;"	d
CYREG_SFLASH_IMO_TRIM05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8625;"	d
CYREG_SFLASH_IMO_TRIM06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8626;"	d
CYREG_SFLASH_IMO_TRIM06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8626;"	d
CYREG_SFLASH_IMO_TRIM07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8627;"	d
CYREG_SFLASH_IMO_TRIM07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8627;"	d
CYREG_SFLASH_IMO_TRIM08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8628;"	d
CYREG_SFLASH_IMO_TRIM08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8628;"	d
CYREG_SFLASH_IMO_TRIM09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8629;"	d
CYREG_SFLASH_IMO_TRIM09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8629;"	d
CYREG_SFLASH_IMO_TRIM1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	171;"	d
CYREG_SFLASH_IMO_TRIM1	.\Design02.cydsn\codegentemp\cydevice_trm.h	171;"	d
CYREG_SFLASH_IMO_TRIM10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	180;"	d
CYREG_SFLASH_IMO_TRIM10	.\Design02.cydsn\codegentemp\cydevice_trm.h	180;"	d
CYREG_SFLASH_IMO_TRIM11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	181;"	d
CYREG_SFLASH_IMO_TRIM11	.\Design02.cydsn\codegentemp\cydevice_trm.h	181;"	d
CYREG_SFLASH_IMO_TRIM12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	182;"	d
CYREG_SFLASH_IMO_TRIM12	.\Design02.cydsn\codegentemp\cydevice_trm.h	182;"	d
CYREG_SFLASH_IMO_TRIM13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	183;"	d
CYREG_SFLASH_IMO_TRIM13	.\Design02.cydsn\codegentemp\cydevice_trm.h	183;"	d
CYREG_SFLASH_IMO_TRIM14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	184;"	d
CYREG_SFLASH_IMO_TRIM14	.\Design02.cydsn\codegentemp\cydevice_trm.h	184;"	d
CYREG_SFLASH_IMO_TRIM15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	185;"	d
CYREG_SFLASH_IMO_TRIM15	.\Design02.cydsn\codegentemp\cydevice_trm.h	185;"	d
CYREG_SFLASH_IMO_TRIM16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	186;"	d
CYREG_SFLASH_IMO_TRIM16	.\Design02.cydsn\codegentemp\cydevice_trm.h	186;"	d
CYREG_SFLASH_IMO_TRIM17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	187;"	d
CYREG_SFLASH_IMO_TRIM17	.\Design02.cydsn\codegentemp\cydevice_trm.h	187;"	d
CYREG_SFLASH_IMO_TRIM18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	188;"	d
CYREG_SFLASH_IMO_TRIM18	.\Design02.cydsn\codegentemp\cydevice_trm.h	188;"	d
CYREG_SFLASH_IMO_TRIM19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	189;"	d
CYREG_SFLASH_IMO_TRIM19	.\Design02.cydsn\codegentemp\cydevice_trm.h	189;"	d
CYREG_SFLASH_IMO_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	172;"	d
CYREG_SFLASH_IMO_TRIM2	.\Design02.cydsn\codegentemp\cydevice_trm.h	172;"	d
CYREG_SFLASH_IMO_TRIM20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	190;"	d
CYREG_SFLASH_IMO_TRIM20	.\Design02.cydsn\codegentemp\cydevice_trm.h	190;"	d
CYREG_SFLASH_IMO_TRIM21	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	707;"	d
CYREG_SFLASH_IMO_TRIM21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	191;"	d
CYREG_SFLASH_IMO_TRIM21	.\Design02.cydsn\codegentemp\CyLib.h	707;"	d
CYREG_SFLASH_IMO_TRIM21	.\Design02.cydsn\codegentemp\cydevice_trm.h	191;"	d
CYREG_SFLASH_IMO_TRIM22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	192;"	d
CYREG_SFLASH_IMO_TRIM22	.\Design02.cydsn\codegentemp\cydevice_trm.h	192;"	d
CYREG_SFLASH_IMO_TRIM23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	193;"	d
CYREG_SFLASH_IMO_TRIM23	.\Design02.cydsn\codegentemp\cydevice_trm.h	193;"	d
CYREG_SFLASH_IMO_TRIM24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	194;"	d
CYREG_SFLASH_IMO_TRIM24	.\Design02.cydsn\codegentemp\cydevice_trm.h	194;"	d
CYREG_SFLASH_IMO_TRIM25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	195;"	d
CYREG_SFLASH_IMO_TRIM25	.\Design02.cydsn\codegentemp\cydevice_trm.h	195;"	d
CYREG_SFLASH_IMO_TRIM26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	196;"	d
CYREG_SFLASH_IMO_TRIM26	.\Design02.cydsn\codegentemp\cydevice_trm.h	196;"	d
CYREG_SFLASH_IMO_TRIM27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	197;"	d
CYREG_SFLASH_IMO_TRIM27	.\Design02.cydsn\codegentemp\cydevice_trm.h	197;"	d
CYREG_SFLASH_IMO_TRIM28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	198;"	d
CYREG_SFLASH_IMO_TRIM28	.\Design02.cydsn\codegentemp\cydevice_trm.h	198;"	d
CYREG_SFLASH_IMO_TRIM29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	199;"	d
CYREG_SFLASH_IMO_TRIM29	.\Design02.cydsn\codegentemp\cydevice_trm.h	199;"	d
CYREG_SFLASH_IMO_TRIM3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	173;"	d
CYREG_SFLASH_IMO_TRIM3	.\Design02.cydsn\codegentemp\cydevice_trm.h	173;"	d
CYREG_SFLASH_IMO_TRIM30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	200;"	d
CYREG_SFLASH_IMO_TRIM30	.\Design02.cydsn\codegentemp\cydevice_trm.h	200;"	d
CYREG_SFLASH_IMO_TRIM31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	201;"	d
CYREG_SFLASH_IMO_TRIM31	.\Design02.cydsn\codegentemp\cydevice_trm.h	201;"	d
CYREG_SFLASH_IMO_TRIM32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	202;"	d
CYREG_SFLASH_IMO_TRIM32	.\Design02.cydsn\codegentemp\cydevice_trm.h	202;"	d
CYREG_SFLASH_IMO_TRIM33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	203;"	d
CYREG_SFLASH_IMO_TRIM33	.\Design02.cydsn\codegentemp\cydevice_trm.h	203;"	d
CYREG_SFLASH_IMO_TRIM34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	204;"	d
CYREG_SFLASH_IMO_TRIM34	.\Design02.cydsn\codegentemp\cydevice_trm.h	204;"	d
CYREG_SFLASH_IMO_TRIM35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	205;"	d
CYREG_SFLASH_IMO_TRIM35	.\Design02.cydsn\codegentemp\cydevice_trm.h	205;"	d
CYREG_SFLASH_IMO_TRIM36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	206;"	d
CYREG_SFLASH_IMO_TRIM36	.\Design02.cydsn\codegentemp\cydevice_trm.h	206;"	d
CYREG_SFLASH_IMO_TRIM37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	207;"	d
CYREG_SFLASH_IMO_TRIM37	.\Design02.cydsn\codegentemp\cydevice_trm.h	207;"	d
CYREG_SFLASH_IMO_TRIM38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	208;"	d
CYREG_SFLASH_IMO_TRIM38	.\Design02.cydsn\codegentemp\cydevice_trm.h	208;"	d
CYREG_SFLASH_IMO_TRIM39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	209;"	d
CYREG_SFLASH_IMO_TRIM39	.\Design02.cydsn\codegentemp\cydevice_trm.h	209;"	d
CYREG_SFLASH_IMO_TRIM4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	174;"	d
CYREG_SFLASH_IMO_TRIM4	.\Design02.cydsn\codegentemp\cydevice_trm.h	174;"	d
CYREG_SFLASH_IMO_TRIM40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	210;"	d
CYREG_SFLASH_IMO_TRIM40	.\Design02.cydsn\codegentemp\cydevice_trm.h	210;"	d
CYREG_SFLASH_IMO_TRIM41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	211;"	d
CYREG_SFLASH_IMO_TRIM41	.\Design02.cydsn\codegentemp\cydevice_trm.h	211;"	d
CYREG_SFLASH_IMO_TRIM42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	212;"	d
CYREG_SFLASH_IMO_TRIM42	.\Design02.cydsn\codegentemp\cydevice_trm.h	212;"	d
CYREG_SFLASH_IMO_TRIM43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	213;"	d
CYREG_SFLASH_IMO_TRIM43	.\Design02.cydsn\codegentemp\cydevice_trm.h	213;"	d
CYREG_SFLASH_IMO_TRIM44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	214;"	d
CYREG_SFLASH_IMO_TRIM44	.\Design02.cydsn\codegentemp\cydevice_trm.h	214;"	d
CYREG_SFLASH_IMO_TRIM45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	215;"	d
CYREG_SFLASH_IMO_TRIM45	.\Design02.cydsn\codegentemp\cydevice_trm.h	215;"	d
CYREG_SFLASH_IMO_TRIM5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	175;"	d
CYREG_SFLASH_IMO_TRIM5	.\Design02.cydsn\codegentemp\cydevice_trm.h	175;"	d
CYREG_SFLASH_IMO_TRIM6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	176;"	d
CYREG_SFLASH_IMO_TRIM6	.\Design02.cydsn\codegentemp\cydevice_trm.h	176;"	d
CYREG_SFLASH_IMO_TRIM7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	177;"	d
CYREG_SFLASH_IMO_TRIM7	.\Design02.cydsn\codegentemp\cydevice_trm.h	177;"	d
CYREG_SFLASH_IMO_TRIM8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	178;"	d
CYREG_SFLASH_IMO_TRIM8	.\Design02.cydsn\codegentemp\cydevice_trm.h	178;"	d
CYREG_SFLASH_IMO_TRIM9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	179;"	d
CYREG_SFLASH_IMO_TRIM9	.\Design02.cydsn\codegentemp\cydevice_trm.h	179;"	d
CYREG_SFLASH_IMO_TRIM_USBMODE_24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	144;"	d
CYREG_SFLASH_IMO_TRIM_USBMODE_24	.\Design02.cydsn\codegentemp\cydevice_trm.h	144;"	d
CYREG_SFLASH_IMO_TRIM_USBMODE_48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	147;"	d
CYREG_SFLASH_IMO_TRIM_USBMODE_48	.\Design02.cydsn\codegentemp\cydevice_trm.h	147;"	d
CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	91;"	d
CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	91;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	216;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH0	.\Design02.cydsn\codegentemp\cydevice_trm.h	216;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	219;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH1	.\Design02.cydsn\codegentemp\cydevice_trm.h	219;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	228;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH10	.\Design02.cydsn\codegentemp\cydevice_trm.h	228;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	318;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH100	.\Design02.cydsn\codegentemp\cydevice_trm.h	318;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	319;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH101	.\Design02.cydsn\codegentemp\cydevice_trm.h	319;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	320;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH102	.\Design02.cydsn\codegentemp\cydevice_trm.h	320;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	321;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH103	.\Design02.cydsn\codegentemp\cydevice_trm.h	321;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	322;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH104	.\Design02.cydsn\codegentemp\cydevice_trm.h	322;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	323;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH105	.\Design02.cydsn\codegentemp\cydevice_trm.h	323;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	324;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH106	.\Design02.cydsn\codegentemp\cydevice_trm.h	324;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	325;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH107	.\Design02.cydsn\codegentemp\cydevice_trm.h	325;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	326;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH108	.\Design02.cydsn\codegentemp\cydevice_trm.h	326;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	327;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH109	.\Design02.cydsn\codegentemp\cydevice_trm.h	327;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	229;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH11	.\Design02.cydsn\codegentemp\cydevice_trm.h	229;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	328;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH110	.\Design02.cydsn\codegentemp\cydevice_trm.h	328;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	329;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH111	.\Design02.cydsn\codegentemp\cydevice_trm.h	329;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	330;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH112	.\Design02.cydsn\codegentemp\cydevice_trm.h	330;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	331;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH113	.\Design02.cydsn\codegentemp\cydevice_trm.h	331;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	332;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH114	.\Design02.cydsn\codegentemp\cydevice_trm.h	332;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	333;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH115	.\Design02.cydsn\codegentemp\cydevice_trm.h	333;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	334;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH116	.\Design02.cydsn\codegentemp\cydevice_trm.h	334;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	335;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH117	.\Design02.cydsn\codegentemp\cydevice_trm.h	335;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	336;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH118	.\Design02.cydsn\codegentemp\cydevice_trm.h	336;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	337;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH119	.\Design02.cydsn\codegentemp\cydevice_trm.h	337;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	230;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH12	.\Design02.cydsn\codegentemp\cydevice_trm.h	230;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	338;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH120	.\Design02.cydsn\codegentemp\cydevice_trm.h	338;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	339;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH121	.\Design02.cydsn\codegentemp\cydevice_trm.h	339;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	340;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH122	.\Design02.cydsn\codegentemp\cydevice_trm.h	340;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	341;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH123	.\Design02.cydsn\codegentemp\cydevice_trm.h	341;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	342;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH124	.\Design02.cydsn\codegentemp\cydevice_trm.h	342;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	343;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH125	.\Design02.cydsn\codegentemp\cydevice_trm.h	343;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	344;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH126	.\Design02.cydsn\codegentemp\cydevice_trm.h	344;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	345;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH127	.\Design02.cydsn\codegentemp\cydevice_trm.h	345;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH128	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	346;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH128	.\Design02.cydsn\codegentemp\cydevice_trm.h	346;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH129	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	347;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH129	.\Design02.cydsn\codegentemp\cydevice_trm.h	347;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	231;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH13	.\Design02.cydsn\codegentemp\cydevice_trm.h	231;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH130	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	348;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH130	.\Design02.cydsn\codegentemp\cydevice_trm.h	348;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH131	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	349;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH131	.\Design02.cydsn\codegentemp\cydevice_trm.h	349;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH132	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	350;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH132	.\Design02.cydsn\codegentemp\cydevice_trm.h	350;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH133	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	351;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH133	.\Design02.cydsn\codegentemp\cydevice_trm.h	351;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH134	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	352;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH134	.\Design02.cydsn\codegentemp\cydevice_trm.h	352;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH135	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	353;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH135	.\Design02.cydsn\codegentemp\cydevice_trm.h	353;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH136	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	354;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH136	.\Design02.cydsn\codegentemp\cydevice_trm.h	354;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH137	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	355;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH137	.\Design02.cydsn\codegentemp\cydevice_trm.h	355;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH138	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	356;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH138	.\Design02.cydsn\codegentemp\cydevice_trm.h	356;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH139	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	357;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH139	.\Design02.cydsn\codegentemp\cydevice_trm.h	357;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	232;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH14	.\Design02.cydsn\codegentemp\cydevice_trm.h	232;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH140	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	358;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH140	.\Design02.cydsn\codegentemp\cydevice_trm.h	358;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH141	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	359;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH141	.\Design02.cydsn\codegentemp\cydevice_trm.h	359;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH142	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	360;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH142	.\Design02.cydsn\codegentemp\cydevice_trm.h	360;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH143	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	361;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH143	.\Design02.cydsn\codegentemp\cydevice_trm.h	361;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH144	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	362;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH144	.\Design02.cydsn\codegentemp\cydevice_trm.h	362;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH145	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	363;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH145	.\Design02.cydsn\codegentemp\cydevice_trm.h	363;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH146	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	364;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH146	.\Design02.cydsn\codegentemp\cydevice_trm.h	364;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH147	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	365;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH147	.\Design02.cydsn\codegentemp\cydevice_trm.h	365;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH148	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	366;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH148	.\Design02.cydsn\codegentemp\cydevice_trm.h	366;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH149	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	367;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH149	.\Design02.cydsn\codegentemp\cydevice_trm.h	367;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	233;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH15	.\Design02.cydsn\codegentemp\cydevice_trm.h	233;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH150	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	368;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH150	.\Design02.cydsn\codegentemp\cydevice_trm.h	368;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH151	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	369;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH151	.\Design02.cydsn\codegentemp\cydevice_trm.h	369;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH152	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	370;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH152	.\Design02.cydsn\codegentemp\cydevice_trm.h	370;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH153	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	371;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH153	.\Design02.cydsn\codegentemp\cydevice_trm.h	371;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH154	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	372;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH154	.\Design02.cydsn\codegentemp\cydevice_trm.h	372;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH155	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	373;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH155	.\Design02.cydsn\codegentemp\cydevice_trm.h	373;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH156	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	374;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH156	.\Design02.cydsn\codegentemp\cydevice_trm.h	374;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH157	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	375;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH157	.\Design02.cydsn\codegentemp\cydevice_trm.h	375;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH158	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	376;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH158	.\Design02.cydsn\codegentemp\cydevice_trm.h	376;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH159	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	377;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH159	.\Design02.cydsn\codegentemp\cydevice_trm.h	377;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	234;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH16	.\Design02.cydsn\codegentemp\cydevice_trm.h	234;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH160	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	378;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH160	.\Design02.cydsn\codegentemp\cydevice_trm.h	378;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH161	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	379;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH161	.\Design02.cydsn\codegentemp\cydevice_trm.h	379;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH162	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	380;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH162	.\Design02.cydsn\codegentemp\cydevice_trm.h	380;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH163	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	381;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH163	.\Design02.cydsn\codegentemp\cydevice_trm.h	381;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH164	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	382;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH164	.\Design02.cydsn\codegentemp\cydevice_trm.h	382;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH165	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	383;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH165	.\Design02.cydsn\codegentemp\cydevice_trm.h	383;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH166	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	384;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH166	.\Design02.cydsn\codegentemp\cydevice_trm.h	384;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH167	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	385;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH167	.\Design02.cydsn\codegentemp\cydevice_trm.h	385;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH168	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	386;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH168	.\Design02.cydsn\codegentemp\cydevice_trm.h	386;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH169	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	387;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH169	.\Design02.cydsn\codegentemp\cydevice_trm.h	387;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	235;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH17	.\Design02.cydsn\codegentemp\cydevice_trm.h	235;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH170	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	388;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH170	.\Design02.cydsn\codegentemp\cydevice_trm.h	388;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH171	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	389;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH171	.\Design02.cydsn\codegentemp\cydevice_trm.h	389;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH172	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	390;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH172	.\Design02.cydsn\codegentemp\cydevice_trm.h	390;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH173	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	391;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH173	.\Design02.cydsn\codegentemp\cydevice_trm.h	391;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH174	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	392;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH174	.\Design02.cydsn\codegentemp\cydevice_trm.h	392;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH175	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	393;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH175	.\Design02.cydsn\codegentemp\cydevice_trm.h	393;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH176	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	394;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH176	.\Design02.cydsn\codegentemp\cydevice_trm.h	394;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH177	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	395;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH177	.\Design02.cydsn\codegentemp\cydevice_trm.h	395;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH178	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	396;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH178	.\Design02.cydsn\codegentemp\cydevice_trm.h	396;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH179	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	397;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH179	.\Design02.cydsn\codegentemp\cydevice_trm.h	397;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	236;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH18	.\Design02.cydsn\codegentemp\cydevice_trm.h	236;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH180	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	398;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH180	.\Design02.cydsn\codegentemp\cydevice_trm.h	398;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH181	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	399;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH181	.\Design02.cydsn\codegentemp\cydevice_trm.h	399;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH182	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	400;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH182	.\Design02.cydsn\codegentemp\cydevice_trm.h	400;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH183	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	401;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH183	.\Design02.cydsn\codegentemp\cydevice_trm.h	401;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH184	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	402;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH184	.\Design02.cydsn\codegentemp\cydevice_trm.h	402;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH185	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	403;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH185	.\Design02.cydsn\codegentemp\cydevice_trm.h	403;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH186	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	404;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH186	.\Design02.cydsn\codegentemp\cydevice_trm.h	404;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH187	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	405;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH187	.\Design02.cydsn\codegentemp\cydevice_trm.h	405;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH188	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	406;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH188	.\Design02.cydsn\codegentemp\cydevice_trm.h	406;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH189	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	407;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH189	.\Design02.cydsn\codegentemp\cydevice_trm.h	407;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	237;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH19	.\Design02.cydsn\codegentemp\cydevice_trm.h	237;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH190	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	408;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH190	.\Design02.cydsn\codegentemp\cydevice_trm.h	408;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH191	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	409;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH191	.\Design02.cydsn\codegentemp\cydevice_trm.h	409;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH192	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	410;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH192	.\Design02.cydsn\codegentemp\cydevice_trm.h	410;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH193	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	411;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH193	.\Design02.cydsn\codegentemp\cydevice_trm.h	411;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH194	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	412;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH194	.\Design02.cydsn\codegentemp\cydevice_trm.h	412;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH195	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	413;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH195	.\Design02.cydsn\codegentemp\cydevice_trm.h	413;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH196	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	414;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH196	.\Design02.cydsn\codegentemp\cydevice_trm.h	414;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH197	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	415;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH197	.\Design02.cydsn\codegentemp\cydevice_trm.h	415;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH198	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	416;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH198	.\Design02.cydsn\codegentemp\cydevice_trm.h	416;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH199	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	417;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH199	.\Design02.cydsn\codegentemp\cydevice_trm.h	417;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	220;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH2	.\Design02.cydsn\codegentemp\cydevice_trm.h	220;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	238;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH20	.\Design02.cydsn\codegentemp\cydevice_trm.h	238;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH200	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	418;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH200	.\Design02.cydsn\codegentemp\cydevice_trm.h	418;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH201	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	419;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH201	.\Design02.cydsn\codegentemp\cydevice_trm.h	419;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH202	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	420;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH202	.\Design02.cydsn\codegentemp\cydevice_trm.h	420;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH203	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	421;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH203	.\Design02.cydsn\codegentemp\cydevice_trm.h	421;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH204	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	422;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH204	.\Design02.cydsn\codegentemp\cydevice_trm.h	422;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH205	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	423;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH205	.\Design02.cydsn\codegentemp\cydevice_trm.h	423;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH206	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	424;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH206	.\Design02.cydsn\codegentemp\cydevice_trm.h	424;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH207	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	425;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH207	.\Design02.cydsn\codegentemp\cydevice_trm.h	425;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH208	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	426;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH208	.\Design02.cydsn\codegentemp\cydevice_trm.h	426;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH209	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	427;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH209	.\Design02.cydsn\codegentemp\cydevice_trm.h	427;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	239;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH21	.\Design02.cydsn\codegentemp\cydevice_trm.h	239;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH210	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	428;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH210	.\Design02.cydsn\codegentemp\cydevice_trm.h	428;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH211	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	429;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH211	.\Design02.cydsn\codegentemp\cydevice_trm.h	429;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH212	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	430;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH212	.\Design02.cydsn\codegentemp\cydevice_trm.h	430;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH213	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	431;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH213	.\Design02.cydsn\codegentemp\cydevice_trm.h	431;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH214	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	432;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH214	.\Design02.cydsn\codegentemp\cydevice_trm.h	432;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH215	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	433;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH215	.\Design02.cydsn\codegentemp\cydevice_trm.h	433;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH216	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	434;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH216	.\Design02.cydsn\codegentemp\cydevice_trm.h	434;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH217	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	435;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH217	.\Design02.cydsn\codegentemp\cydevice_trm.h	435;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH218	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	436;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH218	.\Design02.cydsn\codegentemp\cydevice_trm.h	436;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH219	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	437;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH219	.\Design02.cydsn\codegentemp\cydevice_trm.h	437;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	240;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH22	.\Design02.cydsn\codegentemp\cydevice_trm.h	240;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH220	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	438;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH220	.\Design02.cydsn\codegentemp\cydevice_trm.h	438;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH221	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	439;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH221	.\Design02.cydsn\codegentemp\cydevice_trm.h	439;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH222	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	440;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH222	.\Design02.cydsn\codegentemp\cydevice_trm.h	440;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH223	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	441;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH223	.\Design02.cydsn\codegentemp\cydevice_trm.h	441;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH224	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	442;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH224	.\Design02.cydsn\codegentemp\cydevice_trm.h	442;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH225	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	443;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH225	.\Design02.cydsn\codegentemp\cydevice_trm.h	443;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH226	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	444;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH226	.\Design02.cydsn\codegentemp\cydevice_trm.h	444;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH227	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	445;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH227	.\Design02.cydsn\codegentemp\cydevice_trm.h	445;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH228	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	446;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH228	.\Design02.cydsn\codegentemp\cydevice_trm.h	446;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH229	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	447;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH229	.\Design02.cydsn\codegentemp\cydevice_trm.h	447;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	241;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH23	.\Design02.cydsn\codegentemp\cydevice_trm.h	241;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH230	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	448;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH230	.\Design02.cydsn\codegentemp\cydevice_trm.h	448;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH231	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	449;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH231	.\Design02.cydsn\codegentemp\cydevice_trm.h	449;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH232	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	450;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH232	.\Design02.cydsn\codegentemp\cydevice_trm.h	450;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH233	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	451;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH233	.\Design02.cydsn\codegentemp\cydevice_trm.h	451;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH234	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	452;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH234	.\Design02.cydsn\codegentemp\cydevice_trm.h	452;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH235	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	453;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH235	.\Design02.cydsn\codegentemp\cydevice_trm.h	453;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH236	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	454;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH236	.\Design02.cydsn\codegentemp\cydevice_trm.h	454;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH237	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	455;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH237	.\Design02.cydsn\codegentemp\cydevice_trm.h	455;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH238	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	456;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH238	.\Design02.cydsn\codegentemp\cydevice_trm.h	456;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH239	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	457;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH239	.\Design02.cydsn\codegentemp\cydevice_trm.h	457;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	242;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH24	.\Design02.cydsn\codegentemp\cydevice_trm.h	242;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH240	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	458;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH240	.\Design02.cydsn\codegentemp\cydevice_trm.h	458;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH241	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	459;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH241	.\Design02.cydsn\codegentemp\cydevice_trm.h	459;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH242	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	460;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH242	.\Design02.cydsn\codegentemp\cydevice_trm.h	460;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH243	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	461;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH243	.\Design02.cydsn\codegentemp\cydevice_trm.h	461;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH244	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	462;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH244	.\Design02.cydsn\codegentemp\cydevice_trm.h	462;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH245	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	463;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH245	.\Design02.cydsn\codegentemp\cydevice_trm.h	463;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH246	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	464;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH246	.\Design02.cydsn\codegentemp\cydevice_trm.h	464;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH247	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	465;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH247	.\Design02.cydsn\codegentemp\cydevice_trm.h	465;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH248	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	466;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH248	.\Design02.cydsn\codegentemp\cydevice_trm.h	466;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH249	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	467;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH249	.\Design02.cydsn\codegentemp\cydevice_trm.h	467;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	243;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH25	.\Design02.cydsn\codegentemp\cydevice_trm.h	243;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH250	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	468;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH250	.\Design02.cydsn\codegentemp\cydevice_trm.h	468;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH251	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	469;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH251	.\Design02.cydsn\codegentemp\cydevice_trm.h	469;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH252	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	470;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH252	.\Design02.cydsn\codegentemp\cydevice_trm.h	470;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH253	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	471;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH253	.\Design02.cydsn\codegentemp\cydevice_trm.h	471;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH254	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	472;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH254	.\Design02.cydsn\codegentemp\cydevice_trm.h	472;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH255	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	473;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH255	.\Design02.cydsn\codegentemp\cydevice_trm.h	473;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH256	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	474;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH256	.\Design02.cydsn\codegentemp\cydevice_trm.h	474;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH257	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	475;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH257	.\Design02.cydsn\codegentemp\cydevice_trm.h	475;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH258	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	476;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH258	.\Design02.cydsn\codegentemp\cydevice_trm.h	476;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH259	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	477;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH259	.\Design02.cydsn\codegentemp\cydevice_trm.h	477;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	244;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH26	.\Design02.cydsn\codegentemp\cydevice_trm.h	244;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH260	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	478;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH260	.\Design02.cydsn\codegentemp\cydevice_trm.h	478;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH261	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	479;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH261	.\Design02.cydsn\codegentemp\cydevice_trm.h	479;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH262	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	480;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH262	.\Design02.cydsn\codegentemp\cydevice_trm.h	480;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH263	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	481;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH263	.\Design02.cydsn\codegentemp\cydevice_trm.h	481;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH264	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	482;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH264	.\Design02.cydsn\codegentemp\cydevice_trm.h	482;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH265	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	483;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH265	.\Design02.cydsn\codegentemp\cydevice_trm.h	483;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH266	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	484;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH266	.\Design02.cydsn\codegentemp\cydevice_trm.h	484;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH267	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	485;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH267	.\Design02.cydsn\codegentemp\cydevice_trm.h	485;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH268	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	486;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH268	.\Design02.cydsn\codegentemp\cydevice_trm.h	486;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH269	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	487;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH269	.\Design02.cydsn\codegentemp\cydevice_trm.h	487;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	245;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH27	.\Design02.cydsn\codegentemp\cydevice_trm.h	245;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH270	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	488;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH270	.\Design02.cydsn\codegentemp\cydevice_trm.h	488;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH271	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	489;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH271	.\Design02.cydsn\codegentemp\cydevice_trm.h	489;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH272	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	490;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH272	.\Design02.cydsn\codegentemp\cydevice_trm.h	490;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH273	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	491;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH273	.\Design02.cydsn\codegentemp\cydevice_trm.h	491;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH274	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	492;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH274	.\Design02.cydsn\codegentemp\cydevice_trm.h	492;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH275	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	493;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH275	.\Design02.cydsn\codegentemp\cydevice_trm.h	493;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH276	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	494;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH276	.\Design02.cydsn\codegentemp\cydevice_trm.h	494;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH277	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	495;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH277	.\Design02.cydsn\codegentemp\cydevice_trm.h	495;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH278	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	496;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH278	.\Design02.cydsn\codegentemp\cydevice_trm.h	496;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH279	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	497;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH279	.\Design02.cydsn\codegentemp\cydevice_trm.h	497;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	246;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH28	.\Design02.cydsn\codegentemp\cydevice_trm.h	246;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH280	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	498;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH280	.\Design02.cydsn\codegentemp\cydevice_trm.h	498;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH281	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	499;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH281	.\Design02.cydsn\codegentemp\cydevice_trm.h	499;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH282	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	500;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH282	.\Design02.cydsn\codegentemp\cydevice_trm.h	500;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH283	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	501;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH283	.\Design02.cydsn\codegentemp\cydevice_trm.h	501;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH284	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	502;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH284	.\Design02.cydsn\codegentemp\cydevice_trm.h	502;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH285	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	503;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH285	.\Design02.cydsn\codegentemp\cydevice_trm.h	503;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH286	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	504;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH286	.\Design02.cydsn\codegentemp\cydevice_trm.h	504;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH287	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	505;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH287	.\Design02.cydsn\codegentemp\cydevice_trm.h	505;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH288	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	506;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH288	.\Design02.cydsn\codegentemp\cydevice_trm.h	506;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH289	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	507;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH289	.\Design02.cydsn\codegentemp\cydevice_trm.h	507;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	247;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH29	.\Design02.cydsn\codegentemp\cydevice_trm.h	247;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH290	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	508;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH290	.\Design02.cydsn\codegentemp\cydevice_trm.h	508;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH291	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	509;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH291	.\Design02.cydsn\codegentemp\cydevice_trm.h	509;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH292	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	510;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH292	.\Design02.cydsn\codegentemp\cydevice_trm.h	510;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH293	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	511;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH293	.\Design02.cydsn\codegentemp\cydevice_trm.h	511;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH294	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	512;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH294	.\Design02.cydsn\codegentemp\cydevice_trm.h	512;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH295	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	513;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH295	.\Design02.cydsn\codegentemp\cydevice_trm.h	513;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH296	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	514;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH296	.\Design02.cydsn\codegentemp\cydevice_trm.h	514;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH297	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	515;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH297	.\Design02.cydsn\codegentemp\cydevice_trm.h	515;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH298	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	516;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH298	.\Design02.cydsn\codegentemp\cydevice_trm.h	516;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH299	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	517;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH299	.\Design02.cydsn\codegentemp\cydevice_trm.h	517;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	221;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH3	.\Design02.cydsn\codegentemp\cydevice_trm.h	221;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	248;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH30	.\Design02.cydsn\codegentemp\cydevice_trm.h	248;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH300	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	518;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH300	.\Design02.cydsn\codegentemp\cydevice_trm.h	518;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH301	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	519;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH301	.\Design02.cydsn\codegentemp\cydevice_trm.h	519;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH302	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	520;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH302	.\Design02.cydsn\codegentemp\cydevice_trm.h	520;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH303	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	521;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH303	.\Design02.cydsn\codegentemp\cydevice_trm.h	521;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH304	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	522;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH304	.\Design02.cydsn\codegentemp\cydevice_trm.h	522;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH305	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	523;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH305	.\Design02.cydsn\codegentemp\cydevice_trm.h	523;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH306	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	524;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH306	.\Design02.cydsn\codegentemp\cydevice_trm.h	524;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH307	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	525;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH307	.\Design02.cydsn\codegentemp\cydevice_trm.h	525;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH308	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	526;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH308	.\Design02.cydsn\codegentemp\cydevice_trm.h	526;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH309	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	527;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH309	.\Design02.cydsn\codegentemp\cydevice_trm.h	527;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	249;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH31	.\Design02.cydsn\codegentemp\cydevice_trm.h	249;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH310	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	528;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH310	.\Design02.cydsn\codegentemp\cydevice_trm.h	528;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH311	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	529;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH311	.\Design02.cydsn\codegentemp\cydevice_trm.h	529;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH312	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	530;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH312	.\Design02.cydsn\codegentemp\cydevice_trm.h	530;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH313	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	531;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH313	.\Design02.cydsn\codegentemp\cydevice_trm.h	531;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH314	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	532;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH314	.\Design02.cydsn\codegentemp\cydevice_trm.h	532;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH315	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	533;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH315	.\Design02.cydsn\codegentemp\cydevice_trm.h	533;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH316	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	534;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH316	.\Design02.cydsn\codegentemp\cydevice_trm.h	534;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH317	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	535;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH317	.\Design02.cydsn\codegentemp\cydevice_trm.h	535;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH318	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	536;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH318	.\Design02.cydsn\codegentemp\cydevice_trm.h	536;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH319	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	537;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH319	.\Design02.cydsn\codegentemp\cydevice_trm.h	537;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	250;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH32	.\Design02.cydsn\codegentemp\cydevice_trm.h	250;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH320	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	538;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH320	.\Design02.cydsn\codegentemp\cydevice_trm.h	538;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH321	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	539;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH321	.\Design02.cydsn\codegentemp\cydevice_trm.h	539;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH322	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	540;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH322	.\Design02.cydsn\codegentemp\cydevice_trm.h	540;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH323	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	541;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH323	.\Design02.cydsn\codegentemp\cydevice_trm.h	541;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH324	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	542;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH324	.\Design02.cydsn\codegentemp\cydevice_trm.h	542;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH325	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	543;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH325	.\Design02.cydsn\codegentemp\cydevice_trm.h	543;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH326	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	544;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH326	.\Design02.cydsn\codegentemp\cydevice_trm.h	544;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH327	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	545;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH327	.\Design02.cydsn\codegentemp\cydevice_trm.h	545;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH328	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	546;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH328	.\Design02.cydsn\codegentemp\cydevice_trm.h	546;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH329	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	547;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH329	.\Design02.cydsn\codegentemp\cydevice_trm.h	547;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	251;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH33	.\Design02.cydsn\codegentemp\cydevice_trm.h	251;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH330	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	548;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH330	.\Design02.cydsn\codegentemp\cydevice_trm.h	548;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH331	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	549;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH331	.\Design02.cydsn\codegentemp\cydevice_trm.h	549;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH332	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	550;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH332	.\Design02.cydsn\codegentemp\cydevice_trm.h	550;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH333	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	551;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH333	.\Design02.cydsn\codegentemp\cydevice_trm.h	551;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH334	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	552;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH334	.\Design02.cydsn\codegentemp\cydevice_trm.h	552;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH335	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	553;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH335	.\Design02.cydsn\codegentemp\cydevice_trm.h	553;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH336	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	554;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH336	.\Design02.cydsn\codegentemp\cydevice_trm.h	554;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH337	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	555;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH337	.\Design02.cydsn\codegentemp\cydevice_trm.h	555;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH338	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	556;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH338	.\Design02.cydsn\codegentemp\cydevice_trm.h	556;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH339	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	557;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH339	.\Design02.cydsn\codegentemp\cydevice_trm.h	557;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	252;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH34	.\Design02.cydsn\codegentemp\cydevice_trm.h	252;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH340	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	558;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH340	.\Design02.cydsn\codegentemp\cydevice_trm.h	558;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH341	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	559;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH341	.\Design02.cydsn\codegentemp\cydevice_trm.h	559;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH342	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	560;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH342	.\Design02.cydsn\codegentemp\cydevice_trm.h	560;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH343	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	561;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH343	.\Design02.cydsn\codegentemp\cydevice_trm.h	561;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH344	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	562;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH344	.\Design02.cydsn\codegentemp\cydevice_trm.h	562;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH345	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	563;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH345	.\Design02.cydsn\codegentemp\cydevice_trm.h	563;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH346	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	564;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH346	.\Design02.cydsn\codegentemp\cydevice_trm.h	564;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH347	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	565;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH347	.\Design02.cydsn\codegentemp\cydevice_trm.h	565;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH348	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	566;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH348	.\Design02.cydsn\codegentemp\cydevice_trm.h	566;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH349	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	567;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH349	.\Design02.cydsn\codegentemp\cydevice_trm.h	567;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	253;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH35	.\Design02.cydsn\codegentemp\cydevice_trm.h	253;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH350	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	568;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH350	.\Design02.cydsn\codegentemp\cydevice_trm.h	568;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH351	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	569;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH351	.\Design02.cydsn\codegentemp\cydevice_trm.h	569;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH352	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	570;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH352	.\Design02.cydsn\codegentemp\cydevice_trm.h	570;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH353	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	571;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH353	.\Design02.cydsn\codegentemp\cydevice_trm.h	571;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH354	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	572;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH354	.\Design02.cydsn\codegentemp\cydevice_trm.h	572;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH355	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	573;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH355	.\Design02.cydsn\codegentemp\cydevice_trm.h	573;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH356	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	574;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH356	.\Design02.cydsn\codegentemp\cydevice_trm.h	574;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH357	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	575;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH357	.\Design02.cydsn\codegentemp\cydevice_trm.h	575;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH358	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	576;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH358	.\Design02.cydsn\codegentemp\cydevice_trm.h	576;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH359	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	577;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH359	.\Design02.cydsn\codegentemp\cydevice_trm.h	577;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	254;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH36	.\Design02.cydsn\codegentemp\cydevice_trm.h	254;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH360	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	578;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH360	.\Design02.cydsn\codegentemp\cydevice_trm.h	578;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH361	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	579;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH361	.\Design02.cydsn\codegentemp\cydevice_trm.h	579;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH362	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	580;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH362	.\Design02.cydsn\codegentemp\cydevice_trm.h	580;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH363	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	581;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH363	.\Design02.cydsn\codegentemp\cydevice_trm.h	581;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH364	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	582;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH364	.\Design02.cydsn\codegentemp\cydevice_trm.h	582;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH365	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	583;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH365	.\Design02.cydsn\codegentemp\cydevice_trm.h	583;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH366	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	584;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH366	.\Design02.cydsn\codegentemp\cydevice_trm.h	584;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH367	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	585;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH367	.\Design02.cydsn\codegentemp\cydevice_trm.h	585;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH368	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	586;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH368	.\Design02.cydsn\codegentemp\cydevice_trm.h	586;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH369	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	587;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH369	.\Design02.cydsn\codegentemp\cydevice_trm.h	587;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	255;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH37	.\Design02.cydsn\codegentemp\cydevice_trm.h	255;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH370	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	588;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH370	.\Design02.cydsn\codegentemp\cydevice_trm.h	588;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH371	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	589;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH371	.\Design02.cydsn\codegentemp\cydevice_trm.h	589;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH372	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	590;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH372	.\Design02.cydsn\codegentemp\cydevice_trm.h	590;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH373	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	591;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH373	.\Design02.cydsn\codegentemp\cydevice_trm.h	591;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH374	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	592;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH374	.\Design02.cydsn\codegentemp\cydevice_trm.h	592;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH375	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	593;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH375	.\Design02.cydsn\codegentemp\cydevice_trm.h	593;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH376	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	594;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH376	.\Design02.cydsn\codegentemp\cydevice_trm.h	594;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH377	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	595;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH377	.\Design02.cydsn\codegentemp\cydevice_trm.h	595;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH378	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	596;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH378	.\Design02.cydsn\codegentemp\cydevice_trm.h	596;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH379	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	597;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH379	.\Design02.cydsn\codegentemp\cydevice_trm.h	597;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	256;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH38	.\Design02.cydsn\codegentemp\cydevice_trm.h	256;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH380	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	598;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH380	.\Design02.cydsn\codegentemp\cydevice_trm.h	598;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH381	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	599;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH381	.\Design02.cydsn\codegentemp\cydevice_trm.h	599;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH382	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	600;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH382	.\Design02.cydsn\codegentemp\cydevice_trm.h	600;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH383	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	601;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH383	.\Design02.cydsn\codegentemp\cydevice_trm.h	601;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH384	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	602;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH384	.\Design02.cydsn\codegentemp\cydevice_trm.h	602;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH385	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	603;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH385	.\Design02.cydsn\codegentemp\cydevice_trm.h	603;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH386	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	604;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH386	.\Design02.cydsn\codegentemp\cydevice_trm.h	604;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH387	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	605;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH387	.\Design02.cydsn\codegentemp\cydevice_trm.h	605;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH388	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	606;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH388	.\Design02.cydsn\codegentemp\cydevice_trm.h	606;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH389	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	607;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH389	.\Design02.cydsn\codegentemp\cydevice_trm.h	607;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	257;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH39	.\Design02.cydsn\codegentemp\cydevice_trm.h	257;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH390	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	608;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH390	.\Design02.cydsn\codegentemp\cydevice_trm.h	608;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH391	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	609;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH391	.\Design02.cydsn\codegentemp\cydevice_trm.h	609;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH392	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	610;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH392	.\Design02.cydsn\codegentemp\cydevice_trm.h	610;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH393	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	611;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH393	.\Design02.cydsn\codegentemp\cydevice_trm.h	611;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH394	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	612;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH394	.\Design02.cydsn\codegentemp\cydevice_trm.h	612;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH395	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	613;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH395	.\Design02.cydsn\codegentemp\cydevice_trm.h	613;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH396	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	614;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH396	.\Design02.cydsn\codegentemp\cydevice_trm.h	614;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH397	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	615;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH397	.\Design02.cydsn\codegentemp\cydevice_trm.h	615;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH398	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	616;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH398	.\Design02.cydsn\codegentemp\cydevice_trm.h	616;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH399	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	617;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH399	.\Design02.cydsn\codegentemp\cydevice_trm.h	617;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	222;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH4	.\Design02.cydsn\codegentemp\cydevice_trm.h	222;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	258;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH40	.\Design02.cydsn\codegentemp\cydevice_trm.h	258;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH400	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	618;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH400	.\Design02.cydsn\codegentemp\cydevice_trm.h	618;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH401	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	619;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH401	.\Design02.cydsn\codegentemp\cydevice_trm.h	619;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH402	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	620;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH402	.\Design02.cydsn\codegentemp\cydevice_trm.h	620;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH403	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	621;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH403	.\Design02.cydsn\codegentemp\cydevice_trm.h	621;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH404	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	622;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH404	.\Design02.cydsn\codegentemp\cydevice_trm.h	622;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH405	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	623;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH405	.\Design02.cydsn\codegentemp\cydevice_trm.h	623;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH406	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	624;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH406	.\Design02.cydsn\codegentemp\cydevice_trm.h	624;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH407	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	625;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH407	.\Design02.cydsn\codegentemp\cydevice_trm.h	625;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH408	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	626;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH408	.\Design02.cydsn\codegentemp\cydevice_trm.h	626;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH409	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	627;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH409	.\Design02.cydsn\codegentemp\cydevice_trm.h	627;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	259;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH41	.\Design02.cydsn\codegentemp\cydevice_trm.h	259;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH410	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	628;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH410	.\Design02.cydsn\codegentemp\cydevice_trm.h	628;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH411	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	629;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH411	.\Design02.cydsn\codegentemp\cydevice_trm.h	629;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH412	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	630;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH412	.\Design02.cydsn\codegentemp\cydevice_trm.h	630;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH413	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	631;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH413	.\Design02.cydsn\codegentemp\cydevice_trm.h	631;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH414	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	632;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH414	.\Design02.cydsn\codegentemp\cydevice_trm.h	632;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH415	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	633;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH415	.\Design02.cydsn\codegentemp\cydevice_trm.h	633;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH416	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	634;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH416	.\Design02.cydsn\codegentemp\cydevice_trm.h	634;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH417	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	635;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH417	.\Design02.cydsn\codegentemp\cydevice_trm.h	635;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH418	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	636;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH418	.\Design02.cydsn\codegentemp\cydevice_trm.h	636;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH419	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	637;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH419	.\Design02.cydsn\codegentemp\cydevice_trm.h	637;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	260;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH42	.\Design02.cydsn\codegentemp\cydevice_trm.h	260;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH420	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	638;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH420	.\Design02.cydsn\codegentemp\cydevice_trm.h	638;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH421	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	639;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH421	.\Design02.cydsn\codegentemp\cydevice_trm.h	639;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH422	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	640;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH422	.\Design02.cydsn\codegentemp\cydevice_trm.h	640;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH423	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	641;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH423	.\Design02.cydsn\codegentemp\cydevice_trm.h	641;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH424	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	642;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH424	.\Design02.cydsn\codegentemp\cydevice_trm.h	642;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH425	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	643;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH425	.\Design02.cydsn\codegentemp\cydevice_trm.h	643;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH426	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	644;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH426	.\Design02.cydsn\codegentemp\cydevice_trm.h	644;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH427	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	645;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH427	.\Design02.cydsn\codegentemp\cydevice_trm.h	645;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH428	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	646;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH428	.\Design02.cydsn\codegentemp\cydevice_trm.h	646;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH429	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	647;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH429	.\Design02.cydsn\codegentemp\cydevice_trm.h	647;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	261;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH43	.\Design02.cydsn\codegentemp\cydevice_trm.h	261;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH430	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	648;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH430	.\Design02.cydsn\codegentemp\cydevice_trm.h	648;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH431	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	649;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH431	.\Design02.cydsn\codegentemp\cydevice_trm.h	649;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH432	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	650;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH432	.\Design02.cydsn\codegentemp\cydevice_trm.h	650;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH433	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	651;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH433	.\Design02.cydsn\codegentemp\cydevice_trm.h	651;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH434	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	652;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH434	.\Design02.cydsn\codegentemp\cydevice_trm.h	652;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH435	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	653;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH435	.\Design02.cydsn\codegentemp\cydevice_trm.h	653;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH436	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	654;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH436	.\Design02.cydsn\codegentemp\cydevice_trm.h	654;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH437	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	655;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH437	.\Design02.cydsn\codegentemp\cydevice_trm.h	655;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH438	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	656;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH438	.\Design02.cydsn\codegentemp\cydevice_trm.h	656;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH439	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	657;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH439	.\Design02.cydsn\codegentemp\cydevice_trm.h	657;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	262;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH44	.\Design02.cydsn\codegentemp\cydevice_trm.h	262;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH440	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	658;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH440	.\Design02.cydsn\codegentemp\cydevice_trm.h	658;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH441	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	659;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH441	.\Design02.cydsn\codegentemp\cydevice_trm.h	659;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH442	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	660;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH442	.\Design02.cydsn\codegentemp\cydevice_trm.h	660;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH443	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	661;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH443	.\Design02.cydsn\codegentemp\cydevice_trm.h	661;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH444	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	662;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH444	.\Design02.cydsn\codegentemp\cydevice_trm.h	662;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH445	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	663;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH445	.\Design02.cydsn\codegentemp\cydevice_trm.h	663;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH446	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	664;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH446	.\Design02.cydsn\codegentemp\cydevice_trm.h	664;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH447	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	665;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH447	.\Design02.cydsn\codegentemp\cydevice_trm.h	665;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH448	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	666;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH448	.\Design02.cydsn\codegentemp\cydevice_trm.h	666;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH449	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	667;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH449	.\Design02.cydsn\codegentemp\cydevice_trm.h	667;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	263;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH45	.\Design02.cydsn\codegentemp\cydevice_trm.h	263;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH450	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	668;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH450	.\Design02.cydsn\codegentemp\cydevice_trm.h	668;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH451	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	669;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH451	.\Design02.cydsn\codegentemp\cydevice_trm.h	669;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH452	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	670;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH452	.\Design02.cydsn\codegentemp\cydevice_trm.h	670;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH453	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	671;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH453	.\Design02.cydsn\codegentemp\cydevice_trm.h	671;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH454	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	672;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH454	.\Design02.cydsn\codegentemp\cydevice_trm.h	672;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH455	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	673;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH455	.\Design02.cydsn\codegentemp\cydevice_trm.h	673;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH456	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	674;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH456	.\Design02.cydsn\codegentemp\cydevice_trm.h	674;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH457	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	675;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH457	.\Design02.cydsn\codegentemp\cydevice_trm.h	675;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH458	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	676;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH458	.\Design02.cydsn\codegentemp\cydevice_trm.h	676;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH459	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	677;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH459	.\Design02.cydsn\codegentemp\cydevice_trm.h	677;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	264;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH46	.\Design02.cydsn\codegentemp\cydevice_trm.h	264;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH460	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	678;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH460	.\Design02.cydsn\codegentemp\cydevice_trm.h	678;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH461	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	679;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH461	.\Design02.cydsn\codegentemp\cydevice_trm.h	679;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH462	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	680;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH462	.\Design02.cydsn\codegentemp\cydevice_trm.h	680;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH463	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	681;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH463	.\Design02.cydsn\codegentemp\cydevice_trm.h	681;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH464	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	682;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH464	.\Design02.cydsn\codegentemp\cydevice_trm.h	682;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH465	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	683;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH465	.\Design02.cydsn\codegentemp\cydevice_trm.h	683;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH466	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	684;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH466	.\Design02.cydsn\codegentemp\cydevice_trm.h	684;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH467	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	685;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH467	.\Design02.cydsn\codegentemp\cydevice_trm.h	685;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH468	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	686;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH468	.\Design02.cydsn\codegentemp\cydevice_trm.h	686;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH469	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	687;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH469	.\Design02.cydsn\codegentemp\cydevice_trm.h	687;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	265;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH47	.\Design02.cydsn\codegentemp\cydevice_trm.h	265;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH470	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	688;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH470	.\Design02.cydsn\codegentemp\cydevice_trm.h	688;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH471	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	689;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH471	.\Design02.cydsn\codegentemp\cydevice_trm.h	689;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH472	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	690;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH472	.\Design02.cydsn\codegentemp\cydevice_trm.h	690;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH473	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	691;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH473	.\Design02.cydsn\codegentemp\cydevice_trm.h	691;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH474	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	692;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH474	.\Design02.cydsn\codegentemp\cydevice_trm.h	692;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH475	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	693;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH475	.\Design02.cydsn\codegentemp\cydevice_trm.h	693;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH476	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	694;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH476	.\Design02.cydsn\codegentemp\cydevice_trm.h	694;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH477	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	695;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH477	.\Design02.cydsn\codegentemp\cydevice_trm.h	695;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH478	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	696;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH478	.\Design02.cydsn\codegentemp\cydevice_trm.h	696;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH479	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	697;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH479	.\Design02.cydsn\codegentemp\cydevice_trm.h	697;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	266;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH48	.\Design02.cydsn\codegentemp\cydevice_trm.h	266;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH480	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	698;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH480	.\Design02.cydsn\codegentemp\cydevice_trm.h	698;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH481	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	699;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH481	.\Design02.cydsn\codegentemp\cydevice_trm.h	699;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH482	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	700;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH482	.\Design02.cydsn\codegentemp\cydevice_trm.h	700;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH483	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	701;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH483	.\Design02.cydsn\codegentemp\cydevice_trm.h	701;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH484	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	702;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH484	.\Design02.cydsn\codegentemp\cydevice_trm.h	702;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH485	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	703;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH485	.\Design02.cydsn\codegentemp\cydevice_trm.h	703;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH486	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	704;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH486	.\Design02.cydsn\codegentemp\cydevice_trm.h	704;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH487	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	705;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH487	.\Design02.cydsn\codegentemp\cydevice_trm.h	705;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH488	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	706;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH488	.\Design02.cydsn\codegentemp\cydevice_trm.h	706;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH489	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	707;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH489	.\Design02.cydsn\codegentemp\cydevice_trm.h	707;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	267;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH49	.\Design02.cydsn\codegentemp\cydevice_trm.h	267;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH490	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	708;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH490	.\Design02.cydsn\codegentemp\cydevice_trm.h	708;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH491	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	709;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH491	.\Design02.cydsn\codegentemp\cydevice_trm.h	709;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH492	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	710;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH492	.\Design02.cydsn\codegentemp\cydevice_trm.h	710;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH493	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	711;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH493	.\Design02.cydsn\codegentemp\cydevice_trm.h	711;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH494	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	712;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH494	.\Design02.cydsn\codegentemp\cydevice_trm.h	712;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH495	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	713;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH495	.\Design02.cydsn\codegentemp\cydevice_trm.h	713;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH496	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	714;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH496	.\Design02.cydsn\codegentemp\cydevice_trm.h	714;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH497	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	715;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH497	.\Design02.cydsn\codegentemp\cydevice_trm.h	715;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH498	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	716;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH498	.\Design02.cydsn\codegentemp\cydevice_trm.h	716;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH499	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	717;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH499	.\Design02.cydsn\codegentemp\cydevice_trm.h	717;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	223;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH5	.\Design02.cydsn\codegentemp\cydevice_trm.h	223;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	268;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH50	.\Design02.cydsn\codegentemp\cydevice_trm.h	268;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH500	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	718;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH500	.\Design02.cydsn\codegentemp\cydevice_trm.h	718;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH501	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	719;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH501	.\Design02.cydsn\codegentemp\cydevice_trm.h	719;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH502	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	720;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH502	.\Design02.cydsn\codegentemp\cydevice_trm.h	720;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH503	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	721;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH503	.\Design02.cydsn\codegentemp\cydevice_trm.h	721;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH504	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	722;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH504	.\Design02.cydsn\codegentemp\cydevice_trm.h	722;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH505	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	723;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH505	.\Design02.cydsn\codegentemp\cydevice_trm.h	723;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH506	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	724;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH506	.\Design02.cydsn\codegentemp\cydevice_trm.h	724;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH507	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	725;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH507	.\Design02.cydsn\codegentemp\cydevice_trm.h	725;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH508	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	726;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH508	.\Design02.cydsn\codegentemp\cydevice_trm.h	726;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH509	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	727;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH509	.\Design02.cydsn\codegentemp\cydevice_trm.h	727;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	269;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH51	.\Design02.cydsn\codegentemp\cydevice_trm.h	269;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH510	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	728;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH510	.\Design02.cydsn\codegentemp\cydevice_trm.h	728;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH511	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	729;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH511	.\Design02.cydsn\codegentemp\cydevice_trm.h	729;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	270;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH52	.\Design02.cydsn\codegentemp\cydevice_trm.h	270;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	271;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH53	.\Design02.cydsn\codegentemp\cydevice_trm.h	271;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	272;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH54	.\Design02.cydsn\codegentemp\cydevice_trm.h	272;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	273;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH55	.\Design02.cydsn\codegentemp\cydevice_trm.h	273;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	274;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH56	.\Design02.cydsn\codegentemp\cydevice_trm.h	274;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	275;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH57	.\Design02.cydsn\codegentemp\cydevice_trm.h	275;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	276;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH58	.\Design02.cydsn\codegentemp\cydevice_trm.h	276;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	277;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH59	.\Design02.cydsn\codegentemp\cydevice_trm.h	277;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	224;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH6	.\Design02.cydsn\codegentemp\cydevice_trm.h	224;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	278;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH60	.\Design02.cydsn\codegentemp\cydevice_trm.h	278;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	279;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH61	.\Design02.cydsn\codegentemp\cydevice_trm.h	279;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	280;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH62	.\Design02.cydsn\codegentemp\cydevice_trm.h	280;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	281;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH63	.\Design02.cydsn\codegentemp\cydevice_trm.h	281;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	282;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH64	.\Design02.cydsn\codegentemp\cydevice_trm.h	282;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	283;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH65	.\Design02.cydsn\codegentemp\cydevice_trm.h	283;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	284;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH66	.\Design02.cydsn\codegentemp\cydevice_trm.h	284;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	285;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH67	.\Design02.cydsn\codegentemp\cydevice_trm.h	285;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	286;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH68	.\Design02.cydsn\codegentemp\cydevice_trm.h	286;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	287;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH69	.\Design02.cydsn\codegentemp\cydevice_trm.h	287;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	225;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH7	.\Design02.cydsn\codegentemp\cydevice_trm.h	225;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	288;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH70	.\Design02.cydsn\codegentemp\cydevice_trm.h	288;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	289;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH71	.\Design02.cydsn\codegentemp\cydevice_trm.h	289;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	290;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH72	.\Design02.cydsn\codegentemp\cydevice_trm.h	290;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	291;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH73	.\Design02.cydsn\codegentemp\cydevice_trm.h	291;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	292;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH74	.\Design02.cydsn\codegentemp\cydevice_trm.h	292;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	293;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH75	.\Design02.cydsn\codegentemp\cydevice_trm.h	293;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	294;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH76	.\Design02.cydsn\codegentemp\cydevice_trm.h	294;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	295;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH77	.\Design02.cydsn\codegentemp\cydevice_trm.h	295;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	296;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH78	.\Design02.cydsn\codegentemp\cydevice_trm.h	296;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	297;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH79	.\Design02.cydsn\codegentemp\cydevice_trm.h	297;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	226;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH8	.\Design02.cydsn\codegentemp\cydevice_trm.h	226;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	298;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH80	.\Design02.cydsn\codegentemp\cydevice_trm.h	298;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	299;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH81	.\Design02.cydsn\codegentemp\cydevice_trm.h	299;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	300;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH82	.\Design02.cydsn\codegentemp\cydevice_trm.h	300;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	301;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH83	.\Design02.cydsn\codegentemp\cydevice_trm.h	301;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	302;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH84	.\Design02.cydsn\codegentemp\cydevice_trm.h	302;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	303;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH85	.\Design02.cydsn\codegentemp\cydevice_trm.h	303;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	304;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH86	.\Design02.cydsn\codegentemp\cydevice_trm.h	304;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	305;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH87	.\Design02.cydsn\codegentemp\cydevice_trm.h	305;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	306;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH88	.\Design02.cydsn\codegentemp\cydevice_trm.h	306;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	307;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH89	.\Design02.cydsn\codegentemp\cydevice_trm.h	307;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	227;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH9	.\Design02.cydsn\codegentemp\cydevice_trm.h	227;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	308;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH90	.\Design02.cydsn\codegentemp\cydevice_trm.h	308;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	309;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH91	.\Design02.cydsn\codegentemp\cydevice_trm.h	309;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	310;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH92	.\Design02.cydsn\codegentemp\cydevice_trm.h	310;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	311;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH93	.\Design02.cydsn\codegentemp\cydevice_trm.h	311;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	312;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH94	.\Design02.cydsn\codegentemp\cydevice_trm.h	312;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	313;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH95	.\Design02.cydsn\codegentemp\cydevice_trm.h	313;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	314;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH96	.\Design02.cydsn\codegentemp\cydevice_trm.h	314;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	315;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH97	.\Design02.cydsn\codegentemp\cydevice_trm.h	315;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	316;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH98	.\Design02.cydsn\codegentemp\cydevice_trm.h	316;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	317;"	d
CYREG_SFLASH_MACRO_0_FREE_SFLASH99	.\Design02.cydsn\codegentemp\cydevice_trm.h	317;"	d
CYREG_SFLASH_PE_TE_DATA00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8610;"	d
CYREG_SFLASH_PE_TE_DATA00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8610;"	d
CYREG_SFLASH_PE_TE_DATA01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8611;"	d
CYREG_SFLASH_PE_TE_DATA01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8611;"	d
CYREG_SFLASH_PE_TE_DATA02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8612;"	d
CYREG_SFLASH_PE_TE_DATA02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8612;"	d
CYREG_SFLASH_PE_TE_DATA03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8613;"	d
CYREG_SFLASH_PE_TE_DATA03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8613;"	d
CYREG_SFLASH_PE_TE_DATA04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8614;"	d
CYREG_SFLASH_PE_TE_DATA04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8614;"	d
CYREG_SFLASH_PE_TE_DATA05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8615;"	d
CYREG_SFLASH_PE_TE_DATA05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8615;"	d
CYREG_SFLASH_PE_TE_DATA06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8616;"	d
CYREG_SFLASH_PE_TE_DATA06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8616;"	d
CYREG_SFLASH_PE_TE_DATA07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8617;"	d
CYREG_SFLASH_PE_TE_DATA07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8617;"	d
CYREG_SFLASH_PE_TE_DATA08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8618;"	d
CYREG_SFLASH_PE_TE_DATA08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8618;"	d
CYREG_SFLASH_PE_TE_DATA09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8619;"	d
CYREG_SFLASH_PE_TE_DATA09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8619;"	d
CYREG_SFLASH_PROT_ROW00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8490;"	d
CYREG_SFLASH_PROT_ROW00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8490;"	d
CYREG_SFLASH_PROT_ROW01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8491;"	d
CYREG_SFLASH_PROT_ROW01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8491;"	d
CYREG_SFLASH_PROT_ROW02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8492;"	d
CYREG_SFLASH_PROT_ROW02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8492;"	d
CYREG_SFLASH_PROT_ROW03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8493;"	d
CYREG_SFLASH_PROT_ROW03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8493;"	d
CYREG_SFLASH_PROT_ROW04	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8494;"	d
CYREG_SFLASH_PROT_ROW04	.\Design02.cydsn\codegentemp\cydevice_trm.h	8494;"	d
CYREG_SFLASH_PROT_ROW05	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8495;"	d
CYREG_SFLASH_PROT_ROW05	.\Design02.cydsn\codegentemp\cydevice_trm.h	8495;"	d
CYREG_SFLASH_PROT_ROW06	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8496;"	d
CYREG_SFLASH_PROT_ROW06	.\Design02.cydsn\codegentemp\cydevice_trm.h	8496;"	d
CYREG_SFLASH_PROT_ROW07	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8497;"	d
CYREG_SFLASH_PROT_ROW07	.\Design02.cydsn\codegentemp\cydevice_trm.h	8497;"	d
CYREG_SFLASH_PROT_ROW08	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8498;"	d
CYREG_SFLASH_PROT_ROW08	.\Design02.cydsn\codegentemp\cydevice_trm.h	8498;"	d
CYREG_SFLASH_PROT_ROW09	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8499;"	d
CYREG_SFLASH_PROT_ROW09	.\Design02.cydsn\codegentemp\cydevice_trm.h	8499;"	d
CYREG_SFLASH_SAR_TEMP_MULTIPLIER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	108;"	d
CYREG_SFLASH_SAR_TEMP_MULTIPLIER	.\Design02.cydsn\codegentemp\cydevice_trm.h	108;"	d
CYREG_SFLASH_SAR_TEMP_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	111;"	d
CYREG_SFLASH_SAR_TEMP_OFFSET	.\Design02.cydsn\codegentemp\cydevice_trm.h	111;"	d
CYREG_SFLASH_SILICON_ID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	81;"	d
CYREG_SFLASH_SILICON_ID	.\Design02.cydsn\codegentemp\cydevice_trm.h	81;"	d
CYREG_SFLASH_SWD_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	88;"	d
CYREG_SFLASH_SWD_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	88;"	d
CYREG_SFLASH_SWD_LISTEN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	96;"	d
CYREG_SFLASH_SWD_LISTEN	.\Design02.cydsn\codegentemp\cydevice_trm.h	96;"	d
CYREG_SPCIF_GEOMETRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5175;"	d
CYREG_SPCIF_GEOMETRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	5175;"	d
CYREG_SPCIF_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5191;"	d
CYREG_SPCIF_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5191;"	d
CYREG_SPCIF_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5195;"	d
CYREG_SPCIF_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5195;"	d
CYREG_SPCIF_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5196;"	d
CYREG_SPCIF_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5196;"	d
CYREG_SPCIF_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5194;"	d
CYREG_SPCIF_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5194;"	d
CYREG_SPCIF_NVL_WR_DATA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5188;"	d
CYREG_SPCIF_NVL_WR_DATA	.\Design02.cydsn\codegentemp\cydevice_trm.h	5188;"	d
CYREG_SRAM_DATA_MBASE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	736;"	d
CYREG_SRAM_DATA_MBASE	.\Design02.cydsn\codegentemp\cydevice_trm.h	736;"	d
CYREG_SRAM_DATA_MSIZE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	737;"	d
CYREG_SRAM_DATA_MSIZE	.\Design02.cydsn\codegentemp\cydevice_trm.h	737;"	d
CYREG_TCPWM_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5202;"	d
CYREG_TCPWM_CMD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5202;"	d
CYREG_TCPWM_CNT0_CC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5266;"	d
CYREG_TCPWM_CNT0_CC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5266;"	d
CYREG_TCPWM_CNT0_CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5269;"	d
CYREG_TCPWM_CNT0_CC_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5269;"	d
CYREG_TCPWM_CNT0_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5263;"	d
CYREG_TCPWM_CNT0_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5263;"	d
CYREG_TCPWM_CNT0_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5216;"	d
CYREG_TCPWM_CNT0_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5216;"	d
CYREG_TCPWM_CNT0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5335;"	d
CYREG_TCPWM_CNT0_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5335;"	d
CYREG_TCPWM_CNT0_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5341;"	d
CYREG_TCPWM_CNT0_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5341;"	d
CYREG_TCPWM_CNT0_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5342;"	d
CYREG_TCPWM_CNT0_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5342;"	d
CYREG_TCPWM_CNT0_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5340;"	d
CYREG_TCPWM_CNT0_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5340;"	d
CYREG_TCPWM_CNT0_PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5270;"	d
CYREG_TCPWM_CNT0_PERIOD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5270;"	d
CYREG_TCPWM_CNT0_PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5273;"	d
CYREG_TCPWM_CNT0_PERIOD_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5273;"	d
CYREG_TCPWM_CNT0_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5258;"	d
CYREG_TCPWM_CNT0_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5258;"	d
CYREG_TCPWM_CNT0_TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5274;"	d
CYREG_TCPWM_CNT0_TR_CTRL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5274;"	d
CYREG_TCPWM_CNT0_TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5285;"	d
CYREG_TCPWM_CNT0_TR_CTRL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5285;"	d
CYREG_TCPWM_CNT0_TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5316;"	d
CYREG_TCPWM_CNT0_TR_CTRL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5316;"	d
CYREG_TCPWM_CNT1_CC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5348;"	d
CYREG_TCPWM_CNT1_CC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5348;"	d
CYREG_TCPWM_CNT1_CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5349;"	d
CYREG_TCPWM_CNT1_CC_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5349;"	d
CYREG_TCPWM_CNT1_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5347;"	d
CYREG_TCPWM_CNT1_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5347;"	d
CYREG_TCPWM_CNT1_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5345;"	d
CYREG_TCPWM_CNT1_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5345;"	d
CYREG_TCPWM_CNT1_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5355;"	d
CYREG_TCPWM_CNT1_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5355;"	d
CYREG_TCPWM_CNT1_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5357;"	d
CYREG_TCPWM_CNT1_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5357;"	d
CYREG_TCPWM_CNT1_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5358;"	d
CYREG_TCPWM_CNT1_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5358;"	d
CYREG_TCPWM_CNT1_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5356;"	d
CYREG_TCPWM_CNT1_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5356;"	d
CYREG_TCPWM_CNT1_PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5350;"	d
CYREG_TCPWM_CNT1_PERIOD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5350;"	d
CYREG_TCPWM_CNT1_PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5351;"	d
CYREG_TCPWM_CNT1_PERIOD_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5351;"	d
CYREG_TCPWM_CNT1_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5346;"	d
CYREG_TCPWM_CNT1_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5346;"	d
CYREG_TCPWM_CNT1_TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5352;"	d
CYREG_TCPWM_CNT1_TR_CTRL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5352;"	d
CYREG_TCPWM_CNT1_TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5353;"	d
CYREG_TCPWM_CNT1_TR_CTRL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5353;"	d
CYREG_TCPWM_CNT1_TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5354;"	d
CYREG_TCPWM_CNT1_TR_CTRL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5354;"	d
CYREG_TCPWM_CNT2_CC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5364;"	d
CYREG_TCPWM_CNT2_CC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5364;"	d
CYREG_TCPWM_CNT2_CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5365;"	d
CYREG_TCPWM_CNT2_CC_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5365;"	d
CYREG_TCPWM_CNT2_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5363;"	d
CYREG_TCPWM_CNT2_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5363;"	d
CYREG_TCPWM_CNT2_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5361;"	d
CYREG_TCPWM_CNT2_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5361;"	d
CYREG_TCPWM_CNT2_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5371;"	d
CYREG_TCPWM_CNT2_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5371;"	d
CYREG_TCPWM_CNT2_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5373;"	d
CYREG_TCPWM_CNT2_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5373;"	d
CYREG_TCPWM_CNT2_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5374;"	d
CYREG_TCPWM_CNT2_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5374;"	d
CYREG_TCPWM_CNT2_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5372;"	d
CYREG_TCPWM_CNT2_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5372;"	d
CYREG_TCPWM_CNT2_PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5366;"	d
CYREG_TCPWM_CNT2_PERIOD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5366;"	d
CYREG_TCPWM_CNT2_PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5367;"	d
CYREG_TCPWM_CNT2_PERIOD_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5367;"	d
CYREG_TCPWM_CNT2_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5362;"	d
CYREG_TCPWM_CNT2_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5362;"	d
CYREG_TCPWM_CNT2_TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5368;"	d
CYREG_TCPWM_CNT2_TR_CTRL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5368;"	d
CYREG_TCPWM_CNT2_TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5369;"	d
CYREG_TCPWM_CNT2_TR_CTRL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5369;"	d
CYREG_TCPWM_CNT2_TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5370;"	d
CYREG_TCPWM_CNT2_TR_CTRL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5370;"	d
CYREG_TCPWM_CNT3_CC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5380;"	d
CYREG_TCPWM_CNT3_CC	.\Design02.cydsn\codegentemp\cydevice_trm.h	5380;"	d
CYREG_TCPWM_CNT3_CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5381;"	d
CYREG_TCPWM_CNT3_CC_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5381;"	d
CYREG_TCPWM_CNT3_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5379;"	d
CYREG_TCPWM_CNT3_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5379;"	d
CYREG_TCPWM_CNT3_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5377;"	d
CYREG_TCPWM_CNT3_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5377;"	d
CYREG_TCPWM_CNT3_INTR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5387;"	d
CYREG_TCPWM_CNT3_INTR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5387;"	d
CYREG_TCPWM_CNT3_INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5389;"	d
CYREG_TCPWM_CNT3_INTR_MASK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5389;"	d
CYREG_TCPWM_CNT3_INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5390;"	d
CYREG_TCPWM_CNT3_INTR_MASKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5390;"	d
CYREG_TCPWM_CNT3_INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5388;"	d
CYREG_TCPWM_CNT3_INTR_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5388;"	d
CYREG_TCPWM_CNT3_PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5382;"	d
CYREG_TCPWM_CNT3_PERIOD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5382;"	d
CYREG_TCPWM_CNT3_PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5383;"	d
CYREG_TCPWM_CNT3_PERIOD_BUFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5383;"	d
CYREG_TCPWM_CNT3_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5378;"	d
CYREG_TCPWM_CNT3_STATUS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5378;"	d
CYREG_TCPWM_CNT3_TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5384;"	d
CYREG_TCPWM_CNT3_TR_CTRL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5384;"	d
CYREG_TCPWM_CNT3_TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5385;"	d
CYREG_TCPWM_CNT3_TR_CTRL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5385;"	d
CYREG_TCPWM_CNT3_TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5386;"	d
CYREG_TCPWM_CNT3_TR_CTRL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5386;"	d
CYREG_TCPWM_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5199;"	d
CYREG_TCPWM_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5199;"	d
CYREG_TCPWM_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5211;"	d
CYREG_TCPWM_INTR_CAUSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5211;"	d
CYREG_TST_ADFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	851;"	d
CYREG_TST_ADFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	851;"	d
CYREG_TST_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	848;"	d
CYREG_TST_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	848;"	d
CYREG_TST_DDFT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	870;"	d
CYREG_TST_DDFT_CTRL	.\Design02.cydsn\codegentemp\cydevice_trm.h	870;"	d
CYREG_TST_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	875;"	d
CYREG_TST_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	875;"	d
CYREG_TST_TRIM_CNTR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	882;"	d
CYREG_TST_TRIM_CNTR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	882;"	d
CYREG_TST_TRIM_CNTR2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	887;"	d
CYREG_TST_TRIM_CNTR2	.\Design02.cydsn\codegentemp\cydevice_trm.h	887;"	d
CYREG_UDB_BCTL0_BOTSEL_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4962;"	d
CYREG_UDB_BCTL0_BOTSEL_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	4962;"	d
CYREG_UDB_BCTL0_BOTSEL_U	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4987;"	d
CYREG_UDB_BCTL0_BOTSEL_U	.\Design02.cydsn\codegentemp\cydevice_trm.h	4987;"	d
CYREG_UDB_BCTL0_DRV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4947;"	d
CYREG_UDB_BCTL0_DRV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4947;"	d
CYREG_UDB_BCTL0_MBCLK_EN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4957;"	d
CYREG_UDB_BCTL0_MBCLK_EN	.\Design02.cydsn\codegentemp\cydevice_trm.h	4957;"	d
CYREG_UDB_BCTL0_MDCLK_EN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4952;"	d
CYREG_UDB_BCTL0_MDCLK_EN	.\Design02.cydsn\codegentemp\cydevice_trm.h	4952;"	d
CYREG_UDB_BCTL0_QCLK_EN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5014;"	d
CYREG_UDB_BCTL0_QCLK_EN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	5014;"	d
CYREG_UDB_BCTL0_QCLK_EN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5049;"	d
CYREG_UDB_BCTL0_QCLK_EN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5049;"	d
CYREG_UDB_BCTL0_QCLK_EN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5050;"	d
CYREG_UDB_BCTL0_QCLK_EN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5050;"	d
CYREG_UDB_BCTL0_QCLK_EN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5051;"	d
CYREG_UDB_BCTL0_QCLK_EN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	5051;"	d
CYREG_UDB_BCTL0_TOPSEL_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5012;"	d
CYREG_UDB_BCTL0_TOPSEL_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	5012;"	d
CYREG_UDB_BCTL0_TOPSEL_U	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5013;"	d
CYREG_UDB_BCTL0_TOPSEL_U	.\Design02.cydsn\codegentemp\cydevice_trm.h	5013;"	d
CYREG_UDB_CAT16_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1665;"	d
CYREG_UDB_CAT16_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1665;"	d
CYREG_UDB_CAT16_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1670;"	d
CYREG_UDB_CAT16_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1670;"	d
CYREG_UDB_CAT16_A2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1671;"	d
CYREG_UDB_CAT16_A2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1671;"	d
CYREG_UDB_CAT16_A3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1672;"	d
CYREG_UDB_CAT16_A3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1672;"	d
CYREG_UDB_CAT16_ACTL_MSK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1697;"	d
CYREG_UDB_CAT16_ACTL_MSK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1697;"	d
CYREG_UDB_CAT16_ACTL_MSK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1724;"	d
CYREG_UDB_CAT16_ACTL_MSK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1724;"	d
CYREG_UDB_CAT16_ACTL_MSK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1725;"	d
CYREG_UDB_CAT16_ACTL_MSK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1725;"	d
CYREG_UDB_CAT16_ACTL_MSK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1726;"	d
CYREG_UDB_CAT16_ACTL_MSK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1726;"	d
CYREG_UDB_CAT16_ACTL_MSK_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8812;"	d
CYREG_UDB_CAT16_ACTL_MSK_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8812;"	d
CYREG_UDB_CAT16_ACTL_MSK_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8813;"	d
CYREG_UDB_CAT16_ACTL_MSK_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8813;"	d
CYREG_UDB_CAT16_ACTL_MSK_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8814;"	d
CYREG_UDB_CAT16_ACTL_MSK_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8814;"	d
CYREG_UDB_CAT16_ACTL_MSK_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8815;"	d
CYREG_UDB_CAT16_ACTL_MSK_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8815;"	d
CYREG_UDB_CAT16_A_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8796;"	d
CYREG_UDB_CAT16_A_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8796;"	d
CYREG_UDB_CAT16_A_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8797;"	d
CYREG_UDB_CAT16_A_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8797;"	d
CYREG_UDB_CAT16_A_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8798;"	d
CYREG_UDB_CAT16_A_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8798;"	d
CYREG_UDB_CAT16_A_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8799;"	d
CYREG_UDB_CAT16_A_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8799;"	d
CYREG_UDB_CAT16_CTL_ST0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1689;"	d
CYREG_UDB_CAT16_CTL_ST0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1689;"	d
CYREG_UDB_CAT16_CTL_ST1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1694;"	d
CYREG_UDB_CAT16_CTL_ST1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1694;"	d
CYREG_UDB_CAT16_CTL_ST2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1695;"	d
CYREG_UDB_CAT16_CTL_ST2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1695;"	d
CYREG_UDB_CAT16_CTL_ST3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1696;"	d
CYREG_UDB_CAT16_CTL_ST3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1696;"	d
CYREG_UDB_CAT16_CTL_ST_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8808;"	d
CYREG_UDB_CAT16_CTL_ST_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8808;"	d
CYREG_UDB_CAT16_CTL_ST_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8809;"	d
CYREG_UDB_CAT16_CTL_ST_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8809;"	d
CYREG_UDB_CAT16_CTL_ST_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8810;"	d
CYREG_UDB_CAT16_CTL_ST_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8810;"	d
CYREG_UDB_CAT16_CTL_ST_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8811;"	d
CYREG_UDB_CAT16_CTL_ST_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8811;"	d
CYREG_UDB_CAT16_D0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1673;"	d
CYREG_UDB_CAT16_D0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1673;"	d
CYREG_UDB_CAT16_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1678;"	d
CYREG_UDB_CAT16_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1678;"	d
CYREG_UDB_CAT16_D2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1679;"	d
CYREG_UDB_CAT16_D2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1679;"	d
CYREG_UDB_CAT16_D3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1680;"	d
CYREG_UDB_CAT16_D3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1680;"	d
CYREG_UDB_CAT16_D_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8800;"	d
CYREG_UDB_CAT16_D_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8800;"	d
CYREG_UDB_CAT16_D_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8801;"	d
CYREG_UDB_CAT16_D_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8801;"	d
CYREG_UDB_CAT16_D_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8802;"	d
CYREG_UDB_CAT16_D_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8802;"	d
CYREG_UDB_CAT16_D_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8803;"	d
CYREG_UDB_CAT16_D_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8803;"	d
CYREG_UDB_CAT16_F0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1681;"	d
CYREG_UDB_CAT16_F0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1681;"	d
CYREG_UDB_CAT16_F1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1686;"	d
CYREG_UDB_CAT16_F1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1686;"	d
CYREG_UDB_CAT16_F2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1687;"	d
CYREG_UDB_CAT16_F2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1687;"	d
CYREG_UDB_CAT16_F3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1688;"	d
CYREG_UDB_CAT16_F3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1688;"	d
CYREG_UDB_CAT16_F_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8804;"	d
CYREG_UDB_CAT16_F_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8804;"	d
CYREG_UDB_CAT16_F_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8805;"	d
CYREG_UDB_CAT16_F_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8805;"	d
CYREG_UDB_CAT16_F_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8806;"	d
CYREG_UDB_CAT16_F_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8806;"	d
CYREG_UDB_CAT16_F_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8807;"	d
CYREG_UDB_CAT16_F_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8807;"	d
CYREG_UDB_CAT16_MC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1727;"	d
CYREG_UDB_CAT16_MC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1727;"	d
CYREG_UDB_CAT16_MC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1732;"	d
CYREG_UDB_CAT16_MC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1732;"	d
CYREG_UDB_CAT16_MC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1733;"	d
CYREG_UDB_CAT16_MC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1733;"	d
CYREG_UDB_CAT16_MC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1734;"	d
CYREG_UDB_CAT16_MC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1734;"	d
CYREG_UDB_CAT16_MC_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8816;"	d
CYREG_UDB_CAT16_MC_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8816;"	d
CYREG_UDB_CAT16_MC_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8817;"	d
CYREG_UDB_CAT16_MC_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8817;"	d
CYREG_UDB_CAT16_MC_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8818;"	d
CYREG_UDB_CAT16_MC_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8818;"	d
CYREG_UDB_CAT16_MC_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8819;"	d
CYREG_UDB_CAT16_MC_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8819;"	d
CYREG_UDB_DSI0_DSIINP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3879;"	d
CYREG_UDB_DSI0_DSIINP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3879;"	d
CYREG_UDB_DSI0_DSIINP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3884;"	d
CYREG_UDB_DSI0_DSIINP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3884;"	d
CYREG_UDB_DSI0_DSIINP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3885;"	d
CYREG_UDB_DSI0_DSIINP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3885;"	d
CYREG_UDB_DSI0_DSIINP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3886;"	d
CYREG_UDB_DSI0_DSIINP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3886;"	d
CYREG_UDB_DSI0_DSIINP4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3887;"	d
CYREG_UDB_DSI0_DSIINP4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3887;"	d
CYREG_UDB_DSI0_DSIINP5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3888;"	d
CYREG_UDB_DSI0_DSIINP5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3888;"	d
CYREG_UDB_DSI0_DSIOUTP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3889;"	d
CYREG_UDB_DSI0_DSIOUTP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3889;"	d
CYREG_UDB_DSI0_DSIOUTP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3890;"	d
CYREG_UDB_DSI0_DSIOUTP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3890;"	d
CYREG_UDB_DSI0_DSIOUTP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3891;"	d
CYREG_UDB_DSI0_DSIOUTP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3891;"	d
CYREG_UDB_DSI0_DSIOUTP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3892;"	d
CYREG_UDB_DSI0_DSIOUTP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3892;"	d
CYREG_UDB_DSI0_DSIOUTT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3893;"	d
CYREG_UDB_DSI0_DSIOUTT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3893;"	d
CYREG_UDB_DSI0_DSIOUTT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3894;"	d
CYREG_UDB_DSI0_DSIOUTT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3894;"	d
CYREG_UDB_DSI0_DSIOUTT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3895;"	d
CYREG_UDB_DSI0_DSIOUTT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3895;"	d
CYREG_UDB_DSI0_DSIOUTT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3896;"	d
CYREG_UDB_DSI0_DSIOUTT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3896;"	d
CYREG_UDB_DSI0_DSIOUTT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3897;"	d
CYREG_UDB_DSI0_DSIOUTT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3897;"	d
CYREG_UDB_DSI0_DSIOUTT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3898;"	d
CYREG_UDB_DSI0_DSIOUTT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3898;"	d
CYREG_UDB_DSI0_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3689;"	d
CYREG_UDB_DSI0_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3689;"	d
CYREG_UDB_DSI0_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3692;"	d
CYREG_UDB_DSI0_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3692;"	d
CYREG_UDB_DSI0_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3701;"	d
CYREG_UDB_DSI0_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3701;"	d
CYREG_UDB_DSI0_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3791;"	d
CYREG_UDB_DSI0_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	3791;"	d
CYREG_UDB_DSI0_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3792;"	d
CYREG_UDB_DSI0_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	3792;"	d
CYREG_UDB_DSI0_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3793;"	d
CYREG_UDB_DSI0_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	3793;"	d
CYREG_UDB_DSI0_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3794;"	d
CYREG_UDB_DSI0_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	3794;"	d
CYREG_UDB_DSI0_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3795;"	d
CYREG_UDB_DSI0_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	3795;"	d
CYREG_UDB_DSI0_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3796;"	d
CYREG_UDB_DSI0_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	3796;"	d
CYREG_UDB_DSI0_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3797;"	d
CYREG_UDB_DSI0_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	3797;"	d
CYREG_UDB_DSI0_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3798;"	d
CYREG_UDB_DSI0_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	3798;"	d
CYREG_UDB_DSI0_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3799;"	d
CYREG_UDB_DSI0_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	3799;"	d
CYREG_UDB_DSI0_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3800;"	d
CYREG_UDB_DSI0_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	3800;"	d
CYREG_UDB_DSI0_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3702;"	d
CYREG_UDB_DSI0_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3702;"	d
CYREG_UDB_DSI0_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3801;"	d
CYREG_UDB_DSI0_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	3801;"	d
CYREG_UDB_DSI0_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3802;"	d
CYREG_UDB_DSI0_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	3802;"	d
CYREG_UDB_DSI0_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3803;"	d
CYREG_UDB_DSI0_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	3803;"	d
CYREG_UDB_DSI0_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3804;"	d
CYREG_UDB_DSI0_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	3804;"	d
CYREG_UDB_DSI0_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3805;"	d
CYREG_UDB_DSI0_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	3805;"	d
CYREG_UDB_DSI0_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3806;"	d
CYREG_UDB_DSI0_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	3806;"	d
CYREG_UDB_DSI0_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3807;"	d
CYREG_UDB_DSI0_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	3807;"	d
CYREG_UDB_DSI0_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3808;"	d
CYREG_UDB_DSI0_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	3808;"	d
CYREG_UDB_DSI0_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3809;"	d
CYREG_UDB_DSI0_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	3809;"	d
CYREG_UDB_DSI0_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3810;"	d
CYREG_UDB_DSI0_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	3810;"	d
CYREG_UDB_DSI0_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3703;"	d
CYREG_UDB_DSI0_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3703;"	d
CYREG_UDB_DSI0_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3811;"	d
CYREG_UDB_DSI0_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	3811;"	d
CYREG_UDB_DSI0_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3812;"	d
CYREG_UDB_DSI0_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	3812;"	d
CYREG_UDB_DSI0_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3813;"	d
CYREG_UDB_DSI0_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	3813;"	d
CYREG_UDB_DSI0_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3814;"	d
CYREG_UDB_DSI0_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	3814;"	d
CYREG_UDB_DSI0_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3815;"	d
CYREG_UDB_DSI0_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	3815;"	d
CYREG_UDB_DSI0_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3816;"	d
CYREG_UDB_DSI0_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	3816;"	d
CYREG_UDB_DSI0_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3817;"	d
CYREG_UDB_DSI0_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	3817;"	d
CYREG_UDB_DSI0_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3818;"	d
CYREG_UDB_DSI0_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	3818;"	d
CYREG_UDB_DSI0_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3704;"	d
CYREG_UDB_DSI0_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3704;"	d
CYREG_UDB_DSI0_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3705;"	d
CYREG_UDB_DSI0_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3705;"	d
CYREG_UDB_DSI0_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3706;"	d
CYREG_UDB_DSI0_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3706;"	d
CYREG_UDB_DSI0_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3707;"	d
CYREG_UDB_DSI0_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3707;"	d
CYREG_UDB_DSI0_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3708;"	d
CYREG_UDB_DSI0_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3708;"	d
CYREG_UDB_DSI0_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3709;"	d
CYREG_UDB_DSI0_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3709;"	d
CYREG_UDB_DSI0_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3710;"	d
CYREG_UDB_DSI0_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3710;"	d
CYREG_UDB_DSI0_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3693;"	d
CYREG_UDB_DSI0_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3693;"	d
CYREG_UDB_DSI0_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3711;"	d
CYREG_UDB_DSI0_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3711;"	d
CYREG_UDB_DSI0_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3712;"	d
CYREG_UDB_DSI0_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3712;"	d
CYREG_UDB_DSI0_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3713;"	d
CYREG_UDB_DSI0_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3713;"	d
CYREG_UDB_DSI0_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3714;"	d
CYREG_UDB_DSI0_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3714;"	d
CYREG_UDB_DSI0_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3715;"	d
CYREG_UDB_DSI0_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3715;"	d
CYREG_UDB_DSI0_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3716;"	d
CYREG_UDB_DSI0_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3716;"	d
CYREG_UDB_DSI0_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3717;"	d
CYREG_UDB_DSI0_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3717;"	d
CYREG_UDB_DSI0_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3718;"	d
CYREG_UDB_DSI0_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3718;"	d
CYREG_UDB_DSI0_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3719;"	d
CYREG_UDB_DSI0_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3719;"	d
CYREG_UDB_DSI0_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3720;"	d
CYREG_UDB_DSI0_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3720;"	d
CYREG_UDB_DSI0_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3694;"	d
CYREG_UDB_DSI0_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3694;"	d
CYREG_UDB_DSI0_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3721;"	d
CYREG_UDB_DSI0_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3721;"	d
CYREG_UDB_DSI0_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3722;"	d
CYREG_UDB_DSI0_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3722;"	d
CYREG_UDB_DSI0_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3723;"	d
CYREG_UDB_DSI0_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	3723;"	d
CYREG_UDB_DSI0_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3724;"	d
CYREG_UDB_DSI0_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	3724;"	d
CYREG_UDB_DSI0_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3725;"	d
CYREG_UDB_DSI0_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	3725;"	d
CYREG_UDB_DSI0_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3726;"	d
CYREG_UDB_DSI0_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	3726;"	d
CYREG_UDB_DSI0_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3727;"	d
CYREG_UDB_DSI0_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	3727;"	d
CYREG_UDB_DSI0_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3728;"	d
CYREG_UDB_DSI0_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	3728;"	d
CYREG_UDB_DSI0_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3729;"	d
CYREG_UDB_DSI0_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	3729;"	d
CYREG_UDB_DSI0_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3730;"	d
CYREG_UDB_DSI0_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	3730;"	d
CYREG_UDB_DSI0_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3695;"	d
CYREG_UDB_DSI0_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3695;"	d
CYREG_UDB_DSI0_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3731;"	d
CYREG_UDB_DSI0_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	3731;"	d
CYREG_UDB_DSI0_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3732;"	d
CYREG_UDB_DSI0_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	3732;"	d
CYREG_UDB_DSI0_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3733;"	d
CYREG_UDB_DSI0_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	3733;"	d
CYREG_UDB_DSI0_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3734;"	d
CYREG_UDB_DSI0_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	3734;"	d
CYREG_UDB_DSI0_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3735;"	d
CYREG_UDB_DSI0_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	3735;"	d
CYREG_UDB_DSI0_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3736;"	d
CYREG_UDB_DSI0_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	3736;"	d
CYREG_UDB_DSI0_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3737;"	d
CYREG_UDB_DSI0_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	3737;"	d
CYREG_UDB_DSI0_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3738;"	d
CYREG_UDB_DSI0_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	3738;"	d
CYREG_UDB_DSI0_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3739;"	d
CYREG_UDB_DSI0_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	3739;"	d
CYREG_UDB_DSI0_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3740;"	d
CYREG_UDB_DSI0_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	3740;"	d
CYREG_UDB_DSI0_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3696;"	d
CYREG_UDB_DSI0_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3696;"	d
CYREG_UDB_DSI0_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3741;"	d
CYREG_UDB_DSI0_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	3741;"	d
CYREG_UDB_DSI0_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3742;"	d
CYREG_UDB_DSI0_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	3742;"	d
CYREG_UDB_DSI0_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3743;"	d
CYREG_UDB_DSI0_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	3743;"	d
CYREG_UDB_DSI0_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3744;"	d
CYREG_UDB_DSI0_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	3744;"	d
CYREG_UDB_DSI0_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3745;"	d
CYREG_UDB_DSI0_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	3745;"	d
CYREG_UDB_DSI0_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3746;"	d
CYREG_UDB_DSI0_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	3746;"	d
CYREG_UDB_DSI0_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3747;"	d
CYREG_UDB_DSI0_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	3747;"	d
CYREG_UDB_DSI0_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3748;"	d
CYREG_UDB_DSI0_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	3748;"	d
CYREG_UDB_DSI0_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3749;"	d
CYREG_UDB_DSI0_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	3749;"	d
CYREG_UDB_DSI0_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3750;"	d
CYREG_UDB_DSI0_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	3750;"	d
CYREG_UDB_DSI0_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3697;"	d
CYREG_UDB_DSI0_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3697;"	d
CYREG_UDB_DSI0_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3751;"	d
CYREG_UDB_DSI0_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	3751;"	d
CYREG_UDB_DSI0_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3752;"	d
CYREG_UDB_DSI0_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	3752;"	d
CYREG_UDB_DSI0_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3753;"	d
CYREG_UDB_DSI0_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	3753;"	d
CYREG_UDB_DSI0_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3754;"	d
CYREG_UDB_DSI0_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	3754;"	d
CYREG_UDB_DSI0_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3755;"	d
CYREG_UDB_DSI0_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	3755;"	d
CYREG_UDB_DSI0_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3756;"	d
CYREG_UDB_DSI0_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	3756;"	d
CYREG_UDB_DSI0_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3757;"	d
CYREG_UDB_DSI0_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	3757;"	d
CYREG_UDB_DSI0_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3758;"	d
CYREG_UDB_DSI0_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	3758;"	d
CYREG_UDB_DSI0_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3759;"	d
CYREG_UDB_DSI0_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	3759;"	d
CYREG_UDB_DSI0_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3760;"	d
CYREG_UDB_DSI0_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	3760;"	d
CYREG_UDB_DSI0_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3698;"	d
CYREG_UDB_DSI0_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3698;"	d
CYREG_UDB_DSI0_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3761;"	d
CYREG_UDB_DSI0_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	3761;"	d
CYREG_UDB_DSI0_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3762;"	d
CYREG_UDB_DSI0_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	3762;"	d
CYREG_UDB_DSI0_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3763;"	d
CYREG_UDB_DSI0_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	3763;"	d
CYREG_UDB_DSI0_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3764;"	d
CYREG_UDB_DSI0_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	3764;"	d
CYREG_UDB_DSI0_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3765;"	d
CYREG_UDB_DSI0_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	3765;"	d
CYREG_UDB_DSI0_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3766;"	d
CYREG_UDB_DSI0_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	3766;"	d
CYREG_UDB_DSI0_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3767;"	d
CYREG_UDB_DSI0_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	3767;"	d
CYREG_UDB_DSI0_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3768;"	d
CYREG_UDB_DSI0_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	3768;"	d
CYREG_UDB_DSI0_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3769;"	d
CYREG_UDB_DSI0_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	3769;"	d
CYREG_UDB_DSI0_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3770;"	d
CYREG_UDB_DSI0_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	3770;"	d
CYREG_UDB_DSI0_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3699;"	d
CYREG_UDB_DSI0_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3699;"	d
CYREG_UDB_DSI0_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3771;"	d
CYREG_UDB_DSI0_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	3771;"	d
CYREG_UDB_DSI0_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3772;"	d
CYREG_UDB_DSI0_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	3772;"	d
CYREG_UDB_DSI0_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3773;"	d
CYREG_UDB_DSI0_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	3773;"	d
CYREG_UDB_DSI0_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3774;"	d
CYREG_UDB_DSI0_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	3774;"	d
CYREG_UDB_DSI0_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3775;"	d
CYREG_UDB_DSI0_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	3775;"	d
CYREG_UDB_DSI0_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3776;"	d
CYREG_UDB_DSI0_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	3776;"	d
CYREG_UDB_DSI0_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3777;"	d
CYREG_UDB_DSI0_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	3777;"	d
CYREG_UDB_DSI0_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3778;"	d
CYREG_UDB_DSI0_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	3778;"	d
CYREG_UDB_DSI0_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3779;"	d
CYREG_UDB_DSI0_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	3779;"	d
CYREG_UDB_DSI0_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3780;"	d
CYREG_UDB_DSI0_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	3780;"	d
CYREG_UDB_DSI0_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3700;"	d
CYREG_UDB_DSI0_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3700;"	d
CYREG_UDB_DSI0_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3781;"	d
CYREG_UDB_DSI0_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	3781;"	d
CYREG_UDB_DSI0_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3782;"	d
CYREG_UDB_DSI0_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	3782;"	d
CYREG_UDB_DSI0_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3783;"	d
CYREG_UDB_DSI0_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	3783;"	d
CYREG_UDB_DSI0_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3784;"	d
CYREG_UDB_DSI0_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	3784;"	d
CYREG_UDB_DSI0_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3785;"	d
CYREG_UDB_DSI0_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	3785;"	d
CYREG_UDB_DSI0_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3786;"	d
CYREG_UDB_DSI0_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	3786;"	d
CYREG_UDB_DSI0_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3787;"	d
CYREG_UDB_DSI0_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	3787;"	d
CYREG_UDB_DSI0_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3788;"	d
CYREG_UDB_DSI0_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	3788;"	d
CYREG_UDB_DSI0_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3789;"	d
CYREG_UDB_DSI0_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	3789;"	d
CYREG_UDB_DSI0_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3790;"	d
CYREG_UDB_DSI0_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	3790;"	d
CYREG_UDB_DSI0_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3837;"	d
CYREG_UDB_DSI0_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3837;"	d
CYREG_UDB_DSI0_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3840;"	d
CYREG_UDB_DSI0_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3840;"	d
CYREG_UDB_DSI0_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3849;"	d
CYREG_UDB_DSI0_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3849;"	d
CYREG_UDB_DSI0_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3850;"	d
CYREG_UDB_DSI0_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3850;"	d
CYREG_UDB_DSI0_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3851;"	d
CYREG_UDB_DSI0_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3851;"	d
CYREG_UDB_DSI0_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3852;"	d
CYREG_UDB_DSI0_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3852;"	d
CYREG_UDB_DSI0_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3853;"	d
CYREG_UDB_DSI0_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3853;"	d
CYREG_UDB_DSI0_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3854;"	d
CYREG_UDB_DSI0_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3854;"	d
CYREG_UDB_DSI0_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3855;"	d
CYREG_UDB_DSI0_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3855;"	d
CYREG_UDB_DSI0_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3856;"	d
CYREG_UDB_DSI0_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3856;"	d
CYREG_UDB_DSI0_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3857;"	d
CYREG_UDB_DSI0_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3857;"	d
CYREG_UDB_DSI0_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3858;"	d
CYREG_UDB_DSI0_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3858;"	d
CYREG_UDB_DSI0_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3841;"	d
CYREG_UDB_DSI0_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3841;"	d
CYREG_UDB_DSI0_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3859;"	d
CYREG_UDB_DSI0_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3859;"	d
CYREG_UDB_DSI0_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3860;"	d
CYREG_UDB_DSI0_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3860;"	d
CYREG_UDB_DSI0_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3861;"	d
CYREG_UDB_DSI0_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3861;"	d
CYREG_UDB_DSI0_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3862;"	d
CYREG_UDB_DSI0_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3862;"	d
CYREG_UDB_DSI0_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3842;"	d
CYREG_UDB_DSI0_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3842;"	d
CYREG_UDB_DSI0_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3843;"	d
CYREG_UDB_DSI0_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3843;"	d
CYREG_UDB_DSI0_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3844;"	d
CYREG_UDB_DSI0_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3844;"	d
CYREG_UDB_DSI0_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3845;"	d
CYREG_UDB_DSI0_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3845;"	d
CYREG_UDB_DSI0_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3846;"	d
CYREG_UDB_DSI0_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3846;"	d
CYREG_UDB_DSI0_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3847;"	d
CYREG_UDB_DSI0_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3847;"	d
CYREG_UDB_DSI0_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3848;"	d
CYREG_UDB_DSI0_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3848;"	d
CYREG_UDB_DSI0_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3819;"	d
CYREG_UDB_DSI0_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3819;"	d
CYREG_UDB_DSI0_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3822;"	d
CYREG_UDB_DSI0_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3822;"	d
CYREG_UDB_DSI0_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3831;"	d
CYREG_UDB_DSI0_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3831;"	d
CYREG_UDB_DSI0_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3832;"	d
CYREG_UDB_DSI0_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3832;"	d
CYREG_UDB_DSI0_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3833;"	d
CYREG_UDB_DSI0_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3833;"	d
CYREG_UDB_DSI0_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3834;"	d
CYREG_UDB_DSI0_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3834;"	d
CYREG_UDB_DSI0_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3835;"	d
CYREG_UDB_DSI0_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3835;"	d
CYREG_UDB_DSI0_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3836;"	d
CYREG_UDB_DSI0_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3836;"	d
CYREG_UDB_DSI0_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3823;"	d
CYREG_UDB_DSI0_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3823;"	d
CYREG_UDB_DSI0_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3824;"	d
CYREG_UDB_DSI0_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3824;"	d
CYREG_UDB_DSI0_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3825;"	d
CYREG_UDB_DSI0_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3825;"	d
CYREG_UDB_DSI0_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3826;"	d
CYREG_UDB_DSI0_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3826;"	d
CYREG_UDB_DSI0_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3827;"	d
CYREG_UDB_DSI0_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3827;"	d
CYREG_UDB_DSI0_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3828;"	d
CYREG_UDB_DSI0_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3828;"	d
CYREG_UDB_DSI0_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3829;"	d
CYREG_UDB_DSI0_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3829;"	d
CYREG_UDB_DSI0_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3830;"	d
CYREG_UDB_DSI0_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3830;"	d
CYREG_UDB_DSI0_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3863;"	d
CYREG_UDB_DSI0_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3863;"	d
CYREG_UDB_DSI0_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3864;"	d
CYREG_UDB_DSI0_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3864;"	d
CYREG_UDB_DSI0_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3873;"	d
CYREG_UDB_DSI0_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3873;"	d
CYREG_UDB_DSI0_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3874;"	d
CYREG_UDB_DSI0_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3874;"	d
CYREG_UDB_DSI0_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3875;"	d
CYREG_UDB_DSI0_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3875;"	d
CYREG_UDB_DSI0_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3876;"	d
CYREG_UDB_DSI0_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3876;"	d
CYREG_UDB_DSI0_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3877;"	d
CYREG_UDB_DSI0_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3877;"	d
CYREG_UDB_DSI0_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3878;"	d
CYREG_UDB_DSI0_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3878;"	d
CYREG_UDB_DSI0_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3865;"	d
CYREG_UDB_DSI0_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3865;"	d
CYREG_UDB_DSI0_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3866;"	d
CYREG_UDB_DSI0_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3866;"	d
CYREG_UDB_DSI0_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3867;"	d
CYREG_UDB_DSI0_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3867;"	d
CYREG_UDB_DSI0_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3868;"	d
CYREG_UDB_DSI0_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3868;"	d
CYREG_UDB_DSI0_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3869;"	d
CYREG_UDB_DSI0_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3869;"	d
CYREG_UDB_DSI0_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3870;"	d
CYREG_UDB_DSI0_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3870;"	d
CYREG_UDB_DSI0_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3871;"	d
CYREG_UDB_DSI0_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3871;"	d
CYREG_UDB_DSI0_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3872;"	d
CYREG_UDB_DSI0_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3872;"	d
CYREG_UDB_DSI0_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3899;"	d
CYREG_UDB_DSI0_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3899;"	d
CYREG_UDB_DSI0_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3904;"	d
CYREG_UDB_DSI0_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3904;"	d
CYREG_UDB_DSI0_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3905;"	d
CYREG_UDB_DSI0_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3905;"	d
CYREG_UDB_DSI0_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3906;"	d
CYREG_UDB_DSI0_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3906;"	d
CYREG_UDB_DSI0_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3907;"	d
CYREG_UDB_DSI0_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3907;"	d
CYREG_UDB_DSI0_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3908;"	d
CYREG_UDB_DSI0_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3908;"	d
CYREG_UDB_DSI0_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3909;"	d
CYREG_UDB_DSI0_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3909;"	d
CYREG_UDB_DSI0_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3910;"	d
CYREG_UDB_DSI0_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3910;"	d
CYREG_UDB_DSI1_DSIINP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4097;"	d
CYREG_UDB_DSI1_DSIINP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4097;"	d
CYREG_UDB_DSI1_DSIINP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4098;"	d
CYREG_UDB_DSI1_DSIINP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4098;"	d
CYREG_UDB_DSI1_DSIINP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4099;"	d
CYREG_UDB_DSI1_DSIINP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4099;"	d
CYREG_UDB_DSI1_DSIINP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4100;"	d
CYREG_UDB_DSI1_DSIINP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4100;"	d
CYREG_UDB_DSI1_DSIINP4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4101;"	d
CYREG_UDB_DSI1_DSIINP4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4101;"	d
CYREG_UDB_DSI1_DSIINP5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4102;"	d
CYREG_UDB_DSI1_DSIINP5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4102;"	d
CYREG_UDB_DSI1_DSIOUTP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4103;"	d
CYREG_UDB_DSI1_DSIOUTP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4103;"	d
CYREG_UDB_DSI1_DSIOUTP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4104;"	d
CYREG_UDB_DSI1_DSIOUTP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4104;"	d
CYREG_UDB_DSI1_DSIOUTP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4105;"	d
CYREG_UDB_DSI1_DSIOUTP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4105;"	d
CYREG_UDB_DSI1_DSIOUTP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4106;"	d
CYREG_UDB_DSI1_DSIOUTP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4106;"	d
CYREG_UDB_DSI1_DSIOUTT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4107;"	d
CYREG_UDB_DSI1_DSIOUTT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4107;"	d
CYREG_UDB_DSI1_DSIOUTT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4108;"	d
CYREG_UDB_DSI1_DSIOUTT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4108;"	d
CYREG_UDB_DSI1_DSIOUTT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4109;"	d
CYREG_UDB_DSI1_DSIOUTT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4109;"	d
CYREG_UDB_DSI1_DSIOUTT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4110;"	d
CYREG_UDB_DSI1_DSIOUTT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4110;"	d
CYREG_UDB_DSI1_DSIOUTT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4111;"	d
CYREG_UDB_DSI1_DSIOUTT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4111;"	d
CYREG_UDB_DSI1_DSIOUTT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4112;"	d
CYREG_UDB_DSI1_DSIOUTT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4112;"	d
CYREG_UDB_DSI1_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3913;"	d
CYREG_UDB_DSI1_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3913;"	d
CYREG_UDB_DSI1_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3914;"	d
CYREG_UDB_DSI1_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3914;"	d
CYREG_UDB_DSI1_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3923;"	d
CYREG_UDB_DSI1_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3923;"	d
CYREG_UDB_DSI1_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4013;"	d
CYREG_UDB_DSI1_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	4013;"	d
CYREG_UDB_DSI1_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4014;"	d
CYREG_UDB_DSI1_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	4014;"	d
CYREG_UDB_DSI1_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4015;"	d
CYREG_UDB_DSI1_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	4015;"	d
CYREG_UDB_DSI1_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4016;"	d
CYREG_UDB_DSI1_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	4016;"	d
CYREG_UDB_DSI1_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4017;"	d
CYREG_UDB_DSI1_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	4017;"	d
CYREG_UDB_DSI1_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4018;"	d
CYREG_UDB_DSI1_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	4018;"	d
CYREG_UDB_DSI1_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4019;"	d
CYREG_UDB_DSI1_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	4019;"	d
CYREG_UDB_DSI1_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4020;"	d
CYREG_UDB_DSI1_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	4020;"	d
CYREG_UDB_DSI1_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4021;"	d
CYREG_UDB_DSI1_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	4021;"	d
CYREG_UDB_DSI1_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4022;"	d
CYREG_UDB_DSI1_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	4022;"	d
CYREG_UDB_DSI1_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3924;"	d
CYREG_UDB_DSI1_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3924;"	d
CYREG_UDB_DSI1_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4023;"	d
CYREG_UDB_DSI1_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	4023;"	d
CYREG_UDB_DSI1_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4024;"	d
CYREG_UDB_DSI1_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	4024;"	d
CYREG_UDB_DSI1_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4025;"	d
CYREG_UDB_DSI1_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	4025;"	d
CYREG_UDB_DSI1_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4026;"	d
CYREG_UDB_DSI1_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	4026;"	d
CYREG_UDB_DSI1_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4027;"	d
CYREG_UDB_DSI1_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	4027;"	d
CYREG_UDB_DSI1_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4028;"	d
CYREG_UDB_DSI1_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	4028;"	d
CYREG_UDB_DSI1_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4029;"	d
CYREG_UDB_DSI1_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	4029;"	d
CYREG_UDB_DSI1_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4030;"	d
CYREG_UDB_DSI1_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	4030;"	d
CYREG_UDB_DSI1_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4031;"	d
CYREG_UDB_DSI1_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	4031;"	d
CYREG_UDB_DSI1_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4032;"	d
CYREG_UDB_DSI1_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	4032;"	d
CYREG_UDB_DSI1_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3925;"	d
CYREG_UDB_DSI1_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3925;"	d
CYREG_UDB_DSI1_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4033;"	d
CYREG_UDB_DSI1_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	4033;"	d
CYREG_UDB_DSI1_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4034;"	d
CYREG_UDB_DSI1_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	4034;"	d
CYREG_UDB_DSI1_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4035;"	d
CYREG_UDB_DSI1_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	4035;"	d
CYREG_UDB_DSI1_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4036;"	d
CYREG_UDB_DSI1_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	4036;"	d
CYREG_UDB_DSI1_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4037;"	d
CYREG_UDB_DSI1_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	4037;"	d
CYREG_UDB_DSI1_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4038;"	d
CYREG_UDB_DSI1_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	4038;"	d
CYREG_UDB_DSI1_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4039;"	d
CYREG_UDB_DSI1_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	4039;"	d
CYREG_UDB_DSI1_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4040;"	d
CYREG_UDB_DSI1_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	4040;"	d
CYREG_UDB_DSI1_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3926;"	d
CYREG_UDB_DSI1_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3926;"	d
CYREG_UDB_DSI1_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3927;"	d
CYREG_UDB_DSI1_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3927;"	d
CYREG_UDB_DSI1_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3928;"	d
CYREG_UDB_DSI1_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3928;"	d
CYREG_UDB_DSI1_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3929;"	d
CYREG_UDB_DSI1_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3929;"	d
CYREG_UDB_DSI1_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3930;"	d
CYREG_UDB_DSI1_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3930;"	d
CYREG_UDB_DSI1_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3931;"	d
CYREG_UDB_DSI1_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3931;"	d
CYREG_UDB_DSI1_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3932;"	d
CYREG_UDB_DSI1_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3932;"	d
CYREG_UDB_DSI1_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3915;"	d
CYREG_UDB_DSI1_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3915;"	d
CYREG_UDB_DSI1_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3933;"	d
CYREG_UDB_DSI1_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3933;"	d
CYREG_UDB_DSI1_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3934;"	d
CYREG_UDB_DSI1_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3934;"	d
CYREG_UDB_DSI1_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3935;"	d
CYREG_UDB_DSI1_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3935;"	d
CYREG_UDB_DSI1_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3936;"	d
CYREG_UDB_DSI1_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3936;"	d
CYREG_UDB_DSI1_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3937;"	d
CYREG_UDB_DSI1_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3937;"	d
CYREG_UDB_DSI1_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3938;"	d
CYREG_UDB_DSI1_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3938;"	d
CYREG_UDB_DSI1_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3939;"	d
CYREG_UDB_DSI1_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3939;"	d
CYREG_UDB_DSI1_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3940;"	d
CYREG_UDB_DSI1_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3940;"	d
CYREG_UDB_DSI1_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3941;"	d
CYREG_UDB_DSI1_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3941;"	d
CYREG_UDB_DSI1_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3942;"	d
CYREG_UDB_DSI1_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3942;"	d
CYREG_UDB_DSI1_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3916;"	d
CYREG_UDB_DSI1_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3916;"	d
CYREG_UDB_DSI1_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3943;"	d
CYREG_UDB_DSI1_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3943;"	d
CYREG_UDB_DSI1_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3944;"	d
CYREG_UDB_DSI1_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3944;"	d
CYREG_UDB_DSI1_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3945;"	d
CYREG_UDB_DSI1_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	3945;"	d
CYREG_UDB_DSI1_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3946;"	d
CYREG_UDB_DSI1_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	3946;"	d
CYREG_UDB_DSI1_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3947;"	d
CYREG_UDB_DSI1_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	3947;"	d
CYREG_UDB_DSI1_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3948;"	d
CYREG_UDB_DSI1_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	3948;"	d
CYREG_UDB_DSI1_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3949;"	d
CYREG_UDB_DSI1_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	3949;"	d
CYREG_UDB_DSI1_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3950;"	d
CYREG_UDB_DSI1_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	3950;"	d
CYREG_UDB_DSI1_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3951;"	d
CYREG_UDB_DSI1_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	3951;"	d
CYREG_UDB_DSI1_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3952;"	d
CYREG_UDB_DSI1_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	3952;"	d
CYREG_UDB_DSI1_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3917;"	d
CYREG_UDB_DSI1_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3917;"	d
CYREG_UDB_DSI1_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3953;"	d
CYREG_UDB_DSI1_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	3953;"	d
CYREG_UDB_DSI1_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3954;"	d
CYREG_UDB_DSI1_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	3954;"	d
CYREG_UDB_DSI1_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3955;"	d
CYREG_UDB_DSI1_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	3955;"	d
CYREG_UDB_DSI1_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3956;"	d
CYREG_UDB_DSI1_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	3956;"	d
CYREG_UDB_DSI1_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3957;"	d
CYREG_UDB_DSI1_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	3957;"	d
CYREG_UDB_DSI1_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3958;"	d
CYREG_UDB_DSI1_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	3958;"	d
CYREG_UDB_DSI1_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3959;"	d
CYREG_UDB_DSI1_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	3959;"	d
CYREG_UDB_DSI1_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3960;"	d
CYREG_UDB_DSI1_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	3960;"	d
CYREG_UDB_DSI1_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3961;"	d
CYREG_UDB_DSI1_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	3961;"	d
CYREG_UDB_DSI1_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3962;"	d
CYREG_UDB_DSI1_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	3962;"	d
CYREG_UDB_DSI1_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3918;"	d
CYREG_UDB_DSI1_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3918;"	d
CYREG_UDB_DSI1_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3963;"	d
CYREG_UDB_DSI1_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	3963;"	d
CYREG_UDB_DSI1_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3964;"	d
CYREG_UDB_DSI1_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	3964;"	d
CYREG_UDB_DSI1_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3965;"	d
CYREG_UDB_DSI1_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	3965;"	d
CYREG_UDB_DSI1_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3966;"	d
CYREG_UDB_DSI1_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	3966;"	d
CYREG_UDB_DSI1_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3967;"	d
CYREG_UDB_DSI1_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	3967;"	d
CYREG_UDB_DSI1_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3968;"	d
CYREG_UDB_DSI1_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	3968;"	d
CYREG_UDB_DSI1_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3969;"	d
CYREG_UDB_DSI1_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	3969;"	d
CYREG_UDB_DSI1_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3970;"	d
CYREG_UDB_DSI1_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	3970;"	d
CYREG_UDB_DSI1_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3971;"	d
CYREG_UDB_DSI1_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	3971;"	d
CYREG_UDB_DSI1_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3972;"	d
CYREG_UDB_DSI1_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	3972;"	d
CYREG_UDB_DSI1_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3919;"	d
CYREG_UDB_DSI1_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3919;"	d
CYREG_UDB_DSI1_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3973;"	d
CYREG_UDB_DSI1_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	3973;"	d
CYREG_UDB_DSI1_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3974;"	d
CYREG_UDB_DSI1_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	3974;"	d
CYREG_UDB_DSI1_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3975;"	d
CYREG_UDB_DSI1_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	3975;"	d
CYREG_UDB_DSI1_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3976;"	d
CYREG_UDB_DSI1_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	3976;"	d
CYREG_UDB_DSI1_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3977;"	d
CYREG_UDB_DSI1_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	3977;"	d
CYREG_UDB_DSI1_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3978;"	d
CYREG_UDB_DSI1_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	3978;"	d
CYREG_UDB_DSI1_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3979;"	d
CYREG_UDB_DSI1_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	3979;"	d
CYREG_UDB_DSI1_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3980;"	d
CYREG_UDB_DSI1_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	3980;"	d
CYREG_UDB_DSI1_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3981;"	d
CYREG_UDB_DSI1_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	3981;"	d
CYREG_UDB_DSI1_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3982;"	d
CYREG_UDB_DSI1_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	3982;"	d
CYREG_UDB_DSI1_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3920;"	d
CYREG_UDB_DSI1_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3920;"	d
CYREG_UDB_DSI1_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3983;"	d
CYREG_UDB_DSI1_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	3983;"	d
CYREG_UDB_DSI1_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3984;"	d
CYREG_UDB_DSI1_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	3984;"	d
CYREG_UDB_DSI1_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3985;"	d
CYREG_UDB_DSI1_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	3985;"	d
CYREG_UDB_DSI1_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3986;"	d
CYREG_UDB_DSI1_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	3986;"	d
CYREG_UDB_DSI1_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3987;"	d
CYREG_UDB_DSI1_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	3987;"	d
CYREG_UDB_DSI1_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3988;"	d
CYREG_UDB_DSI1_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	3988;"	d
CYREG_UDB_DSI1_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3989;"	d
CYREG_UDB_DSI1_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	3989;"	d
CYREG_UDB_DSI1_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3990;"	d
CYREG_UDB_DSI1_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	3990;"	d
CYREG_UDB_DSI1_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3991;"	d
CYREG_UDB_DSI1_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	3991;"	d
CYREG_UDB_DSI1_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3992;"	d
CYREG_UDB_DSI1_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	3992;"	d
CYREG_UDB_DSI1_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3921;"	d
CYREG_UDB_DSI1_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3921;"	d
CYREG_UDB_DSI1_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3993;"	d
CYREG_UDB_DSI1_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	3993;"	d
CYREG_UDB_DSI1_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3994;"	d
CYREG_UDB_DSI1_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	3994;"	d
CYREG_UDB_DSI1_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3995;"	d
CYREG_UDB_DSI1_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	3995;"	d
CYREG_UDB_DSI1_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3996;"	d
CYREG_UDB_DSI1_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	3996;"	d
CYREG_UDB_DSI1_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3997;"	d
CYREG_UDB_DSI1_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	3997;"	d
CYREG_UDB_DSI1_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3998;"	d
CYREG_UDB_DSI1_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	3998;"	d
CYREG_UDB_DSI1_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3999;"	d
CYREG_UDB_DSI1_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	3999;"	d
CYREG_UDB_DSI1_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4000;"	d
CYREG_UDB_DSI1_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	4000;"	d
CYREG_UDB_DSI1_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4001;"	d
CYREG_UDB_DSI1_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	4001;"	d
CYREG_UDB_DSI1_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4002;"	d
CYREG_UDB_DSI1_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	4002;"	d
CYREG_UDB_DSI1_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3922;"	d
CYREG_UDB_DSI1_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3922;"	d
CYREG_UDB_DSI1_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4003;"	d
CYREG_UDB_DSI1_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	4003;"	d
CYREG_UDB_DSI1_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4004;"	d
CYREG_UDB_DSI1_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	4004;"	d
CYREG_UDB_DSI1_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4005;"	d
CYREG_UDB_DSI1_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	4005;"	d
CYREG_UDB_DSI1_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4006;"	d
CYREG_UDB_DSI1_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	4006;"	d
CYREG_UDB_DSI1_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4007;"	d
CYREG_UDB_DSI1_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	4007;"	d
CYREG_UDB_DSI1_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4008;"	d
CYREG_UDB_DSI1_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	4008;"	d
CYREG_UDB_DSI1_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4009;"	d
CYREG_UDB_DSI1_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	4009;"	d
CYREG_UDB_DSI1_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4010;"	d
CYREG_UDB_DSI1_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	4010;"	d
CYREG_UDB_DSI1_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4011;"	d
CYREG_UDB_DSI1_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	4011;"	d
CYREG_UDB_DSI1_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4012;"	d
CYREG_UDB_DSI1_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	4012;"	d
CYREG_UDB_DSI1_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4057;"	d
CYREG_UDB_DSI1_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4057;"	d
CYREG_UDB_DSI1_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4058;"	d
CYREG_UDB_DSI1_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4058;"	d
CYREG_UDB_DSI1_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4067;"	d
CYREG_UDB_DSI1_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4067;"	d
CYREG_UDB_DSI1_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4068;"	d
CYREG_UDB_DSI1_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4068;"	d
CYREG_UDB_DSI1_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4069;"	d
CYREG_UDB_DSI1_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4069;"	d
CYREG_UDB_DSI1_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4070;"	d
CYREG_UDB_DSI1_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4070;"	d
CYREG_UDB_DSI1_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4071;"	d
CYREG_UDB_DSI1_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4071;"	d
CYREG_UDB_DSI1_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4072;"	d
CYREG_UDB_DSI1_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4072;"	d
CYREG_UDB_DSI1_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4073;"	d
CYREG_UDB_DSI1_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	4073;"	d
CYREG_UDB_DSI1_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4074;"	d
CYREG_UDB_DSI1_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	4074;"	d
CYREG_UDB_DSI1_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4075;"	d
CYREG_UDB_DSI1_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	4075;"	d
CYREG_UDB_DSI1_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4076;"	d
CYREG_UDB_DSI1_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	4076;"	d
CYREG_UDB_DSI1_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4059;"	d
CYREG_UDB_DSI1_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4059;"	d
CYREG_UDB_DSI1_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4077;"	d
CYREG_UDB_DSI1_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	4077;"	d
CYREG_UDB_DSI1_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4078;"	d
CYREG_UDB_DSI1_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	4078;"	d
CYREG_UDB_DSI1_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4079;"	d
CYREG_UDB_DSI1_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	4079;"	d
CYREG_UDB_DSI1_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4080;"	d
CYREG_UDB_DSI1_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	4080;"	d
CYREG_UDB_DSI1_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4060;"	d
CYREG_UDB_DSI1_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4060;"	d
CYREG_UDB_DSI1_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4061;"	d
CYREG_UDB_DSI1_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4061;"	d
CYREG_UDB_DSI1_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4062;"	d
CYREG_UDB_DSI1_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4062;"	d
CYREG_UDB_DSI1_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4063;"	d
CYREG_UDB_DSI1_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4063;"	d
CYREG_UDB_DSI1_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4064;"	d
CYREG_UDB_DSI1_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4064;"	d
CYREG_UDB_DSI1_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4065;"	d
CYREG_UDB_DSI1_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4065;"	d
CYREG_UDB_DSI1_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4066;"	d
CYREG_UDB_DSI1_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4066;"	d
CYREG_UDB_DSI1_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4041;"	d
CYREG_UDB_DSI1_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4041;"	d
CYREG_UDB_DSI1_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4042;"	d
CYREG_UDB_DSI1_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4042;"	d
CYREG_UDB_DSI1_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4051;"	d
CYREG_UDB_DSI1_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4051;"	d
CYREG_UDB_DSI1_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4052;"	d
CYREG_UDB_DSI1_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4052;"	d
CYREG_UDB_DSI1_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4053;"	d
CYREG_UDB_DSI1_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4053;"	d
CYREG_UDB_DSI1_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4054;"	d
CYREG_UDB_DSI1_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4054;"	d
CYREG_UDB_DSI1_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4055;"	d
CYREG_UDB_DSI1_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4055;"	d
CYREG_UDB_DSI1_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4056;"	d
CYREG_UDB_DSI1_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4056;"	d
CYREG_UDB_DSI1_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4043;"	d
CYREG_UDB_DSI1_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4043;"	d
CYREG_UDB_DSI1_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4044;"	d
CYREG_UDB_DSI1_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4044;"	d
CYREG_UDB_DSI1_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4045;"	d
CYREG_UDB_DSI1_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4045;"	d
CYREG_UDB_DSI1_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4046;"	d
CYREG_UDB_DSI1_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4046;"	d
CYREG_UDB_DSI1_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4047;"	d
CYREG_UDB_DSI1_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4047;"	d
CYREG_UDB_DSI1_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4048;"	d
CYREG_UDB_DSI1_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4048;"	d
CYREG_UDB_DSI1_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4049;"	d
CYREG_UDB_DSI1_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4049;"	d
CYREG_UDB_DSI1_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4050;"	d
CYREG_UDB_DSI1_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4050;"	d
CYREG_UDB_DSI1_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4081;"	d
CYREG_UDB_DSI1_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4081;"	d
CYREG_UDB_DSI1_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4082;"	d
CYREG_UDB_DSI1_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4082;"	d
CYREG_UDB_DSI1_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4091;"	d
CYREG_UDB_DSI1_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4091;"	d
CYREG_UDB_DSI1_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4092;"	d
CYREG_UDB_DSI1_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4092;"	d
CYREG_UDB_DSI1_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4093;"	d
CYREG_UDB_DSI1_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4093;"	d
CYREG_UDB_DSI1_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4094;"	d
CYREG_UDB_DSI1_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4094;"	d
CYREG_UDB_DSI1_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4095;"	d
CYREG_UDB_DSI1_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4095;"	d
CYREG_UDB_DSI1_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4096;"	d
CYREG_UDB_DSI1_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4096;"	d
CYREG_UDB_DSI1_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4083;"	d
CYREG_UDB_DSI1_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4083;"	d
CYREG_UDB_DSI1_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4084;"	d
CYREG_UDB_DSI1_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4084;"	d
CYREG_UDB_DSI1_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4085;"	d
CYREG_UDB_DSI1_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4085;"	d
CYREG_UDB_DSI1_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4086;"	d
CYREG_UDB_DSI1_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4086;"	d
CYREG_UDB_DSI1_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4087;"	d
CYREG_UDB_DSI1_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4087;"	d
CYREG_UDB_DSI1_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4088;"	d
CYREG_UDB_DSI1_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4088;"	d
CYREG_UDB_DSI1_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4089;"	d
CYREG_UDB_DSI1_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4089;"	d
CYREG_UDB_DSI1_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4090;"	d
CYREG_UDB_DSI1_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4090;"	d
CYREG_UDB_DSI1_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4113;"	d
CYREG_UDB_DSI1_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4113;"	d
CYREG_UDB_DSI1_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4114;"	d
CYREG_UDB_DSI1_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4114;"	d
CYREG_UDB_DSI1_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4115;"	d
CYREG_UDB_DSI1_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4115;"	d
CYREG_UDB_DSI1_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4116;"	d
CYREG_UDB_DSI1_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4116;"	d
CYREG_UDB_DSI1_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4117;"	d
CYREG_UDB_DSI1_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4117;"	d
CYREG_UDB_DSI1_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4118;"	d
CYREG_UDB_DSI1_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4118;"	d
CYREG_UDB_DSI1_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4119;"	d
CYREG_UDB_DSI1_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4119;"	d
CYREG_UDB_DSI1_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4120;"	d
CYREG_UDB_DSI1_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4120;"	d
CYREG_UDB_DSI2_DSIINP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4307;"	d
CYREG_UDB_DSI2_DSIINP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4307;"	d
CYREG_UDB_DSI2_DSIINP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4308;"	d
CYREG_UDB_DSI2_DSIINP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4308;"	d
CYREG_UDB_DSI2_DSIINP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4309;"	d
CYREG_UDB_DSI2_DSIINP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4309;"	d
CYREG_UDB_DSI2_DSIINP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4310;"	d
CYREG_UDB_DSI2_DSIINP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4310;"	d
CYREG_UDB_DSI2_DSIINP4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4311;"	d
CYREG_UDB_DSI2_DSIINP4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4311;"	d
CYREG_UDB_DSI2_DSIINP5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4312;"	d
CYREG_UDB_DSI2_DSIINP5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4312;"	d
CYREG_UDB_DSI2_DSIOUTP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4313;"	d
CYREG_UDB_DSI2_DSIOUTP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4313;"	d
CYREG_UDB_DSI2_DSIOUTP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4314;"	d
CYREG_UDB_DSI2_DSIOUTP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4314;"	d
CYREG_UDB_DSI2_DSIOUTP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4315;"	d
CYREG_UDB_DSI2_DSIOUTP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4315;"	d
CYREG_UDB_DSI2_DSIOUTP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4316;"	d
CYREG_UDB_DSI2_DSIOUTP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4316;"	d
CYREG_UDB_DSI2_DSIOUTT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4317;"	d
CYREG_UDB_DSI2_DSIOUTT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4317;"	d
CYREG_UDB_DSI2_DSIOUTT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4318;"	d
CYREG_UDB_DSI2_DSIOUTT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4318;"	d
CYREG_UDB_DSI2_DSIOUTT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4319;"	d
CYREG_UDB_DSI2_DSIOUTT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4319;"	d
CYREG_UDB_DSI2_DSIOUTT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4320;"	d
CYREG_UDB_DSI2_DSIOUTT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4320;"	d
CYREG_UDB_DSI2_DSIOUTT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4321;"	d
CYREG_UDB_DSI2_DSIOUTT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4321;"	d
CYREG_UDB_DSI2_DSIOUTT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4322;"	d
CYREG_UDB_DSI2_DSIOUTT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4322;"	d
CYREG_UDB_DSI2_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4123;"	d
CYREG_UDB_DSI2_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4123;"	d
CYREG_UDB_DSI2_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4124;"	d
CYREG_UDB_DSI2_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4124;"	d
CYREG_UDB_DSI2_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4133;"	d
CYREG_UDB_DSI2_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4133;"	d
CYREG_UDB_DSI2_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4223;"	d
CYREG_UDB_DSI2_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	4223;"	d
CYREG_UDB_DSI2_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4224;"	d
CYREG_UDB_DSI2_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	4224;"	d
CYREG_UDB_DSI2_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4225;"	d
CYREG_UDB_DSI2_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	4225;"	d
CYREG_UDB_DSI2_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4226;"	d
CYREG_UDB_DSI2_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	4226;"	d
CYREG_UDB_DSI2_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4227;"	d
CYREG_UDB_DSI2_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	4227;"	d
CYREG_UDB_DSI2_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4228;"	d
CYREG_UDB_DSI2_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	4228;"	d
CYREG_UDB_DSI2_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4229;"	d
CYREG_UDB_DSI2_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	4229;"	d
CYREG_UDB_DSI2_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4230;"	d
CYREG_UDB_DSI2_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	4230;"	d
CYREG_UDB_DSI2_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4231;"	d
CYREG_UDB_DSI2_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	4231;"	d
CYREG_UDB_DSI2_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4232;"	d
CYREG_UDB_DSI2_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	4232;"	d
CYREG_UDB_DSI2_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4134;"	d
CYREG_UDB_DSI2_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4134;"	d
CYREG_UDB_DSI2_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4233;"	d
CYREG_UDB_DSI2_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	4233;"	d
CYREG_UDB_DSI2_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4234;"	d
CYREG_UDB_DSI2_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	4234;"	d
CYREG_UDB_DSI2_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4235;"	d
CYREG_UDB_DSI2_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	4235;"	d
CYREG_UDB_DSI2_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4236;"	d
CYREG_UDB_DSI2_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	4236;"	d
CYREG_UDB_DSI2_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4237;"	d
CYREG_UDB_DSI2_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	4237;"	d
CYREG_UDB_DSI2_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4238;"	d
CYREG_UDB_DSI2_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	4238;"	d
CYREG_UDB_DSI2_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4239;"	d
CYREG_UDB_DSI2_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	4239;"	d
CYREG_UDB_DSI2_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4240;"	d
CYREG_UDB_DSI2_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	4240;"	d
CYREG_UDB_DSI2_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4241;"	d
CYREG_UDB_DSI2_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	4241;"	d
CYREG_UDB_DSI2_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4242;"	d
CYREG_UDB_DSI2_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	4242;"	d
CYREG_UDB_DSI2_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4135;"	d
CYREG_UDB_DSI2_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4135;"	d
CYREG_UDB_DSI2_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4243;"	d
CYREG_UDB_DSI2_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	4243;"	d
CYREG_UDB_DSI2_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4244;"	d
CYREG_UDB_DSI2_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	4244;"	d
CYREG_UDB_DSI2_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4245;"	d
CYREG_UDB_DSI2_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	4245;"	d
CYREG_UDB_DSI2_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4246;"	d
CYREG_UDB_DSI2_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	4246;"	d
CYREG_UDB_DSI2_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4247;"	d
CYREG_UDB_DSI2_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	4247;"	d
CYREG_UDB_DSI2_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4248;"	d
CYREG_UDB_DSI2_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	4248;"	d
CYREG_UDB_DSI2_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4249;"	d
CYREG_UDB_DSI2_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	4249;"	d
CYREG_UDB_DSI2_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4250;"	d
CYREG_UDB_DSI2_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	4250;"	d
CYREG_UDB_DSI2_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4136;"	d
CYREG_UDB_DSI2_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4136;"	d
CYREG_UDB_DSI2_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4137;"	d
CYREG_UDB_DSI2_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4137;"	d
CYREG_UDB_DSI2_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4138;"	d
CYREG_UDB_DSI2_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4138;"	d
CYREG_UDB_DSI2_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4139;"	d
CYREG_UDB_DSI2_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	4139;"	d
CYREG_UDB_DSI2_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4140;"	d
CYREG_UDB_DSI2_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	4140;"	d
CYREG_UDB_DSI2_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4141;"	d
CYREG_UDB_DSI2_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	4141;"	d
CYREG_UDB_DSI2_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4142;"	d
CYREG_UDB_DSI2_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	4142;"	d
CYREG_UDB_DSI2_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4125;"	d
CYREG_UDB_DSI2_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4125;"	d
CYREG_UDB_DSI2_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4143;"	d
CYREG_UDB_DSI2_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	4143;"	d
CYREG_UDB_DSI2_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4144;"	d
CYREG_UDB_DSI2_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	4144;"	d
CYREG_UDB_DSI2_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4145;"	d
CYREG_UDB_DSI2_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	4145;"	d
CYREG_UDB_DSI2_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4146;"	d
CYREG_UDB_DSI2_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	4146;"	d
CYREG_UDB_DSI2_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4147;"	d
CYREG_UDB_DSI2_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	4147;"	d
CYREG_UDB_DSI2_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4148;"	d
CYREG_UDB_DSI2_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	4148;"	d
CYREG_UDB_DSI2_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4149;"	d
CYREG_UDB_DSI2_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	4149;"	d
CYREG_UDB_DSI2_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4150;"	d
CYREG_UDB_DSI2_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	4150;"	d
CYREG_UDB_DSI2_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4151;"	d
CYREG_UDB_DSI2_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	4151;"	d
CYREG_UDB_DSI2_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4152;"	d
CYREG_UDB_DSI2_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	4152;"	d
CYREG_UDB_DSI2_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4126;"	d
CYREG_UDB_DSI2_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4126;"	d
CYREG_UDB_DSI2_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4153;"	d
CYREG_UDB_DSI2_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	4153;"	d
CYREG_UDB_DSI2_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4154;"	d
CYREG_UDB_DSI2_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	4154;"	d
CYREG_UDB_DSI2_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4155;"	d
CYREG_UDB_DSI2_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	4155;"	d
CYREG_UDB_DSI2_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4156;"	d
CYREG_UDB_DSI2_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	4156;"	d
CYREG_UDB_DSI2_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4157;"	d
CYREG_UDB_DSI2_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	4157;"	d
CYREG_UDB_DSI2_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4158;"	d
CYREG_UDB_DSI2_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	4158;"	d
CYREG_UDB_DSI2_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4159;"	d
CYREG_UDB_DSI2_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	4159;"	d
CYREG_UDB_DSI2_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4160;"	d
CYREG_UDB_DSI2_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	4160;"	d
CYREG_UDB_DSI2_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4161;"	d
CYREG_UDB_DSI2_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	4161;"	d
CYREG_UDB_DSI2_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4162;"	d
CYREG_UDB_DSI2_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	4162;"	d
CYREG_UDB_DSI2_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4127;"	d
CYREG_UDB_DSI2_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4127;"	d
CYREG_UDB_DSI2_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4163;"	d
CYREG_UDB_DSI2_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	4163;"	d
CYREG_UDB_DSI2_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4164;"	d
CYREG_UDB_DSI2_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	4164;"	d
CYREG_UDB_DSI2_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4165;"	d
CYREG_UDB_DSI2_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	4165;"	d
CYREG_UDB_DSI2_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4166;"	d
CYREG_UDB_DSI2_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	4166;"	d
CYREG_UDB_DSI2_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4167;"	d
CYREG_UDB_DSI2_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	4167;"	d
CYREG_UDB_DSI2_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4168;"	d
CYREG_UDB_DSI2_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	4168;"	d
CYREG_UDB_DSI2_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4169;"	d
CYREG_UDB_DSI2_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	4169;"	d
CYREG_UDB_DSI2_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4170;"	d
CYREG_UDB_DSI2_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	4170;"	d
CYREG_UDB_DSI2_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4171;"	d
CYREG_UDB_DSI2_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	4171;"	d
CYREG_UDB_DSI2_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4172;"	d
CYREG_UDB_DSI2_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	4172;"	d
CYREG_UDB_DSI2_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4128;"	d
CYREG_UDB_DSI2_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4128;"	d
CYREG_UDB_DSI2_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4173;"	d
CYREG_UDB_DSI2_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	4173;"	d
CYREG_UDB_DSI2_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4174;"	d
CYREG_UDB_DSI2_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	4174;"	d
CYREG_UDB_DSI2_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4175;"	d
CYREG_UDB_DSI2_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	4175;"	d
CYREG_UDB_DSI2_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4176;"	d
CYREG_UDB_DSI2_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	4176;"	d
CYREG_UDB_DSI2_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4177;"	d
CYREG_UDB_DSI2_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	4177;"	d
CYREG_UDB_DSI2_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4178;"	d
CYREG_UDB_DSI2_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	4178;"	d
CYREG_UDB_DSI2_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4179;"	d
CYREG_UDB_DSI2_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	4179;"	d
CYREG_UDB_DSI2_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4180;"	d
CYREG_UDB_DSI2_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	4180;"	d
CYREG_UDB_DSI2_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4181;"	d
CYREG_UDB_DSI2_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	4181;"	d
CYREG_UDB_DSI2_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4182;"	d
CYREG_UDB_DSI2_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	4182;"	d
CYREG_UDB_DSI2_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4129;"	d
CYREG_UDB_DSI2_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4129;"	d
CYREG_UDB_DSI2_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4183;"	d
CYREG_UDB_DSI2_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	4183;"	d
CYREG_UDB_DSI2_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4184;"	d
CYREG_UDB_DSI2_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	4184;"	d
CYREG_UDB_DSI2_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4185;"	d
CYREG_UDB_DSI2_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	4185;"	d
CYREG_UDB_DSI2_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4186;"	d
CYREG_UDB_DSI2_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	4186;"	d
CYREG_UDB_DSI2_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4187;"	d
CYREG_UDB_DSI2_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	4187;"	d
CYREG_UDB_DSI2_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4188;"	d
CYREG_UDB_DSI2_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	4188;"	d
CYREG_UDB_DSI2_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4189;"	d
CYREG_UDB_DSI2_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	4189;"	d
CYREG_UDB_DSI2_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4190;"	d
CYREG_UDB_DSI2_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	4190;"	d
CYREG_UDB_DSI2_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4191;"	d
CYREG_UDB_DSI2_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	4191;"	d
CYREG_UDB_DSI2_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4192;"	d
CYREG_UDB_DSI2_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	4192;"	d
CYREG_UDB_DSI2_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4130;"	d
CYREG_UDB_DSI2_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4130;"	d
CYREG_UDB_DSI2_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4193;"	d
CYREG_UDB_DSI2_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	4193;"	d
CYREG_UDB_DSI2_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4194;"	d
CYREG_UDB_DSI2_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	4194;"	d
CYREG_UDB_DSI2_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4195;"	d
CYREG_UDB_DSI2_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	4195;"	d
CYREG_UDB_DSI2_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4196;"	d
CYREG_UDB_DSI2_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	4196;"	d
CYREG_UDB_DSI2_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4197;"	d
CYREG_UDB_DSI2_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	4197;"	d
CYREG_UDB_DSI2_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4198;"	d
CYREG_UDB_DSI2_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	4198;"	d
CYREG_UDB_DSI2_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4199;"	d
CYREG_UDB_DSI2_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	4199;"	d
CYREG_UDB_DSI2_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4200;"	d
CYREG_UDB_DSI2_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	4200;"	d
CYREG_UDB_DSI2_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4201;"	d
CYREG_UDB_DSI2_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	4201;"	d
CYREG_UDB_DSI2_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4202;"	d
CYREG_UDB_DSI2_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	4202;"	d
CYREG_UDB_DSI2_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4131;"	d
CYREG_UDB_DSI2_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4131;"	d
CYREG_UDB_DSI2_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4203;"	d
CYREG_UDB_DSI2_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	4203;"	d
CYREG_UDB_DSI2_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4204;"	d
CYREG_UDB_DSI2_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	4204;"	d
CYREG_UDB_DSI2_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4205;"	d
CYREG_UDB_DSI2_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	4205;"	d
CYREG_UDB_DSI2_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4206;"	d
CYREG_UDB_DSI2_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	4206;"	d
CYREG_UDB_DSI2_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4207;"	d
CYREG_UDB_DSI2_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	4207;"	d
CYREG_UDB_DSI2_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4208;"	d
CYREG_UDB_DSI2_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	4208;"	d
CYREG_UDB_DSI2_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4209;"	d
CYREG_UDB_DSI2_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	4209;"	d
CYREG_UDB_DSI2_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4210;"	d
CYREG_UDB_DSI2_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	4210;"	d
CYREG_UDB_DSI2_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4211;"	d
CYREG_UDB_DSI2_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	4211;"	d
CYREG_UDB_DSI2_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4212;"	d
CYREG_UDB_DSI2_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	4212;"	d
CYREG_UDB_DSI2_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4132;"	d
CYREG_UDB_DSI2_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4132;"	d
CYREG_UDB_DSI2_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4213;"	d
CYREG_UDB_DSI2_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	4213;"	d
CYREG_UDB_DSI2_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4214;"	d
CYREG_UDB_DSI2_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	4214;"	d
CYREG_UDB_DSI2_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4215;"	d
CYREG_UDB_DSI2_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	4215;"	d
CYREG_UDB_DSI2_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4216;"	d
CYREG_UDB_DSI2_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	4216;"	d
CYREG_UDB_DSI2_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4217;"	d
CYREG_UDB_DSI2_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	4217;"	d
CYREG_UDB_DSI2_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4218;"	d
CYREG_UDB_DSI2_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	4218;"	d
CYREG_UDB_DSI2_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4219;"	d
CYREG_UDB_DSI2_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	4219;"	d
CYREG_UDB_DSI2_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4220;"	d
CYREG_UDB_DSI2_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	4220;"	d
CYREG_UDB_DSI2_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4221;"	d
CYREG_UDB_DSI2_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	4221;"	d
CYREG_UDB_DSI2_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4222;"	d
CYREG_UDB_DSI2_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	4222;"	d
CYREG_UDB_DSI2_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4267;"	d
CYREG_UDB_DSI2_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4267;"	d
CYREG_UDB_DSI2_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4268;"	d
CYREG_UDB_DSI2_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4268;"	d
CYREG_UDB_DSI2_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4277;"	d
CYREG_UDB_DSI2_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4277;"	d
CYREG_UDB_DSI2_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4278;"	d
CYREG_UDB_DSI2_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4278;"	d
CYREG_UDB_DSI2_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4279;"	d
CYREG_UDB_DSI2_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4279;"	d
CYREG_UDB_DSI2_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4280;"	d
CYREG_UDB_DSI2_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4280;"	d
CYREG_UDB_DSI2_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4281;"	d
CYREG_UDB_DSI2_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4281;"	d
CYREG_UDB_DSI2_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4282;"	d
CYREG_UDB_DSI2_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4282;"	d
CYREG_UDB_DSI2_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4283;"	d
CYREG_UDB_DSI2_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	4283;"	d
CYREG_UDB_DSI2_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4284;"	d
CYREG_UDB_DSI2_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	4284;"	d
CYREG_UDB_DSI2_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4285;"	d
CYREG_UDB_DSI2_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	4285;"	d
CYREG_UDB_DSI2_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4286;"	d
CYREG_UDB_DSI2_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	4286;"	d
CYREG_UDB_DSI2_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4269;"	d
CYREG_UDB_DSI2_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4269;"	d
CYREG_UDB_DSI2_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4287;"	d
CYREG_UDB_DSI2_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	4287;"	d
CYREG_UDB_DSI2_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4288;"	d
CYREG_UDB_DSI2_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	4288;"	d
CYREG_UDB_DSI2_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4289;"	d
CYREG_UDB_DSI2_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	4289;"	d
CYREG_UDB_DSI2_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4290;"	d
CYREG_UDB_DSI2_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	4290;"	d
CYREG_UDB_DSI2_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4270;"	d
CYREG_UDB_DSI2_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4270;"	d
CYREG_UDB_DSI2_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4271;"	d
CYREG_UDB_DSI2_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4271;"	d
CYREG_UDB_DSI2_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4272;"	d
CYREG_UDB_DSI2_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4272;"	d
CYREG_UDB_DSI2_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4273;"	d
CYREG_UDB_DSI2_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4273;"	d
CYREG_UDB_DSI2_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4274;"	d
CYREG_UDB_DSI2_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4274;"	d
CYREG_UDB_DSI2_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4275;"	d
CYREG_UDB_DSI2_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4275;"	d
CYREG_UDB_DSI2_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4276;"	d
CYREG_UDB_DSI2_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4276;"	d
CYREG_UDB_DSI2_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4251;"	d
CYREG_UDB_DSI2_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4251;"	d
CYREG_UDB_DSI2_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4252;"	d
CYREG_UDB_DSI2_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4252;"	d
CYREG_UDB_DSI2_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4261;"	d
CYREG_UDB_DSI2_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4261;"	d
CYREG_UDB_DSI2_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4262;"	d
CYREG_UDB_DSI2_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4262;"	d
CYREG_UDB_DSI2_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4263;"	d
CYREG_UDB_DSI2_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4263;"	d
CYREG_UDB_DSI2_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4264;"	d
CYREG_UDB_DSI2_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4264;"	d
CYREG_UDB_DSI2_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4265;"	d
CYREG_UDB_DSI2_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4265;"	d
CYREG_UDB_DSI2_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4266;"	d
CYREG_UDB_DSI2_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4266;"	d
CYREG_UDB_DSI2_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4253;"	d
CYREG_UDB_DSI2_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4253;"	d
CYREG_UDB_DSI2_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4254;"	d
CYREG_UDB_DSI2_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4254;"	d
CYREG_UDB_DSI2_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4255;"	d
CYREG_UDB_DSI2_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4255;"	d
CYREG_UDB_DSI2_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4256;"	d
CYREG_UDB_DSI2_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4256;"	d
CYREG_UDB_DSI2_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4257;"	d
CYREG_UDB_DSI2_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4257;"	d
CYREG_UDB_DSI2_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4258;"	d
CYREG_UDB_DSI2_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4258;"	d
CYREG_UDB_DSI2_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4259;"	d
CYREG_UDB_DSI2_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4259;"	d
CYREG_UDB_DSI2_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4260;"	d
CYREG_UDB_DSI2_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4260;"	d
CYREG_UDB_DSI2_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4291;"	d
CYREG_UDB_DSI2_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4291;"	d
CYREG_UDB_DSI2_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4292;"	d
CYREG_UDB_DSI2_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4292;"	d
CYREG_UDB_DSI2_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4301;"	d
CYREG_UDB_DSI2_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4301;"	d
CYREG_UDB_DSI2_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4302;"	d
CYREG_UDB_DSI2_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4302;"	d
CYREG_UDB_DSI2_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4303;"	d
CYREG_UDB_DSI2_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4303;"	d
CYREG_UDB_DSI2_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4304;"	d
CYREG_UDB_DSI2_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4304;"	d
CYREG_UDB_DSI2_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4305;"	d
CYREG_UDB_DSI2_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4305;"	d
CYREG_UDB_DSI2_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4306;"	d
CYREG_UDB_DSI2_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4306;"	d
CYREG_UDB_DSI2_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4293;"	d
CYREG_UDB_DSI2_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4293;"	d
CYREG_UDB_DSI2_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4294;"	d
CYREG_UDB_DSI2_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4294;"	d
CYREG_UDB_DSI2_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4295;"	d
CYREG_UDB_DSI2_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4295;"	d
CYREG_UDB_DSI2_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4296;"	d
CYREG_UDB_DSI2_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4296;"	d
CYREG_UDB_DSI2_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4297;"	d
CYREG_UDB_DSI2_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4297;"	d
CYREG_UDB_DSI2_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4298;"	d
CYREG_UDB_DSI2_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4298;"	d
CYREG_UDB_DSI2_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4299;"	d
CYREG_UDB_DSI2_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4299;"	d
CYREG_UDB_DSI2_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4300;"	d
CYREG_UDB_DSI2_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4300;"	d
CYREG_UDB_DSI2_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4323;"	d
CYREG_UDB_DSI2_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4323;"	d
CYREG_UDB_DSI2_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4324;"	d
CYREG_UDB_DSI2_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4324;"	d
CYREG_UDB_DSI2_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4325;"	d
CYREG_UDB_DSI2_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4325;"	d
CYREG_UDB_DSI2_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4326;"	d
CYREG_UDB_DSI2_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4326;"	d
CYREG_UDB_DSI2_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4327;"	d
CYREG_UDB_DSI2_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4327;"	d
CYREG_UDB_DSI2_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4328;"	d
CYREG_UDB_DSI2_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4328;"	d
CYREG_UDB_DSI2_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4329;"	d
CYREG_UDB_DSI2_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4329;"	d
CYREG_UDB_DSI2_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4330;"	d
CYREG_UDB_DSI2_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4330;"	d
CYREG_UDB_DSI3_DSIINP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4517;"	d
CYREG_UDB_DSI3_DSIINP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4517;"	d
CYREG_UDB_DSI3_DSIINP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4518;"	d
CYREG_UDB_DSI3_DSIINP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4518;"	d
CYREG_UDB_DSI3_DSIINP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4519;"	d
CYREG_UDB_DSI3_DSIINP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4519;"	d
CYREG_UDB_DSI3_DSIINP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4520;"	d
CYREG_UDB_DSI3_DSIINP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4520;"	d
CYREG_UDB_DSI3_DSIINP4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4521;"	d
CYREG_UDB_DSI3_DSIINP4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4521;"	d
CYREG_UDB_DSI3_DSIINP5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4522;"	d
CYREG_UDB_DSI3_DSIINP5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4522;"	d
CYREG_UDB_DSI3_DSIOUTP0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4523;"	d
CYREG_UDB_DSI3_DSIOUTP0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4523;"	d
CYREG_UDB_DSI3_DSIOUTP1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4524;"	d
CYREG_UDB_DSI3_DSIOUTP1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4524;"	d
CYREG_UDB_DSI3_DSIOUTP2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4525;"	d
CYREG_UDB_DSI3_DSIOUTP2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4525;"	d
CYREG_UDB_DSI3_DSIOUTP3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4526;"	d
CYREG_UDB_DSI3_DSIOUTP3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4526;"	d
CYREG_UDB_DSI3_DSIOUTT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4527;"	d
CYREG_UDB_DSI3_DSIOUTT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4527;"	d
CYREG_UDB_DSI3_DSIOUTT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4528;"	d
CYREG_UDB_DSI3_DSIOUTT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4528;"	d
CYREG_UDB_DSI3_DSIOUTT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4529;"	d
CYREG_UDB_DSI3_DSIOUTT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4529;"	d
CYREG_UDB_DSI3_DSIOUTT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4530;"	d
CYREG_UDB_DSI3_DSIOUTT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4530;"	d
CYREG_UDB_DSI3_DSIOUTT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4531;"	d
CYREG_UDB_DSI3_DSIOUTT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4531;"	d
CYREG_UDB_DSI3_DSIOUTT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4532;"	d
CYREG_UDB_DSI3_DSIOUTT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4532;"	d
CYREG_UDB_DSI3_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4333;"	d
CYREG_UDB_DSI3_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4333;"	d
CYREG_UDB_DSI3_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4334;"	d
CYREG_UDB_DSI3_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4334;"	d
CYREG_UDB_DSI3_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4343;"	d
CYREG_UDB_DSI3_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4343;"	d
CYREG_UDB_DSI3_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4433;"	d
CYREG_UDB_DSI3_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	4433;"	d
CYREG_UDB_DSI3_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4434;"	d
CYREG_UDB_DSI3_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	4434;"	d
CYREG_UDB_DSI3_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4435;"	d
CYREG_UDB_DSI3_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	4435;"	d
CYREG_UDB_DSI3_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4436;"	d
CYREG_UDB_DSI3_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	4436;"	d
CYREG_UDB_DSI3_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4437;"	d
CYREG_UDB_DSI3_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	4437;"	d
CYREG_UDB_DSI3_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4438;"	d
CYREG_UDB_DSI3_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	4438;"	d
CYREG_UDB_DSI3_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4439;"	d
CYREG_UDB_DSI3_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	4439;"	d
CYREG_UDB_DSI3_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4440;"	d
CYREG_UDB_DSI3_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	4440;"	d
CYREG_UDB_DSI3_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4441;"	d
CYREG_UDB_DSI3_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	4441;"	d
CYREG_UDB_DSI3_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4442;"	d
CYREG_UDB_DSI3_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	4442;"	d
CYREG_UDB_DSI3_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4344;"	d
CYREG_UDB_DSI3_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4344;"	d
CYREG_UDB_DSI3_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4443;"	d
CYREG_UDB_DSI3_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	4443;"	d
CYREG_UDB_DSI3_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4444;"	d
CYREG_UDB_DSI3_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	4444;"	d
CYREG_UDB_DSI3_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4445;"	d
CYREG_UDB_DSI3_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	4445;"	d
CYREG_UDB_DSI3_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4446;"	d
CYREG_UDB_DSI3_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	4446;"	d
CYREG_UDB_DSI3_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4447;"	d
CYREG_UDB_DSI3_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	4447;"	d
CYREG_UDB_DSI3_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4448;"	d
CYREG_UDB_DSI3_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	4448;"	d
CYREG_UDB_DSI3_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4449;"	d
CYREG_UDB_DSI3_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	4449;"	d
CYREG_UDB_DSI3_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4450;"	d
CYREG_UDB_DSI3_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	4450;"	d
CYREG_UDB_DSI3_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4451;"	d
CYREG_UDB_DSI3_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	4451;"	d
CYREG_UDB_DSI3_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4452;"	d
CYREG_UDB_DSI3_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	4452;"	d
CYREG_UDB_DSI3_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4345;"	d
CYREG_UDB_DSI3_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4345;"	d
CYREG_UDB_DSI3_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4453;"	d
CYREG_UDB_DSI3_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	4453;"	d
CYREG_UDB_DSI3_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4454;"	d
CYREG_UDB_DSI3_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	4454;"	d
CYREG_UDB_DSI3_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4455;"	d
CYREG_UDB_DSI3_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	4455;"	d
CYREG_UDB_DSI3_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4456;"	d
CYREG_UDB_DSI3_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	4456;"	d
CYREG_UDB_DSI3_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4457;"	d
CYREG_UDB_DSI3_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	4457;"	d
CYREG_UDB_DSI3_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4458;"	d
CYREG_UDB_DSI3_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	4458;"	d
CYREG_UDB_DSI3_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4459;"	d
CYREG_UDB_DSI3_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	4459;"	d
CYREG_UDB_DSI3_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4460;"	d
CYREG_UDB_DSI3_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	4460;"	d
CYREG_UDB_DSI3_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4346;"	d
CYREG_UDB_DSI3_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4346;"	d
CYREG_UDB_DSI3_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4347;"	d
CYREG_UDB_DSI3_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4347;"	d
CYREG_UDB_DSI3_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4348;"	d
CYREG_UDB_DSI3_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4348;"	d
CYREG_UDB_DSI3_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4349;"	d
CYREG_UDB_DSI3_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	4349;"	d
CYREG_UDB_DSI3_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4350;"	d
CYREG_UDB_DSI3_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	4350;"	d
CYREG_UDB_DSI3_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4351;"	d
CYREG_UDB_DSI3_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	4351;"	d
CYREG_UDB_DSI3_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4352;"	d
CYREG_UDB_DSI3_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	4352;"	d
CYREG_UDB_DSI3_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4335;"	d
CYREG_UDB_DSI3_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4335;"	d
CYREG_UDB_DSI3_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4353;"	d
CYREG_UDB_DSI3_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	4353;"	d
CYREG_UDB_DSI3_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4354;"	d
CYREG_UDB_DSI3_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	4354;"	d
CYREG_UDB_DSI3_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4355;"	d
CYREG_UDB_DSI3_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	4355;"	d
CYREG_UDB_DSI3_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4356;"	d
CYREG_UDB_DSI3_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	4356;"	d
CYREG_UDB_DSI3_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4357;"	d
CYREG_UDB_DSI3_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	4357;"	d
CYREG_UDB_DSI3_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4358;"	d
CYREG_UDB_DSI3_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	4358;"	d
CYREG_UDB_DSI3_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4359;"	d
CYREG_UDB_DSI3_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	4359;"	d
CYREG_UDB_DSI3_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4360;"	d
CYREG_UDB_DSI3_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	4360;"	d
CYREG_UDB_DSI3_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4361;"	d
CYREG_UDB_DSI3_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	4361;"	d
CYREG_UDB_DSI3_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4362;"	d
CYREG_UDB_DSI3_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	4362;"	d
CYREG_UDB_DSI3_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4336;"	d
CYREG_UDB_DSI3_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4336;"	d
CYREG_UDB_DSI3_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4363;"	d
CYREG_UDB_DSI3_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	4363;"	d
CYREG_UDB_DSI3_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4364;"	d
CYREG_UDB_DSI3_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	4364;"	d
CYREG_UDB_DSI3_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4365;"	d
CYREG_UDB_DSI3_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	4365;"	d
CYREG_UDB_DSI3_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4366;"	d
CYREG_UDB_DSI3_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	4366;"	d
CYREG_UDB_DSI3_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4367;"	d
CYREG_UDB_DSI3_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	4367;"	d
CYREG_UDB_DSI3_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4368;"	d
CYREG_UDB_DSI3_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	4368;"	d
CYREG_UDB_DSI3_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4369;"	d
CYREG_UDB_DSI3_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	4369;"	d
CYREG_UDB_DSI3_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4370;"	d
CYREG_UDB_DSI3_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	4370;"	d
CYREG_UDB_DSI3_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4371;"	d
CYREG_UDB_DSI3_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	4371;"	d
CYREG_UDB_DSI3_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4372;"	d
CYREG_UDB_DSI3_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	4372;"	d
CYREG_UDB_DSI3_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4337;"	d
CYREG_UDB_DSI3_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4337;"	d
CYREG_UDB_DSI3_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4373;"	d
CYREG_UDB_DSI3_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	4373;"	d
CYREG_UDB_DSI3_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4374;"	d
CYREG_UDB_DSI3_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	4374;"	d
CYREG_UDB_DSI3_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4375;"	d
CYREG_UDB_DSI3_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	4375;"	d
CYREG_UDB_DSI3_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4376;"	d
CYREG_UDB_DSI3_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	4376;"	d
CYREG_UDB_DSI3_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4377;"	d
CYREG_UDB_DSI3_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	4377;"	d
CYREG_UDB_DSI3_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4378;"	d
CYREG_UDB_DSI3_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	4378;"	d
CYREG_UDB_DSI3_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4379;"	d
CYREG_UDB_DSI3_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	4379;"	d
CYREG_UDB_DSI3_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4380;"	d
CYREG_UDB_DSI3_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	4380;"	d
CYREG_UDB_DSI3_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4381;"	d
CYREG_UDB_DSI3_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	4381;"	d
CYREG_UDB_DSI3_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4382;"	d
CYREG_UDB_DSI3_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	4382;"	d
CYREG_UDB_DSI3_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4338;"	d
CYREG_UDB_DSI3_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4338;"	d
CYREG_UDB_DSI3_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4383;"	d
CYREG_UDB_DSI3_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	4383;"	d
CYREG_UDB_DSI3_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4384;"	d
CYREG_UDB_DSI3_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	4384;"	d
CYREG_UDB_DSI3_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4385;"	d
CYREG_UDB_DSI3_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	4385;"	d
CYREG_UDB_DSI3_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4386;"	d
CYREG_UDB_DSI3_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	4386;"	d
CYREG_UDB_DSI3_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4387;"	d
CYREG_UDB_DSI3_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	4387;"	d
CYREG_UDB_DSI3_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4388;"	d
CYREG_UDB_DSI3_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	4388;"	d
CYREG_UDB_DSI3_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4389;"	d
CYREG_UDB_DSI3_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	4389;"	d
CYREG_UDB_DSI3_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4390;"	d
CYREG_UDB_DSI3_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	4390;"	d
CYREG_UDB_DSI3_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4391;"	d
CYREG_UDB_DSI3_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	4391;"	d
CYREG_UDB_DSI3_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4392;"	d
CYREG_UDB_DSI3_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	4392;"	d
CYREG_UDB_DSI3_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4339;"	d
CYREG_UDB_DSI3_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4339;"	d
CYREG_UDB_DSI3_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4393;"	d
CYREG_UDB_DSI3_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	4393;"	d
CYREG_UDB_DSI3_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4394;"	d
CYREG_UDB_DSI3_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	4394;"	d
CYREG_UDB_DSI3_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4395;"	d
CYREG_UDB_DSI3_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	4395;"	d
CYREG_UDB_DSI3_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4396;"	d
CYREG_UDB_DSI3_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	4396;"	d
CYREG_UDB_DSI3_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4397;"	d
CYREG_UDB_DSI3_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	4397;"	d
CYREG_UDB_DSI3_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4398;"	d
CYREG_UDB_DSI3_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	4398;"	d
CYREG_UDB_DSI3_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4399;"	d
CYREG_UDB_DSI3_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	4399;"	d
CYREG_UDB_DSI3_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4400;"	d
CYREG_UDB_DSI3_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	4400;"	d
CYREG_UDB_DSI3_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4401;"	d
CYREG_UDB_DSI3_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	4401;"	d
CYREG_UDB_DSI3_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4402;"	d
CYREG_UDB_DSI3_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	4402;"	d
CYREG_UDB_DSI3_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4340;"	d
CYREG_UDB_DSI3_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4340;"	d
CYREG_UDB_DSI3_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4403;"	d
CYREG_UDB_DSI3_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	4403;"	d
CYREG_UDB_DSI3_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4404;"	d
CYREG_UDB_DSI3_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	4404;"	d
CYREG_UDB_DSI3_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4405;"	d
CYREG_UDB_DSI3_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	4405;"	d
CYREG_UDB_DSI3_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4406;"	d
CYREG_UDB_DSI3_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	4406;"	d
CYREG_UDB_DSI3_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4407;"	d
CYREG_UDB_DSI3_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	4407;"	d
CYREG_UDB_DSI3_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4408;"	d
CYREG_UDB_DSI3_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	4408;"	d
CYREG_UDB_DSI3_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4409;"	d
CYREG_UDB_DSI3_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	4409;"	d
CYREG_UDB_DSI3_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4410;"	d
CYREG_UDB_DSI3_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	4410;"	d
CYREG_UDB_DSI3_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4411;"	d
CYREG_UDB_DSI3_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	4411;"	d
CYREG_UDB_DSI3_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4412;"	d
CYREG_UDB_DSI3_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	4412;"	d
CYREG_UDB_DSI3_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4341;"	d
CYREG_UDB_DSI3_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4341;"	d
CYREG_UDB_DSI3_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4413;"	d
CYREG_UDB_DSI3_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	4413;"	d
CYREG_UDB_DSI3_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4414;"	d
CYREG_UDB_DSI3_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	4414;"	d
CYREG_UDB_DSI3_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4415;"	d
CYREG_UDB_DSI3_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	4415;"	d
CYREG_UDB_DSI3_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4416;"	d
CYREG_UDB_DSI3_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	4416;"	d
CYREG_UDB_DSI3_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4417;"	d
CYREG_UDB_DSI3_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	4417;"	d
CYREG_UDB_DSI3_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4418;"	d
CYREG_UDB_DSI3_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	4418;"	d
CYREG_UDB_DSI3_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4419;"	d
CYREG_UDB_DSI3_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	4419;"	d
CYREG_UDB_DSI3_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4420;"	d
CYREG_UDB_DSI3_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	4420;"	d
CYREG_UDB_DSI3_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4421;"	d
CYREG_UDB_DSI3_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	4421;"	d
CYREG_UDB_DSI3_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4422;"	d
CYREG_UDB_DSI3_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	4422;"	d
CYREG_UDB_DSI3_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4342;"	d
CYREG_UDB_DSI3_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4342;"	d
CYREG_UDB_DSI3_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4423;"	d
CYREG_UDB_DSI3_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	4423;"	d
CYREG_UDB_DSI3_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4424;"	d
CYREG_UDB_DSI3_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	4424;"	d
CYREG_UDB_DSI3_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4425;"	d
CYREG_UDB_DSI3_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	4425;"	d
CYREG_UDB_DSI3_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4426;"	d
CYREG_UDB_DSI3_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	4426;"	d
CYREG_UDB_DSI3_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4427;"	d
CYREG_UDB_DSI3_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	4427;"	d
CYREG_UDB_DSI3_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4428;"	d
CYREG_UDB_DSI3_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	4428;"	d
CYREG_UDB_DSI3_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4429;"	d
CYREG_UDB_DSI3_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	4429;"	d
CYREG_UDB_DSI3_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4430;"	d
CYREG_UDB_DSI3_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	4430;"	d
CYREG_UDB_DSI3_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4431;"	d
CYREG_UDB_DSI3_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	4431;"	d
CYREG_UDB_DSI3_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4432;"	d
CYREG_UDB_DSI3_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	4432;"	d
CYREG_UDB_DSI3_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4477;"	d
CYREG_UDB_DSI3_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4477;"	d
CYREG_UDB_DSI3_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4478;"	d
CYREG_UDB_DSI3_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4478;"	d
CYREG_UDB_DSI3_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4487;"	d
CYREG_UDB_DSI3_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4487;"	d
CYREG_UDB_DSI3_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4488;"	d
CYREG_UDB_DSI3_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4488;"	d
CYREG_UDB_DSI3_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4489;"	d
CYREG_UDB_DSI3_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4489;"	d
CYREG_UDB_DSI3_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4490;"	d
CYREG_UDB_DSI3_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4490;"	d
CYREG_UDB_DSI3_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4491;"	d
CYREG_UDB_DSI3_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4491;"	d
CYREG_UDB_DSI3_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4492;"	d
CYREG_UDB_DSI3_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4492;"	d
CYREG_UDB_DSI3_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4493;"	d
CYREG_UDB_DSI3_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	4493;"	d
CYREG_UDB_DSI3_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4494;"	d
CYREG_UDB_DSI3_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	4494;"	d
CYREG_UDB_DSI3_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4495;"	d
CYREG_UDB_DSI3_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	4495;"	d
CYREG_UDB_DSI3_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4496;"	d
CYREG_UDB_DSI3_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	4496;"	d
CYREG_UDB_DSI3_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4479;"	d
CYREG_UDB_DSI3_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4479;"	d
CYREG_UDB_DSI3_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4497;"	d
CYREG_UDB_DSI3_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	4497;"	d
CYREG_UDB_DSI3_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4498;"	d
CYREG_UDB_DSI3_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	4498;"	d
CYREG_UDB_DSI3_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4499;"	d
CYREG_UDB_DSI3_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	4499;"	d
CYREG_UDB_DSI3_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4500;"	d
CYREG_UDB_DSI3_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	4500;"	d
CYREG_UDB_DSI3_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4480;"	d
CYREG_UDB_DSI3_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4480;"	d
CYREG_UDB_DSI3_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4481;"	d
CYREG_UDB_DSI3_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4481;"	d
CYREG_UDB_DSI3_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4482;"	d
CYREG_UDB_DSI3_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4482;"	d
CYREG_UDB_DSI3_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4483;"	d
CYREG_UDB_DSI3_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4483;"	d
CYREG_UDB_DSI3_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4484;"	d
CYREG_UDB_DSI3_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4484;"	d
CYREG_UDB_DSI3_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4485;"	d
CYREG_UDB_DSI3_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4485;"	d
CYREG_UDB_DSI3_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4486;"	d
CYREG_UDB_DSI3_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4486;"	d
CYREG_UDB_DSI3_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4461;"	d
CYREG_UDB_DSI3_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4461;"	d
CYREG_UDB_DSI3_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4462;"	d
CYREG_UDB_DSI3_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4462;"	d
CYREG_UDB_DSI3_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4471;"	d
CYREG_UDB_DSI3_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4471;"	d
CYREG_UDB_DSI3_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4472;"	d
CYREG_UDB_DSI3_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4472;"	d
CYREG_UDB_DSI3_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4473;"	d
CYREG_UDB_DSI3_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4473;"	d
CYREG_UDB_DSI3_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4474;"	d
CYREG_UDB_DSI3_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4474;"	d
CYREG_UDB_DSI3_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4475;"	d
CYREG_UDB_DSI3_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4475;"	d
CYREG_UDB_DSI3_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4476;"	d
CYREG_UDB_DSI3_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4476;"	d
CYREG_UDB_DSI3_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4463;"	d
CYREG_UDB_DSI3_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4463;"	d
CYREG_UDB_DSI3_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4464;"	d
CYREG_UDB_DSI3_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4464;"	d
CYREG_UDB_DSI3_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4465;"	d
CYREG_UDB_DSI3_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4465;"	d
CYREG_UDB_DSI3_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4466;"	d
CYREG_UDB_DSI3_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4466;"	d
CYREG_UDB_DSI3_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4467;"	d
CYREG_UDB_DSI3_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4467;"	d
CYREG_UDB_DSI3_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4468;"	d
CYREG_UDB_DSI3_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4468;"	d
CYREG_UDB_DSI3_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4469;"	d
CYREG_UDB_DSI3_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4469;"	d
CYREG_UDB_DSI3_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4470;"	d
CYREG_UDB_DSI3_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4470;"	d
CYREG_UDB_DSI3_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4501;"	d
CYREG_UDB_DSI3_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4501;"	d
CYREG_UDB_DSI3_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4502;"	d
CYREG_UDB_DSI3_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4502;"	d
CYREG_UDB_DSI3_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4511;"	d
CYREG_UDB_DSI3_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4511;"	d
CYREG_UDB_DSI3_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4512;"	d
CYREG_UDB_DSI3_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4512;"	d
CYREG_UDB_DSI3_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4513;"	d
CYREG_UDB_DSI3_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4513;"	d
CYREG_UDB_DSI3_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4514;"	d
CYREG_UDB_DSI3_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4514;"	d
CYREG_UDB_DSI3_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4515;"	d
CYREG_UDB_DSI3_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4515;"	d
CYREG_UDB_DSI3_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4516;"	d
CYREG_UDB_DSI3_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	4516;"	d
CYREG_UDB_DSI3_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4503;"	d
CYREG_UDB_DSI3_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4503;"	d
CYREG_UDB_DSI3_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4504;"	d
CYREG_UDB_DSI3_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4504;"	d
CYREG_UDB_DSI3_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4505;"	d
CYREG_UDB_DSI3_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4505;"	d
CYREG_UDB_DSI3_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4506;"	d
CYREG_UDB_DSI3_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4506;"	d
CYREG_UDB_DSI3_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4507;"	d
CYREG_UDB_DSI3_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4507;"	d
CYREG_UDB_DSI3_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4508;"	d
CYREG_UDB_DSI3_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4508;"	d
CYREG_UDB_DSI3_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4509;"	d
CYREG_UDB_DSI3_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4509;"	d
CYREG_UDB_DSI3_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4510;"	d
CYREG_UDB_DSI3_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4510;"	d
CYREG_UDB_DSI3_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4533;"	d
CYREG_UDB_DSI3_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4533;"	d
CYREG_UDB_DSI3_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4534;"	d
CYREG_UDB_DSI3_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4534;"	d
CYREG_UDB_DSI3_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4535;"	d
CYREG_UDB_DSI3_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4535;"	d
CYREG_UDB_DSI3_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4536;"	d
CYREG_UDB_DSI3_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4536;"	d
CYREG_UDB_DSI3_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4537;"	d
CYREG_UDB_DSI3_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4537;"	d
CYREG_UDB_DSI3_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4538;"	d
CYREG_UDB_DSI3_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4538;"	d
CYREG_UDB_DSI3_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4539;"	d
CYREG_UDB_DSI3_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4539;"	d
CYREG_UDB_DSI3_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4540;"	d
CYREG_UDB_DSI3_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4540;"	d
CYREG_UDB_INT_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5107;"	d
CYREG_UDB_INT_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5107;"	d
CYREG_UDB_P0_ROUTE_DPIN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3335;"	d
CYREG_UDB_P0_ROUTE_DPIN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3335;"	d
CYREG_UDB_P0_ROUTE_DPIN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3336;"	d
CYREG_UDB_P0_ROUTE_DPIN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3336;"	d
CYREG_UDB_P0_ROUTE_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3135;"	d
CYREG_UDB_P0_ROUTE_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3135;"	d
CYREG_UDB_P0_ROUTE_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3138;"	d
CYREG_UDB_P0_ROUTE_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3138;"	d
CYREG_UDB_P0_ROUTE_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3147;"	d
CYREG_UDB_P0_ROUTE_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3147;"	d
CYREG_UDB_P0_ROUTE_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3237;"	d
CYREG_UDB_P0_ROUTE_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	3237;"	d
CYREG_UDB_P0_ROUTE_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3238;"	d
CYREG_UDB_P0_ROUTE_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	3238;"	d
CYREG_UDB_P0_ROUTE_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3239;"	d
CYREG_UDB_P0_ROUTE_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	3239;"	d
CYREG_UDB_P0_ROUTE_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3240;"	d
CYREG_UDB_P0_ROUTE_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	3240;"	d
CYREG_UDB_P0_ROUTE_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3241;"	d
CYREG_UDB_P0_ROUTE_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	3241;"	d
CYREG_UDB_P0_ROUTE_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3242;"	d
CYREG_UDB_P0_ROUTE_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	3242;"	d
CYREG_UDB_P0_ROUTE_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3243;"	d
CYREG_UDB_P0_ROUTE_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	3243;"	d
CYREG_UDB_P0_ROUTE_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3244;"	d
CYREG_UDB_P0_ROUTE_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	3244;"	d
CYREG_UDB_P0_ROUTE_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3245;"	d
CYREG_UDB_P0_ROUTE_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	3245;"	d
CYREG_UDB_P0_ROUTE_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3246;"	d
CYREG_UDB_P0_ROUTE_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	3246;"	d
CYREG_UDB_P0_ROUTE_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3148;"	d
CYREG_UDB_P0_ROUTE_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3148;"	d
CYREG_UDB_P0_ROUTE_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3247;"	d
CYREG_UDB_P0_ROUTE_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	3247;"	d
CYREG_UDB_P0_ROUTE_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3248;"	d
CYREG_UDB_P0_ROUTE_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	3248;"	d
CYREG_UDB_P0_ROUTE_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3249;"	d
CYREG_UDB_P0_ROUTE_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	3249;"	d
CYREG_UDB_P0_ROUTE_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3250;"	d
CYREG_UDB_P0_ROUTE_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	3250;"	d
CYREG_UDB_P0_ROUTE_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3251;"	d
CYREG_UDB_P0_ROUTE_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	3251;"	d
CYREG_UDB_P0_ROUTE_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3252;"	d
CYREG_UDB_P0_ROUTE_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	3252;"	d
CYREG_UDB_P0_ROUTE_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3253;"	d
CYREG_UDB_P0_ROUTE_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	3253;"	d
CYREG_UDB_P0_ROUTE_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3254;"	d
CYREG_UDB_P0_ROUTE_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	3254;"	d
CYREG_UDB_P0_ROUTE_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3255;"	d
CYREG_UDB_P0_ROUTE_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	3255;"	d
CYREG_UDB_P0_ROUTE_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3256;"	d
CYREG_UDB_P0_ROUTE_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	3256;"	d
CYREG_UDB_P0_ROUTE_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3149;"	d
CYREG_UDB_P0_ROUTE_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3149;"	d
CYREG_UDB_P0_ROUTE_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3257;"	d
CYREG_UDB_P0_ROUTE_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	3257;"	d
CYREG_UDB_P0_ROUTE_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3258;"	d
CYREG_UDB_P0_ROUTE_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	3258;"	d
CYREG_UDB_P0_ROUTE_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3259;"	d
CYREG_UDB_P0_ROUTE_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	3259;"	d
CYREG_UDB_P0_ROUTE_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3260;"	d
CYREG_UDB_P0_ROUTE_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	3260;"	d
CYREG_UDB_P0_ROUTE_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3261;"	d
CYREG_UDB_P0_ROUTE_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	3261;"	d
CYREG_UDB_P0_ROUTE_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3262;"	d
CYREG_UDB_P0_ROUTE_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	3262;"	d
CYREG_UDB_P0_ROUTE_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3263;"	d
CYREG_UDB_P0_ROUTE_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	3263;"	d
CYREG_UDB_P0_ROUTE_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3264;"	d
CYREG_UDB_P0_ROUTE_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	3264;"	d
CYREG_UDB_P0_ROUTE_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3150;"	d
CYREG_UDB_P0_ROUTE_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3150;"	d
CYREG_UDB_P0_ROUTE_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3151;"	d
CYREG_UDB_P0_ROUTE_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3151;"	d
CYREG_UDB_P0_ROUTE_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3152;"	d
CYREG_UDB_P0_ROUTE_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3152;"	d
CYREG_UDB_P0_ROUTE_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3153;"	d
CYREG_UDB_P0_ROUTE_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3153;"	d
CYREG_UDB_P0_ROUTE_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3154;"	d
CYREG_UDB_P0_ROUTE_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3154;"	d
CYREG_UDB_P0_ROUTE_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3155;"	d
CYREG_UDB_P0_ROUTE_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3155;"	d
CYREG_UDB_P0_ROUTE_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3156;"	d
CYREG_UDB_P0_ROUTE_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3156;"	d
CYREG_UDB_P0_ROUTE_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3139;"	d
CYREG_UDB_P0_ROUTE_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3139;"	d
CYREG_UDB_P0_ROUTE_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3157;"	d
CYREG_UDB_P0_ROUTE_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3157;"	d
CYREG_UDB_P0_ROUTE_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3158;"	d
CYREG_UDB_P0_ROUTE_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3158;"	d
CYREG_UDB_P0_ROUTE_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3159;"	d
CYREG_UDB_P0_ROUTE_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3159;"	d
CYREG_UDB_P0_ROUTE_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3160;"	d
CYREG_UDB_P0_ROUTE_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3160;"	d
CYREG_UDB_P0_ROUTE_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3161;"	d
CYREG_UDB_P0_ROUTE_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3161;"	d
CYREG_UDB_P0_ROUTE_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3162;"	d
CYREG_UDB_P0_ROUTE_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3162;"	d
CYREG_UDB_P0_ROUTE_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3163;"	d
CYREG_UDB_P0_ROUTE_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3163;"	d
CYREG_UDB_P0_ROUTE_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3164;"	d
CYREG_UDB_P0_ROUTE_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3164;"	d
CYREG_UDB_P0_ROUTE_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3165;"	d
CYREG_UDB_P0_ROUTE_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3165;"	d
CYREG_UDB_P0_ROUTE_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3166;"	d
CYREG_UDB_P0_ROUTE_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3166;"	d
CYREG_UDB_P0_ROUTE_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3140;"	d
CYREG_UDB_P0_ROUTE_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3140;"	d
CYREG_UDB_P0_ROUTE_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3167;"	d
CYREG_UDB_P0_ROUTE_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3167;"	d
CYREG_UDB_P0_ROUTE_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3168;"	d
CYREG_UDB_P0_ROUTE_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3168;"	d
CYREG_UDB_P0_ROUTE_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3169;"	d
CYREG_UDB_P0_ROUTE_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	3169;"	d
CYREG_UDB_P0_ROUTE_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3170;"	d
CYREG_UDB_P0_ROUTE_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	3170;"	d
CYREG_UDB_P0_ROUTE_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3171;"	d
CYREG_UDB_P0_ROUTE_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	3171;"	d
CYREG_UDB_P0_ROUTE_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3172;"	d
CYREG_UDB_P0_ROUTE_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	3172;"	d
CYREG_UDB_P0_ROUTE_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3173;"	d
CYREG_UDB_P0_ROUTE_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	3173;"	d
CYREG_UDB_P0_ROUTE_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3174;"	d
CYREG_UDB_P0_ROUTE_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	3174;"	d
CYREG_UDB_P0_ROUTE_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3175;"	d
CYREG_UDB_P0_ROUTE_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	3175;"	d
CYREG_UDB_P0_ROUTE_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3176;"	d
CYREG_UDB_P0_ROUTE_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	3176;"	d
CYREG_UDB_P0_ROUTE_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3141;"	d
CYREG_UDB_P0_ROUTE_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3141;"	d
CYREG_UDB_P0_ROUTE_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3177;"	d
CYREG_UDB_P0_ROUTE_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	3177;"	d
CYREG_UDB_P0_ROUTE_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3178;"	d
CYREG_UDB_P0_ROUTE_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	3178;"	d
CYREG_UDB_P0_ROUTE_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3179;"	d
CYREG_UDB_P0_ROUTE_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	3179;"	d
CYREG_UDB_P0_ROUTE_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3180;"	d
CYREG_UDB_P0_ROUTE_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	3180;"	d
CYREG_UDB_P0_ROUTE_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3181;"	d
CYREG_UDB_P0_ROUTE_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	3181;"	d
CYREG_UDB_P0_ROUTE_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3182;"	d
CYREG_UDB_P0_ROUTE_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	3182;"	d
CYREG_UDB_P0_ROUTE_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3183;"	d
CYREG_UDB_P0_ROUTE_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	3183;"	d
CYREG_UDB_P0_ROUTE_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3184;"	d
CYREG_UDB_P0_ROUTE_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	3184;"	d
CYREG_UDB_P0_ROUTE_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3185;"	d
CYREG_UDB_P0_ROUTE_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	3185;"	d
CYREG_UDB_P0_ROUTE_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3186;"	d
CYREG_UDB_P0_ROUTE_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	3186;"	d
CYREG_UDB_P0_ROUTE_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3142;"	d
CYREG_UDB_P0_ROUTE_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3142;"	d
CYREG_UDB_P0_ROUTE_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3187;"	d
CYREG_UDB_P0_ROUTE_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	3187;"	d
CYREG_UDB_P0_ROUTE_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3188;"	d
CYREG_UDB_P0_ROUTE_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	3188;"	d
CYREG_UDB_P0_ROUTE_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3189;"	d
CYREG_UDB_P0_ROUTE_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	3189;"	d
CYREG_UDB_P0_ROUTE_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3190;"	d
CYREG_UDB_P0_ROUTE_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	3190;"	d
CYREG_UDB_P0_ROUTE_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3191;"	d
CYREG_UDB_P0_ROUTE_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	3191;"	d
CYREG_UDB_P0_ROUTE_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3192;"	d
CYREG_UDB_P0_ROUTE_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	3192;"	d
CYREG_UDB_P0_ROUTE_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3193;"	d
CYREG_UDB_P0_ROUTE_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	3193;"	d
CYREG_UDB_P0_ROUTE_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3194;"	d
CYREG_UDB_P0_ROUTE_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	3194;"	d
CYREG_UDB_P0_ROUTE_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3195;"	d
CYREG_UDB_P0_ROUTE_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	3195;"	d
CYREG_UDB_P0_ROUTE_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3196;"	d
CYREG_UDB_P0_ROUTE_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	3196;"	d
CYREG_UDB_P0_ROUTE_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3143;"	d
CYREG_UDB_P0_ROUTE_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3143;"	d
CYREG_UDB_P0_ROUTE_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3197;"	d
CYREG_UDB_P0_ROUTE_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	3197;"	d
CYREG_UDB_P0_ROUTE_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3198;"	d
CYREG_UDB_P0_ROUTE_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	3198;"	d
CYREG_UDB_P0_ROUTE_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3199;"	d
CYREG_UDB_P0_ROUTE_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	3199;"	d
CYREG_UDB_P0_ROUTE_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3200;"	d
CYREG_UDB_P0_ROUTE_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	3200;"	d
CYREG_UDB_P0_ROUTE_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3201;"	d
CYREG_UDB_P0_ROUTE_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	3201;"	d
CYREG_UDB_P0_ROUTE_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3202;"	d
CYREG_UDB_P0_ROUTE_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	3202;"	d
CYREG_UDB_P0_ROUTE_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3203;"	d
CYREG_UDB_P0_ROUTE_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	3203;"	d
CYREG_UDB_P0_ROUTE_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3204;"	d
CYREG_UDB_P0_ROUTE_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	3204;"	d
CYREG_UDB_P0_ROUTE_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3205;"	d
CYREG_UDB_P0_ROUTE_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	3205;"	d
CYREG_UDB_P0_ROUTE_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3206;"	d
CYREG_UDB_P0_ROUTE_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	3206;"	d
CYREG_UDB_P0_ROUTE_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3144;"	d
CYREG_UDB_P0_ROUTE_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3144;"	d
CYREG_UDB_P0_ROUTE_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3207;"	d
CYREG_UDB_P0_ROUTE_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	3207;"	d
CYREG_UDB_P0_ROUTE_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3208;"	d
CYREG_UDB_P0_ROUTE_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	3208;"	d
CYREG_UDB_P0_ROUTE_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3209;"	d
CYREG_UDB_P0_ROUTE_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	3209;"	d
CYREG_UDB_P0_ROUTE_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3210;"	d
CYREG_UDB_P0_ROUTE_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	3210;"	d
CYREG_UDB_P0_ROUTE_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3211;"	d
CYREG_UDB_P0_ROUTE_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	3211;"	d
CYREG_UDB_P0_ROUTE_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3212;"	d
CYREG_UDB_P0_ROUTE_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	3212;"	d
CYREG_UDB_P0_ROUTE_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3213;"	d
CYREG_UDB_P0_ROUTE_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	3213;"	d
CYREG_UDB_P0_ROUTE_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3214;"	d
CYREG_UDB_P0_ROUTE_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	3214;"	d
CYREG_UDB_P0_ROUTE_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3215;"	d
CYREG_UDB_P0_ROUTE_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	3215;"	d
CYREG_UDB_P0_ROUTE_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3216;"	d
CYREG_UDB_P0_ROUTE_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	3216;"	d
CYREG_UDB_P0_ROUTE_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3145;"	d
CYREG_UDB_P0_ROUTE_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3145;"	d
CYREG_UDB_P0_ROUTE_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3217;"	d
CYREG_UDB_P0_ROUTE_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	3217;"	d
CYREG_UDB_P0_ROUTE_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3218;"	d
CYREG_UDB_P0_ROUTE_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	3218;"	d
CYREG_UDB_P0_ROUTE_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3219;"	d
CYREG_UDB_P0_ROUTE_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	3219;"	d
CYREG_UDB_P0_ROUTE_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3220;"	d
CYREG_UDB_P0_ROUTE_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	3220;"	d
CYREG_UDB_P0_ROUTE_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3221;"	d
CYREG_UDB_P0_ROUTE_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	3221;"	d
CYREG_UDB_P0_ROUTE_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3222;"	d
CYREG_UDB_P0_ROUTE_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	3222;"	d
CYREG_UDB_P0_ROUTE_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3223;"	d
CYREG_UDB_P0_ROUTE_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	3223;"	d
CYREG_UDB_P0_ROUTE_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3224;"	d
CYREG_UDB_P0_ROUTE_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	3224;"	d
CYREG_UDB_P0_ROUTE_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3225;"	d
CYREG_UDB_P0_ROUTE_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	3225;"	d
CYREG_UDB_P0_ROUTE_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3226;"	d
CYREG_UDB_P0_ROUTE_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	3226;"	d
CYREG_UDB_P0_ROUTE_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3146;"	d
CYREG_UDB_P0_ROUTE_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3146;"	d
CYREG_UDB_P0_ROUTE_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3227;"	d
CYREG_UDB_P0_ROUTE_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	3227;"	d
CYREG_UDB_P0_ROUTE_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3228;"	d
CYREG_UDB_P0_ROUTE_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	3228;"	d
CYREG_UDB_P0_ROUTE_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3229;"	d
CYREG_UDB_P0_ROUTE_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	3229;"	d
CYREG_UDB_P0_ROUTE_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3230;"	d
CYREG_UDB_P0_ROUTE_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	3230;"	d
CYREG_UDB_P0_ROUTE_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3231;"	d
CYREG_UDB_P0_ROUTE_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	3231;"	d
CYREG_UDB_P0_ROUTE_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3232;"	d
CYREG_UDB_P0_ROUTE_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	3232;"	d
CYREG_UDB_P0_ROUTE_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3233;"	d
CYREG_UDB_P0_ROUTE_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	3233;"	d
CYREG_UDB_P0_ROUTE_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3234;"	d
CYREG_UDB_P0_ROUTE_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	3234;"	d
CYREG_UDB_P0_ROUTE_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3235;"	d
CYREG_UDB_P0_ROUTE_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	3235;"	d
CYREG_UDB_P0_ROUTE_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3236;"	d
CYREG_UDB_P0_ROUTE_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	3236;"	d
CYREG_UDB_P0_ROUTE_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3283;"	d
CYREG_UDB_P0_ROUTE_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3283;"	d
CYREG_UDB_P0_ROUTE_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3286;"	d
CYREG_UDB_P0_ROUTE_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3286;"	d
CYREG_UDB_P0_ROUTE_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3295;"	d
CYREG_UDB_P0_ROUTE_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3295;"	d
CYREG_UDB_P0_ROUTE_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3296;"	d
CYREG_UDB_P0_ROUTE_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3296;"	d
CYREG_UDB_P0_ROUTE_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3297;"	d
CYREG_UDB_P0_ROUTE_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3297;"	d
CYREG_UDB_P0_ROUTE_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3298;"	d
CYREG_UDB_P0_ROUTE_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3298;"	d
CYREG_UDB_P0_ROUTE_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3299;"	d
CYREG_UDB_P0_ROUTE_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3299;"	d
CYREG_UDB_P0_ROUTE_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3300;"	d
CYREG_UDB_P0_ROUTE_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3300;"	d
CYREG_UDB_P0_ROUTE_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3301;"	d
CYREG_UDB_P0_ROUTE_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3301;"	d
CYREG_UDB_P0_ROUTE_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3302;"	d
CYREG_UDB_P0_ROUTE_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3302;"	d
CYREG_UDB_P0_ROUTE_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3303;"	d
CYREG_UDB_P0_ROUTE_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3303;"	d
CYREG_UDB_P0_ROUTE_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3304;"	d
CYREG_UDB_P0_ROUTE_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3304;"	d
CYREG_UDB_P0_ROUTE_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3287;"	d
CYREG_UDB_P0_ROUTE_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3287;"	d
CYREG_UDB_P0_ROUTE_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3305;"	d
CYREG_UDB_P0_ROUTE_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3305;"	d
CYREG_UDB_P0_ROUTE_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3306;"	d
CYREG_UDB_P0_ROUTE_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3306;"	d
CYREG_UDB_P0_ROUTE_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3307;"	d
CYREG_UDB_P0_ROUTE_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3307;"	d
CYREG_UDB_P0_ROUTE_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3308;"	d
CYREG_UDB_P0_ROUTE_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3308;"	d
CYREG_UDB_P0_ROUTE_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3288;"	d
CYREG_UDB_P0_ROUTE_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3288;"	d
CYREG_UDB_P0_ROUTE_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3289;"	d
CYREG_UDB_P0_ROUTE_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3289;"	d
CYREG_UDB_P0_ROUTE_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3290;"	d
CYREG_UDB_P0_ROUTE_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3290;"	d
CYREG_UDB_P0_ROUTE_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3291;"	d
CYREG_UDB_P0_ROUTE_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3291;"	d
CYREG_UDB_P0_ROUTE_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3292;"	d
CYREG_UDB_P0_ROUTE_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3292;"	d
CYREG_UDB_P0_ROUTE_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3293;"	d
CYREG_UDB_P0_ROUTE_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3293;"	d
CYREG_UDB_P0_ROUTE_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3294;"	d
CYREG_UDB_P0_ROUTE_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3294;"	d
CYREG_UDB_P0_ROUTE_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3265;"	d
CYREG_UDB_P0_ROUTE_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3265;"	d
CYREG_UDB_P0_ROUTE_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3268;"	d
CYREG_UDB_P0_ROUTE_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3268;"	d
CYREG_UDB_P0_ROUTE_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3277;"	d
CYREG_UDB_P0_ROUTE_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3277;"	d
CYREG_UDB_P0_ROUTE_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3278;"	d
CYREG_UDB_P0_ROUTE_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3278;"	d
CYREG_UDB_P0_ROUTE_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3279;"	d
CYREG_UDB_P0_ROUTE_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3279;"	d
CYREG_UDB_P0_ROUTE_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3280;"	d
CYREG_UDB_P0_ROUTE_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3280;"	d
CYREG_UDB_P0_ROUTE_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3281;"	d
CYREG_UDB_P0_ROUTE_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3281;"	d
CYREG_UDB_P0_ROUTE_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3282;"	d
CYREG_UDB_P0_ROUTE_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3282;"	d
CYREG_UDB_P0_ROUTE_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3269;"	d
CYREG_UDB_P0_ROUTE_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3269;"	d
CYREG_UDB_P0_ROUTE_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3270;"	d
CYREG_UDB_P0_ROUTE_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3270;"	d
CYREG_UDB_P0_ROUTE_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3271;"	d
CYREG_UDB_P0_ROUTE_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3271;"	d
CYREG_UDB_P0_ROUTE_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3272;"	d
CYREG_UDB_P0_ROUTE_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3272;"	d
CYREG_UDB_P0_ROUTE_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3273;"	d
CYREG_UDB_P0_ROUTE_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3273;"	d
CYREG_UDB_P0_ROUTE_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3274;"	d
CYREG_UDB_P0_ROUTE_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3274;"	d
CYREG_UDB_P0_ROUTE_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3275;"	d
CYREG_UDB_P0_ROUTE_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3275;"	d
CYREG_UDB_P0_ROUTE_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3276;"	d
CYREG_UDB_P0_ROUTE_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3276;"	d
CYREG_UDB_P0_ROUTE_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3309;"	d
CYREG_UDB_P0_ROUTE_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3309;"	d
CYREG_UDB_P0_ROUTE_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3310;"	d
CYREG_UDB_P0_ROUTE_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3310;"	d
CYREG_UDB_P0_ROUTE_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3319;"	d
CYREG_UDB_P0_ROUTE_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3319;"	d
CYREG_UDB_P0_ROUTE_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3320;"	d
CYREG_UDB_P0_ROUTE_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3320;"	d
CYREG_UDB_P0_ROUTE_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3321;"	d
CYREG_UDB_P0_ROUTE_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3321;"	d
CYREG_UDB_P0_ROUTE_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3322;"	d
CYREG_UDB_P0_ROUTE_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3322;"	d
CYREG_UDB_P0_ROUTE_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3323;"	d
CYREG_UDB_P0_ROUTE_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3323;"	d
CYREG_UDB_P0_ROUTE_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3324;"	d
CYREG_UDB_P0_ROUTE_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3324;"	d
CYREG_UDB_P0_ROUTE_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3311;"	d
CYREG_UDB_P0_ROUTE_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3311;"	d
CYREG_UDB_P0_ROUTE_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3312;"	d
CYREG_UDB_P0_ROUTE_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3312;"	d
CYREG_UDB_P0_ROUTE_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3313;"	d
CYREG_UDB_P0_ROUTE_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3313;"	d
CYREG_UDB_P0_ROUTE_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3314;"	d
CYREG_UDB_P0_ROUTE_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3314;"	d
CYREG_UDB_P0_ROUTE_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3315;"	d
CYREG_UDB_P0_ROUTE_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3315;"	d
CYREG_UDB_P0_ROUTE_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3316;"	d
CYREG_UDB_P0_ROUTE_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3316;"	d
CYREG_UDB_P0_ROUTE_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3317;"	d
CYREG_UDB_P0_ROUTE_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3317;"	d
CYREG_UDB_P0_ROUTE_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3318;"	d
CYREG_UDB_P0_ROUTE_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3318;"	d
CYREG_UDB_P0_ROUTE_PLD0IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3325;"	d
CYREG_UDB_P0_ROUTE_PLD0IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3325;"	d
CYREG_UDB_P0_ROUTE_PLD0IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3330;"	d
CYREG_UDB_P0_ROUTE_PLD0IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3330;"	d
CYREG_UDB_P0_ROUTE_PLD0IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3331;"	d
CYREG_UDB_P0_ROUTE_PLD0IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3331;"	d
CYREG_UDB_P0_ROUTE_PLD1IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3332;"	d
CYREG_UDB_P0_ROUTE_PLD1IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3332;"	d
CYREG_UDB_P0_ROUTE_PLD1IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3333;"	d
CYREG_UDB_P0_ROUTE_PLD1IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3333;"	d
CYREG_UDB_P0_ROUTE_PLD1IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3334;"	d
CYREG_UDB_P0_ROUTE_PLD1IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3334;"	d
CYREG_UDB_P0_ROUTE_RCIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3343;"	d
CYREG_UDB_P0_ROUTE_RCIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3343;"	d
CYREG_UDB_P0_ROUTE_SCIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3341;"	d
CYREG_UDB_P0_ROUTE_SCIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3341;"	d
CYREG_UDB_P0_ROUTE_SCIOIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3342;"	d
CYREG_UDB_P0_ROUTE_SCIOIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3342;"	d
CYREG_UDB_P0_ROUTE_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3344;"	d
CYREG_UDB_P0_ROUTE_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3344;"	d
CYREG_UDB_P0_ROUTE_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3349;"	d
CYREG_UDB_P0_ROUTE_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3349;"	d
CYREG_UDB_P0_ROUTE_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3350;"	d
CYREG_UDB_P0_ROUTE_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3350;"	d
CYREG_UDB_P0_ROUTE_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3351;"	d
CYREG_UDB_P0_ROUTE_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3351;"	d
CYREG_UDB_P0_ROUTE_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3352;"	d
CYREG_UDB_P0_ROUTE_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3352;"	d
CYREG_UDB_P0_ROUTE_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3353;"	d
CYREG_UDB_P0_ROUTE_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3353;"	d
CYREG_UDB_P0_ROUTE_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3354;"	d
CYREG_UDB_P0_ROUTE_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3354;"	d
CYREG_UDB_P0_ROUTE_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3355;"	d
CYREG_UDB_P0_ROUTE_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3355;"	d
CYREG_UDB_P0_U0_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2403;"	d
CYREG_UDB_P0_U0_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2403;"	d
CYREG_UDB_P0_U0_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2424;"	d
CYREG_UDB_P0_U0_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2424;"	d
CYREG_UDB_P0_U0_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2643;"	d
CYREG_UDB_P0_U0_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	2643;"	d
CYREG_UDB_P0_U0_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2646;"	d
CYREG_UDB_P0_U0_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	2646;"	d
CYREG_UDB_P0_U0_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2647;"	d
CYREG_UDB_P0_U0_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	2647;"	d
CYREG_UDB_P0_U0_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2676;"	d
CYREG_UDB_P0_U0_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	2676;"	d
CYREG_UDB_P0_U0_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2701;"	d
CYREG_UDB_P0_U0_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	2701;"	d
CYREG_UDB_P0_U0_CFG15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2732;"	d
CYREG_UDB_P0_U0_CFG15	.\Design02.cydsn\codegentemp\cydevice_trm.h	2732;"	d
CYREG_UDB_P0_U0_CFG16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2761;"	d
CYREG_UDB_P0_U0_CFG16	.\Design02.cydsn\codegentemp\cydevice_trm.h	2761;"	d
CYREG_UDB_P0_U0_CFG17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2794;"	d
CYREG_UDB_P0_U0_CFG17	.\Design02.cydsn\codegentemp\cydevice_trm.h	2794;"	d
CYREG_UDB_P0_U0_CFG18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2809;"	d
CYREG_UDB_P0_U0_CFG18	.\Design02.cydsn\codegentemp\cydevice_trm.h	2809;"	d
CYREG_UDB_P0_U0_CFG19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2816;"	d
CYREG_UDB_P0_U0_CFG19	.\Design02.cydsn\codegentemp\cydevice_trm.h	2816;"	d
CYREG_UDB_P0_U0_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2455;"	d
CYREG_UDB_P0_U0_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2455;"	d
CYREG_UDB_P0_U0_CFG20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2823;"	d
CYREG_UDB_P0_U0_CFG20	.\Design02.cydsn\codegentemp\cydevice_trm.h	2823;"	d
CYREG_UDB_P0_U0_CFG21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2826;"	d
CYREG_UDB_P0_U0_CFG21	.\Design02.cydsn\codegentemp\cydevice_trm.h	2826;"	d
CYREG_UDB_P0_U0_CFG22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2829;"	d
CYREG_UDB_P0_U0_CFG22	.\Design02.cydsn\codegentemp\cydevice_trm.h	2829;"	d
CYREG_UDB_P0_U0_CFG23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2848;"	d
CYREG_UDB_P0_U0_CFG23	.\Design02.cydsn\codegentemp\cydevice_trm.h	2848;"	d
CYREG_UDB_P0_U0_CFG24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2873;"	d
CYREG_UDB_P0_U0_CFG24	.\Design02.cydsn\codegentemp\cydevice_trm.h	2873;"	d
CYREG_UDB_P0_U0_CFG25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2898;"	d
CYREG_UDB_P0_U0_CFG25	.\Design02.cydsn\codegentemp\cydevice_trm.h	2898;"	d
CYREG_UDB_P0_U0_CFG26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2899;"	d
CYREG_UDB_P0_U0_CFG26	.\Design02.cydsn\codegentemp\cydevice_trm.h	2899;"	d
CYREG_UDB_P0_U0_CFG27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2900;"	d
CYREG_UDB_P0_U0_CFG27	.\Design02.cydsn\codegentemp\cydevice_trm.h	2900;"	d
CYREG_UDB_P0_U0_CFG28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2901;"	d
CYREG_UDB_P0_U0_CFG28	.\Design02.cydsn\codegentemp\cydevice_trm.h	2901;"	d
CYREG_UDB_P0_U0_CFG29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2926;"	d
CYREG_UDB_P0_U0_CFG29	.\Design02.cydsn\codegentemp\cydevice_trm.h	2926;"	d
CYREG_UDB_P0_U0_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2480;"	d
CYREG_UDB_P0_U0_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2480;"	d
CYREG_UDB_P0_U0_CFG30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2951;"	d
CYREG_UDB_P0_U0_CFG30	.\Design02.cydsn\codegentemp\cydevice_trm.h	2951;"	d
CYREG_UDB_P0_U0_CFG31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2978;"	d
CYREG_UDB_P0_U0_CFG31	.\Design02.cydsn\codegentemp\cydevice_trm.h	2978;"	d
CYREG_UDB_P0_U0_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2501;"	d
CYREG_UDB_P0_U0_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2501;"	d
CYREG_UDB_P0_U0_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2522;"	d
CYREG_UDB_P0_U0_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2522;"	d
CYREG_UDB_P0_U0_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2559;"	d
CYREG_UDB_P0_U0_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2559;"	d
CYREG_UDB_P0_U0_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2596;"	d
CYREG_UDB_P0_U0_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2596;"	d
CYREG_UDB_P0_U0_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2633;"	d
CYREG_UDB_P0_U0_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	2633;"	d
CYREG_UDB_P0_U0_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2640;"	d
CYREG_UDB_P0_U0_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	2640;"	d
CYREG_UDB_P0_U0_DCFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3009;"	d
CYREG_UDB_P0_U0_DCFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3009;"	d
CYREG_UDB_P0_U0_DCFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3064;"	d
CYREG_UDB_P0_U0_DCFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3064;"	d
CYREG_UDB_P0_U0_DCFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3065;"	d
CYREG_UDB_P0_U0_DCFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3065;"	d
CYREG_UDB_P0_U0_DCFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3066;"	d
CYREG_UDB_P0_U0_DCFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3066;"	d
CYREG_UDB_P0_U0_DCFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3067;"	d
CYREG_UDB_P0_U0_DCFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3067;"	d
CYREG_UDB_P0_U0_DCFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3068;"	d
CYREG_UDB_P0_U0_DCFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3068;"	d
CYREG_UDB_P0_U0_DCFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3069;"	d
CYREG_UDB_P0_U0_DCFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3069;"	d
CYREG_UDB_P0_U0_DCFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3070;"	d
CYREG_UDB_P0_U0_DCFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3070;"	d
CYREG_UDB_P0_U0_PLD_IT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2063;"	d
CYREG_UDB_P0_U0_PLD_IT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2063;"	d
CYREG_UDB_P0_U0_PLD_IT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2128;"	d
CYREG_UDB_P0_U0_PLD_IT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2128;"	d
CYREG_UDB_P0_U0_PLD_IT10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2137;"	d
CYREG_UDB_P0_U0_PLD_IT10	.\Design02.cydsn\codegentemp\cydevice_trm.h	2137;"	d
CYREG_UDB_P0_U0_PLD_IT11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2138;"	d
CYREG_UDB_P0_U0_PLD_IT11	.\Design02.cydsn\codegentemp\cydevice_trm.h	2138;"	d
CYREG_UDB_P0_U0_PLD_IT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2129;"	d
CYREG_UDB_P0_U0_PLD_IT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2129;"	d
CYREG_UDB_P0_U0_PLD_IT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2130;"	d
CYREG_UDB_P0_U0_PLD_IT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2130;"	d
CYREG_UDB_P0_U0_PLD_IT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2131;"	d
CYREG_UDB_P0_U0_PLD_IT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2131;"	d
CYREG_UDB_P0_U0_PLD_IT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2132;"	d
CYREG_UDB_P0_U0_PLD_IT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2132;"	d
CYREG_UDB_P0_U0_PLD_IT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2133;"	d
CYREG_UDB_P0_U0_PLD_IT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2133;"	d
CYREG_UDB_P0_U0_PLD_IT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2134;"	d
CYREG_UDB_P0_U0_PLD_IT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2134;"	d
CYREG_UDB_P0_U0_PLD_IT8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2135;"	d
CYREG_UDB_P0_U0_PLD_IT8	.\Design02.cydsn\codegentemp\cydevice_trm.h	2135;"	d
CYREG_UDB_P0_U0_PLD_IT9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2136;"	d
CYREG_UDB_P0_U0_PLD_IT9	.\Design02.cydsn\codegentemp\cydevice_trm.h	2136;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2354;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2354;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2175;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\codegentemp\cydevice_trm.h	2175;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2240;"	d
CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2240;"	d
CYREG_UDB_P0_U0_PLD_MC_SET_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2289;"	d
CYREG_UDB_P0_U0_PLD_MC_SET_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	2289;"	d
CYREG_UDB_P0_U0_PLD_ORT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2139;"	d
CYREG_UDB_P0_U0_PLD_ORT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2139;"	d
CYREG_UDB_P0_U0_PLD_ORT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2172;"	d
CYREG_UDB_P0_U0_PLD_ORT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2172;"	d
CYREG_UDB_P0_U0_PLD_ORT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2173;"	d
CYREG_UDB_P0_U0_PLD_ORT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2173;"	d
CYREG_UDB_P0_U0_PLD_ORT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2174;"	d
CYREG_UDB_P0_U0_PLD_ORT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2174;"	d
CYREG_UDB_P0_U1_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3093;"	d
CYREG_UDB_P0_U1_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3093;"	d
CYREG_UDB_P0_U1_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3094;"	d
CYREG_UDB_P0_U1_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3094;"	d
CYREG_UDB_P0_U1_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3103;"	d
CYREG_UDB_P0_U1_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3103;"	d
CYREG_UDB_P0_U1_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3104;"	d
CYREG_UDB_P0_U1_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3104;"	d
CYREG_UDB_P0_U1_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3105;"	d
CYREG_UDB_P0_U1_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3105;"	d
CYREG_UDB_P0_U1_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3106;"	d
CYREG_UDB_P0_U1_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3106;"	d
CYREG_UDB_P0_U1_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3107;"	d
CYREG_UDB_P0_U1_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3107;"	d
CYREG_UDB_P0_U1_CFG15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3108;"	d
CYREG_UDB_P0_U1_CFG15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3108;"	d
CYREG_UDB_P0_U1_CFG16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3109;"	d
CYREG_UDB_P0_U1_CFG16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3109;"	d
CYREG_UDB_P0_U1_CFG17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3110;"	d
CYREG_UDB_P0_U1_CFG17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3110;"	d
CYREG_UDB_P0_U1_CFG18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3111;"	d
CYREG_UDB_P0_U1_CFG18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3111;"	d
CYREG_UDB_P0_U1_CFG19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3112;"	d
CYREG_UDB_P0_U1_CFG19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3112;"	d
CYREG_UDB_P0_U1_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3095;"	d
CYREG_UDB_P0_U1_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3095;"	d
CYREG_UDB_P0_U1_CFG20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3113;"	d
CYREG_UDB_P0_U1_CFG20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3113;"	d
CYREG_UDB_P0_U1_CFG21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3114;"	d
CYREG_UDB_P0_U1_CFG21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3114;"	d
CYREG_UDB_P0_U1_CFG22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3115;"	d
CYREG_UDB_P0_U1_CFG22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3115;"	d
CYREG_UDB_P0_U1_CFG23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3116;"	d
CYREG_UDB_P0_U1_CFG23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3116;"	d
CYREG_UDB_P0_U1_CFG24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3117;"	d
CYREG_UDB_P0_U1_CFG24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3117;"	d
CYREG_UDB_P0_U1_CFG25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3118;"	d
CYREG_UDB_P0_U1_CFG25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3118;"	d
CYREG_UDB_P0_U1_CFG26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3119;"	d
CYREG_UDB_P0_U1_CFG26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3119;"	d
CYREG_UDB_P0_U1_CFG27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3120;"	d
CYREG_UDB_P0_U1_CFG27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3120;"	d
CYREG_UDB_P0_U1_CFG28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3121;"	d
CYREG_UDB_P0_U1_CFG28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3121;"	d
CYREG_UDB_P0_U1_CFG29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3122;"	d
CYREG_UDB_P0_U1_CFG29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3122;"	d
CYREG_UDB_P0_U1_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3096;"	d
CYREG_UDB_P0_U1_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3096;"	d
CYREG_UDB_P0_U1_CFG30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3123;"	d
CYREG_UDB_P0_U1_CFG30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3123;"	d
CYREG_UDB_P0_U1_CFG31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3124;"	d
CYREG_UDB_P0_U1_CFG31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3124;"	d
CYREG_UDB_P0_U1_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3097;"	d
CYREG_UDB_P0_U1_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3097;"	d
CYREG_UDB_P0_U1_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3098;"	d
CYREG_UDB_P0_U1_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3098;"	d
CYREG_UDB_P0_U1_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3099;"	d
CYREG_UDB_P0_U1_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3099;"	d
CYREG_UDB_P0_U1_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3100;"	d
CYREG_UDB_P0_U1_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3100;"	d
CYREG_UDB_P0_U1_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3101;"	d
CYREG_UDB_P0_U1_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3101;"	d
CYREG_UDB_P0_U1_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3102;"	d
CYREG_UDB_P0_U1_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3102;"	d
CYREG_UDB_P0_U1_DCFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3125;"	d
CYREG_UDB_P0_U1_DCFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3125;"	d
CYREG_UDB_P0_U1_DCFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3126;"	d
CYREG_UDB_P0_U1_DCFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3126;"	d
CYREG_UDB_P0_U1_DCFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3127;"	d
CYREG_UDB_P0_U1_DCFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3127;"	d
CYREG_UDB_P0_U1_DCFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3128;"	d
CYREG_UDB_P0_U1_DCFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3128;"	d
CYREG_UDB_P0_U1_DCFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3129;"	d
CYREG_UDB_P0_U1_DCFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3129;"	d
CYREG_UDB_P0_U1_DCFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3130;"	d
CYREG_UDB_P0_U1_DCFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3130;"	d
CYREG_UDB_P0_U1_DCFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3131;"	d
CYREG_UDB_P0_U1_DCFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3131;"	d
CYREG_UDB_P0_U1_DCFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3132;"	d
CYREG_UDB_P0_U1_DCFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3132;"	d
CYREG_UDB_P0_U1_PLD_IT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3073;"	d
CYREG_UDB_P0_U1_PLD_IT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3073;"	d
CYREG_UDB_P0_U1_PLD_IT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3074;"	d
CYREG_UDB_P0_U1_PLD_IT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3074;"	d
CYREG_UDB_P0_U1_PLD_IT10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3083;"	d
CYREG_UDB_P0_U1_PLD_IT10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3083;"	d
CYREG_UDB_P0_U1_PLD_IT11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3084;"	d
CYREG_UDB_P0_U1_PLD_IT11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3084;"	d
CYREG_UDB_P0_U1_PLD_IT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3075;"	d
CYREG_UDB_P0_U1_PLD_IT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3075;"	d
CYREG_UDB_P0_U1_PLD_IT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3076;"	d
CYREG_UDB_P0_U1_PLD_IT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3076;"	d
CYREG_UDB_P0_U1_PLD_IT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3077;"	d
CYREG_UDB_P0_U1_PLD_IT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3077;"	d
CYREG_UDB_P0_U1_PLD_IT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3078;"	d
CYREG_UDB_P0_U1_PLD_IT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3078;"	d
CYREG_UDB_P0_U1_PLD_IT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3079;"	d
CYREG_UDB_P0_U1_PLD_IT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3079;"	d
CYREG_UDB_P0_U1_PLD_IT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3080;"	d
CYREG_UDB_P0_U1_PLD_IT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3080;"	d
CYREG_UDB_P0_U1_PLD_IT8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3081;"	d
CYREG_UDB_P0_U1_PLD_IT8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3081;"	d
CYREG_UDB_P0_U1_PLD_IT9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3082;"	d
CYREG_UDB_P0_U1_PLD_IT9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3082;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3092;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	3092;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3089;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\codegentemp\cydevice_trm.h	3089;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3090;"	d
CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB	.\Design02.cydsn\codegentemp\cydevice_trm.h	3090;"	d
CYREG_UDB_P0_U1_PLD_MC_SET_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3091;"	d
CYREG_UDB_P0_U1_PLD_MC_SET_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3091;"	d
CYREG_UDB_P0_U1_PLD_ORT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3085;"	d
CYREG_UDB_P0_U1_PLD_ORT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3085;"	d
CYREG_UDB_P0_U1_PLD_ORT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3086;"	d
CYREG_UDB_P0_U1_PLD_ORT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3086;"	d
CYREG_UDB_P0_U1_PLD_ORT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3087;"	d
CYREG_UDB_P0_U1_PLD_ORT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3087;"	d
CYREG_UDB_P0_U1_PLD_ORT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3088;"	d
CYREG_UDB_P0_U1_PLD_ORT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3088;"	d
CYREG_UDB_P1_ROUTE_DPIN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3674;"	d
CYREG_UDB_P1_ROUTE_DPIN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3674;"	d
CYREG_UDB_P1_ROUTE_DPIN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3675;"	d
CYREG_UDB_P1_ROUTE_DPIN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3675;"	d
CYREG_UDB_P1_ROUTE_HC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3484;"	d
CYREG_UDB_P1_ROUTE_HC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3484;"	d
CYREG_UDB_P1_ROUTE_HC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3485;"	d
CYREG_UDB_P1_ROUTE_HC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3485;"	d
CYREG_UDB_P1_ROUTE_HC10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3494;"	d
CYREG_UDB_P1_ROUTE_HC10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3494;"	d
CYREG_UDB_P1_ROUTE_HC100	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3584;"	d
CYREG_UDB_P1_ROUTE_HC100	.\Design02.cydsn\codegentemp\cydevice_trm.h	3584;"	d
CYREG_UDB_P1_ROUTE_HC101	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3585;"	d
CYREG_UDB_P1_ROUTE_HC101	.\Design02.cydsn\codegentemp\cydevice_trm.h	3585;"	d
CYREG_UDB_P1_ROUTE_HC102	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3586;"	d
CYREG_UDB_P1_ROUTE_HC102	.\Design02.cydsn\codegentemp\cydevice_trm.h	3586;"	d
CYREG_UDB_P1_ROUTE_HC103	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3587;"	d
CYREG_UDB_P1_ROUTE_HC103	.\Design02.cydsn\codegentemp\cydevice_trm.h	3587;"	d
CYREG_UDB_P1_ROUTE_HC104	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3588;"	d
CYREG_UDB_P1_ROUTE_HC104	.\Design02.cydsn\codegentemp\cydevice_trm.h	3588;"	d
CYREG_UDB_P1_ROUTE_HC105	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3589;"	d
CYREG_UDB_P1_ROUTE_HC105	.\Design02.cydsn\codegentemp\cydevice_trm.h	3589;"	d
CYREG_UDB_P1_ROUTE_HC106	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3590;"	d
CYREG_UDB_P1_ROUTE_HC106	.\Design02.cydsn\codegentemp\cydevice_trm.h	3590;"	d
CYREG_UDB_P1_ROUTE_HC107	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3591;"	d
CYREG_UDB_P1_ROUTE_HC107	.\Design02.cydsn\codegentemp\cydevice_trm.h	3591;"	d
CYREG_UDB_P1_ROUTE_HC108	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3592;"	d
CYREG_UDB_P1_ROUTE_HC108	.\Design02.cydsn\codegentemp\cydevice_trm.h	3592;"	d
CYREG_UDB_P1_ROUTE_HC109	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3593;"	d
CYREG_UDB_P1_ROUTE_HC109	.\Design02.cydsn\codegentemp\cydevice_trm.h	3593;"	d
CYREG_UDB_P1_ROUTE_HC11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3495;"	d
CYREG_UDB_P1_ROUTE_HC11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3495;"	d
CYREG_UDB_P1_ROUTE_HC110	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3594;"	d
CYREG_UDB_P1_ROUTE_HC110	.\Design02.cydsn\codegentemp\cydevice_trm.h	3594;"	d
CYREG_UDB_P1_ROUTE_HC111	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3595;"	d
CYREG_UDB_P1_ROUTE_HC111	.\Design02.cydsn\codegentemp\cydevice_trm.h	3595;"	d
CYREG_UDB_P1_ROUTE_HC112	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3596;"	d
CYREG_UDB_P1_ROUTE_HC112	.\Design02.cydsn\codegentemp\cydevice_trm.h	3596;"	d
CYREG_UDB_P1_ROUTE_HC113	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3597;"	d
CYREG_UDB_P1_ROUTE_HC113	.\Design02.cydsn\codegentemp\cydevice_trm.h	3597;"	d
CYREG_UDB_P1_ROUTE_HC114	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3598;"	d
CYREG_UDB_P1_ROUTE_HC114	.\Design02.cydsn\codegentemp\cydevice_trm.h	3598;"	d
CYREG_UDB_P1_ROUTE_HC115	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3599;"	d
CYREG_UDB_P1_ROUTE_HC115	.\Design02.cydsn\codegentemp\cydevice_trm.h	3599;"	d
CYREG_UDB_P1_ROUTE_HC116	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3600;"	d
CYREG_UDB_P1_ROUTE_HC116	.\Design02.cydsn\codegentemp\cydevice_trm.h	3600;"	d
CYREG_UDB_P1_ROUTE_HC117	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3601;"	d
CYREG_UDB_P1_ROUTE_HC117	.\Design02.cydsn\codegentemp\cydevice_trm.h	3601;"	d
CYREG_UDB_P1_ROUTE_HC118	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3602;"	d
CYREG_UDB_P1_ROUTE_HC118	.\Design02.cydsn\codegentemp\cydevice_trm.h	3602;"	d
CYREG_UDB_P1_ROUTE_HC119	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3603;"	d
CYREG_UDB_P1_ROUTE_HC119	.\Design02.cydsn\codegentemp\cydevice_trm.h	3603;"	d
CYREG_UDB_P1_ROUTE_HC12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3496;"	d
CYREG_UDB_P1_ROUTE_HC12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3496;"	d
CYREG_UDB_P1_ROUTE_HC120	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3604;"	d
CYREG_UDB_P1_ROUTE_HC120	.\Design02.cydsn\codegentemp\cydevice_trm.h	3604;"	d
CYREG_UDB_P1_ROUTE_HC121	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3605;"	d
CYREG_UDB_P1_ROUTE_HC121	.\Design02.cydsn\codegentemp\cydevice_trm.h	3605;"	d
CYREG_UDB_P1_ROUTE_HC122	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3606;"	d
CYREG_UDB_P1_ROUTE_HC122	.\Design02.cydsn\codegentemp\cydevice_trm.h	3606;"	d
CYREG_UDB_P1_ROUTE_HC123	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3607;"	d
CYREG_UDB_P1_ROUTE_HC123	.\Design02.cydsn\codegentemp\cydevice_trm.h	3607;"	d
CYREG_UDB_P1_ROUTE_HC124	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3608;"	d
CYREG_UDB_P1_ROUTE_HC124	.\Design02.cydsn\codegentemp\cydevice_trm.h	3608;"	d
CYREG_UDB_P1_ROUTE_HC125	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3609;"	d
CYREG_UDB_P1_ROUTE_HC125	.\Design02.cydsn\codegentemp\cydevice_trm.h	3609;"	d
CYREG_UDB_P1_ROUTE_HC126	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3610;"	d
CYREG_UDB_P1_ROUTE_HC126	.\Design02.cydsn\codegentemp\cydevice_trm.h	3610;"	d
CYREG_UDB_P1_ROUTE_HC127	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3611;"	d
CYREG_UDB_P1_ROUTE_HC127	.\Design02.cydsn\codegentemp\cydevice_trm.h	3611;"	d
CYREG_UDB_P1_ROUTE_HC13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3497;"	d
CYREG_UDB_P1_ROUTE_HC13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3497;"	d
CYREG_UDB_P1_ROUTE_HC14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3498;"	d
CYREG_UDB_P1_ROUTE_HC14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3498;"	d
CYREG_UDB_P1_ROUTE_HC15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3499;"	d
CYREG_UDB_P1_ROUTE_HC15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3499;"	d
CYREG_UDB_P1_ROUTE_HC16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3500;"	d
CYREG_UDB_P1_ROUTE_HC16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3500;"	d
CYREG_UDB_P1_ROUTE_HC17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3501;"	d
CYREG_UDB_P1_ROUTE_HC17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3501;"	d
CYREG_UDB_P1_ROUTE_HC18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3502;"	d
CYREG_UDB_P1_ROUTE_HC18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3502;"	d
CYREG_UDB_P1_ROUTE_HC19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3503;"	d
CYREG_UDB_P1_ROUTE_HC19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3503;"	d
CYREG_UDB_P1_ROUTE_HC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3486;"	d
CYREG_UDB_P1_ROUTE_HC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3486;"	d
CYREG_UDB_P1_ROUTE_HC20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3504;"	d
CYREG_UDB_P1_ROUTE_HC20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3504;"	d
CYREG_UDB_P1_ROUTE_HC21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3505;"	d
CYREG_UDB_P1_ROUTE_HC21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3505;"	d
CYREG_UDB_P1_ROUTE_HC22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3506;"	d
CYREG_UDB_P1_ROUTE_HC22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3506;"	d
CYREG_UDB_P1_ROUTE_HC23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3507;"	d
CYREG_UDB_P1_ROUTE_HC23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3507;"	d
CYREG_UDB_P1_ROUTE_HC24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3508;"	d
CYREG_UDB_P1_ROUTE_HC24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3508;"	d
CYREG_UDB_P1_ROUTE_HC25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3509;"	d
CYREG_UDB_P1_ROUTE_HC25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3509;"	d
CYREG_UDB_P1_ROUTE_HC26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3510;"	d
CYREG_UDB_P1_ROUTE_HC26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3510;"	d
CYREG_UDB_P1_ROUTE_HC27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3511;"	d
CYREG_UDB_P1_ROUTE_HC27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3511;"	d
CYREG_UDB_P1_ROUTE_HC28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3512;"	d
CYREG_UDB_P1_ROUTE_HC28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3512;"	d
CYREG_UDB_P1_ROUTE_HC29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3513;"	d
CYREG_UDB_P1_ROUTE_HC29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3513;"	d
CYREG_UDB_P1_ROUTE_HC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3487;"	d
CYREG_UDB_P1_ROUTE_HC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3487;"	d
CYREG_UDB_P1_ROUTE_HC30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3514;"	d
CYREG_UDB_P1_ROUTE_HC30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3514;"	d
CYREG_UDB_P1_ROUTE_HC31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3515;"	d
CYREG_UDB_P1_ROUTE_HC31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3515;"	d
CYREG_UDB_P1_ROUTE_HC32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3516;"	d
CYREG_UDB_P1_ROUTE_HC32	.\Design02.cydsn\codegentemp\cydevice_trm.h	3516;"	d
CYREG_UDB_P1_ROUTE_HC33	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3517;"	d
CYREG_UDB_P1_ROUTE_HC33	.\Design02.cydsn\codegentemp\cydevice_trm.h	3517;"	d
CYREG_UDB_P1_ROUTE_HC34	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3518;"	d
CYREG_UDB_P1_ROUTE_HC34	.\Design02.cydsn\codegentemp\cydevice_trm.h	3518;"	d
CYREG_UDB_P1_ROUTE_HC35	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3519;"	d
CYREG_UDB_P1_ROUTE_HC35	.\Design02.cydsn\codegentemp\cydevice_trm.h	3519;"	d
CYREG_UDB_P1_ROUTE_HC36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3520;"	d
CYREG_UDB_P1_ROUTE_HC36	.\Design02.cydsn\codegentemp\cydevice_trm.h	3520;"	d
CYREG_UDB_P1_ROUTE_HC37	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3521;"	d
CYREG_UDB_P1_ROUTE_HC37	.\Design02.cydsn\codegentemp\cydevice_trm.h	3521;"	d
CYREG_UDB_P1_ROUTE_HC38	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3522;"	d
CYREG_UDB_P1_ROUTE_HC38	.\Design02.cydsn\codegentemp\cydevice_trm.h	3522;"	d
CYREG_UDB_P1_ROUTE_HC39	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3523;"	d
CYREG_UDB_P1_ROUTE_HC39	.\Design02.cydsn\codegentemp\cydevice_trm.h	3523;"	d
CYREG_UDB_P1_ROUTE_HC4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3488;"	d
CYREG_UDB_P1_ROUTE_HC4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3488;"	d
CYREG_UDB_P1_ROUTE_HC40	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3524;"	d
CYREG_UDB_P1_ROUTE_HC40	.\Design02.cydsn\codegentemp\cydevice_trm.h	3524;"	d
CYREG_UDB_P1_ROUTE_HC41	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3525;"	d
CYREG_UDB_P1_ROUTE_HC41	.\Design02.cydsn\codegentemp\cydevice_trm.h	3525;"	d
CYREG_UDB_P1_ROUTE_HC42	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3526;"	d
CYREG_UDB_P1_ROUTE_HC42	.\Design02.cydsn\codegentemp\cydevice_trm.h	3526;"	d
CYREG_UDB_P1_ROUTE_HC43	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3527;"	d
CYREG_UDB_P1_ROUTE_HC43	.\Design02.cydsn\codegentemp\cydevice_trm.h	3527;"	d
CYREG_UDB_P1_ROUTE_HC44	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3528;"	d
CYREG_UDB_P1_ROUTE_HC44	.\Design02.cydsn\codegentemp\cydevice_trm.h	3528;"	d
CYREG_UDB_P1_ROUTE_HC45	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3529;"	d
CYREG_UDB_P1_ROUTE_HC45	.\Design02.cydsn\codegentemp\cydevice_trm.h	3529;"	d
CYREG_UDB_P1_ROUTE_HC46	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3530;"	d
CYREG_UDB_P1_ROUTE_HC46	.\Design02.cydsn\codegentemp\cydevice_trm.h	3530;"	d
CYREG_UDB_P1_ROUTE_HC47	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3531;"	d
CYREG_UDB_P1_ROUTE_HC47	.\Design02.cydsn\codegentemp\cydevice_trm.h	3531;"	d
CYREG_UDB_P1_ROUTE_HC48	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3532;"	d
CYREG_UDB_P1_ROUTE_HC48	.\Design02.cydsn\codegentemp\cydevice_trm.h	3532;"	d
CYREG_UDB_P1_ROUTE_HC49	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3533;"	d
CYREG_UDB_P1_ROUTE_HC49	.\Design02.cydsn\codegentemp\cydevice_trm.h	3533;"	d
CYREG_UDB_P1_ROUTE_HC5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3489;"	d
CYREG_UDB_P1_ROUTE_HC5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3489;"	d
CYREG_UDB_P1_ROUTE_HC50	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3534;"	d
CYREG_UDB_P1_ROUTE_HC50	.\Design02.cydsn\codegentemp\cydevice_trm.h	3534;"	d
CYREG_UDB_P1_ROUTE_HC51	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3535;"	d
CYREG_UDB_P1_ROUTE_HC51	.\Design02.cydsn\codegentemp\cydevice_trm.h	3535;"	d
CYREG_UDB_P1_ROUTE_HC52	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3536;"	d
CYREG_UDB_P1_ROUTE_HC52	.\Design02.cydsn\codegentemp\cydevice_trm.h	3536;"	d
CYREG_UDB_P1_ROUTE_HC53	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3537;"	d
CYREG_UDB_P1_ROUTE_HC53	.\Design02.cydsn\codegentemp\cydevice_trm.h	3537;"	d
CYREG_UDB_P1_ROUTE_HC54	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3538;"	d
CYREG_UDB_P1_ROUTE_HC54	.\Design02.cydsn\codegentemp\cydevice_trm.h	3538;"	d
CYREG_UDB_P1_ROUTE_HC55	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3539;"	d
CYREG_UDB_P1_ROUTE_HC55	.\Design02.cydsn\codegentemp\cydevice_trm.h	3539;"	d
CYREG_UDB_P1_ROUTE_HC56	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3540;"	d
CYREG_UDB_P1_ROUTE_HC56	.\Design02.cydsn\codegentemp\cydevice_trm.h	3540;"	d
CYREG_UDB_P1_ROUTE_HC57	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3541;"	d
CYREG_UDB_P1_ROUTE_HC57	.\Design02.cydsn\codegentemp\cydevice_trm.h	3541;"	d
CYREG_UDB_P1_ROUTE_HC58	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3542;"	d
CYREG_UDB_P1_ROUTE_HC58	.\Design02.cydsn\codegentemp\cydevice_trm.h	3542;"	d
CYREG_UDB_P1_ROUTE_HC59	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3543;"	d
CYREG_UDB_P1_ROUTE_HC59	.\Design02.cydsn\codegentemp\cydevice_trm.h	3543;"	d
CYREG_UDB_P1_ROUTE_HC6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3490;"	d
CYREG_UDB_P1_ROUTE_HC6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3490;"	d
CYREG_UDB_P1_ROUTE_HC60	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3544;"	d
CYREG_UDB_P1_ROUTE_HC60	.\Design02.cydsn\codegentemp\cydevice_trm.h	3544;"	d
CYREG_UDB_P1_ROUTE_HC61	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3545;"	d
CYREG_UDB_P1_ROUTE_HC61	.\Design02.cydsn\codegentemp\cydevice_trm.h	3545;"	d
CYREG_UDB_P1_ROUTE_HC62	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3546;"	d
CYREG_UDB_P1_ROUTE_HC62	.\Design02.cydsn\codegentemp\cydevice_trm.h	3546;"	d
CYREG_UDB_P1_ROUTE_HC63	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3547;"	d
CYREG_UDB_P1_ROUTE_HC63	.\Design02.cydsn\codegentemp\cydevice_trm.h	3547;"	d
CYREG_UDB_P1_ROUTE_HC64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3548;"	d
CYREG_UDB_P1_ROUTE_HC64	.\Design02.cydsn\codegentemp\cydevice_trm.h	3548;"	d
CYREG_UDB_P1_ROUTE_HC65	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3549;"	d
CYREG_UDB_P1_ROUTE_HC65	.\Design02.cydsn\codegentemp\cydevice_trm.h	3549;"	d
CYREG_UDB_P1_ROUTE_HC66	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3550;"	d
CYREG_UDB_P1_ROUTE_HC66	.\Design02.cydsn\codegentemp\cydevice_trm.h	3550;"	d
CYREG_UDB_P1_ROUTE_HC67	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3551;"	d
CYREG_UDB_P1_ROUTE_HC67	.\Design02.cydsn\codegentemp\cydevice_trm.h	3551;"	d
CYREG_UDB_P1_ROUTE_HC68	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3552;"	d
CYREG_UDB_P1_ROUTE_HC68	.\Design02.cydsn\codegentemp\cydevice_trm.h	3552;"	d
CYREG_UDB_P1_ROUTE_HC69	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3553;"	d
CYREG_UDB_P1_ROUTE_HC69	.\Design02.cydsn\codegentemp\cydevice_trm.h	3553;"	d
CYREG_UDB_P1_ROUTE_HC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3491;"	d
CYREG_UDB_P1_ROUTE_HC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3491;"	d
CYREG_UDB_P1_ROUTE_HC70	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3554;"	d
CYREG_UDB_P1_ROUTE_HC70	.\Design02.cydsn\codegentemp\cydevice_trm.h	3554;"	d
CYREG_UDB_P1_ROUTE_HC71	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3555;"	d
CYREG_UDB_P1_ROUTE_HC71	.\Design02.cydsn\codegentemp\cydevice_trm.h	3555;"	d
CYREG_UDB_P1_ROUTE_HC72	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3556;"	d
CYREG_UDB_P1_ROUTE_HC72	.\Design02.cydsn\codegentemp\cydevice_trm.h	3556;"	d
CYREG_UDB_P1_ROUTE_HC73	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3557;"	d
CYREG_UDB_P1_ROUTE_HC73	.\Design02.cydsn\codegentemp\cydevice_trm.h	3557;"	d
CYREG_UDB_P1_ROUTE_HC74	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3558;"	d
CYREG_UDB_P1_ROUTE_HC74	.\Design02.cydsn\codegentemp\cydevice_trm.h	3558;"	d
CYREG_UDB_P1_ROUTE_HC75	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3559;"	d
CYREG_UDB_P1_ROUTE_HC75	.\Design02.cydsn\codegentemp\cydevice_trm.h	3559;"	d
CYREG_UDB_P1_ROUTE_HC76	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3560;"	d
CYREG_UDB_P1_ROUTE_HC76	.\Design02.cydsn\codegentemp\cydevice_trm.h	3560;"	d
CYREG_UDB_P1_ROUTE_HC77	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3561;"	d
CYREG_UDB_P1_ROUTE_HC77	.\Design02.cydsn\codegentemp\cydevice_trm.h	3561;"	d
CYREG_UDB_P1_ROUTE_HC78	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3562;"	d
CYREG_UDB_P1_ROUTE_HC78	.\Design02.cydsn\codegentemp\cydevice_trm.h	3562;"	d
CYREG_UDB_P1_ROUTE_HC79	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3563;"	d
CYREG_UDB_P1_ROUTE_HC79	.\Design02.cydsn\codegentemp\cydevice_trm.h	3563;"	d
CYREG_UDB_P1_ROUTE_HC8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3492;"	d
CYREG_UDB_P1_ROUTE_HC8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3492;"	d
CYREG_UDB_P1_ROUTE_HC80	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3564;"	d
CYREG_UDB_P1_ROUTE_HC80	.\Design02.cydsn\codegentemp\cydevice_trm.h	3564;"	d
CYREG_UDB_P1_ROUTE_HC81	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3565;"	d
CYREG_UDB_P1_ROUTE_HC81	.\Design02.cydsn\codegentemp\cydevice_trm.h	3565;"	d
CYREG_UDB_P1_ROUTE_HC82	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3566;"	d
CYREG_UDB_P1_ROUTE_HC82	.\Design02.cydsn\codegentemp\cydevice_trm.h	3566;"	d
CYREG_UDB_P1_ROUTE_HC83	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3567;"	d
CYREG_UDB_P1_ROUTE_HC83	.\Design02.cydsn\codegentemp\cydevice_trm.h	3567;"	d
CYREG_UDB_P1_ROUTE_HC84	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3568;"	d
CYREG_UDB_P1_ROUTE_HC84	.\Design02.cydsn\codegentemp\cydevice_trm.h	3568;"	d
CYREG_UDB_P1_ROUTE_HC85	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3569;"	d
CYREG_UDB_P1_ROUTE_HC85	.\Design02.cydsn\codegentemp\cydevice_trm.h	3569;"	d
CYREG_UDB_P1_ROUTE_HC86	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3570;"	d
CYREG_UDB_P1_ROUTE_HC86	.\Design02.cydsn\codegentemp\cydevice_trm.h	3570;"	d
CYREG_UDB_P1_ROUTE_HC87	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3571;"	d
CYREG_UDB_P1_ROUTE_HC87	.\Design02.cydsn\codegentemp\cydevice_trm.h	3571;"	d
CYREG_UDB_P1_ROUTE_HC88	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3572;"	d
CYREG_UDB_P1_ROUTE_HC88	.\Design02.cydsn\codegentemp\cydevice_trm.h	3572;"	d
CYREG_UDB_P1_ROUTE_HC89	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3573;"	d
CYREG_UDB_P1_ROUTE_HC89	.\Design02.cydsn\codegentemp\cydevice_trm.h	3573;"	d
CYREG_UDB_P1_ROUTE_HC9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3493;"	d
CYREG_UDB_P1_ROUTE_HC9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3493;"	d
CYREG_UDB_P1_ROUTE_HC90	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3574;"	d
CYREG_UDB_P1_ROUTE_HC90	.\Design02.cydsn\codegentemp\cydevice_trm.h	3574;"	d
CYREG_UDB_P1_ROUTE_HC91	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3575;"	d
CYREG_UDB_P1_ROUTE_HC91	.\Design02.cydsn\codegentemp\cydevice_trm.h	3575;"	d
CYREG_UDB_P1_ROUTE_HC92	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3576;"	d
CYREG_UDB_P1_ROUTE_HC92	.\Design02.cydsn\codegentemp\cydevice_trm.h	3576;"	d
CYREG_UDB_P1_ROUTE_HC93	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3577;"	d
CYREG_UDB_P1_ROUTE_HC93	.\Design02.cydsn\codegentemp\cydevice_trm.h	3577;"	d
CYREG_UDB_P1_ROUTE_HC94	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3578;"	d
CYREG_UDB_P1_ROUTE_HC94	.\Design02.cydsn\codegentemp\cydevice_trm.h	3578;"	d
CYREG_UDB_P1_ROUTE_HC95	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3579;"	d
CYREG_UDB_P1_ROUTE_HC95	.\Design02.cydsn\codegentemp\cydevice_trm.h	3579;"	d
CYREG_UDB_P1_ROUTE_HC96	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3580;"	d
CYREG_UDB_P1_ROUTE_HC96	.\Design02.cydsn\codegentemp\cydevice_trm.h	3580;"	d
CYREG_UDB_P1_ROUTE_HC97	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3581;"	d
CYREG_UDB_P1_ROUTE_HC97	.\Design02.cydsn\codegentemp\cydevice_trm.h	3581;"	d
CYREG_UDB_P1_ROUTE_HC98	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3582;"	d
CYREG_UDB_P1_ROUTE_HC98	.\Design02.cydsn\codegentemp\cydevice_trm.h	3582;"	d
CYREG_UDB_P1_ROUTE_HC99	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3583;"	d
CYREG_UDB_P1_ROUTE_HC99	.\Design02.cydsn\codegentemp\cydevice_trm.h	3583;"	d
CYREG_UDB_P1_ROUTE_HS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3628;"	d
CYREG_UDB_P1_ROUTE_HS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3628;"	d
CYREG_UDB_P1_ROUTE_HS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3629;"	d
CYREG_UDB_P1_ROUTE_HS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3629;"	d
CYREG_UDB_P1_ROUTE_HS10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3638;"	d
CYREG_UDB_P1_ROUTE_HS10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3638;"	d
CYREG_UDB_P1_ROUTE_HS11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3639;"	d
CYREG_UDB_P1_ROUTE_HS11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3639;"	d
CYREG_UDB_P1_ROUTE_HS12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3640;"	d
CYREG_UDB_P1_ROUTE_HS12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3640;"	d
CYREG_UDB_P1_ROUTE_HS13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3641;"	d
CYREG_UDB_P1_ROUTE_HS13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3641;"	d
CYREG_UDB_P1_ROUTE_HS14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3642;"	d
CYREG_UDB_P1_ROUTE_HS14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3642;"	d
CYREG_UDB_P1_ROUTE_HS15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3643;"	d
CYREG_UDB_P1_ROUTE_HS15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3643;"	d
CYREG_UDB_P1_ROUTE_HS16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3644;"	d
CYREG_UDB_P1_ROUTE_HS16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3644;"	d
CYREG_UDB_P1_ROUTE_HS17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3645;"	d
CYREG_UDB_P1_ROUTE_HS17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3645;"	d
CYREG_UDB_P1_ROUTE_HS18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3646;"	d
CYREG_UDB_P1_ROUTE_HS18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3646;"	d
CYREG_UDB_P1_ROUTE_HS19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3647;"	d
CYREG_UDB_P1_ROUTE_HS19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3647;"	d
CYREG_UDB_P1_ROUTE_HS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3630;"	d
CYREG_UDB_P1_ROUTE_HS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3630;"	d
CYREG_UDB_P1_ROUTE_HS20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3648;"	d
CYREG_UDB_P1_ROUTE_HS20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3648;"	d
CYREG_UDB_P1_ROUTE_HS21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3649;"	d
CYREG_UDB_P1_ROUTE_HS21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3649;"	d
CYREG_UDB_P1_ROUTE_HS22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3650;"	d
CYREG_UDB_P1_ROUTE_HS22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3650;"	d
CYREG_UDB_P1_ROUTE_HS23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3651;"	d
CYREG_UDB_P1_ROUTE_HS23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3651;"	d
CYREG_UDB_P1_ROUTE_HS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3631;"	d
CYREG_UDB_P1_ROUTE_HS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3631;"	d
CYREG_UDB_P1_ROUTE_HS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3632;"	d
CYREG_UDB_P1_ROUTE_HS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3632;"	d
CYREG_UDB_P1_ROUTE_HS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3633;"	d
CYREG_UDB_P1_ROUTE_HS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3633;"	d
CYREG_UDB_P1_ROUTE_HS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3634;"	d
CYREG_UDB_P1_ROUTE_HS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3634;"	d
CYREG_UDB_P1_ROUTE_HS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3635;"	d
CYREG_UDB_P1_ROUTE_HS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3635;"	d
CYREG_UDB_P1_ROUTE_HS8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3636;"	d
CYREG_UDB_P1_ROUTE_HS8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3636;"	d
CYREG_UDB_P1_ROUTE_HS9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3637;"	d
CYREG_UDB_P1_ROUTE_HS9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3637;"	d
CYREG_UDB_P1_ROUTE_HV_L0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3612;"	d
CYREG_UDB_P1_ROUTE_HV_L0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3612;"	d
CYREG_UDB_P1_ROUTE_HV_L1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3613;"	d
CYREG_UDB_P1_ROUTE_HV_L1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3613;"	d
CYREG_UDB_P1_ROUTE_HV_L10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3622;"	d
CYREG_UDB_P1_ROUTE_HV_L10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3622;"	d
CYREG_UDB_P1_ROUTE_HV_L11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3623;"	d
CYREG_UDB_P1_ROUTE_HV_L11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3623;"	d
CYREG_UDB_P1_ROUTE_HV_L12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3624;"	d
CYREG_UDB_P1_ROUTE_HV_L12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3624;"	d
CYREG_UDB_P1_ROUTE_HV_L13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3625;"	d
CYREG_UDB_P1_ROUTE_HV_L13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3625;"	d
CYREG_UDB_P1_ROUTE_HV_L14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3626;"	d
CYREG_UDB_P1_ROUTE_HV_L14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3626;"	d
CYREG_UDB_P1_ROUTE_HV_L15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3627;"	d
CYREG_UDB_P1_ROUTE_HV_L15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3627;"	d
CYREG_UDB_P1_ROUTE_HV_L2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3614;"	d
CYREG_UDB_P1_ROUTE_HV_L2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3614;"	d
CYREG_UDB_P1_ROUTE_HV_L3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3615;"	d
CYREG_UDB_P1_ROUTE_HV_L3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3615;"	d
CYREG_UDB_P1_ROUTE_HV_L4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3616;"	d
CYREG_UDB_P1_ROUTE_HV_L4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3616;"	d
CYREG_UDB_P1_ROUTE_HV_L5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3617;"	d
CYREG_UDB_P1_ROUTE_HV_L5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3617;"	d
CYREG_UDB_P1_ROUTE_HV_L6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3618;"	d
CYREG_UDB_P1_ROUTE_HV_L6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3618;"	d
CYREG_UDB_P1_ROUTE_HV_L7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3619;"	d
CYREG_UDB_P1_ROUTE_HV_L7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3619;"	d
CYREG_UDB_P1_ROUTE_HV_L8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3620;"	d
CYREG_UDB_P1_ROUTE_HV_L8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3620;"	d
CYREG_UDB_P1_ROUTE_HV_L9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3621;"	d
CYREG_UDB_P1_ROUTE_HV_L9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3621;"	d
CYREG_UDB_P1_ROUTE_HV_R0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3652;"	d
CYREG_UDB_P1_ROUTE_HV_R0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3652;"	d
CYREG_UDB_P1_ROUTE_HV_R1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3653;"	d
CYREG_UDB_P1_ROUTE_HV_R1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3653;"	d
CYREG_UDB_P1_ROUTE_HV_R10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3662;"	d
CYREG_UDB_P1_ROUTE_HV_R10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3662;"	d
CYREG_UDB_P1_ROUTE_HV_R11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3663;"	d
CYREG_UDB_P1_ROUTE_HV_R11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3663;"	d
CYREG_UDB_P1_ROUTE_HV_R12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3664;"	d
CYREG_UDB_P1_ROUTE_HV_R12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3664;"	d
CYREG_UDB_P1_ROUTE_HV_R13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3665;"	d
CYREG_UDB_P1_ROUTE_HV_R13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3665;"	d
CYREG_UDB_P1_ROUTE_HV_R14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3666;"	d
CYREG_UDB_P1_ROUTE_HV_R14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3666;"	d
CYREG_UDB_P1_ROUTE_HV_R15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3667;"	d
CYREG_UDB_P1_ROUTE_HV_R15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3667;"	d
CYREG_UDB_P1_ROUTE_HV_R2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3654;"	d
CYREG_UDB_P1_ROUTE_HV_R2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3654;"	d
CYREG_UDB_P1_ROUTE_HV_R3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3655;"	d
CYREG_UDB_P1_ROUTE_HV_R3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3655;"	d
CYREG_UDB_P1_ROUTE_HV_R4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3656;"	d
CYREG_UDB_P1_ROUTE_HV_R4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3656;"	d
CYREG_UDB_P1_ROUTE_HV_R5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3657;"	d
CYREG_UDB_P1_ROUTE_HV_R5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3657;"	d
CYREG_UDB_P1_ROUTE_HV_R6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3658;"	d
CYREG_UDB_P1_ROUTE_HV_R6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3658;"	d
CYREG_UDB_P1_ROUTE_HV_R7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3659;"	d
CYREG_UDB_P1_ROUTE_HV_R7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3659;"	d
CYREG_UDB_P1_ROUTE_HV_R8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3660;"	d
CYREG_UDB_P1_ROUTE_HV_R8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3660;"	d
CYREG_UDB_P1_ROUTE_HV_R9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3661;"	d
CYREG_UDB_P1_ROUTE_HV_R9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3661;"	d
CYREG_UDB_P1_ROUTE_PLD0IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3668;"	d
CYREG_UDB_P1_ROUTE_PLD0IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3668;"	d
CYREG_UDB_P1_ROUTE_PLD0IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3669;"	d
CYREG_UDB_P1_ROUTE_PLD0IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3669;"	d
CYREG_UDB_P1_ROUTE_PLD0IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3670;"	d
CYREG_UDB_P1_ROUTE_PLD0IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3670;"	d
CYREG_UDB_P1_ROUTE_PLD1IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3671;"	d
CYREG_UDB_P1_ROUTE_PLD1IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3671;"	d
CYREG_UDB_P1_ROUTE_PLD1IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3672;"	d
CYREG_UDB_P1_ROUTE_PLD1IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3672;"	d
CYREG_UDB_P1_ROUTE_PLD1IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3673;"	d
CYREG_UDB_P1_ROUTE_PLD1IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3673;"	d
CYREG_UDB_P1_ROUTE_RCIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3678;"	d
CYREG_UDB_P1_ROUTE_RCIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3678;"	d
CYREG_UDB_P1_ROUTE_SCIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3676;"	d
CYREG_UDB_P1_ROUTE_SCIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3676;"	d
CYREG_UDB_P1_ROUTE_SCIOIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3677;"	d
CYREG_UDB_P1_ROUTE_SCIOIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	3677;"	d
CYREG_UDB_P1_ROUTE_VS0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3679;"	d
CYREG_UDB_P1_ROUTE_VS0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3679;"	d
CYREG_UDB_P1_ROUTE_VS1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3680;"	d
CYREG_UDB_P1_ROUTE_VS1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3680;"	d
CYREG_UDB_P1_ROUTE_VS2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3681;"	d
CYREG_UDB_P1_ROUTE_VS2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3681;"	d
CYREG_UDB_P1_ROUTE_VS3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3682;"	d
CYREG_UDB_P1_ROUTE_VS3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3682;"	d
CYREG_UDB_P1_ROUTE_VS4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3683;"	d
CYREG_UDB_P1_ROUTE_VS4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3683;"	d
CYREG_UDB_P1_ROUTE_VS5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3684;"	d
CYREG_UDB_P1_ROUTE_VS5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3684;"	d
CYREG_UDB_P1_ROUTE_VS6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3685;"	d
CYREG_UDB_P1_ROUTE_VS6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3685;"	d
CYREG_UDB_P1_ROUTE_VS7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3686;"	d
CYREG_UDB_P1_ROUTE_VS7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3686;"	d
CYREG_UDB_P1_U0_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3380;"	d
CYREG_UDB_P1_U0_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3380;"	d
CYREG_UDB_P1_U0_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3381;"	d
CYREG_UDB_P1_U0_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3381;"	d
CYREG_UDB_P1_U0_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3390;"	d
CYREG_UDB_P1_U0_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3390;"	d
CYREG_UDB_P1_U0_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3391;"	d
CYREG_UDB_P1_U0_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3391;"	d
CYREG_UDB_P1_U0_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3392;"	d
CYREG_UDB_P1_U0_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3392;"	d
CYREG_UDB_P1_U0_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3393;"	d
CYREG_UDB_P1_U0_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3393;"	d
CYREG_UDB_P1_U0_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3394;"	d
CYREG_UDB_P1_U0_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3394;"	d
CYREG_UDB_P1_U0_CFG15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3395;"	d
CYREG_UDB_P1_U0_CFG15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3395;"	d
CYREG_UDB_P1_U0_CFG16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3396;"	d
CYREG_UDB_P1_U0_CFG16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3396;"	d
CYREG_UDB_P1_U0_CFG17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3397;"	d
CYREG_UDB_P1_U0_CFG17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3397;"	d
CYREG_UDB_P1_U0_CFG18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3398;"	d
CYREG_UDB_P1_U0_CFG18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3398;"	d
CYREG_UDB_P1_U0_CFG19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3399;"	d
CYREG_UDB_P1_U0_CFG19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3399;"	d
CYREG_UDB_P1_U0_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3382;"	d
CYREG_UDB_P1_U0_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3382;"	d
CYREG_UDB_P1_U0_CFG20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3400;"	d
CYREG_UDB_P1_U0_CFG20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3400;"	d
CYREG_UDB_P1_U0_CFG21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3401;"	d
CYREG_UDB_P1_U0_CFG21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3401;"	d
CYREG_UDB_P1_U0_CFG22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3402;"	d
CYREG_UDB_P1_U0_CFG22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3402;"	d
CYREG_UDB_P1_U0_CFG23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3403;"	d
CYREG_UDB_P1_U0_CFG23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3403;"	d
CYREG_UDB_P1_U0_CFG24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3404;"	d
CYREG_UDB_P1_U0_CFG24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3404;"	d
CYREG_UDB_P1_U0_CFG25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3405;"	d
CYREG_UDB_P1_U0_CFG25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3405;"	d
CYREG_UDB_P1_U0_CFG26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3406;"	d
CYREG_UDB_P1_U0_CFG26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3406;"	d
CYREG_UDB_P1_U0_CFG27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3407;"	d
CYREG_UDB_P1_U0_CFG27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3407;"	d
CYREG_UDB_P1_U0_CFG28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3408;"	d
CYREG_UDB_P1_U0_CFG28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3408;"	d
CYREG_UDB_P1_U0_CFG29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3409;"	d
CYREG_UDB_P1_U0_CFG29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3409;"	d
CYREG_UDB_P1_U0_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3383;"	d
CYREG_UDB_P1_U0_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3383;"	d
CYREG_UDB_P1_U0_CFG30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3410;"	d
CYREG_UDB_P1_U0_CFG30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3410;"	d
CYREG_UDB_P1_U0_CFG31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3411;"	d
CYREG_UDB_P1_U0_CFG31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3411;"	d
CYREG_UDB_P1_U0_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3384;"	d
CYREG_UDB_P1_U0_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3384;"	d
CYREG_UDB_P1_U0_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3385;"	d
CYREG_UDB_P1_U0_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3385;"	d
CYREG_UDB_P1_U0_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3386;"	d
CYREG_UDB_P1_U0_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3386;"	d
CYREG_UDB_P1_U0_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3387;"	d
CYREG_UDB_P1_U0_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3387;"	d
CYREG_UDB_P1_U0_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3388;"	d
CYREG_UDB_P1_U0_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3388;"	d
CYREG_UDB_P1_U0_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3389;"	d
CYREG_UDB_P1_U0_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3389;"	d
CYREG_UDB_P1_U0_DCFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3412;"	d
CYREG_UDB_P1_U0_DCFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3412;"	d
CYREG_UDB_P1_U0_DCFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3413;"	d
CYREG_UDB_P1_U0_DCFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3413;"	d
CYREG_UDB_P1_U0_DCFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3414;"	d
CYREG_UDB_P1_U0_DCFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3414;"	d
CYREG_UDB_P1_U0_DCFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3415;"	d
CYREG_UDB_P1_U0_DCFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3415;"	d
CYREG_UDB_P1_U0_DCFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3416;"	d
CYREG_UDB_P1_U0_DCFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3416;"	d
CYREG_UDB_P1_U0_DCFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3417;"	d
CYREG_UDB_P1_U0_DCFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3417;"	d
CYREG_UDB_P1_U0_DCFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3418;"	d
CYREG_UDB_P1_U0_DCFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3418;"	d
CYREG_UDB_P1_U0_DCFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3419;"	d
CYREG_UDB_P1_U0_DCFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3419;"	d
CYREG_UDB_P1_U0_PLD_IT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3360;"	d
CYREG_UDB_P1_U0_PLD_IT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3360;"	d
CYREG_UDB_P1_U0_PLD_IT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3361;"	d
CYREG_UDB_P1_U0_PLD_IT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3361;"	d
CYREG_UDB_P1_U0_PLD_IT10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3370;"	d
CYREG_UDB_P1_U0_PLD_IT10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3370;"	d
CYREG_UDB_P1_U0_PLD_IT11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3371;"	d
CYREG_UDB_P1_U0_PLD_IT11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3371;"	d
CYREG_UDB_P1_U0_PLD_IT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3362;"	d
CYREG_UDB_P1_U0_PLD_IT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3362;"	d
CYREG_UDB_P1_U0_PLD_IT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3363;"	d
CYREG_UDB_P1_U0_PLD_IT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3363;"	d
CYREG_UDB_P1_U0_PLD_IT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3364;"	d
CYREG_UDB_P1_U0_PLD_IT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3364;"	d
CYREG_UDB_P1_U0_PLD_IT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3365;"	d
CYREG_UDB_P1_U0_PLD_IT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3365;"	d
CYREG_UDB_P1_U0_PLD_IT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3366;"	d
CYREG_UDB_P1_U0_PLD_IT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3366;"	d
CYREG_UDB_P1_U0_PLD_IT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3367;"	d
CYREG_UDB_P1_U0_PLD_IT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3367;"	d
CYREG_UDB_P1_U0_PLD_IT8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3368;"	d
CYREG_UDB_P1_U0_PLD_IT8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3368;"	d
CYREG_UDB_P1_U0_PLD_IT9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3369;"	d
CYREG_UDB_P1_U0_PLD_IT9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3369;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3379;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	3379;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3376;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\codegentemp\cydevice_trm.h	3376;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3377;"	d
CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB	.\Design02.cydsn\codegentemp\cydevice_trm.h	3377;"	d
CYREG_UDB_P1_U0_PLD_MC_SET_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3378;"	d
CYREG_UDB_P1_U0_PLD_MC_SET_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3378;"	d
CYREG_UDB_P1_U0_PLD_ORT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3372;"	d
CYREG_UDB_P1_U0_PLD_ORT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3372;"	d
CYREG_UDB_P1_U0_PLD_ORT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3373;"	d
CYREG_UDB_P1_U0_PLD_ORT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3373;"	d
CYREG_UDB_P1_U0_PLD_ORT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3374;"	d
CYREG_UDB_P1_U0_PLD_ORT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3374;"	d
CYREG_UDB_P1_U0_PLD_ORT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3375;"	d
CYREG_UDB_P1_U0_PLD_ORT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3375;"	d
CYREG_UDB_P1_U1_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3442;"	d
CYREG_UDB_P1_U1_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3442;"	d
CYREG_UDB_P1_U1_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3443;"	d
CYREG_UDB_P1_U1_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3443;"	d
CYREG_UDB_P1_U1_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3452;"	d
CYREG_UDB_P1_U1_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3452;"	d
CYREG_UDB_P1_U1_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3453;"	d
CYREG_UDB_P1_U1_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3453;"	d
CYREG_UDB_P1_U1_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3454;"	d
CYREG_UDB_P1_U1_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	3454;"	d
CYREG_UDB_P1_U1_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3455;"	d
CYREG_UDB_P1_U1_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	3455;"	d
CYREG_UDB_P1_U1_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3456;"	d
CYREG_UDB_P1_U1_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	3456;"	d
CYREG_UDB_P1_U1_CFG15	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3457;"	d
CYREG_UDB_P1_U1_CFG15	.\Design02.cydsn\codegentemp\cydevice_trm.h	3457;"	d
CYREG_UDB_P1_U1_CFG16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3458;"	d
CYREG_UDB_P1_U1_CFG16	.\Design02.cydsn\codegentemp\cydevice_trm.h	3458;"	d
CYREG_UDB_P1_U1_CFG17	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3459;"	d
CYREG_UDB_P1_U1_CFG17	.\Design02.cydsn\codegentemp\cydevice_trm.h	3459;"	d
CYREG_UDB_P1_U1_CFG18	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3460;"	d
CYREG_UDB_P1_U1_CFG18	.\Design02.cydsn\codegentemp\cydevice_trm.h	3460;"	d
CYREG_UDB_P1_U1_CFG19	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3461;"	d
CYREG_UDB_P1_U1_CFG19	.\Design02.cydsn\codegentemp\cydevice_trm.h	3461;"	d
CYREG_UDB_P1_U1_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3444;"	d
CYREG_UDB_P1_U1_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3444;"	d
CYREG_UDB_P1_U1_CFG20	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3462;"	d
CYREG_UDB_P1_U1_CFG20	.\Design02.cydsn\codegentemp\cydevice_trm.h	3462;"	d
CYREG_UDB_P1_U1_CFG21	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3463;"	d
CYREG_UDB_P1_U1_CFG21	.\Design02.cydsn\codegentemp\cydevice_trm.h	3463;"	d
CYREG_UDB_P1_U1_CFG22	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3464;"	d
CYREG_UDB_P1_U1_CFG22	.\Design02.cydsn\codegentemp\cydevice_trm.h	3464;"	d
CYREG_UDB_P1_U1_CFG23	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3465;"	d
CYREG_UDB_P1_U1_CFG23	.\Design02.cydsn\codegentemp\cydevice_trm.h	3465;"	d
CYREG_UDB_P1_U1_CFG24	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3466;"	d
CYREG_UDB_P1_U1_CFG24	.\Design02.cydsn\codegentemp\cydevice_trm.h	3466;"	d
CYREG_UDB_P1_U1_CFG25	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3467;"	d
CYREG_UDB_P1_U1_CFG25	.\Design02.cydsn\codegentemp\cydevice_trm.h	3467;"	d
CYREG_UDB_P1_U1_CFG26	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3468;"	d
CYREG_UDB_P1_U1_CFG26	.\Design02.cydsn\codegentemp\cydevice_trm.h	3468;"	d
CYREG_UDB_P1_U1_CFG27	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3469;"	d
CYREG_UDB_P1_U1_CFG27	.\Design02.cydsn\codegentemp\cydevice_trm.h	3469;"	d
CYREG_UDB_P1_U1_CFG28	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3470;"	d
CYREG_UDB_P1_U1_CFG28	.\Design02.cydsn\codegentemp\cydevice_trm.h	3470;"	d
CYREG_UDB_P1_U1_CFG29	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3471;"	d
CYREG_UDB_P1_U1_CFG29	.\Design02.cydsn\codegentemp\cydevice_trm.h	3471;"	d
CYREG_UDB_P1_U1_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3445;"	d
CYREG_UDB_P1_U1_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3445;"	d
CYREG_UDB_P1_U1_CFG30	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3472;"	d
CYREG_UDB_P1_U1_CFG30	.\Design02.cydsn\codegentemp\cydevice_trm.h	3472;"	d
CYREG_UDB_P1_U1_CFG31	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3473;"	d
CYREG_UDB_P1_U1_CFG31	.\Design02.cydsn\codegentemp\cydevice_trm.h	3473;"	d
CYREG_UDB_P1_U1_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3446;"	d
CYREG_UDB_P1_U1_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3446;"	d
CYREG_UDB_P1_U1_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3447;"	d
CYREG_UDB_P1_U1_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3447;"	d
CYREG_UDB_P1_U1_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3448;"	d
CYREG_UDB_P1_U1_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3448;"	d
CYREG_UDB_P1_U1_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3449;"	d
CYREG_UDB_P1_U1_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3449;"	d
CYREG_UDB_P1_U1_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3450;"	d
CYREG_UDB_P1_U1_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3450;"	d
CYREG_UDB_P1_U1_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3451;"	d
CYREG_UDB_P1_U1_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3451;"	d
CYREG_UDB_P1_U1_DCFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3474;"	d
CYREG_UDB_P1_U1_DCFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3474;"	d
CYREG_UDB_P1_U1_DCFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3475;"	d
CYREG_UDB_P1_U1_DCFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3475;"	d
CYREG_UDB_P1_U1_DCFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3476;"	d
CYREG_UDB_P1_U1_DCFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3476;"	d
CYREG_UDB_P1_U1_DCFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3477;"	d
CYREG_UDB_P1_U1_DCFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3477;"	d
CYREG_UDB_P1_U1_DCFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3478;"	d
CYREG_UDB_P1_U1_DCFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3478;"	d
CYREG_UDB_P1_U1_DCFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3479;"	d
CYREG_UDB_P1_U1_DCFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3479;"	d
CYREG_UDB_P1_U1_DCFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3480;"	d
CYREG_UDB_P1_U1_DCFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3480;"	d
CYREG_UDB_P1_U1_DCFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3481;"	d
CYREG_UDB_P1_U1_DCFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3481;"	d
CYREG_UDB_P1_U1_PLD_IT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3422;"	d
CYREG_UDB_P1_U1_PLD_IT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3422;"	d
CYREG_UDB_P1_U1_PLD_IT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3423;"	d
CYREG_UDB_P1_U1_PLD_IT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3423;"	d
CYREG_UDB_P1_U1_PLD_IT10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3432;"	d
CYREG_UDB_P1_U1_PLD_IT10	.\Design02.cydsn\codegentemp\cydevice_trm.h	3432;"	d
CYREG_UDB_P1_U1_PLD_IT11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3433;"	d
CYREG_UDB_P1_U1_PLD_IT11	.\Design02.cydsn\codegentemp\cydevice_trm.h	3433;"	d
CYREG_UDB_P1_U1_PLD_IT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3424;"	d
CYREG_UDB_P1_U1_PLD_IT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3424;"	d
CYREG_UDB_P1_U1_PLD_IT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3425;"	d
CYREG_UDB_P1_U1_PLD_IT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3425;"	d
CYREG_UDB_P1_U1_PLD_IT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3426;"	d
CYREG_UDB_P1_U1_PLD_IT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	3426;"	d
CYREG_UDB_P1_U1_PLD_IT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3427;"	d
CYREG_UDB_P1_U1_PLD_IT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	3427;"	d
CYREG_UDB_P1_U1_PLD_IT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3428;"	d
CYREG_UDB_P1_U1_PLD_IT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	3428;"	d
CYREG_UDB_P1_U1_PLD_IT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3429;"	d
CYREG_UDB_P1_U1_PLD_IT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	3429;"	d
CYREG_UDB_P1_U1_PLD_IT8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3430;"	d
CYREG_UDB_P1_U1_PLD_IT8	.\Design02.cydsn\codegentemp\cydevice_trm.h	3430;"	d
CYREG_UDB_P1_U1_PLD_IT9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3431;"	d
CYREG_UDB_P1_U1_PLD_IT9	.\Design02.cydsn\codegentemp\cydevice_trm.h	3431;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3441;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	3441;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3438;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST	.\Design02.cydsn\codegentemp\cydevice_trm.h	3438;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3439;"	d
CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB	.\Design02.cydsn\codegentemp\cydevice_trm.h	3439;"	d
CYREG_UDB_P1_U1_PLD_MC_SET_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3440;"	d
CYREG_UDB_P1_U1_PLD_MC_SET_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	3440;"	d
CYREG_UDB_P1_U1_PLD_ORT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3434;"	d
CYREG_UDB_P1_U1_PLD_ORT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3434;"	d
CYREG_UDB_P1_U1_PLD_ORT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3435;"	d
CYREG_UDB_P1_U1_PLD_ORT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3435;"	d
CYREG_UDB_P1_U1_PLD_ORT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3436;"	d
CYREG_UDB_P1_U1_PLD_ORT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	3436;"	d
CYREG_UDB_P1_U1_PLD_ORT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3437;"	d
CYREG_UDB_P1_U1_PLD_ORT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3437;"	d
CYREG_UDB_PA0_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4543;"	d
CYREG_UDB_PA0_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4543;"	d
CYREG_UDB_PA0_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4566;"	d
CYREG_UDB_PA0_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4566;"	d
CYREG_UDB_PA0_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4769;"	d
CYREG_UDB_PA0_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4769;"	d
CYREG_UDB_PA0_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4794;"	d
CYREG_UDB_PA0_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4794;"	d
CYREG_UDB_PA0_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4819;"	d
CYREG_UDB_PA0_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4819;"	d
CYREG_UDB_PA0_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4844;"	d
CYREG_UDB_PA0_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4844;"	d
CYREG_UDB_PA0_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4869;"	d
CYREG_UDB_PA0_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4869;"	d
CYREG_UDB_PA0_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4587;"	d
CYREG_UDB_PA0_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4587;"	d
CYREG_UDB_PA0_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4618;"	d
CYREG_UDB_PA0_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4618;"	d
CYREG_UDB_PA0_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4643;"	d
CYREG_UDB_PA0_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4643;"	d
CYREG_UDB_PA0_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4658;"	d
CYREG_UDB_PA0_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4658;"	d
CYREG_UDB_PA0_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4669;"	d
CYREG_UDB_PA0_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4669;"	d
CYREG_UDB_PA0_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4694;"	d
CYREG_UDB_PA0_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4694;"	d
CYREG_UDB_PA0_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4719;"	d
CYREG_UDB_PA0_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4719;"	d
CYREG_UDB_PA0_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4744;"	d
CYREG_UDB_PA0_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4744;"	d
CYREG_UDB_PA1_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4896;"	d
CYREG_UDB_PA1_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4896;"	d
CYREG_UDB_PA1_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4897;"	d
CYREG_UDB_PA1_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4897;"	d
CYREG_UDB_PA1_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4906;"	d
CYREG_UDB_PA1_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4906;"	d
CYREG_UDB_PA1_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4907;"	d
CYREG_UDB_PA1_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4907;"	d
CYREG_UDB_PA1_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4908;"	d
CYREG_UDB_PA1_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4908;"	d
CYREG_UDB_PA1_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4909;"	d
CYREG_UDB_PA1_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4909;"	d
CYREG_UDB_PA1_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4910;"	d
CYREG_UDB_PA1_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4910;"	d
CYREG_UDB_PA1_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4898;"	d
CYREG_UDB_PA1_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4898;"	d
CYREG_UDB_PA1_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4899;"	d
CYREG_UDB_PA1_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4899;"	d
CYREG_UDB_PA1_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4900;"	d
CYREG_UDB_PA1_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4900;"	d
CYREG_UDB_PA1_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4901;"	d
CYREG_UDB_PA1_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4901;"	d
CYREG_UDB_PA1_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4902;"	d
CYREG_UDB_PA1_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4902;"	d
CYREG_UDB_PA1_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4903;"	d
CYREG_UDB_PA1_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4903;"	d
CYREG_UDB_PA1_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4904;"	d
CYREG_UDB_PA1_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4904;"	d
CYREG_UDB_PA1_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4905;"	d
CYREG_UDB_PA1_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4905;"	d
CYREG_UDB_PA2_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4913;"	d
CYREG_UDB_PA2_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4913;"	d
CYREG_UDB_PA2_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4914;"	d
CYREG_UDB_PA2_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4914;"	d
CYREG_UDB_PA2_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4923;"	d
CYREG_UDB_PA2_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4923;"	d
CYREG_UDB_PA2_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4924;"	d
CYREG_UDB_PA2_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4924;"	d
CYREG_UDB_PA2_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4925;"	d
CYREG_UDB_PA2_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4925;"	d
CYREG_UDB_PA2_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4926;"	d
CYREG_UDB_PA2_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4926;"	d
CYREG_UDB_PA2_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4927;"	d
CYREG_UDB_PA2_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4927;"	d
CYREG_UDB_PA2_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4915;"	d
CYREG_UDB_PA2_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4915;"	d
CYREG_UDB_PA2_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4916;"	d
CYREG_UDB_PA2_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4916;"	d
CYREG_UDB_PA2_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4917;"	d
CYREG_UDB_PA2_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4917;"	d
CYREG_UDB_PA2_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4918;"	d
CYREG_UDB_PA2_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4918;"	d
CYREG_UDB_PA2_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4919;"	d
CYREG_UDB_PA2_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4919;"	d
CYREG_UDB_PA2_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4920;"	d
CYREG_UDB_PA2_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4920;"	d
CYREG_UDB_PA2_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4921;"	d
CYREG_UDB_PA2_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4921;"	d
CYREG_UDB_PA2_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4922;"	d
CYREG_UDB_PA2_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4922;"	d
CYREG_UDB_PA3_CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4930;"	d
CYREG_UDB_PA3_CFG0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4930;"	d
CYREG_UDB_PA3_CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4931;"	d
CYREG_UDB_PA3_CFG1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4931;"	d
CYREG_UDB_PA3_CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4940;"	d
CYREG_UDB_PA3_CFG10	.\Design02.cydsn\codegentemp\cydevice_trm.h	4940;"	d
CYREG_UDB_PA3_CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4941;"	d
CYREG_UDB_PA3_CFG11	.\Design02.cydsn\codegentemp\cydevice_trm.h	4941;"	d
CYREG_UDB_PA3_CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4942;"	d
CYREG_UDB_PA3_CFG12	.\Design02.cydsn\codegentemp\cydevice_trm.h	4942;"	d
CYREG_UDB_PA3_CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4943;"	d
CYREG_UDB_PA3_CFG13	.\Design02.cydsn\codegentemp\cydevice_trm.h	4943;"	d
CYREG_UDB_PA3_CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4944;"	d
CYREG_UDB_PA3_CFG14	.\Design02.cydsn\codegentemp\cydevice_trm.h	4944;"	d
CYREG_UDB_PA3_CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4932;"	d
CYREG_UDB_PA3_CFG2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4932;"	d
CYREG_UDB_PA3_CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4933;"	d
CYREG_UDB_PA3_CFG3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4933;"	d
CYREG_UDB_PA3_CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4934;"	d
CYREG_UDB_PA3_CFG4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4934;"	d
CYREG_UDB_PA3_CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4935;"	d
CYREG_UDB_PA3_CFG5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4935;"	d
CYREG_UDB_PA3_CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4936;"	d
CYREG_UDB_PA3_CFG6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4936;"	d
CYREG_UDB_PA3_CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4937;"	d
CYREG_UDB_PA3_CFG7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4937;"	d
CYREG_UDB_PA3_CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4938;"	d
CYREG_UDB_PA3_CFG8	.\Design02.cydsn\codegentemp\cydevice_trm.h	4938;"	d
CYREG_UDB_PA3_CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4939;"	d
CYREG_UDB_PA3_CFG9	.\Design02.cydsn\codegentemp\cydevice_trm.h	4939;"	d
CYREG_UDB_UDBIF_BANK_CTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5054;"	d
CYREG_UDB_UDBIF_BANK_CTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5054;"	d
CYREG_UDB_UDBIF_INT_CLK_CTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5104;"	d
CYREG_UDB_UDBIF_INT_CLK_CTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5104;"	d
CYREG_UDB_UDBIF_WAIT_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5079;"	d
CYREG_UDB_UDBIF_WAIT_CFG	.\Design02.cydsn\codegentemp\cydevice_trm.h	5079;"	d
CYREG_UDB_W16_A00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1737;"	d
CYREG_UDB_W16_A00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1737;"	d
CYREG_UDB_W16_A01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1742;"	d
CYREG_UDB_W16_A01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1742;"	d
CYREG_UDB_W16_A02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1743;"	d
CYREG_UDB_W16_A02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1743;"	d
CYREG_UDB_W16_A0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8820;"	d
CYREG_UDB_W16_A0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8820;"	d
CYREG_UDB_W16_A0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8821;"	d
CYREG_UDB_W16_A0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8821;"	d
CYREG_UDB_W16_A0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8822;"	d
CYREG_UDB_W16_A0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8822;"	d
CYREG_UDB_W16_A10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1744;"	d
CYREG_UDB_W16_A10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1744;"	d
CYREG_UDB_W16_A11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1749;"	d
CYREG_UDB_W16_A11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1749;"	d
CYREG_UDB_W16_A12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1750;"	d
CYREG_UDB_W16_A12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1750;"	d
CYREG_UDB_W16_A1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8823;"	d
CYREG_UDB_W16_A1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8823;"	d
CYREG_UDB_W16_A1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8824;"	d
CYREG_UDB_W16_A1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8824;"	d
CYREG_UDB_W16_A1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8825;"	d
CYREG_UDB_W16_A1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8825;"	d
CYREG_UDB_W16_ACTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1800;"	d
CYREG_UDB_W16_ACTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1800;"	d
CYREG_UDB_W16_ACTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1849;"	d
CYREG_UDB_W16_ACTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1849;"	d
CYREG_UDB_W16_ACTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1850;"	d
CYREG_UDB_W16_ACTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1850;"	d
CYREG_UDB_W16_ACTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8847;"	d
CYREG_UDB_W16_ACTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8847;"	d
CYREG_UDB_W16_ACTL_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8848;"	d
CYREG_UDB_W16_ACTL_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8848;"	d
CYREG_UDB_W16_ACTL_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8849;"	d
CYREG_UDB_W16_ACTL_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8849;"	d
CYREG_UDB_W16_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1786;"	d
CYREG_UDB_W16_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1786;"	d
CYREG_UDB_W16_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1791;"	d
CYREG_UDB_W16_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1791;"	d
CYREG_UDB_W16_CTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1792;"	d
CYREG_UDB_W16_CTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1792;"	d
CYREG_UDB_W16_CTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8841;"	d
CYREG_UDB_W16_CTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8841;"	d
CYREG_UDB_W16_CTL_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8842;"	d
CYREG_UDB_W16_CTL_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8842;"	d
CYREG_UDB_W16_CTL_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8843;"	d
CYREG_UDB_W16_CTL_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8843;"	d
CYREG_UDB_W16_D00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1751;"	d
CYREG_UDB_W16_D00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1751;"	d
CYREG_UDB_W16_D01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1756;"	d
CYREG_UDB_W16_D01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1756;"	d
CYREG_UDB_W16_D02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1757;"	d
CYREG_UDB_W16_D02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1757;"	d
CYREG_UDB_W16_D0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8826;"	d
CYREG_UDB_W16_D0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8826;"	d
CYREG_UDB_W16_D0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8827;"	d
CYREG_UDB_W16_D0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8827;"	d
CYREG_UDB_W16_D0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8828;"	d
CYREG_UDB_W16_D0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8828;"	d
CYREG_UDB_W16_D10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1758;"	d
CYREG_UDB_W16_D10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1758;"	d
CYREG_UDB_W16_D11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1763;"	d
CYREG_UDB_W16_D11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1763;"	d
CYREG_UDB_W16_D12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1764;"	d
CYREG_UDB_W16_D12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1764;"	d
CYREG_UDB_W16_D1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8829;"	d
CYREG_UDB_W16_D1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8829;"	d
CYREG_UDB_W16_D1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8830;"	d
CYREG_UDB_W16_D1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8830;"	d
CYREG_UDB_W16_D1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8831;"	d
CYREG_UDB_W16_D1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8831;"	d
CYREG_UDB_W16_F00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1765;"	d
CYREG_UDB_W16_F00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1765;"	d
CYREG_UDB_W16_F01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1770;"	d
CYREG_UDB_W16_F01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1770;"	d
CYREG_UDB_W16_F02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1771;"	d
CYREG_UDB_W16_F02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1771;"	d
CYREG_UDB_W16_F0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8832;"	d
CYREG_UDB_W16_F0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8832;"	d
CYREG_UDB_W16_F0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8833;"	d
CYREG_UDB_W16_F0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8833;"	d
CYREG_UDB_W16_F0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8834;"	d
CYREG_UDB_W16_F0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8834;"	d
CYREG_UDB_W16_F10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1772;"	d
CYREG_UDB_W16_F10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1772;"	d
CYREG_UDB_W16_F11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1777;"	d
CYREG_UDB_W16_F11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1777;"	d
CYREG_UDB_W16_F12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1778;"	d
CYREG_UDB_W16_F12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1778;"	d
CYREG_UDB_W16_F1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8835;"	d
CYREG_UDB_W16_F1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8835;"	d
CYREG_UDB_W16_F1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8836;"	d
CYREG_UDB_W16_F1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8836;"	d
CYREG_UDB_W16_F1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8837;"	d
CYREG_UDB_W16_F1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8837;"	d
CYREG_UDB_W16_MC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1851;"	d
CYREG_UDB_W16_MC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1851;"	d
CYREG_UDB_W16_MC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1860;"	d
CYREG_UDB_W16_MC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1860;"	d
CYREG_UDB_W16_MC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1861;"	d
CYREG_UDB_W16_MC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1861;"	d
CYREG_UDB_W16_MC_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8850;"	d
CYREG_UDB_W16_MC_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8850;"	d
CYREG_UDB_W16_MC_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8851;"	d
CYREG_UDB_W16_MC_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8851;"	d
CYREG_UDB_W16_MC_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8852;"	d
CYREG_UDB_W16_MC_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8852;"	d
CYREG_UDB_W16_MSK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1793;"	d
CYREG_UDB_W16_MSK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1793;"	d
CYREG_UDB_W16_MSK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1798;"	d
CYREG_UDB_W16_MSK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1798;"	d
CYREG_UDB_W16_MSK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1799;"	d
CYREG_UDB_W16_MSK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1799;"	d
CYREG_UDB_W16_MSK_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8844;"	d
CYREG_UDB_W16_MSK_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8844;"	d
CYREG_UDB_W16_MSK_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8845;"	d
CYREG_UDB_W16_MSK_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8845;"	d
CYREG_UDB_W16_MSK_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8846;"	d
CYREG_UDB_W16_MSK_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8846;"	d
CYREG_UDB_W16_ST0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1779;"	d
CYREG_UDB_W16_ST0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1779;"	d
CYREG_UDB_W16_ST1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1784;"	d
CYREG_UDB_W16_ST1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1784;"	d
CYREG_UDB_W16_ST2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1785;"	d
CYREG_UDB_W16_ST2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1785;"	d
CYREG_UDB_W16_ST_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8838;"	d
CYREG_UDB_W16_ST_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8838;"	d
CYREG_UDB_W16_ST_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8839;"	d
CYREG_UDB_W16_ST_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8839;"	d
CYREG_UDB_W16_ST_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8840;"	d
CYREG_UDB_W16_ST_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8840;"	d
CYREG_UDB_W32_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1864;"	d
CYREG_UDB_W32_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1864;"	d
CYREG_UDB_W32_A0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8853;"	d
CYREG_UDB_W32_A0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8853;"	d
CYREG_UDB_W32_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1873;"	d
CYREG_UDB_W32_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1873;"	d
CYREG_UDB_W32_A1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8854;"	d
CYREG_UDB_W32_A1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8854;"	d
CYREG_UDB_W32_ACTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1945;"	d
CYREG_UDB_W32_ACTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1945;"	d
CYREG_UDB_W32_ACTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8862;"	d
CYREG_UDB_W32_ACTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8862;"	d
CYREG_UDB_W32_CTL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1927;"	d
CYREG_UDB_W32_CTL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1927;"	d
CYREG_UDB_W32_CTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8860;"	d
CYREG_UDB_W32_CTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8860;"	d
CYREG_UDB_W32_D0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1882;"	d
CYREG_UDB_W32_D0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1882;"	d
CYREG_UDB_W32_D0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8855;"	d
CYREG_UDB_W32_D0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8855;"	d
CYREG_UDB_W32_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1891;"	d
CYREG_UDB_W32_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1891;"	d
CYREG_UDB_W32_D1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8856;"	d
CYREG_UDB_W32_D1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8856;"	d
CYREG_UDB_W32_F0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1900;"	d
CYREG_UDB_W32_F0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1900;"	d
CYREG_UDB_W32_F0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8857;"	d
CYREG_UDB_W32_F0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8857;"	d
CYREG_UDB_W32_F1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1909;"	d
CYREG_UDB_W32_F1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1909;"	d
CYREG_UDB_W32_F1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8858;"	d
CYREG_UDB_W32_F1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8858;"	d
CYREG_UDB_W32_MC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2042;"	d
CYREG_UDB_W32_MC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2042;"	d
CYREG_UDB_W32_MC_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8863;"	d
CYREG_UDB_W32_MC_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8863;"	d
CYREG_UDB_W32_MSK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1936;"	d
CYREG_UDB_W32_MSK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1936;"	d
CYREG_UDB_W32_MSK_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8861;"	d
CYREG_UDB_W32_MSK_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8861;"	d
CYREG_UDB_W32_ST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1918;"	d
CYREG_UDB_W32_ST	.\Design02.cydsn\codegentemp\cydevice_trm.h	1918;"	d
CYREG_UDB_W32_ST_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8859;"	d
CYREG_UDB_W32_ST_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8859;"	d
CYREG_UDB_W8_A00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1573;"	d
CYREG_UDB_W8_A00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1573;"	d
CYREG_UDB_W8_A01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1576;"	d
CYREG_UDB_W8_A01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1576;"	d
CYREG_UDB_W8_A02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1577;"	d
CYREG_UDB_W8_A02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1577;"	d
CYREG_UDB_W8_A03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1578;"	d
CYREG_UDB_W8_A03	.\Design02.cydsn\codegentemp\cydevice_trm.h	1578;"	d
CYREG_UDB_W8_A0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8752;"	d
CYREG_UDB_W8_A0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8752;"	d
CYREG_UDB_W8_A0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8753;"	d
CYREG_UDB_W8_A0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8753;"	d
CYREG_UDB_W8_A0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8754;"	d
CYREG_UDB_W8_A0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8754;"	d
CYREG_UDB_W8_A0_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8755;"	d
CYREG_UDB_W8_A0_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8755;"	d
CYREG_UDB_W8_A10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1579;"	d
CYREG_UDB_W8_A10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1579;"	d
CYREG_UDB_W8_A11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1582;"	d
CYREG_UDB_W8_A11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1582;"	d
CYREG_UDB_W8_A12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1583;"	d
CYREG_UDB_W8_A12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1583;"	d
CYREG_UDB_W8_A13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1584;"	d
CYREG_UDB_W8_A13	.\Design02.cydsn\codegentemp\cydevice_trm.h	1584;"	d
CYREG_UDB_W8_A1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8756;"	d
CYREG_UDB_W8_A1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8756;"	d
CYREG_UDB_W8_A1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8757;"	d
CYREG_UDB_W8_A1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8757;"	d
CYREG_UDB_W8_A1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8758;"	d
CYREG_UDB_W8_A1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8758;"	d
CYREG_UDB_W8_A1_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8759;"	d
CYREG_UDB_W8_A1_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8759;"	d
CYREG_UDB_W8_ACTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1627;"	d
CYREG_UDB_W8_ACTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1627;"	d
CYREG_UDB_W8_ACTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1652;"	d
CYREG_UDB_W8_ACTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1652;"	d
CYREG_UDB_W8_ACTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1653;"	d
CYREG_UDB_W8_ACTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1653;"	d
CYREG_UDB_W8_ACTL3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1654;"	d
CYREG_UDB_W8_ACTL3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1654;"	d
CYREG_UDB_W8_ACTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8788;"	d
CYREG_UDB_W8_ACTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8788;"	d
CYREG_UDB_W8_ACTL_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8789;"	d
CYREG_UDB_W8_ACTL_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8789;"	d
CYREG_UDB_W8_ACTL_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8790;"	d
CYREG_UDB_W8_ACTL_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8790;"	d
CYREG_UDB_W8_ACTL_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8791;"	d
CYREG_UDB_W8_ACTL_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8791;"	d
CYREG_UDB_W8_CTL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1615;"	d
CYREG_UDB_W8_CTL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1615;"	d
CYREG_UDB_W8_CTL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1618;"	d
CYREG_UDB_W8_CTL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1618;"	d
CYREG_UDB_W8_CTL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1619;"	d
CYREG_UDB_W8_CTL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1619;"	d
CYREG_UDB_W8_CTL3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1620;"	d
CYREG_UDB_W8_CTL3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1620;"	d
CYREG_UDB_W8_CTL_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8780;"	d
CYREG_UDB_W8_CTL_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8780;"	d
CYREG_UDB_W8_CTL_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8781;"	d
CYREG_UDB_W8_CTL_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8781;"	d
CYREG_UDB_W8_CTL_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8782;"	d
CYREG_UDB_W8_CTL_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8782;"	d
CYREG_UDB_W8_CTL_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8783;"	d
CYREG_UDB_W8_CTL_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8783;"	d
CYREG_UDB_W8_D00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1585;"	d
CYREG_UDB_W8_D00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1585;"	d
CYREG_UDB_W8_D01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1588;"	d
CYREG_UDB_W8_D01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1588;"	d
CYREG_UDB_W8_D02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1589;"	d
CYREG_UDB_W8_D02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1589;"	d
CYREG_UDB_W8_D03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1590;"	d
CYREG_UDB_W8_D03	.\Design02.cydsn\codegentemp\cydevice_trm.h	1590;"	d
CYREG_UDB_W8_D0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8760;"	d
CYREG_UDB_W8_D0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8760;"	d
CYREG_UDB_W8_D0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8761;"	d
CYREG_UDB_W8_D0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8761;"	d
CYREG_UDB_W8_D0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8762;"	d
CYREG_UDB_W8_D0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8762;"	d
CYREG_UDB_W8_D0_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8763;"	d
CYREG_UDB_W8_D0_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8763;"	d
CYREG_UDB_W8_D10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1591;"	d
CYREG_UDB_W8_D10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1591;"	d
CYREG_UDB_W8_D11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1594;"	d
CYREG_UDB_W8_D11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1594;"	d
CYREG_UDB_W8_D12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1595;"	d
CYREG_UDB_W8_D12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1595;"	d
CYREG_UDB_W8_D13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1596;"	d
CYREG_UDB_W8_D13	.\Design02.cydsn\codegentemp\cydevice_trm.h	1596;"	d
CYREG_UDB_W8_D1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8764;"	d
CYREG_UDB_W8_D1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8764;"	d
CYREG_UDB_W8_D1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8765;"	d
CYREG_UDB_W8_D1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8765;"	d
CYREG_UDB_W8_D1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8766;"	d
CYREG_UDB_W8_D1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8766;"	d
CYREG_UDB_W8_D1_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8767;"	d
CYREG_UDB_W8_D1_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8767;"	d
CYREG_UDB_W8_F00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1597;"	d
CYREG_UDB_W8_F00	.\Design02.cydsn\codegentemp\cydevice_trm.h	1597;"	d
CYREG_UDB_W8_F01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1600;"	d
CYREG_UDB_W8_F01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1600;"	d
CYREG_UDB_W8_F02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1601;"	d
CYREG_UDB_W8_F02	.\Design02.cydsn\codegentemp\cydevice_trm.h	1601;"	d
CYREG_UDB_W8_F03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1602;"	d
CYREG_UDB_W8_F03	.\Design02.cydsn\codegentemp\cydevice_trm.h	1602;"	d
CYREG_UDB_W8_F0_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8768;"	d
CYREG_UDB_W8_F0_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8768;"	d
CYREG_UDB_W8_F0_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8769;"	d
CYREG_UDB_W8_F0_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8769;"	d
CYREG_UDB_W8_F0_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8770;"	d
CYREG_UDB_W8_F0_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8770;"	d
CYREG_UDB_W8_F0_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8771;"	d
CYREG_UDB_W8_F0_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8771;"	d
CYREG_UDB_W8_F10	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1603;"	d
CYREG_UDB_W8_F10	.\Design02.cydsn\codegentemp\cydevice_trm.h	1603;"	d
CYREG_UDB_W8_F11	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1606;"	d
CYREG_UDB_W8_F11	.\Design02.cydsn\codegentemp\cydevice_trm.h	1606;"	d
CYREG_UDB_W8_F12	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1607;"	d
CYREG_UDB_W8_F12	.\Design02.cydsn\codegentemp\cydevice_trm.h	1607;"	d
CYREG_UDB_W8_F13	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1608;"	d
CYREG_UDB_W8_F13	.\Design02.cydsn\codegentemp\cydevice_trm.h	1608;"	d
CYREG_UDB_W8_F1_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8772;"	d
CYREG_UDB_W8_F1_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8772;"	d
CYREG_UDB_W8_F1_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8773;"	d
CYREG_UDB_W8_F1_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8773;"	d
CYREG_UDB_W8_F1_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8774;"	d
CYREG_UDB_W8_F1_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8774;"	d
CYREG_UDB_W8_F1_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8775;"	d
CYREG_UDB_W8_F1_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8775;"	d
CYREG_UDB_W8_MC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1655;"	d
CYREG_UDB_W8_MC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1655;"	d
CYREG_UDB_W8_MC1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1660;"	d
CYREG_UDB_W8_MC1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1660;"	d
CYREG_UDB_W8_MC2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1661;"	d
CYREG_UDB_W8_MC2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1661;"	d
CYREG_UDB_W8_MC3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1662;"	d
CYREG_UDB_W8_MC3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1662;"	d
CYREG_UDB_W8_MC_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8792;"	d
CYREG_UDB_W8_MC_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8792;"	d
CYREG_UDB_W8_MC_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8793;"	d
CYREG_UDB_W8_MC_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8793;"	d
CYREG_UDB_W8_MC_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8794;"	d
CYREG_UDB_W8_MC_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8794;"	d
CYREG_UDB_W8_MC_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8795;"	d
CYREG_UDB_W8_MC_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8795;"	d
CYREG_UDB_W8_MSK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1621;"	d
CYREG_UDB_W8_MSK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1621;"	d
CYREG_UDB_W8_MSK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1624;"	d
CYREG_UDB_W8_MSK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1624;"	d
CYREG_UDB_W8_MSK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1625;"	d
CYREG_UDB_W8_MSK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1625;"	d
CYREG_UDB_W8_MSK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1626;"	d
CYREG_UDB_W8_MSK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1626;"	d
CYREG_UDB_W8_MSK_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8784;"	d
CYREG_UDB_W8_MSK_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8784;"	d
CYREG_UDB_W8_MSK_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8785;"	d
CYREG_UDB_W8_MSK_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8785;"	d
CYREG_UDB_W8_MSK_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8786;"	d
CYREG_UDB_W8_MSK_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8786;"	d
CYREG_UDB_W8_MSK_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8787;"	d
CYREG_UDB_W8_MSK_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8787;"	d
CYREG_UDB_W8_ST0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1609;"	d
CYREG_UDB_W8_ST0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1609;"	d
CYREG_UDB_W8_ST1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1612;"	d
CYREG_UDB_W8_ST1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1612;"	d
CYREG_UDB_W8_ST2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1613;"	d
CYREG_UDB_W8_ST2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1613;"	d
CYREG_UDB_W8_ST3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1614;"	d
CYREG_UDB_W8_ST3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1614;"	d
CYREG_UDB_W8_ST_00	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8776;"	d
CYREG_UDB_W8_ST_00	.\Design02.cydsn\codegentemp\cydevice_trm.h	8776;"	d
CYREG_UDB_W8_ST_01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8777;"	d
CYREG_UDB_W8_ST_01	.\Design02.cydsn\codegentemp\cydevice_trm.h	8777;"	d
CYREG_UDB_W8_ST_02	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8778;"	d
CYREG_UDB_W8_ST_02	.\Design02.cydsn\codegentemp\cydevice_trm.h	8778;"	d
CYREG_UDB_W8_ST_03	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8779;"	d
CYREG_UDB_W8_ST_03	.\Design02.cydsn\codegentemp\cydevice_trm.h	8779;"	d
CYREG_WDT_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1419;"	d
CYREG_WDT_CONFIG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1419;"	d
CYREG_WDT_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1448;"	d
CYREG_WDT_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1448;"	d
CYREG_WDT_CTRHIGH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1411;"	d
CYREG_WDT_CTRHIGH	.\Design02.cydsn\codegentemp\cydevice_trm.h	1411;"	d
CYREG_WDT_CTRLOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1406;"	d
CYREG_WDT_CTRLOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	1406;"	d
CYREG_WDT_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1414;"	d
CYREG_WDT_MATCH	.\Design02.cydsn\codegentemp\cydevice_trm.h	1414;"	d
CYRET_BAD_DATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	924;"	d
CYRET_BAD_DATA	.\Design02.cydsn\codegentemp\cytypes.h	924;"	d
CYRET_BAD_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	919;"	d
CYRET_BAD_PARAM	.\Design02.cydsn\codegentemp\cytypes.h	919;"	d
CYRET_CANCELED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	927;"	d
CYRET_CANCELED	.\Design02.cydsn\codegentemp\cytypes.h	927;"	d
CYRET_EMPTY	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	923;"	d
CYRET_EMPTY	.\Design02.cydsn\codegentemp\cytypes.h	923;"	d
CYRET_FINISHED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	926;"	d
CYRET_FINISHED	.\Design02.cydsn\codegentemp\cytypes.h	926;"	d
CYRET_INVALID_OBJECT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	920;"	d
CYRET_INVALID_OBJECT	.\Design02.cydsn\codegentemp\cytypes.h	920;"	d
CYRET_INVALID_STATE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	929;"	d
CYRET_INVALID_STATE	.\Design02.cydsn\codegentemp\cytypes.h	929;"	d
CYRET_LOCKED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	922;"	d
CYRET_LOCKED	.\Design02.cydsn\codegentemp\cytypes.h	922;"	d
CYRET_MEMORY	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	921;"	d
CYRET_MEMORY	.\Design02.cydsn\codegentemp\cytypes.h	921;"	d
CYRET_STARTED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	925;"	d
CYRET_STARTED	.\Design02.cydsn\codegentemp\cytypes.h	925;"	d
CYRET_SUCCESS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	918;"	d
CYRET_SUCCESS	.\Design02.cydsn\codegentemp\cytypes.h	918;"	d
CYRET_TIMEOUT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	928;"	d
CYRET_TIMEOUT	.\Design02.cydsn\codegentemp\cytypes.h	928;"	d
CYRET_UNKNOWN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	930;"	d
CYRET_UNKNOWN	.\Design02.cydsn\codegentemp\cytypes.h	930;"	d
CYSMALL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	287;"	d
CYSMALL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	305;"	d
CYSMALL	.\Design02.cydsn\codegentemp\cytypes.h	287;"	d
CYSMALL	.\Design02.cydsn\codegentemp\cytypes.h	305;"	d
CYSWAP_ENDIAN16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	905;"	d
CYSWAP_ENDIAN16	.\Design02.cydsn\codegentemp\cytypes.h	905;"	d
CYSWAP_ENDIAN32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	901;"	d
CYSWAP_ENDIAN32	.\Design02.cydsn\codegentemp\cytypes.h	901;"	d
CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5815;"	d
CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	5815;"	d
CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5814;"	d
CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5814;"	d
CYVAL_CSD_COMP_MODE_CHARGE_BUF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5851;"	d
CYVAL_CSD_COMP_MODE_CHARGE_BUF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5851;"	d
CYVAL_CSD_COMP_MODE_CHARGE_IO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5852;"	d
CYVAL_CSD_COMP_MODE_CHARGE_IO	.\Design02.cydsn\codegentemp\cydevice_trm.h	5852;"	d
CYVAL_CSD_COMP_OUT_C_GT_VREF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5946;"	d
CYVAL_CSD_COMP_OUT_C_GT_VREF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5946;"	d
CYVAL_CSD_COMP_OUT_C_LT_VREF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5945;"	d
CYVAL_CSD_COMP_OUT_C_LT_VREF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5945;"	d
CYVAL_CSD_COMP_PIN_CHANNEL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5855;"	d
CYVAL_CSD_COMP_PIN_CHANNEL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5855;"	d
CYVAL_CSD_COMP_PIN_CHANNEL2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5856;"	d
CYVAL_CSD_COMP_PIN_CHANNEL2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5856;"	d
CYVAL_CSD_DDFTCOMP_REFBUFCOMP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5896;"	d
CYVAL_CSD_DDFTCOMP_REFBUFCOMP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5896;"	d
CYVAL_CSD_DDFTCOMP_SENSECOMP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5897;"	d
CYVAL_CSD_DDFTCOMP_SENSECOMP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5897;"	d
CYVAL_CSD_DDFTSEL_CLK_SAMPLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5890;"	d
CYVAL_CSD_DDFTSEL_CLK_SAMPLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5890;"	d
CYVAL_CSD_DDFTSEL_COMP_OUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5891;"	d
CYVAL_CSD_DDFTSEL_COMP_OUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5891;"	d
CYVAL_CSD_DDFTSEL_CSD_SENSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5888;"	d
CYVAL_CSD_DDFTSEL_CSD_SENSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5888;"	d
CYVAL_CSD_DDFTSEL_CSD_SHIELD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5889;"	d
CYVAL_CSD_DDFTSEL_CSD_SHIELD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5889;"	d
CYVAL_CSD_DDFTSEL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5887;"	d
CYVAL_CSD_DDFTSEL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5887;"	d
CYVAL_CSD_DUAL_CAP_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5822;"	d
CYVAL_CSD_DUAL_CAP_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5822;"	d
CYVAL_CSD_DUAL_CAP_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5823;"	d
CYVAL_CSD_DUAL_CAP_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5823;"	d
CYVAL_CSD_FEEDBACK_MODE_COMP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5932;"	d
CYVAL_CSD_FEEDBACK_MODE_COMP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5932;"	d
CYVAL_CSD_FEEDBACK_MODE_FLOP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5931;"	d
CYVAL_CSD_FEEDBACK_MODE_FLOP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5931;"	d
CYVAL_CSD_FILTER_ENABLE_FILTER_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5818;"	d
CYVAL_CSD_FILTER_ENABLE_FILTER_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5818;"	d
CYVAL_CSD_FILTER_ENABLE_FILTER_ON	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5819;"	d
CYVAL_CSD_FILTER_ENABLE_FILTER_ON	.\Design02.cydsn\codegentemp\cydevice_trm.h	5819;"	d
CYVAL_CSD_IDAC1_MODE_DSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5908;"	d
CYVAL_CSD_IDAC1_MODE_DSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	5908;"	d
CYVAL_CSD_IDAC1_MODE_FIXED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5906;"	d
CYVAL_CSD_IDAC1_MODE_FIXED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5906;"	d
CYVAL_CSD_IDAC1_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5905;"	d
CYVAL_CSD_IDAC1_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5905;"	d
CYVAL_CSD_IDAC1_MODE_VARIABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5907;"	d
CYVAL_CSD_IDAC1_MODE_VARIABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5907;"	d
CYVAL_CSD_IDAC1_RANGE_4X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5911;"	d
CYVAL_CSD_IDAC1_RANGE_4X	.\Design02.cydsn\codegentemp\cydevice_trm.h	5911;"	d
CYVAL_CSD_IDAC1_RANGE_8X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5912;"	d
CYVAL_CSD_IDAC1_RANGE_8X	.\Design02.cydsn\codegentemp\cydevice_trm.h	5912;"	d
CYVAL_CSD_IDAC2_MODE_DSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5922;"	d
CYVAL_CSD_IDAC2_MODE_DSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	5922;"	d
CYVAL_CSD_IDAC2_MODE_FIXED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5920;"	d
CYVAL_CSD_IDAC2_MODE_FIXED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5920;"	d
CYVAL_CSD_IDAC2_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5919;"	d
CYVAL_CSD_IDAC2_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5919;"	d
CYVAL_CSD_IDAC2_MODE_VARIABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5921;"	d
CYVAL_CSD_IDAC2_MODE_VARIABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5921;"	d
CYVAL_CSD_IDAC2_RANGE_4X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5925;"	d
CYVAL_CSD_IDAC2_RANGE_4X	.\Design02.cydsn\codegentemp\cydevice_trm.h	5925;"	d
CYVAL_CSD_IDAC2_RANGE_8X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5926;"	d
CYVAL_CSD_IDAC2_RANGE_8X	.\Design02.cydsn\codegentemp\cydevice_trm.h	5926;"	d
CYVAL_CSD_MUTUAL_CAP_MUTUALCAP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5868;"	d
CYVAL_CSD_MUTUAL_CAP_MUTUALCAP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5868;"	d
CYVAL_CSD_MUTUAL_CAP_SELFCAP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5867;"	d
CYVAL_CSD_MUTUAL_CAP_SELFCAP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5867;"	d
CYVAL_CSD_POLARITY2_VDDIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5864;"	d
CYVAL_CSD_POLARITY2_VDDIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	5864;"	d
CYVAL_CSD_POLARITY2_VSSIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5863;"	d
CYVAL_CSD_POLARITY2_VSSIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	5863;"	d
CYVAL_CSD_POLARITY_VDDIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5860;"	d
CYVAL_CSD_POLARITY_VDDIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	5860;"	d
CYVAL_CSD_POLARITY_VSSIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5859;"	d
CYVAL_CSD_POLARITY_VSSIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	5859;"	d
CYVAL_CSD_PRS_12_8_12B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5833;"	d
CYVAL_CSD_PRS_12_8_12B	.\Design02.cydsn\codegentemp\cydevice_trm.h	5833;"	d
CYVAL_CSD_PRS_12_8_8B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5832;"	d
CYVAL_CSD_PRS_12_8_8B	.\Design02.cydsn\codegentemp\cydevice_trm.h	5832;"	d
CYVAL_CSD_PRS_SELECT_DIV2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5828;"	d
CYVAL_CSD_PRS_SELECT_DIV2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5828;"	d
CYVAL_CSD_PRS_SELECT_PRS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5829;"	d
CYVAL_CSD_PRS_SELECT_PRS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5829;"	d
CYVAL_CSD_PWM_SEL_FIXED_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5959;"	d
CYVAL_CSD_PWM_SEL_FIXED_HIGH	.\Design02.cydsn\codegentemp\cydevice_trm.h	5959;"	d
CYVAL_CSD_PWM_SEL_FIXED_LOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5960;"	d
CYVAL_CSD_PWM_SEL_FIXED_LOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	5960;"	d
CYVAL_CSD_PWM_SEL_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5958;"	d
CYVAL_CSD_PWM_SEL_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5958;"	d
CYVAL_CSD_REBUF_OUTSEL_AMUXA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5873;"	d
CYVAL_CSD_REBUF_OUTSEL_AMUXA	.\Design02.cydsn\codegentemp\cydevice_trm.h	5873;"	d
CYVAL_CSD_REBUF_OUTSEL_AMUXB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5874;"	d
CYVAL_CSD_REBUF_OUTSEL_AMUXB	.\Design02.cydsn\codegentemp\cydevice_trm.h	5874;"	d
CYVAL_CSD_REFBUF_DRV_DRV_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5882;"	d
CYVAL_CSD_REFBUF_DRV_DRV_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5882;"	d
CYVAL_CSD_REFBUF_DRV_DRV_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5883;"	d
CYVAL_CSD_REFBUF_DRV_DRV_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5883;"	d
CYVAL_CSD_REFBUF_DRV_DRV_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5884;"	d
CYVAL_CSD_REFBUF_DRV_DRV_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	5884;"	d
CYVAL_CSD_REFBUF_DRV_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5881;"	d
CYVAL_CSD_REFBUF_DRV_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5881;"	d
CYVAL_CSD_SENSE_COMP_BW_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5844;"	d
CYVAL_CSD_SENSE_COMP_BW_HIGH	.\Design02.cydsn\codegentemp\cydevice_trm.h	5844;"	d
CYVAL_CSD_SENSE_COMP_BW_LOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5843;"	d
CYVAL_CSD_SENSE_COMP_BW_LOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	5843;"	d
CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5878;"	d
CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA	.\Design02.cydsn\codegentemp\cydevice_trm.h	5878;"	d
CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5877;"	d
CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5877;"	d
CYVAL_CSD_SHIELD_DELAY_10NS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5840;"	d
CYVAL_CSD_SHIELD_DELAY_10NS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5840;"	d
CYVAL_CSD_SHIELD_DELAY_50NS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5839;"	d
CYVAL_CSD_SHIELD_DELAY_50NS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5839;"	d
CYVAL_CSD_SHIELD_DELAY_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5838;"	d
CYVAL_CSD_SHIELD_DELAY_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	5838;"	d
CYVAL_CTBM_OA0_COMPINT_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7627;"	d
CYVAL_CTBM_OA0_COMPINT_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	7627;"	d
CYVAL_CTBM_OA0_COMPINT_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7624;"	d
CYVAL_CTBM_OA0_COMPINT_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7624;"	d
CYVAL_CTBM_OA0_COMPINT_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7626;"	d
CYVAL_CTBM_OA0_COMPINT_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	7626;"	d
CYVAL_CTBM_OA0_COMPINT_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7625;"	d
CYVAL_CTBM_OA0_COMPINT_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	7625;"	d
CYVAL_CTBM_OA0_PWR_MODE_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7611;"	d
CYVAL_CTBM_OA0_PWR_MODE_HIGH	.\Design02.cydsn\codegentemp\cydevice_trm.h	7611;"	d
CYVAL_CTBM_OA0_PWR_MODE_LOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7609;"	d
CYVAL_CTBM_OA0_PWR_MODE_LOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7609;"	d
CYVAL_CTBM_OA0_PWR_MODE_MEDIUM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7610;"	d
CYVAL_CTBM_OA0_PWR_MODE_MEDIUM	.\Design02.cydsn\codegentemp\cydevice_trm.h	7610;"	d
CYVAL_CTBM_OA0_PWR_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7608;"	d
CYVAL_CTBM_OA0_PWR_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	7608;"	d
CYVAL_CTBM_OA1_COMPINT_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7648;"	d
CYVAL_CTBM_OA1_COMPINT_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	7648;"	d
CYVAL_CTBM_OA1_COMPINT_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7645;"	d
CYVAL_CTBM_OA1_COMPINT_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7645;"	d
CYVAL_CTBM_OA1_COMPINT_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7647;"	d
CYVAL_CTBM_OA1_COMPINT_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	7647;"	d
CYVAL_CTBM_OA1_COMPINT_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7646;"	d
CYVAL_CTBM_OA1_COMPINT_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	7646;"	d
CYVAL_GPIO_PRT_DM0_0_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	921;"	d
CYVAL_GPIO_PRT_DM0_0_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	921;"	d
CYVAL_GPIO_PRT_DM0_0_PU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	917;"	d
CYVAL_GPIO_PRT_DM0_0_PU	.\Design02.cydsn\codegentemp\cydevice_trm.h	917;"	d
CYVAL_GPIO_PRT_DM0_0_Z	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	919;"	d
CYVAL_GPIO_PRT_DM0_0_Z	.\Design02.cydsn\codegentemp\cydevice_trm.h	919;"	d
CYVAL_GPIO_PRT_DM0_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	916;"	d
CYVAL_GPIO_PRT_DM0_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	916;"	d
CYVAL_GPIO_PRT_DM0_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	915;"	d
CYVAL_GPIO_PRT_DM0_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	915;"	d
CYVAL_GPIO_PRT_DM0_PD_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	918;"	d
CYVAL_GPIO_PRT_DM0_PD_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	918;"	d
CYVAL_GPIO_PRT_DM0_PD_PU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	922;"	d
CYVAL_GPIO_PRT_DM0_PD_PU	.\Design02.cydsn\codegentemp\cydevice_trm.h	922;"	d
CYVAL_GPIO_PRT_DM0_Z_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	920;"	d
CYVAL_GPIO_PRT_DM0_Z_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	920;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	949;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	949;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	946;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	946;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	948;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	948;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	947;"	d
CYVAL_GPIO_PRT_EDGE0_SEL_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	947;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	969;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	969;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	966;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	966;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	968;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	968;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	967;"	d
CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	967;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1066;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1066;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1067;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1067;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1068;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1068;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1069;"	d
CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1069;"	d
CYVAL_HSIOM_IO0_SEL_ACT_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	801;"	d
CYVAL_HSIOM_IO0_SEL_ACT_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	801;"	d
CYVAL_HSIOM_IO0_SEL_ACT_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	802;"	d
CYVAL_HSIOM_IO0_SEL_ACT_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	802;"	d
CYVAL_HSIOM_IO0_SEL_ACT_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	803;"	d
CYVAL_HSIOM_IO0_SEL_ACT_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	803;"	d
CYVAL_HSIOM_IO0_SEL_ACT_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	804;"	d
CYVAL_HSIOM_IO0_SEL_ACT_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	804;"	d
CYVAL_HSIOM_IO0_SEL_AMUXA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	799;"	d
CYVAL_HSIOM_IO0_SEL_AMUXA	.\Design02.cydsn\codegentemp\cydevice_trm.h	799;"	d
CYVAL_HSIOM_IO0_SEL_AMUXB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	800;"	d
CYVAL_HSIOM_IO0_SEL_AMUXB	.\Design02.cydsn\codegentemp\cydevice_trm.h	800;"	d
CYVAL_HSIOM_IO0_SEL_CSD_SENSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	797;"	d
CYVAL_HSIOM_IO0_SEL_CSD_SENSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	797;"	d
CYVAL_HSIOM_IO0_SEL_CSD_SHIELD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	798;"	d
CYVAL_HSIOM_IO0_SEL_CSD_SHIELD	.\Design02.cydsn\codegentemp\cydevice_trm.h	798;"	d
CYVAL_HSIOM_IO0_SEL_DSI_DSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	795;"	d
CYVAL_HSIOM_IO0_SEL_DSI_DSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	795;"	d
CYVAL_HSIOM_IO0_SEL_DSI_GPIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	796;"	d
CYVAL_HSIOM_IO0_SEL_DSI_GPIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	796;"	d
CYVAL_HSIOM_IO0_SEL_DS_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	807;"	d
CYVAL_HSIOM_IO0_SEL_DS_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	807;"	d
CYVAL_HSIOM_IO0_SEL_DS_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	808;"	d
CYVAL_HSIOM_IO0_SEL_DS_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	808;"	d
CYVAL_HSIOM_IO0_SEL_DS_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	809;"	d
CYVAL_HSIOM_IO0_SEL_DS_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	809;"	d
CYVAL_HSIOM_IO0_SEL_DS_3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	810;"	d
CYVAL_HSIOM_IO0_SEL_DS_3	.\Design02.cydsn\codegentemp\cydevice_trm.h	810;"	d
CYVAL_HSIOM_IO0_SEL_GPIO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	793;"	d
CYVAL_HSIOM_IO0_SEL_GPIO	.\Design02.cydsn\codegentemp\cydevice_trm.h	793;"	d
CYVAL_HSIOM_IO0_SEL_GPIO_DSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	794;"	d
CYVAL_HSIOM_IO0_SEL_GPIO_DSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	794;"	d
CYVAL_HSIOM_IO0_SEL_LCD_COM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	805;"	d
CYVAL_HSIOM_IO0_SEL_LCD_COM	.\Design02.cydsn\codegentemp\cydevice_trm.h	805;"	d
CYVAL_HSIOM_IO0_SEL_LCD_SEG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	806;"	d
CYVAL_HSIOM_IO0_SEL_LCD_SEG	.\Design02.cydsn\codegentemp\cydevice_trm.h	806;"	d
CYVAL_LCD_BIAS_FIFTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6005;"	d
CYVAL_LCD_BIAS_FIFTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	6005;"	d
CYVAL_LCD_BIAS_FOURTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6004;"	d
CYVAL_LCD_BIAS_FOURTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	6004;"	d
CYVAL_LCD_BIAS_HALF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6002;"	d
CYVAL_LCD_BIAS_HALF	.\Design02.cydsn\codegentemp\cydevice_trm.h	6002;"	d
CYVAL_LCD_BIAS_THIRD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6003;"	d
CYVAL_LCD_BIAS_THIRD	.\Design02.cydsn\codegentemp\cydevice_trm.h	6003;"	d
CYVAL_LCD_LCD_MODE_HS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5991;"	d
CYVAL_LCD_LCD_MODE_HS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5991;"	d
CYVAL_LCD_LCD_MODE_LS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5990;"	d
CYVAL_LCD_LCD_MODE_LS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5990;"	d
CYVAL_LCD_OP_MODE_CORRELATION	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5999;"	d
CYVAL_LCD_OP_MODE_CORRELATION	.\Design02.cydsn\codegentemp\cydevice_trm.h	5999;"	d
CYVAL_LCD_OP_MODE_PWM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5998;"	d
CYVAL_LCD_OP_MODE_PWM	.\Design02.cydsn\codegentemp\cydevice_trm.h	5998;"	d
CYVAL_LCD_TYPE_TYPE_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5994;"	d
CYVAL_LCD_TYPE_TYPE_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	5994;"	d
CYVAL_LCD_TYPE_TYPE_B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5995;"	d
CYVAL_LCD_TYPE_TYPE_B	.\Design02.cydsn\codegentemp\cydevice_trm.h	5995;"	d
CYVAL_LPCOMP_INTTYPE1_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6039;"	d
CYVAL_LPCOMP_INTTYPE1_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	6039;"	d
CYVAL_LPCOMP_INTTYPE1_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6036;"	d
CYVAL_LPCOMP_INTTYPE1_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6036;"	d
CYVAL_LPCOMP_INTTYPE1_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6038;"	d
CYVAL_LPCOMP_INTTYPE1_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	6038;"	d
CYVAL_LPCOMP_INTTYPE1_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6037;"	d
CYVAL_LPCOMP_INTTYPE1_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	6037;"	d
CYVAL_LPCOMP_INTTYPE2_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6058;"	d
CYVAL_LPCOMP_INTTYPE2_BOTH	.\Design02.cydsn\codegentemp\cydevice_trm.h	6058;"	d
CYVAL_LPCOMP_INTTYPE2_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6055;"	d
CYVAL_LPCOMP_INTTYPE2_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	6055;"	d
CYVAL_LPCOMP_INTTYPE2_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6057;"	d
CYVAL_LPCOMP_INTTYPE2_FALLING	.\Design02.cydsn\codegentemp\cydevice_trm.h	6057;"	d
CYVAL_LPCOMP_INTTYPE2_RISING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6056;"	d
CYVAL_LPCOMP_INTTYPE2_RISING	.\Design02.cydsn\codegentemp\cydevice_trm.h	6056;"	d
CYVAL_LPCOMP_MODE1_FAST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6028;"	d
CYVAL_LPCOMP_MODE1_FAST	.\Design02.cydsn\codegentemp\cydevice_trm.h	6028;"	d
CYVAL_LPCOMP_MODE1_SLOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6027;"	d
CYVAL_LPCOMP_MODE1_SLOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	6027;"	d
CYVAL_LPCOMP_MODE1_ULP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6029;"	d
CYVAL_LPCOMP_MODE1_ULP	.\Design02.cydsn\codegentemp\cydevice_trm.h	6029;"	d
CYVAL_LPCOMP_MODE2_FAST	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6047;"	d
CYVAL_LPCOMP_MODE2_FAST	.\Design02.cydsn\codegentemp\cydevice_trm.h	6047;"	d
CYVAL_LPCOMP_MODE2_SLOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6046;"	d
CYVAL_LPCOMP_MODE2_SLOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	6046;"	d
CYVAL_LPCOMP_MODE2_ULP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	6048;"	d
CYVAL_LPCOMP_MODE2_ULP	.\Design02.cydsn\codegentemp\cydevice_trm.h	6048;"	d
CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7835;"	d
CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7835;"	d
CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7834;"	d
CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7834;"	d
CYVAL_SAR_ICONT_LV_HALF_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7808;"	d
CYVAL_SAR_ICONT_LV_HALF_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7808;"	d
CYVAL_SAR_ICONT_LV_MORE_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7809;"	d
CYVAL_SAR_ICONT_LV_MORE_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7809;"	d
CYVAL_SAR_ICONT_LV_NORMAL_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7807;"	d
CYVAL_SAR_ICONT_LV_NORMAL_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7807;"	d
CYVAL_SAR_ICONT_LV_QUARTER_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7810;"	d
CYVAL_SAR_ICONT_LV_QUARTER_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7810;"	d
CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8120;"	d
CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8120;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8116;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB0	.\Design02.cydsn\codegentemp\cydevice_trm.h	8116;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8117;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB1	.\Design02.cydsn\codegentemp\cydevice_trm.h	8117;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8118;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB2	.\Design02.cydsn\codegentemp\cydevice_trm.h	8118;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8119;"	d
CYVAL_SAR_INJ_PORT_ADDR_CTB3	.\Design02.cydsn\codegentemp\cydevice_trm.h	8119;"	d
CYVAL_SAR_INJ_PORT_ADDR_SARMUX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8115;"	d
CYVAL_SAR_INJ_PORT_ADDR_SARMUX	.\Design02.cydsn\codegentemp\cydevice_trm.h	8115;"	d
CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8121;"	d
CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8121;"	d
CYVAL_SAR_INJ_RESOLUTION_12B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8126;"	d
CYVAL_SAR_INJ_RESOLUTION_12B	.\Design02.cydsn\codegentemp\cydevice_trm.h	8126;"	d
CYVAL_SAR_INJ_RESOLUTION_SUBRES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8127;"	d
CYVAL_SAR_INJ_RESOLUTION_SUBRES	.\Design02.cydsn\codegentemp\cydevice_trm.h	8127;"	d
CYVAL_SAR_NEG_SEL_ACORE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7791;"	d
CYVAL_SAR_NEG_SEL_ACORE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7791;"	d
CYVAL_SAR_NEG_SEL_ART_VSSA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7786;"	d
CYVAL_SAR_NEG_SEL_ART_VSSA	.\Design02.cydsn\codegentemp\cydevice_trm.h	7786;"	d
CYVAL_SAR_NEG_SEL_P1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7787;"	d
CYVAL_SAR_NEG_SEL_P1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7787;"	d
CYVAL_SAR_NEG_SEL_P3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7788;"	d
CYVAL_SAR_NEG_SEL_P3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7788;"	d
CYVAL_SAR_NEG_SEL_P5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7789;"	d
CYVAL_SAR_NEG_SEL_P5	.\Design02.cydsn\codegentemp\cydevice_trm.h	7789;"	d
CYVAL_SAR_NEG_SEL_P7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7790;"	d
CYVAL_SAR_NEG_SEL_P7	.\Design02.cydsn\codegentemp\cydevice_trm.h	7790;"	d
CYVAL_SAR_NEG_SEL_VREF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7792;"	d
CYVAL_SAR_NEG_SEL_VREF	.\Design02.cydsn\codegentemp\cydevice_trm.h	7792;"	d
CYVAL_SAR_NEG_SEL_VSSA_KELVIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7785;"	d
CYVAL_SAR_NEG_SEL_VSSA_KELVIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	7785;"	d
CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7906;"	d
CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7906;"	d
CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7905;"	d
CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7905;"	d
CYVAL_SAR_PORT_ADDR_CTB0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7901;"	d
CYVAL_SAR_PORT_ADDR_CTB0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7901;"	d
CYVAL_SAR_PORT_ADDR_CTB1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7902;"	d
CYVAL_SAR_PORT_ADDR_CTB1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7902;"	d
CYVAL_SAR_PORT_ADDR_CTB2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7903;"	d
CYVAL_SAR_PORT_ADDR_CTB2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7903;"	d
CYVAL_SAR_PORT_ADDR_CTB3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7904;"	d
CYVAL_SAR_PORT_ADDR_CTB3	.\Design02.cydsn\codegentemp\cydevice_trm.h	7904;"	d
CYVAL_SAR_PORT_ADDR_SARMUX	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7900;"	d
CYVAL_SAR_PORT_ADDR_SARMUX	.\Design02.cydsn\codegentemp\cydevice_trm.h	7900;"	d
CYVAL_SAR_PORT_ADDR_SARMUX_VIRT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7907;"	d
CYVAL_SAR_PORT_ADDR_SARMUX_VIRT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7907;"	d
CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7798;"	d
CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7798;"	d
CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7797;"	d
CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7797;"	d
CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7800;"	d
CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7800;"	d
CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7799;"	d
CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7799;"	d
CYVAL_SAR_RANGE_COND_ABOVE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7870;"	d
CYVAL_SAR_RANGE_COND_ABOVE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7870;"	d
CYVAL_SAR_RANGE_COND_BELOW	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7868;"	d
CYVAL_SAR_RANGE_COND_BELOW	.\Design02.cydsn\codegentemp\cydevice_trm.h	7868;"	d
CYVAL_SAR_RANGE_COND_INSIDE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7869;"	d
CYVAL_SAR_RANGE_COND_INSIDE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7869;"	d
CYVAL_SAR_RANGE_COND_OUTSIDE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7871;"	d
CYVAL_SAR_RANGE_COND_OUTSIDE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7871;"	d
CYVAL_SAR_RESOLUTION_MAXRES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7912;"	d
CYVAL_SAR_RESOLUTION_MAXRES	.\Design02.cydsn\codegentemp\cydevice_trm.h	7912;"	d
CYVAL_SAR_RESOLUTION_SUBRES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7913;"	d
CYVAL_SAR_RESOLUTION_SUBRES	.\Design02.cydsn\codegentemp\cydevice_trm.h	7913;"	d
CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7831;"	d
CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7831;"	d
CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7830;"	d
CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED	.\Design02.cydsn\codegentemp\cydevice_trm.h	7830;"	d
CYVAL_SAR_SUB_RESOLUTION_10B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7825;"	d
CYVAL_SAR_SUB_RESOLUTION_10B	.\Design02.cydsn\codegentemp\cydevice_trm.h	7825;"	d
CYVAL_SAR_SUB_RESOLUTION_8B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7824;"	d
CYVAL_SAR_SUB_RESOLUTION_8B	.\Design02.cydsn\codegentemp\cydevice_trm.h	7824;"	d
CYVAL_SAR_VREF_SEL_VBGR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7777;"	d
CYVAL_SAR_VREF_SEL_VBGR	.\Design02.cydsn\codegentemp\cydevice_trm.h	7777;"	d
CYVAL_SAR_VREF_SEL_VDDA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7780;"	d
CYVAL_SAR_VREF_SEL_VDDA	.\Design02.cydsn\codegentemp\cydevice_trm.h	7780;"	d
CYVAL_SAR_VREF_SEL_VDDA_DIV_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7779;"	d
CYVAL_SAR_VREF_SEL_VDDA_DIV_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7779;"	d
CYVAL_SAR_VREF_SEL_VREF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7773;"	d
CYVAL_SAR_VREF_SEL_VREF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	7773;"	d
CYVAL_SAR_VREF_SEL_VREF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7774;"	d
CYVAL_SAR_VREF_SEL_VREF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	7774;"	d
CYVAL_SAR_VREF_SEL_VREF2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7775;"	d
CYVAL_SAR_VREF_SEL_VREF2	.\Design02.cydsn\codegentemp\cydevice_trm.h	7775;"	d
CYVAL_SAR_VREF_SEL_VREF_AROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7776;"	d
CYVAL_SAR_VREF_SEL_VREF_AROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	7776;"	d
CYVAL_SAR_VREF_SEL_VREF_EXT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	7778;"	d
CYVAL_SAR_VREF_SEL_VREF_EXT	.\Design02.cydsn\codegentemp\cydevice_trm.h	7778;"	d
CYVAL_SAR_WOUND_RESOLUTION_10BIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8261;"	d
CYVAL_SAR_WOUND_RESOLUTION_10BIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8261;"	d
CYVAL_SAR_WOUND_RESOLUTION_12BIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8260;"	d
CYVAL_SAR_WOUND_RESOLUTION_12BIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8260;"	d
CYVAL_SAR_WOUND_RESOLUTION_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8262;"	d
CYVAL_SAR_WOUND_RESOLUTION_8BIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	8262;"	d
CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	8263;"	d
CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO	.\Design02.cydsn\codegentemp\cydevice_trm.h	8263;"	d
CYVAL_SCB_MODE_I2C	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5410;"	d
CYVAL_SCB_MODE_I2C	.\Design02.cydsn\codegentemp\cydevice_trm.h	5410;"	d
CYVAL_SCB_MODE_SPI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5411;"	d
CYVAL_SCB_MODE_SPI	.\Design02.cydsn\codegentemp\cydevice_trm.h	5411;"	d
CYVAL_SCB_MODE_UART	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5412;"	d
CYVAL_SCB_MODE_UART	.\Design02.cydsn\codegentemp\cydevice_trm.h	5412;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5290;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5290;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5289;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5289;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5291;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5291;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5288;"	d
CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5288;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5320;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5320;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5321;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5321;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5322;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5322;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5319;"	d
CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5319;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5296;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5296;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5295;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5295;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5297;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5297;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5294;"	d
CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5294;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5227;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5227;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY128	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5234;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY128	.\Design02.cydsn\codegentemp\cydevice_trm.h	5234;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5231;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY16	.\Design02.cydsn\codegentemp\cydevice_trm.h	5231;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5228;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5228;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5232;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY32	.\Design02.cydsn\codegentemp\cydevice_trm.h	5232;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5229;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY4	.\Design02.cydsn\codegentemp\cydevice_trm.h	5229;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5233;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY64	.\Design02.cydsn\codegentemp\cydevice_trm.h	5233;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5230;"	d
CYVAL_TCPWM_CNT_GENERIC_DIVBY8	.\Design02.cydsn\codegentemp\cydevice_trm.h	5230;"	d
CYVAL_TCPWM_CNT_MODE_CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5253;"	d
CYVAL_TCPWM_CNT_MODE_CAPTURE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5253;"	d
CYVAL_TCPWM_CNT_MODE_PWM	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5255;"	d
CYVAL_TCPWM_CNT_MODE_PWM	.\Design02.cydsn\codegentemp\cydevice_trm.h	5255;"	d
CYVAL_TCPWM_CNT_MODE_PWM_DT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5256;"	d
CYVAL_TCPWM_CNT_MODE_PWM_DT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5256;"	d
CYVAL_TCPWM_CNT_MODE_PWM_PR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5257;"	d
CYVAL_TCPWM_CNT_MODE_PWM_PR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5257;"	d
CYVAL_TCPWM_CNT_MODE_QUAD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5254;"	d
CYVAL_TCPWM_CNT_MODE_QUAD	.\Design02.cydsn\codegentemp\cydevice_trm.h	5254;"	d
CYVAL_TCPWM_CNT_MODE_TIMER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5252;"	d
CYVAL_TCPWM_CNT_MODE_TIMER	.\Design02.cydsn\codegentemp\cydevice_trm.h	5252;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5326;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5326;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5327;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5327;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5328;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5328;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5325;"	d
CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5325;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5249;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5249;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5248;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5248;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5245;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5245;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5246;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5246;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5247;"	d
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4	.\Design02.cydsn\codegentemp\cydevice_trm.h	5247;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5302;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5302;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5301;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5301;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5303;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5303;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5300;"	d
CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5300;"	d
CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5314;"	d
CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5314;"	d
CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5313;"	d
CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5313;"	d
CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5315;"	d
CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5315;"	d
CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5312;"	d
CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5312;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5308;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5308;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5307;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5307;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5309;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5309;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5306;"	d
CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5306;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5332;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	5332;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5333;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5333;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5334;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5334;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5331;"	d
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET	.\Design02.cydsn\codegentemp\cydevice_trm.h	5331;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5238;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN	.\Design02.cydsn\codegentemp\cydevice_trm.h	5238;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5237;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP	.\Design02.cydsn\codegentemp\cydevice_trm.h	5237;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5239;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	5239;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5240;"	d
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	5240;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	855;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	855;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	856;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	856;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	857;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	857;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	858;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	858;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	859;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	859;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	860;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_IN6	.\Design02.cydsn\codegentemp\cydevice_trm.h	860;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_NC0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	854;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_NC0	.\Design02.cydsn\codegentemp\cydevice_trm.h	854;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_NC7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	861;"	d
CYVAL_TST_ADFT_MUX_SEL_0A_NC7	.\Design02.cydsn\codegentemp\cydevice_trm.h	861;"	d
CYVAL_UDB_BCTL0_BCEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4960;"	d
CYVAL_UDB_BCTL0_BCEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4960;"	d
CYVAL_UDB_BCTL0_BCEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4961;"	d
CYVAL_UDB_BCTL0_BCEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4961;"	d
CYVAL_UDB_BCTL0_BCEN_Q_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5021;"	d
CYVAL_UDB_BCTL0_BCEN_Q_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5021;"	d
CYVAL_UDB_BCTL0_BCEN_Q_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5022;"	d
CYVAL_UDB_BCTL0_BCEN_Q_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5022;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4967;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4967;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4965;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4965;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4966;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4966;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4968;"	d
CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4968;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4973;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4973;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4971;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4971;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4972;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4972;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4974;"	d
CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4974;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4979;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4979;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4977;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4977;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4978;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4978;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4980;"	d
CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4980;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4985;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4985;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4983;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4983;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4984;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4984;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4986;"	d
CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4986;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4992;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4992;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4990;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4990;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4991;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4991;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4993;"	d
CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4993;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4998;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4998;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4996;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	4996;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4997;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4997;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4999;"	d
CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4999;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5004;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5004;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5002;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5002;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5003;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5003;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5005;"	d
CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5005;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5010;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5010;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5008;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES	.\Design02.cydsn\codegentemp\cydevice_trm.h	5008;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5009;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5009;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5011;"	d
CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5011;"	d
CYVAL_UDB_BCTL0_DCEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4955;"	d
CYVAL_UDB_BCTL0_DCEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4955;"	d
CYVAL_UDB_BCTL0_DCEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4956;"	d
CYVAL_UDB_BCTL0_DCEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4956;"	d
CYVAL_UDB_BCTL0_DCEN_Q_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5017;"	d
CYVAL_UDB_BCTL0_DCEN_Q_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5017;"	d
CYVAL_UDB_BCTL0_DCEN_Q_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5018;"	d
CYVAL_UDB_BCTL0_DCEN_Q_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5018;"	d
CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5033;"	d
CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5033;"	d
CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5034;"	d
CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5034;"	d
CYVAL_UDB_BCTL0_DRV_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4950;"	d
CYVAL_UDB_BCTL0_DRV_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4950;"	d
CYVAL_UDB_BCTL0_DRV_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4951;"	d
CYVAL_UDB_BCTL0_DRV_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4951;"	d
CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5029;"	d
CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5029;"	d
CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5030;"	d
CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5030;"	d
CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5025;"	d
CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5025;"	d
CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5026;"	d
CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5026;"	d
CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5037;"	d
CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5037;"	d
CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5038;"	d
CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5038;"	d
CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5047;"	d
CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5047;"	d
CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5048;"	d
CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5048;"	d
CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5041;"	d
CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB	.\Design02.cydsn\codegentemp\cydevice_trm.h	5041;"	d
CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5042;"	d
CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB	.\Design02.cydsn\codegentemp\cydevice_trm.h	5042;"	d
CYVAL_UDB_CAT16_CNT_START_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1722;"	d
CYVAL_UDB_CAT16_CNT_START_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1722;"	d
CYVAL_UDB_CAT16_CNT_START_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1723;"	d
CYVAL_UDB_CAT16_CNT_START_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1723;"	d
CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1703;"	d
CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1703;"	d
CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1702;"	d
CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1702;"	d
CYVAL_UDB_CAT16_FIFO0_LVL_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1711;"	d
CYVAL_UDB_CAT16_FIFO0_LVL_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1711;"	d
CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1710;"	d
CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1710;"	d
CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1707;"	d
CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1707;"	d
CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1706;"	d
CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1706;"	d
CYVAL_UDB_CAT16_FIFO1_LVL_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1715;"	d
CYVAL_UDB_CAT16_FIFO1_LVL_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1715;"	d
CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1714;"	d
CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1714;"	d
CYVAL_UDB_CAT16_INT_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1718;"	d
CYVAL_UDB_CAT16_INT_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1718;"	d
CYVAL_UDB_CAT16_INT_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1719;"	d
CYVAL_UDB_CAT16_INT_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1719;"	d
CYVAL_UDB_INT_MODE_CFG_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5110;"	d
CYVAL_UDB_INT_MODE_CFG_LEVEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5110;"	d
CYVAL_UDB_INT_MODE_CFG_PULSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5111;"	d
CYVAL_UDB_INT_MODE_CFG_PULSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5111;"	d
CYVAL_UDB_PA_CLKIN_EN_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4559;"	d
CYVAL_UDB_PA_CLKIN_EN_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4559;"	d
CYVAL_UDB_PA_CLKIN_EN_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4558;"	d
CYVAL_UDB_PA_CLKIN_EN_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4558;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4555;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	4555;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4552;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	4552;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_ON	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4553;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_ON	.\Design02.cydsn\codegentemp\cydevice_trm.h	4553;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4554;"	d
CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4554;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4547;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4547;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4548;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4548;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4549;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4549;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4546;"	d
CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4546;"	d
CYVAL_UDB_PA_CLKIN_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4563;"	d
CYVAL_UDB_PA_CLKIN_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4563;"	d
CYVAL_UDB_PA_CLKIN_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4562;"	d
CYVAL_UDB_PA_CLKIN_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4562;"	d
CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4598;"	d
CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP	.\Design02.cydsn\codegentemp\cydevice_trm.h	4598;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4600;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4600;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4601;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4601;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4602;"	d
CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4602;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4590;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4590;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4591;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4591;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4592;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4592;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4593;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4593;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4594;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4594;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4595;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4595;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4596;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4596;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4597;"	d
CYVAL_UDB_PA_CLKIN_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4597;"	d
CYVAL_UDB_PA_CLKIN_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4599;"	d
CYVAL_UDB_PA_CLKIN_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4599;"	d
CYVAL_UDB_PA_CLKOUT_EN_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4582;"	d
CYVAL_UDB_PA_CLKOUT_EN_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4582;"	d
CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4581;"	d
CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4581;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4578;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	4578;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4575;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	4575;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_ON	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4576;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_ON	.\Design02.cydsn\codegentemp\cydevice_trm.h	4576;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4577;"	d
CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4577;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4570;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4570;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4571;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4571;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4572;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4572;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4569;"	d
CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4569;"	d
CYVAL_UDB_PA_CLKOUT_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4586;"	d
CYVAL_UDB_PA_CLKOUT_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4586;"	d
CYVAL_UDB_PA_CLKOUT_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4585;"	d
CYVAL_UDB_PA_CLKOUT_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4585;"	d
CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4613;"	d
CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP	.\Design02.cydsn\codegentemp\cydevice_trm.h	4613;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4615;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4615;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4616;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4616;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4617;"	d
CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4617;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4605;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4605;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4606;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4606;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4607;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4607;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4608;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4608;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4609;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4609;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4610;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4610;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4611;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4611;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4612;"	d
CYVAL_UDB_PA_CLKOUT_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4612;"	d
CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4614;"	d
CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4614;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4772;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4772;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4773;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4773;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4774;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4774;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4775;"	d
CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4775;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4778;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4778;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4779;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4779;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4780;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4780;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4781;"	d
CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4781;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4784;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4784;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4785;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4785;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4786;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4786;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4787;"	d
CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4787;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4790;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4790;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4791;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4791;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4792;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4792;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4793;"	d
CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4793;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4797;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4797;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4798;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4798;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4799;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4799;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4800;"	d
CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4800;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4803;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4803;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4804;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4804;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4805;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4805;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4806;"	d
CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4806;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4809;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4809;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4810;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4810;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4811;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4811;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4812;"	d
CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4812;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4815;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4815;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4816;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4816;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4817;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4817;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4818;"	d
CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4818;"	d
CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4674;"	d
CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4674;"	d
CYVAL_UDB_PA_IN_SYNC0_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4675;"	d
CYVAL_UDB_PA_IN_SYNC0_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4675;"	d
CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4673;"	d
CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4673;"	d
CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4672;"	d
CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4672;"	d
CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4680;"	d
CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4680;"	d
CYVAL_UDB_PA_IN_SYNC1_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4681;"	d
CYVAL_UDB_PA_IN_SYNC1_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4681;"	d
CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4679;"	d
CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4679;"	d
CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4678;"	d
CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4678;"	d
CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4686;"	d
CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4686;"	d
CYVAL_UDB_PA_IN_SYNC2_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4687;"	d
CYVAL_UDB_PA_IN_SYNC2_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4687;"	d
CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4685;"	d
CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4685;"	d
CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4684;"	d
CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4684;"	d
CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4692;"	d
CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4692;"	d
CYVAL_UDB_PA_IN_SYNC3_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4693;"	d
CYVAL_UDB_PA_IN_SYNC3_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4693;"	d
CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4691;"	d
CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4691;"	d
CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4690;"	d
CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4690;"	d
CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4699;"	d
CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4699;"	d
CYVAL_UDB_PA_IN_SYNC4_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4700;"	d
CYVAL_UDB_PA_IN_SYNC4_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4700;"	d
CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4698;"	d
CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4698;"	d
CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4697;"	d
CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4697;"	d
CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4705;"	d
CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4705;"	d
CYVAL_UDB_PA_IN_SYNC5_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4706;"	d
CYVAL_UDB_PA_IN_SYNC5_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4706;"	d
CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4704;"	d
CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4704;"	d
CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4703;"	d
CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4703;"	d
CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4711;"	d
CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4711;"	d
CYVAL_UDB_PA_IN_SYNC6_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4712;"	d
CYVAL_UDB_PA_IN_SYNC6_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4712;"	d
CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4710;"	d
CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4710;"	d
CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4709;"	d
CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4709;"	d
CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4717;"	d
CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4717;"	d
CYVAL_UDB_PA_IN_SYNC7_RSVD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4718;"	d
CYVAL_UDB_PA_IN_SYNC7_RSVD	.\Design02.cydsn\codegentemp\cydevice_trm.h	4718;"	d
CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4716;"	d
CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4716;"	d
CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4715;"	d
CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4715;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4822;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4822;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4823;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4823;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4824;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4824;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4825;"	d
CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4825;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4828;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4828;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4829;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4829;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4830;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4830;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4831;"	d
CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4831;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4834;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4834;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4835;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4835;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4836;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4836;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4837;"	d
CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4837;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4840;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4840;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4841;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4841;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4842;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4842;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4843;"	d
CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4843;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4847;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4847;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4848;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4848;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4849;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4849;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4850;"	d
CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4850;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4853;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4853;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4854;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4854;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4855;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4855;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4856;"	d
CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4856;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4859;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4859;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4860;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4860;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4861;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4861;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4862;"	d
CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4862;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4865;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4865;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4866;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4866;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4867;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4867;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4868;"	d
CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4868;"	d
CYVAL_UDB_PA_OE_SYNC0_CONSTANT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4875;"	d
CYVAL_UDB_PA_OE_SYNC0_CONSTANT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4875;"	d
CYVAL_UDB_PA_OE_SYNC0_CONSTANT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4874;"	d
CYVAL_UDB_PA_OE_SYNC0_CONSTANT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4874;"	d
CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4873;"	d
CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4873;"	d
CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4872;"	d
CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4872;"	d
CYVAL_UDB_PA_OE_SYNC1_CONSTANT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4881;"	d
CYVAL_UDB_PA_OE_SYNC1_CONSTANT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4881;"	d
CYVAL_UDB_PA_OE_SYNC1_CONSTANT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4880;"	d
CYVAL_UDB_PA_OE_SYNC1_CONSTANT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4880;"	d
CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4879;"	d
CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4879;"	d
CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4878;"	d
CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4878;"	d
CYVAL_UDB_PA_OE_SYNC2_CONSTANT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4887;"	d
CYVAL_UDB_PA_OE_SYNC2_CONSTANT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4887;"	d
CYVAL_UDB_PA_OE_SYNC2_CONSTANT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4886;"	d
CYVAL_UDB_PA_OE_SYNC2_CONSTANT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4886;"	d
CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4885;"	d
CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4885;"	d
CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4884;"	d
CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4884;"	d
CYVAL_UDB_PA_OE_SYNC3_CONSTANT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4893;"	d
CYVAL_UDB_PA_OE_SYNC3_CONSTANT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4893;"	d
CYVAL_UDB_PA_OE_SYNC3_CONSTANT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4892;"	d
CYVAL_UDB_PA_OE_SYNC3_CONSTANT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4892;"	d
CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4891;"	d
CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4891;"	d
CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4890;"	d
CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4890;"	d
CYVAL_UDB_PA_OUT_SYNC0_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4724;"	d
CYVAL_UDB_PA_OUT_SYNC0_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4724;"	d
CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4725;"	d
CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4725;"	d
CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4723;"	d
CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4723;"	d
CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4722;"	d
CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4722;"	d
CYVAL_UDB_PA_OUT_SYNC1_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4730;"	d
CYVAL_UDB_PA_OUT_SYNC1_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4730;"	d
CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4731;"	d
CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4731;"	d
CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4729;"	d
CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4729;"	d
CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4728;"	d
CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4728;"	d
CYVAL_UDB_PA_OUT_SYNC2_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4736;"	d
CYVAL_UDB_PA_OUT_SYNC2_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4736;"	d
CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4737;"	d
CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4737;"	d
CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4735;"	d
CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4735;"	d
CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4734;"	d
CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4734;"	d
CYVAL_UDB_PA_OUT_SYNC3_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4742;"	d
CYVAL_UDB_PA_OUT_SYNC3_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4742;"	d
CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4743;"	d
CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4743;"	d
CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4741;"	d
CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4741;"	d
CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4740;"	d
CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4740;"	d
CYVAL_UDB_PA_OUT_SYNC4_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4749;"	d
CYVAL_UDB_PA_OUT_SYNC4_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4749;"	d
CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4750;"	d
CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4750;"	d
CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4748;"	d
CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4748;"	d
CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4747;"	d
CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4747;"	d
CYVAL_UDB_PA_OUT_SYNC5_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4755;"	d
CYVAL_UDB_PA_OUT_SYNC5_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4755;"	d
CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4756;"	d
CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4756;"	d
CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4754;"	d
CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4754;"	d
CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4753;"	d
CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4753;"	d
CYVAL_UDB_PA_OUT_SYNC6_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4761;"	d
CYVAL_UDB_PA_OUT_SYNC6_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4761;"	d
CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4762;"	d
CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4762;"	d
CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4760;"	d
CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4760;"	d
CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4759;"	d
CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4759;"	d
CYVAL_UDB_PA_OUT_SYNC7_CLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4767;"	d
CYVAL_UDB_PA_OUT_SYNC7_CLOCK	.\Design02.cydsn\codegentemp\cydevice_trm.h	4767;"	d
CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4768;"	d
CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4768;"	d
CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4766;"	d
CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4766;"	d
CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4765;"	d
CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT	.\Design02.cydsn\codegentemp\cydevice_trm.h	4765;"	d
CYVAL_UDB_PA_PIN_SEL_PIN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4661;"	d
CYVAL_UDB_PA_PIN_SEL_PIN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4661;"	d
CYVAL_UDB_PA_PIN_SEL_PIN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4662;"	d
CYVAL_UDB_PA_PIN_SEL_PIN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4662;"	d
CYVAL_UDB_PA_PIN_SEL_PIN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4663;"	d
CYVAL_UDB_PA_PIN_SEL_PIN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4663;"	d
CYVAL_UDB_PA_PIN_SEL_PIN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4664;"	d
CYVAL_UDB_PA_PIN_SEL_PIN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	4664;"	d
CYVAL_UDB_PA_PIN_SEL_PIN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4665;"	d
CYVAL_UDB_PA_PIN_SEL_PIN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	4665;"	d
CYVAL_UDB_PA_PIN_SEL_PIN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4666;"	d
CYVAL_UDB_PA_PIN_SEL_PIN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	4666;"	d
CYVAL_UDB_PA_PIN_SEL_PIN6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4667;"	d
CYVAL_UDB_PA_PIN_SEL_PIN6	.\Design02.cydsn\codegentemp\cydevice_trm.h	4667;"	d
CYVAL_UDB_PA_PIN_SEL_PIN7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4668;"	d
CYVAL_UDB_PA_PIN_SEL_PIN7	.\Design02.cydsn\codegentemp\cydevice_trm.h	4668;"	d
CYVAL_UDB_PA_RES_IN_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4646;"	d
CYVAL_UDB_PA_RES_IN_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4646;"	d
CYVAL_UDB_PA_RES_IN_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4647;"	d
CYVAL_UDB_PA_RES_IN_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4647;"	d
CYVAL_UDB_PA_RES_IN_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4628;"	d
CYVAL_UDB_PA_RES_IN_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4628;"	d
CYVAL_UDB_PA_RES_IN_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4627;"	d
CYVAL_UDB_PA_RES_IN_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4627;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4622;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4622;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4623;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4623;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4624;"	d
CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4624;"	d
CYVAL_UDB_PA_RES_IN_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4621;"	d
CYVAL_UDB_PA_RES_IN_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4621;"	d
CYVAL_UDB_PA_RES_OE_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4654;"	d
CYVAL_UDB_PA_RES_OE_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4654;"	d
CYVAL_UDB_PA_RES_OE_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4655;"	d
CYVAL_UDB_PA_RES_OE_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4655;"	d
CYVAL_UDB_PA_RES_OUT_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4650;"	d
CYVAL_UDB_PA_RES_OUT_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4650;"	d
CYVAL_UDB_PA_RES_OUT_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4651;"	d
CYVAL_UDB_PA_RES_OUT_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	4651;"	d
CYVAL_UDB_PA_RES_OUT_INV_INV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4640;"	d
CYVAL_UDB_PA_RES_OUT_INV_INV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4640;"	d
CYVAL_UDB_PA_RES_OUT_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4639;"	d
CYVAL_UDB_PA_RES_OUT_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	4639;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4634;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	4634;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4635;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	4635;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4636;"	d
CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	4636;"	d
CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	4633;"	d
CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC	.\Design02.cydsn\codegentemp\cydevice_trm.h	4633;"	d
CYVAL_UDB_P_U_A0_WR_SRC_ALU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3035;"	d
CYVAL_UDB_P_U_A0_WR_SRC_ALU	.\Design02.cydsn\codegentemp\cydevice_trm.h	3035;"	d
CYVAL_UDB_P_U_A0_WR_SRC_D0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3036;"	d
CYVAL_UDB_P_U_A0_WR_SRC_D0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3036;"	d
CYVAL_UDB_P_U_A0_WR_SRC_F0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3037;"	d
CYVAL_UDB_P_U_A0_WR_SRC_F0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3037;"	d
CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3034;"	d
CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3034;"	d
CYVAL_UDB_P_U_A1_WR_SRC_ALU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3029;"	d
CYVAL_UDB_P_U_A1_WR_SRC_ALU	.\Design02.cydsn\codegentemp\cydevice_trm.h	3029;"	d
CYVAL_UDB_P_U_A1_WR_SRC_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3030;"	d
CYVAL_UDB_P_U_A1_WR_SRC_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3030;"	d
CYVAL_UDB_P_U_A1_WR_SRC_F1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3031;"	d
CYVAL_UDB_P_U_A1_WR_SRC_F1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3031;"	d
CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3028;"	d
CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3028;"	d
CYVAL_UDB_P_U_ALT_CNT_ALT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2872;"	d
CYVAL_UDB_P_U_ALT_CNT_ALT_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2872;"	d
CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2871;"	d
CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2871;"	d
CYVAL_UDB_P_U_ALT_RES_ALTERNATE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2982;"	d
CYVAL_UDB_P_U_ALT_RES_ALTERNATE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2982;"	d
CYVAL_UDB_P_U_ALT_RES_COMPATIBLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2981;"	d
CYVAL_UDB_P_U_ALT_RES_COMPATIBLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2981;"	d
CYVAL_UDB_P_U_AMASK_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2666;"	d
CYVAL_UDB_P_U_AMASK_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2666;"	d
CYVAL_UDB_P_U_AMASK_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2667;"	d
CYVAL_UDB_P_U_AMASK_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2667;"	d
CYVAL_UDB_P_U_CFB_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3024;"	d
CYVAL_UDB_P_U_CFB_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3024;"	d
CYVAL_UDB_P_U_CFB_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3025;"	d
CYVAL_UDB_P_U_CFB_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	3025;"	d
CYVAL_UDB_P_U_CHAIN0_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2704;"	d
CYVAL_UDB_P_U_CHAIN0_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2704;"	d
CYVAL_UDB_P_U_CHAIN0_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2705;"	d
CYVAL_UDB_P_U_CHAIN0_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2705;"	d
CYVAL_UDB_P_U_CHAIN1_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2708;"	d
CYVAL_UDB_P_U_CHAIN1_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2708;"	d
CYVAL_UDB_P_U_CHAIN1_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2709;"	d
CYVAL_UDB_P_U_CHAIN1_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2709;"	d
CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2716;"	d
CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2716;"	d
CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2717;"	d
CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2717;"	d
CYVAL_UDB_P_U_CHAIN_FB_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2712;"	d
CYVAL_UDB_P_U_CHAIN_FB_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2712;"	d
CYVAL_UDB_P_U_CHAIN_FB_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2713;"	d
CYVAL_UDB_P_U_CHAIN_FB_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2713;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2515;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2515;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2516;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2516;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2517;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2517;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2518;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2518;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2519;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2519;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2520;"	d
CYVAL_UDB_P_U_CI_MUX_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2520;"	d
CYVAL_UDB_P_U_CI_MUX_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2514;"	d
CYVAL_UDB_P_U_CI_MUX_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2514;"	d
CYVAL_UDB_P_U_CI_MUX_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2521;"	d
CYVAL_UDB_P_U_CI_MUX_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2521;"	d
CYVAL_UDB_P_U_CI_SELA_CHAIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2682;"	d
CYVAL_UDB_P_U_CI_SELA_CHAIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	2682;"	d
CYVAL_UDB_P_U_CI_SELA_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2679;"	d
CYVAL_UDB_P_U_CI_SELA_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2679;"	d
CYVAL_UDB_P_U_CI_SELA_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2680;"	d
CYVAL_UDB_P_U_CI_SELA_REGISTERED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2680;"	d
CYVAL_UDB_P_U_CI_SELA_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2681;"	d
CYVAL_UDB_P_U_CI_SELA_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2681;"	d
CYVAL_UDB_P_U_CI_SELB_CHAIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2688;"	d
CYVAL_UDB_P_U_CI_SELB_CHAIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	2688;"	d
CYVAL_UDB_P_U_CI_SELB_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2685;"	d
CYVAL_UDB_P_U_CI_SELB_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2685;"	d
CYVAL_UDB_P_U_CI_SELB_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2686;"	d
CYVAL_UDB_P_U_CI_SELB_REGISTERED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2686;"	d
CYVAL_UDB_P_U_CI_SELB_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2687;"	d
CYVAL_UDB_P_U_CI_SELB_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2687;"	d
CYVAL_UDB_P_U_CI_SEL_CFG_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3020;"	d
CYVAL_UDB_P_U_CI_SEL_CFG_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	3020;"	d
CYVAL_UDB_P_U_CI_SEL_CFG_B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3021;"	d
CYVAL_UDB_P_U_CI_SEL_CFG_B	.\Design02.cydsn\codegentemp\cydevice_trm.h	3021;"	d
CYVAL_UDB_P_U_CMASK0_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2670;"	d
CYVAL_UDB_P_U_CMASK0_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2670;"	d
CYVAL_UDB_P_U_CMASK0_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2671;"	d
CYVAL_UDB_P_U_CMASK0_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2671;"	d
CYVAL_UDB_P_U_CMASK1_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2674;"	d
CYVAL_UDB_P_U_CMASK1_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2674;"	d
CYVAL_UDB_P_U_CMASK1_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2675;"	d
CYVAL_UDB_P_U_CMASK1_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2675;"	d
CYVAL_UDB_P_U_CMP_SELA_A0_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2694;"	d
CYVAL_UDB_P_U_CMP_SELA_A0_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2694;"	d
CYVAL_UDB_P_U_CMP_SELA_A0_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2693;"	d
CYVAL_UDB_P_U_CMP_SELA_A0_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2693;"	d
CYVAL_UDB_P_U_CMP_SELA_A1_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2692;"	d
CYVAL_UDB_P_U_CMP_SELA_A1_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2692;"	d
CYVAL_UDB_P_U_CMP_SELA_A1_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2691;"	d
CYVAL_UDB_P_U_CMP_SELA_A1_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2691;"	d
CYVAL_UDB_P_U_CMP_SELB_A0_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2700;"	d
CYVAL_UDB_P_U_CMP_SELB_A0_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2700;"	d
CYVAL_UDB_P_U_CMP_SELB_A0_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2699;"	d
CYVAL_UDB_P_U_CMP_SELB_A0_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2699;"	d
CYVAL_UDB_P_U_CMP_SELB_A1_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2698;"	d
CYVAL_UDB_P_U_CMP_SELB_A1_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2698;"	d
CYVAL_UDB_P_U_CMP_SELB_A1_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2697;"	d
CYVAL_UDB_P_U_CMP_SELB_A1_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2697;"	d
CYVAL_UDB_P_U_CMP_SEL_CFG_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3012;"	d
CYVAL_UDB_P_U_CMP_SEL_CFG_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	3012;"	d
CYVAL_UDB_P_U_CMP_SEL_CFG_B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3013;"	d
CYVAL_UDB_P_U_CMP_SEL_CFG_B	.\Design02.cydsn\codegentemp\cydevice_trm.h	3013;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2857;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2857;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2858;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2858;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2859;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2859;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2860;"	d
CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2860;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2851;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2851;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2852;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2852;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2853;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2853;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2854;"	d
CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2854;"	d
CYVAL_UDB_P_U_CTL_MD0_DIRECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2812;"	d
CYVAL_UDB_P_U_CTL_MD0_DIRECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2812;"	d
CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2814;"	d
CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2814;"	d
CYVAL_UDB_P_U_CTL_MD0_PULSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2815;"	d
CYVAL_UDB_P_U_CTL_MD0_PULSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2815;"	d
CYVAL_UDB_P_U_CTL_MD0_SYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2813;"	d
CYVAL_UDB_P_U_CTL_MD0_SYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2813;"	d
CYVAL_UDB_P_U_CTL_MD1_DIRECT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2819;"	d
CYVAL_UDB_P_U_CTL_MD1_DIRECT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2819;"	d
CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2821;"	d
CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2821;"	d
CYVAL_UDB_P_U_CTL_MD1_PULSE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2822;"	d
CYVAL_UDB_P_U_CTL_MD1_PULSE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2822;"	d
CYVAL_UDB_P_U_CTL_MD1_SYNC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2820;"	d
CYVAL_UDB_P_U_CTL_MD1_SYNC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2820;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2484;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2484;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2485;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2485;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2486;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2486;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2487;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2487;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2488;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2488;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2489;"	d
CYVAL_UDB_P_U_D0_LD_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2489;"	d
CYVAL_UDB_P_U_D0_LD_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2483;"	d
CYVAL_UDB_P_U_D0_LD_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2483;"	d
CYVAL_UDB_P_U_D0_LD_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2490;"	d
CYVAL_UDB_P_U_D0_LD_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2490;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2494;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2494;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2495;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2495;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2496;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2496;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2497;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2497;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2498;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2498;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2499;"	d
CYVAL_UDB_P_U_D1_LD_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2499;"	d
CYVAL_UDB_P_U_D1_LD_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2493;"	d
CYVAL_UDB_P_U_D1_LD_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2493;"	d
CYVAL_UDB_P_U_D1_LD_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2500;"	d
CYVAL_UDB_P_U_D1_LD_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2500;"	d
CYVAL_UDB_P_U_DEF_SI_DEFAULT_0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2662;"	d
CYVAL_UDB_P_U_DEF_SI_DEFAULT_0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2662;"	d
CYVAL_UDB_P_U_DEF_SI_DEFAULT_1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2663;"	d
CYVAL_UDB_P_U_DEF_SI_DEFAULT_1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2663;"	d
CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2937;"	d
CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2937;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2929;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2929;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2930;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2930;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2931;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2931;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2932;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2932;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2933;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2933;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2934;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2934;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2935;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2935;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2936;"	d
CYVAL_UDB_P_U_DP_CK_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2936;"	d
CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2938;"	d
CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2938;"	d
CYVAL_UDB_P_U_DP_RES_POL_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2973;"	d
CYVAL_UDB_P_U_DP_RES_POL_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2973;"	d
CYVAL_UDB_P_U_DP_RES_POL_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2972;"	d
CYVAL_UDB_P_U_DP_RES_POL_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2972;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2438;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2438;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2437;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2437;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2442;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2442;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2441;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2441;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2446;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2446;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2445;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2445;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2450;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2450;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2449;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2449;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2454;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2454;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2453;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2453;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2469;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	2469;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2468;"	d
CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2468;"	d
CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2964;"	d
CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2964;"	d
CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2965;"	d
CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2965;"	d
CYVAL_UDB_P_U_EN_RES_DP_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2993;"	d
CYVAL_UDB_P_U_EN_RES_DP_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2993;"	d
CYVAL_UDB_P_U_EN_RES_DP_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2994;"	d
CYVAL_UDB_P_U_EN_RES_DP_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2994;"	d
CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2990;"	d
CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2990;"	d
CYVAL_UDB_P_U_EN_RES_STAT_NEGATED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2989;"	d
CYVAL_UDB_P_U_EN_RES_STAT_NEGATED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2989;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2997;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2997;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2998;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2998;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2999;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2999;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3000;"	d
CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	3000;"	d
CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2769;"	d
CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2769;"	d
CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2768;"	d
CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2768;"	d
CYVAL_UDB_P_U_EXT_SYNC_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2985;"	d
CYVAL_UDB_P_U_EXT_SYNC_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2985;"	d
CYVAL_UDB_P_U_EXT_SYNC_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2986;"	d
CYVAL_UDB_P_U_EXT_SYNC_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2986;"	d
CYVAL_UDB_P_U_F0_CK_INV_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2789;"	d
CYVAL_UDB_P_U_F0_CK_INV_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2789;"	d
CYVAL_UDB_P_U_F0_CK_INV_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2788;"	d
CYVAL_UDB_P_U_F0_CK_INV_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2788;"	d
CYVAL_UDB_P_U_F0_DYN_DYNAMIC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2798;"	d
CYVAL_UDB_P_U_F0_DYN_DYNAMIC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2798;"	d
CYVAL_UDB_P_U_F0_DYN_STATIC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2797;"	d
CYVAL_UDB_P_U_F0_DYN_STATIC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2797;"	d
CYVAL_UDB_P_U_F0_INSEL_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2735;"	d
CYVAL_UDB_P_U_F0_INSEL_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2735;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2736;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2736;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2737;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2737;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2738;"	d
CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU	.\Design02.cydsn\codegentemp\cydevice_trm.h	2738;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2459;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2459;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2460;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2460;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2461;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2461;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2462;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2462;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2463;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2463;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2464;"	d
CYVAL_UDB_P_U_F0_LD_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2464;"	d
CYVAL_UDB_P_U_F0_LD_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2458;"	d
CYVAL_UDB_P_U_F0_LD_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2458;"	d
CYVAL_UDB_P_U_F0_LD_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2465;"	d
CYVAL_UDB_P_U_F0_LD_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2465;"	d
CYVAL_UDB_P_U_F1_CK_INV_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2793;"	d
CYVAL_UDB_P_U_F1_CK_INV_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2793;"	d
CYVAL_UDB_P_U_F1_CK_INV_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2792;"	d
CYVAL_UDB_P_U_F1_CK_INV_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2792;"	d
CYVAL_UDB_P_U_F1_DYN_DYNAMIC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2802;"	d
CYVAL_UDB_P_U_F1_DYN_DYNAMIC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2802;"	d
CYVAL_UDB_P_U_F1_DYN_STATIC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2801;"	d
CYVAL_UDB_P_U_F1_DYN_STATIC	.\Design02.cydsn\codegentemp\cydevice_trm.h	2801;"	d
CYVAL_UDB_P_U_F1_INSEL_INPUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2741;"	d
CYVAL_UDB_P_U_F1_INSEL_INPUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2741;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2742;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2742;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2743;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2743;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2744;"	d
CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU	.\Design02.cydsn\codegentemp\cydevice_trm.h	2744;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2473;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2473;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2474;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2474;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2475;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2475;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2476;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2476;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2477;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2477;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2478;"	d
CYVAL_UDB_P_U_F1_LD_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2478;"	d
CYVAL_UDB_P_U_F1_LD_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2472;"	d
CYVAL_UDB_P_U_F1_LD_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2472;"	d
CYVAL_UDB_P_U_F1_LD_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2479;"	d
CYVAL_UDB_P_U_F1_LD_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2479;"	d
CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2807;"	d
CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2807;"	d
CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2808;"	d
CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2808;"	d
CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2772;"	d
CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2772;"	d
CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2773;"	d
CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2773;"	d
CYVAL_UDB_P_U_FIFO_CAP_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2780;"	d
CYVAL_UDB_P_U_FIFO_CAP_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2780;"	d
CYVAL_UDB_P_U_FIFO_CAP_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2781;"	d
CYVAL_UDB_P_U_FIFO_CAP_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2781;"	d
CYVAL_UDB_P_U_FIFO_EDGE_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2777;"	d
CYVAL_UDB_P_U_FIFO_EDGE_EDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2777;"	d
CYVAL_UDB_P_U_FIFO_EDGE_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2776;"	d
CYVAL_UDB_P_U_FIFO_EDGE_LEVEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2776;"	d
CYVAL_UDB_P_U_FIFO_FAST_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2784;"	d
CYVAL_UDB_P_U_FIFO_FAST_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2784;"	d
CYVAL_UDB_P_U_FIFO_FAST_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2785;"	d
CYVAL_UDB_P_U_FIFO_FAST_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2785;"	d
CYVAL_UDB_P_U_FUNC_ADD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3059;"	d
CYVAL_UDB_P_U_FUNC_ADD	.\Design02.cydsn\codegentemp\cydevice_trm.h	3059;"	d
CYVAL_UDB_P_U_FUNC_AND	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3062;"	d
CYVAL_UDB_P_U_FUNC_AND	.\Design02.cydsn\codegentemp\cydevice_trm.h	3062;"	d
CYVAL_UDB_P_U_FUNC_DEC_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3058;"	d
CYVAL_UDB_P_U_FUNC_DEC_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	3058;"	d
CYVAL_UDB_P_U_FUNC_INC_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3057;"	d
CYVAL_UDB_P_U_FUNC_INC_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	3057;"	d
CYVAL_UDB_P_U_FUNC_OR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3063;"	d
CYVAL_UDB_P_U_FUNC_OR	.\Design02.cydsn\codegentemp\cydevice_trm.h	3063;"	d
CYVAL_UDB_P_U_FUNC_PASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3056;"	d
CYVAL_UDB_P_U_FUNC_PASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	3056;"	d
CYVAL_UDB_P_U_FUNC_SUB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3060;"	d
CYVAL_UDB_P_U_FUNC_SUB	.\Design02.cydsn\codegentemp\cydevice_trm.h	3060;"	d
CYVAL_UDB_P_U_FUNC_XOR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3061;"	d
CYVAL_UDB_P_U_FUNC_XOR	.\Design02.cydsn\codegentemp\cydevice_trm.h	3061;"	d
CYVAL_UDB_P_U_GUDB_WR_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2968;"	d
CYVAL_UDB_P_U_GUDB_WR_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2968;"	d
CYVAL_UDB_P_U_GUDB_WR_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2969;"	d
CYVAL_UDB_P_U_GUDB_WR_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2969;"	d
CYVAL_UDB_P_U_MSB_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2730;"	d
CYVAL_UDB_P_U_MSB_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2730;"	d
CYVAL_UDB_P_U_MSB_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2731;"	d
CYVAL_UDB_P_U_MSB_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2731;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2720;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2720;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2721;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2721;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2722;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2722;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2723;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2723;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2724;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2724;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2725;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2725;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2726;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2726;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2727;"	d
CYVAL_UDB_P_U_MSB_SEL_BIT7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2727;"	d
CYVAL_UDB_P_U_MSB_SI_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2747;"	d
CYVAL_UDB_P_U_MSB_SI_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2747;"	d
CYVAL_UDB_P_U_MSB_SI_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2748;"	d
CYVAL_UDB_P_U_MSB_SI_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2748;"	d
CYVAL_UDB_P_U_OUT0_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2525;"	d
CYVAL_UDB_P_U_OUT0_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2525;"	d
CYVAL_UDB_P_U_OUT0_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2529;"	d
CYVAL_UDB_P_U_OUT0_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2529;"	d
CYVAL_UDB_P_U_OUT0_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2526;"	d
CYVAL_UDB_P_U_OUT0_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2526;"	d
CYVAL_UDB_P_U_OUT0_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2530;"	d
CYVAL_UDB_P_U_OUT0_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2530;"	d
CYVAL_UDB_P_U_OUT0_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2535;"	d
CYVAL_UDB_P_U_OUT0_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2535;"	d
CYVAL_UDB_P_U_OUT0_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2534;"	d
CYVAL_UDB_P_U_OUT0_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2534;"	d
CYVAL_UDB_P_U_OUT0_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2537;"	d
CYVAL_UDB_P_U_OUT0_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2537;"	d
CYVAL_UDB_P_U_OUT0_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2539;"	d
CYVAL_UDB_P_U_OUT0_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2539;"	d
CYVAL_UDB_P_U_OUT0_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2538;"	d
CYVAL_UDB_P_U_OUT0_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2538;"	d
CYVAL_UDB_P_U_OUT0_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2540;"	d
CYVAL_UDB_P_U_OUT0_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2540;"	d
CYVAL_UDB_P_U_OUT0_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2528;"	d
CYVAL_UDB_P_U_OUT0_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2528;"	d
CYVAL_UDB_P_U_OUT0_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2532;"	d
CYVAL_UDB_P_U_OUT0_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2532;"	d
CYVAL_UDB_P_U_OUT0_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2533;"	d
CYVAL_UDB_P_U_OUT0_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2533;"	d
CYVAL_UDB_P_U_OUT0_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2536;"	d
CYVAL_UDB_P_U_OUT0_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2536;"	d
CYVAL_UDB_P_U_OUT0_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2527;"	d
CYVAL_UDB_P_U_OUT0_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2527;"	d
CYVAL_UDB_P_U_OUT0_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2531;"	d
CYVAL_UDB_P_U_OUT0_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2531;"	d
CYVAL_UDB_P_U_OUT1_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2543;"	d
CYVAL_UDB_P_U_OUT1_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2543;"	d
CYVAL_UDB_P_U_OUT1_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2547;"	d
CYVAL_UDB_P_U_OUT1_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2547;"	d
CYVAL_UDB_P_U_OUT1_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2544;"	d
CYVAL_UDB_P_U_OUT1_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2544;"	d
CYVAL_UDB_P_U_OUT1_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2548;"	d
CYVAL_UDB_P_U_OUT1_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2548;"	d
CYVAL_UDB_P_U_OUT1_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2553;"	d
CYVAL_UDB_P_U_OUT1_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2553;"	d
CYVAL_UDB_P_U_OUT1_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2552;"	d
CYVAL_UDB_P_U_OUT1_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2552;"	d
CYVAL_UDB_P_U_OUT1_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2555;"	d
CYVAL_UDB_P_U_OUT1_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2555;"	d
CYVAL_UDB_P_U_OUT1_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2557;"	d
CYVAL_UDB_P_U_OUT1_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2557;"	d
CYVAL_UDB_P_U_OUT1_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2556;"	d
CYVAL_UDB_P_U_OUT1_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2556;"	d
CYVAL_UDB_P_U_OUT1_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2558;"	d
CYVAL_UDB_P_U_OUT1_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2558;"	d
CYVAL_UDB_P_U_OUT1_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2546;"	d
CYVAL_UDB_P_U_OUT1_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2546;"	d
CYVAL_UDB_P_U_OUT1_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2550;"	d
CYVAL_UDB_P_U_OUT1_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2550;"	d
CYVAL_UDB_P_U_OUT1_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2551;"	d
CYVAL_UDB_P_U_OUT1_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2551;"	d
CYVAL_UDB_P_U_OUT1_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2554;"	d
CYVAL_UDB_P_U_OUT1_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2554;"	d
CYVAL_UDB_P_U_OUT1_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2545;"	d
CYVAL_UDB_P_U_OUT1_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2545;"	d
CYVAL_UDB_P_U_OUT1_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2549;"	d
CYVAL_UDB_P_U_OUT1_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2549;"	d
CYVAL_UDB_P_U_OUT2_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2562;"	d
CYVAL_UDB_P_U_OUT2_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2562;"	d
CYVAL_UDB_P_U_OUT2_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2566;"	d
CYVAL_UDB_P_U_OUT2_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2566;"	d
CYVAL_UDB_P_U_OUT2_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2563;"	d
CYVAL_UDB_P_U_OUT2_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2563;"	d
CYVAL_UDB_P_U_OUT2_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2567;"	d
CYVAL_UDB_P_U_OUT2_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2567;"	d
CYVAL_UDB_P_U_OUT2_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2572;"	d
CYVAL_UDB_P_U_OUT2_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2572;"	d
CYVAL_UDB_P_U_OUT2_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2571;"	d
CYVAL_UDB_P_U_OUT2_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2571;"	d
CYVAL_UDB_P_U_OUT2_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2574;"	d
CYVAL_UDB_P_U_OUT2_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2574;"	d
CYVAL_UDB_P_U_OUT2_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2576;"	d
CYVAL_UDB_P_U_OUT2_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2576;"	d
CYVAL_UDB_P_U_OUT2_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2575;"	d
CYVAL_UDB_P_U_OUT2_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2575;"	d
CYVAL_UDB_P_U_OUT2_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2577;"	d
CYVAL_UDB_P_U_OUT2_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2577;"	d
CYVAL_UDB_P_U_OUT2_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2565;"	d
CYVAL_UDB_P_U_OUT2_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2565;"	d
CYVAL_UDB_P_U_OUT2_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2569;"	d
CYVAL_UDB_P_U_OUT2_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2569;"	d
CYVAL_UDB_P_U_OUT2_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2570;"	d
CYVAL_UDB_P_U_OUT2_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2570;"	d
CYVAL_UDB_P_U_OUT2_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2573;"	d
CYVAL_UDB_P_U_OUT2_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2573;"	d
CYVAL_UDB_P_U_OUT2_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2564;"	d
CYVAL_UDB_P_U_OUT2_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2564;"	d
CYVAL_UDB_P_U_OUT2_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2568;"	d
CYVAL_UDB_P_U_OUT2_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2568;"	d
CYVAL_UDB_P_U_OUT3_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2580;"	d
CYVAL_UDB_P_U_OUT3_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2580;"	d
CYVAL_UDB_P_U_OUT3_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2584;"	d
CYVAL_UDB_P_U_OUT3_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2584;"	d
CYVAL_UDB_P_U_OUT3_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2581;"	d
CYVAL_UDB_P_U_OUT3_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2581;"	d
CYVAL_UDB_P_U_OUT3_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2585;"	d
CYVAL_UDB_P_U_OUT3_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2585;"	d
CYVAL_UDB_P_U_OUT3_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2590;"	d
CYVAL_UDB_P_U_OUT3_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2590;"	d
CYVAL_UDB_P_U_OUT3_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2589;"	d
CYVAL_UDB_P_U_OUT3_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2589;"	d
CYVAL_UDB_P_U_OUT3_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2592;"	d
CYVAL_UDB_P_U_OUT3_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2592;"	d
CYVAL_UDB_P_U_OUT3_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2594;"	d
CYVAL_UDB_P_U_OUT3_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2594;"	d
CYVAL_UDB_P_U_OUT3_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2593;"	d
CYVAL_UDB_P_U_OUT3_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2593;"	d
CYVAL_UDB_P_U_OUT3_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2595;"	d
CYVAL_UDB_P_U_OUT3_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2595;"	d
CYVAL_UDB_P_U_OUT3_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2583;"	d
CYVAL_UDB_P_U_OUT3_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2583;"	d
CYVAL_UDB_P_U_OUT3_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2587;"	d
CYVAL_UDB_P_U_OUT3_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2587;"	d
CYVAL_UDB_P_U_OUT3_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2588;"	d
CYVAL_UDB_P_U_OUT3_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2588;"	d
CYVAL_UDB_P_U_OUT3_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2591;"	d
CYVAL_UDB_P_U_OUT3_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2591;"	d
CYVAL_UDB_P_U_OUT3_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2582;"	d
CYVAL_UDB_P_U_OUT3_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2582;"	d
CYVAL_UDB_P_U_OUT3_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2586;"	d
CYVAL_UDB_P_U_OUT3_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2586;"	d
CYVAL_UDB_P_U_OUT4_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2599;"	d
CYVAL_UDB_P_U_OUT4_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2599;"	d
CYVAL_UDB_P_U_OUT4_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2603;"	d
CYVAL_UDB_P_U_OUT4_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2603;"	d
CYVAL_UDB_P_U_OUT4_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2600;"	d
CYVAL_UDB_P_U_OUT4_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2600;"	d
CYVAL_UDB_P_U_OUT4_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2604;"	d
CYVAL_UDB_P_U_OUT4_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2604;"	d
CYVAL_UDB_P_U_OUT4_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2609;"	d
CYVAL_UDB_P_U_OUT4_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2609;"	d
CYVAL_UDB_P_U_OUT4_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2608;"	d
CYVAL_UDB_P_U_OUT4_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2608;"	d
CYVAL_UDB_P_U_OUT4_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2611;"	d
CYVAL_UDB_P_U_OUT4_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2611;"	d
CYVAL_UDB_P_U_OUT4_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2613;"	d
CYVAL_UDB_P_U_OUT4_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2613;"	d
CYVAL_UDB_P_U_OUT4_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2612;"	d
CYVAL_UDB_P_U_OUT4_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2612;"	d
CYVAL_UDB_P_U_OUT4_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2614;"	d
CYVAL_UDB_P_U_OUT4_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2614;"	d
CYVAL_UDB_P_U_OUT4_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2602;"	d
CYVAL_UDB_P_U_OUT4_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2602;"	d
CYVAL_UDB_P_U_OUT4_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2606;"	d
CYVAL_UDB_P_U_OUT4_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2606;"	d
CYVAL_UDB_P_U_OUT4_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2607;"	d
CYVAL_UDB_P_U_OUT4_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2607;"	d
CYVAL_UDB_P_U_OUT4_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2610;"	d
CYVAL_UDB_P_U_OUT4_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2610;"	d
CYVAL_UDB_P_U_OUT4_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2601;"	d
CYVAL_UDB_P_U_OUT4_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2601;"	d
CYVAL_UDB_P_U_OUT4_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2605;"	d
CYVAL_UDB_P_U_OUT4_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2605;"	d
CYVAL_UDB_P_U_OUT5_CE0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2617;"	d
CYVAL_UDB_P_U_OUT5_CE0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2617;"	d
CYVAL_UDB_P_U_OUT5_CE1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2621;"	d
CYVAL_UDB_P_U_OUT5_CE1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2621;"	d
CYVAL_UDB_P_U_OUT5_CL0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2618;"	d
CYVAL_UDB_P_U_OUT5_CL0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2618;"	d
CYVAL_UDB_P_U_OUT5_CL1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2622;"	d
CYVAL_UDB_P_U_OUT5_CL1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2622;"	d
CYVAL_UDB_P_U_OUT5_CMSBO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2627;"	d
CYVAL_UDB_P_U_OUT5_CMSBO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2627;"	d
CYVAL_UDB_P_U_OUT5_CO_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2626;"	d
CYVAL_UDB_P_U_OUT5_CO_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2626;"	d
CYVAL_UDB_P_U_OUT5_F0_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2629;"	d
CYVAL_UDB_P_U_OUT5_F0_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2629;"	d
CYVAL_UDB_P_U_OUT5_F0_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2631;"	d
CYVAL_UDB_P_U_OUT5_F0_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2631;"	d
CYVAL_UDB_P_U_OUT5_F1_BLK_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2630;"	d
CYVAL_UDB_P_U_OUT5_F1_BLK_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2630;"	d
CYVAL_UDB_P_U_OUT5_F1_BUS_STAT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2632;"	d
CYVAL_UDB_P_U_OUT5_F1_BUS_STAT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2632;"	d
CYVAL_UDB_P_U_OUT5_FF0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2620;"	d
CYVAL_UDB_P_U_OUT5_FF0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2620;"	d
CYVAL_UDB_P_U_OUT5_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2624;"	d
CYVAL_UDB_P_U_OUT5_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2624;"	d
CYVAL_UDB_P_U_OUT5_OV_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2625;"	d
CYVAL_UDB_P_U_OUT5_OV_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2625;"	d
CYVAL_UDB_P_U_OUT5_SO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2628;"	d
CYVAL_UDB_P_U_OUT5_SO	.\Design02.cydsn\codegentemp\cydevice_trm.h	2628;"	d
CYVAL_UDB_P_U_OUT5_Z0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2619;"	d
CYVAL_UDB_P_U_OUT5_Z0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2619;"	d
CYVAL_UDB_P_U_OUT5_Z1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2623;"	d
CYVAL_UDB_P_U_OUT5_Z1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2623;"	d
CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2637;"	d
CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2637;"	d
CYVAL_UDB_P_U_OUT_SYNC_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2636;"	d
CYVAL_UDB_P_U_OUT_SYNC_REGISTERED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2636;"	d
CYVAL_UDB_P_U_PI_DYN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2751;"	d
CYVAL_UDB_P_U_PI_DYN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2751;"	d
CYVAL_UDB_P_U_PI_DYN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2752;"	d
CYVAL_UDB_P_U_PI_DYN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2752;"	d
CYVAL_UDB_P_U_PI_SEL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2759;"	d
CYVAL_UDB_P_U_PI_SEL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2759;"	d
CYVAL_UDB_P_U_PI_SEL_PARALLEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2760;"	d
CYVAL_UDB_P_U_PI_SEL_PARALLEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2760;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2912;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2912;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2904;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2904;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2905;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2905;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2906;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2906;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2907;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2907;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2908;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2908;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2909;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2909;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2910;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2910;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2911;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2911;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2913;"	d
CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2913;"	d
CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2358;"	d
CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2358;"	d
CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2357;"	d
CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2357;"	d
CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2178;"	d
CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2178;"	d
CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2179;"	d
CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2179;"	d
CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2183;"	d
CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2183;"	d
CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2182;"	d
CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2182;"	d
CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2296;"	d
CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2296;"	d
CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2297;"	d
CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2297;"	d
CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2292;"	d
CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2292;"	d
CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2293;"	d
CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2293;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2244;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2244;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2243;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2243;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2245;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2245;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2246;"	d
CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2246;"	d
CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2364;"	d
CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2364;"	d
CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2363;"	d
CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2363;"	d
CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2186;"	d
CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2186;"	d
CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2187;"	d
CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2187;"	d
CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2191;"	d
CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2191;"	d
CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2190;"	d
CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2190;"	d
CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2304;"	d
CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2304;"	d
CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2305;"	d
CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2305;"	d
CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2300;"	d
CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2300;"	d
CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2301;"	d
CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2301;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2250;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2250;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2249;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2249;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2251;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2251;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2252;"	d
CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2252;"	d
CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2370;"	d
CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2370;"	d
CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2369;"	d
CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2369;"	d
CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2194;"	d
CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2194;"	d
CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2195;"	d
CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2195;"	d
CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2199;"	d
CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2199;"	d
CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2198;"	d
CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2198;"	d
CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2312;"	d
CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2312;"	d
CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2313;"	d
CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2313;"	d
CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2308;"	d
CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2308;"	d
CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2309;"	d
CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2309;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2256;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2256;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2255;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2255;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2257;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2257;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2258;"	d
CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2258;"	d
CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2376;"	d
CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2376;"	d
CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2375;"	d
CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2375;"	d
CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2202;"	d
CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2202;"	d
CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2203;"	d
CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2203;"	d
CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2207;"	d
CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2207;"	d
CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2206;"	d
CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2206;"	d
CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2320;"	d
CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2320;"	d
CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2321;"	d
CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2321;"	d
CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2316;"	d
CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2316;"	d
CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2317;"	d
CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2317;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2262;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2262;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2261;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2261;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2263;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2263;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2264;"	d
CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2264;"	d
CYVAL_UDB_P_U_PLD0_RES_POL_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3004;"	d
CYVAL_UDB_P_U_PLD0_RES_POL_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	3004;"	d
CYVAL_UDB_P_U_PLD0_RES_POL_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3003;"	d
CYVAL_UDB_P_U_PLD0_RES_POL_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	3003;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2924;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2924;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2916;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2916;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2917;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2917;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2918;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2918;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2919;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2919;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2920;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2920;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2921;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2921;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2922;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2922;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2923;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2923;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2925;"	d
CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2925;"	d
CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2382;"	d
CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2382;"	d
CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2381;"	d
CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2381;"	d
CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2210;"	d
CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2210;"	d
CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2211;"	d
CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2211;"	d
CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2215;"	d
CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2215;"	d
CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2214;"	d
CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2214;"	d
CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2328;"	d
CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2328;"	d
CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2329;"	d
CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2329;"	d
CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2324;"	d
CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2324;"	d
CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2325;"	d
CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2325;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2268;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2268;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2267;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2267;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2269;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2269;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2270;"	d
CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2270;"	d
CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2388;"	d
CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2388;"	d
CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2387;"	d
CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2387;"	d
CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2218;"	d
CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2218;"	d
CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2219;"	d
CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2219;"	d
CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2223;"	d
CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2223;"	d
CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2222;"	d
CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2222;"	d
CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2336;"	d
CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2336;"	d
CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2337;"	d
CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2337;"	d
CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2332;"	d
CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2332;"	d
CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2333;"	d
CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2333;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2274;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2274;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2273;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2273;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2275;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2275;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2276;"	d
CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2276;"	d
CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2394;"	d
CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2394;"	d
CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2393;"	d
CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2393;"	d
CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2226;"	d
CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2226;"	d
CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2227;"	d
CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2227;"	d
CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2231;"	d
CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2231;"	d
CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2230;"	d
CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2230;"	d
CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2344;"	d
CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2344;"	d
CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2345;"	d
CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2345;"	d
CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2340;"	d
CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2340;"	d
CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2341;"	d
CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2341;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2280;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2280;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2279;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2279;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2281;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2281;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2282;"	d
CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2282;"	d
CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2400;"	d
CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2400;"	d
CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2399;"	d
CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2399;"	d
CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2234;"	d
CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2234;"	d
CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2235;"	d
CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2235;"	d
CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2239;"	d
CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2239;"	d
CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2238;"	d
CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2238;"	d
CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2352;"	d
CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2352;"	d
CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2353;"	d
CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2353;"	d
CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2348;"	d
CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2348;"	d
CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2349;"	d
CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2349;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2286;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY	.\Design02.cydsn\codegentemp\cydevice_trm.h	2286;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2285;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2285;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2287;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H	.\Design02.cydsn\codegentemp\cydevice_trm.h	2287;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2288;"	d
CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L	.\Design02.cydsn\codegentemp\cydevice_trm.h	2288;"	d
CYVAL_UDB_P_U_PLD1_RES_POL_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3008;"	d
CYVAL_UDB_P_U_PLD1_RES_POL_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	3008;"	d
CYVAL_UDB_P_U_PLD1_RES_POL_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3007;"	d
CYVAL_UDB_P_U_PLD1_RES_POL_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	3007;"	d
CYVAL_UDB_P_U_RAD0_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2407;"	d
CYVAL_UDB_P_U_RAD0_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2407;"	d
CYVAL_UDB_P_U_RAD0_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2408;"	d
CYVAL_UDB_P_U_RAD0_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2408;"	d
CYVAL_UDB_P_U_RAD0_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2409;"	d
CYVAL_UDB_P_U_RAD0_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2409;"	d
CYVAL_UDB_P_U_RAD0_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2410;"	d
CYVAL_UDB_P_U_RAD0_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2410;"	d
CYVAL_UDB_P_U_RAD0_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2411;"	d
CYVAL_UDB_P_U_RAD0_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2411;"	d
CYVAL_UDB_P_U_RAD0_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2412;"	d
CYVAL_UDB_P_U_RAD0_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2412;"	d
CYVAL_UDB_P_U_RAD0_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2406;"	d
CYVAL_UDB_P_U_RAD0_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2406;"	d
CYVAL_UDB_P_U_RAD0_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2413;"	d
CYVAL_UDB_P_U_RAD0_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2413;"	d
CYVAL_UDB_P_U_RAD1_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2417;"	d
CYVAL_UDB_P_U_RAD1_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2417;"	d
CYVAL_UDB_P_U_RAD1_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2418;"	d
CYVAL_UDB_P_U_RAD1_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2418;"	d
CYVAL_UDB_P_U_RAD1_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2419;"	d
CYVAL_UDB_P_U_RAD1_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2419;"	d
CYVAL_UDB_P_U_RAD1_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2420;"	d
CYVAL_UDB_P_U_RAD1_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2420;"	d
CYVAL_UDB_P_U_RAD1_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2421;"	d
CYVAL_UDB_P_U_RAD1_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2421;"	d
CYVAL_UDB_P_U_RAD1_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2422;"	d
CYVAL_UDB_P_U_RAD1_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2422;"	d
CYVAL_UDB_P_U_RAD1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2416;"	d
CYVAL_UDB_P_U_RAD1_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2416;"	d
CYVAL_UDB_P_U_RAD1_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2423;"	d
CYVAL_UDB_P_U_RAD1_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2423;"	d
CYVAL_UDB_P_U_RAD2_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2428;"	d
CYVAL_UDB_P_U_RAD2_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2428;"	d
CYVAL_UDB_P_U_RAD2_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2429;"	d
CYVAL_UDB_P_U_RAD2_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2429;"	d
CYVAL_UDB_P_U_RAD2_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2430;"	d
CYVAL_UDB_P_U_RAD2_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2430;"	d
CYVAL_UDB_P_U_RAD2_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2431;"	d
CYVAL_UDB_P_U_RAD2_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2431;"	d
CYVAL_UDB_P_U_RAD2_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2432;"	d
CYVAL_UDB_P_U_RAD2_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2432;"	d
CYVAL_UDB_P_U_RAD2_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2433;"	d
CYVAL_UDB_P_U_RAD2_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2433;"	d
CYVAL_UDB_P_U_RAD2_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2427;"	d
CYVAL_UDB_P_U_RAD2_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2427;"	d
CYVAL_UDB_P_U_RAD2_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2434;"	d
CYVAL_UDB_P_U_RAD2_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2434;"	d
CYVAL_UDB_P_U_RC_EN_INV_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2889;"	d
CYVAL_UDB_P_U_RC_EN_INV_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2889;"	d
CYVAL_UDB_P_U_RC_EN_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2888;"	d
CYVAL_UDB_P_U_RC_EN_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2888;"	d
CYVAL_UDB_P_U_RC_EN_MODE_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2885;"	d
CYVAL_UDB_P_U_RC_EN_MODE_LEVEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2885;"	d
CYVAL_UDB_P_U_RC_EN_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2882;"	d
CYVAL_UDB_P_U_RC_EN_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2882;"	d
CYVAL_UDB_P_U_RC_EN_MODE_ON	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2883;"	d
CYVAL_UDB_P_U_RC_EN_MODE_ON	.\Design02.cydsn\codegentemp\cydevice_trm.h	2883;"	d
CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2884;"	d
CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2884;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2876;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2876;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2877;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2877;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2878;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2878;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2879;"	d
CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2879;"	d
CYVAL_UDB_P_U_RC_INV_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2893;"	d
CYVAL_UDB_P_U_RC_INV_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2893;"	d
CYVAL_UDB_P_U_RC_INV_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2892;"	d
CYVAL_UDB_P_U_RC_INV_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2892;"	d
CYVAL_UDB_P_U_RES_POL_ASSERTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2961;"	d
CYVAL_UDB_P_U_RES_POL_ASSERTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2961;"	d
CYVAL_UDB_P_U_RES_POL_NEGATED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2960;"	d
CYVAL_UDB_P_U_RES_POL_NEGATED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2960;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2954;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2954;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2955;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2955;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2956;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2956;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2957;"	d
CYVAL_UDB_P_U_RES_SEL_RC_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2957;"	d
CYVAL_UDB_P_U_ROUTE_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2867;"	d
CYVAL_UDB_P_U_ROUTE_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2867;"	d
CYVAL_UDB_P_U_ROUTE_EN_ROUTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2868;"	d
CYVAL_UDB_P_U_ROUTE_EN_ROUTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2868;"	d
CYVAL_UDB_P_U_ROUTE_LD_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2863;"	d
CYVAL_UDB_P_U_ROUTE_LD_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2863;"	d
CYVAL_UDB_P_U_ROUTE_LD_ROUTED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2864;"	d
CYVAL_UDB_P_U_ROUTE_LD_ROUTED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2864;"	d
CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2949;"	d
CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2949;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2941;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2941;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2942;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2942;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2943;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2943;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2944;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2944;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2945;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2945;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2946;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2946;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK6	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2947;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK6	.\Design02.cydsn\codegentemp\cydevice_trm.h	2947;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK7	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2948;"	d
CYVAL_UDB_P_U_SC_CK_SEL_GCLK7	.\Design02.cydsn\codegentemp\cydevice_trm.h	2948;"	d
CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2950;"	d
CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	2950;"	d
CYVAL_UDB_P_U_SC_EXT_RES_DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2846;"	d
CYVAL_UDB_P_U_SC_EXT_RES_DISABLED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2846;"	d
CYVAL_UDB_P_U_SC_EXT_RES_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2847;"	d
CYVAL_UDB_P_U_SC_EXT_RES_ENABLED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2847;"	d
CYVAL_UDB_P_U_SC_INT_MD_INT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2839;"	d
CYVAL_UDB_P_U_SC_INT_MD_INT_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2839;"	d
CYVAL_UDB_P_U_SC_INT_MD_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2838;"	d
CYVAL_UDB_P_U_SC_INT_MD_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2838;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2832;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2832;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2834;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER	.\Design02.cydsn\codegentemp\cydevice_trm.h	2834;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2833;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2833;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2835;"	d
CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2835;"	d
CYVAL_UDB_P_U_SC_RES_POL_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2977;"	d
CYVAL_UDB_P_U_SC_RES_POL_INVERT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2977;"	d
CYVAL_UDB_P_U_SC_RES_POL_NOINV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2976;"	d
CYVAL_UDB_P_U_SC_RES_POL_NOINV	.\Design02.cydsn\codegentemp\cydevice_trm.h	2976;"	d
CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2842;"	d
CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2842;"	d
CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2843;"	d
CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2843;"	d
CYVAL_UDB_P_U_SHIFT_LEFT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3041;"	d
CYVAL_UDB_P_U_SHIFT_LEFT	.\Design02.cydsn\codegentemp\cydevice_trm.h	3041;"	d
CYVAL_UDB_P_U_SHIFT_NOSHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3040;"	d
CYVAL_UDB_P_U_SHIFT_NOSHIFT	.\Design02.cydsn\codegentemp\cydevice_trm.h	3040;"	d
CYVAL_UDB_P_U_SHIFT_RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3042;"	d
CYVAL_UDB_P_U_SHIFT_RIGHT	.\Design02.cydsn\codegentemp\cydevice_trm.h	3042;"	d
CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2755;"	d
CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB	.\Design02.cydsn\codegentemp\cydevice_trm.h	2755;"	d
CYVAL_UDB_P_U_SHIFT_SEL_SOR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2756;"	d
CYVAL_UDB_P_U_SHIFT_SEL_SOR	.\Design02.cydsn\codegentemp\cydevice_trm.h	2756;"	d
CYVAL_UDB_P_U_SHIFT_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3043;"	d
CYVAL_UDB_P_U_SHIFT_SWAP	.\Design02.cydsn\codegentemp\cydevice_trm.h	3043;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2505;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN0	.\Design02.cydsn\codegentemp\cydevice_trm.h	2505;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2506;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN1	.\Design02.cydsn\codegentemp\cydevice_trm.h	2506;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2507;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN2	.\Design02.cydsn\codegentemp\cydevice_trm.h	2507;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2508;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN3	.\Design02.cydsn\codegentemp\cydevice_trm.h	2508;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2509;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN4	.\Design02.cydsn\codegentemp\cydevice_trm.h	2509;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN5	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2510;"	d
CYVAL_UDB_P_U_SI_MUX_DP_IN5	.\Design02.cydsn\codegentemp\cydevice_trm.h	2510;"	d
CYVAL_UDB_P_U_SI_MUX_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2504;"	d
CYVAL_UDB_P_U_SI_MUX_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	2504;"	d
CYVAL_UDB_P_U_SI_MUX_RESERVED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2511;"	d
CYVAL_UDB_P_U_SI_MUX_RESERVED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2511;"	d
CYVAL_UDB_P_U_SI_SELA_CHAIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2653;"	d
CYVAL_UDB_P_U_SI_SELA_CHAIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	2653;"	d
CYVAL_UDB_P_U_SI_SELA_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2650;"	d
CYVAL_UDB_P_U_SI_SELA_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2650;"	d
CYVAL_UDB_P_U_SI_SELA_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2651;"	d
CYVAL_UDB_P_U_SI_SELA_REGISTERED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2651;"	d
CYVAL_UDB_P_U_SI_SELA_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2652;"	d
CYVAL_UDB_P_U_SI_SELA_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2652;"	d
CYVAL_UDB_P_U_SI_SELB_CHAIN	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2659;"	d
CYVAL_UDB_P_U_SI_SELB_CHAIN	.\Design02.cydsn\codegentemp\cydevice_trm.h	2659;"	d
CYVAL_UDB_P_U_SI_SELB_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2656;"	d
CYVAL_UDB_P_U_SI_SELB_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2656;"	d
CYVAL_UDB_P_U_SI_SELB_REGISTERED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2657;"	d
CYVAL_UDB_P_U_SI_SELB_REGISTERED	.\Design02.cydsn\codegentemp\cydevice_trm.h	2657;"	d
CYVAL_UDB_P_U_SI_SELB_ROUTE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2658;"	d
CYVAL_UDB_P_U_SI_SELB_ROUTE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2658;"	d
CYVAL_UDB_P_U_SI_SEL_CFG_A	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3016;"	d
CYVAL_UDB_P_U_SI_SEL_CFG_A	.\Design02.cydsn\codegentemp\cydevice_trm.h	3016;"	d
CYVAL_UDB_P_U_SI_SEL_CFG_B	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3017;"	d
CYVAL_UDB_P_U_SI_SEL_CFG_B	.\Design02.cydsn\codegentemp\cydevice_trm.h	3017;"	d
CYVAL_UDB_P_U_SRC_A_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3052;"	d
CYVAL_UDB_P_U_SRC_A_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3052;"	d
CYVAL_UDB_P_U_SRC_A_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3053;"	d
CYVAL_UDB_P_U_SRC_A_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3053;"	d
CYVAL_UDB_P_U_SRC_B_A0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3048;"	d
CYVAL_UDB_P_U_SRC_B_A0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3048;"	d
CYVAL_UDB_P_U_SRC_B_A1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3049;"	d
CYVAL_UDB_P_U_SRC_B_A1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3049;"	d
CYVAL_UDB_P_U_SRC_B_D0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3046;"	d
CYVAL_UDB_P_U_SRC_B_D0	.\Design02.cydsn\codegentemp\cydevice_trm.h	3046;"	d
CYVAL_UDB_P_U_SRC_B_D1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	3047;"	d
CYVAL_UDB_P_U_SRC_B_D1	.\Design02.cydsn\codegentemp\cydevice_trm.h	3047;"	d
CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2765;"	d
CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2765;"	d
CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2764;"	d
CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT	.\Design02.cydsn\codegentemp\cydevice_trm.h	2764;"	d
CYVAL_UDB_UDBIF_BANK_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5065;"	d
CYVAL_UDB_UDBIF_BANK_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5065;"	d
CYVAL_UDB_UDBIF_BANK_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5066;"	d
CYVAL_UDB_UDBIF_BANK_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5066;"	d
CYVAL_UDB_UDBIF_DIS_COR_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5058;"	d
CYVAL_UDB_UDBIF_DIS_COR_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5058;"	d
CYVAL_UDB_UDBIF_DIS_COR_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5057;"	d
CYVAL_UDB_UDBIF_DIS_COR_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	5057;"	d
CYVAL_UDB_UDBIF_GLBL_WR_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5077;"	d
CYVAL_UDB_UDBIF_GLBL_WR_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5077;"	d
CYVAL_UDB_UDBIF_GLBL_WR_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5078;"	d
CYVAL_UDB_UDBIF_GLBL_WR_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5078;"	d
CYVAL_UDB_UDBIF_LOCK_LOCKED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5070;"	d
CYVAL_UDB_UDBIF_LOCK_LOCKED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5070;"	d
CYVAL_UDB_UDBIF_LOCK_MUTABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5069;"	d
CYVAL_UDB_UDBIF_LOCK_MUTABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5069;"	d
CYVAL_UDB_UDBIF_PIPE_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5073;"	d
CYVAL_UDB_UDBIF_PIPE_BYPASS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5073;"	d
CYVAL_UDB_UDBIF_PIPE_PIPELINED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5074;"	d
CYVAL_UDB_UDBIF_PIPE_PIPELINED	.\Design02.cydsn\codegentemp\cydevice_trm.h	5074;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5082;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5082;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5083;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5083;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5085;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5085;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5084;"	d
CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5084;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5094;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5094;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5096;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5096;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5095;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5095;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5097;"	d
CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5097;"	d
CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5061;"	d
CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5061;"	d
CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5062;"	d
CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	5062;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5088;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5088;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5090;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5090;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5089;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5089;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5091;"	d
CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5091;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5100;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT	.\Design02.cydsn\codegentemp\cydevice_trm.h	5100;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5102;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5102;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5101;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5101;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	5103;"	d
CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS	.\Design02.cydsn\codegentemp\cydevice_trm.h	5103;"	d
CYVAL_UDB_W16_CNT_START_LS_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1823;"	d
CYVAL_UDB_W16_CNT_START_LS_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1823;"	d
CYVAL_UDB_W16_CNT_START_LS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1824;"	d
CYVAL_UDB_W16_CNT_START_LS_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1824;"	d
CYVAL_UDB_W16_CNT_START_MS_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1847;"	d
CYVAL_UDB_W16_CNT_START_MS_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1847;"	d
CYVAL_UDB_W16_CNT_START_MS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1848;"	d
CYVAL_UDB_W16_CNT_START_MS_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1848;"	d
CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1804;"	d
CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1804;"	d
CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1803;"	d
CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1803;"	d
CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1828;"	d
CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1828;"	d
CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1827;"	d
CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1827;"	d
CYVAL_UDB_W16_FIFO0_LVL_LS_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1812;"	d
CYVAL_UDB_W16_FIFO0_LVL_LS_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1812;"	d
CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1811;"	d
CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1811;"	d
CYVAL_UDB_W16_FIFO0_LVL_MS_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1836;"	d
CYVAL_UDB_W16_FIFO0_LVL_MS_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1836;"	d
CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1835;"	d
CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1835;"	d
CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1808;"	d
CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1808;"	d
CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1807;"	d
CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1807;"	d
CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1832;"	d
CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1832;"	d
CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1831;"	d
CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1831;"	d
CYVAL_UDB_W16_FIFO1_LVL_LS_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1816;"	d
CYVAL_UDB_W16_FIFO1_LVL_LS_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1816;"	d
CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1815;"	d
CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1815;"	d
CYVAL_UDB_W16_FIFO1_LVL_MS_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1840;"	d
CYVAL_UDB_W16_FIFO1_LVL_MS_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1840;"	d
CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1839;"	d
CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1839;"	d
CYVAL_UDB_W16_INT_EN_LS_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1819;"	d
CYVAL_UDB_W16_INT_EN_LS_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1819;"	d
CYVAL_UDB_W16_INT_EN_LS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1820;"	d
CYVAL_UDB_W16_INT_EN_LS_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1820;"	d
CYVAL_UDB_W16_INT_EN_MS_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1843;"	d
CYVAL_UDB_W16_INT_EN_MS_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1843;"	d
CYVAL_UDB_W16_INT_EN_MS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1844;"	d
CYVAL_UDB_W16_INT_EN_MS_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1844;"	d
CYVAL_UDB_W32_CNT_START_0_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1968;"	d
CYVAL_UDB_W32_CNT_START_0_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1968;"	d
CYVAL_UDB_W32_CNT_START_0_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1969;"	d
CYVAL_UDB_W32_CNT_START_0_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1969;"	d
CYVAL_UDB_W32_CNT_START_1_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1992;"	d
CYVAL_UDB_W32_CNT_START_1_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1992;"	d
CYVAL_UDB_W32_CNT_START_1_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1993;"	d
CYVAL_UDB_W32_CNT_START_1_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1993;"	d
CYVAL_UDB_W32_CNT_START_2_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2016;"	d
CYVAL_UDB_W32_CNT_START_2_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2016;"	d
CYVAL_UDB_W32_CNT_START_2_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2017;"	d
CYVAL_UDB_W32_CNT_START_2_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2017;"	d
CYVAL_UDB_W32_CNT_START_3_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2040;"	d
CYVAL_UDB_W32_CNT_START_3_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2040;"	d
CYVAL_UDB_W32_CNT_START_3_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2041;"	d
CYVAL_UDB_W32_CNT_START_3_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2041;"	d
CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1949;"	d
CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1949;"	d
CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1948;"	d
CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1948;"	d
CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1973;"	d
CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1973;"	d
CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1972;"	d
CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1972;"	d
CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1997;"	d
CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1997;"	d
CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1996;"	d
CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1996;"	d
CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2021;"	d
CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	2021;"	d
CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2020;"	d
CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2020;"	d
CYVAL_UDB_W32_FIFO0_LVL_0_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1957;"	d
CYVAL_UDB_W32_FIFO0_LVL_0_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1957;"	d
CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1956;"	d
CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1956;"	d
CYVAL_UDB_W32_FIFO0_LVL_1_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1981;"	d
CYVAL_UDB_W32_FIFO0_LVL_1_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1981;"	d
CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1980;"	d
CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1980;"	d
CYVAL_UDB_W32_FIFO0_LVL_2_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2005;"	d
CYVAL_UDB_W32_FIFO0_LVL_2_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	2005;"	d
CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2004;"	d
CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2004;"	d
CYVAL_UDB_W32_FIFO0_LVL_3_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2029;"	d
CYVAL_UDB_W32_FIFO0_LVL_3_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	2029;"	d
CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2028;"	d
CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2028;"	d
CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1953;"	d
CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1953;"	d
CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1952;"	d
CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1952;"	d
CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1977;"	d
CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1977;"	d
CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1976;"	d
CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1976;"	d
CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2001;"	d
CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	2001;"	d
CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2000;"	d
CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2000;"	d
CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2025;"	d
CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	2025;"	d
CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2024;"	d
CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2024;"	d
CYVAL_UDB_W32_FIFO1_LVL_0_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1961;"	d
CYVAL_UDB_W32_FIFO1_LVL_0_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1961;"	d
CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1960;"	d
CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1960;"	d
CYVAL_UDB_W32_FIFO1_LVL_1_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1985;"	d
CYVAL_UDB_W32_FIFO1_LVL_1_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1985;"	d
CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1984;"	d
CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1984;"	d
CYVAL_UDB_W32_FIFO1_LVL_2_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2009;"	d
CYVAL_UDB_W32_FIFO1_LVL_2_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	2009;"	d
CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2008;"	d
CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2008;"	d
CYVAL_UDB_W32_FIFO1_LVL_3_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2033;"	d
CYVAL_UDB_W32_FIFO1_LVL_3_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	2033;"	d
CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2032;"	d
CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	2032;"	d
CYVAL_UDB_W32_INT_EN_0_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1964;"	d
CYVAL_UDB_W32_INT_EN_0_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1964;"	d
CYVAL_UDB_W32_INT_EN_0_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1965;"	d
CYVAL_UDB_W32_INT_EN_0_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1965;"	d
CYVAL_UDB_W32_INT_EN_1_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1988;"	d
CYVAL_UDB_W32_INT_EN_1_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1988;"	d
CYVAL_UDB_W32_INT_EN_1_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1989;"	d
CYVAL_UDB_W32_INT_EN_1_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1989;"	d
CYVAL_UDB_W32_INT_EN_2_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2012;"	d
CYVAL_UDB_W32_INT_EN_2_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2012;"	d
CYVAL_UDB_W32_INT_EN_2_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2013;"	d
CYVAL_UDB_W32_INT_EN_2_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2013;"	d
CYVAL_UDB_W32_INT_EN_3_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2036;"	d
CYVAL_UDB_W32_INT_EN_3_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2036;"	d
CYVAL_UDB_W32_INT_EN_3_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	2037;"	d
CYVAL_UDB_W32_INT_EN_3_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	2037;"	d
CYVAL_UDB_W8_CNT_START_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1650;"	d
CYVAL_UDB_W8_CNT_START_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1650;"	d
CYVAL_UDB_W8_CNT_START_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1651;"	d
CYVAL_UDB_W8_CNT_START_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1651;"	d
CYVAL_UDB_W8_FIFO0_CLR_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1631;"	d
CYVAL_UDB_W8_FIFO0_CLR_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1631;"	d
CYVAL_UDB_W8_FIFO0_CLR_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1630;"	d
CYVAL_UDB_W8_FIFO0_CLR_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1630;"	d
CYVAL_UDB_W8_FIFO0_LVL_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1639;"	d
CYVAL_UDB_W8_FIFO0_LVL_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1639;"	d
CYVAL_UDB_W8_FIFO0_LVL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1638;"	d
CYVAL_UDB_W8_FIFO0_LVL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1638;"	d
CYVAL_UDB_W8_FIFO1_CLR_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1635;"	d
CYVAL_UDB_W8_FIFO1_CLR_CLEAR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1635;"	d
CYVAL_UDB_W8_FIFO1_CLR_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1634;"	d
CYVAL_UDB_W8_FIFO1_CLR_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1634;"	d
CYVAL_UDB_W8_FIFO1_LVL_MID	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1643;"	d
CYVAL_UDB_W8_FIFO1_LVL_MID	.\Design02.cydsn\codegentemp\cydevice_trm.h	1643;"	d
CYVAL_UDB_W8_FIFO1_LVL_NORMAL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1642;"	d
CYVAL_UDB_W8_FIFO1_LVL_NORMAL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1642;"	d
CYVAL_UDB_W8_INT_EN_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1646;"	d
CYVAL_UDB_W8_INT_EN_DISABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1646;"	d
CYVAL_UDB_W8_INT_EN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1647;"	d
CYVAL_UDB_W8_INT_EN_ENABLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1647;"	d
CYVAL__DBL_SEL_DSI0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1254;"	d
CYVAL__DBL_SEL_DSI0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1254;"	d
CYVAL__DBL_SEL_DSI1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1255;"	d
CYVAL__DBL_SEL_DSI1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1255;"	d
CYVAL__DBL_SEL_DSI2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1256;"	d
CYVAL__DBL_SEL_DSI2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1256;"	d
CYVAL__DBL_SEL_DSI3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1257;"	d
CYVAL__DBL_SEL_DSI3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1257;"	d
CYVAL__DBL_SEL_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1253;"	d
CYVAL__DBL_SEL_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1253;"	d
CYVAL__DBL_SEL_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1252;"	d
CYVAL__DBL_SEL_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1252;"	d
CYVAL__DBL_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1251;"	d
CYVAL__DBL_SEL_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1251;"	d
CYVAL__DEBUG_SESSION_NO_SESSION	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1100;"	d
CYVAL__DEBUG_SESSION_NO_SESSION	.\Design02.cydsn\codegentemp\cydevice_trm.h	1100;"	d
CYVAL__DEBUG_SESSION_SESSION_ACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1101;"	d
CYVAL__DEBUG_SESSION_SESSION_ACTIVE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1101;"	d
CYVAL__DFT_DIV1_DIV_BY_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1379;"	d
CYVAL__DFT_DIV1_DIV_BY_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1379;"	d
CYVAL__DFT_DIV1_DIV_BY_4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1380;"	d
CYVAL__DFT_DIV1_DIV_BY_4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1380;"	d
CYVAL__DFT_DIV1_DIV_BY_8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1381;"	d
CYVAL__DFT_DIV1_DIV_BY_8	.\Design02.cydsn\codegentemp\cydevice_trm.h	1381;"	d
CYVAL__DFT_DIV1_NO_DIV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1378;"	d
CYVAL__DFT_DIV1_NO_DIV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1378;"	d
CYVAL__DFT_DIV2_DIV_BY_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1403;"	d
CYVAL__DFT_DIV2_DIV_BY_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1403;"	d
CYVAL__DFT_DIV2_DIV_BY_4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1404;"	d
CYVAL__DFT_DIV2_DIV_BY_4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1404;"	d
CYVAL__DFT_DIV2_DIV_BY_8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1405;"	d
CYVAL__DFT_DIV2_DIV_BY_8	.\Design02.cydsn\codegentemp\cydevice_trm.h	1405;"	d
CYVAL__DFT_DIV2_NO_DIV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1402;"	d
CYVAL__DFT_DIV2_NO_DIV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1402;"	d
CYVAL__DFT_SEL1_DBL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1368;"	d
CYVAL__DFT_SEL1_DBL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1368;"	d
CYVAL__DFT_SEL1_DPLL_OUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1366;"	d
CYVAL__DFT_SEL1_DPLL_OUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1366;"	d
CYVAL__DFT_SEL1_DPLL_REF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1367;"	d
CYVAL__DFT_SEL1_DPLL_REF	.\Design02.cydsn\codegentemp\cydevice_trm.h	1367;"	d
CYVAL__DFT_SEL1_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1364;"	d
CYVAL__DFT_SEL1_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1364;"	d
CYVAL__DFT_SEL1_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1374;"	d
CYVAL__DFT_SEL1_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1374;"	d
CYVAL__DFT_SEL1_HALFSYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1375;"	d
CYVAL__DFT_SEL1_HALFSYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1375;"	d
CYVAL__DFT_SEL1_HFCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1371;"	d
CYVAL__DFT_SEL1_HFCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1371;"	d
CYVAL__DFT_SEL1_ILO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1361;"	d
CYVAL__DFT_SEL1_ILO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1361;"	d
CYVAL__DFT_SEL1_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1363;"	d
CYVAL__DFT_SEL1_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1363;"	d
CYVAL__DFT_SEL1_IMO2X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1369;"	d
CYVAL__DFT_SEL1_IMO2X	.\Design02.cydsn\codegentemp\cydevice_trm.h	1369;"	d
CYVAL__DFT_SEL1_IMO36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1370;"	d
CYVAL__DFT_SEL1_IMO36	.\Design02.cydsn\codegentemp\cydevice_trm.h	1370;"	d
CYVAL__DFT_SEL1_LFCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1372;"	d
CYVAL__DFT_SEL1_LFCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1372;"	d
CYVAL__DFT_SEL1_NC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1360;"	d
CYVAL__DFT_SEL1_NC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1360;"	d
CYVAL__DFT_SEL1_PLL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1365;"	d
CYVAL__DFT_SEL1_PLL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1365;"	d
CYVAL__DFT_SEL1_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1373;"	d
CYVAL__DFT_SEL1_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1373;"	d
CYVAL__DFT_SEL1_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1362;"	d
CYVAL__DFT_SEL1_WCO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1362;"	d
CYVAL__DFT_SEL2_DBL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1392;"	d
CYVAL__DFT_SEL2_DBL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1392;"	d
CYVAL__DFT_SEL2_DPLL_OUT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1390;"	d
CYVAL__DFT_SEL2_DPLL_OUT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1390;"	d
CYVAL__DFT_SEL2_DPLL_REF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1391;"	d
CYVAL__DFT_SEL2_DPLL_REF	.\Design02.cydsn\codegentemp\cydevice_trm.h	1391;"	d
CYVAL__DFT_SEL2_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1388;"	d
CYVAL__DFT_SEL2_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1388;"	d
CYVAL__DFT_SEL2_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1398;"	d
CYVAL__DFT_SEL2_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1398;"	d
CYVAL__DFT_SEL2_HALFSYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1399;"	d
CYVAL__DFT_SEL2_HALFSYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1399;"	d
CYVAL__DFT_SEL2_HFCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1395;"	d
CYVAL__DFT_SEL2_HFCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1395;"	d
CYVAL__DFT_SEL2_ILO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1385;"	d
CYVAL__DFT_SEL2_ILO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1385;"	d
CYVAL__DFT_SEL2_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1387;"	d
CYVAL__DFT_SEL2_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1387;"	d
CYVAL__DFT_SEL2_IMO2X	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1393;"	d
CYVAL__DFT_SEL2_IMO2X	.\Design02.cydsn\codegentemp\cydevice_trm.h	1393;"	d
CYVAL__DFT_SEL2_IMO36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1394;"	d
CYVAL__DFT_SEL2_IMO36	.\Design02.cydsn\codegentemp\cydevice_trm.h	1394;"	d
CYVAL__DFT_SEL2_LFCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1396;"	d
CYVAL__DFT_SEL2_LFCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1396;"	d
CYVAL__DFT_SEL2_NC	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1384;"	d
CYVAL__DFT_SEL2_NC	.\Design02.cydsn\codegentemp\cydevice_trm.h	1384;"	d
CYVAL__DFT_SEL2_PLL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1389;"	d
CYVAL__DFT_SEL2_PLL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1389;"	d
CYVAL__DFT_SEL2_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1397;"	d
CYVAL__DFT_SEL2_SYSCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1397;"	d
CYVAL__DFT_SEL2_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1386;"	d
CYVAL__DFT_SEL2_WCO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1386;"	d
CYVAL__DIRECT_SEL_DSI0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1245;"	d
CYVAL__DIRECT_SEL_DSI0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1245;"	d
CYVAL__DIRECT_SEL_DSI1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1246;"	d
CYVAL__DIRECT_SEL_DSI1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1246;"	d
CYVAL__DIRECT_SEL_DSI2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1247;"	d
CYVAL__DIRECT_SEL_DSI2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1247;"	d
CYVAL__DIRECT_SEL_DSI3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1248;"	d
CYVAL__DIRECT_SEL_DSI3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1248;"	d
CYVAL__DIRECT_SEL_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1244;"	d
CYVAL__DIRECT_SEL_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1244;"	d
CYVAL__DIRECT_SEL_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1243;"	d
CYVAL__DIRECT_SEL_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1243;"	d
CYVAL__DIRECT_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1242;"	d
CYVAL__DIRECT_SEL_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1242;"	d
CYVAL__DPLLIN_SEL_DSI0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1273;"	d
CYVAL__DPLLIN_SEL_DSI0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1273;"	d
CYVAL__DPLLIN_SEL_DSI1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1274;"	d
CYVAL__DPLLIN_SEL_DSI1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1274;"	d
CYVAL__DPLLIN_SEL_DSI2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1275;"	d
CYVAL__DPLLIN_SEL_DSI2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1275;"	d
CYVAL__DPLLIN_SEL_DSI3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1276;"	d
CYVAL__DPLLIN_SEL_DSI3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1276;"	d
CYVAL__DPLLIN_SEL_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1272;"	d
CYVAL__DPLLIN_SEL_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1272;"	d
CYVAL__DPLLIN_SEL_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1271;"	d
CYVAL__DPLLIN_SEL_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1271;"	d
CYVAL__DPLLIN_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1270;"	d
CYVAL__DPLLIN_SEL_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1270;"	d
CYVAL__DPLLREF_SEL_DSI0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1279;"	d
CYVAL__DPLLREF_SEL_DSI0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1279;"	d
CYVAL__DPLLREF_SEL_DSI1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1280;"	d
CYVAL__DPLLREF_SEL_DSI1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1280;"	d
CYVAL__DPLLREF_SEL_DSI2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1281;"	d
CYVAL__DPLLREF_SEL_DSI2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1281;"	d
CYVAL__DPLLREF_SEL_DSI3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1282;"	d
CYVAL__DPLLREF_SEL_DSI3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1282;"	d
CYVAL__FLASHPUMP_SEL_CLK36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1323;"	d
CYVAL__FLASHPUMP_SEL_CLK36	.\Design02.cydsn\codegentemp\cydevice_trm.h	1323;"	d
CYVAL__FLASHPUMP_SEL_GND	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1322;"	d
CYVAL__FLASHPUMP_SEL_GND	.\Design02.cydsn\codegentemp\cydevice_trm.h	1322;"	d
CYVAL__HFCLK_SEL_DBL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1292;"	d
CYVAL__HFCLK_SEL_DBL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1292;"	d
CYVAL__HFCLK_SEL_DIRECT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1291;"	d
CYVAL__HFCLK_SEL_DIRECT_SEL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1291;"	d
CYVAL__HFCLK_SEL_PLL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1293;"	d
CYVAL__HFCLK_SEL_PLL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1293;"	d
CYVAL__HIBERNATE_DEEP_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1118;"	d
CYVAL__HIBERNATE_DEEP_SLEEP	.\Design02.cydsn\codegentemp\cydevice_trm.h	1118;"	d
CYVAL__HIBERNATE_HIBERNATE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1119;"	d
CYVAL__HIBERNATE_HIBERNATE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1119;"	d
CYVAL__PD_MODE_COMA	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1310;"	d
CYVAL__PD_MODE_COMA	.\Design02.cydsn\codegentemp\cydevice_trm.h	1310;"	d
CYVAL__PD_MODE_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1309;"	d
CYVAL__PD_MODE_SLEEP	.\Design02.cydsn\codegentemp\cydevice_trm.h	1309;"	d
CYVAL__PLL_SEL_DPLL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1263;"	d
CYVAL__PLL_SEL_DPLL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1263;"	d
CYVAL__PLL_SEL_DSI0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1264;"	d
CYVAL__PLL_SEL_DSI0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1264;"	d
CYVAL__PLL_SEL_DSI1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1265;"	d
CYVAL__PLL_SEL_DSI1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1265;"	d
CYVAL__PLL_SEL_DSI2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1266;"	d
CYVAL__PLL_SEL_DSI2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1266;"	d
CYVAL__PLL_SEL_DSI3	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1267;"	d
CYVAL__PLL_SEL_DSI3	.\Design02.cydsn\codegentemp\cydevice_trm.h	1267;"	d
CYVAL__PLL_SEL_ECO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1262;"	d
CYVAL__PLL_SEL_ECO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1262;"	d
CYVAL__PLL_SEL_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1261;"	d
CYVAL__PLL_SEL_EXTCLK	.\Design02.cydsn\codegentemp\cydevice_trm.h	1261;"	d
CYVAL__PLL_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1260;"	d
CYVAL__PLL_SEL_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1260;"	d
CYVAL__POWER_MODE_ACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1094;"	d
CYVAL__POWER_MODE_ACTIVE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1094;"	d
CYVAL__POWER_MODE_DEEP_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1096;"	d
CYVAL__POWER_MODE_DEEP_SLEEP	.\Design02.cydsn\codegentemp\cydevice_trm.h	1096;"	d
CYVAL__POWER_MODE_HIBERNATE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1097;"	d
CYVAL__POWER_MODE_HIBERNATE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1097;"	d
CYVAL__POWER_MODE_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1093;"	d
CYVAL__POWER_MODE_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1093;"	d
CYVAL__POWER_MODE_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1095;"	d
CYVAL__POWER_MODE_SLEEP	.\Design02.cydsn\codegentemp\cydevice_trm.h	1095;"	d
CYVAL__PUMP_SEL_CLK36	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1333;"	d
CYVAL__PUMP_SEL_CLK36	.\Design02.cydsn\codegentemp\cydevice_trm.h	1333;"	d
CYVAL__PUMP_SEL_DBL	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1332;"	d
CYVAL__PUMP_SEL_DBL	.\Design02.cydsn\codegentemp\cydevice_trm.h	1332;"	d
CYVAL__PUMP_SEL_FF1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1334;"	d
CYVAL__PUMP_SEL_FF1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1334;"	d
CYVAL__PUMP_SEL_GND	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1330;"	d
CYVAL__PUMP_SEL_GND	.\Design02.cydsn\codegentemp\cydevice_trm.h	1330;"	d
CYVAL__PUMP_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1331;"	d
CYVAL__PUMP_SEL_IMO	.\Design02.cydsn\codegentemp\cydevice_trm.h	1331;"	d
CYVAL__SATBIAS_SATURATED	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1315;"	d
CYVAL__SATBIAS_SATURATED	.\Design02.cydsn\codegentemp\cydevice_trm.h	1315;"	d
CYVAL__SATBIAS_SUBTHRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1316;"	d
CYVAL__SATBIAS_SUBTHRESHOLD	.\Design02.cydsn\codegentemp\cydevice_trm.h	1316;"	d
CYVAL__SS_MODE_DSI	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1356;"	d
CYVAL__SS_MODE_DSI	.\Design02.cydsn\codegentemp\cydevice_trm.h	1356;"	d
CYVAL__SS_MODE_LFSR	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1355;"	d
CYVAL__SS_MODE_LFSR	.\Design02.cydsn\codegentemp\cydevice_trm.h	1355;"	d
CYVAL__SS_MODE_OFF	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1353;"	d
CYVAL__SS_MODE_OFF	.\Design02.cydsn\codegentemp\cydevice_trm.h	1353;"	d
CYVAL__SS_MODE_TRIANGLE	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1354;"	d
CYVAL__SS_MODE_TRIANGLE	.\Design02.cydsn\codegentemp\cydevice_trm.h	1354;"	d
CYVAL__SS_RANGE_M1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1348;"	d
CYVAL__SS_RANGE_M1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1348;"	d
CYVAL__SS_RANGE_M2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1349;"	d
CYVAL__SS_RANGE_M2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1349;"	d
CYVAL__SS_RANGE_M4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1350;"	d
CYVAL__SS_RANGE_M4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1350;"	d
CYVAL__SYSCLK_DIV_DIV_BY_128	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1305;"	d
CYVAL__SYSCLK_DIV_DIV_BY_128	.\Design02.cydsn\codegentemp\cydevice_trm.h	1305;"	d
CYVAL__SYSCLK_DIV_DIV_BY_16	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1302;"	d
CYVAL__SYSCLK_DIV_DIV_BY_16	.\Design02.cydsn\codegentemp\cydevice_trm.h	1302;"	d
CYVAL__SYSCLK_DIV_DIV_BY_2	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1299;"	d
CYVAL__SYSCLK_DIV_DIV_BY_2	.\Design02.cydsn\codegentemp\cydevice_trm.h	1299;"	d
CYVAL__SYSCLK_DIV_DIV_BY_32	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1303;"	d
CYVAL__SYSCLK_DIV_DIV_BY_32	.\Design02.cydsn\codegentemp\cydevice_trm.h	1303;"	d
CYVAL__SYSCLK_DIV_DIV_BY_4	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1300;"	d
CYVAL__SYSCLK_DIV_DIV_BY_4	.\Design02.cydsn\codegentemp\cydevice_trm.h	1300;"	d
CYVAL__SYSCLK_DIV_DIV_BY_64	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1304;"	d
CYVAL__SYSCLK_DIV_DIV_BY_64	.\Design02.cydsn\codegentemp\cydevice_trm.h	1304;"	d
CYVAL__SYSCLK_DIV_DIV_BY_8	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1301;"	d
CYVAL__SYSCLK_DIV_DIV_BY_8	.\Design02.cydsn\codegentemp\cydevice_trm.h	1301;"	d
CYVAL__SYSCLK_DIV_NO_DIV	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1298;"	d
CYVAL__SYSCLK_DIV_NO_DIV	.\Design02.cydsn\codegentemp\cydevice_trm.h	1298;"	d
CYVAL__WDT_LOCK_CLR0	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1286;"	d
CYVAL__WDT_LOCK_CLR0	.\Design02.cydsn\codegentemp\cydevice_trm.h	1286;"	d
CYVAL__WDT_LOCK_CLR1	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1287;"	d
CYVAL__WDT_LOCK_CLR1	.\Design02.cydsn\codegentemp\cydevice_trm.h	1287;"	d
CYVAL__WDT_LOCK_NO_CHG	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1285;"	d
CYVAL__WDT_LOCK_NO_CHG	.\Design02.cydsn\codegentemp\cydevice_trm.h	1285;"	d
CYVAL__WDT_LOCK_SET01	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1288;"	d
CYVAL__WDT_LOCK_SET01	.\Design02.cydsn\codegentemp\cydevice_trm.h	1288;"	d
CYVAL__WDT_MODE0_INT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1423;"	d
CYVAL__WDT_MODE0_INT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1423;"	d
CYVAL__WDT_MODE0_INT_THEN_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1425;"	d
CYVAL__WDT_MODE0_INT_THEN_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1425;"	d
CYVAL__WDT_MODE0_NOTHING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1422;"	d
CYVAL__WDT_MODE0_NOTHING	.\Design02.cydsn\codegentemp\cydevice_trm.h	1422;"	d
CYVAL__WDT_MODE0_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1424;"	d
CYVAL__WDT_MODE0_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1424;"	d
CYVAL__WDT_MODE1_INT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1433;"	d
CYVAL__WDT_MODE1_INT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1433;"	d
CYVAL__WDT_MODE1_INT_THEN_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1435;"	d
CYVAL__WDT_MODE1_INT_THEN_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1435;"	d
CYVAL__WDT_MODE1_NOTHING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1432;"	d
CYVAL__WDT_MODE1_NOTHING	.\Design02.cydsn\codegentemp\cydevice_trm.h	1432;"	d
CYVAL__WDT_MODE1_RESET	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1434;"	d
CYVAL__WDT_MODE1_RESET	.\Design02.cydsn\codegentemp\cydevice_trm.h	1434;"	d
CYVAL__WDT_MODE2_INT	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1443;"	d
CYVAL__WDT_MODE2_INT	.\Design02.cydsn\codegentemp\cydevice_trm.h	1443;"	d
CYVAL__WDT_MODE2_NOTHING	.\Design02.cydsn\Generated_Source\PSoC4\cydevice_trm.h	1442;"	d
CYVAL__WDT_MODE2_NOTHING	.\Design02.cydsn\codegentemp\cydevice_trm.h	1442;"	d
CYXDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	288;"	d
CYXDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	306;"	d
CYXDATA	.\Design02.cydsn\codegentemp\cytypes.h	288;"	d
CYXDATA	.\Design02.cydsn\codegentemp\cytypes.h	306;"	d
CY_ADC_SAR_SEQ_ADC_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	19;"	d
CY_ADC_SAR_SEQ_ADC_H	.\Design02.cydsn\codegentemp\ADC.h	19;"	d
CY_ADC_SAR_SEQ_ADC_SAR_Seq_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	19;"	d
CY_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	318;"	d
CY_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	332;"	d
CY_ALIGN	.\Design02.cydsn\codegentemp\cytypes.h	318;"	d
CY_ALIGN	.\Design02.cydsn\codegentemp\cytypes.h	332;"	d
CY_AMUX_UNUSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	323;"	d	file:
CY_AMUX_UNUSED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	323;"	d	file:
CY_BLE_CYBLE_CUSTOM_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	17;"	d
CY_BLE_CYBLE_CUSTOM_H	.\Design02.cydsn\codegentemp\BLE_custom.h	17;"	d
CY_BLE_CYBLE_DIS_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	24;"	d
CY_BLE_CYBLE_EH_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	19;"	d
CY_BLE_CYBLE_EH_H	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	19;"	d
CY_BLE_CYBLE_GAP_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	26;"	d
CY_BLE_CYBLE_GAP_H	.\Design02.cydsn\codegentemp\BLE_StackGap.h	26;"	d
CY_BLE_CYBLE_GATT_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	23;"	d
CY_BLE_CYBLE_GATT_H	.\Design02.cydsn\codegentemp\BLE_gatt.h	23;"	d
CY_BLE_CYBLE_GATT_STACK_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	26;"	d
CY_BLE_CYBLE_GATT_STACK_H	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	26;"	d
CY_BLE_CYBLE_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	18;"	d
CY_BLE_CYBLE_H	.\Design02.cydsn\codegentemp\BLE.h	18;"	d
CY_BLE_CYBLE_HAL_PVT_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	21;"	d
CY_BLE_CYBLE_HAL_PVT_H	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	21;"	d
CY_BLE_CYBLE_STACK_GATT_CLIENT_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	26;"	d
CY_BLE_CYBLE_STACK_GATT_CLIENT_H	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	26;"	d
CY_BLE_CYBLE_STACK_GATT_DB_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	21;"	d
CY_BLE_CYBLE_STACK_GATT_DB_H	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	21;"	d
CY_BLE_CYBLE_STACK_GATT_SERVER_INTERNAL_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	26;"	d
CY_BLE_CYBLE_STACK_GATT_SERVER_INTERNAL_H	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	26;"	d
CY_BLE_CYBLE_STACK_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	23;"	d
CY_BLE_CYBLE_STACK_H	.\Design02.cydsn\codegentemp\BLE_Stack.h	23;"	d
CY_BLE_CYBLE_STACK_HOST_MAIN_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	26;"	d
CY_BLE_CYBLE_STACK_HOST_MAIN_H	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	26;"	d
CY_BLE_CYBLE_STACK_L2CAP_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	26;"	d
CY_BLE_CYBLE_STACK_L2CAP_H	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	26;"	d
CY_BLE_CYBLE_STACK_PVT_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	21;"	d
CY_BLE_CYBLE_STACK_PVT_H	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	21;"	d
CY_BLE_FLASH_STORAGE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^}CY_BLE_FLASH_STORAGE;$/;"	t	typeref:struct:__anon149
CY_BLE_FLASH_STORAGE	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^}CY_BLE_FLASH_STORAGE;$/;"	t	typeref:struct:__anon27
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cycomponentlibrary\\CyComponentLibrary.cylib\\Bus_Connect_v2_20"$/;"	c
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cyprimitives\\CyPrimitives.cylib\\ZeroTerminal"$/;"	c
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cyprimitives\\CyPrimitives.cylib\\cy_analog_virtualmux_v1_0"$/;"	c
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cyprimitives\\CyPrimitives.cylib\\cy_constant_v1_0"$/;"	c
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cyprimitives\\CyPrimitives.cylib\\cy_virtualmux_v1_0"$/;"	c
CY_BLK_DIR	.\Design02.cydsn\codegentemp\Design02.v	/^`define CY_BLK_DIR "C:\\Program Files (x86)\\Cypress\\PSoC Creator\\4.0\\PSoC Creator\\psoc\\content\\cyprimitives\\CyPrimitives.cylib\\or_v1_0"$/;"	c
CY_BOOT_4_20	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	184;"	d
CY_BOOT_4_20	.\Design02.cydsn\codegentemp\cytypes.h	184;"	d
CY_BOOT_5_0	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	185;"	d
CY_BOOT_5_0	.\Design02.cydsn\codegentemp\cytypes.h	185;"	d
CY_BOOT_5_10	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	186;"	d
CY_BOOT_5_10	.\Design02.cydsn\codegentemp\cytypes.h	186;"	d
CY_BOOT_5_20	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	187;"	d
CY_BOOT_5_20	.\Design02.cydsn\codegentemp\cytypes.h	187;"	d
CY_BOOT_CORE_CM0_PSOC4_H	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	22;"	d
CY_BOOT_CORE_CM0_PSOC4_H	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	22;"	d
CY_BOOT_CYFLASH_H	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	20;"	d
CY_BOOT_CYFLASH_H	.\Design02.cydsn\codegentemp\CyFlash.h	20;"	d
CY_BOOT_CYLIB_H	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	19;"	d
CY_BOOT_CYLIB_H	.\Design02.cydsn\codegentemp\CyLib.h	19;"	d
CY_BOOT_CYPINS_H	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	21;"	d
CY_BOOT_CYPINS_H	.\Design02.cydsn\codegentemp\cypins.h	21;"	d
CY_BOOT_CYPM_H	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	20;"	d
CY_BOOT_CYPM_H	.\Design02.cydsn\codegentemp\cyPm.h	20;"	d
CY_BOOT_CYTYPES_H	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	27;"	d
CY_BOOT_CYTYPES_H	.\Design02.cydsn\codegentemp\cytypes.h	27;"	d
CY_BOOT_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	188;"	d
CY_BOOT_VERSION	.\Design02.cydsn\codegentemp\cytypes.h	188;"	d
CY_CFG_BASE_ADDR_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	137;"	d	file:
CY_CFG_BASE_ADDR_COUNT	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	137;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	37;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	39;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	51;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	37;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	39;"	d	file:
CY_CFG_MEMORY_BARRIER	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	51;"	d	file:
CY_CFG_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	33;"	d	file:
CY_CFG_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	49;"	d	file:
CY_CFG_SECTION	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	33;"	d	file:
CY_CFG_SECTION	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	49;"	d	file:
CY_CFG_UNUSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	31;"	d	file:
CY_CFG_UNUSED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	48;"	d	file:
CY_CFG_UNUSED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	31;"	d	file:
CY_CFG_UNUSED	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	48;"	d	file:
CY_CHIP_PROT_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	67;"	d	file:
CY_CHIP_PROT_SECTION	.\Design02.cydsn\codegentemp\cymetadata.c	67;"	d	file:
CY_CLEAR_REG16_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	707;"	d
CY_CLEAR_REG16_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	707;"	d
CY_CLEAR_REG32_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	813;"	d
CY_CLEAR_REG32_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	813;"	d
CY_CLEAR_REG8_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	600;"	d
CY_CLEAR_REG8_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	600;"	d
CY_CLOCK_ADC_SAR_Seq_intClock_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_intClock.h	18;"	d
CY_CLOCK_ADC_intClock_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC_intClock.h	18;"	d
CY_CLOCK_ADC_intClock_H	.\Design02.cydsn\codegentemp\ADC_intClock.h	18;"	d
CY_CLOCK_Clock_1_H	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	18;"	d
CY_CLOCK_PWM_Clock_H	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	18;"	d
CY_CLOCK_PWM_Clock_H	.\Design02.cydsn\codegentemp\PWM_Clock.h	18;"	d
CY_CLOCK_Timer_clock_H	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	18;"	d
CY_CLOCK_Timer_clock_H	.\Design02.cydsn\codegentemp\Timer_clock.h	18;"	d
CY_CLOCK_UART_SCBCLK_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	18;"	d
CY_CLOCK_UART_SCBCLK_H	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	18;"	d
CY_CPUSS_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	28;"	d	file:
CY_CPUSS_CONFIG_PTR	.\Design02.cydsn\codegentemp\Cm0Start.c	28;"	d	file:
CY_CPUSS_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	27;"	d	file:
CY_CPUSS_CONFIG_REG	.\Design02.cydsn\codegentemp\Cm0Start.c	27;"	d	file:
CY_CPUSS_CONFIG_VECT_IN_RAM	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	24;"	d	file:
CY_CPUSS_CONFIG_VECT_IN_RAM	.\Design02.cydsn\codegentemp\Cm0Start.c	24;"	d	file:
CY_DELAY_1K_MINUS_1_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	480;"	d
CY_DELAY_1K_MINUS_1_THRESHOLD	.\Design02.cydsn\codegentemp\CyLib.h	480;"	d
CY_DELAY_1K_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	479;"	d
CY_DELAY_1K_THRESHOLD	.\Design02.cydsn\codegentemp\CyLib.h	479;"	d
CY_DELAY_1M_MINUS_1_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	478;"	d
CY_DELAY_1M_MINUS_1_THRESHOLD	.\Design02.cydsn\codegentemp\CyLib.h	478;"	d
CY_DELAY_1M_THRESHOLD	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	477;"	d
CY_DELAY_1M_THRESHOLD	.\Design02.cydsn\codegentemp\CyLib.h	477;"	d
CY_DELAY_MS_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	476;"	d
CY_DELAY_MS_OVERFLOW	.\Design02.cydsn\codegentemp\CyLib.h	476;"	d
CY_FLASH_API_OPCODE_CLK_BACKUP	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	96;"	d
CY_FLASH_API_OPCODE_CLK_BACKUP	.\Design02.cydsn\codegentemp\CyFlash.h	96;"	d
CY_FLASH_API_OPCODE_CLK_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	95;"	d
CY_FLASH_API_OPCODE_CLK_CONFIG	.\Design02.cydsn\codegentemp\CyFlash.h	95;"	d
CY_FLASH_API_OPCODE_CLK_RESTORE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	97;"	d
CY_FLASH_API_OPCODE_CLK_RESTORE	.\Design02.cydsn\codegentemp\CyFlash.h	97;"	d
CY_FLASH_API_OPCODE_LOAD	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	90;"	d
CY_FLASH_API_OPCODE_LOAD	.\Design02.cydsn\codegentemp\CyFlash.h	90;"	d
CY_FLASH_API_OPCODE_PROGRAM_ROW	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	93;"	d
CY_FLASH_API_OPCODE_PROGRAM_ROW	.\Design02.cydsn\codegentemp\CyFlash.h	93;"	d
CY_FLASH_API_OPCODE_WRITE_ROW	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	91;"	d
CY_FLASH_API_OPCODE_WRITE_ROW	.\Design02.cydsn\codegentemp\CyFlash.h	91;"	d
CY_FLASH_API_RETURN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	164;"	d
CY_FLASH_API_RETURN	.\Design02.cydsn\codegentemp\CyFlash.h	164;"	d
CY_FLASH_BASE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	37;"	d
CY_FLASH_BASE	.\Design02.cydsn\codegentemp\CyFlash.h	37;"	d
CY_FLASH_CHECKSUM_WORKAROUND	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	32;"	d	file:
CY_FLASH_CHECKSUM_WORKAROUND	.\Design02.cydsn\codegentemp\CyFlash.c	32;"	d	file:
CY_FLASH_CLOCK_BACKUP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	119;"	d
CY_FLASH_CLOCK_BACKUP_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	121;"	d
CY_FLASH_CLOCK_BACKUP_SIZE	.\Design02.cydsn\codegentemp\CyFlash.h	119;"	d
CY_FLASH_CLOCK_BACKUP_SIZE	.\Design02.cydsn\codegentemp\CyFlash.h	121;"	d
CY_FLASH_CPUSS_REQ_START	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	87;"	d
CY_FLASH_CPUSS_REQ_START	.\Design02.cydsn\codegentemp\CyFlash.h	87;"	d
CY_FLASH_CPUSS_SYSARG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	152;"	d
CY_FLASH_CPUSS_SYSARG_PTR	.\Design02.cydsn\codegentemp\CyFlash.h	152;"	d
CY_FLASH_CPUSS_SYSARG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	151;"	d
CY_FLASH_CPUSS_SYSARG_REG	.\Design02.cydsn\codegentemp\CyFlash.h	151;"	d
CY_FLASH_CPUSS_SYSREQ_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	156;"	d
CY_FLASH_CPUSS_SYSREQ_PTR	.\Design02.cydsn\codegentemp\CyFlash.h	156;"	d
CY_FLASH_CPUSS_SYSREQ_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	155;"	d
CY_FLASH_CPUSS_SYSREQ_REG	.\Design02.cydsn\codegentemp\CyFlash.h	155;"	d
CY_FLASH_CTL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	161;"	d
CY_FLASH_CTL_PTR	.\Design02.cydsn\codegentemp\CyFlash.h	161;"	d
CY_FLASH_CTL_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	160;"	d
CY_FLASH_CTL_REG	.\Design02.cydsn\codegentemp\CyFlash.h	160;"	d
CY_FLASH_CTL_WS_0_FREQ_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	58;"	d
CY_FLASH_CTL_WS_0_FREQ_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	64;"	d
CY_FLASH_CTL_WS_0_FREQ_MAX	.\Design02.cydsn\codegentemp\CyFlash.h	58;"	d
CY_FLASH_CTL_WS_0_FREQ_MAX	.\Design02.cydsn\codegentemp\CyFlash.h	64;"	d
CY_FLASH_CTL_WS_0_FREQ_MIN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	57;"	d
CY_FLASH_CTL_WS_0_FREQ_MIN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	63;"	d
CY_FLASH_CTL_WS_0_FREQ_MIN	.\Design02.cydsn\codegentemp\CyFlash.h	57;"	d
CY_FLASH_CTL_WS_0_FREQ_MIN	.\Design02.cydsn\codegentemp\CyFlash.h	63;"	d
CY_FLASH_CTL_WS_0_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	74;"	d
CY_FLASH_CTL_WS_0_VALUE	.\Design02.cydsn\codegentemp\CyFlash.h	74;"	d
CY_FLASH_CTL_WS_1_FREQ_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	61;"	d
CY_FLASH_CTL_WS_1_FREQ_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	67;"	d
CY_FLASH_CTL_WS_1_FREQ_MAX	.\Design02.cydsn\codegentemp\CyFlash.h	61;"	d
CY_FLASH_CTL_WS_1_FREQ_MAX	.\Design02.cydsn\codegentemp\CyFlash.h	67;"	d
CY_FLASH_CTL_WS_1_FREQ_MIN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	60;"	d
CY_FLASH_CTL_WS_1_FREQ_MIN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	66;"	d
CY_FLASH_CTL_WS_1_FREQ_MIN	.\Design02.cydsn\codegentemp\CyFlash.h	60;"	d
CY_FLASH_CTL_WS_1_FREQ_MIN	.\Design02.cydsn\codegentemp\CyFlash.h	66;"	d
CY_FLASH_CTL_WS_1_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	75;"	d
CY_FLASH_CTL_WS_1_VALUE	.\Design02.cydsn\codegentemp\CyFlash.h	75;"	d
CY_FLASH_CTL_WS_2_FREQ_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	70;"	d
CY_FLASH_CTL_WS_2_FREQ_MAX	.\Design02.cydsn\codegentemp\CyFlash.h	70;"	d
CY_FLASH_CTL_WS_2_FREQ_MIN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	69;"	d
CY_FLASH_CTL_WS_2_FREQ_MIN	.\Design02.cydsn\codegentemp\CyFlash.h	69;"	d
CY_FLASH_CTL_WS_2_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	77;"	d
CY_FLASH_CTL_WS_2_VALUE	.\Design02.cydsn\codegentemp\CyFlash.h	77;"	d
CY_FLASH_CTL_WS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	73;"	d
CY_FLASH_CTL_WS_MASK	.\Design02.cydsn\codegentemp\CyFlash.h	73;"	d
CY_FLASH_GET_MACRO_FROM_ROW	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	106;"	d
CY_FLASH_GET_MACRO_FROM_ROW	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	109;"	d
CY_FLASH_GET_MACRO_FROM_ROW	.\Design02.cydsn\codegentemp\CyFlash.h	106;"	d
CY_FLASH_GET_MACRO_FROM_ROW	.\Design02.cydsn\codegentemp\CyFlash.h	109;"	d
CY_FLASH_IS_BACKUP_RESTORE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	114;"	d
CY_FLASH_IS_BACKUP_RESTORE	.\Design02.cydsn\codegentemp\CyFlash.h	114;"	d
CY_FLASH_KEY_ONE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	82;"	d
CY_FLASH_KEY_ONE	.\Design02.cydsn\codegentemp\CyFlash.h	82;"	d
CY_FLASH_KEY_TWO	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	83;"	d
CY_FLASH_KEY_TWO	.\Design02.cydsn\codegentemp\CyFlash.h	83;"	d
CY_FLASH_LOAD_BYTE_OPCODE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	194;"	d
CY_FLASH_LOAD_BYTE_OPCODE	.\Design02.cydsn\codegentemp\CyFlash.h	194;"	d
CY_FLASH_NUMBER_ARRAYS	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	39;"	d
CY_FLASH_NUMBER_ARRAYS	.\Design02.cydsn\codegentemp\CyFlash.h	39;"	d
CY_FLASH_NUMBER_ROWS	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	41;"	d
CY_FLASH_NUMBER_ROWS	.\Design02.cydsn\codegentemp\CyFlash.h	41;"	d
CY_FLASH_PAGE_LATCH_START_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	85;"	d
CY_FLASH_PAGE_LATCH_START_ADDR	.\Design02.cydsn\codegentemp\CyFlash.h	85;"	d
CY_FLASH_PARAM_ADDR_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	101;"	d
CY_FLASH_PARAM_ADDR_OFFSET	.\Design02.cydsn\codegentemp\CyFlash.h	101;"	d
CY_FLASH_PARAM_KEY_TWO_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	100;"	d
CY_FLASH_PARAM_KEY_TWO_OFFSET	.\Design02.cydsn\codegentemp\CyFlash.h	100;"	d
CY_FLASH_PARAM_MACRO_SEL_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	102;"	d
CY_FLASH_PARAM_MACRO_SEL_OFFSET	.\Design02.cydsn\codegentemp\CyFlash.h	102;"	d
CY_FLASH_PROT_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	23;"	d	file:
CY_FLASH_PROT_SECTION	.\Design02.cydsn\codegentemp\cymetadata.c	23;"	d	file:
CY_FLASH_ROW_NUM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	86;"	d
CY_FLASH_ROW_NUM_MASK	.\Design02.cydsn\codegentemp\CyFlash.h	86;"	d
CY_FLASH_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	38;"	d
CY_FLASH_SIZE	.\Design02.cydsn\codegentemp\CyFlash.h	38;"	d
CY_FLASH_SIZEOF_ARRAY	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	40;"	d
CY_FLASH_SIZEOF_ARRAY	.\Design02.cydsn\codegentemp\CyFlash.h	40;"	d
CY_FLASH_SIZEOF_ROW	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	42;"	d
CY_FLASH_SIZEOF_ROW	.\Design02.cydsn\codegentemp\CyFlash.h	42;"	d
CY_FLASH_SRAM_ROM_DATA	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	186;"	d
CY_FLASH_SRAM_ROM_DATA	.\Design02.cydsn\codegentemp\CyFlash.h	186;"	d
CY_FLASH_SRAM_ROM_KEY1	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	184;"	d
CY_FLASH_SRAM_ROM_KEY1	.\Design02.cydsn\codegentemp\CyFlash.h	184;"	d
CY_FLASH_SRAM_ROM_PARAM2	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	185;"	d
CY_FLASH_SRAM_ROM_PARAM2	.\Design02.cydsn\codegentemp\CyFlash.h	185;"	d
CY_FLASH_SROM_CMD_RETURN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	188;"	d
CY_FLASH_SROM_CMD_RETURN_MASK	.\Design02.cydsn\codegentemp\CyFlash.h	188;"	d
CY_FLASH_SROM_CMD_RETURN_SUCC	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	189;"	d
CY_FLASH_SROM_CMD_RETURN_SUCC	.\Design02.cydsn\codegentemp\CyFlash.h	189;"	d
CY_FLASH_SROM_KEY1	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	190;"	d
CY_FLASH_SROM_KEY1	.\Design02.cydsn\codegentemp\CyFlash.h	190;"	d
CY_FLASH_SROM_KEY2_LOAD	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	191;"	d
CY_FLASH_SROM_KEY2_LOAD	.\Design02.cydsn\codegentemp\CyFlash.h	191;"	d
CY_FLASH_SROM_KEY2_WRITE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	192;"	d
CY_FLASH_SROM_KEY2_WRITE	.\Design02.cydsn\codegentemp\CyFlash.h	192;"	d
CY_FLASH_SROM_LOAD_CMD	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	193;"	d
CY_FLASH_SROM_LOAD_CMD	.\Design02.cydsn\codegentemp\CyFlash.h	193;"	d
CY_FLASH_SYSCLK_BOUNDARY_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	53;"	d
CY_FLASH_SYSCLK_BOUNDARY_MHZ	.\Design02.cydsn\codegentemp\CyFlash.h	53;"	d
CY_FLASH_WAIT_STATE_EN	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	52;"	d
CY_FLASH_WAIT_STATE_EN	.\Design02.cydsn\codegentemp\CyFlash.h	52;"	d
CY_FLASH_WRITE_ROW_OPCODE	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	195;"	d
CY_FLASH_WRITE_ROW_OPCODE	.\Design02.cydsn\codegentemp\CyFlash.h	195;"	d
CY_GET_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	846;"	d
CY_GET_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	846;"	d
CY_GET_FIELD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	492;"	d
CY_GET_FIELD_MASK	.\Design02.cydsn\codegentemp\cytypes.h	492;"	d
CY_GET_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	409;"	d
CY_GET_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	437;"	d
CY_GET_REG16	.\Design02.cydsn\codegentemp\cytypes.h	409;"	d
CY_GET_REG16	.\Design02.cydsn\codegentemp\cytypes.h	437;"	d
CY_GET_REG16_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	635;"	d
CY_GET_REG16_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	635;"	d
CY_GET_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	412;"	d
CY_GET_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	443;"	d
CY_GET_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	445;"	d
CY_GET_REG24	.\Design02.cydsn\codegentemp\cytypes.h	412;"	d
CY_GET_REG24	.\Design02.cydsn\codegentemp\cytypes.h	443;"	d
CY_GET_REG24	.\Design02.cydsn\codegentemp\cytypes.h	445;"	d
CY_GET_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	415;"	d
CY_GET_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	449;"	d
CY_GET_REG32	.\Design02.cydsn\codegentemp\cytypes.h	415;"	d
CY_GET_REG32	.\Design02.cydsn\codegentemp\cytypes.h	449;"	d
CY_GET_REG32_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	741;"	d
CY_GET_REG32_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	741;"	d
CY_GET_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	406;"	d
CY_GET_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	434;"	d
CY_GET_REG8	.\Design02.cydsn\codegentemp\cytypes.h	406;"	d
CY_GET_REG8	.\Design02.cydsn\codegentemp\cytypes.h	434;"	d
CY_GET_REG8_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	528;"	d
CY_GET_REG8_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	528;"	d
CY_GET_XTND_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	422;"	d
CY_GET_XTND_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	457;"	d
CY_GET_XTND_REG16	.\Design02.cydsn\codegentemp\cytypes.h	422;"	d
CY_GET_XTND_REG16	.\Design02.cydsn\codegentemp\cytypes.h	457;"	d
CY_GET_XTND_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	425;"	d
CY_GET_XTND_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	460;"	d
CY_GET_XTND_REG24	.\Design02.cydsn\codegentemp\cytypes.h	425;"	d
CY_GET_XTND_REG24	.\Design02.cydsn\codegentemp\cytypes.h	460;"	d
CY_GET_XTND_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	428;"	d
CY_GET_XTND_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	463;"	d
CY_GET_XTND_REG32	.\Design02.cydsn\codegentemp\cytypes.h	428;"	d
CY_GET_XTND_REG32	.\Design02.cydsn\codegentemp\cytypes.h	463;"	d
CY_GET_XTND_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	419;"	d
CY_GET_XTND_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	454;"	d
CY_GET_XTND_REG8	.\Design02.cydsn\codegentemp\cytypes.h	419;"	d
CY_GET_XTND_REG8	.\Design02.cydsn\codegentemp\cytypes.h	454;"	d
CY_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	326;"	d
CY_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	335;"	d
CY_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	342;"	d
CY_INLINE	.\Design02.cydsn\codegentemp\cytypes.h	326;"	d
CY_INLINE	.\Design02.cydsn\codegentemp\cytypes.h	335;"	d
CY_INLINE	.\Design02.cydsn\codegentemp\cytypes.h	342;"	d
CY_INT_CLEAR_DISABLE_ALL	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	422;"	d
CY_INT_CLEAR_DISABLE_ALL	.\Design02.cydsn\codegentemp\CyLib.h	422;"	d
CY_INT_CLEAR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	661;"	d
CY_INT_CLEAR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	661;"	d
CY_INT_CLEAR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	660;"	d
CY_INT_CLEAR_REG	.\Design02.cydsn\codegentemp\CyLib.h	660;"	d
CY_INT_CLR_PEND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	667;"	d
CY_INT_CLR_PEND_PTR	.\Design02.cydsn\codegentemp\CyLib.h	667;"	d
CY_INT_CLR_PEND_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	666;"	d
CY_INT_CLR_PEND_REG	.\Design02.cydsn\codegentemp\CyLib.h	666;"	d
CY_INT_ENABLE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	658;"	d
CY_INT_ENABLE_PTR	.\Design02.cydsn\codegentemp\CyLib.h	658;"	d
CY_INT_ENABLE_RANGE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	423;"	d
CY_INT_ENABLE_RANGE_MASK	.\Design02.cydsn\codegentemp\CyLib.h	423;"	d
CY_INT_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	657;"	d
CY_INT_ENABLE_REG	.\Design02.cydsn\codegentemp\CyLib.h	657;"	d
CY_INT_HARD_FAULT_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	433;"	d
CY_INT_HARD_FAULT_IRQN	.\Design02.cydsn\codegentemp\CyLib.h	433;"	d
CY_INT_IRQ_BASE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	421;"	d
CY_INT_IRQ_BASE	.\Design02.cydsn\codegentemp\CyLib.h	421;"	d
CY_INT_NMI_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	432;"	d
CY_INT_NMI_IRQN	.\Design02.cydsn\codegentemp\CyLib.h	432;"	d
CY_INT_PEND_SV_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	435;"	d
CY_INT_PEND_SV_IRQN	.\Design02.cydsn\codegentemp\CyLib.h	435;"	d
CY_INT_PRIORITY_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	429;"	d
CY_INT_PRIORITY_MASK	.\Design02.cydsn\codegentemp\CyLib.h	429;"	d
CY_INT_PRIORITY_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	655;"	d
CY_INT_PRIORITY_PTR	.\Design02.cydsn\codegentemp\CyLib.h	655;"	d
CY_INT_PRIORITY_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	654;"	d
CY_INT_PRIORITY_REG	.\Design02.cydsn\codegentemp\CyLib.h	654;"	d
CY_INT_PRIORITY_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	426;"	d
CY_INT_PRIORITY_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	426;"	d
CY_INT_SET_PEND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	664;"	d
CY_INT_SET_PEND_PTR	.\Design02.cydsn\codegentemp\CyLib.h	664;"	d
CY_INT_SET_PEND_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	663;"	d
CY_INT_SET_PEND_REG	.\Design02.cydsn\codegentemp\CyLib.h	663;"	d
CY_INT_SVCALL_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	434;"	d
CY_INT_SVCALL_IRQN	.\Design02.cydsn\codegentemp\CyLib.h	434;"	d
CY_INT_SYSTICK_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	436;"	d
CY_INT_SYSTICK_IRQN	.\Design02.cydsn\codegentemp\CyLib.h	436;"	d
CY_INT_VECT_TABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	652;"	d
CY_INT_VECT_TABLE	.\Design02.cydsn\codegentemp\CyLib.h	652;"	d
CY_INT_WDT_IRQN	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	242;"	d
CY_INT_WDT_IRQN	.\Design02.cydsn\codegentemp\CyLFClk.h	242;"	d
CY_IP_BLESS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	147;"	d
CY_IP_BLESS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	149;"	d
CY_IP_BLESS	.\Design02.cydsn\codegentemp\cytypes.h	147;"	d
CY_IP_BLESS	.\Design02.cydsn\codegentemp\cytypes.h	149;"	d
CY_IP_CPUSS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	112;"	d
CY_IP_CPUSS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	115;"	d
CY_IP_CPUSS	.\Design02.cydsn\codegentemp\cytypes.h	112;"	d
CY_IP_CPUSS	.\Design02.cydsn\codegentemp\cytypes.h	115;"	d
CY_IP_CPUSSV2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	111;"	d
CY_IP_CPUSSV2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	114;"	d
CY_IP_CPUSSV2	.\Design02.cydsn\codegentemp\cytypes.h	111;"	d
CY_IP_CPUSSV2	.\Design02.cydsn\codegentemp\cytypes.h	114;"	d
CY_IP_FLASH_MACROS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	140;"	d
CY_IP_FLASH_MACROS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	142;"	d
CY_IP_FLASH_MACROS	.\Design02.cydsn\codegentemp\cytypes.h	140;"	d
CY_IP_FLASH_MACROS	.\Design02.cydsn\codegentemp\cytypes.h	142;"	d
CY_IP_FM	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	120;"	d
CY_IP_FM	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	125;"	d
CY_IP_FM	.\Design02.cydsn\codegentemp\cytypes.h	120;"	d
CY_IP_FM	.\Design02.cydsn\codegentemp\cytypes.h	125;"	d
CY_IP_FMLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	121;"	d
CY_IP_FMLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	126;"	d
CY_IP_FMLT	.\Design02.cydsn\codegentemp\cytypes.h	121;"	d
CY_IP_FMLT	.\Design02.cydsn\codegentemp\cytypes.h	126;"	d
CY_IP_FS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	122;"	d
CY_IP_FS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	127;"	d
CY_IP_FS	.\Design02.cydsn\codegentemp\cytypes.h	122;"	d
CY_IP_FS	.\Design02.cydsn\codegentemp\cytypes.h	127;"	d
CY_IP_FSLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	123;"	d
CY_IP_FSLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	128;"	d
CY_IP_FSLT	.\Design02.cydsn\codegentemp\cytypes.h	123;"	d
CY_IP_FSLT	.\Design02.cydsn\codegentemp\cytypes.h	128;"	d
CY_IP_INT_NR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	133;"	d
CY_IP_INT_NR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	135;"	d
CY_IP_INT_NR	.\Design02.cydsn\codegentemp\cytypes.h	133;"	d
CY_IP_INT_NR	.\Design02.cydsn\codegentemp\cytypes.h	135;"	d
CY_IP_S8FS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	971;"	d
CY_IP_S8FS	.\Design02.cydsn\codegentemp\cytypes.h	971;"	d
CY_IP_SPCIF_SYNCHRONOUS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	160;"	d
CY_IP_SPCIF_SYNCHRONOUS	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	162;"	d
CY_IP_SPCIF_SYNCHRONOUS	.\Design02.cydsn\codegentemp\cytypes.h	160;"	d
CY_IP_SPCIF_SYNCHRONOUS	.\Design02.cydsn\codegentemp\cytypes.h	162;"	d
CY_IP_SRSSLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	104;"	d
CY_IP_SRSSLT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	107;"	d
CY_IP_SRSSLT	.\Design02.cydsn\codegentemp\cytypes.h	104;"	d
CY_IP_SRSSLT	.\Design02.cydsn\codegentemp\cytypes.h	107;"	d
CY_IP_SRSSV2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	103;"	d
CY_IP_SRSSV2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	106;"	d
CY_IP_SRSSV2	.\Design02.cydsn\codegentemp\cytypes.h	103;"	d
CY_IP_SRSSV2	.\Design02.cydsn\codegentemp\cytypes.h	106;"	d
CY_IP_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	167;"	d
CY_IP_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	169;"	d
CY_IP_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	171;"	d
CY_IP_WCO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	173;"	d
CY_IP_WCO	.\Design02.cydsn\codegentemp\cytypes.h	167;"	d
CY_IP_WCO	.\Design02.cydsn\codegentemp\cytypes.h	169;"	d
CY_IP_WCO	.\Design02.cydsn\codegentemp\cytypes.h	171;"	d
CY_IP_WCO	.\Design02.cydsn\codegentemp\cytypes.h	173;"	d
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_INT.c	/^    CY_ISR( ADC_ISR )$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^CY_ISR(ADC_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_INT.c	/^    CY_ISR( ADC_SAR_Seq_ISR )$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^CY_ISR(ADC_SAR_Seq_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_INT.c	/^CY_ISR(CyBLE_Bless_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_INT.c	/^CY_ISR(CyBLE_Uart_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^CY_ISR(BLE_bless_isr_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^CY_ISR(IntDefaultHandler)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^CY_ISR(TC_ISR_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^CY_ISR(Timer_isr_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^CY_ISR(UART_SCB_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_INT.c	/^CY_ISR(UART_SPI_UART_ISR)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    CY_ISR(UART_UART_WAKEUP_ISR)$/;"	f
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	374;"	d
CY_ISR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	380;"	d
CY_ISR	.\Design02.cydsn\codegentemp\ADC_INT.c	/^    CY_ISR( ADC_ISR )$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^CY_ISR(ADC_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\BLE_HAL_INT.c	/^CY_ISR(CyBLE_Bless_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\BLE_HAL_INT.c	/^CY_ISR(CyBLE_Uart_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^CY_ISR(BLE_bless_isr_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\Cm0Start.c	/^CY_ISR(IntDefaultHandler)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\TC_ISR.c	/^CY_ISR(TC_ISR_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\Timer_isr.c	/^CY_ISR(Timer_isr_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^CY_ISR(UART_SCB_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\UART_SPI_UART_INT.c	/^CY_ISR(UART_SPI_UART_ISR)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\UART_UART.c	/^    CY_ISR(UART_UART_WAKEUP_ISR)$/;"	f
CY_ISR	.\Design02.cydsn\codegentemp\cytypes.h	374;"	d
CY_ISR	.\Design02.cydsn\codegentemp\cytypes.h	380;"	d
CY_ISR	.\Design02.cydsn\main.c	/^CY_ISR(InterruptHandler)$/;"	f
CY_ISR	.\Design02.cydsn\main.c	/^CY_ISR(MY_UART_SCB_IRQ_Interrupt)$/;"	f
CY_ISR	.\Design02.cydsn\main.c	/^CY_ISR(TimerHand)$/;"	f
CY_ISR_ADC_IRQ_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.h	16;"	d
CY_ISR_ADC_IRQ_H	.\Design02.cydsn\codegentemp\ADC_IRQ.h	16;"	d
CY_ISR_ADC_SAR_Seq_IRQ_H	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.h	16;"	d
CY_ISR_BLE_bless_isr_H	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.h	16;"	d
CY_ISR_BLE_bless_isr_H	.\Design02.cydsn\codegentemp\BLE_bless_isr.h	16;"	d
CY_ISR_PROTO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	375;"	d
CY_ISR_PROTO	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	381;"	d
CY_ISR_PROTO	.\Design02.cydsn\codegentemp\cytypes.h	375;"	d
CY_ISR_PROTO	.\Design02.cydsn\codegentemp\cytypes.h	381;"	d
CY_ISR_TC_ISR_H	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	16;"	d
CY_ISR_TC_ISR_H	.\Design02.cydsn\codegentemp\TC_ISR.h	16;"	d
CY_ISR_Timer_isr_H	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	16;"	d
CY_ISR_Timer_isr_H	.\Design02.cydsn\codegentemp\Timer_isr.h	16;"	d
CY_ISR_UART_SCB_IRQ_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	16;"	d
CY_ISR_UART_SCB_IRQ_H	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	16;"	d
CY_LFCLK_CYLIB_H	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	16;"	d
CY_LFCLK_CYLIB_H	.\Design02.cydsn\codegentemp\CyLFClk.h	16;"	d
CY_LVD_PROPAGATE_INT_TO_CPU	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	468;"	d
CY_LVD_PROPAGATE_INT_TO_CPU	.\Design02.cydsn\codegentemp\CyLib.h	468;"	d
CY_LVD_PWR_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	640;"	d
CY_LVD_PWR_INTR_MASK_PTR	.\Design02.cydsn\codegentemp\CyLib.h	640;"	d
CY_LVD_PWR_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	639;"	d
CY_LVD_PWR_INTR_MASK_REG	.\Design02.cydsn\codegentemp\CyLib.h	639;"	d
CY_LVD_PWR_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	644;"	d
CY_LVD_PWR_INTR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	644;"	d
CY_LVD_PWR_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	643;"	d
CY_LVD_PWR_INTR_REG	.\Design02.cydsn\codegentemp\CyLib.h	643;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_EN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	465;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_EN	.\Design02.cydsn\codegentemp\CyLib.h	465;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	467;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_SEL_MASK	.\Design02.cydsn\codegentemp\CyLib.h	467;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	466;"	d
CY_LVD_PWR_VMON_CONFIG_LVD_SEL_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	466;"	d
CY_LVD_PWR_VMON_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	636;"	d
CY_LVD_PWR_VMON_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLib.h	636;"	d
CY_LVD_PWR_VMON_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	635;"	d
CY_LVD_PWR_VMON_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLib.h	635;"	d
CY_LVD_STABILIZE_TIMEOUT_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	469;"	d
CY_LVD_STABILIZE_TIMEOUT_US	.\Design02.cydsn\codegentemp\CyLib.h	469;"	d
CY_LVD_THRESHOLD_1_75_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	447;"	d
CY_LVD_THRESHOLD_1_75_V	.\Design02.cydsn\codegentemp\CyLib.h	447;"	d
CY_LVD_THRESHOLD_1_80_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	448;"	d
CY_LVD_THRESHOLD_1_80_V	.\Design02.cydsn\codegentemp\CyLib.h	448;"	d
CY_LVD_THRESHOLD_1_90_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	449;"	d
CY_LVD_THRESHOLD_1_90_V	.\Design02.cydsn\codegentemp\CyLib.h	449;"	d
CY_LVD_THRESHOLD_2_00_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	450;"	d
CY_LVD_THRESHOLD_2_00_V	.\Design02.cydsn\codegentemp\CyLib.h	450;"	d
CY_LVD_THRESHOLD_2_10_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	451;"	d
CY_LVD_THRESHOLD_2_10_V	.\Design02.cydsn\codegentemp\CyLib.h	451;"	d
CY_LVD_THRESHOLD_2_20_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	452;"	d
CY_LVD_THRESHOLD_2_20_V	.\Design02.cydsn\codegentemp\CyLib.h	452;"	d
CY_LVD_THRESHOLD_2_30_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	453;"	d
CY_LVD_THRESHOLD_2_30_V	.\Design02.cydsn\codegentemp\CyLib.h	453;"	d
CY_LVD_THRESHOLD_2_40_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	454;"	d
CY_LVD_THRESHOLD_2_40_V	.\Design02.cydsn\codegentemp\CyLib.h	454;"	d
CY_LVD_THRESHOLD_2_50_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	455;"	d
CY_LVD_THRESHOLD_2_50_V	.\Design02.cydsn\codegentemp\CyLib.h	455;"	d
CY_LVD_THRESHOLD_2_60_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	456;"	d
CY_LVD_THRESHOLD_2_60_V	.\Design02.cydsn\codegentemp\CyLib.h	456;"	d
CY_LVD_THRESHOLD_2_70_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	457;"	d
CY_LVD_THRESHOLD_2_70_V	.\Design02.cydsn\codegentemp\CyLib.h	457;"	d
CY_LVD_THRESHOLD_2_80_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	458;"	d
CY_LVD_THRESHOLD_2_80_V	.\Design02.cydsn\codegentemp\CyLib.h	458;"	d
CY_LVD_THRESHOLD_2_90_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	459;"	d
CY_LVD_THRESHOLD_2_90_V	.\Design02.cydsn\codegentemp\CyLib.h	459;"	d
CY_LVD_THRESHOLD_3_00_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	460;"	d
CY_LVD_THRESHOLD_3_00_V	.\Design02.cydsn\codegentemp\CyLib.h	460;"	d
CY_LVD_THRESHOLD_3_20_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	461;"	d
CY_LVD_THRESHOLD_3_20_V	.\Design02.cydsn\codegentemp\CyLib.h	461;"	d
CY_LVD_THRESHOLD_4_50_V	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	462;"	d
CY_LVD_THRESHOLD_4_50_V	.\Design02.cydsn\codegentemp\CyLib.h	462;"	d
CY_META_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	52;"	d	file:
CY_META_SECTION	.\Design02.cydsn\codegentemp\cymetadata.c	52;"	d	file:
CY_MIN_PRIORITY	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	419;"	d
CY_MIN_PRIORITY	.\Design02.cydsn\codegentemp\CyLib.h	419;"	d
CY_NOINIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	291;"	d
CY_NOINIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	311;"	d
CY_NOINIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	329;"	d
CY_NOINIT	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	338;"	d
CY_NOINIT	.\Design02.cydsn\codegentemp\cytypes.h	291;"	d
CY_NOINIT	.\Design02.cydsn\codegentemp\cytypes.h	311;"	d
CY_NOINIT	.\Design02.cydsn\codegentemp\cytypes.h	329;"	d
CY_NOINIT	.\Design02.cydsn\codegentemp\cytypes.h	338;"	d
CY_NOP	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	938;"	d
CY_NOP	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	945;"	d
CY_NOP	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	950;"	d
CY_NOP	.\Design02.cydsn\codegentemp\cytypes.h	938;"	d
CY_NOP	.\Design02.cydsn\codegentemp\cytypes.h	945;"	d
CY_NOP	.\Design02.cydsn\codegentemp\cytypes.h	950;"	d
CY_NORETURN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	312;"	d
CY_NORETURN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	330;"	d
CY_NORETURN	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	339;"	d
CY_NORETURN	.\Design02.cydsn\codegentemp\cytypes.h	312;"	d
CY_NORETURN	.\Design02.cydsn\codegentemp\cytypes.h	330;"	d
CY_NORETURN	.\Design02.cydsn\codegentemp\cytypes.h	339;"	d
CY_NUM_INTERRUPTS	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	417;"	d
CY_NUM_INTERRUPTS	.\Design02.cydsn\codegentemp\CyLib.h	417;"	d
CY_NUM_ROM_VECTORS	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	32;"	d	file:
CY_NUM_ROM_VECTORS	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	34;"	d	file:
CY_NUM_ROM_VECTORS	.\Design02.cydsn\codegentemp\Cm0Start.c	32;"	d	file:
CY_NUM_ROM_VECTORS	.\Design02.cydsn\codegentemp\Cm0Start.c	34;"	d	file:
CY_NUM_VECTORS	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	23;"	d	file:
CY_NUM_VECTORS	.\Design02.cydsn\codegentemp\Cm0Start.c	23;"	d	file:
CY_PACKED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	324;"	d
CY_PACKED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	333;"	d
CY_PACKED	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	340;"	d
CY_PACKED	.\Design02.cydsn\codegentemp\cytypes.h	324;"	d
CY_PACKED	.\Design02.cydsn\codegentemp\cytypes.h	333;"	d
CY_PACKED	.\Design02.cydsn\codegentemp\cytypes.h	340;"	d
CY_PACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	325;"	d
CY_PACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	334;"	d
CY_PACKED_ATTR	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	341;"	d
CY_PACKED_ATTR	.\Design02.cydsn\codegentemp\cytypes.h	325;"	d
CY_PACKED_ATTR	.\Design02.cydsn\codegentemp\cytypes.h	334;"	d
CY_PACKED_ATTR	.\Design02.cydsn\codegentemp\cytypes.h	341;"	d
CY_PINS_BAT_AD_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD_aliases.h	19;"	d
CY_PINS_BAT_AD_ALIASES_H	.\Design02.cydsn\codegentemp\BAT_AD_aliases.h	19;"	d
CY_PINS_BAT_AD_H	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.h	18;"	d
CY_PINS_BAT_AD_H	.\Design02.cydsn\codegentemp\BAT_AD.h	18;"	d
CY_PINS_Beep_Ctrl_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl_aliases.h	19;"	d
CY_PINS_Beep_Ctrl_ALIASES_H	.\Design02.cydsn\codegentemp\Beep_Ctrl_aliases.h	19;"	d
CY_PINS_Beep_Ctrl_H	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.h	18;"	d
CY_PINS_Beep_Ctrl_H	.\Design02.cydsn\codegentemp\Beep_Ctrl.h	18;"	d
CY_PINS_Conn_LED_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	19;"	d
CY_PINS_Conn_LED_H	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	18;"	d
CY_PINS_FSU_DI_1_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	19;"	d
CY_PINS_FSU_DI_1_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	18;"	d
CY_PINS_FSU_DI_2_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	19;"	d
CY_PINS_FSU_DI_2_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	18;"	d
CY_PINS_FSU_DI_3_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	19;"	d
CY_PINS_FSU_DI_3_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	18;"	d
CY_PINS_FSU_DI_4_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	19;"	d
CY_PINS_FSU_DI_4_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	18;"	d
CY_PINS_FSU_DO_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	19;"	d
CY_PINS_FSU_DO_H	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	18;"	d
CY_PINS_Key_Test_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	19;"	d
CY_PINS_Key_Test_H	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	18;"	d
CY_PINS_LED_Board_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	19;"	d
CY_PINS_LED_Board_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	18;"	d
CY_PINS_LED_Ctrl_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	19;"	d
CY_PINS_LED_Ctrl_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	18;"	d
CY_PINS_LED_GREEN_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	19;"	d
CY_PINS_LED_GREEN_ALIASES_H	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	19;"	d
CY_PINS_LED_GREEN_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	18;"	d
CY_PINS_LED_GREEN_H	.\Design02.cydsn\codegentemp\LED_GREEN.h	18;"	d
CY_PINS_LED_RED_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	19;"	d
CY_PINS_LED_RED_ALIASES_H	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	19;"	d
CY_PINS_LED_RED_H	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	18;"	d
CY_PINS_LED_RED_H	.\Design02.cydsn\codegentemp\LED_RED.h	18;"	d
CY_PINS_MISO_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	19;"	d
CY_PINS_MISO_ALIASES_H	.\Design02.cydsn\codegentemp\MISO_aliases.h	19;"	d
CY_PINS_MISO_H	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	18;"	d
CY_PINS_MISO_H	.\Design02.cydsn\codegentemp\MISO.h	18;"	d
CY_PINS_MOSI_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	19;"	d
CY_PINS_MOSI_ALIASES_H	.\Design02.cydsn\codegentemp\MOSI_aliases.h	19;"	d
CY_PINS_MOSI_H	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	18;"	d
CY_PINS_MOSI_H	.\Design02.cydsn\codegentemp\MOSI.h	18;"	d
CY_PINS_NSS_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	19;"	d
CY_PINS_NSS_ALIASES_H	.\Design02.cydsn\codegentemp\NSS_aliases.h	19;"	d
CY_PINS_NSS_H	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	18;"	d
CY_PINS_NSS_H	.\Design02.cydsn\codegentemp\NSS.h	18;"	d
CY_PINS_POWERON_IN_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	19;"	d
CY_PINS_POWERON_IN_ALIASES_H	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	19;"	d
CY_PINS_POWERON_IN_H	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	18;"	d
CY_PINS_POWERON_IN_H	.\Design02.cydsn\codegentemp\POWERON_IN.h	18;"	d
CY_PINS_POWERON_OUT_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	19;"	d
CY_PINS_POWERON_OUT_ALIASES_H	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	19;"	d
CY_PINS_POWERON_OUT_H	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	18;"	d
CY_PINS_POWERON_OUT_H	.\Design02.cydsn\codegentemp\POWERON_OUT.h	18;"	d
CY_PINS_Pin_10_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	19;"	d
CY_PINS_Pin_10_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	16;"	d
CY_PINS_Pin_11_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	19;"	d
CY_PINS_Pin_11_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	16;"	d
CY_PINS_Pin_12_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	19;"	d
CY_PINS_Pin_12_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	16;"	d
CY_PINS_Pin_13_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	19;"	d
CY_PINS_Pin_13_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	16;"	d
CY_PINS_Pin_14_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	19;"	d
CY_PINS_Pin_14_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	16;"	d
CY_PINS_Pin_15_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	19;"	d
CY_PINS_Pin_15_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	16;"	d
CY_PINS_Pin_16_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	19;"	d
CY_PINS_Pin_16_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	16;"	d
CY_PINS_Pin_1_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	19;"	d
CY_PINS_Pin_1_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	16;"	d
CY_PINS_Pin_2_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	19;"	d
CY_PINS_Pin_2_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	16;"	d
CY_PINS_Pin_3_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	19;"	d
CY_PINS_Pin_3_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	16;"	d
CY_PINS_Pin_4_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	19;"	d
CY_PINS_Pin_4_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	16;"	d
CY_PINS_Pin_5_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	19;"	d
CY_PINS_Pin_5_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	16;"	d
CY_PINS_Pin_6_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	19;"	d
CY_PINS_Pin_6_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	16;"	d
CY_PINS_Pin_7_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	19;"	d
CY_PINS_Pin_7_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	16;"	d
CY_PINS_Pin_8_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	19;"	d
CY_PINS_Pin_8_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	16;"	d
CY_PINS_Pin_9_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	19;"	d
CY_PINS_Pin_9_H	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	16;"	d
CY_PINS_RX_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	19;"	d
CY_PINS_RX_H	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	18;"	d
CY_PINS_SCK_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	19;"	d
CY_PINS_SCK_ALIASES_H	.\Design02.cydsn\codegentemp\SCK_aliases.h	19;"	d
CY_PINS_SCK_H	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	18;"	d
CY_PINS_SCK_H	.\Design02.cydsn\codegentemp\SCK.h	18;"	d
CY_PINS_SW_1_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	19;"	d
CY_PINS_SW_1_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	18;"	d
CY_PINS_SW_2_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	19;"	d
CY_PINS_SW_2_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	18;"	d
CY_PINS_SW_3_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	19;"	d
CY_PINS_SW_3_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	18;"	d
CY_PINS_SW_4_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	19;"	d
CY_PINS_SW_4_H	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	18;"	d
CY_PINS_TX_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	19;"	d
CY_PINS_TX_H	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	18;"	d
CY_PINS_UART_rx_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	19;"	d
CY_PINS_UART_rx_ALIASES_H	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	19;"	d
CY_PINS_UART_rx_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	18;"	d
CY_PINS_UART_rx_H	.\Design02.cydsn\codegentemp\UART_rx.h	18;"	d
CY_PINS_UART_tx_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	19;"	d
CY_PINS_UART_tx_ALIASES_H	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	19;"	d
CY_PINS_UART_tx_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	18;"	d
CY_PINS_UART_tx_H	.\Design02.cydsn\codegentemp\UART_tx.h	18;"	d
CY_PINS_WAIKUP_IN_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	19;"	d
CY_PINS_WAIKUP_IN_H	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	18;"	d
CY_PINS_WDT_Ctrl_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	19;"	d
CY_PINS_WDT_Ctrl_H	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	18;"	d
CY_PINS_Wake_Up_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	19;"	d
CY_PINS_Wake_Up_H	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	18;"	d
CY_PINS_door_sensor_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	19;"	d
CY_PINS_door_sensor_H	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	18;"	d
CY_PINS_extend_sensor_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	19;"	d
CY_PINS_extend_sensor_H	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	18;"	d
CY_PINS_key_sensor_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	19;"	d
CY_PINS_key_sensor_H	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	18;"	d
CY_PINS_motor_A_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	19;"	d
CY_PINS_motor_A_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	18;"	d
CY_PINS_motor_B_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	19;"	d
CY_PINS_motor_B_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	18;"	d
CY_PINS_motor_C_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	19;"	d
CY_PINS_motor_C_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	18;"	d
CY_PINS_motor_D_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	19;"	d
CY_PINS_motor_D_H	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	18;"	d
CY_PINS_shrink_sensor_ALIASES_H	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	19;"	d
CY_PINS_shrink_sensor_H	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	18;"	d
CY_PM_CM0_SCR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	84;"	d
CY_PM_CM0_SCR_PTR	.\Design02.cydsn\codegentemp\cyPm.h	84;"	d
CY_PM_CM0_SCR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	83;"	d
CY_PM_CM0_SCR_REG	.\Design02.cydsn\codegentemp\cyPm.h	83;"	d
CY_PM_CM0_SCR_SLEEPDEEP	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	119;"	d
CY_PM_CM0_SCR_SLEEPDEEP	.\Design02.cydsn\codegentemp\cyPm.h	119;"	d
CY_PM_CPUSS_CONFIG_FLSH_ACC_BYPASS	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	146;"	d
CY_PM_CPUSS_CONFIG_FLSH_ACC_BYPASS	.\Design02.cydsn\codegentemp\cyPm.h	146;"	d
CY_PM_CPUSS_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	110;"	d
CY_PM_CPUSS_CONFIG_PTR	.\Design02.cydsn\codegentemp\cyPm.h	110;"	d
CY_PM_CPUSS_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	109;"	d
CY_PM_CPUSS_CONFIG_REG	.\Design02.cydsn\codegentemp\cyPm.h	109;"	d
CY_PM_PWR_CONTROL_HIBERNATE	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	123;"	d
CY_PM_PWR_CONTROL_HIBERNATE	.\Design02.cydsn\codegentemp\cyPm.h	123;"	d
CY_PM_PWR_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	80;"	d
CY_PM_PWR_CONTROL_PTR	.\Design02.cydsn\codegentemp\cyPm.h	80;"	d
CY_PM_PWR_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	79;"	d
CY_PM_PWR_CONTROL_REG	.\Design02.cydsn\codegentemp\cyPm.h	79;"	d
CY_PM_PWR_KEY_DELAY_FREQ_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	141;"	d
CY_PM_PWR_KEY_DELAY_FREQ_DEFAULT	.\Design02.cydsn\codegentemp\cyPm.h	141;"	d
CY_PM_PWR_KEY_DELAY_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	88;"	d
CY_PM_PWR_KEY_DELAY_PTR	.\Design02.cydsn\codegentemp\cyPm.h	88;"	d
CY_PM_PWR_KEY_DELAY_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	87;"	d
CY_PM_PWR_KEY_DELAY_REG	.\Design02.cydsn\codegentemp\cyPm.h	87;"	d
CY_PM_PWR_KEY_DELAY_REG_DEFAULT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	140;"	d
CY_PM_PWR_KEY_DELAY_REG_DEFAULT	.\Design02.cydsn\codegentemp\cyPm.h	140;"	d
CY_PM_PWR_STOP_FREEZE	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	129;"	d
CY_PM_PWR_STOP_FREEZE	.\Design02.cydsn\codegentemp\cyPm.h	129;"	d
CY_PM_PWR_STOP_FREEZE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	128;"	d
CY_PM_PWR_STOP_FREEZE_SHIFT	.\Design02.cydsn\codegentemp\cyPm.h	128;"	d
CY_PM_PWR_STOP_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	127;"	d
CY_PM_PWR_STOP_POLARITY	.\Design02.cydsn\codegentemp\cyPm.h	127;"	d
CY_PM_PWR_STOP_POLARITY_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	126;"	d
CY_PM_PWR_STOP_POLARITY_SHIFT	.\Design02.cydsn\codegentemp\cyPm.h	126;"	d
CY_PM_PWR_STOP_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	104;"	d
CY_PM_PWR_STOP_PTR	.\Design02.cydsn\codegentemp\cyPm.h	104;"	d
CY_PM_PWR_STOP_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	103;"	d
CY_PM_PWR_STOP_REG	.\Design02.cydsn\codegentemp\cyPm.h	103;"	d
CY_PM_PWR_STOP_STOP	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	134;"	d
CY_PM_PWR_STOP_STOP	.\Design02.cydsn\codegentemp\cyPm.h	134;"	d
CY_PM_PWR_STOP_STOP_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	133;"	d
CY_PM_PWR_STOP_STOP_SHIFT	.\Design02.cydsn\codegentemp\cyPm.h	133;"	d
CY_PM_PWR_STOP_TOKEN_HIB	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	137;"	d
CY_PM_PWR_STOP_TOKEN_HIB	.\Design02.cydsn\codegentemp\cyPm.h	137;"	d
CY_PM_PWR_STOP_TOKEN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	135;"	d
CY_PM_PWR_STOP_TOKEN_MASK	.\Design02.cydsn\codegentemp\cyPm.h	135;"	d
CY_PM_PWR_STOP_TOKEN_STOP	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	138;"	d
CY_PM_PWR_STOP_TOKEN_STOP	.\Design02.cydsn\codegentemp\cyPm.h	138;"	d
CY_PM_PWR_STOP_TOKEN_XRES	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	136;"	d
CY_PM_PWR_STOP_TOKEN_XRES	.\Design02.cydsn\codegentemp\cyPm.h	136;"	d
CY_PM_PWR_STOP_UNLOCK	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	132;"	d
CY_PM_PWR_STOP_UNLOCK	.\Design02.cydsn\codegentemp\cyPm.h	132;"	d
CY_PM_PWR_STOP_UNLOCK_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	131;"	d
CY_PM_PWR_STOP_UNLOCK_MASK	.\Design02.cydsn\codegentemp\cyPm.h	131;"	d
CY_PM_PWR_STOP_UNLOCK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	130;"	d
CY_PM_PWR_STOP_UNLOCK_SHIFT	.\Design02.cydsn\codegentemp\cyPm.h	130;"	d
CY_PM_RESET_REASON_UNKN	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	66;"	d
CY_PM_RESET_REASON_UNKN	.\Design02.cydsn\codegentemp\cyPm.h	66;"	d
CY_PM_RESET_REASON_WAKEUP_HIB	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	68;"	d
CY_PM_RESET_REASON_WAKEUP_HIB	.\Design02.cydsn\codegentemp\cyPm.h	68;"	d
CY_PM_RESET_REASON_WAKEUP_STOP	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	69;"	d
CY_PM_RESET_REASON_WAKEUP_STOP	.\Design02.cydsn\codegentemp\cyPm.h	69;"	d
CY_PM_RESET_REASON_XRES	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	67;"	d
CY_PM_RESET_REASON_XRES	.\Design02.cydsn\codegentemp\cyPm.h	67;"	d
CY_PM_STOP_WAKEUP_ACTIVE_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	62;"	d
CY_PM_STOP_WAKEUP_ACTIVE_HIGH	.\Design02.cydsn\codegentemp\cyPm.h	62;"	d
CY_PM_STOP_WAKEUP_ACTIVE_LOW	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	61;"	d
CY_PM_STOP_WAKEUP_ACTIVE_LOW	.\Design02.cydsn\codegentemp\cyPm.h	61;"	d
CY_PM_STOP_WAKEUP_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	63;"	d
CY_PM_STOP_WAKEUP_POLARITY	.\Design02.cydsn\codegentemp\cyPm.h	63;"	d
CY_PM_WFI	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	53;"	d
CY_PM_WFI	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	55;"	d
CY_PM_WFI	.\Design02.cydsn\codegentemp\cyPm.h	53;"	d
CY_PM_WFI	.\Design02.cydsn\codegentemp\cyPm.h	55;"	d
CY_PROJECT_NAME	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1316;"	d
CY_PROJECT_NAME	.\Design02.cydsn\codegentemp\cyfitter.h	1316;"	d
CY_PSOC3	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	56;"	d
CY_PSOC3	.\Design02.cydsn\codegentemp\cytypes.h	56;"	d
CY_PSOC3_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	997;"	d
CY_PSOC3_ES2	.\Design02.cydsn\codegentemp\cytypes.h	997;"	d
CY_PSOC3_ES3	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	1001;"	d
CY_PSOC3_ES3	.\Design02.cydsn\codegentemp\cytypes.h	1001;"	d
CY_PSOC4	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	57;"	d
CY_PSOC4	.\Design02.cydsn\codegentemp\cytypes.h	57;"	d
CY_PSOC4A	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	979;"	d
CY_PSOC4A	.\Design02.cydsn\codegentemp\cytypes.h	979;"	d
CY_PSOC4D	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	981;"	d
CY_PSOC4D	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	984;"	d
CY_PSOC4D	.\Design02.cydsn\codegentemp\cytypes.h	981;"	d
CY_PSOC4D	.\Design02.cydsn\codegentemp\cytypes.h	984;"	d
CY_PSOC4SF	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	982;"	d
CY_PSOC4SF	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	985;"	d
CY_PSOC4SF	.\Design02.cydsn\codegentemp\cytypes.h	982;"	d
CY_PSOC4SF	.\Design02.cydsn\codegentemp\cytypes.h	985;"	d
CY_PSOC4_4000	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	65;"	d
CY_PSOC4_4000	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	67;"	d
CY_PSOC4_4000	.\Design02.cydsn\codegentemp\cytypes.h	65;"	d
CY_PSOC4_4000	.\Design02.cydsn\codegentemp\cytypes.h	67;"	d
CY_PSOC4_4100	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	70;"	d
CY_PSOC4_4100	.\Design02.cydsn\codegentemp\cytypes.h	70;"	d
CY_PSOC4_4100BL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	74;"	d
CY_PSOC4_4100BL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	77;"	d
CY_PSOC4_4100BL	.\Design02.cydsn\codegentemp\cytypes.h	74;"	d
CY_PSOC4_4100BL	.\Design02.cydsn\codegentemp\cytypes.h	77;"	d
CY_PSOC4_4100M	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	82;"	d
CY_PSOC4_4100M	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	85;"	d
CY_PSOC4_4100M	.\Design02.cydsn\codegentemp\cytypes.h	82;"	d
CY_PSOC4_4100M	.\Design02.cydsn\codegentemp\cytypes.h	85;"	d
CY_PSOC4_4200	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	71;"	d
CY_PSOC4_4200	.\Design02.cydsn\codegentemp\cytypes.h	71;"	d
CY_PSOC4_4200BL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	75;"	d
CY_PSOC4_4200BL	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	78;"	d
CY_PSOC4_4200BL	.\Design02.cydsn\codegentemp\cytypes.h	75;"	d
CY_PSOC4_4200BL	.\Design02.cydsn\codegentemp\cytypes.h	78;"	d
CY_PSOC4_4200D	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	90;"	d
CY_PSOC4_4200D	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	92;"	d
CY_PSOC4_4200D	.\Design02.cydsn\codegentemp\cytypes.h	90;"	d
CY_PSOC4_4200D	.\Design02.cydsn\codegentemp\cytypes.h	92;"	d
CY_PSOC4_4200M	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	83;"	d
CY_PSOC4_4200M	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	86;"	d
CY_PSOC4_4200M	.\Design02.cydsn\codegentemp\cytypes.h	83;"	d
CY_PSOC4_4200M	.\Design02.cydsn\codegentemp\cytypes.h	86;"	d
CY_PSOC5	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	58;"	d
CY_PSOC5	.\Design02.cydsn\codegentemp\cytypes.h	58;"	d
CY_PSOC5A	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	987;"	d
CY_PSOC5A	.\Design02.cydsn\codegentemp\cytypes.h	987;"	d
CY_PSOC5LP	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	989;"	d
CY_PSOC5LP	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	991;"	d
CY_PSOC5LP	.\Design02.cydsn\codegentemp\cytypes.h	989;"	d
CY_PSOC5LP	.\Design02.cydsn\codegentemp\cytypes.h	991;"	d
CY_PSOC5_ES1	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	1005;"	d
CY_PSOC5_ES1	.\Design02.cydsn\codegentemp\cytypes.h	1005;"	d
CY_PSOC5_ES2	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	1009;"	d
CY_PSOC5_ES2	.\Design02.cydsn\codegentemp\cytypes.h	1009;"	d
CY_PWM_PWM_1_H	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	19;"	d
CY_PWR_BG_TRIM4_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	564;"	d
CY_PWR_BG_TRIM4_PTR	.\Design02.cydsn\codegentemp\CyLib.h	564;"	d
CY_PWR_BG_TRIM4_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	563;"	d
CY_PWR_BG_TRIM4_REG	.\Design02.cydsn\codegentemp\CyLib.h	563;"	d
CY_PWR_BG_TRIM5_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	567;"	d
CY_PWR_BG_TRIM5_PTR	.\Design02.cydsn\codegentemp\CyLib.h	567;"	d
CY_PWR_BG_TRIM5_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	566;"	d
CY_PWR_BG_TRIM5_REG	.\Design02.cydsn\codegentemp\CyLib.h	566;"	d
CY_SCB_BOOT_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	19;"	d
CY_SCB_BOOT_UART_H	.\Design02.cydsn\codegentemp\UART_BOOT.h	19;"	d
CY_SCB_PINS_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	19;"	d
CY_SCB_PINS_UART_H	.\Design02.cydsn\codegentemp\UART_PINS.h	19;"	d
CY_SCB_PVT_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	20;"	d
CY_SCB_PVT_UART_H	.\Design02.cydsn\codegentemp\UART_PVT.h	20;"	d
CY_SCB_SPI_UART_PVT_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	20;"	d
CY_SCB_SPI_UART_PVT_UART_H	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	20;"	d
CY_SCB_SPI_UART_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	19;"	d
CY_SCB_SPI_UART_UART_H	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	19;"	d
CY_SCB_UART_H	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	18;"	d
CY_SCB_UART_H	.\Design02.cydsn\codegentemp\UART.h	18;"	d
CY_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	313;"	d
CY_SECTION	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	331;"	d
CY_SECTION	.\Design02.cydsn\codegentemp\cytypes.h	313;"	d
CY_SECTION	.\Design02.cydsn\codegentemp\cytypes.h	331;"	d
CY_SET_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	880;"	d
CY_SET_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	880;"	d
CY_SET_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	410;"	d
CY_SET_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	438;"	d
CY_SET_REG16	.\Design02.cydsn\codegentemp\cytypes.h	410;"	d
CY_SET_REG16	.\Design02.cydsn\codegentemp\cytypes.h	438;"	d
CY_SET_REG16_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	671;"	d
CY_SET_REG16_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	671;"	d
CY_SET_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	413;"	d
CY_SET_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	441;"	d
CY_SET_REG24	.\Design02.cydsn\codegentemp\cytypes.h	413;"	d
CY_SET_REG24	.\Design02.cydsn\codegentemp\cytypes.h	441;"	d
CY_SET_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	416;"	d
CY_SET_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	450;"	d
CY_SET_REG32	.\Design02.cydsn\codegentemp\cytypes.h	416;"	d
CY_SET_REG32	.\Design02.cydsn\codegentemp\cytypes.h	450;"	d
CY_SET_REG32_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	777;"	d
CY_SET_REG32_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	777;"	d
CY_SET_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	407;"	d
CY_SET_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	435;"	d
CY_SET_REG8	.\Design02.cydsn\codegentemp\cytypes.h	407;"	d
CY_SET_REG8	.\Design02.cydsn\codegentemp\cytypes.h	435;"	d
CY_SET_REG8_FIELD	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	564;"	d
CY_SET_REG8_FIELD	.\Design02.cydsn\codegentemp\cytypes.h	564;"	d
CY_SET_XTND_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	423;"	d
CY_SET_XTND_REG16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	458;"	d
CY_SET_XTND_REG16	.\Design02.cydsn\codegentemp\cytypes.h	423;"	d
CY_SET_XTND_REG16	.\Design02.cydsn\codegentemp\cytypes.h	458;"	d
CY_SET_XTND_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	426;"	d
CY_SET_XTND_REG24	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	461;"	d
CY_SET_XTND_REG24	.\Design02.cydsn\codegentemp\cytypes.h	426;"	d
CY_SET_XTND_REG24	.\Design02.cydsn\codegentemp\cytypes.h	461;"	d
CY_SET_XTND_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	429;"	d
CY_SET_XTND_REG32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	464;"	d
CY_SET_XTND_REG32	.\Design02.cydsn\codegentemp\cytypes.h	429;"	d
CY_SET_XTND_REG32	.\Design02.cydsn\codegentemp\cytypes.h	464;"	d
CY_SET_XTND_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	420;"	d
CY_SET_XTND_REG8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	455;"	d
CY_SET_XTND_REG8	.\Design02.cydsn\codegentemp\cytypes.h	420;"	d
CY_SET_XTND_REG8	.\Design02.cydsn\codegentemp\cytypes.h	455;"	d
CY_SFLASH_DPSLP_KEY_DELAY_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	99;"	d
CY_SFLASH_DPSLP_KEY_DELAY_PTR	.\Design02.cydsn\codegentemp\cyPm.h	99;"	d
CY_SFLASH_DPSLP_KEY_DELAY_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	98;"	d
CY_SFLASH_DPSLP_KEY_DELAY_REG	.\Design02.cydsn\codegentemp\cyPm.h	98;"	d
CY_SFLASH_HIB_KEY_DELAY_PTR	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	94;"	d
CY_SFLASH_HIB_KEY_DELAY_PTR	.\Design02.cydsn\codegentemp\cyPm.h	94;"	d
CY_SFLASH_HIB_KEY_DELAY_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.h	93;"	d
CY_SFLASH_HIB_KEY_DELAY_REG	.\Design02.cydsn\codegentemp\cyPm.h	93;"	d
CY_SFLASH_IMO_ABS0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	525;"	d
CY_SFLASH_IMO_ABS0_PTR	.\Design02.cydsn\codegentemp\CyLib.h	525;"	d
CY_SFLASH_IMO_ABS0_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	524;"	d
CY_SFLASH_IMO_ABS0_REG	.\Design02.cydsn\codegentemp\CyLib.h	524;"	d
CY_SFLASH_IMO_ABS1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	534;"	d
CY_SFLASH_IMO_ABS1_PTR	.\Design02.cydsn\codegentemp\CyLib.h	534;"	d
CY_SFLASH_IMO_ABS1_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	533;"	d
CY_SFLASH_IMO_ABS1_REG	.\Design02.cydsn\codegentemp\CyLib.h	533;"	d
CY_SFLASH_IMO_ABS2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	543;"	d
CY_SFLASH_IMO_ABS2_PTR	.\Design02.cydsn\codegentemp\CyLib.h	543;"	d
CY_SFLASH_IMO_ABS2_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	542;"	d
CY_SFLASH_IMO_ABS2_REG	.\Design02.cydsn\codegentemp\CyLib.h	542;"	d
CY_SFLASH_IMO_ABS3_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	552;"	d
CY_SFLASH_IMO_ABS3_PTR	.\Design02.cydsn\codegentemp\CyLib.h	552;"	d
CY_SFLASH_IMO_ABS3_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	551;"	d
CY_SFLASH_IMO_ABS3_REG	.\Design02.cydsn\codegentemp\CyLib.h	551;"	d
CY_SFLASH_IMO_ABS4_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	558;"	d
CY_SFLASH_IMO_ABS4_PTR	.\Design02.cydsn\codegentemp\CyLib.h	558;"	d
CY_SFLASH_IMO_ABS4_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	557;"	d
CY_SFLASH_IMO_ABS4_REG	.\Design02.cydsn\codegentemp\CyLib.h	557;"	d
CY_SFLASH_IMO_MAXF0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	522;"	d
CY_SFLASH_IMO_MAXF0_PTR	.\Design02.cydsn\codegentemp\CyLib.h	522;"	d
CY_SFLASH_IMO_MAXF0_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	521;"	d
CY_SFLASH_IMO_MAXF0_REG	.\Design02.cydsn\codegentemp\CyLib.h	521;"	d
CY_SFLASH_IMO_MAXF1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	531;"	d
CY_SFLASH_IMO_MAXF1_PTR	.\Design02.cydsn\codegentemp\CyLib.h	531;"	d
CY_SFLASH_IMO_MAXF1_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	530;"	d
CY_SFLASH_IMO_MAXF1_REG	.\Design02.cydsn\codegentemp\CyLib.h	530;"	d
CY_SFLASH_IMO_MAXF2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	540;"	d
CY_SFLASH_IMO_MAXF2_PTR	.\Design02.cydsn\codegentemp\CyLib.h	540;"	d
CY_SFLASH_IMO_MAXF2_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	539;"	d
CY_SFLASH_IMO_MAXF2_REG	.\Design02.cydsn\codegentemp\CyLib.h	539;"	d
CY_SFLASH_IMO_MAXF3_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	549;"	d
CY_SFLASH_IMO_MAXF3_PTR	.\Design02.cydsn\codegentemp\CyLib.h	549;"	d
CY_SFLASH_IMO_MAXF3_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	548;"	d
CY_SFLASH_IMO_MAXF3_REG	.\Design02.cydsn\codegentemp\CyLib.h	548;"	d
CY_SFLASH_IMO_TCTRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	575;"	d
CY_SFLASH_IMO_TCTRIM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	575;"	d
CY_SFLASH_IMO_TCTRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	574;"	d
CY_SFLASH_IMO_TCTRIM_REG	.\Design02.cydsn\codegentemp\CyLib.h	574;"	d
CY_SFLASH_IMO_TMPCO0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	528;"	d
CY_SFLASH_IMO_TMPCO0_PTR	.\Design02.cydsn\codegentemp\CyLib.h	528;"	d
CY_SFLASH_IMO_TMPCO0_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	527;"	d
CY_SFLASH_IMO_TMPCO0_REG	.\Design02.cydsn\codegentemp\CyLib.h	527;"	d
CY_SFLASH_IMO_TMPCO1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	537;"	d
CY_SFLASH_IMO_TMPCO1_PTR	.\Design02.cydsn\codegentemp\CyLib.h	537;"	d
CY_SFLASH_IMO_TMPCO1_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	536;"	d
CY_SFLASH_IMO_TMPCO1_REG	.\Design02.cydsn\codegentemp\CyLib.h	536;"	d
CY_SFLASH_IMO_TMPCO2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	546;"	d
CY_SFLASH_IMO_TMPCO2_PTR	.\Design02.cydsn\codegentemp\CyLib.h	546;"	d
CY_SFLASH_IMO_TMPCO2_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	545;"	d
CY_SFLASH_IMO_TMPCO2_REG	.\Design02.cydsn\codegentemp\CyLib.h	545;"	d
CY_SFLASH_IMO_TMPCO3_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	555;"	d
CY_SFLASH_IMO_TMPCO3_PTR	.\Design02.cydsn\codegentemp\CyLib.h	555;"	d
CY_SFLASH_IMO_TMPCO3_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	554;"	d
CY_SFLASH_IMO_TMPCO3_REG	.\Design02.cydsn\codegentemp\CyLib.h	554;"	d
CY_SFLASH_IMO_TMPCO4_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	561;"	d
CY_SFLASH_IMO_TMPCO4_PTR	.\Design02.cydsn\codegentemp\CyLib.h	561;"	d
CY_SFLASH_IMO_TMPCO4_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	560;"	d
CY_SFLASH_IMO_TMPCO4_REG	.\Design02.cydsn\codegentemp\CyLib.h	560;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	515;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	518;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	578;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	515;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	518;"	d
CY_SFLASH_IMO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	578;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	514;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	517;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	577;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLib.h	514;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLib.h	517;"	d
CY_SFLASH_IMO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLib.h	577;"	d
CY_SYS_CLK_ECO_DIV1	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	283;"	d
CY_SYS_CLK_ECO_DIV1	.\Design02.cydsn\codegentemp\CyLib.h	283;"	d
CY_SYS_CLK_ECO_DIV2	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	284;"	d
CY_SYS_CLK_ECO_DIV2	.\Design02.cydsn\codegentemp\CyLib.h	284;"	d
CY_SYS_CLK_ECO_DIV4	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	285;"	d
CY_SYS_CLK_ECO_DIV4	.\Design02.cydsn\codegentemp\CyLib.h	285;"	d
CY_SYS_CLK_ECO_DIV8	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	286;"	d
CY_SYS_CLK_ECO_DIV8	.\Design02.cydsn\codegentemp\CyLib.h	286;"	d
CY_SYS_CLK_HFCLK_DIV_2	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	239;"	d
CY_SYS_CLK_HFCLK_DIV_2	.\Design02.cydsn\codegentemp\CyLib.h	239;"	d
CY_SYS_CLK_HFCLK_DIV_4	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	240;"	d
CY_SYS_CLK_HFCLK_DIV_4	.\Design02.cydsn\codegentemp\CyLib.h	240;"	d
CY_SYS_CLK_HFCLK_DIV_8	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	241;"	d
CY_SYS_CLK_HFCLK_DIV_8	.\Design02.cydsn\codegentemp\CyLib.h	241;"	d
CY_SYS_CLK_HFCLK_DIV_NODIV	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	238;"	d
CY_SYS_CLK_HFCLK_DIV_NODIV	.\Design02.cydsn\codegentemp\CyLib.h	238;"	d
CY_SYS_CLK_HFCLK_ECO	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	167;"	d
CY_SYS_CLK_HFCLK_ECO	.\Design02.cydsn\codegentemp\CyLib.h	167;"	d
CY_SYS_CLK_HFCLK_EXTCLK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	165;"	d
CY_SYS_CLK_HFCLK_EXTCLK	.\Design02.cydsn\codegentemp\CyLib.h	165;"	d
CY_SYS_CLK_HFCLK_IMO	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	164;"	d
CY_SYS_CLK_HFCLK_IMO	.\Design02.cydsn\codegentemp\CyLib.h	164;"	d
CY_SYS_CLK_ILO_CONFIG_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	106;"	d
CY_SYS_CLK_ILO_CONFIG_ENABLE	.\Design02.cydsn\codegentemp\CyLFClk.h	106;"	d
CY_SYS_CLK_ILO_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	252;"	d
CY_SYS_CLK_ILO_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	252;"	d
CY_SYS_CLK_ILO_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	251;"	d
CY_SYS_CLK_ILO_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	251;"	d
CY_SYS_CLK_ILO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	256;"	d
CY_SYS_CLK_ILO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	256;"	d
CY_SYS_CLK_ILO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	255;"	d
CY_SYS_CLK_ILO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	255;"	d
CY_SYS_CLK_IMO_BOUNDARY_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	201;"	d
CY_SYS_CLK_IMO_BOUNDARY_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	201;"	d
CY_SYS_CLK_IMO_BOUNDARY_FREQ_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	202;"	d
CY_SYS_CLK_IMO_BOUNDARY_FREQ_TRIM2	.\Design02.cydsn\codegentemp\CyLib.h	202;"	d
CY_SYS_CLK_IMO_CONFIG_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	232;"	d
CY_SYS_CLK_IMO_CONFIG_ENABLE	.\Design02.cydsn\codegentemp\CyLib.h	232;"	d
CY_SYS_CLK_IMO_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	504;"	d
CY_SYS_CLK_IMO_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLib.h	504;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_OSC	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	255;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_OSC	.\Design02.cydsn\codegentemp\CyLib.h	255;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	253;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_IMO	.\Design02.cydsn\codegentemp\CyLib.h	253;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	252;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_MASK	.\Design02.cydsn\codegentemp\CyLib.h	252;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	251;"	d
CY_SYS_CLK_IMO_CONFIG_PUMP_SEL_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	251;"	d
CY_SYS_CLK_IMO_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	503;"	d
CY_SYS_CLK_IMO_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLib.h	503;"	d
CY_SYS_CLK_IMO_FREQ_BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	208;"	d
CY_SYS_CLK_IMO_FREQ_BITS_MASK	.\Design02.cydsn\codegentemp\CyLib.h	208;"	d
CY_SYS_CLK_IMO_FREQ_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	209;"	d
CY_SYS_CLK_IMO_FREQ_CLEAR	.\Design02.cydsn\codegentemp\CyLib.h	209;"	d
CY_SYS_CLK_IMO_FREQ_TABLE_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	207;"	d
CY_SYS_CLK_IMO_FREQ_TABLE_OFFSET	.\Design02.cydsn\codegentemp\CyLib.h	207;"	d
CY_SYS_CLK_IMO_FREQ_TABLE_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	206;"	d
CY_SYS_CLK_IMO_FREQ_TABLE_SIZE	.\Design02.cydsn\codegentemp\CyLib.h	206;"	d
CY_SYS_CLK_IMO_FREQ_TIMEOUT_CYCLES	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	204;"	d
CY_SYS_CLK_IMO_FREQ_TIMEOUT_CYCLES	.\Design02.cydsn\codegentemp\CyLib.h	204;"	d
CY_SYS_CLK_IMO_MAX_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	195;"	d
CY_SYS_CLK_IMO_MAX_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	214;"	d
CY_SYS_CLK_IMO_MAX_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	195;"	d
CY_SYS_CLK_IMO_MAX_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	214;"	d
CY_SYS_CLK_IMO_MIN_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	196;"	d
CY_SYS_CLK_IMO_MIN_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	213;"	d
CY_SYS_CLK_IMO_MIN_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	196;"	d
CY_SYS_CLK_IMO_MIN_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	213;"	d
CY_SYS_CLK_IMO_SELECT_24MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	220;"	d
CY_SYS_CLK_IMO_SELECT_24MHZ	.\Design02.cydsn\codegentemp\CyLib.h	220;"	d
CY_SYS_CLK_IMO_SELECT_FREQ_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	219;"	d
CY_SYS_CLK_IMO_SELECT_FREQ_MASK	.\Design02.cydsn\codegentemp\CyLib.h	219;"	d
CY_SYS_CLK_IMO_SELECT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	572;"	d
CY_SYS_CLK_IMO_SELECT_PTR	.\Design02.cydsn\codegentemp\CyLib.h	572;"	d
CY_SYS_CLK_IMO_SELECT_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	571;"	d
CY_SYS_CLK_IMO_SELECT_REG	.\Design02.cydsn\codegentemp\CyLib.h	571;"	d
CY_SYS_CLK_IMO_STEP_SIZE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	215;"	d
CY_SYS_CLK_IMO_STEP_SIZE_MASK	.\Design02.cydsn\codegentemp\CyLib.h	215;"	d
CY_SYS_CLK_IMO_TEMP_FREQ_MHZ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	198;"	d
CY_SYS_CLK_IMO_TEMP_FREQ_MHZ	.\Design02.cydsn\codegentemp\CyLib.h	198;"	d
CY_SYS_CLK_IMO_TEMP_FREQ_TRIM2	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	199;"	d
CY_SYS_CLK_IMO_TEMP_FREQ_TRIM2	.\Design02.cydsn\codegentemp\CyLib.h	199;"	d
CY_SYS_CLK_IMO_TRIM1_OFFSET_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	216;"	d
CY_SYS_CLK_IMO_TRIM1_OFFSET_MASK	.\Design02.cydsn\codegentemp\CyLib.h	216;"	d
CY_SYS_CLK_IMO_TRIM1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	492;"	d
CY_SYS_CLK_IMO_TRIM1_PTR	.\Design02.cydsn\codegentemp\CyLib.h	492;"	d
CY_SYS_CLK_IMO_TRIM1_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	491;"	d
CY_SYS_CLK_IMO_TRIM1_REG	.\Design02.cydsn\codegentemp\CyLib.h	491;"	d
CY_SYS_CLK_IMO_TRIM2_FSOFFSET_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	217;"	d
CY_SYS_CLK_IMO_TRIM2_FSOFFSET_MASK	.\Design02.cydsn\codegentemp\CyLib.h	217;"	d
CY_SYS_CLK_IMO_TRIM2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	495;"	d
CY_SYS_CLK_IMO_TRIM2_PTR	.\Design02.cydsn\codegentemp\CyLib.h	495;"	d
CY_SYS_CLK_IMO_TRIM2_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	494;"	d
CY_SYS_CLK_IMO_TRIM2_REG	.\Design02.cydsn\codegentemp\CyLib.h	494;"	d
CY_SYS_CLK_IMO_TRIM3_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	498;"	d
CY_SYS_CLK_IMO_TRIM3_PTR	.\Design02.cydsn\codegentemp\CyLib.h	498;"	d
CY_SYS_CLK_IMO_TRIM3_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	497;"	d
CY_SYS_CLK_IMO_TRIM3_REG	.\Design02.cydsn\codegentemp\CyLib.h	497;"	d
CY_SYS_CLK_IMO_TRIM3_VALUES_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	218;"	d
CY_SYS_CLK_IMO_TRIM3_VALUES_MASK	.\Design02.cydsn\codegentemp\CyLib.h	218;"	d
CY_SYS_CLK_IMO_TRIM4_GAIN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	211;"	d
CY_SYS_CLK_IMO_TRIM4_GAIN	.\Design02.cydsn\codegentemp\CyLib.h	211;"	d
CY_SYS_CLK_IMO_TRIM4_GAIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	210;"	d
CY_SYS_CLK_IMO_TRIM4_GAIN_MASK	.\Design02.cydsn\codegentemp\CyLib.h	210;"	d
CY_SYS_CLK_IMO_TRIM4_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	501;"	d
CY_SYS_CLK_IMO_TRIM4_PTR	.\Design02.cydsn\codegentemp\CyLib.h	501;"	d
CY_SYS_CLK_IMO_TRIM4_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	500;"	d
CY_SYS_CLK_IMO_TRIM4_REG	.\Design02.cydsn\codegentemp\CyLib.h	500;"	d
CY_SYS_CLK_IMO_TRIM_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	222;"	d
CY_SYS_CLK_IMO_TRIM_DELAY_US	.\Design02.cydsn\codegentemp\CyLib.h	222;"	d
CY_SYS_CLK_IMO_TRIM_TIMEOUT_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	205;"	d
CY_SYS_CLK_IMO_TRIM_TIMEOUT_US	.\Design02.cydsn\codegentemp\CyLib.h	205;"	d
CY_SYS_CLK_LFCLK_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	118;"	d
CY_SYS_CLK_LFCLK_SEL_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	118;"	d
CY_SYS_CLK_LFCLK_SRC_ILO	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	111;"	d
CY_SYS_CLK_LFCLK_SRC_ILO	.\Design02.cydsn\codegentemp\CyLFClk.h	111;"	d
CY_SYS_CLK_LFCLK_SRC_WCO	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	112;"	d
CY_SYS_CLK_LFCLK_SRC_WCO	.\Design02.cydsn\codegentemp\CyLFClk.h	112;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	151;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	159;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_MASK	.\Design02.cydsn\codegentemp\CyLib.h	151;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_MASK	.\Design02.cydsn\codegentemp\CyLib.h	159;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	154;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	156;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	160;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\codegentemp\CyLib.h	154;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\codegentemp\CyLib.h	156;"	d
CY_SYS_CLK_SELECT_DIRECT_SEL_PARAM_MASK	.\Design02.cydsn\codegentemp\CyLib.h	160;"	d
CY_SYS_CLK_SELECT_HFCLK_DIV_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	245;"	d
CY_SYS_CLK_SELECT_HFCLK_DIV_MASK	.\Design02.cydsn\codegentemp\CyLib.h	245;"	d
CY_SYS_CLK_SELECT_HFCLK_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	244;"	d
CY_SYS_CLK_SELECT_HFCLK_DIV_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	244;"	d
CY_SYS_CLK_SELECT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	508;"	d
CY_SYS_CLK_SELECT_PTR	.\Design02.cydsn\codegentemp\CyLib.h	508;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_IMO	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	259;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_IMO	.\Design02.cydsn\codegentemp\CyLib.h	259;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	258;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_MASK	.\Design02.cydsn\codegentemp\CyLib.h	258;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	257;"	d
CY_SYS_CLK_SELECT_PUMP_SEL_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	257;"	d
CY_SYS_CLK_SELECT_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	507;"	d
CY_SYS_CLK_SELECT_REG	.\Design02.cydsn\codegentemp\CyLib.h	507;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	186;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	189;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_MASK	.\Design02.cydsn\codegentemp\CyLib.h	186;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_MASK	.\Design02.cydsn\codegentemp\CyLib.h	189;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	185;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	188;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	185;"	d
CY_SYS_CLK_SELECT_SYSCLK_DIV_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	188;"	d
CY_SYS_CLK_SYSCLK_DIV1	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	171;"	d
CY_SYS_CLK_SYSCLK_DIV1	.\Design02.cydsn\codegentemp\CyLib.h	171;"	d
CY_SYS_CLK_SYSCLK_DIV128	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	179;"	d
CY_SYS_CLK_SYSCLK_DIV128	.\Design02.cydsn\codegentemp\CyLib.h	179;"	d
CY_SYS_CLK_SYSCLK_DIV16	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	176;"	d
CY_SYS_CLK_SYSCLK_DIV16	.\Design02.cydsn\codegentemp\CyLib.h	176;"	d
CY_SYS_CLK_SYSCLK_DIV2	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	172;"	d
CY_SYS_CLK_SYSCLK_DIV2	.\Design02.cydsn\codegentemp\CyLib.h	172;"	d
CY_SYS_CLK_SYSCLK_DIV32	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	177;"	d
CY_SYS_CLK_SYSCLK_DIV32	.\Design02.cydsn\codegentemp\CyLib.h	177;"	d
CY_SYS_CLK_SYSCLK_DIV4	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	173;"	d
CY_SYS_CLK_SYSCLK_DIV4	.\Design02.cydsn\codegentemp\CyLib.h	173;"	d
CY_SYS_CLK_SYSCLK_DIV64	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	178;"	d
CY_SYS_CLK_SYSCLK_DIV64	.\Design02.cydsn\codegentemp\CyLib.h	178;"	d
CY_SYS_CLK_SYSCLK_DIV8	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	174;"	d
CY_SYS_CLK_SYSCLK_DIV8	.\Design02.cydsn\codegentemp\CyLib.h	174;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	297;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_ENABLE	.\Design02.cydsn\codegentemp\CyLib.h	297;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	309;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN	.\Design02.cydsn\codegentemp\CyLib.h	309;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	306;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN_MASK	.\Design02.cydsn\codegentemp\CyLib.h	306;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	303;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_IGAIN_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	303;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	310;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN	.\Design02.cydsn\codegentemp\CyLib.h	310;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	307;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN_MASK	.\Design02.cydsn\codegentemp\CyLib.h	307;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	304;"	d
CY_SYS_CLK_WCO_CONFIG_DPLL_LF_PGAIN_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	304;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_AUTO	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	124;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_AUTO	.\Design02.cydsn\codegentemp\CyLFClk.h	124;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_EN	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	123;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_EN	.\Design02.cydsn\codegentemp\CyLFClk.h	123;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	125;"	d
CY_SYS_CLK_WCO_CONFIG_LPM_ENABLE	.\Design02.cydsn\codegentemp\CyLFClk.h	125;"	d
CY_SYS_CLK_WCO_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	268;"	d
CY_SYS_CLK_WCO_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	280;"	d
CY_SYS_CLK_WCO_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	268;"	d
CY_SYS_CLK_WCO_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	280;"	d
CY_SYS_CLK_WCO_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	267;"	d
CY_SYS_CLK_WCO_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	279;"	d
CY_SYS_CLK_WCO_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	267;"	d
CY_SYS_CLK_WCO_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	279;"	d
CY_SYS_CLK_WCO_DPLL_MULT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	301;"	d
CY_SYS_CLK_WCO_DPLL_MULT_MASK	.\Design02.cydsn\codegentemp\CyLib.h	301;"	d
CY_SYS_CLK_WCO_DPLL_MULT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	300;"	d
CY_SYS_CLK_WCO_DPLL_MULT_VALUE	.\Design02.cydsn\codegentemp\CyLib.h	300;"	d
CY_SYS_CLK_WCO_DPLL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	614;"	d
CY_SYS_CLK_WCO_DPLL_PTR	.\Design02.cydsn\codegentemp\CyLib.h	614;"	d
CY_SYS_CLK_WCO_DPLL_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	613;"	d
CY_SYS_CLK_WCO_DPLL_REG	.\Design02.cydsn\codegentemp\CyLib.h	613;"	d
CY_SYS_CLK_WCO_HPM	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	245;"	d
CY_SYS_CLK_WCO_HPM	.\Design02.cydsn\codegentemp\CyLFClk.h	245;"	d
CY_SYS_CLK_WCO_LPM	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	247;"	d
CY_SYS_CLK_WCO_LPM	.\Design02.cydsn\codegentemp\CyLFClk.h	247;"	d
CY_SYS_CLK_WCO_STATUS_OUT_BLNK_A	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	128;"	d
CY_SYS_CLK_WCO_STATUS_OUT_BLNK_A	.\Design02.cydsn\codegentemp\CyLFClk.h	128;"	d
CY_SYS_CLK_WCO_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	264;"	d
CY_SYS_CLK_WCO_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	276;"	d
CY_SYS_CLK_WCO_STATUS_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	264;"	d
CY_SYS_CLK_WCO_STATUS_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	276;"	d
CY_SYS_CLK_WCO_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	263;"	d
CY_SYS_CLK_WCO_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	275;"	d
CY_SYS_CLK_WCO_STATUS_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	263;"	d
CY_SYS_CLK_WCO_STATUS_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	275;"	d
CY_SYS_CLK_WCO_TRIM_GM_HPM	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	145;"	d
CY_SYS_CLK_WCO_TRIM_GM_HPM	.\Design02.cydsn\codegentemp\CyLFClk.h	145;"	d
CY_SYS_CLK_WCO_TRIM_GM_LPM	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	146;"	d
CY_SYS_CLK_WCO_TRIM_GM_LPM	.\Design02.cydsn\codegentemp\CyLFClk.h	146;"	d
CY_SYS_CLK_WCO_TRIM_GM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	143;"	d
CY_SYS_CLK_WCO_TRIM_GM_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	143;"	d
CY_SYS_CLK_WCO_TRIM_GM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	144;"	d
CY_SYS_CLK_WCO_TRIM_GM_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	144;"	d
CY_SYS_CLK_WCO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	272;"	d
CY_SYS_CLK_WCO_TRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	284;"	d
CY_SYS_CLK_WCO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	272;"	d
CY_SYS_CLK_WCO_TRIM_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	284;"	d
CY_SYS_CLK_WCO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	271;"	d
CY_SYS_CLK_WCO_TRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	283;"	d
CY_SYS_CLK_WCO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	271;"	d
CY_SYS_CLK_WCO_TRIM_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	283;"	d
CY_SYS_CLK_WCO_TRIM_XGM_0NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	141;"	d
CY_SYS_CLK_WCO_TRIM_XGM_0NA	.\Design02.cydsn\codegentemp\CyLFClk.h	141;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1120NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	139;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1120NA	.\Design02.cydsn\codegentemp\CyLFClk.h	139;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1500NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	137;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1500NA	.\Design02.cydsn\codegentemp\CyLFClk.h	137;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1870NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	138;"	d
CY_SYS_CLK_WCO_TRIM_XGM_1870NA	.\Design02.cydsn\codegentemp\CyLFClk.h	138;"	d
CY_SYS_CLK_WCO_TRIM_XGM_2250NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	136;"	d
CY_SYS_CLK_WCO_TRIM_XGM_2250NA	.\Design02.cydsn\codegentemp\CyLFClk.h	136;"	d
CY_SYS_CLK_WCO_TRIM_XGM_2620NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	135;"	d
CY_SYS_CLK_WCO_TRIM_XGM_2620NA	.\Design02.cydsn\codegentemp\CyLFClk.h	135;"	d
CY_SYS_CLK_WCO_TRIM_XGM_3370NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	134;"	d
CY_SYS_CLK_WCO_TRIM_XGM_3370NA	.\Design02.cydsn\codegentemp\CyLFClk.h	134;"	d
CY_SYS_CLK_WCO_TRIM_XGM_750NA	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	140;"	d
CY_SYS_CLK_WCO_TRIM_XGM_750NA	.\Design02.cydsn\codegentemp\CyLFClk.h	140;"	d
CY_SYS_CLK_WCO_TRIM_XGM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	131;"	d
CY_SYS_CLK_WCO_TRIM_XGM_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	131;"	d
CY_SYS_CLK_WCO_TRIM_XGM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	132;"	d
CY_SYS_CLK_WCO_TRIM_XGM_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	132;"	d
CY_SYS_CLK_XTAL_CLK_DIV_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	606;"	d
CY_SYS_CLK_XTAL_CLK_DIV_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLib.h	606;"	d
CY_SYS_CLK_XTAL_CLK_DIV_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	605;"	d
CY_SYS_CLK_XTAL_CLK_DIV_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLib.h	605;"	d
CY_SYS_CLK_XTAL_CLK_DIV_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	289;"	d
CY_SYS_CLK_XTAL_CLK_DIV_MASK	.\Design02.cydsn\codegentemp\CyLib.h	289;"	d
CY_SYS_CM0_AIRCR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	622;"	d
CY_SYS_CM0_AIRCR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	622;"	d
CY_SYS_CM0_AIRCR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	621;"	d
CY_SYS_CM0_AIRCR_REG	.\Design02.cydsn\codegentemp\CyLib.h	621;"	d
CY_SYS_CM0_AIRCR_SYSRESETREQ	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	338;"	d
CY_SYS_CM0_AIRCR_SYSRESETREQ	.\Design02.cydsn\codegentemp\CyLib.h	338;"	d
CY_SYS_CM0_AIRCR_SYSRESETREQ_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	337;"	d
CY_SYS_CM0_AIRCR_SYSRESETREQ_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	337;"	d
CY_SYS_CM0_AIRCR_VECTKEY	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	333;"	d
CY_SYS_CM0_AIRCR_VECTKEY	.\Design02.cydsn\codegentemp\CyLib.h	333;"	d
CY_SYS_CM0_AIRCR_VECTKEY_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	334;"	d
CY_SYS_CM0_AIRCR_VECTKEY_MASK	.\Design02.cydsn\codegentemp\CyLib.h	334;"	d
CY_SYS_CM0_AIRCR_VECTKEY_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	332;"	d
CY_SYS_CM0_AIRCR_VECTKEY_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	332;"	d
CY_SYS_FLASH_CLOCK_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	/^} CY_SYS_FLASH_CLOCK_BACKUP_STRUCT;$/;"	t	typeref:struct:cySysFlashClockBackupStruct
CY_SYS_FLASH_CLOCK_BACKUP_STRUCT	.\Design02.cydsn\codegentemp\CyFlash.h	/^} CY_SYS_FLASH_CLOCK_BACKUP_STRUCT;$/;"	t	typeref:struct:cySysFlashClockBackupStruct
CY_SYS_FLASH_INVALID_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	47;"	d
CY_SYS_FLASH_INVALID_ADDR	.\Design02.cydsn\codegentemp\CyFlash.h	47;"	d
CY_SYS_FLASH_PROTECTED	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	48;"	d
CY_SYS_FLASH_PROTECTED	.\Design02.cydsn\codegentemp\CyFlash.h	48;"	d
CY_SYS_FLASH_SUCCESS	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	46;"	d
CY_SYS_FLASH_SUCCESS	.\Design02.cydsn\codegentemp\CyFlash.h	46;"	d
CY_SYS_LVD_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	472;"	d
CY_SYS_LVD_INT	.\Design02.cydsn\codegentemp\CyLib.h	472;"	d
CY_SYS_PINS_CLEAR_PIN	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	228;"	d
CY_SYS_PINS_CLEAR_PIN	.\Design02.cydsn\codegentemp\cypins.h	228;"	d
CY_SYS_PINS_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	41;"	d
CY_SYS_PINS_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\cypins.h	41;"	d
CY_SYS_PINS_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	42;"	d
CY_SYS_PINS_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\cypins.h	42;"	d
CY_SYS_PINS_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	46;"	d
CY_SYS_PINS_DM_OD_HI	.\Design02.cydsn\codegentemp\cypins.h	46;"	d
CY_SYS_PINS_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	45;"	d
CY_SYS_PINS_DM_OD_LO	.\Design02.cydsn\codegentemp\cypins.h	45;"	d
CY_SYS_PINS_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	44;"	d
CY_SYS_PINS_DM_RES_DWN	.\Design02.cydsn\codegentemp\cypins.h	44;"	d
CY_SYS_PINS_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	43;"	d
CY_SYS_PINS_DM_RES_UP	.\Design02.cydsn\codegentemp\cypins.h	43;"	d
CY_SYS_PINS_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	48;"	d
CY_SYS_PINS_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\cypins.h	48;"	d
CY_SYS_PINS_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	47;"	d
CY_SYS_PINS_DM_STRONG	.\Design02.cydsn\codegentemp\cypins.h	47;"	d
CY_SYS_PINS_PC_DATAOUT	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	31;"	d
CY_SYS_PINS_PC_DATAOUT	.\Design02.cydsn\codegentemp\cypins.h	31;"	d
CY_SYS_PINS_PC_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	32;"	d
CY_SYS_PINS_PC_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\cypins.h	32;"	d
CY_SYS_PINS_PC_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	33;"	d
CY_SYS_PINS_PC_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\cypins.h	33;"	d
CY_SYS_PINS_READ_DRIVE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	304;"	d
CY_SYS_PINS_READ_DRIVE_MODE	.\Design02.cydsn\codegentemp\cypins.h	304;"	d
CY_SYS_PINS_READ_PIN	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	167;"	d
CY_SYS_PINS_READ_PIN	.\Design02.cydsn\codegentemp\cypins.h	167;"	d
CY_SYS_PINS_SET_DRIVE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	269;"	d
CY_SYS_PINS_SET_DRIVE_MODE	.\Design02.cydsn\codegentemp\cypins.h	269;"	d
CY_SYS_PINS_SET_PIN	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	199;"	d
CY_SYS_PINS_SET_PIN	.\Design02.cydsn\codegentemp\cypins.h	199;"	d
CY_SYS_RESET_PROTFAULT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	325;"	d
CY_SYS_RESET_PROTFAULT	.\Design02.cydsn\codegentemp\CyLib.h	325;"	d
CY_SYS_RESET_PROTFAULT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	321;"	d
CY_SYS_RESET_PROTFAULT_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	321;"	d
CY_SYS_RESET_SW	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	326;"	d
CY_SYS_RESET_SW	.\Design02.cydsn\codegentemp\CyLib.h	326;"	d
CY_SYS_RESET_SW_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	322;"	d
CY_SYS_RESET_SW_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	322;"	d
CY_SYS_RESET_WDT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	324;"	d
CY_SYS_RESET_WDT	.\Design02.cydsn\codegentemp\CyLib.h	324;"	d
CY_SYS_RESET_WDT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	320;"	d
CY_SYS_RESET_WDT_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	320;"	d
CY_SYS_RES_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	626;"	d
CY_SYS_RES_CAUSE_PTR	.\Design02.cydsn\codegentemp\CyLib.h	626;"	d
CY_SYS_RES_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	625;"	d
CY_SYS_RES_CAUSE_REG	.\Design02.cydsn\codegentemp\CyLib.h	625;"	d
CY_SYS_SRSS_INTR_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	322;"	d
CY_SYS_SRSS_INTR_MASK_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	322;"	d
CY_SYS_SRSS_INTR_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	321;"	d
CY_SYS_SRSS_INTR_MASK_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	321;"	d
CY_SYS_SRSS_INTR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	319;"	d
CY_SYS_SRSS_INTR_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	319;"	d
CY_SYS_SRSS_INTR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	318;"	d
CY_SYS_SRSS_INTR_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	318;"	d
CY_SYS_SYST_CALIB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	683;"	d
CY_SYS_SYST_CALIB_PTR	.\Design02.cydsn\codegentemp\CyLib.h	683;"	d
CY_SYS_SYST_CALIB_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	682;"	d
CY_SYS_SYST_CALIB_REG	.\Design02.cydsn\codegentemp\CyLib.h	682;"	d
CY_SYS_SYST_CSR_CLK_SOURCE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	373;"	d
CY_SYS_SYST_CSR_CLK_SOURCE_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	373;"	d
CY_SYS_SYST_CSR_CLK_SRC_LFCLK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	376;"	d
CY_SYS_SYST_CSR_CLK_SRC_LFCLK	.\Design02.cydsn\codegentemp\CyLib.h	376;"	d
CY_SYS_SYST_CSR_CLK_SRC_SYSCLK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	375;"	d
CY_SYS_SYST_CSR_CLK_SRC_SYSCLK	.\Design02.cydsn\codegentemp\CyLib.h	375;"	d
CY_SYS_SYST_CSR_COUNTFLAG_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	374;"	d
CY_SYS_SYST_CSR_COUNTFLAG_SHIFT	.\Design02.cydsn\codegentemp\CyLib.h	374;"	d
CY_SYS_SYST_CSR_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	371;"	d
CY_SYS_SYST_CSR_ENABLE	.\Design02.cydsn\codegentemp\CyLib.h	371;"	d
CY_SYS_SYST_CSR_ENABLE_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	372;"	d
CY_SYS_SYST_CSR_ENABLE_INT	.\Design02.cydsn\codegentemp\CyLib.h	372;"	d
CY_SYS_SYST_CSR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	674;"	d
CY_SYS_SYST_CSR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	674;"	d
CY_SYS_SYST_CSR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	673;"	d
CY_SYS_SYST_CSR_REG	.\Design02.cydsn\codegentemp\CyLib.h	673;"	d
CY_SYS_SYST_CVR_CNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	378;"	d
CY_SYS_SYST_CVR_CNT_MASK	.\Design02.cydsn\codegentemp\CyLib.h	378;"	d
CY_SYS_SYST_CVR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	680;"	d
CY_SYS_SYST_CVR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	680;"	d
CY_SYS_SYST_CVR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	679;"	d
CY_SYS_SYST_CVR_REG	.\Design02.cydsn\codegentemp\CyLib.h	679;"	d
CY_SYS_SYST_NUM_OF_CALLBACKS	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	379;"	d
CY_SYS_SYST_NUM_OF_CALLBACKS	.\Design02.cydsn\codegentemp\CyLib.h	379;"	d
CY_SYS_SYST_RVR_CNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	377;"	d
CY_SYS_SYST_RVR_CNT_MASK	.\Design02.cydsn\codegentemp\CyLib.h	377;"	d
CY_SYS_SYST_RVR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	677;"	d
CY_SYS_SYST_RVR_PTR	.\Design02.cydsn\codegentemp\CyLib.h	677;"	d
CY_SYS_SYST_RVR_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	676;"	d
CY_SYS_SYST_RVR_REG	.\Design02.cydsn\codegentemp\CyLib.h	676;"	d
CY_SYS_TIMER_INTERRUPT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^    CY_SYS_TIMER_INTERRUPT = 1u$/;"	e	enum:__anon238
CY_SYS_TIMER_INTERRUPT	.\Design02.cydsn\codegentemp\CyLFClk.h	/^    CY_SYS_TIMER_INTERRUPT = 1u$/;"	e	enum:__anon116
CY_SYS_TIMER_WAIT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^    CY_SYS_TIMER_WAIT = 0u,$/;"	e	enum:__anon238
CY_SYS_TIMER_WAIT	.\Design02.cydsn\codegentemp\CyLFClk.h	/^    CY_SYS_TIMER_WAIT = 0u,$/;"	e	enum:__anon116
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	206;"	d
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	211;"	d
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	217;"	d
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	206;"	d
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	211;"	d
CY_SYS_WDT_1LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	217;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	207;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	212;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	222;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	207;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	212;"	d
CY_SYS_WDT_3LFCLK_DELAY_US	.\Design02.cydsn\codegentemp\CyLFClk.h	222;"	d
CY_SYS_WDT_CASCADE_01	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	164;"	d
CY_SYS_WDT_CASCADE_01	.\Design02.cydsn\codegentemp\CyLFClk.h	164;"	d
CY_SYS_WDT_CASCADE_12	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	165;"	d
CY_SYS_WDT_CASCADE_12	.\Design02.cydsn\codegentemp\CyLFClk.h	165;"	d
CY_SYS_WDT_CASCADE_NONE	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	163;"	d
CY_SYS_WDT_CASCADE_NONE	.\Design02.cydsn\codegentemp\CyLFClk.h	163;"	d
CY_SYS_WDT_CLK_LOCK_BIT0	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	189;"	d
CY_SYS_WDT_CLK_LOCK_BIT0	.\Design02.cydsn\codegentemp\CyLFClk.h	189;"	d
CY_SYS_WDT_CLK_LOCK_BIT1	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	190;"	d
CY_SYS_WDT_CLK_LOCK_BIT1	.\Design02.cydsn\codegentemp\CyLFClk.h	190;"	d
CY_SYS_WDT_CLK_LOCK_BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	188;"	d
CY_SYS_WDT_CLK_LOCK_BITS_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	188;"	d
CY_SYS_WDT_CNT_MATCH_CLR_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	198;"	d
CY_SYS_WDT_CNT_MATCH_CLR_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	198;"	d
CY_SYS_WDT_CNT_MATCH_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	200;"	d
CY_SYS_WDT_CNT_MATCH_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	200;"	d
CY_SYS_WDT_CNT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	197;"	d
CY_SYS_WDT_CNT_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	197;"	d
CY_SYS_WDT_CNT_STTS_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	199;"	d
CY_SYS_WDT_CNT_STTS_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	199;"	d
CY_SYS_WDT_CONFIG_BITS2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	192;"	d
CY_SYS_WDT_CONFIG_BITS2_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	192;"	d
CY_SYS_WDT_CONFIG_BITS2_POS	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	193;"	d
CY_SYS_WDT_CONFIG_BITS2_POS	.\Design02.cydsn\codegentemp\CyLFClk.h	193;"	d
CY_SYS_WDT_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	304;"	d
CY_SYS_WDT_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	304;"	d
CY_SYS_WDT_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	303;"	d
CY_SYS_WDT_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	303;"	d
CY_SYS_WDT_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	307;"	d
CY_SYS_WDT_CONTROL_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	307;"	d
CY_SYS_WDT_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	306;"	d
CY_SYS_WDT_CONTROL_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	306;"	d
CY_SYS_WDT_COUNTER0	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	178;"	d
CY_SYS_WDT_COUNTER0	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	236;"	d
CY_SYS_WDT_COUNTER0	.\Design02.cydsn\codegentemp\CyLFClk.h	178;"	d
CY_SYS_WDT_COUNTER0	.\Design02.cydsn\codegentemp\CyLFClk.h	236;"	d
CY_SYS_WDT_COUNTER0_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	167;"	d
CY_SYS_WDT_COUNTER0_INT	.\Design02.cydsn\codegentemp\CyLFClk.h	167;"	d
CY_SYS_WDT_COUNTER0_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	159;"	d
CY_SYS_WDT_COUNTER0_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	159;"	d
CY_SYS_WDT_COUNTER0_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	182;"	d
CY_SYS_WDT_COUNTER0_OFFSET	.\Design02.cydsn\codegentemp\CyLFClk.h	182;"	d
CY_SYS_WDT_COUNTER0_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	171;"	d
CY_SYS_WDT_COUNTER0_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	171;"	d
CY_SYS_WDT_COUNTER1	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	179;"	d
CY_SYS_WDT_COUNTER1	.\Design02.cydsn\codegentemp\CyLFClk.h	179;"	d
CY_SYS_WDT_COUNTER1_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	168;"	d
CY_SYS_WDT_COUNTER1_INT	.\Design02.cydsn\codegentemp\CyLFClk.h	168;"	d
CY_SYS_WDT_COUNTER1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	160;"	d
CY_SYS_WDT_COUNTER1_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	160;"	d
CY_SYS_WDT_COUNTER1_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	183;"	d
CY_SYS_WDT_COUNTER1_OFFSET	.\Design02.cydsn\codegentemp\CyLFClk.h	183;"	d
CY_SYS_WDT_COUNTER1_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	172;"	d
CY_SYS_WDT_COUNTER1_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	172;"	d
CY_SYS_WDT_COUNTER2	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	180;"	d
CY_SYS_WDT_COUNTER2	.\Design02.cydsn\codegentemp\CyLFClk.h	180;"	d
CY_SYS_WDT_COUNTER2_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	169;"	d
CY_SYS_WDT_COUNTER2_INT	.\Design02.cydsn\codegentemp\CyLFClk.h	169;"	d
CY_SYS_WDT_COUNTER2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	161;"	d
CY_SYS_WDT_COUNTER2_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	161;"	d
CY_SYS_WDT_COUNTER2_OFFSET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	184;"	d
CY_SYS_WDT_COUNTER2_OFFSET	.\Design02.cydsn\codegentemp\CyLFClk.h	184;"	d
CY_SYS_WDT_COUNTER2_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	173;"	d
CY_SYS_WDT_COUNTER2_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	173;"	d
CY_SYS_WDT_COUNTERS_MAX	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	196;"	d
CY_SYS_WDT_COUNTERS_MAX	.\Design02.cydsn\codegentemp\CyLFClk.h	196;"	d
CY_SYS_WDT_COUNTERS_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	174;"	d
CY_SYS_WDT_COUNTERS_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	174;"	d
CY_SYS_WDT_COUNTER_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	316;"	d
CY_SYS_WDT_COUNTER_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	316;"	d
CY_SYS_WDT_COUNTER_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	315;"	d
CY_SYS_WDT_COUNTER_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	315;"	d
CY_SYS_WDT_CTRHIGH_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	298;"	d
CY_SYS_WDT_CTRHIGH_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	298;"	d
CY_SYS_WDT_CTRHIGH_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	297;"	d
CY_SYS_WDT_CTRHIGH_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	297;"	d
CY_SYS_WDT_CTRLOW_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	295;"	d
CY_SYS_WDT_CTRLOW_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	295;"	d
CY_SYS_WDT_CTRLOW_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	294;"	d
CY_SYS_WDT_CTRLOW_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	294;"	d
CY_SYS_WDT_DISABLE_KEY_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	310;"	d
CY_SYS_WDT_DISABLE_KEY_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	310;"	d
CY_SYS_WDT_DISABLE_KEY_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	309;"	d
CY_SYS_WDT_DISABLE_KEY_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	309;"	d
CY_SYS_WDT_HIGHER_16BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	195;"	d
CY_SYS_WDT_HIGHER_16BITS_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	195;"	d
CY_SYS_WDT_IGNORE_BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	232;"	d
CY_SYS_WDT_IGNORE_BITS_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	232;"	d
CY_SYS_WDT_IGNORE_BITS_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	233;"	d
CY_SYS_WDT_IGNORE_BITS_SHIFT	.\Design02.cydsn\codegentemp\CyLFClk.h	233;"	d
CY_SYS_WDT_KEY	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	230;"	d
CY_SYS_WDT_KEY	.\Design02.cydsn\codegentemp\CyLFClk.h	230;"	d
CY_SYS_WDT_LOWER_16BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	194;"	d
CY_SYS_WDT_LOWER_16BITS_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	194;"	d
CY_SYS_WDT_LOWER_BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	234;"	d
CY_SYS_WDT_LOWER_BIT_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	234;"	d
CY_SYS_WDT_MATCH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	231;"	d
CY_SYS_WDT_MATCH_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	231;"	d
CY_SYS_WDT_MATCH_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	301;"	d
CY_SYS_WDT_MATCH_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	313;"	d
CY_SYS_WDT_MATCH_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	301;"	d
CY_SYS_WDT_MATCH_PTR	.\Design02.cydsn\codegentemp\CyLFClk.h	313;"	d
CY_SYS_WDT_MATCH_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	300;"	d
CY_SYS_WDT_MATCH_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	312;"	d
CY_SYS_WDT_MATCH_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	300;"	d
CY_SYS_WDT_MATCH_REG	.\Design02.cydsn\codegentemp\CyLFClk.h	312;"	d
CY_SYS_WDT_MODE_INT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	155;"	d
CY_SYS_WDT_MODE_INT	.\Design02.cydsn\codegentemp\CyLFClk.h	155;"	d
CY_SYS_WDT_MODE_INT_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	157;"	d
CY_SYS_WDT_MODE_INT_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	157;"	d
CY_SYS_WDT_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	186;"	d
CY_SYS_WDT_MODE_MASK	.\Design02.cydsn\codegentemp\CyLFClk.h	186;"	d
CY_SYS_WDT_MODE_NONE	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	154;"	d
CY_SYS_WDT_MODE_NONE	.\Design02.cydsn\codegentemp\CyLFClk.h	154;"	d
CY_SYS_WDT_MODE_RESET	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	156;"	d
CY_SYS_WDT_MODE_RESET	.\Design02.cydsn\codegentemp\CyLFClk.h	156;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	602;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	602;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	601;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG	.\Design02.cydsn\codegentemp\CyLib.h	601;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X1_ADD_CAP	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	276;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X1_ADD_CAP	.\Design02.cydsn\codegentemp\CyLib.h	276;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	274;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X1_MASK	.\Design02.cydsn\codegentemp\CyLib.h	274;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X2_ADD_CAP	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	277;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X2_ADD_CAP	.\Design02.cydsn\codegentemp\CyLib.h	277;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	275;"	d
CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_X2_MASK	.\Design02.cydsn\codegentemp\CyLib.h	275;"	d
CY_SYS_XTAL_BLERD_BB_XO_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	598;"	d
CY_SYS_XTAL_BLERD_BB_XO_PTR	.\Design02.cydsn\codegentemp\CyLib.h	598;"	d
CY_SYS_XTAL_BLERD_BB_XO_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	597;"	d
CY_SYS_XTAL_BLERD_BB_XO_REG	.\Design02.cydsn\codegentemp\CyLib.h	597;"	d
CY_SYS_XTAL_BLERD_BB_XO_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	280;"	d
CY_SYS_XTAL_BLERD_BB_XO_TRIM	.\Design02.cydsn\codegentemp\CyLib.h	280;"	d
CY_SYS_XTAL_BLERD_DBUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	590;"	d
CY_SYS_XTAL_BLERD_DBUS_PTR	.\Design02.cydsn\codegentemp\CyLib.h	590;"	d
CY_SYS_XTAL_BLERD_DBUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	589;"	d
CY_SYS_XTAL_BLERD_DBUS_REG	.\Design02.cydsn\codegentemp\CyLib.h	589;"	d
CY_SYS_XTAL_BLERD_DBUS_XTAL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	268;"	d
CY_SYS_XTAL_BLERD_DBUS_XTAL_ENABLE	.\Design02.cydsn\codegentemp\CyLib.h	268;"	d
CY_SYS_XTAL_BLERD_FSM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	594;"	d
CY_SYS_XTAL_BLERD_FSM_PTR	.\Design02.cydsn\codegentemp\CyLib.h	594;"	d
CY_SYS_XTAL_BLERD_FSM_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	593;"	d
CY_SYS_XTAL_BLERD_FSM_REG	.\Design02.cydsn\codegentemp\CyLib.h	593;"	d
CY_SYS_XTAL_BLERD_FSM_XO_AMP_DETECT	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	271;"	d
CY_SYS_XTAL_BLERD_FSM_XO_AMP_DETECT	.\Design02.cydsn\codegentemp\CyLib.h	271;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	586;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_PTR	.\Design02.cydsn\codegentemp\CyLib.h	586;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_REG	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	585;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_REG	.\Design02.cydsn\codegentemp\CyLib.h	585;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_RF_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	265;"	d
CY_SYS_XTAL_BLESS_RF_CONFIG_RF_ENABLE	.\Design02.cydsn\codegentemp\CyLib.h	265;"	d
CY_TCPWM_PWM_H	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	20;"	d
CY_TCPWM_PWM_H	.\Design02.cydsn\codegentemp\PWM.h	20;"	d
CY_TCPWM_System_Timer_H	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	20;"	d
CY_TCPWM_System_Timer_H	.\Design02.cydsn\codegentemp\System_Timer.h	20;"	d
CY_UDB_V0	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	977;"	d
CY_UDB_V0	.\Design02.cydsn\codegentemp\cytypes.h	977;"	d
CY_UDB_V1	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	978;"	d
CY_UDB_V1	.\Design02.cydsn\codegentemp\cytypes.h	978;"	d
CY_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1317;"	d
CY_VERSION	.\Design02.cydsn\codegentemp\cyfitter.h	1317;"	d
CY_WDT_NUM_OF_CALLBACKS	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	203;"	d
CY_WDT_NUM_OF_CALLBACKS	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	239;"	d
CY_WDT_NUM_OF_CALLBACKS	.\Design02.cydsn\codegentemp\CyLFClk.h	203;"	d
CY_WDT_NUM_OF_CALLBACKS	.\Design02.cydsn\codegentemp\CyLFClk.h	239;"	d
CY_WDT_NUM_OF_WDT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	202;"	d
CY_WDT_NUM_OF_WDT	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	238;"	d
CY_WDT_NUM_OF_WDT	.\Design02.cydsn\codegentemp\CyLFClk.h	202;"	d
CY_WDT_NUM_OF_WDT	.\Design02.cydsn\codegentemp\CyLFClk.h	238;"	d
Check_Code	.\Design02.cydsn\app_Com.c	/^void Check_Code(void)$/;"	f
ClockSetup	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void ClockSetup(void)$/;"	f	file:
ClockSetup	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void ClockSetup(void)$/;"	f	file:
Clock_1_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	70;"	d
Clock_1_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	67;"	d
Clock_1_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	65;"	d
Clock_1_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	71;"	d
Clock_1_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	68;"	d
Clock_1_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	66;"	d
Clock_1_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	61;"	d
Clock_1_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	62;"	d
Clock_1_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	73;"	d
Clock_1_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	82;"	d
Clock_1_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	74;"	d
Clock_1_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	83;"	d
Clock_1_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	59;"	d
Clock_1_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	75;"	d
Clock_1_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	84;"	d
Clock_1_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	76;"	d
Clock_1_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	85;"	d
Clock_1_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	63;"	d
Clock_1_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	80;"	d
Clock_1_Disable	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	47;"	d
Clock_1_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	81;"	d
Clock_1_Enable	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	46;"	d
Clock_1_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^uint16 Clock_1_GetDividerRegister(void)$/;"	f
Clock_1_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^uint8 Clock_1_GetFractionalDividerRegister(void)$/;"	f
Clock_1_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	50;"	d
Clock_1_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	48;"	d
Clock_1_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	51;"	d
Clock_1_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^void Clock_1_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
Clock_1_Start	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^void Clock_1_Start(void)$/;"	f
Clock_1_Start	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.h	30;"	d
Clock_1_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^void Clock_1_StartEx(uint32 alignClkDiv)$/;"	f
Clock_1_Stop	.\Design02.cydsn\Generated_Source\PSoC4\Clock_1.c	/^void Clock_1_Stop(void)$/;"	f
ComArray	.\Design02.cydsn\app_Com.h	/^}ComArray;$/;"	t	typeref:struct:__anon1
Com_Array	.\Design02.cydsn\app_Com.c	/^ComArray Com_Array;$/;"	v
Com_Recv_Prov	.\Design02.cydsn\app_Com.c	/^void Com_Recv_Prov(void)$/;"	f
Com_Send_Prov	.\Design02.cydsn\app_Com.c	/^void Com_Send_Prov(void)$/;"	f
Conn_LED_0	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	29;"	d
Conn_LED_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	32;"	d
Conn_LED_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	31;"	d
Conn_LED_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	30;"	d
Conn_LED_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_aliases.h	33;"	d
Conn_LED_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	/^    uint8 Conn_LED_ClearInterrupt(void) $/;"	f
Conn_LED_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	44;"	d
Conn_LED_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	45;"	d
Conn_LED_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	49;"	d
Conn_LED_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	48;"	d
Conn_LED_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	47;"	d
Conn_LED_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	46;"	d
Conn_LED_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	51;"	d
Conn_LED_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	50;"	d
Conn_LED_DR	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	69;"	d
Conn_LED_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	41;"	d
Conn_LED_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	42;"	d
Conn_LED_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	87;"	d
Conn_LED_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	86;"	d
Conn_LED_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	71;"	d
Conn_LED_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	76;"	d
Conn_LED_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	54;"	d
Conn_LED_PC	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	67;"	d
Conn_LED_PS	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	65;"	d
Conn_LED_Read	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	/^uint8 Conn_LED_Read(void) $/;"	f
Conn_LED_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	/^uint8 Conn_LED_ReadDataReg(void) $/;"	f
Conn_LED_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	55;"	d
Conn_LED_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	/^void Conn_LED_SetDriveMode(uint8 mode) $/;"	f
Conn_LED_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_PM.c	/^void Conn_LED_Sleep(void)$/;"	f
Conn_LED_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.h	56;"	d
Conn_LED_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_PM.c	/^void Conn_LED_Wakeup(void)$/;"	f
Conn_LED_Write	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	/^void Conn_LED_Write(uint8 value) $/;"	f
Conn_LED_backup	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED_PM.c	/^static Conn_LED_BACKUP_STRUCT  Conn_LED_backup = {0u, 0u, 0u};$/;"	v	file:
ConnectFlag	.\Design02.cydsn\app_Ble.c	/^uint8 ConnectFlag;$/;"	v
Crc	.\Design02.cydsn\app_Com.h	/^    uint16 Crc;$/;"	m	struct:__anon1
CyBLE_BlessDeviceConfig	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_BlessDeviceConfig(void)$/;"	f
CyBLE_BlessDeviceConfig	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_BlessDeviceConfig(void)$/;"	f
CyBLE_Bless_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	/^CY_ISR_PROTO(CyBLE_Bless_Interrupt);$/;"	v
CyBLE_Bless_Interrupt	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	/^CY_ISR_PROTO(CyBLE_Bless_Interrupt);$/;"	v
CyBLE_Bless_LlRegRead	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Bless_LlRegRead (const reg32 *blessAddr, uint16 *regValue)$/;"	f
CyBLE_Bless_LlRegRead	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Bless_LlRegRead (const reg32 *blessAddr, uint16 *regValue)$/;"	f
CyBLE_Bless_LlRegWrite	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Bless_LlRegWrite (reg32 *blessAddr, const uint16 regValue)$/;"	f
CyBLE_Bless_LlRegWrite	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Bless_LlRegWrite (reg32 *blessAddr, const uint16 regValue)$/;"	f
CyBLE_Bless_RfRegRead	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Bless_RfRegRead (const reg32 *blessAddr, uint16 *regValue)$/;"	f
CyBLE_Bless_RfRegRead	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Bless_RfRegRead (const reg32 *blessAddr, uint16 *regValue)$/;"	f
CyBLE_Bless_RfRegWrite	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Bless_RfRegWrite (reg32 *blessAddr, const uint16 regValue)$/;"	f
CyBLE_Bless_RfRegWrite	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Bless_RfRegWrite (reg32 *blessAddr, const uint16 regValue)$/;"	f
CyBLE_INTR_RX_FRAME_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	86;"	d
CyBLE_INTR_RX_FRAME_ERROR	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	86;"	d
CyBLE_INTR_RX_NOT_EMPTY	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	84;"	d
CyBLE_INTR_RX_NOT_EMPTY	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	84;"	d
CyBLE_INTR_RX_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	85;"	d
CyBLE_INTR_RX_OVERFLOW	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	85;"	d
CyBLE_INTR_RX_PARITY_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	87;"	d
CyBLE_INTR_RX_PARITY_ERROR	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	87;"	d
CyBLE_INTR_RX_SUCCESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	83;"	d
CyBLE_INTR_RX_SUCCESS	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	83;"	d
CyBLE_INTR_TX_DONE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	80;"	d
CyBLE_INTR_TX_DONE	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	80;"	d
CyBLE_INTR_TX_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	81;"	d
CyBLE_INTR_TX_OVERFLOW	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	81;"	d
CyBLE_INTR_TX_SUCCESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	79;"	d
CyBLE_INTR_TX_SUCCESS	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	79;"	d
CyBLE_Nvram_Erase	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^cystatus CyBLE_Nvram_Erase (const uint8 *varFlash, uint16 length)$/;"	f
CyBLE_Nvram_Erase	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^cystatus CyBLE_Nvram_Erase (const uint8 *varFlash, uint16 length)$/;"	f
CyBLE_Nvram_Write	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^cystatus CyBLE_Nvram_Write (const uint8 buffer[], const uint8 varFlash[], uint16 length)$/;"	f
CyBLE_Nvram_Write	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^cystatus CyBLE_Nvram_Write (const uint8 buffer[], const uint8 varFlash[], uint16 length)$/;"	f
CyBLE_Uart_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.h	/^    CY_ISR_PROTO(CyBLE_Uart_Interrupt);$/;"	v
CyBLE_Uart_Interrupt	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.h	/^    CY_ISR_PROTO(CyBLE_Uart_Interrupt);$/;"	v
CyBLE_Uart_Start	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Uart_Start (void)$/;"	f
CyBLE_Uart_Start	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Uart_Start (void)$/;"	f
CyBLE_Uart_Stop	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Uart_Stop (void)$/;"	f
CyBLE_Uart_Stop	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Uart_Stop (void)$/;"	f
CyBLE_Uart_Transmit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBLE_Uart_Transmit (const uint8 *dataBuf, uint8 length)$/;"	f
CyBLE_Uart_Transmit	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBLE_Uart_Transmit (const uint8 *dataBuf, uint8 length)$/;"	f
CyBLE_pf_bless_event_hdlr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	73;"	d
CyBLE_pf_bless_event_hdlr	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	73;"	d
CyBLE_pf_handle_uart_rx_data	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	70;"	d
CyBLE_pf_handle_uart_rx_data	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	70;"	d
CyBLE_pf_handle_uart_tx_complt	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	71;"	d
CyBLE_pf_handle_uart_tx_complt	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	71;"	d
CyBLE_pf_timer_tick_hdlr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	72;"	d
CyBLE_pf_timer_tick_hdlr	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	72;"	d
CyBLE_timerConfig	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	/^} CyBLE_timerConfig;$/;"	t	typeref:struct:__anon225
CyBLE_timerConfig	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	/^} CyBLE_timerConfig;$/;"	t	typeref:struct:__anon103
CyBleHal_DelayMs	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBleHal_DelayMs(uint32 delayVal)$/;"	f
CyBleHal_DelayMs	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBleHal_DelayMs(uint32 delayVal)$/;"	f
CyBleHal_DelayUs	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBleHal_DelayUs(uint16 delayVal)$/;"	f
CyBleHal_DelayUs	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBleHal_DelayUs(uint16 delayVal)$/;"	f
CyBleHal_DisableGlobalInterrupts	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBleHal_DisableGlobalInterrupts(void)$/;"	f
CyBleHal_DisableGlobalInterrupts	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBleHal_DisableGlobalInterrupts(void)$/;"	f
CyBleHal_EnableGlobalInterrupts	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBleHal_EnableGlobalInterrupts(void)$/;"	f
CyBleHal_EnableGlobalInterrupts	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBleHal_EnableGlobalInterrupts(void)$/;"	f
CyBle_ApplCallback	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_CALLBACK_T CyBle_ApplCallback;$/;"	v
CyBle_ApplCallback	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_CALLBACK_T CyBle_ApplCallback;$/;"	v
CyBle_ChangeAdDeviceAddress	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    void CyBle_ChangeAdDeviceAddress(const CYBLE_GAP_BD_ADDR_T* bdAddr, uint8 dest)$/;"	f
CyBle_ChangeAdDeviceAddress	.\Design02.cydsn\codegentemp\BLE.c	/^    void CyBle_ChangeAdDeviceAddress(const CYBLE_GAP_BD_ADDR_T* bdAddr, uint8 dest)$/;"	f
CyBle_ChangeAdLocalName	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^        static void CyBle_ChangeAdLocalName(const char8 name[], uint8 dest)$/;"	f	file:
CyBle_ChangeAdLocalName	.\Design02.cydsn\codegentemp\BLE.c	/^        static void CyBle_ChangeAdLocalName(const char8 name[], uint8 dest)$/;"	f	file:
CyBle_CheckStoreCharDescrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2323;"	d
CyBle_CheckStoreCharDescrHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2323;"	d
CyBle_CheckStoreCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2309;"	d
CyBle_CheckStoreCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2309;"	d
CyBle_CustomInit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^void CyBle_CustomInit(void)$/;"	f
CyBle_CustomInit	.\Design02.cydsn\codegentemp\BLE_custom.c	/^void CyBle_CustomInit(void)$/;"	f
CyBle_CustomcDiscoverCharDescriptorsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^void CyBle_CustomcDiscoverCharDescriptorsEventHandler(const CYBLE_DISC_DESCR_INFO_T *discDescrInfo)$/;"	f
CyBle_CustomcDiscoverCharDescriptorsEventHandler	.\Design02.cydsn\codegentemp\BLE_custom.c	/^void CyBle_CustomcDiscoverCharDescriptorsEventHandler(const CYBLE_DISC_DESCR_INFO_T *discDescrInfo)$/;"	f
CyBle_CustomcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^void CyBle_CustomcDiscoverCharacteristicsEventHandler(uint16 discoveryService, const CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f
CyBle_CustomcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\codegentemp\BLE_custom.c	/^void CyBle_CustomcDiscoverCharacteristicsEventHandler(uint16 discoveryService, const CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f
CyBle_CustomcDiscoverServiceEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^void CyBle_CustomcDiscoverServiceEventHandler(const CYBLE_DISC_SRVC128_INFO_T *discServInfo)$/;"	f
CyBle_CustomcDiscoverServiceEventHandler	.\Design02.cydsn\codegentemp\BLE_custom.c	/^void CyBle_CustomcDiscoverServiceEventHandler(const CYBLE_DISC_SRVC128_INFO_T *discServInfo)$/;"	f
CyBle_CustomcGetCharRange	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^CYBLE_GATT_ATTR_HANDLE_RANGE_T CyBle_CustomcGetCharRange(uint8 incrementIndex)$/;"	f
CyBle_CustomcGetCharRange	.\Design02.cydsn\codegentemp\BLE_custom.c	/^CYBLE_GATT_ATTR_HANDLE_RANGE_T CyBle_CustomcGetCharRange(uint8 incrementIndex)$/;"	f
CyBle_DisApplCallback	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^static CYBLE_CALLBACK_T CyBle_DisApplCallback = NULL;$/;"	v	file:
CyBle_DisInit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^void CyBle_DisInit(void)$/;"	f
CyBle_DisRegisterAttrCallback	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^void CyBle_DisRegisterAttrCallback(CYBLE_CALLBACK_T callbackFunc)$/;"	f
CyBle_DiscCheckCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	140;"	d
CyBle_DiscDiscoverCharacteristicsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^void CyBle_DiscDiscoverCharacteristicsEventHandler(CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f
CyBle_DiscErrorResponseEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^void CyBle_DiscErrorResponseEventHandler(const CYBLE_GATTC_ERR_RSP_PARAM_T *eventParam)$/;"	f
CyBle_DiscGetCharacteristicValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^CYBLE_API_RESULT_T CyBle_DiscGetCharacteristicValue(CYBLE_CONN_HANDLE_T connHandle, CYBLE_DIS_CHAR_INDEX_T charIndex)$/;"	f
CyBle_DiscGetCharacteristicValueHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	154;"	d
CyBle_DiscReadResponseEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^void CyBle_DiscReadResponseEventHandler(CYBLE_GATTC_READ_RSP_PARAM_T *eventParam)$/;"	f
CyBle_DissGetCharacteristicValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^CYBLE_API_RESULT_T CyBle_DissGetCharacteristicValue(CYBLE_DIS_CHAR_INDEX_T charIndex, uint8 attrSize, uint8 *attrValue)$/;"	f
CyBle_DissSetCharacteristicValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^CYBLE_API_RESULT_T CyBle_DissSetCharacteristicValue(CYBLE_DIS_CHAR_INDEX_T charIndex, uint8 attrSize, uint8 *attrValue)$/;"	f
CyBle_ErrorResponseEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_ErrorResponseEventHandler(const CYBLE_GATTC_ERR_RSP_PARAM_T *eventParam)$/;"	f
CyBle_ErrorResponseEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_ErrorResponseEventHandler(const CYBLE_GATTC_ERR_RSP_PARAM_T *eventParam)$/;"	f
CyBle_EventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_EventHandler(uint8 eventCode, void *eventParam)$/;"	f
CyBle_EventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_EventHandler(uint8 eventCode, void *eventParam)$/;"	f
CyBle_FindInfoEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_FindInfoEventHandler(CYBLE_GATTC_FIND_INFO_RSP_PARAM_T *eventParam)$/;"	f
CyBle_FindInfoEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_FindInfoEventHandler(CYBLE_GATTC_FIND_INFO_RSP_PARAM_T *eventParam)$/;"	f
CyBle_GapConnUpdateCompleteEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_GapConnUpdateCompleteEventHandler(const CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T *eventParam)$/;"	f	file:
CyBle_GapConnUpdateCompleteEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_GapConnUpdateCompleteEventHandler(const CYBLE_GAP_CONN_PARAM_UPDATED_IN_CONTROLLER_T *eventParam)$/;"	f	file:
CyBle_GapGetLocalName	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapGetLocalName(char8 name[])$/;"	f
CyBle_GapGetLocalName	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapGetLocalName(char8 name[])$/;"	f
CyBle_GapSetLocalName	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapSetLocalName(const char8 name[])$/;"	f
CyBle_GapSetLocalName	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapSetLocalName(const char8 name[])$/;"	f
CyBle_GapcCancelDeviceConnection	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcCancelDeviceConnection(void)$/;"	f
CyBle_GapcCancelDeviceConnection	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcCancelDeviceConnection(void)$/;"	f
CyBle_GapcConnectDevice	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcConnectDevice(const CYBLE_GAP_BD_ADDR_T * address)$/;"	f
CyBle_GapcConnectDevice	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcConnectDevice(const CYBLE_GAP_BD_ADDR_T * address)$/;"	f
CyBle_GapcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_GapcDiscoverCharacteristicsEventHandler(CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f	file:
CyBle_GapcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_GapcDiscoverCharacteristicsEventHandler(CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f	file:
CyBle_GapcStartScan	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcStartScan(uint8 scanningIntervalType)$/;"	f
CyBle_GapcStartScan	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GapcStartScan(uint8 scanningIntervalType)$/;"	f
CyBle_GapcStopScan	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    void CyBle_GapcStopScan(void)$/;"	f
CyBle_GapcStopScan	.\Design02.cydsn\codegentemp\BLE.c	/^    void CyBle_GapcStopScan(void)$/;"	f
CyBle_GappStartAdvertisement	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GappStartAdvertisement(uint8 advertisingIntervalType)$/;"	f
CyBle_GappStartAdvertisement	.\Design02.cydsn\codegentemp\BLE.c	/^    CYBLE_API_RESULT_T CyBle_GappStartAdvertisement(uint8 advertisingIntervalType)$/;"	f
CyBle_GappStopAdvertisement	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^    void CyBle_GappStopAdvertisement(void)$/;"	f
CyBle_GappStopAdvertisement	.\Design02.cydsn\codegentemp\BLE.c	/^    void CyBle_GappStopAdvertisement(void)$/;"	f
CyBle_GattConnectReqHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_GattConnectReqHandler(void)$/;"	f	file:
CyBle_GattConnectReqHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_GattConnectReqHandler(void)$/;"	f	file:
CyBle_GattDisconnectEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_GattDisconnectEventHandler(void)$/;"	f	file:
CyBle_GattDisconnectEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_GattDisconnectEventHandler(void)$/;"	f	file:
CyBle_GattGetBusStatus	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2261;"	d
CyBle_GattGetBusStatus	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2261;"	d
CyBle_GattGetBusyStatus	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2208;"	d
CyBle_GattGetBusyStatus	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2208;"	d
CyBle_GattcDiscoverCharDescriptorsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^void CyBle_GattcDiscoverCharDescriptorsEventHandler(CYBLE_DISC_DESCR_INFO_T *discDescrInfo)$/;"	f
CyBle_GattcDiscoverCharDescriptorsEventHandler	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^void CyBle_GattcDiscoverCharDescriptorsEventHandler(CYBLE_DISC_DESCR_INFO_T *discDescrInfo)$/;"	f
CyBle_GattcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^void CyBle_GattcDiscoverCharacteristicsEventHandler(CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f
CyBle_GattcDiscoverCharacteristicsEventHandler	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^void CyBle_GattcDiscoverCharacteristicsEventHandler(CYBLE_DISC_CHAR_INFO_T *discCharInfo)$/;"	f
CyBle_GattcIndicationEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^void CyBle_GattcIndicationEventHandler(CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T *eventParam)$/;"	f
CyBle_GattcIndicationEventHandler	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^void CyBle_GattcIndicationEventHandler(CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T *eventParam)$/;"	f
CyBle_GattcStartDiscovery	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_API_RESULT_T CyBle_GattcStartDiscovery(CYBLE_CONN_HANDLE_T connHandle)$/;"	f
CyBle_GattcStartDiscovery	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_API_RESULT_T CyBle_GattcStartDiscovery(CYBLE_CONN_HANDLE_T connHandle)$/;"	f
CyBle_GattcWriteResponseEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_GattcWriteResponseEventHandler(const CYBLE_CONN_HANDLE_T *eventParam)$/;"	f	file:
CyBle_GattcWriteResponseEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_GattcWriteResponseEventHandler(const CYBLE_CONN_HANDLE_T *eventParam)$/;"	f	file:
CyBle_GattsReInitGattDb	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_API_RESULT_T CyBle_GattsReInitGattDb(void)$/;"	f
CyBle_GattsReInitGattDb	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_API_RESULT_T CyBle_GattsReInitGattDb(void)$/;"	f
CyBle_GattsWriteEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_GATT_ERR_CODE_T CyBle_GattsWriteEventHandler(CYBLE_GATTS_WRITE_REQ_PARAM_T *eventParam)$/;"	f
CyBle_GattsWriteEventHandler	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_GATT_ERR_CODE_T CyBle_GattsWriteEventHandler(CYBLE_GATTS_WRITE_REQ_PARAM_T *eventParam)$/;"	f
CyBle_Get16ByPtr	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint16 CyBle_Get16ByPtr(const uint8 ptr[])$/;"	f
CyBle_Get16ByPtr	.\Design02.cydsn\codegentemp\BLE.c	/^uint16 CyBle_Get16ByPtr(const uint8 ptr[])$/;"	f
CyBle_GetCharRange	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static CYBLE_GATT_ATTR_HANDLE_RANGE_T CyBle_GetCharRange(void)$/;"	f	file:
CyBle_GetCharRange	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static CYBLE_GATT_ATTR_HANDLE_RANGE_T CyBle_GetCharRange(void)$/;"	f	file:
CyBle_GetClientState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2292;"	d
CyBle_GetClientState	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2292;"	d
CyBle_GetState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2193;"	d
CyBle_GetState	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2193;"	d
CyBle_HalInit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_HAL_PVT.c	/^void CyBle_HalInit(void)$/;"	f
CyBle_HalInit	.\Design02.cydsn\codegentemp\BLE_HAL_PVT.c	/^void CyBle_HalInit(void)$/;"	f
CyBle_IndicationEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_IndicationEventHandler(CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T *eventParam)$/;"	f	file:
CyBle_IndicationEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_IndicationEventHandler(CYBLE_GATTC_HANDLE_VALUE_IND_PARAM_T *eventParam)$/;"	f	file:
CyBle_Init	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^void CyBle_Init(void)$/;"	f
CyBle_Init	.\Design02.cydsn\codegentemp\BLE.c	/^void CyBle_Init(void)$/;"	f
CyBle_IsDeviceAddressValid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static uint8 CyBle_IsDeviceAddressValid(const CYBLE_GAP_BD_ADDR_T *sflashDeviceAddress)$/;"	f	file:
CyBle_IsDeviceAddressValid	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static uint8 CyBle_IsDeviceAddressValid(const CYBLE_GAP_BD_ADDR_T *sflashDeviceAddress)$/;"	f	file:
CyBle_L2Cap_ConnParamUpdateRspEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_L2Cap_ConnParamUpdateRspEventHandler(uint16 response)$/;"	f	file:
CyBle_L2Cap_ConnParamUpdateRspEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_L2Cap_ConnParamUpdateRspEventHandler(uint16 response)$/;"	f	file:
CyBle_NextCharDiscovery	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_NextCharDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NextCharDiscovery	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_NextCharDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NextCharDscrDiscovery	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_NextCharDscrDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NextCharDscrDiscovery	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_NextCharDscrDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NextInclDiscovery	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_NextInclDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NextInclDiscovery	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_NextInclDiscovery(uint8 incrementIndex)$/;"	f
CyBle_NotificationEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_NotificationEventHandler(CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T *eventParam)$/;"	f	file:
CyBle_NotificationEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_NotificationEventHandler(CYBLE_GATTC_HANDLE_VALUE_NTF_PARAM_T *eventParam)$/;"	f	file:
CyBle_ReadByGroupEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_ReadByGroupEventHandler(CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T *eventParam)$/;"	f
CyBle_ReadByGroupEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_ReadByGroupEventHandler(CYBLE_GATTC_READ_BY_GRP_RSP_PARAM_T *eventParam)$/;"	f
CyBle_ReadByTypeEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^void CyBle_ReadByTypeEventHandler(CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T *eventParam)$/;"	f
CyBle_ReadByTypeEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^void CyBle_ReadByTypeEventHandler(CYBLE_GATTC_READ_BY_TYPE_RSP_PARAM_T *eventParam)$/;"	f
CyBle_ReadResponseEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_ReadResponseEventHandler(CYBLE_GATTC_READ_RSP_PARAM_T *eventParam)$/;"	f	file:
CyBle_ReadResponseEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_ReadResponseEventHandler(CYBLE_GATTC_READ_RSP_PARAM_T *eventParam)$/;"	f	file:
CyBle_ServiceInit	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^void CyBle_ServiceInit(void)$/;"	f
CyBle_ServiceInit	.\Design02.cydsn\codegentemp\BLE.c	/^void CyBle_ServiceInit(void)$/;"	f
CyBle_Set16ByPtr	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^void CyBle_Set16ByPtr(uint8 ptr[], uint16 value)$/;"	f
CyBle_Set16ByPtr	.\Design02.cydsn\codegentemp\BLE.c	/^void CyBle_Set16ByPtr(uint8 ptr[], uint16 value)$/;"	f
CyBle_SetClientState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2279;"	d
CyBle_SetClientState	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2279;"	d
CyBle_SetGattError	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2252;"	d
CyBle_SetGattError	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2252;"	d
CyBle_SetState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2180;"	d
CyBle_SetState	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2180;"	d
CyBle_Start	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_API_RESULT_T CyBle_Start(CYBLE_CALLBACK_T callbackFunc)$/;"	f
CyBle_Start	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_API_RESULT_T CyBle_Start(CYBLE_CALLBACK_T callbackFunc)$/;"	f
CyBle_Stop	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^void CyBle_Stop(void)$/;"	f
CyBle_Stop	.\Design02.cydsn\codegentemp\BLE.c	/^void CyBle_Stop(void)$/;"	f
CyBle_StoreBondingData	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_API_RESULT_T CyBle_StoreBondingData(uint8 isForceWrite)$/;"	f
CyBle_StoreBondingData	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_API_RESULT_T CyBle_StoreBondingData(uint8 isForceWrite)$/;"	f
CyBle_TimeOutEventHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_TimeOutEventHandler(const CYBLE_TO_REASON_CODE_T *eventParam)$/;"	f	file:
CyBle_TimeOutEventHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_TimeOutEventHandler(const CYBLE_TO_REASON_CODE_T *eventParam)$/;"	f	file:
CyBle_ValueConfirmation	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_ValueConfirmation(const CYBLE_CONN_HANDLE_T *eventParam)$/;"	f	file:
CyBle_ValueConfirmation	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_ValueConfirmation(const CYBLE_CONN_HANDLE_T *eventParam)$/;"	f	file:
CyBle_WriteReqHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static void CyBle_WriteReqHandler(CYBLE_GATTS_WRITE_REQ_PARAM_T *eventParam)$/;"	f	file:
CyBle_WriteReqHandler	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static void CyBle_WriteReqHandler(CYBLE_GATTS_WRITE_REQ_PARAM_T *eventParam)$/;"	f	file:
CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	184;"	d
CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.h	184;"	d
CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	182;"	d
CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.h	182;"	d
CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	180;"	d
CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.h	180;"	d
CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	181;"	d
CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.h	181;"	d
CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	183;"	d
CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.h	183;"	d
CyClockStartupError	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void CyClockStartupError(uint8 errorCode)$/;"	f	file:
CyClockStartupError	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void CyClockStartupError(uint8 errorCode)$/;"	f	file:
CyDelay	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyDelay(uint32 milliseconds)$/;"	f
CyDelay	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyDelay(uint32 milliseconds)$/;"	f
CyDelayCycles	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmGnu.s	/^CyDelayCycles:              \/* cycles bytes *\/$/;"	l
CyDelayCycles	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmIar.s	/^CyDelayCycles: $/;"	l
CyDelayCycles	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmRv.s	/^CyDelayCycles FUNCTION$/;"	l
CyDelayCycles	.\Design02.cydsn\codegentemp\CyBootAsmGnu.s	/^CyDelayCycles:              \/* cycles bytes *\/$/;"	l
CyDelayCycles	.\Design02.cydsn\codegentemp\CyBootAsmIar.s	/^CyDelayCycles: $/;"	l
CyDelayCycles	.\Design02.cydsn\codegentemp\CyBootAsmRv.s	/^CyDelayCycles FUNCTION$/;"	l
CyDelayCycles_done	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmGnu.s	/^CyDelayCycles_done:$/;"	l
CyDelayCycles_done	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmIar.s	/^CyDelayCycles_done:$/;"	l
CyDelayCycles_done	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmRv.s	/^CyDelayCycles_done$/;"	l
CyDelayCycles_done	.\Design02.cydsn\codegentemp\CyBootAsmGnu.s	/^CyDelayCycles_done:$/;"	l
CyDelayCycles_done	.\Design02.cydsn\codegentemp\CyBootAsmIar.s	/^CyDelayCycles_done:$/;"	l
CyDelayCycles_done	.\Design02.cydsn\codegentemp\CyBootAsmRv.s	/^CyDelayCycles_done$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmGnu.s	/^CyDelayCycles_loop:$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmIar.s	/^CyDelayCycles_loop:$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmRv.s	/^CyDelayCycles_loop$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\codegentemp\CyBootAsmGnu.s	/^CyDelayCycles_loop:$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\codegentemp\CyBootAsmIar.s	/^CyDelayCycles_loop:$/;"	l
CyDelayCycles_loop	.\Design02.cydsn\codegentemp\CyBootAsmRv.s	/^CyDelayCycles_loop$/;"	l
CyDelayFreq	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyDelayFreq(uint32 freq)$/;"	f
CyDelayFreq	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyDelayFreq(uint32 freq)$/;"	f
CyDelayUs	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyDelayUs(uint16 microseconds)$/;"	f
CyDelayUs	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyDelayUs(uint16 microseconds)$/;"	f
CyDisableInts	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CyDisableInts(void)$/;"	f
CyDisableInts	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CyDisableInts(void)$/;"	f
CyEnableInts	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyEnableInts(uint32 mask)$/;"	f
CyEnableInts	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyEnableInts(uint32 mask)$/;"	f
CyEnterCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmGnu.s	/^CyEnterCriticalSection:$/;"	l
CyEnterCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmIar.s	/^CyEnterCriticalSection:$/;"	l
CyEnterCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmRv.s	/^CyEnterCriticalSection FUNCTION$/;"	l
CyEnterCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmGnu.s	/^CyEnterCriticalSection:$/;"	l
CyEnterCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmIar.s	/^CyEnterCriticalSection:$/;"	l
CyEnterCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmRv.s	/^CyEnterCriticalSection FUNCTION$/;"	l
CyExitCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmGnu.s	/^CyExitCriticalSection:$/;"	l
CyExitCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmIar.s	/^CyExitCriticalSection:$/;"	l
CyExitCriticalSection	.\Design02.cydsn\Generated_Source\PSoC4\CyBootAsmRv.s	/^CyExitCriticalSection FUNCTION$/;"	l
CyExitCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmGnu.s	/^CyExitCriticalSection:$/;"	l
CyExitCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmIar.s	/^CyExitCriticalSection:$/;"	l
CyExitCriticalSection	.\Design02.cydsn\codegentemp\CyBootAsmRv.s	/^CyExitCriticalSection FUNCTION$/;"	l
CyGetReg24	.\Design02.cydsn\Generated_Source\PSoC4\cyutils.c	/^        uint32 CyGetReg24(uint32 const volatile * addr)$/;"	f
CyGetReg24	.\Design02.cydsn\codegentemp\cyutils.c	/^        uint32 CyGetReg24(uint32 const volatile * addr)$/;"	f
CyGetUniqueId	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyGetUniqueId(uint32* uniqueId)$/;"	f
CyGetUniqueId	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyGetUniqueId(uint32* uniqueId)$/;"	f
CyGlobalIntDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	348;"	d
CyGlobalIntDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	360;"	d
CyGlobalIntDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	367;"	d
CyGlobalIntDisable	.\Design02.cydsn\codegentemp\CyLib.h	348;"	d
CyGlobalIntDisable	.\Design02.cydsn\codegentemp\CyLib.h	360;"	d
CyGlobalIntDisable	.\Design02.cydsn\codegentemp\CyLib.h	367;"	d
CyGlobalIntEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	343;"	d
CyGlobalIntEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	355;"	d
CyGlobalIntEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	366;"	d
CyGlobalIntEnable	.\Design02.cydsn\codegentemp\CyLib.h	343;"	d
CyGlobalIntEnable	.\Design02.cydsn\codegentemp\CyLib.h	355;"	d
CyGlobalIntEnable	.\Design02.cydsn\codegentemp\CyLib.h	366;"	d
CyHalt	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyHalt(uint8 reason)$/;"	f
CyHalt	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyHalt(uint8 reason)$/;"	f
CyIntClearPending	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyIntClearPending(uint8 number)$/;"	f
CyIntClearPending	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyIntClearPending(uint8 number)$/;"	f
CyIntDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyIntDisable(uint8 number)$/;"	f
CyIntDisable	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyIntDisable(uint8 number)$/;"	f
CyIntEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyIntEnable(uint8 number)$/;"	f
CyIntEnable	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyIntEnable(uint8 number)$/;"	f
CyIntGetPriority	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint8 CyIntGetPriority(uint8 number)$/;"	f
CyIntGetPriority	.\Design02.cydsn\codegentemp\CyLib.c	/^uint8 CyIntGetPriority(uint8 number)$/;"	f
CyIntGetState	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint8 CyIntGetState(uint8 number)$/;"	f
CyIntGetState	.\Design02.cydsn\codegentemp\CyLib.c	/^uint8 CyIntGetState(uint8 number)$/;"	f
CyIntGetSysVector	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cyisraddress CyIntGetSysVector(uint8 number)$/;"	f
CyIntGetSysVector	.\Design02.cydsn\codegentemp\CyLib.c	/^cyisraddress CyIntGetSysVector(uint8 number)$/;"	f
CyIntGetVector	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cyisraddress CyIntGetVector(uint8 number)$/;"	f
CyIntGetVector	.\Design02.cydsn\codegentemp\CyLib.c	/^cyisraddress CyIntGetVector(uint8 number)$/;"	f
CyIntSetPending	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyIntSetPending(uint8 number)$/;"	f
CyIntSetPending	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyIntSetPending(uint8 number)$/;"	f
CyIntSetPriority	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CyIntSetPriority(uint8 number, uint8 priority)$/;"	f
CyIntSetPriority	.\Design02.cydsn\codegentemp\CyLib.c	/^void CyIntSetPriority(uint8 number, uint8 priority)$/;"	f
CyIntSetSysVector	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cyisraddress CyIntSetSysVector(uint8 number, cyisraddress address)$/;"	f
CyIntSetSysVector	.\Design02.cydsn\codegentemp\CyLib.c	/^cyisraddress CyIntSetSysVector(uint8 number, cyisraddress address)$/;"	f
CyIntSetVector	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cyisraddress CyIntSetVector(uint8 number, cyisraddress address)$/;"	f
CyIntSetVector	.\Design02.cydsn\codegentemp\CyLib.c	/^cyisraddress CyIntSetVector(uint8 number, cyisraddress address)$/;"	f
CyPins_ClearPin	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	313;"	d
CyPins_ClearPin	.\Design02.cydsn\codegentemp\cypins.h	313;"	d
CyPins_ReadPin	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	311;"	d
CyPins_ReadPin	.\Design02.cydsn\codegentemp\cypins.h	311;"	d
CyPins_ReadPinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	315;"	d
CyPins_ReadPinDriveMode	.\Design02.cydsn\codegentemp\cypins.h	315;"	d
CyPins_SetPin	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	312;"	d
CyPins_SetPin	.\Design02.cydsn\codegentemp\cypins.h	312;"	d
CyPins_SetPinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\cypins.h	314;"	d
CyPins_SetPinDriveMode	.\Design02.cydsn\codegentemp\cypins.h	314;"	d
CyRamVectors	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^cyisraddress CyRamVectors[CY_NUM_VECTORS];$/;"	v
CyRamVectors	.\Design02.cydsn\codegentemp\Cm0Start.c	/^cyisraddress CyRamVectors[CY_NUM_VECTORS];$/;"	v
CySetReg24	.\Design02.cydsn\Generated_Source\PSoC4\cyutils.c	/^    void CySetReg24(uint32 volatile * addr, uint32 value)$/;"	f
CySetReg24	.\Design02.cydsn\codegentemp\cyutils.c	/^    void CySetReg24(uint32 volatile * addr, uint32 value)$/;"	f
CySoftwareReset	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySoftwareReset(void)$/;"	f
CySoftwareReset	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySoftwareReset(void)$/;"	f
CySysClkEcoReadStatus	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    uint32 CySysClkEcoReadStatus(void)$/;"	f
CySysClkEcoReadStatus	.\Design02.cydsn\codegentemp\CyLib.c	/^    uint32 CySysClkEcoReadStatus(void)$/;"	f
CySysClkEcoStart	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    cystatus CySysClkEcoStart(uint32 timeoutUs)$/;"	f
CySysClkEcoStart	.\Design02.cydsn\codegentemp\CyLib.c	/^    cystatus CySysClkEcoStart(uint32 timeoutUs)$/;"	f
CySysClkEcoStop	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkEcoStop(void)$/;"	f
CySysClkEcoStop	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkEcoStop(void)$/;"	f
CySysClkGetLfclkSource	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static uint32 CySysClkGetLfclkSource(void)$/;"	f	file:
CySysClkGetLfclkSource	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static uint32 CySysClkGetLfclkSource(void)$/;"	f	file:
CySysClkIloEnabled	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static uint32 CySysClkIloEnabled(void)$/;"	f	file:
CySysClkIloEnabled	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static uint32 CySysClkIloEnabled(void)$/;"	f	file:
CySysClkIloStart	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^void CySysClkIloStart(void)$/;"	f
CySysClkIloStart	.\Design02.cydsn\codegentemp\CyLFClk.c	/^void CySysClkIloStart(void)$/;"	f
CySysClkIloStop	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^void CySysClkIloStop(void)$/;"	f
CySysClkIloStop	.\Design02.cydsn\codegentemp\CyLFClk.c	/^void CySysClkIloStop(void)$/;"	f
CySysClkImoDisableWcoLock	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkImoDisableWcoLock(void)$/;"	f
CySysClkImoDisableWcoLock	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkImoDisableWcoLock(void)$/;"	f
CySysClkImoEnableWcoLock	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkImoEnableWcoLock(void)$/;"	f
CySysClkImoEnableWcoLock	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkImoEnableWcoLock(void)$/;"	f
CySysClkImoGetWcoLock	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    static uint32 CySysClkImoGetWcoLock(void)$/;"	f	file:
CySysClkImoGetWcoLock	.\Design02.cydsn\codegentemp\CyLib.c	/^    static uint32 CySysClkImoGetWcoLock(void)$/;"	f	file:
CySysClkImoStart	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysClkImoStart(void)$/;"	f
CySysClkImoStart	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysClkImoStart(void)$/;"	f
CySysClkImoStop	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysClkImoStop(void)$/;"	f
CySysClkImoStop	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysClkImoStop(void)$/;"	f
CySysClkLfclkPosedgeCatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static void CySysClkLfclkPosedgeCatch(void)$/;"	f	file:
CySysClkLfclkPosedgeCatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static void CySysClkLfclkPosedgeCatch(void)$/;"	f	file:
CySysClkLfclkPosedgeRestore	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static void CySysClkLfclkPosedgeRestore(void)$/;"	f	file:
CySysClkLfclkPosedgeRestore	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static void CySysClkLfclkPosedgeRestore(void)$/;"	f	file:
CySysClkSetLfclkSource	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysClkSetLfclkSource(uint32 source)$/;"	f
CySysClkSetLfclkSource	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysClkSetLfclkSource(uint32 source)$/;"	f
CySysClkWcoEnabled	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysClkWcoEnabled(void)$/;"	f
CySysClkWcoEnabled	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysClkWcoEnabled(void)$/;"	f
CySysClkWcoSetHighPowerMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^    static CY_INLINE void CySysClkWcoSetHighPowerMode(void)$/;"	f
CySysClkWcoSetHighPowerMode	.\Design02.cydsn\codegentemp\CyLFClk.h	/^    static CY_INLINE void CySysClkWcoSetHighPowerMode(void)$/;"	f
CySysClkWcoSetLowPowerMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^        static CY_INLINE void CySysClkWcoSetLowPowerMode(void)$/;"	f
CySysClkWcoSetLowPowerMode	.\Design02.cydsn\codegentemp\CyLFClk.h	/^        static CY_INLINE void CySysClkWcoSetLowPowerMode(void)$/;"	f
CySysClkWcoSetPowerMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysClkWcoSetPowerMode(uint32 mode)$/;"	f
CySysClkWcoSetPowerMode	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysClkWcoSetPowerMode(uint32 mode)$/;"	f
CySysClkWcoStart	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysClkWcoStart(void)$/;"	f
CySysClkWcoStart	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysClkWcoStart(void)$/;"	f
CySysClkWcoStop	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void  CySysClkWcoStop(void)$/;"	f
CySysClkWcoStop	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void  CySysClkWcoStop(void)$/;"	f
CySysClkWriteEcoDiv	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkWriteEcoDiv(uint32 divider)$/;"	f
CySysClkWriteEcoDiv	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkWriteEcoDiv(uint32 divider)$/;"	f
CySysClkWriteHfclkDirect	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysClkWriteHfclkDirect(uint32 clkSelect)$/;"	f
CySysClkWriteHfclkDirect	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysClkWriteHfclkDirect(uint32 clkSelect)$/;"	f
CySysClkWriteHfclkDiv	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkWriteHfclkDiv(uint32 divider)$/;"	f
CySysClkWriteHfclkDiv	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkWriteHfclkDiv(uint32 divider)$/;"	f
CySysClkWriteImoFreq	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysClkWriteImoFreq(uint32 freq)$/;"	f
CySysClkWriteImoFreq	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysClkWriteImoFreq(uint32 freq)$/;"	f
CySysClkWriteSysclkDiv	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysClkWriteSysclkDiv(uint32 divider)$/;"	f
CySysClkWriteSysclkDiv	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysClkWriteSysclkDiv(uint32 divider)$/;"	f
CySysFlashClockBackup	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^static cystatus CySysFlashClockBackup(void)$/;"	f	file:
CySysFlashClockBackup	.\Design02.cydsn\codegentemp\CyFlash.c	/^static cystatus CySysFlashClockBackup(void)$/;"	f	file:
CySysFlashClockConfig	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^static cystatus CySysFlashClockConfig(void)$/;"	f	file:
CySysFlashClockConfig	.\Design02.cydsn\codegentemp\CyFlash.c	/^static cystatus CySysFlashClockConfig(void)$/;"	f	file:
CySysFlashClockRestore	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^static cystatus CySysFlashClockRestore(void)$/;"	f	file:
CySysFlashClockRestore	.\Design02.cydsn\codegentemp\CyFlash.c	/^static cystatus CySysFlashClockRestore(void)$/;"	f	file:
CySysFlashSetWaitCycles	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^void CySysFlashSetWaitCycles(uint32 freq)$/;"	f
CySysFlashSetWaitCycles	.\Design02.cydsn\codegentemp\CyFlash.c	/^void CySysFlashSetWaitCycles(uint32 freq)$/;"	f
CySysFlashWriteRow	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^uint32 CySysFlashWriteRow(uint32 rowNum, const uint8 rowData[])$/;"	f
CySysFlashWriteRow	.\Design02.cydsn\codegentemp\CyFlash.c	/^uint32 CySysFlashWriteRow(uint32 rowNum, const uint8 rowData[])$/;"	f
CySysGetResetReason	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CySysGetResetReason(uint32 reason)$/;"	f
CySysGetResetReason	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CySysGetResetReason(uint32 reason)$/;"	f
CySysLvdClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysLvdClearInterrupt(void)$/;"	f
CySysLvdClearInterrupt	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysLvdClearInterrupt(void)$/;"	f
CySysLvdDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysLvdDisable(void)$/;"	f
CySysLvdDisable	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysLvdDisable(void)$/;"	f
CySysLvdEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysLvdEnable(uint32 threshold)$/;"	f
CySysLvdEnable	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysLvdEnable(uint32 threshold)$/;"	f
CySysLvdGetInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    uint32 CySysLvdGetInterruptSource(void)$/;"	f
CySysLvdGetInterruptSource	.\Design02.cydsn\codegentemp\CyLib.c	/^    uint32 CySysLvdGetInterruptSource(void)$/;"	f
CySysPmDeepSleep	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^void CySysPmDeepSleep(void)$/;"	f
CySysPmDeepSleep	.\Design02.cydsn\codegentemp\cyPm.c	/^void CySysPmDeepSleep(void)$/;"	f
CySysPmFreezeIo	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmFreezeIo(void)$/;"	f
CySysPmFreezeIo	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmFreezeIo(void)$/;"	f
CySysPmGetResetReason	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    uint32 CySysPmGetResetReason(void)$/;"	f
CySysPmGetResetReason	.\Design02.cydsn\codegentemp\cyPm.c	/^    uint32 CySysPmGetResetReason(void)$/;"	f
CySysPmHibernate	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmHibernate(void)$/;"	f
CySysPmHibernate	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmHibernate(void)$/;"	f
CySysPmSetWakeupHoldoff	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmSetWakeupHoldoff(uint32 hfclkFrequencyMhz)$/;"	f
CySysPmSetWakeupHoldoff	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmSetWakeupHoldoff(uint32 hfclkFrequencyMhz)$/;"	f
CySysPmSetWakeupPolarity	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmSetWakeupPolarity(uint32 polarity)$/;"	f
CySysPmSetWakeupPolarity	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmSetWakeupPolarity(uint32 polarity)$/;"	f
CySysPmSleep	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^void CySysPmSleep(void)$/;"	f
CySysPmSleep	.\Design02.cydsn\codegentemp\cyPm.c	/^void CySysPmSleep(void)$/;"	f
CySysPmStop	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmStop(void)$/;"	f
CySysPmStop	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmStop(void)$/;"	f
CySysPmUnfreezeIo	.\Design02.cydsn\Generated_Source\PSoC4\cyPm.c	/^    void CySysPmUnfreezeIo(void)$/;"	f
CySysPmUnfreezeIo	.\Design02.cydsn\codegentemp\cyPm.c	/^    void CySysPmUnfreezeIo(void)$/;"	f
CySysTickCallbacks	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^static cySysTickCallback CySysTickCallbacks[CY_SYS_SYST_NUM_OF_CALLBACKS];$/;"	v	file:
CySysTickCallbacks	.\Design02.cydsn\codegentemp\CyLib.c	/^static cySysTickCallback CySysTickCallbacks[CY_SYS_SYST_NUM_OF_CALLBACKS];$/;"	v	file:
CySysTickClear	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickClear(void)$/;"	f
CySysTickClear	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickClear(void)$/;"	f
CySysTickDisableInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickDisableInterrupt(void)$/;"	f
CySysTickDisableInterrupt	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickDisableInterrupt(void)$/;"	f
CySysTickEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickEnable(void)$/;"	f
CySysTickEnable	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickEnable(void)$/;"	f
CySysTickEnableInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickEnableInterrupt(void)$/;"	f
CySysTickEnableInterrupt	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickEnableInterrupt(void)$/;"	f
CySysTickGetCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cySysTickCallback CySysTickGetCallback(uint32 number)$/;"	f
CySysTickGetCallback	.\Design02.cydsn\codegentemp\CyLib.c	/^cySysTickCallback CySysTickGetCallback(uint32 number)$/;"	f
CySysTickGetCountFlag	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CySysTickGetCountFlag(void)$/;"	f
CySysTickGetCountFlag	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CySysTickGetCountFlag(void)$/;"	f
CySysTickGetReload	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CySysTickGetReload(void)$/;"	f
CySysTickGetReload	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CySysTickGetReload(void)$/;"	f
CySysTickGetValue	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CySysTickGetValue(void)$/;"	f
CySysTickGetValue	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CySysTickGetValue(void)$/;"	f
CySysTickInit	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickInit(void)$/;"	f
CySysTickInit	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickInit(void)$/;"	f
CySysTickInitVar	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 CySysTickInitVar = 0u;$/;"	v
CySysTickInitVar	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 CySysTickInitVar = 0u;$/;"	v
CySysTickServiceCallbacks	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^static void CySysTickServiceCallbacks(void)$/;"	f	file:
CySysTickServiceCallbacks	.\Design02.cydsn\codegentemp\CyLib.c	/^static void CySysTickServiceCallbacks(void)$/;"	f	file:
CySysTickSetCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^cySysTickCallback CySysTickSetCallback(uint32 number, cySysTickCallback function)$/;"	f
CySysTickSetCallback	.\Design02.cydsn\codegentemp\CyLib.c	/^cySysTickCallback CySysTickSetCallback(uint32 number, cySysTickCallback function)$/;"	f
CySysTickSetClockSource	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^    void CySysTickSetClockSource(uint32 clockSource)$/;"	f
CySysTickSetClockSource	.\Design02.cydsn\codegentemp\CyLib.c	/^    void CySysTickSetClockSource(uint32 clockSource)$/;"	f
CySysTickSetReload	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickSetReload(uint32 value)$/;"	f
CySysTickSetReload	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickSetReload(uint32 value)$/;"	f
CySysTickStart	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickStart(void)$/;"	f
CySysTickStart	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickStart(void)$/;"	f
CySysTickStop	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^void CySysTickStop(void)$/;"	f
CySysTickStop	.\Design02.cydsn\codegentemp\CyLib.c	/^void CySysTickStop(void)$/;"	f
CySysTimerDelay	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysTimerDelay(uint32 counterNum, cy_sys_timer_delaytype_enum delayType, uint32 delay)$/;"	f
CySysTimerDelay	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysTimerDelay(uint32 counterNum, cy_sys_timer_delaytype_enum delayType, uint32 delay)$/;"	f
CySysTimerDelayUntilMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysTimerDelayUntilMatch(uint32 counterNum, cy_sys_timer_delaytype_enum delayType, uint32 match)$/;"	f
CySysTimerDelayUntilMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysTimerDelayUntilMatch(uint32 counterNum, cy_sys_timer_delaytype_enum delayType, uint32 match)$/;"	f
CySysWatchdogFeed	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWatchdogFeed(uint32 counterNum)$/;"	f
CySysWatchdogFeed	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWatchdogFeed(uint32 counterNum)$/;"	f
CySysWdtClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtClearInterrupt(uint32 counterMask)$/;"	f
CySysWdtClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtClearInterrupt(void)$/;"	f
CySysWdtClearInterrupt	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtClearInterrupt(uint32 counterMask)$/;"	f
CySysWdtClearInterrupt	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtClearInterrupt(void)$/;"	f
CySysWdtDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtDisable(uint32 counterMask)$/;"	f
CySysWdtDisable	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtDisable(void)$/;"	f
CySysWdtDisable	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtDisable(uint32 counterMask)$/;"	f
CySysWdtDisable	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtDisable(void)$/;"	f
CySysWdtDisableCounterIsr	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtDisableCounterIsr(uint32 counterNum)$/;"	f
CySysWdtDisableCounterIsr	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtDisableCounterIsr(uint32 counterNum)$/;"	f
CySysWdtEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtEnable(uint32 counterMask)$/;"	f
CySysWdtEnable	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtEnable(void)$/;"	f
CySysWdtEnable	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtEnable(uint32 counterMask)$/;"	f
CySysWdtEnable	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtEnable(void)$/;"	f
CySysWdtEnableCounterIsr	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtEnableCounterIsr(uint32 counterNum)$/;"	f
CySysWdtEnableCounterIsr	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtEnableCounterIsr(uint32 counterNum)$/;"	f
CySysWdtGetCascade	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetCascade(void)$/;"	f
CySysWdtGetCascade	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetCascade(void)$/;"	f
CySysWdtGetClearOnMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetClearOnMatch(uint32 counterNum)$/;"	f
CySysWdtGetClearOnMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetClearOnMatch(uint32 counterNum)$/;"	f
CySysWdtGetCount	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetCount(uint32 counterNum)$/;"	f
CySysWdtGetCount	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetCount(void)$/;"	f
CySysWdtGetCount	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetCount(uint32 counterNum)$/;"	f
CySysWdtGetCount	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetCount(void)$/;"	f
CySysWdtGetEnabledStatus	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetEnabledStatus(uint32 counterNum)$/;"	f
CySysWdtGetEnabledStatus	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetEnabledStatus(void)$/;"	f
CySysWdtGetEnabledStatus	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetEnabledStatus(uint32 counterNum)$/;"	f
CySysWdtGetEnabledStatus	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetEnabledStatus(void)$/;"	f
CySysWdtGetIgnoreBits	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetIgnoreBits(void)$/;"	f
CySysWdtGetIgnoreBits	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetIgnoreBits(void)$/;"	f
CySysWdtGetInterruptCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    cyWdtCallback CySysWdtGetInterruptCallback(uint32 counterNum)$/;"	f
CySysWdtGetInterruptCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    cyWdtCallback CySysWdtGetInterruptCallback(void)$/;"	f
CySysWdtGetInterruptCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    cyWdtCallback CySysWdtGetInterruptCallback(uint32 counterNum)$/;"	f
CySysWdtGetInterruptCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    cyWdtCallback CySysWdtGetInterruptCallback(void)$/;"	f
CySysWdtGetInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetInterruptSource(void)$/;"	f
CySysWdtGetInterruptSource	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetInterruptSource(void)$/;"	f
CySysWdtGetIsrCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	414;"	d
CySysWdtGetIsrCallback	.\Design02.cydsn\codegentemp\CyLFClk.h	414;"	d
CySysWdtGetMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetMatch(uint32 counterNum)$/;"	f
CySysWdtGetMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetMatch(void)$/;"	f
CySysWdtGetMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetMatch(uint32 counterNum)$/;"	f
CySysWdtGetMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetMatch(void)$/;"	f
CySysWdtGetMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetMode(uint32 counterNum)$/;"	f
CySysWdtGetMode	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetMode(uint32 counterNum)$/;"	f
CySysWdtGetToggleBit	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    uint32 CySysWdtGetToggleBit(void)$/;"	f
CySysWdtGetToggleBit	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    uint32 CySysWdtGetToggleBit(void)$/;"	f
CySysWdtIsr	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtIsr(void)$/;"	f
CySysWdtIsr	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtIsr(void)$/;"	f
CySysWdtLock	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtLock(void)$/;"	f
CySysWdtLock	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtLock(void)$/;"	f
CySysWdtLocked	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static uint32 CySysWdtLocked(void)$/;"	f	file:
CySysWdtLocked	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static uint32 CySysWdtLocked(void)$/;"	f	file:
CySysWdtMaskInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtMaskInterrupt(void)$/;"	f
CySysWdtMaskInterrupt	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtMaskInterrupt(void)$/;"	f
CySysWdtReadCascade	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	405;"	d
CySysWdtReadCascade	.\Design02.cydsn\codegentemp\CyLFClk.h	405;"	d
CySysWdtReadClearOnMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	402;"	d
CySysWdtReadClearOnMatch	.\Design02.cydsn\codegentemp\CyLFClk.h	402;"	d
CySysWdtReadCount	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	410;"	d
CySysWdtReadCount	.\Design02.cydsn\codegentemp\CyLFClk.h	410;"	d
CySysWdtReadEnabledStatus	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	403;"	d
CySysWdtReadEnabledStatus	.\Design02.cydsn\codegentemp\CyLFClk.h	403;"	d
CySysWdtReadIgnoreBits	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	412;"	d
CySysWdtReadIgnoreBits	.\Design02.cydsn\codegentemp\CyLFClk.h	412;"	d
CySysWdtReadMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	409;"	d
CySysWdtReadMatch	.\Design02.cydsn\codegentemp\CyLFClk.h	409;"	d
CySysWdtReadMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	400;"	d
CySysWdtReadMode	.\Design02.cydsn\codegentemp\CyLFClk.h	400;"	d
CySysWdtReadToggleBit	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	408;"	d
CySysWdtReadToggleBit	.\Design02.cydsn\codegentemp\CyLFClk.h	408;"	d
CySysWdtResetCounters	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtResetCounters(uint32 countersMask)$/;"	f
CySysWdtResetCounters	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtResetCounters(uint32 countersMask)$/;"	f
CySysWdtSetCascade	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetCascade(uint32 cascadeMask)$/;"	f
CySysWdtSetCascade	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetCascade(uint32 cascadeMask)$/;"	f
CySysWdtSetClearOnMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetClearOnMatch(uint32 counterNum, uint32 enable)$/;"	f
CySysWdtSetClearOnMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetClearOnMatch(uint32 counterNum, uint32 enable)$/;"	f
CySysWdtSetIgnoreBits	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetIgnoreBits(uint32 bitsNum)$/;"	f
CySysWdtSetIgnoreBits	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetIgnoreBits(uint32 bitsNum)$/;"	f
CySysWdtSetInterruptCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    cyWdtCallback CySysWdtSetInterruptCallback(cyWdtCallback function)$/;"	f
CySysWdtSetInterruptCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    cyWdtCallback CySysWdtSetInterruptCallback(uint32 counterNum, cyWdtCallback function)$/;"	f
CySysWdtSetInterruptCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    cyWdtCallback CySysWdtSetInterruptCallback(cyWdtCallback function)$/;"	f
CySysWdtSetInterruptCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    cyWdtCallback CySysWdtSetInterruptCallback(uint32 counterNum, cyWdtCallback function)$/;"	f
CySysWdtSetIsrCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	413;"	d
CySysWdtSetIsrCallback	.\Design02.cydsn\codegentemp\CyLFClk.h	413;"	d
CySysWdtSetMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetMatch(uint32 counterNum, uint32 match)$/;"	f
CySysWdtSetMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetMatch(uint32 match)$/;"	f
CySysWdtSetMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetMatch(uint32 counterNum, uint32 match)$/;"	f
CySysWdtSetMatch	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetMatch(uint32 match)$/;"	f
CySysWdtSetMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetMode(uint32 counterNum, uint32 mode)$/;"	f
CySysWdtSetMode	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetMode(uint32 counterNum, uint32 mode)$/;"	f
CySysWdtSetToggleBit	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtSetToggleBit(uint32 bits)$/;"	f
CySysWdtSetToggleBit	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtSetToggleBit(uint32 bits)$/;"	f
CySysWdtUnlock	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtUnlock(void)$/;"	f
CySysWdtUnlock	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtUnlock(void)$/;"	f
CySysWdtUnmaskInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    void CySysWdtUnmaskInterrupt(void)$/;"	f
CySysWdtUnmaskInterrupt	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    void CySysWdtUnmaskInterrupt(void)$/;"	f
CySysWdtWriteCascade	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	404;"	d
CySysWdtWriteCascade	.\Design02.cydsn\codegentemp\CyLFClk.h	404;"	d
CySysWdtWriteClearOnMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	401;"	d
CySysWdtWriteClearOnMatch	.\Design02.cydsn\codegentemp\CyLFClk.h	401;"	d
CySysWdtWriteIgnoreBits	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	411;"	d
CySysWdtWriteIgnoreBits	.\Design02.cydsn\codegentemp\CyLFClk.h	411;"	d
CySysWdtWriteMatch	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	406;"	d
CySysWdtWriteMatch	.\Design02.cydsn\codegentemp\CyLFClk.h	406;"	d
CySysWdtWriteMode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	399;"	d
CySysWdtWriteMode	.\Design02.cydsn\codegentemp\CyLFClk.h	399;"	d
CySysWdtWriteToggleBit	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	407;"	d
CySysWdtWriteToggleBit	.\Design02.cydsn\codegentemp\CyLFClk.h	407;"	d
DATA_LEN	.\Design02.cydsn\RC4.h	15;"	d
DELAY_10S	.\Design02.cydsn\app_lock.h	43;"	d
DELAY_1S	.\Design02.cydsn\app_lock.h	46;"	d
DELAY_2S	.\Design02.cydsn\app_lock.h	45;"	d
DELAY_30S	.\Design02.cydsn\app_lock.h	42;"	d
DELAY_5S	.\Design02.cydsn\app_lock.h	44;"	d
DEVICE_INIT_ERROR	.\Design02.cydsn\app_protocol.h	36;"	d
DONGLE	.\Design02.cydsn\app_LED.h	25;"	d
DelayTime	.\Design02.cydsn\app_lock.h	/^}DelayTime;$/;"	t	typeref:struct:__anon4
Delay_1min	.\Design02.cydsn\app_lock.h	/^    uint16   Delay_1min;             \/\/1$/;"	m	struct:__anon4
Delay_1ms	.\Design02.cydsn\app_lock.h	/^	uint8   Delay_1ms;         		\/\/41$/;"	m	struct:__anon4
Delay_1s	.\Design02.cydsn\app_lock.h	/^    uint16   Delay_1s;               \/\/1S$/;"	m	struct:__anon4
Delay_Time	.\Design02.cydsn\app_lock.c	/^DelayTime  Delay_Time = {};$/;"	v
DeviceID	.\Design02.cydsn\app_lock.h	/^    uint8 DeviceID[4];              \/\/$/;"	m	struct:__anon3
DeviceID	.\Design02.cydsn\app_lock.h	/^    uint8 DeviceID[4];              \/\/$/;"	m	struct:__anon2
DisableUartRxInt	.\Design02.cydsn\app_UART.c	/^void DisableUartRxInt(void)$/;"	f
EVENT_0	.\Design02.cydsn\app_lock.h	32;"	d
EVENT_1	.\Design02.cydsn\app_lock.h	33;"	d
EVENT_2	.\Design02.cydsn\app_lock.h	34;"	d
EVENT_3	.\Design02.cydsn\app_lock.h	35;"	d
EVENT_4	.\Design02.cydsn\app_lock.h	36;"	d
EVENT_5	.\Design02.cydsn\app_lock.h	37;"	d
EnableUartRxInt	.\Design02.cydsn\app_UART.c	/^void EnableUartRxInt(void)$/;"	f
F	.\Design02.cydsn\md5.h	11;"	d
FACTORY_DAY	.\Design02.cydsn\app_protocol.h	25;"	d
FACTORY_MONTH	.\Design02.cydsn\app_protocol.h	24;"	d
FACTORY_YEAR	.\Design02.cydsn\app_protocol.h	23;"	d
FF	.\Design02.cydsn\md5.h	16;"	d
FIRST_CRC_ERROR	.\Design02.cydsn\app_protocol.h	40;"	d
FLAG	.\Design02.cydsn\app_lock.h	/^}FLAG;$/;"	t	typeref:struct:__anon5
FPCA	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon232::__anon233
FPCA	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon110::__anon111
FRAME_LENGTH_ERROR	.\Design02.cydsn\app_protocol.h	42;"	d
FSU_DI_1_0	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	29;"	d
FSU_DI_1_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	32;"	d
FSU_DI_1_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	31;"	d
FSU_DI_1_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	30;"	d
FSU_DI_1_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1_aliases.h	33;"	d
FSU_DI_1_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	/^    uint8 FSU_DI_1_ClearInterrupt(void) $/;"	f
FSU_DI_1_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	44;"	d
FSU_DI_1_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	45;"	d
FSU_DI_1_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	49;"	d
FSU_DI_1_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	48;"	d
FSU_DI_1_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	47;"	d
FSU_DI_1_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	46;"	d
FSU_DI_1_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	51;"	d
FSU_DI_1_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	50;"	d
FSU_DI_1_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	69;"	d
FSU_DI_1_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	41;"	d
FSU_DI_1_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	42;"	d
FSU_DI_1_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	87;"	d
FSU_DI_1_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	86;"	d
FSU_DI_1_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	71;"	d
FSU_DI_1_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	76;"	d
FSU_DI_1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	54;"	d
FSU_DI_1_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	67;"	d
FSU_DI_1_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	65;"	d
FSU_DI_1_Read	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	/^uint8 FSU_DI_1_Read(void) $/;"	f
FSU_DI_1_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	/^uint8 FSU_DI_1_ReadDataReg(void) $/;"	f
FSU_DI_1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	55;"	d
FSU_DI_1_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	/^void FSU_DI_1_SetDriveMode(uint8 mode) $/;"	f
FSU_DI_1_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.h	56;"	d
FSU_DI_1_Write	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	/^void FSU_DI_1_Write(uint8 value) $/;"	f
FSU_DI_2_0	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	29;"	d
FSU_DI_2_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	32;"	d
FSU_DI_2_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	31;"	d
FSU_DI_2_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	30;"	d
FSU_DI_2_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2_aliases.h	33;"	d
FSU_DI_2_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	/^    uint8 FSU_DI_2_ClearInterrupt(void) $/;"	f
FSU_DI_2_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	44;"	d
FSU_DI_2_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	45;"	d
FSU_DI_2_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	49;"	d
FSU_DI_2_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	48;"	d
FSU_DI_2_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	47;"	d
FSU_DI_2_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	46;"	d
FSU_DI_2_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	51;"	d
FSU_DI_2_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	50;"	d
FSU_DI_2_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	69;"	d
FSU_DI_2_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	41;"	d
FSU_DI_2_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	42;"	d
FSU_DI_2_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	87;"	d
FSU_DI_2_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	86;"	d
FSU_DI_2_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	71;"	d
FSU_DI_2_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	76;"	d
FSU_DI_2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	54;"	d
FSU_DI_2_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	67;"	d
FSU_DI_2_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	65;"	d
FSU_DI_2_Read	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	/^uint8 FSU_DI_2_Read(void) $/;"	f
FSU_DI_2_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	/^uint8 FSU_DI_2_ReadDataReg(void) $/;"	f
FSU_DI_2_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	55;"	d
FSU_DI_2_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	/^void FSU_DI_2_SetDriveMode(uint8 mode) $/;"	f
FSU_DI_2_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.h	56;"	d
FSU_DI_2_Write	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	/^void FSU_DI_2_Write(uint8 value) $/;"	f
FSU_DI_3_0	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	29;"	d
FSU_DI_3_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	32;"	d
FSU_DI_3_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	31;"	d
FSU_DI_3_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	30;"	d
FSU_DI_3_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3_aliases.h	33;"	d
FSU_DI_3_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	/^    uint8 FSU_DI_3_ClearInterrupt(void) $/;"	f
FSU_DI_3_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	44;"	d
FSU_DI_3_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	45;"	d
FSU_DI_3_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	49;"	d
FSU_DI_3_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	48;"	d
FSU_DI_3_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	47;"	d
FSU_DI_3_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	46;"	d
FSU_DI_3_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	51;"	d
FSU_DI_3_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	50;"	d
FSU_DI_3_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	69;"	d
FSU_DI_3_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	41;"	d
FSU_DI_3_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	42;"	d
FSU_DI_3_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	87;"	d
FSU_DI_3_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	86;"	d
FSU_DI_3_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	71;"	d
FSU_DI_3_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	76;"	d
FSU_DI_3_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	54;"	d
FSU_DI_3_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	67;"	d
FSU_DI_3_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	65;"	d
FSU_DI_3_Read	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	/^uint8 FSU_DI_3_Read(void) $/;"	f
FSU_DI_3_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	/^uint8 FSU_DI_3_ReadDataReg(void) $/;"	f
FSU_DI_3_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	55;"	d
FSU_DI_3_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	/^void FSU_DI_3_SetDriveMode(uint8 mode) $/;"	f
FSU_DI_3_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.h	56;"	d
FSU_DI_3_Write	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	/^void FSU_DI_3_Write(uint8 value) $/;"	f
FSU_DI_4_0	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	29;"	d
FSU_DI_4_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	32;"	d
FSU_DI_4_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	31;"	d
FSU_DI_4_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	30;"	d
FSU_DI_4_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4_aliases.h	33;"	d
FSU_DI_4_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	/^    uint8 FSU_DI_4_ClearInterrupt(void) $/;"	f
FSU_DI_4_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	44;"	d
FSU_DI_4_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	45;"	d
FSU_DI_4_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	49;"	d
FSU_DI_4_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	48;"	d
FSU_DI_4_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	47;"	d
FSU_DI_4_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	46;"	d
FSU_DI_4_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	51;"	d
FSU_DI_4_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	50;"	d
FSU_DI_4_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	69;"	d
FSU_DI_4_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	41;"	d
FSU_DI_4_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	42;"	d
FSU_DI_4_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	87;"	d
FSU_DI_4_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	86;"	d
FSU_DI_4_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	71;"	d
FSU_DI_4_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	76;"	d
FSU_DI_4_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	54;"	d
FSU_DI_4_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	67;"	d
FSU_DI_4_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	65;"	d
FSU_DI_4_Read	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	/^uint8 FSU_DI_4_Read(void) $/;"	f
FSU_DI_4_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	/^uint8 FSU_DI_4_ReadDataReg(void) $/;"	f
FSU_DI_4_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	55;"	d
FSU_DI_4_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	/^void FSU_DI_4_SetDriveMode(uint8 mode) $/;"	f
FSU_DI_4_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.h	56;"	d
FSU_DI_4_Write	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	/^void FSU_DI_4_Write(uint8 value) $/;"	f
FSU_DO_0	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	29;"	d
FSU_DO_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	32;"	d
FSU_DO_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	31;"	d
FSU_DO_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	30;"	d
FSU_DO_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO_aliases.h	33;"	d
FSU_DO_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	/^    uint8 FSU_DO_ClearInterrupt(void) $/;"	f
FSU_DO_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	44;"	d
FSU_DO_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	45;"	d
FSU_DO_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	49;"	d
FSU_DO_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	48;"	d
FSU_DO_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	47;"	d
FSU_DO_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	46;"	d
FSU_DO_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	51;"	d
FSU_DO_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	50;"	d
FSU_DO_DR	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	69;"	d
FSU_DO_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	41;"	d
FSU_DO_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	42;"	d
FSU_DO_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	87;"	d
FSU_DO_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	86;"	d
FSU_DO_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	71;"	d
FSU_DO_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	76;"	d
FSU_DO_MASK	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	54;"	d
FSU_DO_PC	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	67;"	d
FSU_DO_PS	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	65;"	d
FSU_DO_Read	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	/^uint8 FSU_DO_Read(void) $/;"	f
FSU_DO_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	/^uint8 FSU_DO_ReadDataReg(void) $/;"	f
FSU_DO_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	55;"	d
FSU_DO_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	/^void FSU_DO_SetDriveMode(uint8 mode) $/;"	f
FSU_DO_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.h	56;"	d
FSU_DO_Write	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	/^void FSU_DO_Write(uint8 value) $/;"	f
Flag	.\Design02.cydsn\app_lock.c	/^FLAG  Flag = {};$/;"	v
G	.\Design02.cydsn\md5.h	12;"	d
GAP_CENTRAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	41;"	d
GAP_CENTRAL	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	41;"	d
GAP_PERIPHERAL	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	42;"	d
GAP_PERIPHERAL	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	42;"	d
GATT_CLIENT	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	45;"	d
GATT_CLIENT	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	45;"	d
GATT_SERVER	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	44;"	d
GATT_SERVER	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	44;"	d
GATT_SUPPORT_128_BIT_UUID	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	43;"	d
GATT_SUPPORT_128_BIT_UUID	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	43;"	d
GE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon230::__anon231
GE	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon108::__anon109
GET_BATTERY_VOLTAGE	.\Design02.cydsn\app_protocol.h	58;"	d
GG	.\Design02.cydsn\md5.h	23;"	d
GREEN_OFF	.\Design02.cydsn\app_lock.h	28;"	d
GREEN_ON	.\Design02.cydsn\app_lock.h	27;"	d
Get_Adc	.\Design02.cydsn\main.c	/^uint16 Get_Adc(void)$/;"	f
H	.\Design02.cydsn\md5.h	13;"	d
HALL_CLOSE	.\Design02.cydsn\app_lock.h	39;"	d
HALL_OPEN	.\Design02.cydsn\app_lock.h	40;"	d
HH	.\Design02.cydsn\md5.h	30;"	d
HI16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	898;"	d
HI16	.\Design02.cydsn\codegentemp\cytypes.h	898;"	d
HI8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	894;"	d
HI8	.\Design02.cydsn\codegentemp\cytypes.h	894;"	d
HIGH	.\Design02.cydsn\app_lock.h	15;"	d
HOST_RESOLVE_PVT_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	60;"	d
HOST_RESOLVE_PVT_ADDR	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	60;"	d
HandleBleProcessing	.\Design02.cydsn\app_Ble.c	/^void HandleBleProcessing(void)$/;"	f
HandleLeds	.\Design02.cydsn\app_LED.c	/^void HandleLeds(void)$/;"	f
HandleUartRxTraffic	.\Design02.cydsn\app_UART.c	/^void HandleUartRxTraffic(CYBLE_GATTS_WRITE_REQ_PARAM_T * uartRxDataWrReq)$/;"	f
HandleUartTxTraffic	.\Design02.cydsn\app_UART.c	/^void HandleUartTxTraffic(void)$/;"	f
HardFault_IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^  HardFault_IRQn        = -13,              \/*!< 3 Cortex-M0 Hard Fault Interrupt                 *\/$/;"	e	enum:IRQn
HardFault_IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^  HardFault_IRQn        = -13,              \/*!< 3 Cortex-M0 Hard Fault Interrupt                 *\/$/;"	e	enum:IRQn
HasClassName	.\Design02.cydsn\Design02_timing.html	/^function HasClassName(objElement, strClass)$/;"	f
HasClassName	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function HasClassName(objElement, strClass)$/;"	f
HexToStr	.\Design02.cydsn\app_protocol.c	/^void HexToStr(char *pbDest, uint8 *pbSrc, uint16 nLen)$/;"	f
Hex_To_Ascii	.\Design02.cydsn\RC4.c	/^unsigned char Hex_To_Ascii(unsigned char Data)$/;"	f
HideElement	.\Design02.cydsn\Design02_timing.html	/^function HideElement(element)  {$/;"	f
HideElement	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function HideElement(element)  {$/;"	f
HideElements	.\Design02.cydsn\Design02_timing.html	/^function HideElements(elements)  {$/;"	f
HideElements	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function HideElements(elements)  {$/;"	f
Hl_Back_KeyInfo	.\Design02.cydsn\app_protocol.c	/^void Hl_Back_KeyInfo(void)$/;"	f
Hl_Back_Lock_Info	.\Design02.cydsn\app_protocol.c	/^void Hl_Back_Lock_Info(void)$/;"	f
Hl_Back_Lock_Open	.\Design02.cydsn\app_protocol.c	/^void Hl_Back_Lock_Open(void)$/;"	f
Hl_Back_Msg	.\Design02.cydsn\app_protocol.c	/^void  Hl_Back_Msg(uint8 cmd, uint8 result)$/;"	f
Hw_Ver_H	.\Design02.cydsn\app_protocol.h	19;"	d
Hw_Ver_L	.\Design02.cydsn\app_protocol.h	20;"	d
I	.\Design02.cydsn\md5.h	14;"	d
ICER	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon234
ICER	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon112
ICPR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon234
ICPR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon112
ICSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon235
ICSR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon113
IDChangeFlag	.\Design02.cydsn\app_lock.h	/^    uint8 IDChangeFlag;             \/\/$/;"	m	struct:__anon2
IDLE	.\Design02.cydsn\app_Com.h	16;"	d
II	.\Design02.cydsn\md5.h	37;"	d
INCLUDED_CYDISABLEDSHEETS_H	.\Design02.cydsn\Generated_Source\PSoC4\cydisabledsheets.h	2;"	d
INCLUDED_CYDISABLEDSHEETS_H	.\Design02.cydsn\codegentemp\cydisabledsheets.h	2;"	d
INCLUDED_CYFITTER_H	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	2;"	d
INCLUDED_CYFITTER_H	.\Design02.cydsn\codegentemp\cyfitter.h	2;"	d
INITIAL_STACK_POINTER	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	38;"	d	file:
INITIAL_STACK_POINTER	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	40;"	d	file:
INITIAL_STACK_POINTER	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	44;"	d	file:
INITIAL_STACK_POINTER	.\Design02.cydsn\codegentemp\Cm0Start.c	38;"	d	file:
INITIAL_STACK_POINTER	.\Design02.cydsn\codegentemp\Cm0Start.c	40;"	d	file:
INITIAL_STACK_POINTER	.\Design02.cydsn\codegentemp\Cm0Start.c	44;"	d	file:
INIT_SWAPKEY_ERROR	.\Design02.cydsn\app_protocol.h	44;"	d
INIT_SWAP_KEY_CMD	.\Design02.cydsn\app_protocol.h	48;"	d
IP	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon234
IP	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon112
IPSR_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon228
IPSR_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon106
IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^typedef enum IRQn$/;"	g
IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^typedef enum IRQn$/;"	g
IRQn_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRQn_Type	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISER	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon234
ISER	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon112
ISPR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon234
ISPR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon112
ISR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon228::__anon229
ISR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon230::__anon231
ISR	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon106::__anon107
ISR	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon108::__anon109
IT	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon230::__anon231
IT	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon108::__anon109
InitState	.\Design02.cydsn\app_lock.h	/^    uint8 InitState;                \/\/$/;"	m	struct:__anon3
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\ADC_IRQ.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq_IRQ.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\BLE_bless_isr.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\ADC_IRQ.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\BLE_bless_isr.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\CyLib.h	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\TC_ISR.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\Timer_isr.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
IntDefaultHandler	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^CY_ISR_PROTO(IntDefaultHandler);$/;"	v
InterruptMaskValue	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^            uint8 InterruptMaskValue;   \/* PWM Current Interrupt Mask *\/$/;"	m	struct:__anon257
KEY_LEN	.\Design02.cydsn\RC4.h	13;"	d
KEY_STR	.\Design02.cydsn\app_protocol.c	/^}KEY_STR; \/\/$/;"	t	typeref:struct:_KEY_STR	file:
Key_Test_0	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	29;"	d
Key_Test_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	32;"	d
Key_Test_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	31;"	d
Key_Test_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	30;"	d
Key_Test_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test_aliases.h	33;"	d
Key_Test_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	/^    uint8 Key_Test_ClearInterrupt(void) $/;"	f
Key_Test_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	44;"	d
Key_Test_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	45;"	d
Key_Test_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	49;"	d
Key_Test_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	48;"	d
Key_Test_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	47;"	d
Key_Test_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	46;"	d
Key_Test_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	51;"	d
Key_Test_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	50;"	d
Key_Test_DR	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	69;"	d
Key_Test_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	41;"	d
Key_Test_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	42;"	d
Key_Test_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	87;"	d
Key_Test_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	86;"	d
Key_Test_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	71;"	d
Key_Test_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	76;"	d
Key_Test_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	54;"	d
Key_Test_PC	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	67;"	d
Key_Test_PS	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	65;"	d
Key_Test_Read	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	/^uint8 Key_Test_Read(void) $/;"	f
Key_Test_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	/^uint8 Key_Test_ReadDataReg(void) $/;"	f
Key_Test_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	55;"	d
Key_Test_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	/^void Key_Test_SetDriveMode(uint8 mode) $/;"	f
Key_Test_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.h	56;"	d
Key_Test_Write	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	/^void Key_Test_Write(uint8 value) $/;"	f
L2CAP_SUPPORT_CBFC_MODE	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackHostMain.h	61;"	d
L2CAP_SUPPORT_CBFC_MODE	.\Design02.cydsn\codegentemp\BLE_StackHostMain.h	61;"	d
LED_Board_0	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	29;"	d
LED_Board_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	32;"	d
LED_Board_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	31;"	d
LED_Board_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	30;"	d
LED_Board_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board_aliases.h	33;"	d
LED_Board_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	/^    uint8 LED_Board_ClearInterrupt(void) $/;"	f
LED_Board_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	44;"	d
LED_Board_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	45;"	d
LED_Board_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	49;"	d
LED_Board_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	48;"	d
LED_Board_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	47;"	d
LED_Board_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	46;"	d
LED_Board_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	51;"	d
LED_Board_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	50;"	d
LED_Board_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	69;"	d
LED_Board_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	41;"	d
LED_Board_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	42;"	d
LED_Board_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	87;"	d
LED_Board_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	86;"	d
LED_Board_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	71;"	d
LED_Board_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	76;"	d
LED_Board_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	54;"	d
LED_Board_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	67;"	d
LED_Board_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	65;"	d
LED_Board_Read	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	/^uint8 LED_Board_Read(void) $/;"	f
LED_Board_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	/^uint8 LED_Board_ReadDataReg(void) $/;"	f
LED_Board_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	55;"	d
LED_Board_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	/^void LED_Board_SetDriveMode(uint8 mode) $/;"	f
LED_Board_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.h	56;"	d
LED_Board_Write	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	/^void LED_Board_Write(uint8 value) $/;"	f
LED_Ctrl_0	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	29;"	d
LED_Ctrl_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	32;"	d
LED_Ctrl_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	31;"	d
LED_Ctrl_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	30;"	d
LED_Ctrl_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl_aliases.h	33;"	d
LED_Ctrl_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	/^    uint8 LED_Ctrl_ClearInterrupt(void) $/;"	f
LED_Ctrl_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	44;"	d
LED_Ctrl_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	45;"	d
LED_Ctrl_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	49;"	d
LED_Ctrl_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	48;"	d
LED_Ctrl_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	47;"	d
LED_Ctrl_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	46;"	d
LED_Ctrl_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	51;"	d
LED_Ctrl_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	50;"	d
LED_Ctrl_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	69;"	d
LED_Ctrl_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	41;"	d
LED_Ctrl_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	42;"	d
LED_Ctrl_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	87;"	d
LED_Ctrl_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	86;"	d
LED_Ctrl_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	71;"	d
LED_Ctrl_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	76;"	d
LED_Ctrl_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	54;"	d
LED_Ctrl_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	67;"	d
LED_Ctrl_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	65;"	d
LED_Ctrl_Read	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	/^uint8 LED_Ctrl_Read(void) $/;"	f
LED_Ctrl_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	/^uint8 LED_Ctrl_ReadDataReg(void) $/;"	f
LED_Ctrl_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	55;"	d
LED_Ctrl_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	/^void LED_Ctrl_SetDriveMode(uint8 mode) $/;"	f
LED_Ctrl_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.h	56;"	d
LED_Ctrl_Write	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	/^void LED_Ctrl_Write(uint8 value) $/;"	f
LED_GREEN_0	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	29;"	d
LED_GREEN_0	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	29;"	d
LED_GREEN_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	32;"	d
LED_GREEN_0_DR	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	32;"	d
LED_GREEN_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	31;"	d
LED_GREEN_0_PC	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	31;"	d
LED_GREEN_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	30;"	d
LED_GREEN_0_PS	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	30;"	d
LED_GREEN_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN_aliases.h	33;"	d
LED_GREEN_0_SHIFT	.\Design02.cydsn\codegentemp\LED_GREEN_aliases.h	33;"	d
LED_GREEN_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	/^    uint8 LED_GREEN_ClearInterrupt(void) $/;"	f
LED_GREEN_ClearInterrupt	.\Design02.cydsn\codegentemp\LED_GREEN.c	/^    uint8 LED_GREEN_ClearInterrupt(void) $/;"	f
LED_GREEN_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	44;"	d
LED_GREEN_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\LED_GREEN.h	44;"	d
LED_GREEN_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	45;"	d
LED_GREEN_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\LED_GREEN.h	45;"	d
LED_GREEN_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	49;"	d
LED_GREEN_DM_OD_HI	.\Design02.cydsn\codegentemp\LED_GREEN.h	49;"	d
LED_GREEN_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	48;"	d
LED_GREEN_DM_OD_LO	.\Design02.cydsn\codegentemp\LED_GREEN.h	48;"	d
LED_GREEN_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	47;"	d
LED_GREEN_DM_RES_DWN	.\Design02.cydsn\codegentemp\LED_GREEN.h	47;"	d
LED_GREEN_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	46;"	d
LED_GREEN_DM_RES_UP	.\Design02.cydsn\codegentemp\LED_GREEN.h	46;"	d
LED_GREEN_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	51;"	d
LED_GREEN_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\LED_GREEN.h	51;"	d
LED_GREEN_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	50;"	d
LED_GREEN_DM_STRONG	.\Design02.cydsn\codegentemp\LED_GREEN.h	50;"	d
LED_GREEN_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	69;"	d
LED_GREEN_DR	.\Design02.cydsn\codegentemp\LED_GREEN.h	69;"	d
LED_GREEN_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	41;"	d
LED_GREEN_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\LED_GREEN.h	41;"	d
LED_GREEN_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	42;"	d
LED_GREEN_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\LED_GREEN.h	42;"	d
LED_GREEN_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	87;"	d
LED_GREEN_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\LED_GREEN.h	87;"	d
LED_GREEN_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	86;"	d
LED_GREEN_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\LED_GREEN.h	86;"	d
LED_GREEN_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	71;"	d
LED_GREEN_INP_DIS	.\Design02.cydsn\codegentemp\LED_GREEN.h	71;"	d
LED_GREEN_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	76;"	d
LED_GREEN_INTSTAT	.\Design02.cydsn\codegentemp\LED_GREEN.h	76;"	d
LED_GREEN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	54;"	d
LED_GREEN_MASK	.\Design02.cydsn\codegentemp\LED_GREEN.h	54;"	d
LED_GREEN_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	67;"	d
LED_GREEN_PC	.\Design02.cydsn\codegentemp\LED_GREEN.h	67;"	d
LED_GREEN_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	65;"	d
LED_GREEN_PS	.\Design02.cydsn\codegentemp\LED_GREEN.h	65;"	d
LED_GREEN_Read	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	/^uint8 LED_GREEN_Read(void) $/;"	f
LED_GREEN_Read	.\Design02.cydsn\codegentemp\LED_GREEN.c	/^uint8 LED_GREEN_Read(void) $/;"	f
LED_GREEN_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	/^uint8 LED_GREEN_ReadDataReg(void) $/;"	f
LED_GREEN_ReadDataReg	.\Design02.cydsn\codegentemp\LED_GREEN.c	/^uint8 LED_GREEN_ReadDataReg(void) $/;"	f
LED_GREEN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	55;"	d
LED_GREEN_SHIFT	.\Design02.cydsn\codegentemp\LED_GREEN.h	55;"	d
LED_GREEN_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	/^void LED_GREEN_SetDriveMode(uint8 mode) $/;"	f
LED_GREEN_SetDriveMode	.\Design02.cydsn\codegentemp\LED_GREEN.c	/^void LED_GREEN_SetDriveMode(uint8 mode) $/;"	f
LED_GREEN_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.h	56;"	d
LED_GREEN_WIDTH	.\Design02.cydsn\codegentemp\LED_GREEN.h	56;"	d
LED_GREEN_Write	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	/^void LED_GREEN_Write(uint8 value) $/;"	f
LED_GREEN_Write	.\Design02.cydsn\codegentemp\LED_GREEN.c	/^void LED_GREEN_Write(uint8 value) $/;"	f
LED_GREEN__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1078;"	d
LED_GREEN__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1078;"	d
LED_GREEN__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1079;"	d
LED_GREEN__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1079;"	d
LED_GREEN__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1080;"	d
LED_GREEN__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1080;"	d
LED_GREEN__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1081;"	d
LED_GREEN__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1081;"	d
LED_GREEN__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1082;"	d
LED_GREEN__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	1082;"	d
LED_GREEN__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1083;"	d
LED_GREEN__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1083;"	d
LED_GREEN__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1084;"	d
LED_GREEN__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1084;"	d
LED_GREEN__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1085;"	d
LED_GREEN__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1085;"	d
LED_GREEN__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1086;"	d
LED_GREEN__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1086;"	d
LED_GREEN__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1087;"	d
LED_GREEN__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1087;"	d
LED_GREEN__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1088;"	d
LED_GREEN__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1088;"	d
LED_GREEN__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1089;"	d
LED_GREEN__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1089;"	d
LED_GREEN__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1090;"	d
LED_GREEN__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1090;"	d
LED_GREEN__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1091;"	d
LED_GREEN__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1091;"	d
LED_GREEN__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1092;"	d
LED_GREEN__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1092;"	d
LED_GREEN__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1093;"	d
LED_GREEN__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1093;"	d
LED_GREEN__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1094;"	d
LED_GREEN__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1094;"	d
LED_GREEN__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1095;"	d
LED_GREEN__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1095;"	d
LED_GREEN__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1096;"	d
LED_GREEN__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1096;"	d
LED_GREEN__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1097;"	d
LED_GREEN__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1097;"	d
LED_GREEN__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1098;"	d
LED_GREEN__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1098;"	d
LED_GREEN__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1099;"	d
LED_GREEN__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1099;"	d
LED_GREEN__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1100;"	d
LED_GREEN__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1100;"	d
LED_GREEN__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1101;"	d
LED_GREEN__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1101;"	d
LED_GREEN__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1102;"	d
LED_GREEN__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1102;"	d
LED_GREEN__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1103;"	d
LED_GREEN__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1103;"	d
LED_GREEN__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1104;"	d
LED_GREEN__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1104;"	d
LED_GREEN__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1105;"	d
LED_GREEN__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1105;"	d
LED_GREEN__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1106;"	d
LED_GREEN__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1106;"	d
LED_GREEN__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1107;"	d
LED_GREEN__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1107;"	d
LED_GREEN__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1108;"	d
LED_GREEN__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1108;"	d
LED_GREEN__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1109;"	d
LED_GREEN__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1109;"	d
LED_GREEN__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1110;"	d
LED_GREEN__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1110;"	d
LED_GREEN__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1111;"	d
LED_GREEN__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1111;"	d
LED_GREEN__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1112;"	d
LED_GREEN__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1112;"	d
LED_GREEN__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1113;"	d
LED_GREEN__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1113;"	d
LED_GREEN__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1114;"	d
LED_GREEN__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1114;"	d
LED_GREEN__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1115;"	d
LED_GREEN__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1115;"	d
LED_GREEN__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1116;"	d
LED_GREEN__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1116;"	d
LED_GREEN__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1117;"	d
LED_GREEN__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1117;"	d
LED_GREEN__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1118;"	d
LED_GREEN__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1118;"	d
LED_GREEN__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1119;"	d
LED_GREEN__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1119;"	d
LED_GREEN__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1120;"	d
LED_GREEN__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1120;"	d
LED_GREEN__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1121;"	d
LED_GREEN__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1121;"	d
LED_GREEN__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1122;"	d
LED_GREEN__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1122;"	d
LED_GREEN__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1123;"	d
LED_GREEN__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1123;"	d
LED_GREEN__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1124;"	d
LED_GREEN__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1124;"	d
LED_GREEN__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1125;"	d
LED_GREEN__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1125;"	d
LED_GREEN__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1126;"	d
LED_GREEN__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1126;"	d
LED_GREEN__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1127;"	d
LED_GREEN__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1127;"	d
LED_GREEN__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1128;"	d
LED_GREEN__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1128;"	d
LED_GREEN__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1129;"	d
LED_GREEN__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1129;"	d
LED_GREEN__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1130;"	d
LED_GREEN__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1130;"	d
LED_GREEN__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1131;"	d
LED_GREEN__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1131;"	d
LED_GREEN__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1132;"	d
LED_GREEN__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1132;"	d
LED_GREEN__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1133;"	d
LED_GREEN__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1133;"	d
LED_GREEN__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1134;"	d
LED_GREEN__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1134;"	d
LED_GREEN__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1135;"	d
LED_GREEN__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1135;"	d
LED_GREEN__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1136;"	d
LED_GREEN__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1136;"	d
LED_GREEN__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1137;"	d
LED_GREEN__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1137;"	d
LED_GREEN__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1138;"	d
LED_GREEN__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1138;"	d
LED_OFF	.\Design02.cydsn\app_LED.h	26;"	d
LED_ON	.\Design02.cydsn\app_LED.h	27;"	d
LED_RED_0	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	29;"	d
LED_RED_0	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	29;"	d
LED_RED_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	32;"	d
LED_RED_0_DR	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	32;"	d
LED_RED_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	31;"	d
LED_RED_0_PC	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	31;"	d
LED_RED_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	30;"	d
LED_RED_0_PS	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	30;"	d
LED_RED_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED_aliases.h	33;"	d
LED_RED_0_SHIFT	.\Design02.cydsn\codegentemp\LED_RED_aliases.h	33;"	d
LED_RED_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	/^    uint8 LED_RED_ClearInterrupt(void) $/;"	f
LED_RED_ClearInterrupt	.\Design02.cydsn\codegentemp\LED_RED.c	/^    uint8 LED_RED_ClearInterrupt(void) $/;"	f
LED_RED_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	44;"	d
LED_RED_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\LED_RED.h	44;"	d
LED_RED_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	45;"	d
LED_RED_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\LED_RED.h	45;"	d
LED_RED_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	49;"	d
LED_RED_DM_OD_HI	.\Design02.cydsn\codegentemp\LED_RED.h	49;"	d
LED_RED_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	48;"	d
LED_RED_DM_OD_LO	.\Design02.cydsn\codegentemp\LED_RED.h	48;"	d
LED_RED_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	47;"	d
LED_RED_DM_RES_DWN	.\Design02.cydsn\codegentemp\LED_RED.h	47;"	d
LED_RED_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	46;"	d
LED_RED_DM_RES_UP	.\Design02.cydsn\codegentemp\LED_RED.h	46;"	d
LED_RED_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	51;"	d
LED_RED_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\LED_RED.h	51;"	d
LED_RED_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	50;"	d
LED_RED_DM_STRONG	.\Design02.cydsn\codegentemp\LED_RED.h	50;"	d
LED_RED_DR	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	69;"	d
LED_RED_DR	.\Design02.cydsn\codegentemp\LED_RED.h	69;"	d
LED_RED_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	41;"	d
LED_RED_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\LED_RED.h	41;"	d
LED_RED_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	42;"	d
LED_RED_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\LED_RED.h	42;"	d
LED_RED_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	87;"	d
LED_RED_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\LED_RED.h	87;"	d
LED_RED_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	86;"	d
LED_RED_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\LED_RED.h	86;"	d
LED_RED_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	71;"	d
LED_RED_INP_DIS	.\Design02.cydsn\codegentemp\LED_RED.h	71;"	d
LED_RED_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	76;"	d
LED_RED_INTSTAT	.\Design02.cydsn\codegentemp\LED_RED.h	76;"	d
LED_RED_MASK	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	54;"	d
LED_RED_MASK	.\Design02.cydsn\codegentemp\LED_RED.h	54;"	d
LED_RED_PC	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	67;"	d
LED_RED_PC	.\Design02.cydsn\codegentemp\LED_RED.h	67;"	d
LED_RED_PS	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	65;"	d
LED_RED_PS	.\Design02.cydsn\codegentemp\LED_RED.h	65;"	d
LED_RED_Read	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	/^uint8 LED_RED_Read(void) $/;"	f
LED_RED_Read	.\Design02.cydsn\codegentemp\LED_RED.c	/^uint8 LED_RED_Read(void) $/;"	f
LED_RED_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	/^uint8 LED_RED_ReadDataReg(void) $/;"	f
LED_RED_ReadDataReg	.\Design02.cydsn\codegentemp\LED_RED.c	/^uint8 LED_RED_ReadDataReg(void) $/;"	f
LED_RED_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	55;"	d
LED_RED_SHIFT	.\Design02.cydsn\codegentemp\LED_RED.h	55;"	d
LED_RED_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	/^void LED_RED_SetDriveMode(uint8 mode) $/;"	f
LED_RED_SetDriveMode	.\Design02.cydsn\codegentemp\LED_RED.c	/^void LED_RED_SetDriveMode(uint8 mode) $/;"	f
LED_RED_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.h	56;"	d
LED_RED_WIDTH	.\Design02.cydsn\codegentemp\LED_RED.h	56;"	d
LED_RED_Write	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	/^void LED_RED_Write(uint8 value) $/;"	f
LED_RED_Write	.\Design02.cydsn\codegentemp\LED_RED.c	/^void LED_RED_Write(uint8 value) $/;"	f
LED_RED__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	952;"	d
LED_RED__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	952;"	d
LED_RED__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	953;"	d
LED_RED__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	953;"	d
LED_RED__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	954;"	d
LED_RED__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	954;"	d
LED_RED__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	955;"	d
LED_RED__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	955;"	d
LED_RED__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	956;"	d
LED_RED__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	956;"	d
LED_RED__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	957;"	d
LED_RED__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	957;"	d
LED_RED__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	958;"	d
LED_RED__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	958;"	d
LED_RED__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	959;"	d
LED_RED__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	959;"	d
LED_RED__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	960;"	d
LED_RED__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	960;"	d
LED_RED__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	961;"	d
LED_RED__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	961;"	d
LED_RED__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	962;"	d
LED_RED__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	962;"	d
LED_RED__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	963;"	d
LED_RED__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	963;"	d
LED_RED__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	964;"	d
LED_RED__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	964;"	d
LED_RED__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	965;"	d
LED_RED__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	965;"	d
LED_RED__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	966;"	d
LED_RED__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	966;"	d
LED_RED__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	967;"	d
LED_RED__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	967;"	d
LED_RED__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	968;"	d
LED_RED__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	968;"	d
LED_RED__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	969;"	d
LED_RED__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	969;"	d
LED_RED__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	970;"	d
LED_RED__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	970;"	d
LED_RED__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	971;"	d
LED_RED__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	971;"	d
LED_RED__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	972;"	d
LED_RED__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	972;"	d
LED_RED__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	973;"	d
LED_RED__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	973;"	d
LED_RED__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	974;"	d
LED_RED__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	974;"	d
LED_RED__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	975;"	d
LED_RED__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	975;"	d
LED_RED__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	976;"	d
LED_RED__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	976;"	d
LED_RED__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	977;"	d
LED_RED__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	977;"	d
LED_RED__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	978;"	d
LED_RED__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	978;"	d
LED_RED__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	979;"	d
LED_RED__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	979;"	d
LED_RED__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	980;"	d
LED_RED__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	980;"	d
LED_RED__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	981;"	d
LED_RED__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	981;"	d
LED_RED__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	982;"	d
LED_RED__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	982;"	d
LED_RED__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	983;"	d
LED_RED__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	983;"	d
LED_RED__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	984;"	d
LED_RED__DR	.\Design02.cydsn\codegentemp\cyfitter.h	984;"	d
LED_RED__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	985;"	d
LED_RED__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	985;"	d
LED_RED__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	986;"	d
LED_RED__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	986;"	d
LED_RED__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	987;"	d
LED_RED__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	987;"	d
LED_RED__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	988;"	d
LED_RED__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	988;"	d
LED_RED__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	989;"	d
LED_RED__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	989;"	d
LED_RED__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	990;"	d
LED_RED__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	990;"	d
LED_RED__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	991;"	d
LED_RED__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	991;"	d
LED_RED__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	992;"	d
LED_RED__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	992;"	d
LED_RED__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	993;"	d
LED_RED__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	993;"	d
LED_RED__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	994;"	d
LED_RED__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	994;"	d
LED_RED__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	995;"	d
LED_RED__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	995;"	d
LED_RED__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	996;"	d
LED_RED__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	996;"	d
LED_RED__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	997;"	d
LED_RED__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	997;"	d
LED_RED__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	998;"	d
LED_RED__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	998;"	d
LED_RED__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	999;"	d
LED_RED__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	999;"	d
LED_RED__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1000;"	d
LED_RED__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1000;"	d
LED_RED__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1001;"	d
LED_RED__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1001;"	d
LED_RED__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1002;"	d
LED_RED__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1002;"	d
LED_RED__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1003;"	d
LED_RED__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1003;"	d
LED_RED__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1004;"	d
LED_RED__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1004;"	d
LED_RED__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1005;"	d
LED_RED__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1005;"	d
LED_RED__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1006;"	d
LED_RED__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1006;"	d
LED_RED__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1007;"	d
LED_RED__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1007;"	d
LED_RED__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1008;"	d
LED_RED__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1008;"	d
LED_RED__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1009;"	d
LED_RED__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1009;"	d
LED_RED__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1010;"	d
LED_RED__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1010;"	d
LED_RED__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1011;"	d
LED_RED__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1011;"	d
LED_RED__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1012;"	d
LED_RED__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1012;"	d
LO16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	897;"	d
LO16	.\Design02.cydsn\codegentemp\cytypes.h	897;"	d
LO8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	893;"	d
LO8	.\Design02.cydsn\codegentemp\cytypes.h	893;"	d
LOAD	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon236
LOAD	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon114
LOCK_INFO	.\Design02.cydsn\app_lock.h	/^}LOCK_INFO; $/;"	t	typeref:struct:__anon3
LOCK_LED_CLOSE	.\Design02.cydsn\app_lock.h	19;"	d
LOCK_LED_OPEN	.\Design02.cydsn\app_lock.h	18;"	d
LOCK_NAME_ERROR	.\Design02.cydsn\app_protocol.h	38;"	d
LOCK_OPEN_FLAG_SET	.\Design02.cydsn\app_protocol.c	26;"	d	file:
LOW	.\Design02.cydsn\app_lock.h	16;"	d
Load_Config	.\Design02.cydsn\app_lock.c	/^void Load_Config(void)$/;"	f
LockIdentify	.\Design02.cydsn\app_lock.c	/^const uint8 LockIdentify[16] = {0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F};$/;"	v
LockKey	.\Design02.cydsn\app_lock.h	/^    uint8 LockKey[8];               \/\/$/;"	m	struct:__anon3
Lock_Info	.\Design02.cydsn\app_lock.c	/^LOCK_INFO Lock_Info = {};$/;"	v
MAIN_H	.\Design02.cydsn\main.h	2;"	d
MD5Decode	.\Design02.cydsn\md5.c	/^    void MD5Decode(unsigned int *output,unsigned char *input,unsigned int len)  $/;"	f
MD5Encode	.\Design02.cydsn\md5.c	/^    void MD5Encode(unsigned char *output,unsigned int *input,unsigned int len)  $/;"	f
MD5Final	.\Design02.cydsn\md5.c	/^    void MD5Final(MD5_CTX *context,unsigned char digest[16])  $/;"	f
MD5Init	.\Design02.cydsn\md5.c	/^    void MD5Init(MD5_CTX *context)  $/;"	f
MD5Transform	.\Design02.cydsn\md5.c	/^    void MD5Transform(unsigned int state[4],unsigned char block[64])  $/;"	f
MD5Update	.\Design02.cydsn\md5.c	/^    void MD5Update(MD5_CTX *context,unsigned char *input,unsigned int inputlen)  $/;"	f
MD5_CTX	.\Design02.cydsn\md5.h	/^}MD5_CTX;$/;"	t	typeref:struct:__anon262
MD5_H	.\Design02.cydsn\md5.h	2;"	d
MISO_0	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	29;"	d
MISO_0	.\Design02.cydsn\codegentemp\MISO_aliases.h	29;"	d
MISO_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	32;"	d
MISO_0_DR	.\Design02.cydsn\codegentemp\MISO_aliases.h	32;"	d
MISO_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	31;"	d
MISO_0_PC	.\Design02.cydsn\codegentemp\MISO_aliases.h	31;"	d
MISO_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	30;"	d
MISO_0_PS	.\Design02.cydsn\codegentemp\MISO_aliases.h	30;"	d
MISO_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MISO_aliases.h	33;"	d
MISO_0_SHIFT	.\Design02.cydsn\codegentemp\MISO_aliases.h	33;"	d
MISO_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	/^    uint8 MISO_ClearInterrupt(void) $/;"	f
MISO_ClearInterrupt	.\Design02.cydsn\codegentemp\MISO.c	/^    uint8 MISO_ClearInterrupt(void) $/;"	f
MISO_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	44;"	d
MISO_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\MISO.h	44;"	d
MISO_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	45;"	d
MISO_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\MISO.h	45;"	d
MISO_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	49;"	d
MISO_DM_OD_HI	.\Design02.cydsn\codegentemp\MISO.h	49;"	d
MISO_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	48;"	d
MISO_DM_OD_LO	.\Design02.cydsn\codegentemp\MISO.h	48;"	d
MISO_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	47;"	d
MISO_DM_RES_DWN	.\Design02.cydsn\codegentemp\MISO.h	47;"	d
MISO_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	46;"	d
MISO_DM_RES_UP	.\Design02.cydsn\codegentemp\MISO.h	46;"	d
MISO_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	51;"	d
MISO_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\MISO.h	51;"	d
MISO_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	50;"	d
MISO_DM_STRONG	.\Design02.cydsn\codegentemp\MISO.h	50;"	d
MISO_DR	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	69;"	d
MISO_DR	.\Design02.cydsn\codegentemp\MISO.h	69;"	d
MISO_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	41;"	d
MISO_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\MISO.h	41;"	d
MISO_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	42;"	d
MISO_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\MISO.h	42;"	d
MISO_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	87;"	d
MISO_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\MISO.h	87;"	d
MISO_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	86;"	d
MISO_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\MISO.h	86;"	d
MISO_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	71;"	d
MISO_INP_DIS	.\Design02.cydsn\codegentemp\MISO.h	71;"	d
MISO_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	76;"	d
MISO_INTSTAT	.\Design02.cydsn\codegentemp\MISO.h	76;"	d
MISO_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	54;"	d
MISO_MASK	.\Design02.cydsn\codegentemp\MISO.h	54;"	d
MISO_PC	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	67;"	d
MISO_PC	.\Design02.cydsn\codegentemp\MISO.h	67;"	d
MISO_PS	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	65;"	d
MISO_PS	.\Design02.cydsn\codegentemp\MISO.h	65;"	d
MISO_Read	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	/^uint8 MISO_Read(void) $/;"	f
MISO_Read	.\Design02.cydsn\codegentemp\MISO.c	/^uint8 MISO_Read(void) $/;"	f
MISO_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	/^uint8 MISO_ReadDataReg(void) $/;"	f
MISO_ReadDataReg	.\Design02.cydsn\codegentemp\MISO.c	/^uint8 MISO_ReadDataReg(void) $/;"	f
MISO_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	55;"	d
MISO_SHIFT	.\Design02.cydsn\codegentemp\MISO.h	55;"	d
MISO_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	/^void MISO_SetDriveMode(uint8 mode) $/;"	f
MISO_SetDriveMode	.\Design02.cydsn\codegentemp\MISO.c	/^void MISO_SetDriveMode(uint8 mode) $/;"	f
MISO_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\MISO.h	56;"	d
MISO_WIDTH	.\Design02.cydsn\codegentemp\MISO.h	56;"	d
MISO_Write	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	/^void MISO_Write(uint8 value) $/;"	f
MISO_Write	.\Design02.cydsn\codegentemp\MISO.c	/^void MISO_Write(uint8 value) $/;"	f
MISO__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	507;"	d
MISO__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	507;"	d
MISO__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	508;"	d
MISO__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	508;"	d
MISO__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	509;"	d
MISO__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	509;"	d
MISO__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	510;"	d
MISO__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	510;"	d
MISO__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	511;"	d
MISO__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	511;"	d
MISO__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	512;"	d
MISO__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	512;"	d
MISO__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	513;"	d
MISO__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	513;"	d
MISO__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	514;"	d
MISO__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	514;"	d
MISO__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	515;"	d
MISO__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	515;"	d
MISO__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	516;"	d
MISO__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	516;"	d
MISO__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	517;"	d
MISO__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	517;"	d
MISO__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	518;"	d
MISO__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	518;"	d
MISO__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	519;"	d
MISO__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	519;"	d
MISO__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	520;"	d
MISO__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	520;"	d
MISO__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	521;"	d
MISO__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	521;"	d
MISO__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	522;"	d
MISO__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	522;"	d
MISO__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	523;"	d
MISO__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	523;"	d
MISO__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	524;"	d
MISO__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	524;"	d
MISO__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	525;"	d
MISO__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	525;"	d
MISO__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	526;"	d
MISO__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	526;"	d
MISO__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	527;"	d
MISO__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	527;"	d
MISO__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	528;"	d
MISO__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	528;"	d
MISO__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	529;"	d
MISO__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	529;"	d
MISO__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	530;"	d
MISO__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	530;"	d
MISO__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	531;"	d
MISO__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	531;"	d
MISO__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	532;"	d
MISO__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	532;"	d
MISO__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	533;"	d
MISO__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	533;"	d
MISO__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	534;"	d
MISO__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	534;"	d
MISO__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	535;"	d
MISO__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	535;"	d
MISO__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	536;"	d
MISO__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	536;"	d
MISO__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	537;"	d
MISO__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	537;"	d
MISO__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	538;"	d
MISO__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	538;"	d
MISO__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	539;"	d
MISO__DR	.\Design02.cydsn\codegentemp\cyfitter.h	539;"	d
MISO__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	540;"	d
MISO__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	540;"	d
MISO__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	541;"	d
MISO__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	541;"	d
MISO__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	542;"	d
MISO__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	542;"	d
MISO__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	543;"	d
MISO__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	543;"	d
MISO__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	544;"	d
MISO__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	544;"	d
MISO__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	545;"	d
MISO__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	545;"	d
MISO__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	546;"	d
MISO__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	546;"	d
MISO__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	547;"	d
MISO__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	547;"	d
MISO__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	548;"	d
MISO__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	548;"	d
MISO__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	549;"	d
MISO__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	549;"	d
MISO__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	550;"	d
MISO__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	550;"	d
MISO__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	551;"	d
MISO__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	551;"	d
MISO__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	552;"	d
MISO__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	552;"	d
MISO__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	553;"	d
MISO__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	553;"	d
MISO__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	554;"	d
MISO__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	554;"	d
MISO__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	555;"	d
MISO__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	555;"	d
MISO__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	556;"	d
MISO__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	556;"	d
MISO__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	557;"	d
MISO__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	557;"	d
MISO__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	558;"	d
MISO__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	558;"	d
MISO__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	559;"	d
MISO__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	559;"	d
MISO__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	560;"	d
MISO__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	560;"	d
MISO__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	561;"	d
MISO__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	561;"	d
MISO__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	562;"	d
MISO__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	562;"	d
MISO__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	563;"	d
MISO__PC	.\Design02.cydsn\codegentemp\cyfitter.h	563;"	d
MISO__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	564;"	d
MISO__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	564;"	d
MISO__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	565;"	d
MISO__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	565;"	d
MISO__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	566;"	d
MISO__PS	.\Design02.cydsn\codegentemp\cyfitter.h	566;"	d
MISO__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	567;"	d
MISO__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	567;"	d
MKEY_ERROR	.\Design02.cydsn\app_protocol.h	37;"	d
MKEY_LEN	.\Design02.cydsn\RC4.h	14;"	d
MOSI_0	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	29;"	d
MOSI_0	.\Design02.cydsn\codegentemp\MOSI_aliases.h	29;"	d
MOSI_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	32;"	d
MOSI_0_DR	.\Design02.cydsn\codegentemp\MOSI_aliases.h	32;"	d
MOSI_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	31;"	d
MOSI_0_PC	.\Design02.cydsn\codegentemp\MOSI_aliases.h	31;"	d
MOSI_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	30;"	d
MOSI_0_PS	.\Design02.cydsn\codegentemp\MOSI_aliases.h	30;"	d
MOSI_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MOSI_aliases.h	33;"	d
MOSI_0_SHIFT	.\Design02.cydsn\codegentemp\MOSI_aliases.h	33;"	d
MOSI_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	/^    uint8 MOSI_ClearInterrupt(void) $/;"	f
MOSI_ClearInterrupt	.\Design02.cydsn\codegentemp\MOSI.c	/^    uint8 MOSI_ClearInterrupt(void) $/;"	f
MOSI_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	44;"	d
MOSI_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\MOSI.h	44;"	d
MOSI_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	45;"	d
MOSI_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\MOSI.h	45;"	d
MOSI_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	49;"	d
MOSI_DM_OD_HI	.\Design02.cydsn\codegentemp\MOSI.h	49;"	d
MOSI_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	48;"	d
MOSI_DM_OD_LO	.\Design02.cydsn\codegentemp\MOSI.h	48;"	d
MOSI_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	47;"	d
MOSI_DM_RES_DWN	.\Design02.cydsn\codegentemp\MOSI.h	47;"	d
MOSI_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	46;"	d
MOSI_DM_RES_UP	.\Design02.cydsn\codegentemp\MOSI.h	46;"	d
MOSI_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	51;"	d
MOSI_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\MOSI.h	51;"	d
MOSI_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	50;"	d
MOSI_DM_STRONG	.\Design02.cydsn\codegentemp\MOSI.h	50;"	d
MOSI_DR	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	69;"	d
MOSI_DR	.\Design02.cydsn\codegentemp\MOSI.h	69;"	d
MOSI_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	41;"	d
MOSI_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\MOSI.h	41;"	d
MOSI_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	42;"	d
MOSI_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\MOSI.h	42;"	d
MOSI_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	87;"	d
MOSI_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\MOSI.h	87;"	d
MOSI_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	86;"	d
MOSI_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\MOSI.h	86;"	d
MOSI_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	71;"	d
MOSI_INP_DIS	.\Design02.cydsn\codegentemp\MOSI.h	71;"	d
MOSI_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	76;"	d
MOSI_INTSTAT	.\Design02.cydsn\codegentemp\MOSI.h	76;"	d
MOSI_MASK	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	54;"	d
MOSI_MASK	.\Design02.cydsn\codegentemp\MOSI.h	54;"	d
MOSI_PC	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	67;"	d
MOSI_PC	.\Design02.cydsn\codegentemp\MOSI.h	67;"	d
MOSI_PS	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	65;"	d
MOSI_PS	.\Design02.cydsn\codegentemp\MOSI.h	65;"	d
MOSI_Read	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	/^uint8 MOSI_Read(void) $/;"	f
MOSI_Read	.\Design02.cydsn\codegentemp\MOSI.c	/^uint8 MOSI_Read(void) $/;"	f
MOSI_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	/^uint8 MOSI_ReadDataReg(void) $/;"	f
MOSI_ReadDataReg	.\Design02.cydsn\codegentemp\MOSI.c	/^uint8 MOSI_ReadDataReg(void) $/;"	f
MOSI_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	55;"	d
MOSI_SHIFT	.\Design02.cydsn\codegentemp\MOSI.h	55;"	d
MOSI_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	/^void MOSI_SetDriveMode(uint8 mode) $/;"	f
MOSI_SetDriveMode	.\Design02.cydsn\codegentemp\MOSI.c	/^void MOSI_SetDriveMode(uint8 mode) $/;"	f
MOSI_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.h	56;"	d
MOSI_WIDTH	.\Design02.cydsn\codegentemp\MOSI.h	56;"	d
MOSI_Write	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	/^void MOSI_Write(uint8 value) $/;"	f
MOSI_Write	.\Design02.cydsn\codegentemp\MOSI.c	/^void MOSI_Write(uint8 value) $/;"	f
MOSI__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	570;"	d
MOSI__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	570;"	d
MOSI__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	571;"	d
MOSI__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	571;"	d
MOSI__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	572;"	d
MOSI__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	572;"	d
MOSI__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	573;"	d
MOSI__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	573;"	d
MOSI__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	574;"	d
MOSI__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	574;"	d
MOSI__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	575;"	d
MOSI__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	575;"	d
MOSI__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	576;"	d
MOSI__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	576;"	d
MOSI__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	577;"	d
MOSI__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	577;"	d
MOSI__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	578;"	d
MOSI__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	578;"	d
MOSI__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	579;"	d
MOSI__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	579;"	d
MOSI__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	580;"	d
MOSI__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	580;"	d
MOSI__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	581;"	d
MOSI__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	581;"	d
MOSI__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	582;"	d
MOSI__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	582;"	d
MOSI__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	583;"	d
MOSI__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	583;"	d
MOSI__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	584;"	d
MOSI__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	584;"	d
MOSI__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	585;"	d
MOSI__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	585;"	d
MOSI__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	586;"	d
MOSI__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	586;"	d
MOSI__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	587;"	d
MOSI__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	587;"	d
MOSI__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	588;"	d
MOSI__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	588;"	d
MOSI__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	589;"	d
MOSI__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	589;"	d
MOSI__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	590;"	d
MOSI__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	590;"	d
MOSI__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	591;"	d
MOSI__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	591;"	d
MOSI__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	592;"	d
MOSI__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	592;"	d
MOSI__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	593;"	d
MOSI__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	593;"	d
MOSI__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	594;"	d
MOSI__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	594;"	d
MOSI__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	595;"	d
MOSI__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	595;"	d
MOSI__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	596;"	d
MOSI__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	596;"	d
MOSI__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	597;"	d
MOSI__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	597;"	d
MOSI__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	598;"	d
MOSI__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	598;"	d
MOSI__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	599;"	d
MOSI__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	599;"	d
MOSI__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	600;"	d
MOSI__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	600;"	d
MOSI__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	601;"	d
MOSI__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	601;"	d
MOSI__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	602;"	d
MOSI__DR	.\Design02.cydsn\codegentemp\cyfitter.h	602;"	d
MOSI__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	603;"	d
MOSI__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	603;"	d
MOSI__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	604;"	d
MOSI__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	604;"	d
MOSI__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	605;"	d
MOSI__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	605;"	d
MOSI__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	606;"	d
MOSI__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	606;"	d
MOSI__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	607;"	d
MOSI__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	607;"	d
MOSI__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	608;"	d
MOSI__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	608;"	d
MOSI__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	609;"	d
MOSI__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	609;"	d
MOSI__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	610;"	d
MOSI__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	610;"	d
MOSI__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	611;"	d
MOSI__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	611;"	d
MOSI__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	612;"	d
MOSI__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	612;"	d
MOSI__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	613;"	d
MOSI__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	613;"	d
MOSI__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	614;"	d
MOSI__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	614;"	d
MOSI__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	615;"	d
MOSI__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	615;"	d
MOSI__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	616;"	d
MOSI__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	616;"	d
MOSI__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	617;"	d
MOSI__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	617;"	d
MOSI__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	618;"	d
MOSI__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	618;"	d
MOSI__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	619;"	d
MOSI__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	619;"	d
MOSI__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	620;"	d
MOSI__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	620;"	d
MOSI__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	621;"	d
MOSI__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	621;"	d
MOSI__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	622;"	d
MOSI__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	622;"	d
MOSI__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	623;"	d
MOSI__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	623;"	d
MOSI__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	624;"	d
MOSI__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	624;"	d
MOSI__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	625;"	d
MOSI__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	625;"	d
MOSI__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	626;"	d
MOSI__PC	.\Design02.cydsn\codegentemp\cyfitter.h	626;"	d
MOSI__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	627;"	d
MOSI__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	627;"	d
MOSI__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	628;"	d
MOSI__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	628;"	d
MOSI__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	629;"	d
MOSI__PS	.\Design02.cydsn\codegentemp\cyfitter.h	629;"	d
MOSI__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	630;"	d
MOSI__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	630;"	d
ManageKey	.\Design02.cydsn\app_lock.h	/^    uint8 ManageKey[16];            \/\/$/;"	m	struct:__anon2
Manage_Key	.\Design02.cydsn\app_lock.c	/^const uint8 Manage_Key[16] = {0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x07,0x06,0x05,0x04,0x03,0x02,0x01,0x00};$/;"	v
N	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon226::__anon227
N	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon230::__anon231
N	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon104::__anon105
N	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon108::__anon109
NORMAL_KEY	.\Design02.cydsn\app_protocol.h	28;"	d
NOTIFICATON_DISABLED	.\Design02.cydsn\app_Ble.h	28;"	d
NOTIFICATON_ENABLED	.\Design02.cydsn\app_Ble.h	27;"	d
NSS_0	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	29;"	d
NSS_0	.\Design02.cydsn\codegentemp\NSS_aliases.h	29;"	d
NSS_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	32;"	d
NSS_0_DR	.\Design02.cydsn\codegentemp\NSS_aliases.h	32;"	d
NSS_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	31;"	d
NSS_0_PC	.\Design02.cydsn\codegentemp\NSS_aliases.h	31;"	d
NSS_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	30;"	d
NSS_0_PS	.\Design02.cydsn\codegentemp\NSS_aliases.h	30;"	d
NSS_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\NSS_aliases.h	33;"	d
NSS_0_SHIFT	.\Design02.cydsn\codegentemp\NSS_aliases.h	33;"	d
NSS_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	/^    uint8 NSS_ClearInterrupt(void) $/;"	f
NSS_ClearInterrupt	.\Design02.cydsn\codegentemp\NSS.c	/^    uint8 NSS_ClearInterrupt(void) $/;"	f
NSS_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	44;"	d
NSS_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\NSS.h	44;"	d
NSS_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	45;"	d
NSS_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\NSS.h	45;"	d
NSS_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	49;"	d
NSS_DM_OD_HI	.\Design02.cydsn\codegentemp\NSS.h	49;"	d
NSS_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	48;"	d
NSS_DM_OD_LO	.\Design02.cydsn\codegentemp\NSS.h	48;"	d
NSS_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	47;"	d
NSS_DM_RES_DWN	.\Design02.cydsn\codegentemp\NSS.h	47;"	d
NSS_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	46;"	d
NSS_DM_RES_UP	.\Design02.cydsn\codegentemp\NSS.h	46;"	d
NSS_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	51;"	d
NSS_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\NSS.h	51;"	d
NSS_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	50;"	d
NSS_DM_STRONG	.\Design02.cydsn\codegentemp\NSS.h	50;"	d
NSS_DR	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	69;"	d
NSS_DR	.\Design02.cydsn\codegentemp\NSS.h	69;"	d
NSS_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	41;"	d
NSS_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\NSS.h	41;"	d
NSS_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	42;"	d
NSS_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\NSS.h	42;"	d
NSS_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	87;"	d
NSS_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\NSS.h	87;"	d
NSS_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	86;"	d
NSS_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\NSS.h	86;"	d
NSS_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	71;"	d
NSS_INP_DIS	.\Design02.cydsn\codegentemp\NSS.h	71;"	d
NSS_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	76;"	d
NSS_INTSTAT	.\Design02.cydsn\codegentemp\NSS.h	76;"	d
NSS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	54;"	d
NSS_MASK	.\Design02.cydsn\codegentemp\NSS.h	54;"	d
NSS_PC	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	67;"	d
NSS_PC	.\Design02.cydsn\codegentemp\NSS.h	67;"	d
NSS_PS	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	65;"	d
NSS_PS	.\Design02.cydsn\codegentemp\NSS.h	65;"	d
NSS_Read	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	/^uint8 NSS_Read(void) $/;"	f
NSS_Read	.\Design02.cydsn\codegentemp\NSS.c	/^uint8 NSS_Read(void) $/;"	f
NSS_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	/^uint8 NSS_ReadDataReg(void) $/;"	f
NSS_ReadDataReg	.\Design02.cydsn\codegentemp\NSS.c	/^uint8 NSS_ReadDataReg(void) $/;"	f
NSS_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	55;"	d
NSS_SHIFT	.\Design02.cydsn\codegentemp\NSS.h	55;"	d
NSS_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	/^void NSS_SetDriveMode(uint8 mode) $/;"	f
NSS_SetDriveMode	.\Design02.cydsn\codegentemp\NSS.c	/^void NSS_SetDriveMode(uint8 mode) $/;"	f
NSS_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\NSS.h	56;"	d
NSS_WIDTH	.\Design02.cydsn\codegentemp\NSS.h	56;"	d
NSS_Write	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	/^void NSS_Write(uint8 value) $/;"	f
NSS_Write	.\Design02.cydsn\codegentemp\NSS.c	/^void NSS_Write(uint8 value) $/;"	f
NSS__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	343;"	d
NSS__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	343;"	d
NSS__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	344;"	d
NSS__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	344;"	d
NSS__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	345;"	d
NSS__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	345;"	d
NSS__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	346;"	d
NSS__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	346;"	d
NSS__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	347;"	d
NSS__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	347;"	d
NSS__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	348;"	d
NSS__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	348;"	d
NSS__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	349;"	d
NSS__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	349;"	d
NSS__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	350;"	d
NSS__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	350;"	d
NSS__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	351;"	d
NSS__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	351;"	d
NSS__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	352;"	d
NSS__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	352;"	d
NSS__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	353;"	d
NSS__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	353;"	d
NSS__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	354;"	d
NSS__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	354;"	d
NSS__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	355;"	d
NSS__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	355;"	d
NSS__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	356;"	d
NSS__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	356;"	d
NSS__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	357;"	d
NSS__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	357;"	d
NSS__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	358;"	d
NSS__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	358;"	d
NSS__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	359;"	d
NSS__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	359;"	d
NSS__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	360;"	d
NSS__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	360;"	d
NSS__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	361;"	d
NSS__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	361;"	d
NSS__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	362;"	d
NSS__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	362;"	d
NSS__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	363;"	d
NSS__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	363;"	d
NSS__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	364;"	d
NSS__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	364;"	d
NSS__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	365;"	d
NSS__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	365;"	d
NSS__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	366;"	d
NSS__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	366;"	d
NSS__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	367;"	d
NSS__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	367;"	d
NSS__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	368;"	d
NSS__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	368;"	d
NSS__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	369;"	d
NSS__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	369;"	d
NSS__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	370;"	d
NSS__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	370;"	d
NSS__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	371;"	d
NSS__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	371;"	d
NSS__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	372;"	d
NSS__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	372;"	d
NSS__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	373;"	d
NSS__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	373;"	d
NSS__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	374;"	d
NSS__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	374;"	d
NSS__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	375;"	d
NSS__DR	.\Design02.cydsn\codegentemp\cyfitter.h	375;"	d
NSS__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	376;"	d
NSS__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	376;"	d
NSS__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	377;"	d
NSS__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	377;"	d
NSS__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	378;"	d
NSS__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	378;"	d
NSS__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	379;"	d
NSS__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	379;"	d
NSS__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	380;"	d
NSS__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	380;"	d
NSS__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	381;"	d
NSS__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	381;"	d
NSS__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	382;"	d
NSS__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	382;"	d
NSS__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	383;"	d
NSS__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	383;"	d
NSS__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	384;"	d
NSS__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	384;"	d
NSS__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	385;"	d
NSS__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	385;"	d
NSS__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	386;"	d
NSS__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	386;"	d
NSS__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	387;"	d
NSS__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	387;"	d
NSS__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	388;"	d
NSS__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	388;"	d
NSS__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	389;"	d
NSS__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	389;"	d
NSS__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	390;"	d
NSS__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	390;"	d
NSS__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	391;"	d
NSS__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	391;"	d
NSS__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	392;"	d
NSS__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	392;"	d
NSS__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	393;"	d
NSS__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	393;"	d
NSS__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	394;"	d
NSS__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	394;"	d
NSS__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	395;"	d
NSS__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	395;"	d
NSS__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	396;"	d
NSS__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	396;"	d
NSS__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	397;"	d
NSS__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	397;"	d
NSS__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	398;"	d
NSS__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	398;"	d
NSS__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	399;"	d
NSS__PC	.\Design02.cydsn\codegentemp\cyfitter.h	399;"	d
NSS__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	400;"	d
NSS__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	400;"	d
NSS__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	401;"	d
NSS__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	401;"	d
NSS__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	402;"	d
NSS__PS	.\Design02.cydsn\codegentemp\cyfitter.h	402;"	d
NSS__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	403;"	d
NSS__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	403;"	d
NVIC	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	505;"	d
NVIC	.\Design02.cydsn\codegentemp\core_cm0.h	505;"	d
NVIC_BASE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	500;"	d
NVIC_BASE	.\Design02.cydsn\codegentemp\core_cm0.h	500;"	d
NVIC_ClearPendingIRQ	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon234
NVIC_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon112
Net_1000	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1000;$/;"	n
Net_1001	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1001;$/;"	n
Net_101	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_101;$/;"	n
Net_1028	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1028;$/;"	n
Net_104	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_104;$/;"	n
Net_1053	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1053;$/;"	n
Net_1055	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1055;$/;"	n
Net_1059	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1059;$/;"	n
Net_106	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_106;$/;"	n
Net_1061	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1061;$/;"	n
Net_1062	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1062;$/;"	n
Net_108	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_108;$/;"	n
Net_1086	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1086;$/;"	n
Net_1087	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1087;$/;"	n
Net_1088	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1088;$/;"	n
Net_1089	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1089;$/;"	n
Net_109	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_109;$/;"	n
Net_1090	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1090;$/;"	n
Net_1091	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1091;$/;"	n
Net_1099	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1099;$/;"	n
Net_110	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_110;$/;"	n
Net_1170	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1170;$/;"	n
Net_1172	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1172;$/;"	n
Net_1175	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1175;$/;"	n
Net_1191	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1191;$/;"	n
Net_1193	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1193;$/;"	n
Net_1194	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1194;$/;"	n
Net_1195	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1195;$/;"	n
Net_1196	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1196;$/;"	n
Net_1197	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1197;$/;"	n
Net_1257	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1257;$/;"	n
Net_1258	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1258;$/;"	n
Net_1263	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1263;$/;"	n
Net_14	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_14;$/;"	n
Net_15	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_15;$/;"	n
Net_17	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_17;$/;"	n
Net_1845	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_1845;$/;"	n
Net_252	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_252;$/;"	n
Net_3103	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3103;$/;"	n
Net_3104	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3104;$/;"	n
Net_3105	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3105;$/;"	n
Net_3106	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3106;$/;"	n
Net_3107	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3107;$/;"	n
Net_3108	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3108;$/;"	n
Net_3109	.\Design02.cydsn\codegentemp\Design02.v	/^          wire [3:0] Net_3109;$/;"	n
Net_3110	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3110;$/;"	n
Net_3111	.\Design02.cydsn\codegentemp\Design02.v	/^          wire [11:0] Net_3111;$/;"	n
Net_3112	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3112;$/;"	n
Net_3120	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3120;$/;"	n
Net_3124	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3124;$/;"	n
Net_3125	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3125;$/;"	n
Net_3126	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3126;$/;"	n
Net_3128	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3128;$/;"	n
Net_3207	.\Design02.cydsn\codegentemp\Design02.v	/^          wire [1:0] Net_3207;$/;"	n
Net_3209	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3209;$/;"	n
Net_3235	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3235;$/;"	n
Net_3362	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3362;$/;"	n
Net_3363	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3363;$/;"	n
Net_3364	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3364;$/;"	n
Net_3365	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3365;$/;"	n
Net_3378	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3378;$/;"	n
Net_3380	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3380;$/;"	n
Net_3381	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3381;$/;"	n
Net_3382	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3382;$/;"	n
Net_3383	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3383;$/;"	n
Net_3384	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3384;$/;"	n
Net_3385	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3385;$/;"	n
Net_3386	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3386;$/;"	n
Net_3387	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3387;$/;"	n
Net_3388	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3388;$/;"	n
Net_3389	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3389;$/;"	n
Net_3578	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3578;$/;"	n
Net_3579	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3579;$/;"	n
Net_3580	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3580;$/;"	n
Net_3581	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_3581;$/;"	n
Net_37	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_37;$/;"	n
Net_387	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_387;$/;"	n
Net_4041	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4041;$/;"	n
Net_452	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_452;$/;"	n
Net_459	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_459;$/;"	n
Net_467	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_467;$/;"	n
Net_4806	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4806;$/;"	n
Net_4840	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4840;$/;"	n
Net_4900	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4900;$/;"	n
Net_4964	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4964;$/;"	n
Net_4965	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4965;$/;"	n
Net_4966	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4966;$/;"	n
Net_4967	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4967;$/;"	n
Net_4968	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4968;$/;"	n
Net_4969	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4969;$/;"	n
Net_4970	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4970;$/;"	n
Net_4971	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4971;$/;"	n
Net_4972	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4972;$/;"	n
Net_4975	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_4975;$/;"	n
Net_53	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_53;$/;"	n
Net_547	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_547;$/;"	n
Net_55	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_55;$/;"	n
Net_580	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_580;$/;"	n
Net_581	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_581;$/;"	n
Net_60	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_60;$/;"	n
Net_62	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_62;$/;"	n
Net_63	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_63;$/;"	n
Net_64	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_64;$/;"	n
Net_65	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_65;$/;"	n
Net_652	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_652;$/;"	n
Net_654	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_654;$/;"	n
Net_66	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_66;$/;"	n
Net_663	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_663;$/;"	n
Net_69	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_69;$/;"	n
Net_711	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_711;$/;"	n
Net_716	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_716;$/;"	n
Net_72	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_72;$/;"	n
Net_747	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_747;$/;"	n
Net_75	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_75;$/;"	n
Net_81	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_81;$/;"	n
Net_82	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_82;$/;"	n
Net_847	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_847;$/;"	n
Net_85	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_85;$/;"	n
Net_891	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_891;$/;"	n
Net_899	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_899;$/;"	n
Net_909	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_909;$/;"	n
Net_915	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_915;$/;"	n
Net_916	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_916;$/;"	n
Net_95	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_95;$/;"	n
Net_98	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_98;$/;"	n
Net_990	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  Net_990;$/;"	n
NoLock_Count	.\Design02.cydsn\app_lock.h	/^    uint8   NoLock_Count;           \/\/$/;"	m	struct:__anon4
NonMaskableInt_IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^  NonMaskableInt_IRQn   = -14,              \/*!< 2 Non Maskable Interrupt                         *\/$/;"	e	enum:IRQn
NonMaskableInt_IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^  NonMaskableInt_IRQn   = -14,              \/*!< 2 Non Maskable Interrupt                         *\/$/;"	e	enum:IRQn
OPEN_LOCK	.\Design02.cydsn\app_Com.h	24;"	d
OPEN_LOCK_CMD	.\Design02.cydsn\app_protocol.h	54;"	d
Open_Lock	.\Design02.cydsn\app_Com.c	/^void Open_Lock(void)$/;"	f
Open_Lock_Success	.\Design02.cydsn\app_lock.h	/^    unsigned Open_Lock_Success      : 1;        \/\/$/;"	m	struct:__anon5
Own_Key	.\Design02.cydsn\app_Com.c	/^uint8 Own_Key[8] = {0x01,0x03,0x05,0x07,0x05,0x03,0x01,0x07};$/;"	v
PADDING	.\Design02.cydsn\md5.c	/^   unsigned char PADDING[]={0x80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,  $/;"	v
POWERON_IN_0	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	29;"	d
POWERON_IN_0	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	29;"	d
POWERON_IN_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	32;"	d
POWERON_IN_0_DR	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	32;"	d
POWERON_IN_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	31;"	d
POWERON_IN_0_PC	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	31;"	d
POWERON_IN_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	30;"	d
POWERON_IN_0_PS	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	30;"	d
POWERON_IN_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN_aliases.h	33;"	d
POWERON_IN_0_SHIFT	.\Design02.cydsn\codegentemp\POWERON_IN_aliases.h	33;"	d
POWERON_IN_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	/^    uint8 POWERON_IN_ClearInterrupt(void) $/;"	f
POWERON_IN_ClearInterrupt	.\Design02.cydsn\codegentemp\POWERON_IN.c	/^    uint8 POWERON_IN_ClearInterrupt(void) $/;"	f
POWERON_IN_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	44;"	d
POWERON_IN_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\POWERON_IN.h	44;"	d
POWERON_IN_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	45;"	d
POWERON_IN_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\POWERON_IN.h	45;"	d
POWERON_IN_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	49;"	d
POWERON_IN_DM_OD_HI	.\Design02.cydsn\codegentemp\POWERON_IN.h	49;"	d
POWERON_IN_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	48;"	d
POWERON_IN_DM_OD_LO	.\Design02.cydsn\codegentemp\POWERON_IN.h	48;"	d
POWERON_IN_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	47;"	d
POWERON_IN_DM_RES_DWN	.\Design02.cydsn\codegentemp\POWERON_IN.h	47;"	d
POWERON_IN_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	46;"	d
POWERON_IN_DM_RES_UP	.\Design02.cydsn\codegentemp\POWERON_IN.h	46;"	d
POWERON_IN_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	51;"	d
POWERON_IN_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\POWERON_IN.h	51;"	d
POWERON_IN_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	50;"	d
POWERON_IN_DM_STRONG	.\Design02.cydsn\codegentemp\POWERON_IN.h	50;"	d
POWERON_IN_DR	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	69;"	d
POWERON_IN_DR	.\Design02.cydsn\codegentemp\POWERON_IN.h	69;"	d
POWERON_IN_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	41;"	d
POWERON_IN_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\POWERON_IN.h	41;"	d
POWERON_IN_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	42;"	d
POWERON_IN_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\POWERON_IN.h	42;"	d
POWERON_IN_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	87;"	d
POWERON_IN_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\POWERON_IN.h	87;"	d
POWERON_IN_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	86;"	d
POWERON_IN_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\POWERON_IN.h	86;"	d
POWERON_IN_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	71;"	d
POWERON_IN_INP_DIS	.\Design02.cydsn\codegentemp\POWERON_IN.h	71;"	d
POWERON_IN_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	76;"	d
POWERON_IN_INTSTAT	.\Design02.cydsn\codegentemp\POWERON_IN.h	76;"	d
POWERON_IN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	54;"	d
POWERON_IN_MASK	.\Design02.cydsn\codegentemp\POWERON_IN.h	54;"	d
POWERON_IN_PC	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	67;"	d
POWERON_IN_PC	.\Design02.cydsn\codegentemp\POWERON_IN.h	67;"	d
POWERON_IN_PS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	65;"	d
POWERON_IN_PS	.\Design02.cydsn\codegentemp\POWERON_IN.h	65;"	d
POWERON_IN_Read	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	/^uint8 POWERON_IN_Read(void) $/;"	f
POWERON_IN_Read	.\Design02.cydsn\codegentemp\POWERON_IN.c	/^uint8 POWERON_IN_Read(void) $/;"	f
POWERON_IN_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	/^uint8 POWERON_IN_ReadDataReg(void) $/;"	f
POWERON_IN_ReadDataReg	.\Design02.cydsn\codegentemp\POWERON_IN.c	/^uint8 POWERON_IN_ReadDataReg(void) $/;"	f
POWERON_IN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	55;"	d
POWERON_IN_SHIFT	.\Design02.cydsn\codegentemp\POWERON_IN.h	55;"	d
POWERON_IN_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	/^void POWERON_IN_SetDriveMode(uint8 mode) $/;"	f
POWERON_IN_SetDriveMode	.\Design02.cydsn\codegentemp\POWERON_IN.c	/^void POWERON_IN_SetDriveMode(uint8 mode) $/;"	f
POWERON_IN_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.h	56;"	d
POWERON_IN_WIDTH	.\Design02.cydsn\codegentemp\POWERON_IN.h	56;"	d
POWERON_IN_Write	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	/^void POWERON_IN_Write(uint8 value) $/;"	f
POWERON_IN_Write	.\Design02.cydsn\codegentemp\POWERON_IN.c	/^void POWERON_IN_Write(uint8 value) $/;"	f
POWERON_IN__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1152;"	d
POWERON_IN__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1152;"	d
POWERON_IN__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1153;"	d
POWERON_IN__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1153;"	d
POWERON_IN__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1154;"	d
POWERON_IN__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1154;"	d
POWERON_IN__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1155;"	d
POWERON_IN__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1155;"	d
POWERON_IN__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1156;"	d
POWERON_IN__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	1156;"	d
POWERON_IN__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1157;"	d
POWERON_IN__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1157;"	d
POWERON_IN__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1158;"	d
POWERON_IN__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1158;"	d
POWERON_IN__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1159;"	d
POWERON_IN__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1159;"	d
POWERON_IN__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1160;"	d
POWERON_IN__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1160;"	d
POWERON_IN__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1161;"	d
POWERON_IN__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1161;"	d
POWERON_IN__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1162;"	d
POWERON_IN__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1162;"	d
POWERON_IN__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1163;"	d
POWERON_IN__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1163;"	d
POWERON_IN__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1164;"	d
POWERON_IN__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1164;"	d
POWERON_IN__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1165;"	d
POWERON_IN__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1165;"	d
POWERON_IN__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1166;"	d
POWERON_IN__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1166;"	d
POWERON_IN__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1167;"	d
POWERON_IN__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1167;"	d
POWERON_IN__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1168;"	d
POWERON_IN__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1168;"	d
POWERON_IN__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1169;"	d
POWERON_IN__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1169;"	d
POWERON_IN__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1170;"	d
POWERON_IN__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1170;"	d
POWERON_IN__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1171;"	d
POWERON_IN__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1171;"	d
POWERON_IN__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1172;"	d
POWERON_IN__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1172;"	d
POWERON_IN__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1173;"	d
POWERON_IN__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1173;"	d
POWERON_IN__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1174;"	d
POWERON_IN__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1174;"	d
POWERON_IN__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1175;"	d
POWERON_IN__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1175;"	d
POWERON_IN__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1176;"	d
POWERON_IN__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1176;"	d
POWERON_IN__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1177;"	d
POWERON_IN__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1177;"	d
POWERON_IN__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1178;"	d
POWERON_IN__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1178;"	d
POWERON_IN__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1179;"	d
POWERON_IN__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1179;"	d
POWERON_IN__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1180;"	d
POWERON_IN__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1180;"	d
POWERON_IN__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1181;"	d
POWERON_IN__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1181;"	d
POWERON_IN__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1182;"	d
POWERON_IN__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1182;"	d
POWERON_IN__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1183;"	d
POWERON_IN__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1183;"	d
POWERON_IN__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1184;"	d
POWERON_IN__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1184;"	d
POWERON_IN__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1185;"	d
POWERON_IN__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1185;"	d
POWERON_IN__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1186;"	d
POWERON_IN__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1186;"	d
POWERON_IN__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1187;"	d
POWERON_IN__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1187;"	d
POWERON_IN__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1188;"	d
POWERON_IN__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1188;"	d
POWERON_IN__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1189;"	d
POWERON_IN__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1189;"	d
POWERON_IN__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1190;"	d
POWERON_IN__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1190;"	d
POWERON_IN__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1191;"	d
POWERON_IN__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1191;"	d
POWERON_IN__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1192;"	d
POWERON_IN__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1192;"	d
POWERON_IN__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1193;"	d
POWERON_IN__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1193;"	d
POWERON_IN__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1194;"	d
POWERON_IN__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1194;"	d
POWERON_IN__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1195;"	d
POWERON_IN__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1195;"	d
POWERON_IN__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1196;"	d
POWERON_IN__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1196;"	d
POWERON_IN__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1197;"	d
POWERON_IN__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1197;"	d
POWERON_IN__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1198;"	d
POWERON_IN__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1198;"	d
POWERON_IN__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1199;"	d
POWERON_IN__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1199;"	d
POWERON_IN__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1200;"	d
POWERON_IN__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1200;"	d
POWERON_IN__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1201;"	d
POWERON_IN__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1201;"	d
POWERON_IN__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1202;"	d
POWERON_IN__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1202;"	d
POWERON_IN__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1203;"	d
POWERON_IN__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1203;"	d
POWERON_IN__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1204;"	d
POWERON_IN__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1204;"	d
POWERON_IN__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1205;"	d
POWERON_IN__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1205;"	d
POWERON_IN__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1206;"	d
POWERON_IN__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1206;"	d
POWERON_IN__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1207;"	d
POWERON_IN__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1207;"	d
POWERON_IN__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1208;"	d
POWERON_IN__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1208;"	d
POWERON_IN__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1209;"	d
POWERON_IN__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1209;"	d
POWERON_IN__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1210;"	d
POWERON_IN__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1210;"	d
POWERON_IN__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1211;"	d
POWERON_IN__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1211;"	d
POWERON_IN__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1212;"	d
POWERON_IN__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1212;"	d
POWERON_OUT_0	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	29;"	d
POWERON_OUT_0	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	29;"	d
POWERON_OUT_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	32;"	d
POWERON_OUT_0_DR	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	32;"	d
POWERON_OUT_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	31;"	d
POWERON_OUT_0_PC	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	31;"	d
POWERON_OUT_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	30;"	d
POWERON_OUT_0_PS	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	30;"	d
POWERON_OUT_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT_aliases.h	33;"	d
POWERON_OUT_0_SHIFT	.\Design02.cydsn\codegentemp\POWERON_OUT_aliases.h	33;"	d
POWERON_OUT_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	/^    uint8 POWERON_OUT_ClearInterrupt(void) $/;"	f
POWERON_OUT_ClearInterrupt	.\Design02.cydsn\codegentemp\POWERON_OUT.c	/^    uint8 POWERON_OUT_ClearInterrupt(void) $/;"	f
POWERON_OUT_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	44;"	d
POWERON_OUT_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\POWERON_OUT.h	44;"	d
POWERON_OUT_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	45;"	d
POWERON_OUT_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\POWERON_OUT.h	45;"	d
POWERON_OUT_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	49;"	d
POWERON_OUT_DM_OD_HI	.\Design02.cydsn\codegentemp\POWERON_OUT.h	49;"	d
POWERON_OUT_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	48;"	d
POWERON_OUT_DM_OD_LO	.\Design02.cydsn\codegentemp\POWERON_OUT.h	48;"	d
POWERON_OUT_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	47;"	d
POWERON_OUT_DM_RES_DWN	.\Design02.cydsn\codegentemp\POWERON_OUT.h	47;"	d
POWERON_OUT_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	46;"	d
POWERON_OUT_DM_RES_UP	.\Design02.cydsn\codegentemp\POWERON_OUT.h	46;"	d
POWERON_OUT_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	51;"	d
POWERON_OUT_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\POWERON_OUT.h	51;"	d
POWERON_OUT_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	50;"	d
POWERON_OUT_DM_STRONG	.\Design02.cydsn\codegentemp\POWERON_OUT.h	50;"	d
POWERON_OUT_DR	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	69;"	d
POWERON_OUT_DR	.\Design02.cydsn\codegentemp\POWERON_OUT.h	69;"	d
POWERON_OUT_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	41;"	d
POWERON_OUT_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\POWERON_OUT.h	41;"	d
POWERON_OUT_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	42;"	d
POWERON_OUT_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\POWERON_OUT.h	42;"	d
POWERON_OUT_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	87;"	d
POWERON_OUT_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\POWERON_OUT.h	87;"	d
POWERON_OUT_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	86;"	d
POWERON_OUT_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\POWERON_OUT.h	86;"	d
POWERON_OUT_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	71;"	d
POWERON_OUT_INP_DIS	.\Design02.cydsn\codegentemp\POWERON_OUT.h	71;"	d
POWERON_OUT_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	76;"	d
POWERON_OUT_INTSTAT	.\Design02.cydsn\codegentemp\POWERON_OUT.h	76;"	d
POWERON_OUT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	54;"	d
POWERON_OUT_MASK	.\Design02.cydsn\codegentemp\POWERON_OUT.h	54;"	d
POWERON_OUT_PC	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	67;"	d
POWERON_OUT_PC	.\Design02.cydsn\codegentemp\POWERON_OUT.h	67;"	d
POWERON_OUT_PS	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	65;"	d
POWERON_OUT_PS	.\Design02.cydsn\codegentemp\POWERON_OUT.h	65;"	d
POWERON_OUT_Read	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	/^uint8 POWERON_OUT_Read(void) $/;"	f
POWERON_OUT_Read	.\Design02.cydsn\codegentemp\POWERON_OUT.c	/^uint8 POWERON_OUT_Read(void) $/;"	f
POWERON_OUT_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	/^uint8 POWERON_OUT_ReadDataReg(void) $/;"	f
POWERON_OUT_ReadDataReg	.\Design02.cydsn\codegentemp\POWERON_OUT.c	/^uint8 POWERON_OUT_ReadDataReg(void) $/;"	f
POWERON_OUT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	55;"	d
POWERON_OUT_SHIFT	.\Design02.cydsn\codegentemp\POWERON_OUT.h	55;"	d
POWERON_OUT_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	/^void POWERON_OUT_SetDriveMode(uint8 mode) $/;"	f
POWERON_OUT_SetDriveMode	.\Design02.cydsn\codegentemp\POWERON_OUT.c	/^void POWERON_OUT_SetDriveMode(uint8 mode) $/;"	f
POWERON_OUT_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.h	56;"	d
POWERON_OUT_WIDTH	.\Design02.cydsn\codegentemp\POWERON_OUT.h	56;"	d
POWERON_OUT_Write	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	/^void POWERON_OUT_Write(uint8 value) $/;"	f
POWERON_OUT_Write	.\Design02.cydsn\codegentemp\POWERON_OUT.c	/^void POWERON_OUT_Write(uint8 value) $/;"	f
POWERON_OUT__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1215;"	d
POWERON_OUT__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1215;"	d
POWERON_OUT__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1216;"	d
POWERON_OUT__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1216;"	d
POWERON_OUT__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1217;"	d
POWERON_OUT__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1217;"	d
POWERON_OUT__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1218;"	d
POWERON_OUT__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1218;"	d
POWERON_OUT__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1219;"	d
POWERON_OUT__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	1219;"	d
POWERON_OUT__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1220;"	d
POWERON_OUT__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1220;"	d
POWERON_OUT__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1221;"	d
POWERON_OUT__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1221;"	d
POWERON_OUT__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1222;"	d
POWERON_OUT__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1222;"	d
POWERON_OUT__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1223;"	d
POWERON_OUT__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1223;"	d
POWERON_OUT__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1224;"	d
POWERON_OUT__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1224;"	d
POWERON_OUT__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1225;"	d
POWERON_OUT__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1225;"	d
POWERON_OUT__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1226;"	d
POWERON_OUT__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1226;"	d
POWERON_OUT__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1227;"	d
POWERON_OUT__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1227;"	d
POWERON_OUT__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1228;"	d
POWERON_OUT__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1228;"	d
POWERON_OUT__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1229;"	d
POWERON_OUT__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1229;"	d
POWERON_OUT__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1230;"	d
POWERON_OUT__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1230;"	d
POWERON_OUT__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1231;"	d
POWERON_OUT__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1231;"	d
POWERON_OUT__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1232;"	d
POWERON_OUT__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1232;"	d
POWERON_OUT__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1233;"	d
POWERON_OUT__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1233;"	d
POWERON_OUT__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1234;"	d
POWERON_OUT__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1234;"	d
POWERON_OUT__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1235;"	d
POWERON_OUT__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1235;"	d
POWERON_OUT__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1236;"	d
POWERON_OUT__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1236;"	d
POWERON_OUT__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1237;"	d
POWERON_OUT__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1237;"	d
POWERON_OUT__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1238;"	d
POWERON_OUT__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1238;"	d
POWERON_OUT__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1239;"	d
POWERON_OUT__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1239;"	d
POWERON_OUT__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1240;"	d
POWERON_OUT__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1240;"	d
POWERON_OUT__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1241;"	d
POWERON_OUT__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1241;"	d
POWERON_OUT__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1242;"	d
POWERON_OUT__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1242;"	d
POWERON_OUT__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1243;"	d
POWERON_OUT__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1243;"	d
POWERON_OUT__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1244;"	d
POWERON_OUT__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1244;"	d
POWERON_OUT__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1245;"	d
POWERON_OUT__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1245;"	d
POWERON_OUT__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1246;"	d
POWERON_OUT__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1246;"	d
POWERON_OUT__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1247;"	d
POWERON_OUT__DR	.\Design02.cydsn\codegentemp\cyfitter.h	1247;"	d
POWERON_OUT__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1248;"	d
POWERON_OUT__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	1248;"	d
POWERON_OUT__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1249;"	d
POWERON_OUT__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	1249;"	d
POWERON_OUT__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1250;"	d
POWERON_OUT__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1250;"	d
POWERON_OUT__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1251;"	d
POWERON_OUT__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	1251;"	d
POWERON_OUT__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1252;"	d
POWERON_OUT__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1252;"	d
POWERON_OUT__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1253;"	d
POWERON_OUT__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	1253;"	d
POWERON_OUT__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1254;"	d
POWERON_OUT__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	1254;"	d
POWERON_OUT__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1255;"	d
POWERON_OUT__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1255;"	d
POWERON_OUT__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1256;"	d
POWERON_OUT__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	1256;"	d
POWERON_OUT__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1257;"	d
POWERON_OUT__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	1257;"	d
POWERON_OUT__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1258;"	d
POWERON_OUT__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	1258;"	d
POWERON_OUT__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1259;"	d
POWERON_OUT__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	1259;"	d
POWERON_OUT__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1260;"	d
POWERON_OUT__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	1260;"	d
POWERON_OUT__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1261;"	d
POWERON_OUT__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	1261;"	d
POWERON_OUT__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1262;"	d
POWERON_OUT__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	1262;"	d
POWERON_OUT__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1263;"	d
POWERON_OUT__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	1263;"	d
POWERON_OUT__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1264;"	d
POWERON_OUT__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	1264;"	d
POWERON_OUT__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1265;"	d
POWERON_OUT__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	1265;"	d
POWERON_OUT__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1266;"	d
POWERON_OUT__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	1266;"	d
POWERON_OUT__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1267;"	d
POWERON_OUT__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	1267;"	d
POWERON_OUT__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1268;"	d
POWERON_OUT__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	1268;"	d
POWERON_OUT__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1269;"	d
POWERON_OUT__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	1269;"	d
POWERON_OUT__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1270;"	d
POWERON_OUT__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	1270;"	d
POWERON_OUT__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1271;"	d
POWERON_OUT__PC	.\Design02.cydsn\codegentemp\cyfitter.h	1271;"	d
POWERON_OUT__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1272;"	d
POWERON_OUT__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	1272;"	d
POWERON_OUT__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1273;"	d
POWERON_OUT__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	1273;"	d
POWERON_OUT__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1274;"	d
POWERON_OUT__PS	.\Design02.cydsn\codegentemp\cyfitter.h	1274;"	d
POWERON_OUT__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1275;"	d
POWERON_OUT__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1275;"	d
PRO_SUCCESS	.\Design02.cydsn\app_protocol.h	35;"	d
PWMControlRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^            uint8 PWMControlRegister; \/* PWM Control Register value *\/$/;"	m	struct:__anon257
PWMEnableState	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^    uint8 PWMEnableState;$/;"	m	struct:__anon257
PWMKillCounterPeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^            uint8 PWMKillCounterPeriod; \/* Kill Mode period value *\/$/;"	m	struct:__anon257
PWMPeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^            uint8 PWMPeriod;$/;"	m	struct:__anon257
PWMUdb	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^        uint8 PWMUdb;               \/* PWM Current Counter value  *\/$/;"	m	struct:__anon257
PWM_16BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	467;"	d
PWM_16BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	467;"	d
PWM_1BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	462;"	d
PWM_1BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	462;"	d
PWM_1_AUX_CONTROLDP0	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	332;"	d
PWM_1_AUX_CONTROLDP0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	333;"	d
PWM_1_AUX_CONTROLDP1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	326;"	d
PWM_1_AUX_CONTROLDP1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	327;"	d
PWM_1_AUX_CTRL_FIFO0_CLR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	520;"	d
PWM_1_AUX_CTRL_FIFO0_LVL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	522;"	d
PWM_1_AUX_CTRL_FIFO1_CLR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	521;"	d
PWM_1_AUX_CTRL_FIFO1_LVL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	523;"	d
PWM_1_BLOCK_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	391;"	d
PWM_1_BLOCK_STBY_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	392;"	d
PWM_1_CAPTURE_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	258;"	d
PWM_1_CAPTURE_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	282;"	d
PWM_1_CAPTURE_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	303;"	d
PWM_1_CAPTURE_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	322;"	d
PWM_1_CAPTURE_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	259;"	d
PWM_1_CAPTURE_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	283;"	d
PWM_1_CAPTURE_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	304;"	d
PWM_1_CAPTURE_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	323;"	d
PWM_1_CFG0_DB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	411;"	d
PWM_1_CFG0_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	408;"	d
PWM_1_CFG0_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	405;"	d
PWM_1_COMPARE1_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	252;"	d
PWM_1_COMPARE1_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	274;"	d
PWM_1_COMPARE1_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	295;"	d
PWM_1_COMPARE1_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	314;"	d
PWM_1_COMPARE1_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	253;"	d
PWM_1_COMPARE1_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	275;"	d
PWM_1_COMPARE1_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	296;"	d
PWM_1_COMPARE1_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	315;"	d
PWM_1_COMPARE2_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	254;"	d
PWM_1_COMPARE2_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	276;"	d
PWM_1_COMPARE2_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	297;"	d
PWM_1_COMPARE2_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	316;"	d
PWM_1_COMPARE2_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	255;"	d
PWM_1_COMPARE2_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	277;"	d
PWM_1_COMPARE2_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	298;"	d
PWM_1_COMPARE2_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	317;"	d
PWM_1_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	376;"	d
PWM_1_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	466;"	d
PWM_1_CONTROL2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	378;"	d
PWM_1_CONTROL3	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	379;"	d
PWM_1_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	377;"	d
PWM_1_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	467;"	d
PWM_1_COUNTERCAP_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	278;"	d
PWM_1_COUNTERCAP_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	299;"	d
PWM_1_COUNTERCAP_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	318;"	d
PWM_1_COUNTERCAP_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	279;"	d
PWM_1_COUNTERCAP_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	300;"	d
PWM_1_COUNTERCAP_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	319;"	d
PWM_1_COUNTERCAP_LSB_PTR_8BIT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	331;"	d
PWM_1_COUNTER_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	256;"	d
PWM_1_COUNTER_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	280;"	d
PWM_1_COUNTER_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	301;"	d
PWM_1_COUNTER_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	320;"	d
PWM_1_COUNTER_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	257;"	d
PWM_1_COUNTER_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	281;"	d
PWM_1_COUNTER_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	302;"	d
PWM_1_COUNTER_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	321;"	d
PWM_1_CTRL2_IRQ_SEL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	422;"	d
PWM_1_CTRL2_IRQ_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	421;"	d
PWM_1_CTRL_CMPMODE1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	417;"	d
PWM_1_CTRL_CMPMODE1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	485;"	d
PWM_1_CTRL_CMPMODE1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	398;"	d
PWM_1_CTRL_CMPMODE1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	478;"	d
PWM_1_CTRL_CMPMODE2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	416;"	d
PWM_1_CTRL_CMPMODE2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	484;"	d
PWM_1_CTRL_CMPMODE2_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	477;"	d
PWM_1_CTRL_DEAD_TIME_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	401;"	d
PWM_1_CTRL_DEAD_TIME_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	479;"	d
PWM_1_CTRL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	414;"	d
PWM_1_CTRL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	482;"	d
PWM_1_CTRL_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	395;"	d
PWM_1_CTRL_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	475;"	d
PWM_1_CTRL_RESET	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	415;"	d
PWM_1_CTRL_RESET	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	483;"	d
PWM_1_CTRL_RESET_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	476;"	d
PWM_1_ClearFIFO	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^        void PWM_1_ClearFIFO(void) $/;"	f
PWM_1_CompareMode1SW	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	57;"	d
PWM_1_CompareMode2SW	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	58;"	d
PWM_1_DEADBAND_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	344;"	d
PWM_1_DEADBAND_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	352;"	d
PWM_1_DEADBAND_COUNT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	360;"	d
PWM_1_DEADBAND_COUNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	354;"	d
PWM_1_DEADBAND_COUNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	362;"	d
PWM_1_DEADBAND_COUNT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	345;"	d
PWM_1_DEADBAND_COUNT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	353;"	d
PWM_1_DEADBAND_COUNT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	361;"	d
PWM_1_DEADBAND_COUNT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	357;"	d
PWM_1_DEADBAND_COUNT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	365;"	d
PWM_1_DEADBAND_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	347;"	d
PWM_1_DEADBAND_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	346;"	d
PWM_1_DEFAULT_COMPARE1_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	241;"	d
PWM_1_DEFAULT_COMPARE2_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	240;"	d
PWM_1_DeadBand2_4	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	39;"	d
PWM_1_DeadBandMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	33;"	d
PWM_1_DeadBandUsed	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	38;"	d
PWM_1_Enable	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^void PWM_1_Enable(void) $/;"	f
PWM_1_EnableMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	55;"	d
PWM_1_GLOBAL_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	380;"	d
PWM_1_GLOBAL_ENABLE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	381;"	d
PWM_1_GLOBAL_STBY_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	382;"	d
PWM_1_GLOBAL_STBY_ENABLE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	383;"	d
PWM_1_GetInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	154;"	d
PWM_1_INIT_COMPARE_VALUE1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	230;"	d
PWM_1_INIT_COMPARE_VALUE2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	231;"	d
PWM_1_INIT_DEAD_TIME	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	242;"	d
PWM_1_INIT_INTERRUPTS_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	232;"	d
PWM_1_INIT_PERIOD_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	229;"	d
PWM_1_Init	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^void PWM_1_Init(void) $/;"	f
PWM_1_KILLMODEMINTIME	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	338;"	d
PWM_1_KILLMODEMINTIME_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	339;"	d
PWM_1_KillMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	35;"	d
PWM_1_KillModeMinTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	34;"	d
PWM_1_MinimumKillTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	54;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	250;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	267;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	270;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	288;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	291;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	307;"	d
PWM_1_PERIOD_LSB	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	310;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	251;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	268;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	271;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	289;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	292;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	308;"	d
PWM_1_PERIOD_LSB_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	311;"	d
PWM_1_PWMMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	36;"	d
PWM_1_PWMModeIsCenterAligned	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	37;"	d
PWM_1_RT1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	260;"	d
PWM_1_RT1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	449;"	d
PWM_1_RT1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	261;"	d
PWM_1_RT1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	446;"	d
PWM_1_ReadCapture	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadCapture(void) $/;"	f
PWM_1_ReadCompare	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadCompare(void) $/;"	f
PWM_1_ReadCompare1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadCompare1(void) $/;"	f
PWM_1_ReadCompare2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadCompare2(void) $/;"	f
PWM_1_ReadControlRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadControlRegister(void) $/;"	f
PWM_1_ReadCounter	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadCounter(void) $/;"	f
PWM_1_ReadDeadTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadDeadTime(void) $/;"	f
PWM_1_ReadKillTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadKillTime(void) $/;"	f
PWM_1_ReadPeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^uint8 PWM_1_ReadPeriod(void) $/;"	f
PWM_1_ReadStatusRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    uint8 PWM_1_ReadStatusRegister(void) $/;"	f
PWM_1_Resolution	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	31;"	d
PWM_1_RestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1_PM.c	/^void PWM_1_RestoreConfig(void) $/;"	f
PWM_1_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	372;"	d
PWM_1_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	461;"	d
PWM_1_STATUS_ACTL_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	524;"	d
PWM_1_STATUS_AUX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	465;"	d
PWM_1_STATUS_CMP1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	439;"	d
PWM_1_STATUS_CMP1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	509;"	d
PWM_1_STATUS_CMP1_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	443;"	d
PWM_1_STATUS_CMP1_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	517;"	d
PWM_1_STATUS_CMP1_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	435;"	d
PWM_1_STATUS_CMP1_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	501;"	d
PWM_1_STATUS_CMP1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	429;"	d
PWM_1_STATUS_CMP1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	493;"	d
PWM_1_STATUS_CMP2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	508;"	d
PWM_1_STATUS_CMP2_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	516;"	d
PWM_1_STATUS_CMP2_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	434;"	d
PWM_1_STATUS_CMP2_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	500;"	d
PWM_1_STATUS_CMP2_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	492;"	d
PWM_1_STATUS_FIFOFULL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	505;"	d
PWM_1_STATUS_FIFOFULL_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	513;"	d
PWM_1_STATUS_FIFOFULL_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	498;"	d
PWM_1_STATUS_FIFOFULL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	490;"	d
PWM_1_STATUS_FIFONEMPTY	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	506;"	d
PWM_1_STATUS_FIFONEMPTY_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	514;"	d
PWM_1_STATUS_FIFONEMPTY_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	497;"	d
PWM_1_STATUS_FIFONEMPTY_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	489;"	d
PWM_1_STATUS_KILL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	504;"	d
PWM_1_STATUS_KILL_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	512;"	d
PWM_1_STATUS_KILL_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	432;"	d
PWM_1_STATUS_KILL_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	496;"	d
PWM_1_STATUS_KILL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	488;"	d
PWM_1_STATUS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	374;"	d
PWM_1_STATUS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	463;"	d
PWM_1_STATUS_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	375;"	d
PWM_1_STATUS_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	464;"	d
PWM_1_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	373;"	d
PWM_1_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	462;"	d
PWM_1_STATUS_TC	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	438;"	d
PWM_1_STATUS_TC	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	507;"	d
PWM_1_STATUS_TC_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	442;"	d
PWM_1_STATUS_TC_INT_EN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	515;"	d
PWM_1_STATUS_TC_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	433;"	d
PWM_1_STATUS_TC_INT_EN_MASK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	499;"	d
PWM_1_STATUS_TC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	426;"	d
PWM_1_STATUS_TC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	491;"	d
PWM_1_SYNC	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	450;"	d
PWM_1_SYNCDSI_EN	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	457;"	d
PWM_1_SYNCDSI_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	454;"	d
PWM_1_SYNCDSI_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	451;"	d
PWM_1_SaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1_PM.c	/^void PWM_1_SaveConfig(void) $/;"	f
PWM_1_SetCompareMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^        void PWM_1_SetCompareMode(uint8 comparemode) $/;"	f
PWM_1_SetCompareMode1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^        void PWM_1_SetCompareMode1(uint8 comparemode) $/;"	f
PWM_1_SetCompareMode2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_SetCompareMode2(uint8 comparemode) $/;"	f
PWM_1_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_SetInterruptMode(uint8 interruptMode) $/;"	f
PWM_1_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1_PM.c	/^void PWM_1_Sleep(void) $/;"	f
PWM_1_Start	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^void PWM_1_Start(void) $/;"	f
PWM_1_Stop	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^void PWM_1_Stop(void) $/;"	f
PWM_1_UseControl	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	48;"	d
PWM_1_UseControl	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	50;"	d
PWM_1_UseOneCompareMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	53;"	d
PWM_1_UseStatus	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	42;"	d
PWM_1_UseStatus	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	44;"	d
PWM_1_UsingFixedFunction	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	32;"	d
PWM_1_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1_PM.c	/^void PWM_1_Wakeup(void) $/;"	f
PWM_1_WriteCompare	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteCompare(uint8 compare) \\$/;"	f
PWM_1_WriteCompare1	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteCompare1(uint8 compare) \\$/;"	f
PWM_1_WriteCompare2	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteCompare2(uint8 compare) \\$/;"	f
PWM_1_WriteControlRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteControlRegister(uint8 control) $/;"	f
PWM_1_WriteCounter	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteCounter(uint8 counter) \\$/;"	f
PWM_1_WriteDeadTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteDeadTime(uint8 deadtime) $/;"	f
PWM_1_WriteKillTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^    void PWM_1_WriteKillTime(uint8 killtime) $/;"	f
PWM_1_WritePeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^void PWM_1_WritePeriod(uint8 period) $/;"	f
PWM_1__B_PWM__ASYNCHRONOUS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	68;"	d
PWM_1__B_PWM__CENTER_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	84;"	d
PWM_1__B_PWM__DBMDISABLED	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	75;"	d
PWM_1__B_PWM__DBM_256_CLOCKS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	77;"	d
PWM_1__B_PWM__DBM_2_4_CLOCKS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	76;"	d
PWM_1__B_PWM__DISABLED	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	67;"	d
PWM_1__B_PWM__DITHER	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	85;"	d
PWM_1__B_PWM__DUAL_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	83;"	d
PWM_1__B_PWM__EQUAL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	94;"	d
PWM_1__B_PWM__FIRMWARE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	95;"	d
PWM_1__B_PWM__GREATER_THAN	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	92;"	d
PWM_1__B_PWM__GREATER_THAN_OR_EQUAL_TO	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	93;"	d
PWM_1__B_PWM__HARDWARESELECT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	86;"	d
PWM_1__B_PWM__LATCHED	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	70;"	d
PWM_1__B_PWM__LESS_THAN	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	90;"	d
PWM_1__B_PWM__LESS_THAN_OR_EQUAL	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	91;"	d
PWM_1__B_PWM__MINTIME	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	71;"	d
PWM_1__B_PWM__ONE_OUTPUT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	81;"	d
PWM_1__B_PWM__SINGLECYCLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	69;"	d
PWM_1__B_PWM__TWO_OUTPUTS	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	82;"	d
PWM_1_backup	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1_PM.c	/^static PWM_1_backupStruct PWM_1_backup;$/;"	v	file:
PWM_1_backupStruct	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^}PWM_1_backupStruct;$/;"	t	typeref:struct:__anon257
PWM_1_initVar	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.c	/^uint8 PWM_1_initVar = 0u;$/;"	v
PWM_2BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	463;"	d
PWM_2BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	463;"	d
PWM_3BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	464;"	d
PWM_3BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	464;"	d
PWM_6BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	465;"	d
PWM_6BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	465;"	d
PWM_8BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	466;"	d
PWM_8BIT_MASK	.\Design02.cydsn\codegentemp\PWM.h	466;"	d
PWM_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	/^} PWM_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon256
PWM_BACKUP_STRUCT	.\Design02.cydsn\codegentemp\PWM.h	/^} PWM_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon118
PWM_BLOCK_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	365;"	d
PWM_BLOCK_CONTROL_PTR	.\Design02.cydsn\codegentemp\PWM.h	365;"	d
PWM_BLOCK_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	364;"	d
PWM_BLOCK_CONTROL_REG	.\Design02.cydsn\codegentemp\PWM.h	364;"	d
PWM_CAPTURE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	450;"	d
PWM_CAPTURE_MASK	.\Design02.cydsn\codegentemp\PWM.h	450;"	d
PWM_CAPTURE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	443;"	d
PWM_CAPTURE_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	443;"	d
PWM_CC_MATCH_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	249;"	d
PWM_CC_MATCH_CLEAR	.\Design02.cydsn\codegentemp\PWM.h	249;"	d
PWM_CC_MATCH_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	250;"	d
PWM_CC_MATCH_INVERT	.\Design02.cydsn\codegentemp\PWM.h	250;"	d
PWM_CC_MATCH_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	251;"	d
PWM_CC_MATCH_NO_CHANGE	.\Design02.cydsn\codegentemp\PWM.h	251;"	d
PWM_CC_MATCH_SET	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	248;"	d
PWM_CC_MATCH_SET	.\Design02.cydsn\codegentemp\PWM.h	248;"	d
PWM_CMD_CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	289;"	d
PWM_CMD_CAPTURE	.\Design02.cydsn\codegentemp\PWM.h	289;"	d
PWM_CMD_RELOAD	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	290;"	d
PWM_CMD_RELOAD	.\Design02.cydsn\codegentemp\PWM.h	290;"	d
PWM_CMD_START	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	292;"	d
PWM_CMD_START	.\Design02.cydsn\codegentemp\PWM.h	292;"	d
PWM_CMD_STOP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	291;"	d
PWM_CMD_STOP	.\Design02.cydsn\codegentemp\PWM.h	291;"	d
PWM_COMMAND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	367;"	d
PWM_COMMAND_PTR	.\Design02.cydsn\codegentemp\PWM.h	367;"	d
PWM_COMMAND_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	366;"	d
PWM_COMMAND_REG	.\Design02.cydsn\codegentemp\PWM.h	366;"	d
PWM_COMP_CAP_BUF_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	379;"	d
PWM_COMP_CAP_BUF_PTR	.\Design02.cydsn\codegentemp\PWM.h	379;"	d
PWM_COMP_CAP_BUF_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	378;"	d
PWM_COMP_CAP_BUF_REG	.\Design02.cydsn\codegentemp\PWM.h	378;"	d
PWM_COMP_CAP_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	377;"	d
PWM_COMP_CAP_PTR	.\Design02.cydsn\codegentemp\PWM.h	377;"	d
PWM_COMP_CAP_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	376;"	d
PWM_COMP_CAP_REG	.\Design02.cydsn\codegentemp\PWM.h	376;"	d
PWM_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	53;"	d
PWM_CONFIG	.\Design02.cydsn\codegentemp\PWM.h	53;"	d
PWM_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	371;"	d
PWM_CONTROL_PTR	.\Design02.cydsn\codegentemp\PWM.h	371;"	d
PWM_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	370;"	d
PWM_CONTROL_REG	.\Design02.cydsn\codegentemp\PWM.h	370;"	d
PWM_COUNTER_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	375;"	d
PWM_COUNTER_PTR	.\Design02.cydsn\codegentemp\PWM.h	375;"	d
PWM_COUNTER_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	374;"	d
PWM_COUNTER_REG	.\Design02.cydsn\codegentemp\PWM.h	374;"	d
PWM_COUNT_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	224;"	d
PWM_COUNT_DOWN	.\Design02.cydsn\codegentemp\PWM.h	224;"	d
PWM_COUNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	452;"	d
PWM_COUNT_MASK	.\Design02.cydsn\codegentemp\PWM.h	452;"	d
PWM_COUNT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	444;"	d
PWM_COUNT_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	444;"	d
PWM_COUNT_UP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	222;"	d
PWM_COUNT_UP	.\Design02.cydsn\codegentemp\PWM.h	222;"	d
PWM_COUNT_UPDOWN0	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	226;"	d
PWM_COUNT_UPDOWN0	.\Design02.cydsn\codegentemp\PWM.h	226;"	d
PWM_COUNT_UPDOWN1	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	228;"	d
PWM_COUNT_UPDOWN1	.\Design02.cydsn\codegentemp\PWM.h	228;"	d
PWM_CTRL_PWM_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	490;"	d
PWM_CTRL_PWM_ALIGN	.\Design02.cydsn\codegentemp\PWM.h	490;"	d
PWM_CTRL_PWM_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	481;"	d
PWM_CTRL_PWM_BASE_CONFIG	.\Design02.cydsn\codegentemp\PWM.h	481;"	d
PWM_CTRL_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	496;"	d
PWM_CTRL_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\codegentemp\PWM.h	496;"	d
PWM_CTRL_PWM_KILL_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	493;"	d
PWM_CTRL_PWM_KILL_EVENT	.\Design02.cydsn\codegentemp\PWM.h	493;"	d
PWM_CTRL_PWM_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	499;"	d
PWM_CTRL_PWM_PRESCALER	.\Design02.cydsn\codegentemp\PWM.h	499;"	d
PWM_CTRL_PWM_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	487;"	d
PWM_CTRL_PWM_RUN_MODE	.\Design02.cydsn\codegentemp\PWM.h	487;"	d
PWM_CTRL_QUAD_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	477;"	d
PWM_CTRL_QUAD_BASE_CONFIG	.\Design02.cydsn\codegentemp\PWM.h	477;"	d
PWM_CTRL_TIMER_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	502;"	d
PWM_CTRL_TIMER_BASE_CONFIG	.\Design02.cydsn\codegentemp\PWM.h	502;"	d
PWM_CY_TCPWM_4000	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	50;"	d
PWM_CY_TCPWM_4000	.\Design02.cydsn\codegentemp\PWM.h	50;"	d
PWM_CY_TCPWM_V2	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	49;"	d
PWM_CY_TCPWM_V2	.\Design02.cydsn\codegentemp\PWM.h	49;"	d
PWM_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_ClearInterrupt(uint32 interruptMask)$/;"	f
PWM_ClearInterrupt	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_ClearInterrupt(uint32 interruptMask)$/;"	f
PWM_Clock_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	70;"	d
PWM_Clock_CMD_DISABLE_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	70;"	d
PWM_Clock_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	67;"	d
PWM_Clock_CMD_DISABLE_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	67;"	d
PWM_Clock_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	65;"	d
PWM_Clock_CMD_DIV_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	65;"	d
PWM_Clock_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	71;"	d
PWM_Clock_CMD_ENABLE_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	71;"	d
PWM_Clock_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	68;"	d
PWM_Clock_CMD_ENABLE_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	68;"	d
PWM_Clock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	66;"	d
PWM_Clock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	66;"	d
PWM_Clock_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	61;"	d
PWM_Clock_CMD_REG	.\Design02.cydsn\codegentemp\PWM_Clock.h	61;"	d
PWM_Clock_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	62;"	d
PWM_Clock_CTRL_REG	.\Design02.cydsn\codegentemp\PWM_Clock.h	62;"	d
PWM_Clock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	73;"	d
PWM_Clock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	82;"	d
PWM_Clock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	73;"	d
PWM_Clock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	82;"	d
PWM_Clock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	74;"	d
PWM_Clock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	83;"	d
PWM_Clock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	74;"	d
PWM_Clock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	83;"	d
PWM_Clock_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	59;"	d
PWM_Clock_DIV_ID	.\Design02.cydsn\codegentemp\PWM_Clock.h	59;"	d
PWM_Clock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	75;"	d
PWM_Clock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	84;"	d
PWM_Clock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	75;"	d
PWM_Clock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\PWM_Clock.h	84;"	d
PWM_Clock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	76;"	d
PWM_Clock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	85;"	d
PWM_Clock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	76;"	d
PWM_Clock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\PWM_Clock.h	85;"	d
PWM_Clock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	63;"	d
PWM_Clock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	80;"	d
PWM_Clock_DIV_REG	.\Design02.cydsn\codegentemp\PWM_Clock.h	63;"	d
PWM_Clock_DIV_REG	.\Design02.cydsn\codegentemp\PWM_Clock.h	80;"	d
PWM_Clock_Disable	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	47;"	d
PWM_Clock_Disable	.\Design02.cydsn\codegentemp\PWM_Clock.h	47;"	d
PWM_Clock_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	81;"	d
PWM_Clock_ENABLE_REG	.\Design02.cydsn\codegentemp\PWM_Clock.h	81;"	d
PWM_Clock_Enable	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	46;"	d
PWM_Clock_Enable	.\Design02.cydsn\codegentemp\PWM_Clock.h	46;"	d
PWM_Clock_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^uint16 PWM_Clock_GetDividerRegister(void)$/;"	f
PWM_Clock_GetDividerRegister	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^uint16 PWM_Clock_GetDividerRegister(void)$/;"	f
PWM_Clock_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^uint8 PWM_Clock_GetFractionalDividerRegister(void)$/;"	f
PWM_Clock_GetFractionalDividerRegister	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^uint8 PWM_Clock_GetFractionalDividerRegister(void)$/;"	f
PWM_Clock_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	50;"	d
PWM_Clock_SetDivider	.\Design02.cydsn\codegentemp\PWM_Clock.h	50;"	d
PWM_Clock_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	48;"	d
PWM_Clock_SetDividerRegister	.\Design02.cydsn\codegentemp\PWM_Clock.h	48;"	d
PWM_Clock_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	51;"	d
PWM_Clock_SetDividerValue	.\Design02.cydsn\codegentemp\PWM_Clock.h	51;"	d
PWM_Clock_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^void PWM_Clock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
PWM_Clock_SetFractionalDividerRegister	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^void PWM_Clock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
PWM_Clock_Start	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^void PWM_Clock_Start(void)$/;"	f
PWM_Clock_Start	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.h	30;"	d
PWM_Clock_Start	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^void PWM_Clock_Start(void)$/;"	f
PWM_Clock_Start	.\Design02.cydsn\codegentemp\PWM_Clock.h	30;"	d
PWM_Clock_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^void PWM_Clock_StartEx(uint32 alignClkDiv)$/;"	f
PWM_Clock_StartEx	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^void PWM_Clock_StartEx(uint32 alignClkDiv)$/;"	f
PWM_Clock_Stop	.\Design02.cydsn\Generated_Source\PSoC4\PWM_Clock.c	/^void PWM_Clock_Stop(void)$/;"	f
PWM_Clock_Stop	.\Design02.cydsn\codegentemp\PWM_Clock.c	/^void PWM_Clock_Stop(void)$/;"	f
PWM_Clock__CTRL_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	406;"	d
PWM_Clock__CTRL_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	406;"	d
PWM_Clock__DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	407;"	d
PWM_Clock__DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	407;"	d
PWM_Clock__DIV_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	408;"	d
PWM_Clock__DIV_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	408;"	d
PWM_Clock__PA_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	409;"	d
PWM_Clock__PA_DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	409;"	d
PWM_Enable	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_Enable(void)$/;"	f
PWM_Enable	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_Enable(void)$/;"	f
PWM_GetInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_GetInterruptSource(void)$/;"	f
PWM_GetInterruptSource	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_GetInterruptSource(void)$/;"	f
PWM_GetInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_GetInterruptSourceMasked(void)$/;"	f
PWM_GetInterruptSourceMasked	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_GetInterruptSourceMasked(void)$/;"	f
PWM_INTERRUPT_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	397;"	d
PWM_INTERRUPT_MASKED_PTR	.\Design02.cydsn\codegentemp\PWM.h	397;"	d
PWM_INTERRUPT_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	396;"	d
PWM_INTERRUPT_MASKED_REG	.\Design02.cydsn\codegentemp\PWM.h	396;"	d
PWM_INTERRUPT_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	395;"	d
PWM_INTERRUPT_MASK_PTR	.\Design02.cydsn\codegentemp\PWM.h	395;"	d
PWM_INTERRUPT_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	394;"	d
PWM_INTERRUPT_MASK_REG	.\Design02.cydsn\codegentemp\PWM.h	394;"	d
PWM_INTERRUPT_REQ_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	391;"	d
PWM_INTERRUPT_REQ_PTR	.\Design02.cydsn\codegentemp\PWM.h	391;"	d
PWM_INTERRUPT_REQ_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	390;"	d
PWM_INTERRUPT_REQ_REG	.\Design02.cydsn\codegentemp\PWM.h	390;"	d
PWM_INTERRUPT_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	393;"	d
PWM_INTERRUPT_SET_PTR	.\Design02.cydsn\codegentemp\PWM.h	393;"	d
PWM_INTERRUPT_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	392;"	d
PWM_INTERRUPT_SET_REG	.\Design02.cydsn\codegentemp\PWM.h	392;"	d
PWM_INTRRUPT_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	369;"	d
PWM_INTRRUPT_CAUSE_PTR	.\Design02.cydsn\codegentemp\PWM.h	369;"	d
PWM_INTRRUPT_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	368;"	d
PWM_INTRRUPT_CAUSE_REG	.\Design02.cydsn\codegentemp\PWM.h	368;"	d
PWM_INTR_MASK_CC_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	245;"	d
PWM_INTR_MASK_CC_MATCH	.\Design02.cydsn\codegentemp\PWM.h	245;"	d
PWM_INTR_MASK_TC	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	244;"	d
PWM_INTR_MASK_TC	.\Design02.cydsn\codegentemp\PWM.h	244;"	d
PWM_INVERT_LINE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	232;"	d
PWM_INVERT_LINE	.\Design02.cydsn\codegentemp\PWM.h	232;"	d
PWM_INVERT_LINE_N	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	234;"	d
PWM_INVERT_LINE_N	.\Design02.cydsn\codegentemp\PWM.h	234;"	d
PWM_INV_COMPL_OUT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	417;"	d
PWM_INV_COMPL_OUT_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	417;"	d
PWM_INV_OUT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	437;"	d
PWM_INV_OUT_MASK	.\Design02.cydsn\codegentemp\PWM.h	437;"	d
PWM_INV_OUT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	416;"	d
PWM_INV_OUT_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	416;"	d
PWM_Init	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_Init(void)$/;"	f
PWM_Init	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_Init(void)$/;"	f
PWM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	405;"	d
PWM_MASK	.\Design02.cydsn\codegentemp\PWM.h	405;"	d
PWM_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	439;"	d
PWM_MODE_MASK	.\Design02.cydsn\codegentemp\PWM.h	439;"	d
PWM_MODE_PWM	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	206;"	d
PWM_MODE_PWM	.\Design02.cydsn\codegentemp\PWM.h	206;"	d
PWM_MODE_PWM_DT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	208;"	d
PWM_MODE_PWM_DT	.\Design02.cydsn\codegentemp\PWM.h	208;"	d
PWM_MODE_PWM_PR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	210;"	d
PWM_MODE_PWM_PR	.\Design02.cydsn\codegentemp\PWM.h	210;"	d
PWM_MODE_QUAD	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	204;"	d
PWM_MODE_QUAD	.\Design02.cydsn\codegentemp\PWM.h	204;"	d
PWM_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	418;"	d
PWM_MODE_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	418;"	d
PWM_MODE_TIMER_CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	202;"	d
PWM_MODE_TIMER_CAPTURE	.\Design02.cydsn\codegentemp\PWM.h	202;"	d
PWM_MODE_TIMER_COMPARE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	200;"	d
PWM_MODE_TIMER_COMPARE	.\Design02.cydsn\codegentemp\PWM.h	200;"	d
PWM_MODE_X1	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	214;"	d
PWM_MODE_X1	.\Design02.cydsn\codegentemp\PWM.h	214;"	d
PWM_MODE_X2	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	216;"	d
PWM_MODE_X2	.\Design02.cydsn\codegentemp\PWM.h	216;"	d
PWM_MODE_X4	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	218;"	d
PWM_MODE_X4	.\Design02.cydsn\codegentemp\PWM.h	218;"	d
PWM_ONESHOT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	433;"	d
PWM_ONESHOT_MASK	.\Design02.cydsn\codegentemp\PWM.h	433;"	d
PWM_ONESHOT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	414;"	d
PWM_ONESHOT_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	414;"	d
PWM_OVERLOW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	253;"	d
PWM_OVERLOW_CLEAR	.\Design02.cydsn\codegentemp\PWM.h	253;"	d
PWM_OVERLOW_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	254;"	d
PWM_OVERLOW_INVERT	.\Design02.cydsn\codegentemp\PWM.h	254;"	d
PWM_OVERLOW_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	255;"	d
PWM_OVERLOW_NO_CHANGE	.\Design02.cydsn\codegentemp\PWM.h	255;"	d
PWM_OVERLOW_SET	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	252;"	d
PWM_OVERLOW_SET	.\Design02.cydsn\codegentemp\PWM.h	252;"	d
PWM_PERIOD_BUF_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	383;"	d
PWM_PERIOD_BUF_PTR	.\Design02.cydsn\codegentemp\PWM.h	383;"	d
PWM_PERIOD_BUF_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	382;"	d
PWM_PERIOD_BUF_REG	.\Design02.cydsn\codegentemp\PWM.h	382;"	d
PWM_PERIOD_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	381;"	d
PWM_PERIOD_PTR	.\Design02.cydsn\codegentemp\PWM.h	381;"	d
PWM_PERIOD_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	380;"	d
PWM_PERIOD_REG	.\Design02.cydsn\codegentemp\PWM.h	380;"	d
PWM_PRESCALER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	429;"	d
PWM_PRESCALER_MASK	.\Design02.cydsn\codegentemp\PWM.h	429;"	d
PWM_PRESCALER_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	412;"	d
PWM_PRESCALER_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	412;"	d
PWM_PRESCALE_DIVBY1	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	190;"	d
PWM_PRESCALE_DIVBY1	.\Design02.cydsn\codegentemp\PWM.h	190;"	d
PWM_PRESCALE_DIVBY128	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	197;"	d
PWM_PRESCALE_DIVBY128	.\Design02.cydsn\codegentemp\PWM.h	197;"	d
PWM_PRESCALE_DIVBY16	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	194;"	d
PWM_PRESCALE_DIVBY16	.\Design02.cydsn\codegentemp\PWM.h	194;"	d
PWM_PRESCALE_DIVBY2	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	191;"	d
PWM_PRESCALE_DIVBY2	.\Design02.cydsn\codegentemp\PWM.h	191;"	d
PWM_PRESCALE_DIVBY32	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	195;"	d
PWM_PRESCALE_DIVBY32	.\Design02.cydsn\codegentemp\PWM.h	195;"	d
PWM_PRESCALE_DIVBY4	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	192;"	d
PWM_PRESCALE_DIVBY4	.\Design02.cydsn\codegentemp\PWM.h	192;"	d
PWM_PRESCALE_DIVBY64	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	196;"	d
PWM_PRESCALE_DIVBY64	.\Design02.cydsn\codegentemp\PWM.h	196;"	d
PWM_PRESCALE_DIVBY8	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	193;"	d
PWM_PRESCALE_DIVBY8	.\Design02.cydsn\codegentemp\PWM.h	193;"	d
PWM_PWM_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	103;"	d
PWM_PWM_ALIGN	.\Design02.cydsn\codegentemp\PWM.h	103;"	d
PWM_PWM_COMPARE_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	141;"	d
PWM_PWM_COMPARE_BUF_VALUE	.\Design02.cydsn\codegentemp\PWM.h	141;"	d
PWM_PWM_COMPARE_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	142;"	d
PWM_PWM_COMPARE_SWAP	.\Design02.cydsn\codegentemp\PWM.h	142;"	d
PWM_PWM_COMPARE_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	140;"	d
PWM_PWM_COMPARE_VALUE	.\Design02.cydsn\codegentemp\PWM.h	140;"	d
PWM_PWM_COUNT_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	110;"	d
PWM_PWM_COUNT_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	110;"	d
PWM_PWM_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	117;"	d
PWM_PWM_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	117;"	d
PWM_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	105;"	d
PWM_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\codegentemp\PWM.h	105;"	d
PWM_PWM_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	123;"	d
PWM_PWM_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\PWM.h	123;"	d
PWM_PWM_KILL_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	98;"	d
PWM_PWM_KILL_EVENT	.\Design02.cydsn\codegentemp\PWM.h	98;"	d
PWM_PWM_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	100;"	d
PWM_PWM_MODE	.\Design02.cydsn\codegentemp\PWM.h	100;"	d
PWM_PWM_MODE_ASYM	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	268;"	d
PWM_PWM_MODE_ASYM	.\Design02.cydsn\codegentemp\PWM.h	268;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	274;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	278;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	283;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\PWM.h	274;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\PWM.h	278;"	d
PWM_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\PWM.h	283;"	d
PWM_PWM_MODE_LEFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	262;"	d
PWM_PWM_MODE_LEFT	.\Design02.cydsn\codegentemp\PWM.h	262;"	d
PWM_PWM_MODE_RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	265;"	d
PWM_PWM_MODE_RIGHT	.\Design02.cydsn\codegentemp\PWM.h	265;"	d
PWM_PWM_OUT_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	102;"	d
PWM_PWM_OUT_INVERT	.\Design02.cydsn\codegentemp\PWM.h	102;"	d
PWM_PWM_OUT_N_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	101;"	d
PWM_PWM_OUT_N_INVERT	.\Design02.cydsn\codegentemp\PWM.h	101;"	d
PWM_PWM_PERIOD_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	138;"	d
PWM_PWM_PERIOD_BUF_VALUE	.\Design02.cydsn\codegentemp\PWM.h	138;"	d
PWM_PWM_PERIOD_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	139;"	d
PWM_PWM_PERIOD_SWAP	.\Design02.cydsn\codegentemp\PWM.h	139;"	d
PWM_PWM_PERIOD_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	137;"	d
PWM_PWM_PERIOD_VALUE	.\Design02.cydsn\codegentemp\PWM.h	137;"	d
PWM_PWM_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	106;"	d
PWM_PWM_PRESCALER	.\Design02.cydsn\codegentemp\PWM.h	106;"	d
PWM_PWM_PR_INIT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	536;"	d
PWM_PWM_PR_INIT_VALUE	.\Design02.cydsn\codegentemp\PWM.h	536;"	d
PWM_PWM_RELOAD_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	109;"	d
PWM_PWM_RELOAD_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	109;"	d
PWM_PWM_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	116;"	d
PWM_PWM_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	116;"	d
PWM_PWM_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	104;"	d
PWM_PWM_RUN_MODE	.\Design02.cydsn\codegentemp\PWM.h	104;"	d
PWM_PWM_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	514;"	d
PWM_PWM_SIGNALS_MODES	.\Design02.cydsn\codegentemp\PWM.h	514;"	d
PWM_PWM_START_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	111;"	d
PWM_PWM_START_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	111;"	d
PWM_PWM_START_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	118;"	d
PWM_PWM_START_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	118;"	d
PWM_PWM_STOP_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	99;"	d
PWM_PWM_STOP_EVENT	.\Design02.cydsn\codegentemp\PWM.h	99;"	d
PWM_PWM_STOP_KILL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	427;"	d
PWM_PWM_STOP_KILL_MASK	.\Design02.cydsn\codegentemp\PWM.h	427;"	d
PWM_PWM_STOP_KILL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	411;"	d
PWM_PWM_STOP_KILL_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	411;"	d
PWM_PWM_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	112;"	d
PWM_PWM_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	112;"	d
PWM_PWM_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	119;"	d
PWM_PWM_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	119;"	d
PWM_PWM_SWITCH_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	113;"	d
PWM_PWM_SWITCH_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	113;"	d
PWM_PWM_SWITCH_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	120;"	d
PWM_PWM_SWITCH_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	120;"	d
PWM_PWM_SYNC_KILL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	425;"	d
PWM_PWM_SYNC_KILL_MASK	.\Design02.cydsn\codegentemp\PWM.h	425;"	d
PWM_PWM_SYNC_KILL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	410;"	d
PWM_PWM_SYNC_KILL_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	410;"	d
PWM_PWM_UPDOWN_CNT_USED	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	532;"	d
PWM_PWM_UPDOWN_CNT_USED	.\Design02.cydsn\codegentemp\PWM.h	532;"	d
PWM_QUAD_ENCODING_MODES	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	57;"	d
PWM_QUAD_ENCODING_MODES	.\Design02.cydsn\codegentemp\PWM.h	57;"	d
PWM_QUAD_INDEX_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	60;"	d
PWM_QUAD_INDEX_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	60;"	d
PWM_QUAD_INDEX_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	66;"	d
PWM_QUAD_INDEX_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	66;"	d
PWM_QUAD_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	70;"	d
PWM_QUAD_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\PWM.h	70;"	d
PWM_QUAD_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	435;"	d
PWM_QUAD_MODE_MASK	.\Design02.cydsn\codegentemp\PWM.h	435;"	d
PWM_QUAD_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	415;"	d
PWM_QUAD_MODE_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	415;"	d
PWM_QUAD_PERIOD_INIT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	537;"	d
PWM_QUAD_PERIOD_INIT_VALUE	.\Design02.cydsn\codegentemp\PWM.h	537;"	d
PWM_QUAD_PHIA_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	61;"	d
PWM_QUAD_PHIA_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	61;"	d
PWM_QUAD_PHIB_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	62;"	d
PWM_QUAD_PHIB_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	62;"	d
PWM_QUAD_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	508;"	d
PWM_QUAD_SIGNALS_MODES	.\Design02.cydsn\codegentemp\PWM.h	508;"	d
PWM_QUAD_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	63;"	d
PWM_QUAD_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	63;"	d
PWM_QUAD_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	67;"	d
PWM_QUAD_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	67;"	d
PWM_RELOAD_CC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	421;"	d
PWM_RELOAD_CC_MASK	.\Design02.cydsn\codegentemp\PWM.h	421;"	d
PWM_RELOAD_CC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	408;"	d
PWM_RELOAD_CC_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	408;"	d
PWM_RELOAD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	454;"	d
PWM_RELOAD_MASK	.\Design02.cydsn\codegentemp\PWM.h	454;"	d
PWM_RELOAD_PERIOD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	423;"	d
PWM_RELOAD_PERIOD_MASK	.\Design02.cydsn\codegentemp\PWM.h	423;"	d
PWM_RELOAD_PERIOD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	409;"	d
PWM_RELOAD_PERIOD_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	409;"	d
PWM_RELOAD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	445;"	d
PWM_RELOAD_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	445;"	d
PWM_RUNNING_STATUS_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	470;"	d
PWM_RUNNING_STATUS_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	470;"	d
PWM_ReadCapture	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadCapture(void)$/;"	f
PWM_ReadCapture	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadCapture(void)$/;"	f
PWM_ReadCaptureBuf	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadCaptureBuf(void)$/;"	f
PWM_ReadCaptureBuf	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadCaptureBuf(void)$/;"	f
PWM_ReadCompare	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadCompare(void)$/;"	f
PWM_ReadCompare	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadCompare(void)$/;"	f
PWM_ReadCompareBuf	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadCompareBuf(void)$/;"	f
PWM_ReadCompareBuf	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadCompareBuf(void)$/;"	f
PWM_ReadCounter	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadCounter(void)$/;"	f
PWM_ReadCounter	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadCounter(void)$/;"	f
PWM_ReadPeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadPeriod(void)$/;"	f
PWM_ReadPeriod	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadPeriod(void)$/;"	f
PWM_ReadPeriodBuf	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadPeriodBuf(void)$/;"	f
PWM_ReadPeriodBuf	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadPeriodBuf(void)$/;"	f
PWM_ReadStatus	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint32 PWM_ReadStatus(void)$/;"	f
PWM_ReadStatus	.\Design02.cydsn\codegentemp\PWM.c	/^uint32 PWM_ReadStatus(void)$/;"	f
PWM_RestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\PWM_PM.c	/^void PWM_RestoreConfig(void)$/;"	f
PWM_RestoreConfig	.\Design02.cydsn\codegentemp\PWM_PM.c	/^void PWM_RestoreConfig(void)$/;"	f
PWM_START_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	458;"	d
PWM_START_MASK	.\Design02.cydsn\codegentemp\PWM.h	458;"	d
PWM_START_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	447;"	d
PWM_START_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	447;"	d
PWM_STATUS_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	295;"	d
PWM_STATUS_DOWN	.\Design02.cydsn\codegentemp\PWM.h	295;"	d
PWM_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	373;"	d
PWM_STATUS_PTR	.\Design02.cydsn\codegentemp\PWM.h	373;"	d
PWM_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	372;"	d
PWM_STATUS_REG	.\Design02.cydsn\codegentemp\PWM.h	372;"	d
PWM_STATUS_RUNNING	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	296;"	d
PWM_STATUS_RUNNING	.\Design02.cydsn\codegentemp\PWM.h	296;"	d
PWM_STOP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	456;"	d
PWM_STOP_MASK	.\Design02.cydsn\codegentemp\PWM.h	456;"	d
PWM_STOP_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	446;"	d
PWM_STOP_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	446;"	d
PWM_SaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\PWM_PM.c	/^void PWM_SaveConfig(void)$/;"	f
PWM_SaveConfig	.\Design02.cydsn\codegentemp\PWM_PM.c	/^void PWM_SaveConfig(void)$/;"	f
PWM_SetCaptureMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetCaptureMode(uint32 triggerMode)$/;"	f
PWM_SetCaptureMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetCaptureMode(uint32 triggerMode)$/;"	f
PWM_SetCompareSwap	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetCompareSwap(uint32 swapEnable)$/;"	f
PWM_SetCompareSwap	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetCompareSwap(uint32 swapEnable)$/;"	f
PWM_SetCountMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetCountMode(uint32 triggerMode)$/;"	f
PWM_SetCountMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetCountMode(uint32 triggerMode)$/;"	f
PWM_SetCounterMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetCounterMode(uint32 counterMode)$/;"	f
PWM_SetCounterMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetCounterMode(uint32 counterMode)$/;"	f
PWM_SetInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetInterrupt(uint32 interruptMask)$/;"	f
PWM_SetInterrupt	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetInterrupt(uint32 interruptMask)$/;"	f
PWM_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetInterruptMode(uint32 interruptMask)$/;"	f
PWM_SetInterruptMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetInterruptMode(uint32 interruptMask)$/;"	f
PWM_SetMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetMode(uint32 mode)$/;"	f
PWM_SetMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetMode(uint32 mode)$/;"	f
PWM_SetOneShot	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetOneShot(uint32 oneShotEnable)$/;"	f
PWM_SetOneShot	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetOneShot(uint32 oneShotEnable)$/;"	f
PWM_SetPWMDeadTime	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPWMDeadTime(uint32 deadTime)$/;"	f
PWM_SetPWMDeadTime	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPWMDeadTime(uint32 deadTime)$/;"	f
PWM_SetPWMInvert	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPWMInvert(uint32 mask)$/;"	f
PWM_SetPWMInvert	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPWMInvert(uint32 mask)$/;"	f
PWM_SetPWMMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPWMMode(uint32 modeMask)$/;"	f
PWM_SetPWMMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPWMMode(uint32 modeMask)$/;"	f
PWM_SetPWMStopOnKill	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPWMStopOnKill(uint32 stopOnKillEnable)$/;"	f
PWM_SetPWMStopOnKill	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPWMStopOnKill(uint32 stopOnKillEnable)$/;"	f
PWM_SetPWMSyncKill	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPWMSyncKill(uint32 syncKillEnable)$/;"	f
PWM_SetPWMSyncKill	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPWMSyncKill(uint32 syncKillEnable)$/;"	f
PWM_SetPeriodSwap	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPeriodSwap(uint32 swapEnable)$/;"	f
PWM_SetPeriodSwap	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPeriodSwap(uint32 swapEnable)$/;"	f
PWM_SetPrescaler	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetPrescaler(uint32 prescaler)$/;"	f
PWM_SetPrescaler	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetPrescaler(uint32 prescaler)$/;"	f
PWM_SetQDMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetQDMode(uint32 qdMode)$/;"	f
PWM_SetQDMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetQDMode(uint32 qdMode)$/;"	f
PWM_SetReloadMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetReloadMode(uint32 triggerMode)$/;"	f
PWM_SetReloadMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetReloadMode(uint32 triggerMode)$/;"	f
PWM_SetStartMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetStartMode(uint32 triggerMode)$/;"	f
PWM_SetStartMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetStartMode(uint32 triggerMode)$/;"	f
PWM_SetStopMode	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_SetStopMode(uint32 triggerMode)$/;"	f
PWM_SetStopMode	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_SetStopMode(uint32 triggerMode)$/;"	f
PWM_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\PWM_PM.c	/^void PWM_Sleep(void)$/;"	f
PWM_Sleep	.\Design02.cydsn\codegentemp\PWM_PM.c	/^void PWM_Sleep(void)$/;"	f
PWM_Start	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_Start(void)$/;"	f
PWM_Start	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_Start(void)$/;"	f
PWM_Stop	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_Stop(void)$/;"	f
PWM_Stop	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_Stop(void)$/;"	f
PWM_TC_CAPTURE_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	84;"	d
PWM_TC_CAPTURE_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	84;"	d
PWM_TC_CAPTURE_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	91;"	d
PWM_TC_CAPTURE_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	91;"	d
PWM_TC_COMPARE_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	133;"	d
PWM_TC_COMPARE_BUF_VALUE	.\Design02.cydsn\codegentemp\PWM.h	133;"	d
PWM_TC_COMPARE_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	134;"	d
PWM_TC_COMPARE_SWAP	.\Design02.cydsn\codegentemp\PWM.h	134;"	d
PWM_TC_COMPARE_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	132;"	d
PWM_TC_COMPARE_VALUE	.\Design02.cydsn\codegentemp\PWM.h	132;"	d
PWM_TC_COMP_CAP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	76;"	d
PWM_TC_COMP_CAP_MODE	.\Design02.cydsn\codegentemp\PWM.h	76;"	d
PWM_TC_COUNTER_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	75;"	d
PWM_TC_COUNTER_MODE	.\Design02.cydsn\codegentemp\PWM.h	75;"	d
PWM_TC_COUNT_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	81;"	d
PWM_TC_COUNT_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	81;"	d
PWM_TC_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	88;"	d
PWM_TC_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	88;"	d
PWM_TC_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	94;"	d
PWM_TC_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\PWM.h	94;"	d
PWM_TC_PERIOD_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	131;"	d
PWM_TC_PERIOD_VALUE	.\Design02.cydsn\codegentemp\PWM.h	131;"	d
PWM_TC_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	77;"	d
PWM_TC_PRESCALER	.\Design02.cydsn\codegentemp\PWM.h	77;"	d
PWM_TC_RELOAD_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	80;"	d
PWM_TC_RELOAD_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	80;"	d
PWM_TC_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	87;"	d
PWM_TC_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	87;"	d
PWM_TC_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	74;"	d
PWM_TC_RUN_MODE	.\Design02.cydsn\codegentemp\PWM.h	74;"	d
PWM_TC_START_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	82;"	d
PWM_TC_START_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	82;"	d
PWM_TC_START_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	89;"	d
PWM_TC_START_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	89;"	d
PWM_TC_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	83;"	d
PWM_TC_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\PWM.h	83;"	d
PWM_TC_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	90;"	d
PWM_TC_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\PWM.h	90;"	d
PWM_TIMER_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	521;"	d
PWM_TIMER_SIGNALS_MODES	.\Design02.cydsn\codegentemp\PWM.h	521;"	d
PWM_TIMER_UPDOWN_CNT_USED	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	528;"	d
PWM_TIMER_UPDOWN_CNT_USED	.\Design02.cydsn\codegentemp\PWM.h	528;"	d
PWM_TRIG_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	240;"	d
PWM_TRIG_BOTH	.\Design02.cydsn\codegentemp\PWM.h	240;"	d
PWM_TRIG_CONTROL0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	385;"	d
PWM_TRIG_CONTROL0_PTR	.\Design02.cydsn\codegentemp\PWM.h	385;"	d
PWM_TRIG_CONTROL0_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	384;"	d
PWM_TRIG_CONTROL0_REG	.\Design02.cydsn\codegentemp\PWM.h	384;"	d
PWM_TRIG_CONTROL1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	387;"	d
PWM_TRIG_CONTROL1_PTR	.\Design02.cydsn\codegentemp\PWM.h	387;"	d
PWM_TRIG_CONTROL1_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	386;"	d
PWM_TRIG_CONTROL1_REG	.\Design02.cydsn\codegentemp\PWM.h	386;"	d
PWM_TRIG_CONTROL2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	389;"	d
PWM_TRIG_CONTROL2_PTR	.\Design02.cydsn\codegentemp\PWM.h	389;"	d
PWM_TRIG_CONTROL2_REG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	388;"	d
PWM_TRIG_CONTROL2_REG	.\Design02.cydsn\codegentemp\PWM.h	388;"	d
PWM_TRIG_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	239;"	d
PWM_TRIG_FALLING	.\Design02.cydsn\codegentemp\PWM.h	239;"	d
PWM_TRIG_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	241;"	d
PWM_TRIG_LEVEL	.\Design02.cydsn\codegentemp\PWM.h	241;"	d
PWM_TRIG_RISING	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	238;"	d
PWM_TRIG_RISING	.\Design02.cydsn\codegentemp\PWM.h	238;"	d
PWM_TriggerCommand	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_TriggerCommand(uint32 mask, uint32 command)$/;"	f
PWM_TriggerCommand	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_TriggerCommand(uint32 mask, uint32 command)$/;"	f
PWM_UNDERFLOW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	257;"	d
PWM_UNDERFLOW_CLEAR	.\Design02.cydsn\codegentemp\PWM.h	257;"	d
PWM_UNDERFLOW_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	258;"	d
PWM_UNDERFLOW_INVERT	.\Design02.cydsn\codegentemp\PWM.h	258;"	d
PWM_UNDERFLOW_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	259;"	d
PWM_UNDERFLOW_NO_CHANGE	.\Design02.cydsn\codegentemp\PWM.h	259;"	d
PWM_UNDERFLOW_SET	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	256;"	d
PWM_UNDERFLOW_SET	.\Design02.cydsn\codegentemp\PWM.h	256;"	d
PWM_UPDOWN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	431;"	d
PWM_UPDOWN_MASK	.\Design02.cydsn\codegentemp\PWM.h	431;"	d
PWM_UPDOWN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	413;"	d
PWM_UPDOWN_SHIFT	.\Design02.cydsn\codegentemp\PWM.h	413;"	d
PWM_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\PWM_PM.c	/^void PWM_Wakeup(void)$/;"	f
PWM_Wakeup	.\Design02.cydsn\codegentemp\PWM_PM.c	/^void PWM_Wakeup(void)$/;"	f
PWM_WriteCompare	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_WriteCompare(uint32 compare)$/;"	f
PWM_WriteCompare	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_WriteCompare(uint32 compare)$/;"	f
PWM_WriteCompareBuf	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_WriteCompareBuf(uint32 compareBuf)$/;"	f
PWM_WriteCompareBuf	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_WriteCompareBuf(uint32 compareBuf)$/;"	f
PWM_WriteCounter	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_WriteCounter(uint32 count)$/;"	f
PWM_WriteCounter	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_WriteCounter(uint32 count)$/;"	f
PWM_WritePeriod	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_WritePeriod(uint32 period)$/;"	f
PWM_WritePeriod	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_WritePeriod(uint32 period)$/;"	f
PWM_WritePeriodBuf	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^void PWM_WritePeriodBuf(uint32 periodBuf)$/;"	f
PWM_WritePeriodBuf	.\Design02.cydsn\codegentemp\PWM.c	/^void PWM_WritePeriodBuf(uint32 periodBuf)$/;"	f
PWM__ASYMMETRIC	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	152;"	d
PWM__ASYMMETRIC	.\Design02.cydsn\codegentemp\PWM.h	152;"	d
PWM__CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	165;"	d
PWM__CAPTURE	.\Design02.cydsn\codegentemp\PWM.h	165;"	d
PWM__CENTER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	151;"	d
PWM__CENTER	.\Design02.cydsn\codegentemp\PWM.h	151;"	d
PWM__COMPARE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	166;"	d
PWM__COMPARE	.\Design02.cydsn\codegentemp\PWM.h	166;"	d
PWM__COUNT_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	184;"	d
PWM__COUNT_DOWN	.\Design02.cydsn\codegentemp\PWM.h	184;"	d
PWM__COUNT_UP	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	183;"	d
PWM__COUNT_UP	.\Design02.cydsn\codegentemp\PWM.h	183;"	d
PWM__COUNT_UPDOWN0	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	185;"	d
PWM__COUNT_UPDOWN0	.\Design02.cydsn\codegentemp\PWM.h	185;"	d
PWM__COUNT_UPDOWN1	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	186;"	d
PWM__COUNT_UPDOWN1	.\Design02.cydsn\codegentemp\PWM.h	186;"	d
PWM__DIRECT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	163;"	d
PWM__DIRECT	.\Design02.cydsn\codegentemp\PWM.h	163;"	d
PWM__INTR_MASK_CC_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	174;"	d
PWM__INTR_MASK_CC_MATCH	.\Design02.cydsn\codegentemp\PWM.h	174;"	d
PWM__INTR_MASK_NONE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	175;"	d
PWM__INTR_MASK_NONE	.\Design02.cydsn\codegentemp\PWM.h	175;"	d
PWM__INTR_MASK_TC	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	173;"	d
PWM__INTR_MASK_TC	.\Design02.cydsn\codegentemp\PWM.h	173;"	d
PWM__INTR_MASK_TC_CC	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	176;"	d
PWM__INTR_MASK_TC_CC	.\Design02.cydsn\codegentemp\PWM.h	176;"	d
PWM__INVERSE	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	162;"	d
PWM__INVERSE	.\Design02.cydsn\codegentemp\PWM.h	162;"	d
PWM__LEFT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	149;"	d
PWM__LEFT	.\Design02.cydsn\codegentemp\PWM.h	149;"	d
PWM__PWM	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	158;"	d
PWM__PWM	.\Design02.cydsn\codegentemp\PWM.h	158;"	d
PWM__PWM_DT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	159;"	d
PWM__PWM_DT	.\Design02.cydsn\codegentemp\PWM.h	159;"	d
PWM__PWM_PR	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	160;"	d
PWM__PWM_PR	.\Design02.cydsn\codegentemp\PWM.h	160;"	d
PWM__PWM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	181;"	d
PWM__PWM_SEL	.\Design02.cydsn\codegentemp\PWM.h	181;"	d
PWM__QUAD	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	180;"	d
PWM__QUAD	.\Design02.cydsn\codegentemp\PWM.h	180;"	d
PWM__RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	150;"	d
PWM__RIGHT	.\Design02.cydsn\codegentemp\PWM.h	150;"	d
PWM__TIMER	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	179;"	d
PWM__TIMER	.\Design02.cydsn\codegentemp\PWM.h	179;"	d
PWM__TRIG_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	171;"	d
PWM__TRIG_BOTH	.\Design02.cydsn\codegentemp\PWM.h	171;"	d
PWM__TRIG_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	170;"	d
PWM__TRIG_FALLING	.\Design02.cydsn\codegentemp\PWM.h	170;"	d
PWM__TRIG_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	168;"	d
PWM__TRIG_LEVEL	.\Design02.cydsn\codegentemp\PWM.h	168;"	d
PWM__TRIG_RISING	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	169;"	d
PWM__TRIG_RISING	.\Design02.cydsn\codegentemp\PWM.h	169;"	d
PWM__UNCONFIG	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	178;"	d
PWM__UNCONFIG	.\Design02.cydsn\codegentemp\PWM.h	178;"	d
PWM__X1	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	154;"	d
PWM__X1	.\Design02.cydsn\codegentemp\PWM.h	154;"	d
PWM__X2	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	155;"	d
PWM__X2	.\Design02.cydsn\codegentemp\PWM.h	155;"	d
PWM__X4	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	156;"	d
PWM__X4	.\Design02.cydsn\codegentemp\PWM.h	156;"	d
PWM_backup	.\Design02.cydsn\Generated_Source\PSoC4\PWM_PM.c	/^static PWM_BACKUP_STRUCT PWM_backup;$/;"	v	file:
PWM_backup	.\Design02.cydsn\codegentemp\PWM_PM.c	/^static PWM_BACKUP_STRUCT PWM_backup;$/;"	v	file:
PWM_cy_m0s8_tcpwm_1__CC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	412;"	d
PWM_cy_m0s8_tcpwm_1__CC	.\Design02.cydsn\codegentemp\cyfitter.h	412;"	d
PWM_cy_m0s8_tcpwm_1__CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	413;"	d
PWM_cy_m0s8_tcpwm_1__CC_BUFF	.\Design02.cydsn\codegentemp\cyfitter.h	413;"	d
PWM_cy_m0s8_tcpwm_1__COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	414;"	d
PWM_cy_m0s8_tcpwm_1__COUNTER	.\Design02.cydsn\codegentemp\cyfitter.h	414;"	d
PWM_cy_m0s8_tcpwm_1__CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	415;"	d
PWM_cy_m0s8_tcpwm_1__CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	415;"	d
PWM_cy_m0s8_tcpwm_1__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	416;"	d
PWM_cy_m0s8_tcpwm_1__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	416;"	d
PWM_cy_m0s8_tcpwm_1__INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	417;"	d
PWM_cy_m0s8_tcpwm_1__INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	417;"	d
PWM_cy_m0s8_tcpwm_1__INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	418;"	d
PWM_cy_m0s8_tcpwm_1__INTR_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	418;"	d
PWM_cy_m0s8_tcpwm_1__INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	419;"	d
PWM_cy_m0s8_tcpwm_1__INTR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	419;"	d
PWM_cy_m0s8_tcpwm_1__PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	420;"	d
PWM_cy_m0s8_tcpwm_1__PERIOD	.\Design02.cydsn\codegentemp\cyfitter.h	420;"	d
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	421;"	d
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF	.\Design02.cydsn\codegentemp\cyfitter.h	421;"	d
PWM_cy_m0s8_tcpwm_1__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	422;"	d
PWM_cy_m0s8_tcpwm_1__STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	422;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	423;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD	.\Design02.cydsn\codegentemp\cyfitter.h	423;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	424;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	424;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	425;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	425;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	426;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	426;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	427;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	427;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	428;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	428;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	429;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	429;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	430;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	430;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	431;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	431;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	432;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	432;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	433;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	433;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	434;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	434;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	435;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE	.\Design02.cydsn\codegentemp\cyfitter.h	435;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	436;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	436;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	437;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	437;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	438;"	d
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	438;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	439;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL0	.\Design02.cydsn\codegentemp\cyfitter.h	439;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	440;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL1	.\Design02.cydsn\codegentemp\cyfitter.h	440;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	441;"	d
PWM_cy_m0s8_tcpwm_1__TR_CTRL2	.\Design02.cydsn\codegentemp\cyfitter.h	441;"	d
PWM_initVar	.\Design02.cydsn\Generated_Source\PSoC4\PWM.c	/^uint8 PWM_initVar = 0u;$/;"	v
PWM_initVar	.\Design02.cydsn\codegentemp\PWM.c	/^uint8 PWM_initVar = 0u;$/;"	v
PWMdeadBandValue	.\Design02.cydsn\Generated_Source\PSoC4\PWM_1.h	/^            uint8 PWMdeadBandValue; \/* Dead Band Counter Current Value *\/$/;"	m	struct:__anon257
PendSV_IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^  PendSV_IRQn           = -2,               \/*!< 14 Cortex-M0 Pend SV Interrupt                   *\/$/;"	e	enum:IRQn
PendSV_IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^  PendSV_IRQn           = -2,               \/*!< 14 Cortex-M0 Pend SV Interrupt                   *\/$/;"	e	enum:IRQn
Pin_10_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	29;"	d
Pin_10_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	32;"	d
Pin_10_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	34;"	d
Pin_10_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	31;"	d
Pin_10_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	30;"	d
Pin_10_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	33;"	d
Pin_10_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	/^} Pin_10_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon241
Pin_10_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	168;"	d
Pin_10_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^uint8 Pin_10_ClearInterrupt(void)$/;"	f
Pin_10_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	85;"	d
Pin_10_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	86;"	d
Pin_10_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	90;"	d
Pin_10_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	89;"	d
Pin_10_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	88;"	d
Pin_10_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	87;"	d
Pin_10_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	92;"	d
Pin_10_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	91;"	d
Pin_10_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	147;"	d
Pin_10_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	74;"	d
Pin_10_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	75;"	d
Pin_10_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	182;"	d
Pin_10_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	181;"	d
Pin_10_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	149;"	d
Pin_10_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	152;"	d
Pin_10_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_aliases.h	36;"	d
Pin_10_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	113;"	d
Pin_10_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	157;"	d
Pin_10_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	112;"	d
Pin_10_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	110;"	d
Pin_10_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	111;"	d
Pin_10_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	153;"	d
Pin_10_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	98;"	d
Pin_10_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	142;"	d
Pin_10_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	145;"	d
Pin_10_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^uint8 Pin_10_Read(void)$/;"	f
Pin_10_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^uint8 Pin_10_ReadDataReg(void)$/;"	f
Pin_10_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	99;"	d
Pin_10_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	119;"	d
Pin_10_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	162;"	d
Pin_10_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^    void Pin_10_SetDriveMode(uint8 mode)$/;"	f
Pin_10_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^void Pin_10_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_10_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	20;"	d	file:
Pin_10_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	30;"	d	file:
Pin_10_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_PM.c	/^void Pin_10_Sleep(void)$/;"	f
Pin_10_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	132;"	d
Pin_10_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	169;"	d
Pin_10_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	125;"	d
Pin_10_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	124;"	d
Pin_10_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	128;"	d
Pin_10_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	130;"	d
Pin_10_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	131;"	d
Pin_10_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	127;"	d
Pin_10_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	126;"	d
Pin_10_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	167;"	d
Pin_10_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	100;"	d
Pin_10_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_PM.c	/^void Pin_10_Wakeup(void)$/;"	f
Pin_10_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.c	/^void Pin_10_Write(uint8 value)$/;"	f
Pin_10_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10_PM.c	/^static Pin_10_BACKUP_STRUCT  Pin_10_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_11_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	29;"	d
Pin_11_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	32;"	d
Pin_11_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	34;"	d
Pin_11_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	31;"	d
Pin_11_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	30;"	d
Pin_11_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	33;"	d
Pin_11_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	/^} Pin_11_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon242
Pin_11_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	168;"	d
Pin_11_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^uint8 Pin_11_ClearInterrupt(void)$/;"	f
Pin_11_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	85;"	d
Pin_11_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	86;"	d
Pin_11_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	90;"	d
Pin_11_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	89;"	d
Pin_11_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	88;"	d
Pin_11_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	87;"	d
Pin_11_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	92;"	d
Pin_11_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	91;"	d
Pin_11_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	147;"	d
Pin_11_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	74;"	d
Pin_11_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	75;"	d
Pin_11_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	182;"	d
Pin_11_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	181;"	d
Pin_11_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	149;"	d
Pin_11_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	152;"	d
Pin_11_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_aliases.h	36;"	d
Pin_11_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	113;"	d
Pin_11_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	157;"	d
Pin_11_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	112;"	d
Pin_11_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	110;"	d
Pin_11_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	111;"	d
Pin_11_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	153;"	d
Pin_11_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	98;"	d
Pin_11_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	142;"	d
Pin_11_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	145;"	d
Pin_11_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^uint8 Pin_11_Read(void)$/;"	f
Pin_11_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^uint8 Pin_11_ReadDataReg(void)$/;"	f
Pin_11_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	99;"	d
Pin_11_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	119;"	d
Pin_11_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	162;"	d
Pin_11_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^    void Pin_11_SetDriveMode(uint8 mode)$/;"	f
Pin_11_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^void Pin_11_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_11_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	20;"	d	file:
Pin_11_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	30;"	d	file:
Pin_11_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_PM.c	/^void Pin_11_Sleep(void)$/;"	f
Pin_11_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	132;"	d
Pin_11_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	169;"	d
Pin_11_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	125;"	d
Pin_11_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	124;"	d
Pin_11_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	128;"	d
Pin_11_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	130;"	d
Pin_11_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	131;"	d
Pin_11_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	127;"	d
Pin_11_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	126;"	d
Pin_11_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	167;"	d
Pin_11_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	100;"	d
Pin_11_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_PM.c	/^void Pin_11_Wakeup(void)$/;"	f
Pin_11_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.c	/^void Pin_11_Write(uint8 value)$/;"	f
Pin_11_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11_PM.c	/^static Pin_11_BACKUP_STRUCT  Pin_11_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_12_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	29;"	d
Pin_12_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	32;"	d
Pin_12_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	34;"	d
Pin_12_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	31;"	d
Pin_12_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	30;"	d
Pin_12_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	33;"	d
Pin_12_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	/^} Pin_12_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon243
Pin_12_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	168;"	d
Pin_12_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^uint8 Pin_12_ClearInterrupt(void)$/;"	f
Pin_12_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	85;"	d
Pin_12_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	86;"	d
Pin_12_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	90;"	d
Pin_12_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	89;"	d
Pin_12_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	88;"	d
Pin_12_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	87;"	d
Pin_12_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	92;"	d
Pin_12_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	91;"	d
Pin_12_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	147;"	d
Pin_12_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	74;"	d
Pin_12_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	75;"	d
Pin_12_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	182;"	d
Pin_12_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	181;"	d
Pin_12_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	149;"	d
Pin_12_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	152;"	d
Pin_12_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_aliases.h	36;"	d
Pin_12_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	113;"	d
Pin_12_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	157;"	d
Pin_12_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	112;"	d
Pin_12_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	110;"	d
Pin_12_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	111;"	d
Pin_12_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	153;"	d
Pin_12_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	98;"	d
Pin_12_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	142;"	d
Pin_12_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	145;"	d
Pin_12_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^uint8 Pin_12_Read(void)$/;"	f
Pin_12_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^uint8 Pin_12_ReadDataReg(void)$/;"	f
Pin_12_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	99;"	d
Pin_12_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	119;"	d
Pin_12_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	162;"	d
Pin_12_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^    void Pin_12_SetDriveMode(uint8 mode)$/;"	f
Pin_12_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^void Pin_12_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_12_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	20;"	d	file:
Pin_12_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	30;"	d	file:
Pin_12_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_PM.c	/^void Pin_12_Sleep(void)$/;"	f
Pin_12_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	132;"	d
Pin_12_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	169;"	d
Pin_12_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	125;"	d
Pin_12_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	124;"	d
Pin_12_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	128;"	d
Pin_12_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	130;"	d
Pin_12_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	131;"	d
Pin_12_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	127;"	d
Pin_12_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	126;"	d
Pin_12_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	167;"	d
Pin_12_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	100;"	d
Pin_12_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_PM.c	/^void Pin_12_Wakeup(void)$/;"	f
Pin_12_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.c	/^void Pin_12_Write(uint8 value)$/;"	f
Pin_12_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12_PM.c	/^static Pin_12_BACKUP_STRUCT  Pin_12_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_13_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	29;"	d
Pin_13_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	32;"	d
Pin_13_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	34;"	d
Pin_13_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	31;"	d
Pin_13_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	30;"	d
Pin_13_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	33;"	d
Pin_13_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	/^} Pin_13_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon244
Pin_13_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	168;"	d
Pin_13_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^uint8 Pin_13_ClearInterrupt(void)$/;"	f
Pin_13_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	85;"	d
Pin_13_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	86;"	d
Pin_13_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	90;"	d
Pin_13_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	89;"	d
Pin_13_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	88;"	d
Pin_13_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	87;"	d
Pin_13_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	92;"	d
Pin_13_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	91;"	d
Pin_13_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	147;"	d
Pin_13_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	74;"	d
Pin_13_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	75;"	d
Pin_13_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	182;"	d
Pin_13_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	181;"	d
Pin_13_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	149;"	d
Pin_13_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	152;"	d
Pin_13_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_aliases.h	36;"	d
Pin_13_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	113;"	d
Pin_13_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	157;"	d
Pin_13_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	112;"	d
Pin_13_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	110;"	d
Pin_13_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	111;"	d
Pin_13_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	153;"	d
Pin_13_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	98;"	d
Pin_13_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	142;"	d
Pin_13_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	145;"	d
Pin_13_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^uint8 Pin_13_Read(void)$/;"	f
Pin_13_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^uint8 Pin_13_ReadDataReg(void)$/;"	f
Pin_13_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	99;"	d
Pin_13_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	119;"	d
Pin_13_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	162;"	d
Pin_13_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^    void Pin_13_SetDriveMode(uint8 mode)$/;"	f
Pin_13_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^void Pin_13_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_13_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	20;"	d	file:
Pin_13_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	30;"	d	file:
Pin_13_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_PM.c	/^void Pin_13_Sleep(void)$/;"	f
Pin_13_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	132;"	d
Pin_13_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	169;"	d
Pin_13_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	125;"	d
Pin_13_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	124;"	d
Pin_13_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	128;"	d
Pin_13_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	130;"	d
Pin_13_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	131;"	d
Pin_13_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	127;"	d
Pin_13_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	126;"	d
Pin_13_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	167;"	d
Pin_13_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	100;"	d
Pin_13_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_PM.c	/^void Pin_13_Wakeup(void)$/;"	f
Pin_13_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.c	/^void Pin_13_Write(uint8 value)$/;"	f
Pin_13_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13_PM.c	/^static Pin_13_BACKUP_STRUCT  Pin_13_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_14_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	29;"	d
Pin_14_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	32;"	d
Pin_14_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	34;"	d
Pin_14_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	31;"	d
Pin_14_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	30;"	d
Pin_14_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	33;"	d
Pin_14_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	/^} Pin_14_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon245
Pin_14_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	168;"	d
Pin_14_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^uint8 Pin_14_ClearInterrupt(void)$/;"	f
Pin_14_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	85;"	d
Pin_14_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	86;"	d
Pin_14_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	90;"	d
Pin_14_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	89;"	d
Pin_14_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	88;"	d
Pin_14_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	87;"	d
Pin_14_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	92;"	d
Pin_14_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	91;"	d
Pin_14_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	147;"	d
Pin_14_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	74;"	d
Pin_14_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	75;"	d
Pin_14_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	182;"	d
Pin_14_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	181;"	d
Pin_14_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	149;"	d
Pin_14_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	152;"	d
Pin_14_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_aliases.h	36;"	d
Pin_14_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	113;"	d
Pin_14_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	157;"	d
Pin_14_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	112;"	d
Pin_14_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	110;"	d
Pin_14_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	111;"	d
Pin_14_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	153;"	d
Pin_14_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	98;"	d
Pin_14_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	142;"	d
Pin_14_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	145;"	d
Pin_14_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^uint8 Pin_14_Read(void)$/;"	f
Pin_14_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^uint8 Pin_14_ReadDataReg(void)$/;"	f
Pin_14_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	99;"	d
Pin_14_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	119;"	d
Pin_14_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	162;"	d
Pin_14_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^    void Pin_14_SetDriveMode(uint8 mode)$/;"	f
Pin_14_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^void Pin_14_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_14_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	20;"	d	file:
Pin_14_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	30;"	d	file:
Pin_14_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_PM.c	/^void Pin_14_Sleep(void)$/;"	f
Pin_14_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	132;"	d
Pin_14_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	169;"	d
Pin_14_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	125;"	d
Pin_14_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	124;"	d
Pin_14_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	128;"	d
Pin_14_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	130;"	d
Pin_14_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	131;"	d
Pin_14_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	127;"	d
Pin_14_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	126;"	d
Pin_14_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	167;"	d
Pin_14_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	100;"	d
Pin_14_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_PM.c	/^void Pin_14_Wakeup(void)$/;"	f
Pin_14_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.c	/^void Pin_14_Write(uint8 value)$/;"	f
Pin_14_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14_PM.c	/^static Pin_14_BACKUP_STRUCT  Pin_14_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_15_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	29;"	d
Pin_15_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	32;"	d
Pin_15_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	34;"	d
Pin_15_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	31;"	d
Pin_15_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	30;"	d
Pin_15_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	33;"	d
Pin_15_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	/^} Pin_15_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon246
Pin_15_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	168;"	d
Pin_15_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^uint8 Pin_15_ClearInterrupt(void)$/;"	f
Pin_15_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	85;"	d
Pin_15_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	86;"	d
Pin_15_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	90;"	d
Pin_15_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	89;"	d
Pin_15_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	88;"	d
Pin_15_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	87;"	d
Pin_15_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	92;"	d
Pin_15_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	91;"	d
Pin_15_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	147;"	d
Pin_15_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	74;"	d
Pin_15_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	75;"	d
Pin_15_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	182;"	d
Pin_15_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	181;"	d
Pin_15_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	149;"	d
Pin_15_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	152;"	d
Pin_15_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_aliases.h	36;"	d
Pin_15_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	113;"	d
Pin_15_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	157;"	d
Pin_15_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	112;"	d
Pin_15_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	110;"	d
Pin_15_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	111;"	d
Pin_15_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	153;"	d
Pin_15_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	98;"	d
Pin_15_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	142;"	d
Pin_15_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	145;"	d
Pin_15_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^uint8 Pin_15_Read(void)$/;"	f
Pin_15_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^uint8 Pin_15_ReadDataReg(void)$/;"	f
Pin_15_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	99;"	d
Pin_15_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	119;"	d
Pin_15_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	162;"	d
Pin_15_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^    void Pin_15_SetDriveMode(uint8 mode)$/;"	f
Pin_15_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^void Pin_15_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_15_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	20;"	d	file:
Pin_15_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	30;"	d	file:
Pin_15_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_PM.c	/^void Pin_15_Sleep(void)$/;"	f
Pin_15_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	132;"	d
Pin_15_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	169;"	d
Pin_15_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	125;"	d
Pin_15_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	124;"	d
Pin_15_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	128;"	d
Pin_15_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	130;"	d
Pin_15_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	131;"	d
Pin_15_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	127;"	d
Pin_15_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	126;"	d
Pin_15_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	167;"	d
Pin_15_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	100;"	d
Pin_15_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_PM.c	/^void Pin_15_Wakeup(void)$/;"	f
Pin_15_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.c	/^void Pin_15_Write(uint8 value)$/;"	f
Pin_15_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15_PM.c	/^static Pin_15_BACKUP_STRUCT  Pin_15_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_16_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	29;"	d
Pin_16_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	32;"	d
Pin_16_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	34;"	d
Pin_16_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	31;"	d
Pin_16_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	30;"	d
Pin_16_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	33;"	d
Pin_16_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	/^} Pin_16_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon247
Pin_16_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	168;"	d
Pin_16_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^uint8 Pin_16_ClearInterrupt(void)$/;"	f
Pin_16_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	85;"	d
Pin_16_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	86;"	d
Pin_16_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	90;"	d
Pin_16_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	89;"	d
Pin_16_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	88;"	d
Pin_16_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	87;"	d
Pin_16_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	92;"	d
Pin_16_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	91;"	d
Pin_16_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	147;"	d
Pin_16_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	74;"	d
Pin_16_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	75;"	d
Pin_16_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	182;"	d
Pin_16_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	181;"	d
Pin_16_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	149;"	d
Pin_16_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	152;"	d
Pin_16_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_aliases.h	36;"	d
Pin_16_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	113;"	d
Pin_16_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	157;"	d
Pin_16_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	112;"	d
Pin_16_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	110;"	d
Pin_16_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	111;"	d
Pin_16_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	153;"	d
Pin_16_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	98;"	d
Pin_16_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	142;"	d
Pin_16_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	145;"	d
Pin_16_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^uint8 Pin_16_Read(void)$/;"	f
Pin_16_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^uint8 Pin_16_ReadDataReg(void)$/;"	f
Pin_16_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	99;"	d
Pin_16_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	119;"	d
Pin_16_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	162;"	d
Pin_16_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^    void Pin_16_SetDriveMode(uint8 mode)$/;"	f
Pin_16_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^void Pin_16_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_16_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	20;"	d	file:
Pin_16_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	30;"	d	file:
Pin_16_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_PM.c	/^void Pin_16_Sleep(void)$/;"	f
Pin_16_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	132;"	d
Pin_16_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	169;"	d
Pin_16_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	125;"	d
Pin_16_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	124;"	d
Pin_16_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	128;"	d
Pin_16_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	130;"	d
Pin_16_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	131;"	d
Pin_16_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	127;"	d
Pin_16_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	126;"	d
Pin_16_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	167;"	d
Pin_16_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	100;"	d
Pin_16_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_PM.c	/^void Pin_16_Wakeup(void)$/;"	f
Pin_16_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.c	/^void Pin_16_Write(uint8 value)$/;"	f
Pin_16_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16_PM.c	/^static Pin_16_BACKUP_STRUCT  Pin_16_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_1_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	29;"	d
Pin_1_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	32;"	d
Pin_1_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	34;"	d
Pin_1_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	31;"	d
Pin_1_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	30;"	d
Pin_1_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	33;"	d
Pin_1_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	/^} Pin_1_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon240
Pin_1_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	168;"	d
Pin_1_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^uint8 Pin_1_ClearInterrupt(void)$/;"	f
Pin_1_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	85;"	d
Pin_1_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	86;"	d
Pin_1_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	90;"	d
Pin_1_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	89;"	d
Pin_1_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	88;"	d
Pin_1_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	87;"	d
Pin_1_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	92;"	d
Pin_1_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	91;"	d
Pin_1_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	147;"	d
Pin_1_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	74;"	d
Pin_1_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	75;"	d
Pin_1_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	182;"	d
Pin_1_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	181;"	d
Pin_1_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	149;"	d
Pin_1_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	152;"	d
Pin_1_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_aliases.h	36;"	d
Pin_1_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	113;"	d
Pin_1_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	157;"	d
Pin_1_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	112;"	d
Pin_1_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	110;"	d
Pin_1_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	111;"	d
Pin_1_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	153;"	d
Pin_1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	98;"	d
Pin_1_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	142;"	d
Pin_1_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	145;"	d
Pin_1_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^uint8 Pin_1_Read(void)$/;"	f
Pin_1_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^uint8 Pin_1_ReadDataReg(void)$/;"	f
Pin_1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	99;"	d
Pin_1_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	119;"	d
Pin_1_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	162;"	d
Pin_1_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^    void Pin_1_SetDriveMode(uint8 mode)$/;"	f
Pin_1_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^void Pin_1_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_1_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	20;"	d	file:
Pin_1_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	30;"	d	file:
Pin_1_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_PM.c	/^void Pin_1_Sleep(void)$/;"	f
Pin_1_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	132;"	d
Pin_1_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	169;"	d
Pin_1_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	125;"	d
Pin_1_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	124;"	d
Pin_1_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	128;"	d
Pin_1_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	130;"	d
Pin_1_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	131;"	d
Pin_1_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	127;"	d
Pin_1_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	126;"	d
Pin_1_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	167;"	d
Pin_1_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	100;"	d
Pin_1_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_PM.c	/^void Pin_1_Wakeup(void)$/;"	f
Pin_1_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.c	/^void Pin_1_Write(uint8 value)$/;"	f
Pin_1_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1_PM.c	/^static Pin_1_BACKUP_STRUCT  Pin_1_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_2_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	29;"	d
Pin_2_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	32;"	d
Pin_2_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	34;"	d
Pin_2_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	31;"	d
Pin_2_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	30;"	d
Pin_2_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	33;"	d
Pin_2_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	/^} Pin_2_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon248
Pin_2_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	168;"	d
Pin_2_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^uint8 Pin_2_ClearInterrupt(void)$/;"	f
Pin_2_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	85;"	d
Pin_2_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	86;"	d
Pin_2_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	90;"	d
Pin_2_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	89;"	d
Pin_2_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	88;"	d
Pin_2_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	87;"	d
Pin_2_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	92;"	d
Pin_2_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	91;"	d
Pin_2_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	147;"	d
Pin_2_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	74;"	d
Pin_2_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	75;"	d
Pin_2_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	182;"	d
Pin_2_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	181;"	d
Pin_2_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	149;"	d
Pin_2_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	152;"	d
Pin_2_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_aliases.h	36;"	d
Pin_2_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	113;"	d
Pin_2_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	157;"	d
Pin_2_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	112;"	d
Pin_2_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	110;"	d
Pin_2_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	111;"	d
Pin_2_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	153;"	d
Pin_2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	98;"	d
Pin_2_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	142;"	d
Pin_2_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	145;"	d
Pin_2_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^uint8 Pin_2_Read(void)$/;"	f
Pin_2_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^uint8 Pin_2_ReadDataReg(void)$/;"	f
Pin_2_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	99;"	d
Pin_2_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	119;"	d
Pin_2_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	162;"	d
Pin_2_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^    void Pin_2_SetDriveMode(uint8 mode)$/;"	f
Pin_2_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^void Pin_2_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_2_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	20;"	d	file:
Pin_2_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	30;"	d	file:
Pin_2_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_PM.c	/^void Pin_2_Sleep(void)$/;"	f
Pin_2_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	132;"	d
Pin_2_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	169;"	d
Pin_2_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	125;"	d
Pin_2_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	124;"	d
Pin_2_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	128;"	d
Pin_2_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	130;"	d
Pin_2_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	131;"	d
Pin_2_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	127;"	d
Pin_2_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	126;"	d
Pin_2_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	167;"	d
Pin_2_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	100;"	d
Pin_2_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_PM.c	/^void Pin_2_Wakeup(void)$/;"	f
Pin_2_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.c	/^void Pin_2_Write(uint8 value)$/;"	f
Pin_2_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2_PM.c	/^static Pin_2_BACKUP_STRUCT  Pin_2_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_3_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	29;"	d
Pin_3_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	32;"	d
Pin_3_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	34;"	d
Pin_3_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	31;"	d
Pin_3_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	30;"	d
Pin_3_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	33;"	d
Pin_3_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	/^} Pin_3_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon249
Pin_3_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	168;"	d
Pin_3_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^uint8 Pin_3_ClearInterrupt(void)$/;"	f
Pin_3_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	85;"	d
Pin_3_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	86;"	d
Pin_3_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	90;"	d
Pin_3_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	89;"	d
Pin_3_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	88;"	d
Pin_3_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	87;"	d
Pin_3_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	92;"	d
Pin_3_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	91;"	d
Pin_3_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	147;"	d
Pin_3_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	74;"	d
Pin_3_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	75;"	d
Pin_3_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	182;"	d
Pin_3_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	181;"	d
Pin_3_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	149;"	d
Pin_3_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	152;"	d
Pin_3_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_aliases.h	36;"	d
Pin_3_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	113;"	d
Pin_3_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	157;"	d
Pin_3_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	112;"	d
Pin_3_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	110;"	d
Pin_3_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	111;"	d
Pin_3_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	153;"	d
Pin_3_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	98;"	d
Pin_3_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	142;"	d
Pin_3_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	145;"	d
Pin_3_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^uint8 Pin_3_Read(void)$/;"	f
Pin_3_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^uint8 Pin_3_ReadDataReg(void)$/;"	f
Pin_3_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	99;"	d
Pin_3_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	119;"	d
Pin_3_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	162;"	d
Pin_3_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^    void Pin_3_SetDriveMode(uint8 mode)$/;"	f
Pin_3_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^void Pin_3_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_3_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	20;"	d	file:
Pin_3_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	30;"	d	file:
Pin_3_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_PM.c	/^void Pin_3_Sleep(void)$/;"	f
Pin_3_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	132;"	d
Pin_3_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	169;"	d
Pin_3_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	125;"	d
Pin_3_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	124;"	d
Pin_3_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	128;"	d
Pin_3_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	130;"	d
Pin_3_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	131;"	d
Pin_3_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	127;"	d
Pin_3_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	126;"	d
Pin_3_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	167;"	d
Pin_3_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	100;"	d
Pin_3_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_PM.c	/^void Pin_3_Wakeup(void)$/;"	f
Pin_3_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.c	/^void Pin_3_Write(uint8 value)$/;"	f
Pin_3_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3_PM.c	/^static Pin_3_BACKUP_STRUCT  Pin_3_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_4_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	29;"	d
Pin_4_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	32;"	d
Pin_4_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	34;"	d
Pin_4_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	31;"	d
Pin_4_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	30;"	d
Pin_4_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	33;"	d
Pin_4_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	/^} Pin_4_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon250
Pin_4_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	168;"	d
Pin_4_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^uint8 Pin_4_ClearInterrupt(void)$/;"	f
Pin_4_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	85;"	d
Pin_4_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	86;"	d
Pin_4_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	90;"	d
Pin_4_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	89;"	d
Pin_4_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	88;"	d
Pin_4_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	87;"	d
Pin_4_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	92;"	d
Pin_4_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	91;"	d
Pin_4_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	147;"	d
Pin_4_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	74;"	d
Pin_4_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	75;"	d
Pin_4_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	182;"	d
Pin_4_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	181;"	d
Pin_4_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	149;"	d
Pin_4_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	152;"	d
Pin_4_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_aliases.h	36;"	d
Pin_4_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	113;"	d
Pin_4_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	157;"	d
Pin_4_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	112;"	d
Pin_4_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	110;"	d
Pin_4_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	111;"	d
Pin_4_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	153;"	d
Pin_4_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	98;"	d
Pin_4_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	142;"	d
Pin_4_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	145;"	d
Pin_4_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^uint8 Pin_4_Read(void)$/;"	f
Pin_4_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^uint8 Pin_4_ReadDataReg(void)$/;"	f
Pin_4_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	99;"	d
Pin_4_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	119;"	d
Pin_4_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	162;"	d
Pin_4_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^    void Pin_4_SetDriveMode(uint8 mode)$/;"	f
Pin_4_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^void Pin_4_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_4_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	20;"	d	file:
Pin_4_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	30;"	d	file:
Pin_4_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_PM.c	/^void Pin_4_Sleep(void)$/;"	f
Pin_4_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	132;"	d
Pin_4_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	169;"	d
Pin_4_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	125;"	d
Pin_4_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	124;"	d
Pin_4_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	128;"	d
Pin_4_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	130;"	d
Pin_4_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	131;"	d
Pin_4_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	127;"	d
Pin_4_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	126;"	d
Pin_4_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	167;"	d
Pin_4_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	100;"	d
Pin_4_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_PM.c	/^void Pin_4_Wakeup(void)$/;"	f
Pin_4_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.c	/^void Pin_4_Write(uint8 value)$/;"	f
Pin_4_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4_PM.c	/^static Pin_4_BACKUP_STRUCT  Pin_4_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_5_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	29;"	d
Pin_5_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	32;"	d
Pin_5_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	34;"	d
Pin_5_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	31;"	d
Pin_5_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	30;"	d
Pin_5_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	33;"	d
Pin_5_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	/^} Pin_5_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon251
Pin_5_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	168;"	d
Pin_5_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^uint8 Pin_5_ClearInterrupt(void)$/;"	f
Pin_5_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	85;"	d
Pin_5_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	86;"	d
Pin_5_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	90;"	d
Pin_5_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	89;"	d
Pin_5_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	88;"	d
Pin_5_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	87;"	d
Pin_5_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	92;"	d
Pin_5_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	91;"	d
Pin_5_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	147;"	d
Pin_5_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	74;"	d
Pin_5_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	75;"	d
Pin_5_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	182;"	d
Pin_5_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	181;"	d
Pin_5_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	149;"	d
Pin_5_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	152;"	d
Pin_5_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_aliases.h	36;"	d
Pin_5_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	113;"	d
Pin_5_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	157;"	d
Pin_5_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	112;"	d
Pin_5_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	110;"	d
Pin_5_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	111;"	d
Pin_5_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	153;"	d
Pin_5_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	98;"	d
Pin_5_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	142;"	d
Pin_5_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	145;"	d
Pin_5_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^uint8 Pin_5_Read(void)$/;"	f
Pin_5_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^uint8 Pin_5_ReadDataReg(void)$/;"	f
Pin_5_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	99;"	d
Pin_5_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	119;"	d
Pin_5_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	162;"	d
Pin_5_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^    void Pin_5_SetDriveMode(uint8 mode)$/;"	f
Pin_5_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^void Pin_5_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_5_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	20;"	d	file:
Pin_5_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	30;"	d	file:
Pin_5_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_PM.c	/^void Pin_5_Sleep(void)$/;"	f
Pin_5_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	132;"	d
Pin_5_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	169;"	d
Pin_5_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	125;"	d
Pin_5_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	124;"	d
Pin_5_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	128;"	d
Pin_5_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	130;"	d
Pin_5_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	131;"	d
Pin_5_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	127;"	d
Pin_5_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	126;"	d
Pin_5_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	167;"	d
Pin_5_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	100;"	d
Pin_5_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_PM.c	/^void Pin_5_Wakeup(void)$/;"	f
Pin_5_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.c	/^void Pin_5_Write(uint8 value)$/;"	f
Pin_5_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5_PM.c	/^static Pin_5_BACKUP_STRUCT  Pin_5_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_6_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	29;"	d
Pin_6_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	32;"	d
Pin_6_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	34;"	d
Pin_6_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	31;"	d
Pin_6_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	30;"	d
Pin_6_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	33;"	d
Pin_6_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	/^} Pin_6_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon252
Pin_6_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	168;"	d
Pin_6_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^uint8 Pin_6_ClearInterrupt(void)$/;"	f
Pin_6_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	85;"	d
Pin_6_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	86;"	d
Pin_6_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	90;"	d
Pin_6_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	89;"	d
Pin_6_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	88;"	d
Pin_6_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	87;"	d
Pin_6_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	92;"	d
Pin_6_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	91;"	d
Pin_6_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	147;"	d
Pin_6_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	74;"	d
Pin_6_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	75;"	d
Pin_6_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	182;"	d
Pin_6_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	181;"	d
Pin_6_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	149;"	d
Pin_6_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	152;"	d
Pin_6_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_aliases.h	36;"	d
Pin_6_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	113;"	d
Pin_6_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	157;"	d
Pin_6_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	112;"	d
Pin_6_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	110;"	d
Pin_6_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	111;"	d
Pin_6_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	153;"	d
Pin_6_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	98;"	d
Pin_6_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	142;"	d
Pin_6_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	145;"	d
Pin_6_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^uint8 Pin_6_Read(void)$/;"	f
Pin_6_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^uint8 Pin_6_ReadDataReg(void)$/;"	f
Pin_6_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	99;"	d
Pin_6_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	119;"	d
Pin_6_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	162;"	d
Pin_6_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^    void Pin_6_SetDriveMode(uint8 mode)$/;"	f
Pin_6_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^void Pin_6_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_6_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	20;"	d	file:
Pin_6_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	30;"	d	file:
Pin_6_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_PM.c	/^void Pin_6_Sleep(void)$/;"	f
Pin_6_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	132;"	d
Pin_6_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	169;"	d
Pin_6_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	125;"	d
Pin_6_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	124;"	d
Pin_6_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	128;"	d
Pin_6_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	130;"	d
Pin_6_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	131;"	d
Pin_6_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	127;"	d
Pin_6_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	126;"	d
Pin_6_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	167;"	d
Pin_6_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	100;"	d
Pin_6_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_PM.c	/^void Pin_6_Wakeup(void)$/;"	f
Pin_6_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.c	/^void Pin_6_Write(uint8 value)$/;"	f
Pin_6_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6_PM.c	/^static Pin_6_BACKUP_STRUCT  Pin_6_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_7_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	29;"	d
Pin_7_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	32;"	d
Pin_7_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	34;"	d
Pin_7_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	31;"	d
Pin_7_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	30;"	d
Pin_7_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	33;"	d
Pin_7_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	/^} Pin_7_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon253
Pin_7_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	168;"	d
Pin_7_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^uint8 Pin_7_ClearInterrupt(void)$/;"	f
Pin_7_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	85;"	d
Pin_7_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	86;"	d
Pin_7_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	90;"	d
Pin_7_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	89;"	d
Pin_7_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	88;"	d
Pin_7_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	87;"	d
Pin_7_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	92;"	d
Pin_7_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	91;"	d
Pin_7_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	147;"	d
Pin_7_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	74;"	d
Pin_7_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	75;"	d
Pin_7_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	182;"	d
Pin_7_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	181;"	d
Pin_7_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	149;"	d
Pin_7_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	152;"	d
Pin_7_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_aliases.h	36;"	d
Pin_7_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	113;"	d
Pin_7_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	157;"	d
Pin_7_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	112;"	d
Pin_7_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	110;"	d
Pin_7_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	111;"	d
Pin_7_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	153;"	d
Pin_7_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	98;"	d
Pin_7_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	142;"	d
Pin_7_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	145;"	d
Pin_7_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^uint8 Pin_7_Read(void)$/;"	f
Pin_7_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^uint8 Pin_7_ReadDataReg(void)$/;"	f
Pin_7_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	99;"	d
Pin_7_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	119;"	d
Pin_7_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	162;"	d
Pin_7_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^    void Pin_7_SetDriveMode(uint8 mode)$/;"	f
Pin_7_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^void Pin_7_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_7_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	20;"	d	file:
Pin_7_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	30;"	d	file:
Pin_7_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_PM.c	/^void Pin_7_Sleep(void)$/;"	f
Pin_7_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	132;"	d
Pin_7_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	169;"	d
Pin_7_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	125;"	d
Pin_7_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	124;"	d
Pin_7_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	128;"	d
Pin_7_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	130;"	d
Pin_7_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	131;"	d
Pin_7_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	127;"	d
Pin_7_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	126;"	d
Pin_7_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	167;"	d
Pin_7_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	100;"	d
Pin_7_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_PM.c	/^void Pin_7_Wakeup(void)$/;"	f
Pin_7_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.c	/^void Pin_7_Write(uint8 value)$/;"	f
Pin_7_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7_PM.c	/^static Pin_7_BACKUP_STRUCT  Pin_7_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_8_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	29;"	d
Pin_8_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	32;"	d
Pin_8_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	34;"	d
Pin_8_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	31;"	d
Pin_8_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	30;"	d
Pin_8_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	33;"	d
Pin_8_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	/^} Pin_8_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon254
Pin_8_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	168;"	d
Pin_8_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^uint8 Pin_8_ClearInterrupt(void)$/;"	f
Pin_8_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	85;"	d
Pin_8_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	86;"	d
Pin_8_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	90;"	d
Pin_8_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	89;"	d
Pin_8_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	88;"	d
Pin_8_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	87;"	d
Pin_8_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	92;"	d
Pin_8_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	91;"	d
Pin_8_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	147;"	d
Pin_8_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	74;"	d
Pin_8_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	75;"	d
Pin_8_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	182;"	d
Pin_8_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	181;"	d
Pin_8_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	149;"	d
Pin_8_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	152;"	d
Pin_8_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_aliases.h	36;"	d
Pin_8_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	113;"	d
Pin_8_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	157;"	d
Pin_8_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	112;"	d
Pin_8_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	110;"	d
Pin_8_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	111;"	d
Pin_8_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	153;"	d
Pin_8_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	98;"	d
Pin_8_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	142;"	d
Pin_8_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	145;"	d
Pin_8_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^uint8 Pin_8_Read(void)$/;"	f
Pin_8_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^uint8 Pin_8_ReadDataReg(void)$/;"	f
Pin_8_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	99;"	d
Pin_8_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	119;"	d
Pin_8_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	162;"	d
Pin_8_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^    void Pin_8_SetDriveMode(uint8 mode)$/;"	f
Pin_8_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^void Pin_8_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_8_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	20;"	d	file:
Pin_8_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	30;"	d	file:
Pin_8_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_PM.c	/^void Pin_8_Sleep(void)$/;"	f
Pin_8_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	132;"	d
Pin_8_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	169;"	d
Pin_8_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	125;"	d
Pin_8_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	124;"	d
Pin_8_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	128;"	d
Pin_8_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	130;"	d
Pin_8_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	131;"	d
Pin_8_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	127;"	d
Pin_8_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	126;"	d
Pin_8_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	167;"	d
Pin_8_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	100;"	d
Pin_8_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_PM.c	/^void Pin_8_Wakeup(void)$/;"	f
Pin_8_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.c	/^void Pin_8_Write(uint8 value)$/;"	f
Pin_8_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8_PM.c	/^static Pin_8_BACKUP_STRUCT  Pin_8_backup = {0u, 0u, 0u};$/;"	v	file:
Pin_9_0	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	29;"	d
Pin_9_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	32;"	d
Pin_9_0_INTR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	34;"	d
Pin_9_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	31;"	d
Pin_9_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	30;"	d
Pin_9_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	33;"	d
Pin_9_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	/^} Pin_9_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon255
Pin_9_CR1_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	168;"	d
Pin_9_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^uint8 Pin_9_ClearInterrupt(void)$/;"	f
Pin_9_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	85;"	d
Pin_9_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	86;"	d
Pin_9_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	90;"	d
Pin_9_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	89;"	d
Pin_9_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	88;"	d
Pin_9_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	87;"	d
Pin_9_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	92;"	d
Pin_9_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	91;"	d
Pin_9_DR	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	147;"	d
Pin_9_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	74;"	d
Pin_9_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	75;"	d
Pin_9_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	182;"	d
Pin_9_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	181;"	d
Pin_9_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	149;"	d
Pin_9_INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	152;"	d
Pin_9_INTR_ALL	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_aliases.h	36;"	d
Pin_9_INTR_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	113;"	d
Pin_9_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	157;"	d
Pin_9_INTR_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	112;"	d
Pin_9_INTR_NONE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	110;"	d
Pin_9_INTR_RISING	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	111;"	d
Pin_9_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	153;"	d
Pin_9_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	98;"	d
Pin_9_PC	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	142;"	d
Pin_9_PS	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	145;"	d
Pin_9_Read	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^uint8 Pin_9_Read(void)$/;"	f
Pin_9_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^uint8 Pin_9_ReadDataReg(void)$/;"	f
Pin_9_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	99;"	d
Pin_9_SIO_LPM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	119;"	d
Pin_9_SIO_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	162;"	d
Pin_9_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^    void Pin_9_SetDriveMode(uint8 mode)$/;"	f
Pin_9_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^void Pin_9_SetInterruptMode(uint16 position, uint16 mode)$/;"	f
Pin_9_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	20;"	d	file:
Pin_9_SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	30;"	d	file:
Pin_9_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_PM.c	/^void Pin_9_Sleep(void)$/;"	f
Pin_9_USBIO_CR1_OFF	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	132;"	d
Pin_9_USBIO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	169;"	d
Pin_9_USBIO_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	125;"	d
Pin_9_USBIO_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	124;"	d
Pin_9_USBIO_ENTER_SLEEP	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	128;"	d
Pin_9_USBIO_EXIT_SLEEP_PH1	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	130;"	d
Pin_9_USBIO_EXIT_SLEEP_PH2	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	131;"	d
Pin_9_USBIO_SUSPEND_DEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	127;"	d
Pin_9_USBIO_SUSPEND_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	126;"	d
Pin_9_USB_POWER_REG	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	167;"	d
Pin_9_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	100;"	d
Pin_9_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_PM.c	/^void Pin_9_Wakeup(void)$/;"	f
Pin_9_Write	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.c	/^void Pin_9_Write(uint8 value)$/;"	f
Pin_9_backup	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9_PM.c	/^static Pin_9_BACKUP_STRUCT  Pin_9_backup = {0u, 0u, 0u};$/;"	v	file:
Power_Off	.\Design02.cydsn\app_lock.c	/^void Power_Off(void)$/;"	f
Q	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon226::__anon227
Q	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon230::__anon231
Q	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon104::__anon105
Q	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon108::__anon109
RED_OFF	.\Design02.cydsn\app_lock.h	25;"	d
RED_ON	.\Design02.cydsn\app_lock.h	24;"	d
REQUEST_DEVICE	.\Design02.cydsn\app_Com.h	20;"	d
REQUEST_DEVICE_CMD	.\Design02.cydsn\app_protocol.h	47;"	d
REQUEST_FACTORY_INFO	.\Design02.cydsn\app_protocol.h	56;"	d
REQUEST_INDEX	.\Design02.cydsn\app_Com.h	23;"	d
REQUEST_LOCK_INDEX	.\Design02.cydsn\app_protocol.h	53;"	d
RESERVED0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon235
RESERVED0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon234
RESERVED0	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon113
RESERVED0	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon112
RESERVED1	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon235
RESERVED1	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon113
RESERVED2	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon234
RESERVED2	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon112
RESERVED3	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon234
RESERVED3	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon112
RESERVED4	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon234
RESERVED4	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon112
RE_CHECKCODE	.\Design02.cydsn\app_Com.h	28;"	d
RE_REQUEST	.\Design02.cydsn\app_Com.h	27;"	d
RE_SEND	.\Design02.cydsn\app_Com.h	18;"	d
ROTATE_LEFT	.\Design02.cydsn\md5.h	15;"	d
RSERVED1	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon234
RSERVED1	.\Design02.cydsn\codegentemp\core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon112
RX_0	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	29;"	d
RX_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	32;"	d
RX_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	31;"	d
RX_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	30;"	d
RX_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\RX_aliases.h	33;"	d
RX_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	/^    uint8 RX_ClearInterrupt(void) $/;"	f
RX_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	44;"	d
RX_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	45;"	d
RX_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	49;"	d
RX_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	48;"	d
RX_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	47;"	d
RX_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	46;"	d
RX_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	51;"	d
RX_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	50;"	d
RX_DR	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	69;"	d
RX_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	41;"	d
RX_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	42;"	d
RX_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	87;"	d
RX_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	86;"	d
RX_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	71;"	d
RX_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	76;"	d
RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	54;"	d
RX_PC	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	67;"	d
RX_PS	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	65;"	d
RX_Read	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	/^uint8 RX_Read(void) $/;"	f
RX_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	/^uint8 RX_ReadDataReg(void) $/;"	f
RX_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	55;"	d
RX_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	/^void RX_SetDriveMode(uint8 mode) $/;"	f
RX_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\RX.h	56;"	d
RX_Write	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	/^void RX_Write(uint8 value) $/;"	f
Rc4Kbox	.\Design02.cydsn\RC4.c	/^uint8 Rc4Kbox[SBOX_LEN];$/;"	v
Rc4Sbox	.\Design02.cydsn\RC4.c	/^uint8 Rc4Sbox[SBOX_LEN];$/;"	v
Read_Flash	.\Design02.cydsn\app_lock.c	/^void Read_Flash(uint32 Addr,uint8* Data,uint8 Length)$/;"	f
ReceiveBleCmd	.\Design02.cydsn\app_protocol.c	/^void ReceiveBleCmd(void)$/;"	f
Reply_OpenLock	.\Design02.cydsn\app_protocol.h	65;"	d
Request_Device_Info	.\Design02.cydsn\app_Com.c	/^void Request_Device_Info(void)$/;"	f
Request_Index	.\Design02.cydsn\app_Com.c	/^void Request_Index(void)$/;"	f
Reset	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void Reset(void)$/;"	f
Reset	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void Reset(void)$/;"	f
Rx_Begin_Flag	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Begin_Flag;        \/\/$/;"	m	struct:__anon1
Rx_Count	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Count;             \/\/$/;"	m	struct:__anon1
Rx_Delay	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Delay;             \/\/$/;"	m	struct:__anon1
Rx_Flag	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Flag;              \/\/$/;"	m	struct:__anon1
Rx_Index	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Index;$/;"	m	struct:__anon1
Rx_Length	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Length;            \/\/$/;"	m	struct:__anon1
Rx_Tag	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_Tag;$/;"	m	struct:__anon1
Rx_buff	.\Design02.cydsn\app_Com.h	/^    uint8 Rx_buff[40];         \/\/$/;"	m	struct:__anon1
SBOX_LEN	.\Design02.cydsn\RC4.h	12;"	d
SCB	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	503;"	d
SCB	.\Design02.cydsn\codegentemp\core_cm0.h	503;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	399;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	399;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	398;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	398;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	402;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	402;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	401;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	401;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	405;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	405;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	404;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	404;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	396;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	396;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	395;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	395;"	d
SCB_AIRCR_VECTKEY_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	393;"	d
SCB_AIRCR_VECTKEY_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	393;"	d
SCB_AIRCR_VECTKEY_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	392;"	d
SCB_AIRCR_VECTKEY_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	392;"	d
SCB_BASE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	501;"	d
SCB_BASE	.\Design02.cydsn\codegentemp\core_cm0.h	501;"	d
SCB_CCR_STKALIGN_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	419;"	d
SCB_CCR_STKALIGN_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	419;"	d
SCB_CCR_STKALIGN_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	418;"	d
SCB_CCR_STKALIGN_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	418;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	422;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	422;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	421;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	421;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	355;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	355;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	354;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	354;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	349;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	349;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	348;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	348;"	d
SCB_CPUID_PARTNO_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	358;"	d
SCB_CPUID_PARTNO_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	358;"	d
SCB_CPUID_PARTNO_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	357;"	d
SCB_CPUID_PARTNO_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	357;"	d
SCB_CPUID_REVISION_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	361;"	d
SCB_CPUID_REVISION_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	361;"	d
SCB_CPUID_REVISION_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	360;"	d
SCB_CPUID_REVISION_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	360;"	d
SCB_CPUID_VARIANT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	352;"	d
SCB_CPUID_VARIANT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	352;"	d
SCB_CPUID_VARIANT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	351;"	d
SCB_CPUID_VARIANT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	351;"	d
SCB_ICSR_ISRPENDING_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	383;"	d
SCB_ICSR_ISRPENDING_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	383;"	d
SCB_ICSR_ISRPENDING_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	382;"	d
SCB_ICSR_ISRPENDING_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	382;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	380;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	380;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	379;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	379;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	365;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	365;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	364;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	364;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	377;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	377;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	376;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	376;"	d
SCB_ICSR_PENDSTSET_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	374;"	d
SCB_ICSR_PENDSTSET_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	374;"	d
SCB_ICSR_PENDSTSET_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	373;"	d
SCB_ICSR_PENDSTSET_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	373;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	371;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	371;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	370;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	370;"	d
SCB_ICSR_PENDSVSET_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	368;"	d
SCB_ICSR_PENDSVSET_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	368;"	d
SCB_ICSR_PENDSVSET_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	367;"	d
SCB_ICSR_PENDSVSET_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	367;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	389;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	389;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	388;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	388;"	d
SCB_ICSR_VECTPENDING_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	386;"	d
SCB_ICSR_VECTPENDING_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	386;"	d
SCB_ICSR_VECTPENDING_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	385;"	d
SCB_ICSR_VECTPENDING_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	385;"	d
SCB_P4_v3_0_0	.\Design02.cydsn\codegentemp\Design02.v	/^module SCB_P4_v3_0_0 ($/;"	m
SCB_SCR_SEVONPEND_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	409;"	d
SCB_SCR_SEVONPEND_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	409;"	d
SCB_SCR_SEVONPEND_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	408;"	d
SCB_SCR_SEVONPEND_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	408;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	412;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	412;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	411;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	411;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	415;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	415;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	414;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	414;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	426;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	426;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	425;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	425;"	d
SCB_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon235
SCB_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon113
SCK_0	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	29;"	d
SCK_0	.\Design02.cydsn\codegentemp\SCK_aliases.h	29;"	d
SCK_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	32;"	d
SCK_0_DR	.\Design02.cydsn\codegentemp\SCK_aliases.h	32;"	d
SCK_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	31;"	d
SCK_0_PC	.\Design02.cydsn\codegentemp\SCK_aliases.h	31;"	d
SCK_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	30;"	d
SCK_0_PS	.\Design02.cydsn\codegentemp\SCK_aliases.h	30;"	d
SCK_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SCK_aliases.h	33;"	d
SCK_0_SHIFT	.\Design02.cydsn\codegentemp\SCK_aliases.h	33;"	d
SCK_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	/^    uint8 SCK_ClearInterrupt(void) $/;"	f
SCK_ClearInterrupt	.\Design02.cydsn\codegentemp\SCK.c	/^    uint8 SCK_ClearInterrupt(void) $/;"	f
SCK_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	44;"	d
SCK_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\SCK.h	44;"	d
SCK_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	45;"	d
SCK_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\SCK.h	45;"	d
SCK_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	49;"	d
SCK_DM_OD_HI	.\Design02.cydsn\codegentemp\SCK.h	49;"	d
SCK_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	48;"	d
SCK_DM_OD_LO	.\Design02.cydsn\codegentemp\SCK.h	48;"	d
SCK_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	47;"	d
SCK_DM_RES_DWN	.\Design02.cydsn\codegentemp\SCK.h	47;"	d
SCK_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	46;"	d
SCK_DM_RES_UP	.\Design02.cydsn\codegentemp\SCK.h	46;"	d
SCK_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	51;"	d
SCK_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\SCK.h	51;"	d
SCK_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	50;"	d
SCK_DM_STRONG	.\Design02.cydsn\codegentemp\SCK.h	50;"	d
SCK_DR	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	69;"	d
SCK_DR	.\Design02.cydsn\codegentemp\SCK.h	69;"	d
SCK_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	41;"	d
SCK_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\SCK.h	41;"	d
SCK_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	42;"	d
SCK_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\SCK.h	42;"	d
SCK_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	87;"	d
SCK_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\SCK.h	87;"	d
SCK_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	86;"	d
SCK_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\SCK.h	86;"	d
SCK_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	71;"	d
SCK_INP_DIS	.\Design02.cydsn\codegentemp\SCK.h	71;"	d
SCK_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	76;"	d
SCK_INTSTAT	.\Design02.cydsn\codegentemp\SCK.h	76;"	d
SCK_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	54;"	d
SCK_MASK	.\Design02.cydsn\codegentemp\SCK.h	54;"	d
SCK_PC	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	67;"	d
SCK_PC	.\Design02.cydsn\codegentemp\SCK.h	67;"	d
SCK_PS	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	65;"	d
SCK_PS	.\Design02.cydsn\codegentemp\SCK.h	65;"	d
SCK_Read	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	/^uint8 SCK_Read(void) $/;"	f
SCK_Read	.\Design02.cydsn\codegentemp\SCK.c	/^uint8 SCK_Read(void) $/;"	f
SCK_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	/^uint8 SCK_ReadDataReg(void) $/;"	f
SCK_ReadDataReg	.\Design02.cydsn\codegentemp\SCK.c	/^uint8 SCK_ReadDataReg(void) $/;"	f
SCK_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	55;"	d
SCK_SHIFT	.\Design02.cydsn\codegentemp\SCK.h	55;"	d
SCK_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	/^void SCK_SetDriveMode(uint8 mode) $/;"	f
SCK_SetDriveMode	.\Design02.cydsn\codegentemp\SCK.c	/^void SCK_SetDriveMode(uint8 mode) $/;"	f
SCK_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\SCK.h	56;"	d
SCK_WIDTH	.\Design02.cydsn\codegentemp\SCK.h	56;"	d
SCK_Write	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	/^void SCK_Write(uint8 value) $/;"	f
SCK_Write	.\Design02.cydsn\codegentemp\SCK.c	/^void SCK_Write(uint8 value) $/;"	f
SCK__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	444;"	d
SCK__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	444;"	d
SCK__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	445;"	d
SCK__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	445;"	d
SCK__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	446;"	d
SCK__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	446;"	d
SCK__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	447;"	d
SCK__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	447;"	d
SCK__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	448;"	d
SCK__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	448;"	d
SCK__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	449;"	d
SCK__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	449;"	d
SCK__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	450;"	d
SCK__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	450;"	d
SCK__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	451;"	d
SCK__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	451;"	d
SCK__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	452;"	d
SCK__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	452;"	d
SCK__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	453;"	d
SCK__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	453;"	d
SCK__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	454;"	d
SCK__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	454;"	d
SCK__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	455;"	d
SCK__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	455;"	d
SCK__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	456;"	d
SCK__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	456;"	d
SCK__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	457;"	d
SCK__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	457;"	d
SCK__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	458;"	d
SCK__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	458;"	d
SCK__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	459;"	d
SCK__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	459;"	d
SCK__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	460;"	d
SCK__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	460;"	d
SCK__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	461;"	d
SCK__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	461;"	d
SCK__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	462;"	d
SCK__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	462;"	d
SCK__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	463;"	d
SCK__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	463;"	d
SCK__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	464;"	d
SCK__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	464;"	d
SCK__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	465;"	d
SCK__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	465;"	d
SCK__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	466;"	d
SCK__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	466;"	d
SCK__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	467;"	d
SCK__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	467;"	d
SCK__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	468;"	d
SCK__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	468;"	d
SCK__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	469;"	d
SCK__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	469;"	d
SCK__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	470;"	d
SCK__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	470;"	d
SCK__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	471;"	d
SCK__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	471;"	d
SCK__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	472;"	d
SCK__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	472;"	d
SCK__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	473;"	d
SCK__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	473;"	d
SCK__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	474;"	d
SCK__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	474;"	d
SCK__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	475;"	d
SCK__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	475;"	d
SCK__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	476;"	d
SCK__DR	.\Design02.cydsn\codegentemp\cyfitter.h	476;"	d
SCK__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	477;"	d
SCK__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	477;"	d
SCK__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	478;"	d
SCK__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	478;"	d
SCK__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	479;"	d
SCK__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	479;"	d
SCK__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	480;"	d
SCK__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	480;"	d
SCK__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	481;"	d
SCK__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	481;"	d
SCK__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	482;"	d
SCK__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	482;"	d
SCK__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	483;"	d
SCK__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	483;"	d
SCK__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	484;"	d
SCK__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	484;"	d
SCK__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	485;"	d
SCK__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	485;"	d
SCK__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	486;"	d
SCK__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	486;"	d
SCK__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	487;"	d
SCK__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	487;"	d
SCK__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	488;"	d
SCK__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	488;"	d
SCK__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	489;"	d
SCK__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	489;"	d
SCK__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	490;"	d
SCK__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	490;"	d
SCK__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	491;"	d
SCK__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	491;"	d
SCK__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	492;"	d
SCK__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	492;"	d
SCK__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	493;"	d
SCK__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	493;"	d
SCK__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	494;"	d
SCK__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	494;"	d
SCK__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	495;"	d
SCK__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	495;"	d
SCK__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	496;"	d
SCK__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	496;"	d
SCK__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	497;"	d
SCK__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	497;"	d
SCK__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	498;"	d
SCK__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	498;"	d
SCK__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	499;"	d
SCK__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	499;"	d
SCK__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	500;"	d
SCK__PC	.\Design02.cydsn\codegentemp\cyfitter.h	500;"	d
SCK__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	501;"	d
SCK__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	501;"	d
SCK__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	502;"	d
SCK__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	502;"	d
SCK__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	503;"	d
SCK__PS	.\Design02.cydsn\codegentemp\cyfitter.h	503;"	d
SCK__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	504;"	d
SCK__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	504;"	d
SCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon235
SCR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon113
SCS_BASE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	498;"	d
SCS_BASE	.\Design02.cydsn\codegentemp\core_cm0.h	498;"	d
SECOND_CRC_ERROR	.\Design02.cydsn\app_protocol.h	41;"	d
SEND_DELAY	.\Design02.cydsn\app_Com.h	17;"	d
SET_KEY_ID	.\Design02.cydsn\app_protocol.h	57;"	d
SET_LOCK_ID	.\Design02.cydsn\app_protocol.h	55;"	d
SET_MANAGE_KEY	.\Design02.cydsn\app_protocol.h	59;"	d
SET_TIME	.\Design02.cydsn\app_protocol.h	60;"	d
SHCSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon235
SHCSR	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon113
SHP	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon235
SHP	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon113
SILICON_GENERATED_DEVICE_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\BLE.h	119;"	d
SILICON_GENERATED_DEVICE_ADDRESS	.\Design02.cydsn\codegentemp\BLE.h	119;"	d
SPSEL	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon232::__anon233
SPSEL	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon110::__anon111
SVCall_IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^  SVCall_IRQn           = -5,               \/*!< 11 Cortex-M0 SV Call Interrupt                   *\/$/;"	e	enum:IRQn
SVCall_IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^  SVCall_IRQn           = -5,               \/*!< 11 Cortex-M0 SV Call Interrupt                   *\/$/;"	e	enum:IRQn
SWAP_KEY	.\Design02.cydsn\app_Com.h	22;"	d
SWAP_KEY_CMD	.\Design02.cydsn\app_protocol.h	49;"	d
SW_1_0	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	29;"	d
SW_1_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	32;"	d
SW_1_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	31;"	d
SW_1_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	30;"	d
SW_1_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_1_aliases.h	33;"	d
SW_1_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	/^    uint8 SW_1_ClearInterrupt(void) $/;"	f
SW_1_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	44;"	d
SW_1_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	45;"	d
SW_1_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	49;"	d
SW_1_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	48;"	d
SW_1_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	47;"	d
SW_1_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	46;"	d
SW_1_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	51;"	d
SW_1_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	50;"	d
SW_1_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	69;"	d
SW_1_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	41;"	d
SW_1_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	42;"	d
SW_1_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	87;"	d
SW_1_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	86;"	d
SW_1_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	71;"	d
SW_1_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	76;"	d
SW_1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	54;"	d
SW_1_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	67;"	d
SW_1_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	65;"	d
SW_1_Read	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	/^uint8 SW_1_Read(void) $/;"	f
SW_1_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	/^uint8 SW_1_ReadDataReg(void) $/;"	f
SW_1_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	55;"	d
SW_1_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	/^void SW_1_SetDriveMode(uint8 mode) $/;"	f
SW_1_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.h	56;"	d
SW_1_Write	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	/^void SW_1_Write(uint8 value) $/;"	f
SW_2_0	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	29;"	d
SW_2_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	32;"	d
SW_2_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	31;"	d
SW_2_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	30;"	d
SW_2_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_2_aliases.h	33;"	d
SW_2_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	/^    uint8 SW_2_ClearInterrupt(void) $/;"	f
SW_2_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	44;"	d
SW_2_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	45;"	d
SW_2_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	49;"	d
SW_2_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	48;"	d
SW_2_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	47;"	d
SW_2_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	46;"	d
SW_2_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	51;"	d
SW_2_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	50;"	d
SW_2_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	69;"	d
SW_2_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	41;"	d
SW_2_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	42;"	d
SW_2_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	87;"	d
SW_2_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	86;"	d
SW_2_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	71;"	d
SW_2_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	76;"	d
SW_2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	54;"	d
SW_2_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	67;"	d
SW_2_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	65;"	d
SW_2_Read	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	/^uint8 SW_2_Read(void) $/;"	f
SW_2_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	/^uint8 SW_2_ReadDataReg(void) $/;"	f
SW_2_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	55;"	d
SW_2_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	/^void SW_2_SetDriveMode(uint8 mode) $/;"	f
SW_2_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.h	56;"	d
SW_2_Write	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	/^void SW_2_Write(uint8 value) $/;"	f
SW_3_0	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	29;"	d
SW_3_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	32;"	d
SW_3_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	31;"	d
SW_3_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	30;"	d
SW_3_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_3_aliases.h	33;"	d
SW_3_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	/^    uint8 SW_3_ClearInterrupt(void) $/;"	f
SW_3_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	44;"	d
SW_3_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	45;"	d
SW_3_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	49;"	d
SW_3_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	48;"	d
SW_3_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	47;"	d
SW_3_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	46;"	d
SW_3_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	51;"	d
SW_3_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	50;"	d
SW_3_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	69;"	d
SW_3_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	41;"	d
SW_3_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	42;"	d
SW_3_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	87;"	d
SW_3_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	86;"	d
SW_3_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	71;"	d
SW_3_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	76;"	d
SW_3_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	54;"	d
SW_3_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	67;"	d
SW_3_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	65;"	d
SW_3_Read	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	/^uint8 SW_3_Read(void) $/;"	f
SW_3_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	/^uint8 SW_3_ReadDataReg(void) $/;"	f
SW_3_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	55;"	d
SW_3_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	/^void SW_3_SetDriveMode(uint8 mode) $/;"	f
SW_3_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.h	56;"	d
SW_3_Write	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	/^void SW_3_Write(uint8 value) $/;"	f
SW_4_0	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	29;"	d
SW_4_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	32;"	d
SW_4_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	31;"	d
SW_4_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	30;"	d
SW_4_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_4_aliases.h	33;"	d
SW_4_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	/^    uint8 SW_4_ClearInterrupt(void) $/;"	f
SW_4_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	44;"	d
SW_4_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	45;"	d
SW_4_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	49;"	d
SW_4_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	48;"	d
SW_4_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	47;"	d
SW_4_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	46;"	d
SW_4_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	51;"	d
SW_4_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	50;"	d
SW_4_DR	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	69;"	d
SW_4_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	41;"	d
SW_4_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	42;"	d
SW_4_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	87;"	d
SW_4_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	86;"	d
SW_4_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	71;"	d
SW_4_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	76;"	d
SW_4_MASK	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	54;"	d
SW_4_PC	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	67;"	d
SW_4_PS	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	65;"	d
SW_4_Read	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	/^uint8 SW_4_Read(void) $/;"	f
SW_4_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	/^uint8 SW_4_ReadDataReg(void) $/;"	f
SW_4_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	55;"	d
SW_4_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	/^void SW_4_SetDriveMode(uint8 mode) $/;"	f
SW_4_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.h	56;"	d
SW_4_Write	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	/^void SW_4_Write(uint8 value) $/;"	f
SYSTEM_CFG	.\Design02.cydsn\app_lock.h	/^}SYSTEM_CFG;$/;"	t	typeref:struct:__anon2
SendBleCmd	.\Design02.cydsn\app_protocol.c	/^void SendBleCmd(void)$/;"	f
SendNotification	.\Design02.cydsn\app_protocol.c	/^void SendNotification(void)$/;"	f
SendNotification_zx	.\Design02.cydsn\app_protocol.c	/^void SendNotification_zx(uint8 Lenth)$/;"	f
Send_Battery_Voltage	.\Design02.cydsn\app_protocol.c	/^void Send_Battery_Voltage(void)$/;"	f
Send_Com	.\Design02.cydsn\app_Com.c	/^void Send_Com(uint8 *TX_Buffer,uint8 Length)$/;"	f
Send_Factory_Info	.\Design02.cydsn\app_protocol.c	/^void Send_Factory_Info(void)$/;"	f
Send_LockInfo	.\Design02.cydsn\app_protocol.c	/^void Send_LockInfo(void)$/;"	f
Send_Lock_Info	.\Design02.cydsn\app_protocol.h	64;"	d
SetAnalogRoutingPumps	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^void SetAnalogRoutingPumps(uint8 enabled)$/;"	f
SetAnalogRoutingPumps	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^void SetAnalogRoutingPumps(uint8 enabled)$/;"	f
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\BAT_AD.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Beep_Ctrl.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Conn_LED.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_1.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_2.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_3.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DI_4.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\FSU_DO.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Key_Test.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_Board.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_Ctrl.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_GREEN.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\LED_RED.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\MISO.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\MOSI.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\NSS.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_IN.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\POWERON_OUT.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\RX.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SCK.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_1.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_2.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_3.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\SW_4.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\BAT_AD.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\Beep_Ctrl.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\LED_GREEN.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\LED_RED.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\MISO.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\MOSI.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\NSS.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\POWERON_IN.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\POWERON_OUT.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\SCK.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\UART_rx.c	20;"	d	file:
SetP4PinDriveMode	.\Design02.cydsn\codegentemp\UART_tx.c	20;"	d	file:
Set_Lock_ID	.\Design02.cydsn\app_Com.c	/^void Set_Lock_ID(void)$/;"	f
Start_c	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void Start_c(void)$/;"	f
Start_c	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void Start_c(void)$/;"	f
Swap_Key	.\Design02.cydsn\app_Com.c	/^void Swap_Key(void)$/;"	f
SysCfg_FLASH_ADDR	.\Design02.cydsn\app_lock.h	50;"	d
SysCfg_FLASH_ROW	.\Design02.cydsn\app_lock.h	49;"	d
SysTick	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	504;"	d
SysTick	.\Design02.cydsn\codegentemp\core_cm0.h	504;"	d
SysTick_BASE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	499;"	d
SysTick_BASE	.\Design02.cydsn\codegentemp\core_cm0.h	499;"	d
SysTick_CALIB_NOREF_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	470;"	d
SysTick_CALIB_NOREF_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	470;"	d
SysTick_CALIB_NOREF_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	469;"	d
SysTick_CALIB_NOREF_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	469;"	d
SysTick_CALIB_SKEW_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	473;"	d
SysTick_CALIB_SKEW_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	473;"	d
SysTick_CALIB_SKEW_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	472;"	d
SysTick_CALIB_SKEW_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	472;"	d
SysTick_CALIB_TENMS_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	476;"	d
SysTick_CALIB_TENMS_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	476;"	d
SysTick_CALIB_TENMS_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	475;"	d
SysTick_CALIB_TENMS_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	475;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	452;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	452;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	451;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	451;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	449;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	449;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	448;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	448;"	d
SysTick_CTRL_ENABLE_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	458;"	d
SysTick_CTRL_ENABLE_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	458;"	d
SysTick_CTRL_ENABLE_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	457;"	d
SysTick_CTRL_ENABLE_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	457;"	d
SysTick_CTRL_TICKINT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	455;"	d
SysTick_CTRL_TICKINT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	455;"	d
SysTick_CTRL_TICKINT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	454;"	d
SysTick_CTRL_TICKINT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	454;"	d
SysTick_Config	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Design02.cydsn\codegentemp\core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_IRQn	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	/^  SysTick_IRQn          = -1                \/*!< 15 Cortex-M0 System Tick Interrupt               *\/$/;"	e	enum:IRQn
SysTick_IRQn	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	/^  SysTick_IRQn          = -1                \/*!< 15 Cortex-M0 System Tick Interrupt               *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	462;"	d
SysTick_LOAD_RELOAD_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	462;"	d
SysTick_LOAD_RELOAD_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	461;"	d
SysTick_LOAD_RELOAD_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	461;"	d
SysTick_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon236
SysTick_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon114
SysTick_VAL_CURRENT_Msk	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	466;"	d
SysTick_VAL_CURRENT_Msk	.\Design02.cydsn\codegentemp\core_cm0.h	466;"	d
SysTick_VAL_CURRENT_Pos	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	465;"	d
SysTick_VAL_CURRENT_Pos	.\Design02.cydsn\codegentemp\core_cm0.h	465;"	d
System_Config	.\Design02.cydsn\app_lock.c	/^SYSTEM_CFG System_Config = {};$/;"	v
System_Timer_16BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	467;"	d
System_Timer_16BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	467;"	d
System_Timer_1BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	462;"	d
System_Timer_1BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	462;"	d
System_Timer_2BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	463;"	d
System_Timer_2BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	463;"	d
System_Timer_3BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	464;"	d
System_Timer_3BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	464;"	d
System_Timer_6BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	465;"	d
System_Timer_6BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	465;"	d
System_Timer_8BIT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	466;"	d
System_Timer_8BIT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	466;"	d
System_Timer_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	/^} System_Timer_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon258
System_Timer_BACKUP_STRUCT	.\Design02.cydsn\codegentemp\System_Timer.h	/^} System_Timer_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon119
System_Timer_BLOCK_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	365;"	d
System_Timer_BLOCK_CONTROL_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	365;"	d
System_Timer_BLOCK_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	364;"	d
System_Timer_BLOCK_CONTROL_REG	.\Design02.cydsn\codegentemp\System_Timer.h	364;"	d
System_Timer_CAPTURE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	450;"	d
System_Timer_CAPTURE_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	450;"	d
System_Timer_CAPTURE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	443;"	d
System_Timer_CAPTURE_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	443;"	d
System_Timer_CC_MATCH_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	249;"	d
System_Timer_CC_MATCH_CLEAR	.\Design02.cydsn\codegentemp\System_Timer.h	249;"	d
System_Timer_CC_MATCH_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	250;"	d
System_Timer_CC_MATCH_INVERT	.\Design02.cydsn\codegentemp\System_Timer.h	250;"	d
System_Timer_CC_MATCH_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	251;"	d
System_Timer_CC_MATCH_NO_CHANGE	.\Design02.cydsn\codegentemp\System_Timer.h	251;"	d
System_Timer_CC_MATCH_SET	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	248;"	d
System_Timer_CC_MATCH_SET	.\Design02.cydsn\codegentemp\System_Timer.h	248;"	d
System_Timer_CMD_CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	289;"	d
System_Timer_CMD_CAPTURE	.\Design02.cydsn\codegentemp\System_Timer.h	289;"	d
System_Timer_CMD_RELOAD	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	290;"	d
System_Timer_CMD_RELOAD	.\Design02.cydsn\codegentemp\System_Timer.h	290;"	d
System_Timer_CMD_START	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	292;"	d
System_Timer_CMD_START	.\Design02.cydsn\codegentemp\System_Timer.h	292;"	d
System_Timer_CMD_STOP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	291;"	d
System_Timer_CMD_STOP	.\Design02.cydsn\codegentemp\System_Timer.h	291;"	d
System_Timer_COMMAND_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	367;"	d
System_Timer_COMMAND_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	367;"	d
System_Timer_COMMAND_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	366;"	d
System_Timer_COMMAND_REG	.\Design02.cydsn\codegentemp\System_Timer.h	366;"	d
System_Timer_COMP_CAP_BUF_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	379;"	d
System_Timer_COMP_CAP_BUF_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	379;"	d
System_Timer_COMP_CAP_BUF_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	378;"	d
System_Timer_COMP_CAP_BUF_REG	.\Design02.cydsn\codegentemp\System_Timer.h	378;"	d
System_Timer_COMP_CAP_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	377;"	d
System_Timer_COMP_CAP_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	377;"	d
System_Timer_COMP_CAP_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	376;"	d
System_Timer_COMP_CAP_REG	.\Design02.cydsn\codegentemp\System_Timer.h	376;"	d
System_Timer_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	53;"	d
System_Timer_CONFIG	.\Design02.cydsn\codegentemp\System_Timer.h	53;"	d
System_Timer_CONTROL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	371;"	d
System_Timer_CONTROL_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	371;"	d
System_Timer_CONTROL_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	370;"	d
System_Timer_CONTROL_REG	.\Design02.cydsn\codegentemp\System_Timer.h	370;"	d
System_Timer_COUNTER_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	375;"	d
System_Timer_COUNTER_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	375;"	d
System_Timer_COUNTER_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	374;"	d
System_Timer_COUNTER_REG	.\Design02.cydsn\codegentemp\System_Timer.h	374;"	d
System_Timer_COUNT_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	224;"	d
System_Timer_COUNT_DOWN	.\Design02.cydsn\codegentemp\System_Timer.h	224;"	d
System_Timer_COUNT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	452;"	d
System_Timer_COUNT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	452;"	d
System_Timer_COUNT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	444;"	d
System_Timer_COUNT_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	444;"	d
System_Timer_COUNT_UP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	222;"	d
System_Timer_COUNT_UP	.\Design02.cydsn\codegentemp\System_Timer.h	222;"	d
System_Timer_COUNT_UPDOWN0	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	226;"	d
System_Timer_COUNT_UPDOWN0	.\Design02.cydsn\codegentemp\System_Timer.h	226;"	d
System_Timer_COUNT_UPDOWN1	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	228;"	d
System_Timer_COUNT_UPDOWN1	.\Design02.cydsn\codegentemp\System_Timer.h	228;"	d
System_Timer_CTRL_PWM_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	490;"	d
System_Timer_CTRL_PWM_ALIGN	.\Design02.cydsn\codegentemp\System_Timer.h	490;"	d
System_Timer_CTRL_PWM_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	481;"	d
System_Timer_CTRL_PWM_BASE_CONFIG	.\Design02.cydsn\codegentemp\System_Timer.h	481;"	d
System_Timer_CTRL_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	496;"	d
System_Timer_CTRL_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\codegentemp\System_Timer.h	496;"	d
System_Timer_CTRL_PWM_KILL_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	493;"	d
System_Timer_CTRL_PWM_KILL_EVENT	.\Design02.cydsn\codegentemp\System_Timer.h	493;"	d
System_Timer_CTRL_PWM_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	499;"	d
System_Timer_CTRL_PWM_PRESCALER	.\Design02.cydsn\codegentemp\System_Timer.h	499;"	d
System_Timer_CTRL_PWM_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	487;"	d
System_Timer_CTRL_PWM_RUN_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	487;"	d
System_Timer_CTRL_QUAD_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	477;"	d
System_Timer_CTRL_QUAD_BASE_CONFIG	.\Design02.cydsn\codegentemp\System_Timer.h	477;"	d
System_Timer_CTRL_TIMER_BASE_CONFIG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	502;"	d
System_Timer_CTRL_TIMER_BASE_CONFIG	.\Design02.cydsn\codegentemp\System_Timer.h	502;"	d
System_Timer_CY_TCPWM_4000	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	50;"	d
System_Timer_CY_TCPWM_4000	.\Design02.cydsn\codegentemp\System_Timer.h	50;"	d
System_Timer_CY_TCPWM_V2	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	49;"	d
System_Timer_CY_TCPWM_V2	.\Design02.cydsn\codegentemp\System_Timer.h	49;"	d
System_Timer_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_ClearInterrupt(uint32 interruptMask)$/;"	f
System_Timer_ClearInterrupt	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_ClearInterrupt(uint32 interruptMask)$/;"	f
System_Timer_Enable	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_Enable(void)$/;"	f
System_Timer_Enable	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_Enable(void)$/;"	f
System_Timer_GetInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_GetInterruptSource(void)$/;"	f
System_Timer_GetInterruptSource	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_GetInterruptSource(void)$/;"	f
System_Timer_GetInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_GetInterruptSourceMasked(void)$/;"	f
System_Timer_GetInterruptSourceMasked	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_GetInterruptSourceMasked(void)$/;"	f
System_Timer_INTERRUPT_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	397;"	d
System_Timer_INTERRUPT_MASKED_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	397;"	d
System_Timer_INTERRUPT_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	396;"	d
System_Timer_INTERRUPT_MASKED_REG	.\Design02.cydsn\codegentemp\System_Timer.h	396;"	d
System_Timer_INTERRUPT_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	395;"	d
System_Timer_INTERRUPT_MASK_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	395;"	d
System_Timer_INTERRUPT_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	394;"	d
System_Timer_INTERRUPT_MASK_REG	.\Design02.cydsn\codegentemp\System_Timer.h	394;"	d
System_Timer_INTERRUPT_REQ_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	391;"	d
System_Timer_INTERRUPT_REQ_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	391;"	d
System_Timer_INTERRUPT_REQ_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	390;"	d
System_Timer_INTERRUPT_REQ_REG	.\Design02.cydsn\codegentemp\System_Timer.h	390;"	d
System_Timer_INTERRUPT_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	393;"	d
System_Timer_INTERRUPT_SET_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	393;"	d
System_Timer_INTERRUPT_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	392;"	d
System_Timer_INTERRUPT_SET_REG	.\Design02.cydsn\codegentemp\System_Timer.h	392;"	d
System_Timer_INTRRUPT_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	369;"	d
System_Timer_INTRRUPT_CAUSE_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	369;"	d
System_Timer_INTRRUPT_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	368;"	d
System_Timer_INTRRUPT_CAUSE_REG	.\Design02.cydsn\codegentemp\System_Timer.h	368;"	d
System_Timer_INTR_MASK_CC_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	245;"	d
System_Timer_INTR_MASK_CC_MATCH	.\Design02.cydsn\codegentemp\System_Timer.h	245;"	d
System_Timer_INTR_MASK_TC	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	244;"	d
System_Timer_INTR_MASK_TC	.\Design02.cydsn\codegentemp\System_Timer.h	244;"	d
System_Timer_INVERT_LINE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	232;"	d
System_Timer_INVERT_LINE	.\Design02.cydsn\codegentemp\System_Timer.h	232;"	d
System_Timer_INVERT_LINE_N	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	234;"	d
System_Timer_INVERT_LINE_N	.\Design02.cydsn\codegentemp\System_Timer.h	234;"	d
System_Timer_INV_COMPL_OUT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	417;"	d
System_Timer_INV_COMPL_OUT_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	417;"	d
System_Timer_INV_OUT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	437;"	d
System_Timer_INV_OUT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	437;"	d
System_Timer_INV_OUT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	416;"	d
System_Timer_INV_OUT_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	416;"	d
System_Timer_Init	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_Init(void)$/;"	f
System_Timer_Init	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_Init(void)$/;"	f
System_Timer_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	405;"	d
System_Timer_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	405;"	d
System_Timer_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	439;"	d
System_Timer_MODE_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	439;"	d
System_Timer_MODE_PWM	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	206;"	d
System_Timer_MODE_PWM	.\Design02.cydsn\codegentemp\System_Timer.h	206;"	d
System_Timer_MODE_PWM_DT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	208;"	d
System_Timer_MODE_PWM_DT	.\Design02.cydsn\codegentemp\System_Timer.h	208;"	d
System_Timer_MODE_PWM_PR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	210;"	d
System_Timer_MODE_PWM_PR	.\Design02.cydsn\codegentemp\System_Timer.h	210;"	d
System_Timer_MODE_QUAD	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	204;"	d
System_Timer_MODE_QUAD	.\Design02.cydsn\codegentemp\System_Timer.h	204;"	d
System_Timer_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	418;"	d
System_Timer_MODE_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	418;"	d
System_Timer_MODE_TIMER_CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	202;"	d
System_Timer_MODE_TIMER_CAPTURE	.\Design02.cydsn\codegentemp\System_Timer.h	202;"	d
System_Timer_MODE_TIMER_COMPARE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	200;"	d
System_Timer_MODE_TIMER_COMPARE	.\Design02.cydsn\codegentemp\System_Timer.h	200;"	d
System_Timer_MODE_X1	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	214;"	d
System_Timer_MODE_X1	.\Design02.cydsn\codegentemp\System_Timer.h	214;"	d
System_Timer_MODE_X2	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	216;"	d
System_Timer_MODE_X2	.\Design02.cydsn\codegentemp\System_Timer.h	216;"	d
System_Timer_MODE_X4	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	218;"	d
System_Timer_MODE_X4	.\Design02.cydsn\codegentemp\System_Timer.h	218;"	d
System_Timer_ONESHOT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	433;"	d
System_Timer_ONESHOT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	433;"	d
System_Timer_ONESHOT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	414;"	d
System_Timer_ONESHOT_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	414;"	d
System_Timer_OVERLOW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	253;"	d
System_Timer_OVERLOW_CLEAR	.\Design02.cydsn\codegentemp\System_Timer.h	253;"	d
System_Timer_OVERLOW_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	254;"	d
System_Timer_OVERLOW_INVERT	.\Design02.cydsn\codegentemp\System_Timer.h	254;"	d
System_Timer_OVERLOW_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	255;"	d
System_Timer_OVERLOW_NO_CHANGE	.\Design02.cydsn\codegentemp\System_Timer.h	255;"	d
System_Timer_OVERLOW_SET	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	252;"	d
System_Timer_OVERLOW_SET	.\Design02.cydsn\codegentemp\System_Timer.h	252;"	d
System_Timer_PERIOD_BUF_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	383;"	d
System_Timer_PERIOD_BUF_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	383;"	d
System_Timer_PERIOD_BUF_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	382;"	d
System_Timer_PERIOD_BUF_REG	.\Design02.cydsn\codegentemp\System_Timer.h	382;"	d
System_Timer_PERIOD_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	381;"	d
System_Timer_PERIOD_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	381;"	d
System_Timer_PERIOD_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	380;"	d
System_Timer_PERIOD_REG	.\Design02.cydsn\codegentemp\System_Timer.h	380;"	d
System_Timer_PRESCALER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	429;"	d
System_Timer_PRESCALER_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	429;"	d
System_Timer_PRESCALER_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	412;"	d
System_Timer_PRESCALER_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	412;"	d
System_Timer_PRESCALE_DIVBY1	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	190;"	d
System_Timer_PRESCALE_DIVBY1	.\Design02.cydsn\codegentemp\System_Timer.h	190;"	d
System_Timer_PRESCALE_DIVBY128	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	197;"	d
System_Timer_PRESCALE_DIVBY128	.\Design02.cydsn\codegentemp\System_Timer.h	197;"	d
System_Timer_PRESCALE_DIVBY16	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	194;"	d
System_Timer_PRESCALE_DIVBY16	.\Design02.cydsn\codegentemp\System_Timer.h	194;"	d
System_Timer_PRESCALE_DIVBY2	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	191;"	d
System_Timer_PRESCALE_DIVBY2	.\Design02.cydsn\codegentemp\System_Timer.h	191;"	d
System_Timer_PRESCALE_DIVBY32	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	195;"	d
System_Timer_PRESCALE_DIVBY32	.\Design02.cydsn\codegentemp\System_Timer.h	195;"	d
System_Timer_PRESCALE_DIVBY4	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	192;"	d
System_Timer_PRESCALE_DIVBY4	.\Design02.cydsn\codegentemp\System_Timer.h	192;"	d
System_Timer_PRESCALE_DIVBY64	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	196;"	d
System_Timer_PRESCALE_DIVBY64	.\Design02.cydsn\codegentemp\System_Timer.h	196;"	d
System_Timer_PRESCALE_DIVBY8	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	193;"	d
System_Timer_PRESCALE_DIVBY8	.\Design02.cydsn\codegentemp\System_Timer.h	193;"	d
System_Timer_PWM_ALIGN	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	103;"	d
System_Timer_PWM_ALIGN	.\Design02.cydsn\codegentemp\System_Timer.h	103;"	d
System_Timer_PWM_COMPARE_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	141;"	d
System_Timer_PWM_COMPARE_BUF_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	141;"	d
System_Timer_PWM_COMPARE_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	142;"	d
System_Timer_PWM_COMPARE_SWAP	.\Design02.cydsn\codegentemp\System_Timer.h	142;"	d
System_Timer_PWM_COMPARE_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	140;"	d
System_Timer_PWM_COMPARE_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	140;"	d
System_Timer_PWM_COUNT_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	110;"	d
System_Timer_PWM_COUNT_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	110;"	d
System_Timer_PWM_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	117;"	d
System_Timer_PWM_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	117;"	d
System_Timer_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	105;"	d
System_Timer_PWM_DEAD_TIME_CYCLE	.\Design02.cydsn\codegentemp\System_Timer.h	105;"	d
System_Timer_PWM_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	123;"	d
System_Timer_PWM_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	123;"	d
System_Timer_PWM_KILL_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	98;"	d
System_Timer_PWM_KILL_EVENT	.\Design02.cydsn\codegentemp\System_Timer.h	98;"	d
System_Timer_PWM_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	100;"	d
System_Timer_PWM_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	100;"	d
System_Timer_PWM_MODE_ASYM	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	268;"	d
System_Timer_PWM_MODE_ASYM	.\Design02.cydsn\codegentemp\System_Timer.h	268;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	274;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	278;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	283;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\System_Timer.h	274;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\System_Timer.h	278;"	d
System_Timer_PWM_MODE_CENTER	.\Design02.cydsn\codegentemp\System_Timer.h	283;"	d
System_Timer_PWM_MODE_LEFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	262;"	d
System_Timer_PWM_MODE_LEFT	.\Design02.cydsn\codegentemp\System_Timer.h	262;"	d
System_Timer_PWM_MODE_RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	265;"	d
System_Timer_PWM_MODE_RIGHT	.\Design02.cydsn\codegentemp\System_Timer.h	265;"	d
System_Timer_PWM_OUT_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	102;"	d
System_Timer_PWM_OUT_INVERT	.\Design02.cydsn\codegentemp\System_Timer.h	102;"	d
System_Timer_PWM_OUT_N_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	101;"	d
System_Timer_PWM_OUT_N_INVERT	.\Design02.cydsn\codegentemp\System_Timer.h	101;"	d
System_Timer_PWM_PERIOD_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	138;"	d
System_Timer_PWM_PERIOD_BUF_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	138;"	d
System_Timer_PWM_PERIOD_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	139;"	d
System_Timer_PWM_PERIOD_SWAP	.\Design02.cydsn\codegentemp\System_Timer.h	139;"	d
System_Timer_PWM_PERIOD_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	137;"	d
System_Timer_PWM_PERIOD_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	137;"	d
System_Timer_PWM_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	106;"	d
System_Timer_PWM_PRESCALER	.\Design02.cydsn\codegentemp\System_Timer.h	106;"	d
System_Timer_PWM_PR_INIT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	536;"	d
System_Timer_PWM_PR_INIT_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	536;"	d
System_Timer_PWM_RELOAD_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	109;"	d
System_Timer_PWM_RELOAD_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	109;"	d
System_Timer_PWM_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	116;"	d
System_Timer_PWM_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	116;"	d
System_Timer_PWM_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	104;"	d
System_Timer_PWM_RUN_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	104;"	d
System_Timer_PWM_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	514;"	d
System_Timer_PWM_SIGNALS_MODES	.\Design02.cydsn\codegentemp\System_Timer.h	514;"	d
System_Timer_PWM_START_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	111;"	d
System_Timer_PWM_START_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	111;"	d
System_Timer_PWM_START_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	118;"	d
System_Timer_PWM_START_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	118;"	d
System_Timer_PWM_STOP_EVENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	99;"	d
System_Timer_PWM_STOP_EVENT	.\Design02.cydsn\codegentemp\System_Timer.h	99;"	d
System_Timer_PWM_STOP_KILL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	427;"	d
System_Timer_PWM_STOP_KILL_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	427;"	d
System_Timer_PWM_STOP_KILL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	411;"	d
System_Timer_PWM_STOP_KILL_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	411;"	d
System_Timer_PWM_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	112;"	d
System_Timer_PWM_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	112;"	d
System_Timer_PWM_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	119;"	d
System_Timer_PWM_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	119;"	d
System_Timer_PWM_SWITCH_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	113;"	d
System_Timer_PWM_SWITCH_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	113;"	d
System_Timer_PWM_SWITCH_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	120;"	d
System_Timer_PWM_SWITCH_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	120;"	d
System_Timer_PWM_SYNC_KILL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	425;"	d
System_Timer_PWM_SYNC_KILL_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	425;"	d
System_Timer_PWM_SYNC_KILL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	410;"	d
System_Timer_PWM_SYNC_KILL_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	410;"	d
System_Timer_PWM_UPDOWN_CNT_USED	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	532;"	d
System_Timer_PWM_UPDOWN_CNT_USED	.\Design02.cydsn\codegentemp\System_Timer.h	532;"	d
System_Timer_QUAD_ENCODING_MODES	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	57;"	d
System_Timer_QUAD_ENCODING_MODES	.\Design02.cydsn\codegentemp\System_Timer.h	57;"	d
System_Timer_QUAD_INDEX_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	60;"	d
System_Timer_QUAD_INDEX_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	60;"	d
System_Timer_QUAD_INDEX_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	66;"	d
System_Timer_QUAD_INDEX_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	66;"	d
System_Timer_QUAD_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	70;"	d
System_Timer_QUAD_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	70;"	d
System_Timer_QUAD_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	435;"	d
System_Timer_QUAD_MODE_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	435;"	d
System_Timer_QUAD_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	415;"	d
System_Timer_QUAD_MODE_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	415;"	d
System_Timer_QUAD_PERIOD_INIT_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	537;"	d
System_Timer_QUAD_PERIOD_INIT_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	537;"	d
System_Timer_QUAD_PHIA_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	61;"	d
System_Timer_QUAD_PHIA_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	61;"	d
System_Timer_QUAD_PHIB_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	62;"	d
System_Timer_QUAD_PHIB_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	62;"	d
System_Timer_QUAD_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	508;"	d
System_Timer_QUAD_SIGNALS_MODES	.\Design02.cydsn\codegentemp\System_Timer.h	508;"	d
System_Timer_QUAD_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	63;"	d
System_Timer_QUAD_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	63;"	d
System_Timer_QUAD_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	67;"	d
System_Timer_QUAD_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	67;"	d
System_Timer_RELOAD_CC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	421;"	d
System_Timer_RELOAD_CC_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	421;"	d
System_Timer_RELOAD_CC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	408;"	d
System_Timer_RELOAD_CC_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	408;"	d
System_Timer_RELOAD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	454;"	d
System_Timer_RELOAD_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	454;"	d
System_Timer_RELOAD_PERIOD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	423;"	d
System_Timer_RELOAD_PERIOD_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	423;"	d
System_Timer_RELOAD_PERIOD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	409;"	d
System_Timer_RELOAD_PERIOD_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	409;"	d
System_Timer_RELOAD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	445;"	d
System_Timer_RELOAD_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	445;"	d
System_Timer_RUNNING_STATUS_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	470;"	d
System_Timer_RUNNING_STATUS_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	470;"	d
System_Timer_ReadCapture	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadCapture(void)$/;"	f
System_Timer_ReadCapture	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadCapture(void)$/;"	f
System_Timer_ReadCaptureBuf	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadCaptureBuf(void)$/;"	f
System_Timer_ReadCaptureBuf	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadCaptureBuf(void)$/;"	f
System_Timer_ReadCompare	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadCompare(void)$/;"	f
System_Timer_ReadCompare	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadCompare(void)$/;"	f
System_Timer_ReadCompareBuf	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadCompareBuf(void)$/;"	f
System_Timer_ReadCompareBuf	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadCompareBuf(void)$/;"	f
System_Timer_ReadCounter	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadCounter(void)$/;"	f
System_Timer_ReadCounter	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadCounter(void)$/;"	f
System_Timer_ReadPeriod	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadPeriod(void)$/;"	f
System_Timer_ReadPeriod	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadPeriod(void)$/;"	f
System_Timer_ReadPeriodBuf	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadPeriodBuf(void)$/;"	f
System_Timer_ReadPeriodBuf	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadPeriodBuf(void)$/;"	f
System_Timer_ReadStatus	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint32 System_Timer_ReadStatus(void)$/;"	f
System_Timer_ReadStatus	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint32 System_Timer_ReadStatus(void)$/;"	f
System_Timer_RestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer_PM.c	/^void System_Timer_RestoreConfig(void)$/;"	f
System_Timer_RestoreConfig	.\Design02.cydsn\codegentemp\System_Timer_PM.c	/^void System_Timer_RestoreConfig(void)$/;"	f
System_Timer_START_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	458;"	d
System_Timer_START_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	458;"	d
System_Timer_START_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	447;"	d
System_Timer_START_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	447;"	d
System_Timer_STATUS_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	295;"	d
System_Timer_STATUS_DOWN	.\Design02.cydsn\codegentemp\System_Timer.h	295;"	d
System_Timer_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	373;"	d
System_Timer_STATUS_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	373;"	d
System_Timer_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	372;"	d
System_Timer_STATUS_REG	.\Design02.cydsn\codegentemp\System_Timer.h	372;"	d
System_Timer_STATUS_RUNNING	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	296;"	d
System_Timer_STATUS_RUNNING	.\Design02.cydsn\codegentemp\System_Timer.h	296;"	d
System_Timer_STOP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	456;"	d
System_Timer_STOP_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	456;"	d
System_Timer_STOP_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	446;"	d
System_Timer_STOP_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	446;"	d
System_Timer_SaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer_PM.c	/^void System_Timer_SaveConfig(void)$/;"	f
System_Timer_SaveConfig	.\Design02.cydsn\codegentemp\System_Timer_PM.c	/^void System_Timer_SaveConfig(void)$/;"	f
System_Timer_SetCaptureMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetCaptureMode(uint32 triggerMode)$/;"	f
System_Timer_SetCaptureMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetCaptureMode(uint32 triggerMode)$/;"	f
System_Timer_SetCompareSwap	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetCompareSwap(uint32 swapEnable)$/;"	f
System_Timer_SetCompareSwap	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetCompareSwap(uint32 swapEnable)$/;"	f
System_Timer_SetCountMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetCountMode(uint32 triggerMode)$/;"	f
System_Timer_SetCountMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetCountMode(uint32 triggerMode)$/;"	f
System_Timer_SetCounterMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetCounterMode(uint32 counterMode)$/;"	f
System_Timer_SetCounterMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetCounterMode(uint32 counterMode)$/;"	f
System_Timer_SetInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetInterrupt(uint32 interruptMask)$/;"	f
System_Timer_SetInterrupt	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetInterrupt(uint32 interruptMask)$/;"	f
System_Timer_SetInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetInterruptMode(uint32 interruptMask)$/;"	f
System_Timer_SetInterruptMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetInterruptMode(uint32 interruptMask)$/;"	f
System_Timer_SetMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetMode(uint32 mode)$/;"	f
System_Timer_SetMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetMode(uint32 mode)$/;"	f
System_Timer_SetOneShot	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetOneShot(uint32 oneShotEnable)$/;"	f
System_Timer_SetOneShot	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetOneShot(uint32 oneShotEnable)$/;"	f
System_Timer_SetPWMDeadTime	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPWMDeadTime(uint32 deadTime)$/;"	f
System_Timer_SetPWMDeadTime	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPWMDeadTime(uint32 deadTime)$/;"	f
System_Timer_SetPWMInvert	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPWMInvert(uint32 mask)$/;"	f
System_Timer_SetPWMInvert	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPWMInvert(uint32 mask)$/;"	f
System_Timer_SetPWMMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPWMMode(uint32 modeMask)$/;"	f
System_Timer_SetPWMMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPWMMode(uint32 modeMask)$/;"	f
System_Timer_SetPWMStopOnKill	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPWMStopOnKill(uint32 stopOnKillEnable)$/;"	f
System_Timer_SetPWMStopOnKill	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPWMStopOnKill(uint32 stopOnKillEnable)$/;"	f
System_Timer_SetPWMSyncKill	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPWMSyncKill(uint32 syncKillEnable)$/;"	f
System_Timer_SetPWMSyncKill	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPWMSyncKill(uint32 syncKillEnable)$/;"	f
System_Timer_SetPeriodSwap	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPeriodSwap(uint32 swapEnable)$/;"	f
System_Timer_SetPeriodSwap	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPeriodSwap(uint32 swapEnable)$/;"	f
System_Timer_SetPrescaler	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetPrescaler(uint32 prescaler)$/;"	f
System_Timer_SetPrescaler	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetPrescaler(uint32 prescaler)$/;"	f
System_Timer_SetQDMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetQDMode(uint32 qdMode)$/;"	f
System_Timer_SetQDMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetQDMode(uint32 qdMode)$/;"	f
System_Timer_SetReloadMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetReloadMode(uint32 triggerMode)$/;"	f
System_Timer_SetReloadMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetReloadMode(uint32 triggerMode)$/;"	f
System_Timer_SetStartMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetStartMode(uint32 triggerMode)$/;"	f
System_Timer_SetStartMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetStartMode(uint32 triggerMode)$/;"	f
System_Timer_SetStopMode	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_SetStopMode(uint32 triggerMode)$/;"	f
System_Timer_SetStopMode	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_SetStopMode(uint32 triggerMode)$/;"	f
System_Timer_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer_PM.c	/^void System_Timer_Sleep(void)$/;"	f
System_Timer_Sleep	.\Design02.cydsn\codegentemp\System_Timer_PM.c	/^void System_Timer_Sleep(void)$/;"	f
System_Timer_Start	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_Start(void)$/;"	f
System_Timer_Start	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_Start(void)$/;"	f
System_Timer_Stop	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_Stop(void)$/;"	f
System_Timer_Stop	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_Stop(void)$/;"	f
System_Timer_TC_CAPTURE_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	84;"	d
System_Timer_TC_CAPTURE_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	84;"	d
System_Timer_TC_CAPTURE_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	91;"	d
System_Timer_TC_CAPTURE_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	91;"	d
System_Timer_TC_COMPARE_BUF_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	133;"	d
System_Timer_TC_COMPARE_BUF_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	133;"	d
System_Timer_TC_COMPARE_SWAP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	134;"	d
System_Timer_TC_COMPARE_SWAP	.\Design02.cydsn\codegentemp\System_Timer.h	134;"	d
System_Timer_TC_COMPARE_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	132;"	d
System_Timer_TC_COMPARE_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	132;"	d
System_Timer_TC_COMP_CAP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	76;"	d
System_Timer_TC_COMP_CAP_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	76;"	d
System_Timer_TC_COUNTER_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	75;"	d
System_Timer_TC_COUNTER_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	75;"	d
System_Timer_TC_COUNT_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	81;"	d
System_Timer_TC_COUNT_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	81;"	d
System_Timer_TC_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	88;"	d
System_Timer_TC_COUNT_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	88;"	d
System_Timer_TC_INTERRUPT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	94;"	d
System_Timer_TC_INTERRUPT_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	94;"	d
System_Timer_TC_PERIOD_VALUE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	131;"	d
System_Timer_TC_PERIOD_VALUE	.\Design02.cydsn\codegentemp\System_Timer.h	131;"	d
System_Timer_TC_PRESCALER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	77;"	d
System_Timer_TC_PRESCALER	.\Design02.cydsn\codegentemp\System_Timer.h	77;"	d
System_Timer_TC_RELOAD_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	80;"	d
System_Timer_TC_RELOAD_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	80;"	d
System_Timer_TC_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	87;"	d
System_Timer_TC_RELOAD_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	87;"	d
System_Timer_TC_RUN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	74;"	d
System_Timer_TC_RUN_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	74;"	d
System_Timer_TC_START_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	82;"	d
System_Timer_TC_START_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	82;"	d
System_Timer_TC_START_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	89;"	d
System_Timer_TC_START_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	89;"	d
System_Timer_TC_STOP_SIGNAL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	83;"	d
System_Timer_TC_STOP_SIGNAL_MODE	.\Design02.cydsn\codegentemp\System_Timer.h	83;"	d
System_Timer_TC_STOP_SIGNAL_PRESENT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	90;"	d
System_Timer_TC_STOP_SIGNAL_PRESENT	.\Design02.cydsn\codegentemp\System_Timer.h	90;"	d
System_Timer_TIMER_SIGNALS_MODES	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	521;"	d
System_Timer_TIMER_SIGNALS_MODES	.\Design02.cydsn\codegentemp\System_Timer.h	521;"	d
System_Timer_TIMER_UPDOWN_CNT_USED	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	528;"	d
System_Timer_TIMER_UPDOWN_CNT_USED	.\Design02.cydsn\codegentemp\System_Timer.h	528;"	d
System_Timer_TRIG_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	240;"	d
System_Timer_TRIG_BOTH	.\Design02.cydsn\codegentemp\System_Timer.h	240;"	d
System_Timer_TRIG_CONTROL0_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	385;"	d
System_Timer_TRIG_CONTROL0_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	385;"	d
System_Timer_TRIG_CONTROL0_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	384;"	d
System_Timer_TRIG_CONTROL0_REG	.\Design02.cydsn\codegentemp\System_Timer.h	384;"	d
System_Timer_TRIG_CONTROL1_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	387;"	d
System_Timer_TRIG_CONTROL1_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	387;"	d
System_Timer_TRIG_CONTROL1_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	386;"	d
System_Timer_TRIG_CONTROL1_REG	.\Design02.cydsn\codegentemp\System_Timer.h	386;"	d
System_Timer_TRIG_CONTROL2_PTR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	389;"	d
System_Timer_TRIG_CONTROL2_PTR	.\Design02.cydsn\codegentemp\System_Timer.h	389;"	d
System_Timer_TRIG_CONTROL2_REG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	388;"	d
System_Timer_TRIG_CONTROL2_REG	.\Design02.cydsn\codegentemp\System_Timer.h	388;"	d
System_Timer_TRIG_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	239;"	d
System_Timer_TRIG_FALLING	.\Design02.cydsn\codegentemp\System_Timer.h	239;"	d
System_Timer_TRIG_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	241;"	d
System_Timer_TRIG_LEVEL	.\Design02.cydsn\codegentemp\System_Timer.h	241;"	d
System_Timer_TRIG_RISING	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	238;"	d
System_Timer_TRIG_RISING	.\Design02.cydsn\codegentemp\System_Timer.h	238;"	d
System_Timer_TriggerCommand	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_TriggerCommand(uint32 mask, uint32 command)$/;"	f
System_Timer_TriggerCommand	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_TriggerCommand(uint32 mask, uint32 command)$/;"	f
System_Timer_UNDERFLOW_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	257;"	d
System_Timer_UNDERFLOW_CLEAR	.\Design02.cydsn\codegentemp\System_Timer.h	257;"	d
System_Timer_UNDERFLOW_INVERT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	258;"	d
System_Timer_UNDERFLOW_INVERT	.\Design02.cydsn\codegentemp\System_Timer.h	258;"	d
System_Timer_UNDERFLOW_NO_CHANGE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	259;"	d
System_Timer_UNDERFLOW_NO_CHANGE	.\Design02.cydsn\codegentemp\System_Timer.h	259;"	d
System_Timer_UNDERFLOW_SET	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	256;"	d
System_Timer_UNDERFLOW_SET	.\Design02.cydsn\codegentemp\System_Timer.h	256;"	d
System_Timer_UPDOWN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	431;"	d
System_Timer_UPDOWN_MASK	.\Design02.cydsn\codegentemp\System_Timer.h	431;"	d
System_Timer_UPDOWN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	413;"	d
System_Timer_UPDOWN_SHIFT	.\Design02.cydsn\codegentemp\System_Timer.h	413;"	d
System_Timer_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer_PM.c	/^void System_Timer_Wakeup(void)$/;"	f
System_Timer_Wakeup	.\Design02.cydsn\codegentemp\System_Timer_PM.c	/^void System_Timer_Wakeup(void)$/;"	f
System_Timer_WriteCompare	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_WriteCompare(uint32 compare)$/;"	f
System_Timer_WriteCompare	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_WriteCompare(uint32 compare)$/;"	f
System_Timer_WriteCompareBuf	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_WriteCompareBuf(uint32 compareBuf)$/;"	f
System_Timer_WriteCompareBuf	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_WriteCompareBuf(uint32 compareBuf)$/;"	f
System_Timer_WriteCounter	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_WriteCounter(uint32 count)$/;"	f
System_Timer_WriteCounter	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_WriteCounter(uint32 count)$/;"	f
System_Timer_WritePeriod	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_WritePeriod(uint32 period)$/;"	f
System_Timer_WritePeriod	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_WritePeriod(uint32 period)$/;"	f
System_Timer_WritePeriodBuf	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^void System_Timer_WritePeriodBuf(uint32 periodBuf)$/;"	f
System_Timer_WritePeriodBuf	.\Design02.cydsn\codegentemp\System_Timer.c	/^void System_Timer_WritePeriodBuf(uint32 periodBuf)$/;"	f
System_Timer__ASYMMETRIC	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	152;"	d
System_Timer__ASYMMETRIC	.\Design02.cydsn\codegentemp\System_Timer.h	152;"	d
System_Timer__CAPTURE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	165;"	d
System_Timer__CAPTURE	.\Design02.cydsn\codegentemp\System_Timer.h	165;"	d
System_Timer__CENTER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	151;"	d
System_Timer__CENTER	.\Design02.cydsn\codegentemp\System_Timer.h	151;"	d
System_Timer__COMPARE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	166;"	d
System_Timer__COMPARE	.\Design02.cydsn\codegentemp\System_Timer.h	166;"	d
System_Timer__COUNT_DOWN	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	184;"	d
System_Timer__COUNT_DOWN	.\Design02.cydsn\codegentemp\System_Timer.h	184;"	d
System_Timer__COUNT_UP	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	183;"	d
System_Timer__COUNT_UP	.\Design02.cydsn\codegentemp\System_Timer.h	183;"	d
System_Timer__COUNT_UPDOWN0	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	185;"	d
System_Timer__COUNT_UPDOWN0	.\Design02.cydsn\codegentemp\System_Timer.h	185;"	d
System_Timer__COUNT_UPDOWN1	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	186;"	d
System_Timer__COUNT_UPDOWN1	.\Design02.cydsn\codegentemp\System_Timer.h	186;"	d
System_Timer__DIRECT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	163;"	d
System_Timer__DIRECT	.\Design02.cydsn\codegentemp\System_Timer.h	163;"	d
System_Timer__INTR_MASK_CC_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	174;"	d
System_Timer__INTR_MASK_CC_MATCH	.\Design02.cydsn\codegentemp\System_Timer.h	174;"	d
System_Timer__INTR_MASK_NONE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	175;"	d
System_Timer__INTR_MASK_NONE	.\Design02.cydsn\codegentemp\System_Timer.h	175;"	d
System_Timer__INTR_MASK_TC	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	173;"	d
System_Timer__INTR_MASK_TC	.\Design02.cydsn\codegentemp\System_Timer.h	173;"	d
System_Timer__INTR_MASK_TC_CC	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	176;"	d
System_Timer__INTR_MASK_TC_CC	.\Design02.cydsn\codegentemp\System_Timer.h	176;"	d
System_Timer__INVERSE	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	162;"	d
System_Timer__INVERSE	.\Design02.cydsn\codegentemp\System_Timer.h	162;"	d
System_Timer__LEFT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	149;"	d
System_Timer__LEFT	.\Design02.cydsn\codegentemp\System_Timer.h	149;"	d
System_Timer__PWM	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	158;"	d
System_Timer__PWM	.\Design02.cydsn\codegentemp\System_Timer.h	158;"	d
System_Timer__PWM_DT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	159;"	d
System_Timer__PWM_DT	.\Design02.cydsn\codegentemp\System_Timer.h	159;"	d
System_Timer__PWM_PR	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	160;"	d
System_Timer__PWM_PR	.\Design02.cydsn\codegentemp\System_Timer.h	160;"	d
System_Timer__PWM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	181;"	d
System_Timer__PWM_SEL	.\Design02.cydsn\codegentemp\System_Timer.h	181;"	d
System_Timer__QUAD	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	180;"	d
System_Timer__QUAD	.\Design02.cydsn\codegentemp\System_Timer.h	180;"	d
System_Timer__RIGHT	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	150;"	d
System_Timer__RIGHT	.\Design02.cydsn\codegentemp\System_Timer.h	150;"	d
System_Timer__TIMER	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	179;"	d
System_Timer__TIMER	.\Design02.cydsn\codegentemp\System_Timer.h	179;"	d
System_Timer__TRIG_BOTH	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	171;"	d
System_Timer__TRIG_BOTH	.\Design02.cydsn\codegentemp\System_Timer.h	171;"	d
System_Timer__TRIG_FALLING	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	170;"	d
System_Timer__TRIG_FALLING	.\Design02.cydsn\codegentemp\System_Timer.h	170;"	d
System_Timer__TRIG_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	168;"	d
System_Timer__TRIG_LEVEL	.\Design02.cydsn\codegentemp\System_Timer.h	168;"	d
System_Timer__TRIG_RISING	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	169;"	d
System_Timer__TRIG_RISING	.\Design02.cydsn\codegentemp\System_Timer.h	169;"	d
System_Timer__UNCONFIG	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	178;"	d
System_Timer__UNCONFIG	.\Design02.cydsn\codegentemp\System_Timer.h	178;"	d
System_Timer__X1	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	154;"	d
System_Timer__X1	.\Design02.cydsn\codegentemp\System_Timer.h	154;"	d
System_Timer__X2	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	155;"	d
System_Timer__X2	.\Design02.cydsn\codegentemp\System_Timer.h	155;"	d
System_Timer__X4	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	156;"	d
System_Timer__X4	.\Design02.cydsn\codegentemp\System_Timer.h	156;"	d
System_Timer_backup	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer_PM.c	/^static System_Timer_BACKUP_STRUCT System_Timer_backup;$/;"	v	file:
System_Timer_backup	.\Design02.cydsn\codegentemp\System_Timer_PM.c	/^static System_Timer_BACKUP_STRUCT System_Timer_backup;$/;"	v	file:
System_Timer_cy_m0s8_tcpwm_1__CC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1284;"	d
System_Timer_cy_m0s8_tcpwm_1__CC	.\Design02.cydsn\codegentemp\cyfitter.h	1284;"	d
System_Timer_cy_m0s8_tcpwm_1__CC_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1285;"	d
System_Timer_cy_m0s8_tcpwm_1__CC_BUFF	.\Design02.cydsn\codegentemp\cyfitter.h	1285;"	d
System_Timer_cy_m0s8_tcpwm_1__COUNTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1286;"	d
System_Timer_cy_m0s8_tcpwm_1__COUNTER	.\Design02.cydsn\codegentemp\cyfitter.h	1286;"	d
System_Timer_cy_m0s8_tcpwm_1__CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1287;"	d
System_Timer_cy_m0s8_tcpwm_1__CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	1287;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1288;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	1288;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1289;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1289;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1290;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	1290;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1291;"	d
System_Timer_cy_m0s8_tcpwm_1__INTR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	1291;"	d
System_Timer_cy_m0s8_tcpwm_1__PERIOD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1292;"	d
System_Timer_cy_m0s8_tcpwm_1__PERIOD	.\Design02.cydsn\codegentemp\cyfitter.h	1292;"	d
System_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1293;"	d
System_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF	.\Design02.cydsn\codegentemp\cyfitter.h	1293;"	d
System_Timer_cy_m0s8_tcpwm_1__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1294;"	d
System_Timer_cy_m0s8_tcpwm_1__STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	1294;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1295;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD	.\Design02.cydsn\codegentemp\cyfitter.h	1295;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1296;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1296;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1297;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1297;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1298;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1298;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1299;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1299;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1300;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1300;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1301;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1301;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1302;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1302;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1303;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1303;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1304;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	1304;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1305;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1305;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1306;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1306;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1307;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE	.\Design02.cydsn\codegentemp\cyfitter.h	1307;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1308;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1308;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1309;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	1309;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1310;"	d
System_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	1310;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1311;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL0	.\Design02.cydsn\codegentemp\cyfitter.h	1311;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1312;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL1	.\Design02.cydsn\codegentemp\cyfitter.h	1312;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1313;"	d
System_Timer_cy_m0s8_tcpwm_1__TR_CTRL2	.\Design02.cydsn\codegentemp\cyfitter.h	1313;"	d
System_Timer_initVar	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.c	/^uint8 System_Timer_initVar = 0u;$/;"	v
System_Timer_initVar	.\Design02.cydsn\codegentemp\System_Timer.c	/^uint8 System_Timer_initVar = 0u;$/;"	v
T	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon230::__anon231
T	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon108::__anon109
TCPWM_P4_v2_0_1	.\Design02.cydsn\codegentemp\Design02.v	/^module TCPWM_P4_v2_0_1 ($/;"	m
TCPWM_P4_v2_0_3	.\Design02.cydsn\codegentemp\Design02.v	/^module TCPWM_P4_v2_0_3 ($/;"	m
TC_ISR_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_ClearPending(void)$/;"	f
TC_ISR_ClearPending	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_ClearPending(void)$/;"	f
TC_ISR_Disable	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_Disable(void)$/;"	f
TC_ISR_Disable	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_Disable(void)$/;"	f
TC_ISR_Enable	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_Enable(void)$/;"	f
TC_ISR_Enable	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_Enable(void)$/;"	f
TC_ISR_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^uint8 TC_ISR_GetPriority(void)$/;"	f
TC_ISR_GetPriority	.\Design02.cydsn\codegentemp\TC_ISR.c	/^uint8 TC_ISR_GetPriority(void)$/;"	f
TC_ISR_GetState	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^uint8 TC_ISR_GetState(void)$/;"	f
TC_ISR_GetState	.\Design02.cydsn\codegentemp\TC_ISR.c	/^uint8 TC_ISR_GetState(void)$/;"	f
TC_ISR_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^cyisraddress TC_ISR_GetVector(void)$/;"	f
TC_ISR_GetVector	.\Design02.cydsn\codegentemp\TC_ISR.c	/^cyisraddress TC_ISR_GetVector(void)$/;"	f
TC_ISR_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	58;"	d
TC_ISR_INTC_CLR_EN	.\Design02.cydsn\codegentemp\TC_ISR.h	58;"	d
TC_ISR_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	64;"	d
TC_ISR_INTC_CLR_PD	.\Design02.cydsn\codegentemp\TC_ISR.h	64;"	d
TC_ISR_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	49;"	d
TC_ISR_INTC_PRIOR	.\Design02.cydsn\codegentemp\TC_ISR.h	49;"	d
TC_ISR_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	52;"	d
TC_ISR_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\TC_ISR.h	52;"	d
TC_ISR_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	55;"	d
TC_ISR_INTC_SET_EN	.\Design02.cydsn\codegentemp\TC_ISR.h	55;"	d
TC_ISR_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	61;"	d
TC_ISR_INTC_SET_PD	.\Design02.cydsn\codegentemp\TC_ISR.h	61;"	d
TC_ISR_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	46;"	d
TC_ISR_INTC_VECTOR	.\Design02.cydsn\codegentemp\TC_ISR.h	46;"	d
TC_ISR_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.h	/^CY_ISR_PROTO(TC_ISR_Interrupt);$/;"	v
TC_ISR_Interrupt	.\Design02.cydsn\codegentemp\TC_ISR.h	/^CY_ISR_PROTO(TC_ISR_Interrupt);$/;"	v
TC_ISR_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_SetPending(void)$/;"	f
TC_ISR_SetPending	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_SetPending(void)$/;"	f
TC_ISR_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_SetPriority(uint8 priority)$/;"	f
TC_ISR_SetPriority	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_SetPriority(uint8 priority)$/;"	f
TC_ISR_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_SetVector(cyisraddress address)$/;"	f
TC_ISR_SetVector	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_SetVector(cyisraddress address)$/;"	f
TC_ISR_Start	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_Start(void)$/;"	f
TC_ISR_Start	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_Start(void)$/;"	f
TC_ISR_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_StartEx(cyisraddress address)$/;"	f
TC_ISR_StartEx	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_StartEx(cyisraddress address)$/;"	f
TC_ISR_Stop	.\Design02.cydsn\Generated_Source\PSoC4\TC_ISR.c	/^void TC_ISR_Stop(void)$/;"	f
TC_ISR_Stop	.\Design02.cydsn\codegentemp\TC_ISR.c	/^void TC_ISR_Stop(void)$/;"	f
TC_ISR__INTC_CLR_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	941;"	d
TC_ISR__INTC_CLR_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	941;"	d
TC_ISR__INTC_CLR_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	942;"	d
TC_ISR__INTC_CLR_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	942;"	d
TC_ISR__INTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	943;"	d
TC_ISR__INTC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	943;"	d
TC_ISR__INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	944;"	d
TC_ISR__INTC_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	944;"	d
TC_ISR__INTC_PRIOR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	945;"	d
TC_ISR__INTC_PRIOR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	945;"	d
TC_ISR__INTC_PRIOR_NUM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	946;"	d
TC_ISR__INTC_PRIOR_NUM	.\Design02.cydsn\codegentemp\cyfitter.h	946;"	d
TC_ISR__INTC_PRIOR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	947;"	d
TC_ISR__INTC_PRIOR_REG	.\Design02.cydsn\codegentemp\cyfitter.h	947;"	d
TC_ISR__INTC_SET_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	948;"	d
TC_ISR__INTC_SET_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	948;"	d
TC_ISR__INTC_SET_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	949;"	d
TC_ISR__INTC_SET_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	949;"	d
TX_0	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	29;"	d
TX_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	32;"	d
TX_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	31;"	d
TX_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	30;"	d
TX_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\TX_aliases.h	33;"	d
TX_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	/^    uint8 TX_ClearInterrupt(void) $/;"	f
TX_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	44;"	d
TX_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	45;"	d
TX_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	49;"	d
TX_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	48;"	d
TX_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	47;"	d
TX_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	46;"	d
TX_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	51;"	d
TX_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	50;"	d
TX_DR	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	69;"	d
TX_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	41;"	d
TX_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	42;"	d
TX_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	87;"	d
TX_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	86;"	d
TX_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	71;"	d
TX_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	76;"	d
TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	54;"	d
TX_PC	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	67;"	d
TX_PS	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	65;"	d
TX_Read	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	/^uint8 TX_Read(void) $/;"	f
TX_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	/^uint8 TX_ReadDataReg(void) $/;"	f
TX_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	55;"	d
TX_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	/^void TX_SetDriveMode(uint8 mode) $/;"	f
TX_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\TX.h	56;"	d
TX_Write	.\Design02.cydsn\Generated_Source\PSoC4\TX.c	/^void TX_Write(uint8 value) $/;"	f
Target_Key	.\Design02.cydsn\app_Com.c	/^uint8 Target_Key[8];$/;"	v
Timer_clock_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	70;"	d
Timer_clock_CMD_DISABLE_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	70;"	d
Timer_clock_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	67;"	d
Timer_clock_CMD_DISABLE_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	67;"	d
Timer_clock_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	65;"	d
Timer_clock_CMD_DIV_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	65;"	d
Timer_clock_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	71;"	d
Timer_clock_CMD_ENABLE_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	71;"	d
Timer_clock_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	68;"	d
Timer_clock_CMD_ENABLE_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	68;"	d
Timer_clock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	66;"	d
Timer_clock_CMD_PA_DIV_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	66;"	d
Timer_clock_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	61;"	d
Timer_clock_CMD_REG	.\Design02.cydsn\codegentemp\Timer_clock.h	61;"	d
Timer_clock_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	62;"	d
Timer_clock_CTRL_REG	.\Design02.cydsn\codegentemp\Timer_clock.h	62;"	d
Timer_clock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	73;"	d
Timer_clock_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	82;"	d
Timer_clock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	73;"	d
Timer_clock_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	82;"	d
Timer_clock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	74;"	d
Timer_clock_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	83;"	d
Timer_clock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	74;"	d
Timer_clock_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	83;"	d
Timer_clock_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	59;"	d
Timer_clock_DIV_ID	.\Design02.cydsn\codegentemp\Timer_clock.h	59;"	d
Timer_clock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	75;"	d
Timer_clock_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	84;"	d
Timer_clock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	75;"	d
Timer_clock_DIV_INT_MASK	.\Design02.cydsn\codegentemp\Timer_clock.h	84;"	d
Timer_clock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	76;"	d
Timer_clock_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	85;"	d
Timer_clock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	76;"	d
Timer_clock_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\Timer_clock.h	85;"	d
Timer_clock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	63;"	d
Timer_clock_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	80;"	d
Timer_clock_DIV_REG	.\Design02.cydsn\codegentemp\Timer_clock.h	63;"	d
Timer_clock_DIV_REG	.\Design02.cydsn\codegentemp\Timer_clock.h	80;"	d
Timer_clock_Disable	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	47;"	d
Timer_clock_Disable	.\Design02.cydsn\codegentemp\Timer_clock.h	47;"	d
Timer_clock_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	81;"	d
Timer_clock_ENABLE_REG	.\Design02.cydsn\codegentemp\Timer_clock.h	81;"	d
Timer_clock_Enable	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	46;"	d
Timer_clock_Enable	.\Design02.cydsn\codegentemp\Timer_clock.h	46;"	d
Timer_clock_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^uint16 Timer_clock_GetDividerRegister(void)$/;"	f
Timer_clock_GetDividerRegister	.\Design02.cydsn\codegentemp\Timer_clock.c	/^uint16 Timer_clock_GetDividerRegister(void)$/;"	f
Timer_clock_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^uint8 Timer_clock_GetFractionalDividerRegister(void)$/;"	f
Timer_clock_GetFractionalDividerRegister	.\Design02.cydsn\codegentemp\Timer_clock.c	/^uint8 Timer_clock_GetFractionalDividerRegister(void)$/;"	f
Timer_clock_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	50;"	d
Timer_clock_SetDivider	.\Design02.cydsn\codegentemp\Timer_clock.h	50;"	d
Timer_clock_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	48;"	d
Timer_clock_SetDividerRegister	.\Design02.cydsn\codegentemp\Timer_clock.h	48;"	d
Timer_clock_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	51;"	d
Timer_clock_SetDividerValue	.\Design02.cydsn\codegentemp\Timer_clock.h	51;"	d
Timer_clock_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^void Timer_clock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
Timer_clock_SetFractionalDividerRegister	.\Design02.cydsn\codegentemp\Timer_clock.c	/^void Timer_clock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
Timer_clock_Start	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^void Timer_clock_Start(void)$/;"	f
Timer_clock_Start	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.h	30;"	d
Timer_clock_Start	.\Design02.cydsn\codegentemp\Timer_clock.c	/^void Timer_clock_Start(void)$/;"	f
Timer_clock_Start	.\Design02.cydsn\codegentemp\Timer_clock.h	30;"	d
Timer_clock_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^void Timer_clock_StartEx(uint32 alignClkDiv)$/;"	f
Timer_clock_StartEx	.\Design02.cydsn\codegentemp\Timer_clock.c	/^void Timer_clock_StartEx(uint32 alignClkDiv)$/;"	f
Timer_clock_Stop	.\Design02.cydsn\Generated_Source\PSoC4\Timer_clock.c	/^void Timer_clock_Stop(void)$/;"	f
Timer_clock_Stop	.\Design02.cydsn\codegentemp\Timer_clock.c	/^void Timer_clock_Stop(void)$/;"	f
Timer_clock__CTRL_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1278;"	d
Timer_clock__CTRL_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	1278;"	d
Timer_clock__DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1279;"	d
Timer_clock__DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	1279;"	d
Timer_clock__DIV_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1280;"	d
Timer_clock__DIV_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	1280;"	d
Timer_clock__PA_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1281;"	d
Timer_clock__PA_DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	1281;"	d
Timer_isr_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_ClearPending(void)$/;"	f
Timer_isr_ClearPending	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_ClearPending(void)$/;"	f
Timer_isr_Disable	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_Disable(void)$/;"	f
Timer_isr_Disable	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_Disable(void)$/;"	f
Timer_isr_Enable	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_Enable(void)$/;"	f
Timer_isr_Enable	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_Enable(void)$/;"	f
Timer_isr_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^uint8 Timer_isr_GetPriority(void)$/;"	f
Timer_isr_GetPriority	.\Design02.cydsn\codegentemp\Timer_isr.c	/^uint8 Timer_isr_GetPriority(void)$/;"	f
Timer_isr_GetState	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^uint8 Timer_isr_GetState(void)$/;"	f
Timer_isr_GetState	.\Design02.cydsn\codegentemp\Timer_isr.c	/^uint8 Timer_isr_GetState(void)$/;"	f
Timer_isr_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^cyisraddress Timer_isr_GetVector(void)$/;"	f
Timer_isr_GetVector	.\Design02.cydsn\codegentemp\Timer_isr.c	/^cyisraddress Timer_isr_GetVector(void)$/;"	f
Timer_isr_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	58;"	d
Timer_isr_INTC_CLR_EN	.\Design02.cydsn\codegentemp\Timer_isr.h	58;"	d
Timer_isr_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	64;"	d
Timer_isr_INTC_CLR_PD	.\Design02.cydsn\codegentemp\Timer_isr.h	64;"	d
Timer_isr_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	49;"	d
Timer_isr_INTC_PRIOR	.\Design02.cydsn\codegentemp\Timer_isr.h	49;"	d
Timer_isr_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	52;"	d
Timer_isr_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\Timer_isr.h	52;"	d
Timer_isr_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	55;"	d
Timer_isr_INTC_SET_EN	.\Design02.cydsn\codegentemp\Timer_isr.h	55;"	d
Timer_isr_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	61;"	d
Timer_isr_INTC_SET_PD	.\Design02.cydsn\codegentemp\Timer_isr.h	61;"	d
Timer_isr_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	46;"	d
Timer_isr_INTC_VECTOR	.\Design02.cydsn\codegentemp\Timer_isr.h	46;"	d
Timer_isr_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.h	/^CY_ISR_PROTO(Timer_isr_Interrupt);$/;"	v
Timer_isr_Interrupt	.\Design02.cydsn\codegentemp\Timer_isr.h	/^CY_ISR_PROTO(Timer_isr_Interrupt);$/;"	v
Timer_isr_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_SetPending(void)$/;"	f
Timer_isr_SetPending	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_SetPending(void)$/;"	f
Timer_isr_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_SetPriority(uint8 priority)$/;"	f
Timer_isr_SetPriority	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_SetPriority(uint8 priority)$/;"	f
Timer_isr_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_SetVector(cyisraddress address)$/;"	f
Timer_isr_SetVector	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_SetVector(cyisraddress address)$/;"	f
Timer_isr_Start	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_Start(void)$/;"	f
Timer_isr_Start	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_Start(void)$/;"	f
Timer_isr_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_StartEx(cyisraddress address)$/;"	f
Timer_isr_StartEx	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_StartEx(cyisraddress address)$/;"	f
Timer_isr_Stop	.\Design02.cydsn\Generated_Source\PSoC4\Timer_isr.c	/^void Timer_isr_Stop(void)$/;"	f
Timer_isr_Stop	.\Design02.cydsn\codegentemp\Timer_isr.c	/^void Timer_isr_Stop(void)$/;"	f
Timer_isr__INTC_CLR_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1141;"	d
Timer_isr__INTC_CLR_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	1141;"	d
Timer_isr__INTC_CLR_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1142;"	d
Timer_isr__INTC_CLR_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	1142;"	d
Timer_isr__INTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1143;"	d
Timer_isr__INTC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1143;"	d
Timer_isr__INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1144;"	d
Timer_isr__INTC_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	1144;"	d
Timer_isr__INTC_PRIOR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1145;"	d
Timer_isr__INTC_PRIOR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	1145;"	d
Timer_isr__INTC_PRIOR_NUM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1146;"	d
Timer_isr__INTC_PRIOR_NUM	.\Design02.cydsn\codegentemp\cyfitter.h	1146;"	d
Timer_isr__INTC_PRIOR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1147;"	d
Timer_isr__INTC_PRIOR_REG	.\Design02.cydsn\codegentemp\cyfitter.h	1147;"	d
Timer_isr__INTC_SET_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1148;"	d
Timer_isr__INTC_SET_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	1148;"	d
Timer_isr__INTC_SET_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	1149;"	d
Timer_isr__INTC_SET_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	1149;"	d
Tx_Begin	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_Begin;$/;"	m	struct:__anon1
Tx_Count	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_Count;$/;"	m	struct:__anon1
Tx_Delay	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_Delay;$/;"	m	struct:__anon1
Tx_Length	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_Length;$/;"	m	struct:__anon1
Tx_Mode	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_Mode;              \/\/$/;"	m	struct:__anon1
Tx_State	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_State;$/;"	m	struct:__anon1
Tx_Wait	.\Design02.cydsn\app_Com.h	/^    uint16 Tx_Wait;$/;"	m	struct:__anon1
Tx_buff	.\Design02.cydsn\app_Com.h	/^    uint8 Tx_buff[60];         \/\/$/;"	m	struct:__anon1
UART_BACKUP_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	/^} UART_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon259
UART_BACKUP_STRUCT	.\Design02.cydsn\codegentemp\UART.h	/^} UART_BACKUP_STRUCT;$/;"	t	typeref:struct:__anon120
UART_BITS_ORDER_LSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	468;"	d
UART_BITS_ORDER_LSB_FIRST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	468;"	d
UART_BITS_ORDER_MSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	469;"	d
UART_BITS_ORDER_MSB_FIRST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	469;"	d
UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	41;"	d
UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	41;"	d
UART_BTLDR_COMM_MODE_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	81;"	d
UART_BTLDR_COMM_MODE_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	81;"	d
UART_BYTES_TO_COPY	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	198;"	d
UART_BYTES_TO_COPY	.\Design02.cydsn\codegentemp\UART_BOOT.h	198;"	d
UART_CHECK_CAUSE_INTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1143;"	d
UART_CHECK_CAUSE_INTR	.\Design02.cydsn\codegentemp\UART.h	1143;"	d
UART_CHECK_I2C_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1361;"	d
UART_CHECK_I2C_STATUS	.\Design02.cydsn\codegentemp\UART.h	1361;"	d
UART_CHECK_INTR_EC_I2C	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1582;"	d
UART_CHECK_INTR_EC_I2C	.\Design02.cydsn\codegentemp\UART.h	1582;"	d
UART_CHECK_INTR_EC_SPI	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1584;"	d
UART_CHECK_INTR_EC_SPI	.\Design02.cydsn\codegentemp\UART.h	1584;"	d
UART_CHECK_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1146;"	d
UART_CHECK_INTR_I2C_EC	.\Design02.cydsn\codegentemp\UART.h	1146;"	d
UART_CHECK_INTR_I2C_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1156;"	d
UART_CHECK_INTR_I2C_EC_MASKED	.\Design02.cydsn\codegentemp\UART.h	1156;"	d
UART_CHECK_INTR_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1150;"	d
UART_CHECK_INTR_MASTER	.\Design02.cydsn\codegentemp\UART.h	1150;"	d
UART_CHECK_INTR_MASTER_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1162;"	d
UART_CHECK_INTR_MASTER_MASKED	.\Design02.cydsn\codegentemp\UART.h	1162;"	d
UART_CHECK_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1153;"	d
UART_CHECK_INTR_RX	.\Design02.cydsn\codegentemp\UART.h	1153;"	d
UART_CHECK_INTR_RX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1168;"	d
UART_CHECK_INTR_RX_MASKED	.\Design02.cydsn\codegentemp\UART.h	1168;"	d
UART_CHECK_INTR_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1151;"	d
UART_CHECK_INTR_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1151;"	d
UART_CHECK_INTR_SLAVE_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1164;"	d
UART_CHECK_INTR_SLAVE_MASKED	.\Design02.cydsn\codegentemp\UART.h	1164;"	d
UART_CHECK_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1148;"	d
UART_CHECK_INTR_SPI_EC	.\Design02.cydsn\codegentemp\UART.h	1148;"	d
UART_CHECK_INTR_SPI_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1159;"	d
UART_CHECK_INTR_SPI_EC_MASKED	.\Design02.cydsn\codegentemp\UART.h	1159;"	d
UART_CHECK_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1152;"	d
UART_CHECK_INTR_TX	.\Design02.cydsn\codegentemp\UART.h	1152;"	d
UART_CHECK_INTR_TX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1166;"	d
UART_CHECK_INTR_TX_MASKED	.\Design02.cydsn\codegentemp\UART.h	1166;"	d
UART_CHECK_RTS_SS0_PIN_USED	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	394;"	d
UART_CHECK_RTS_SS0_PIN_USED	.\Design02.cydsn\codegentemp\UART_PINS.h	394;"	d
UART_CHECK_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	134;"	d
UART_CHECK_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	243;"	d
UART_CHECK_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	134;"	d
UART_CHECK_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	243;"	d
UART_CHECK_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1174;"	d
UART_CHECK_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\codegentemp\UART.h	1174;"	d
UART_CHECK_SPI_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1534;"	d
UART_CHECK_SPI_MASTER	.\Design02.cydsn\codegentemp\UART.h	1534;"	d
UART_CHECK_SPI_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1364;"	d
UART_CHECK_SPI_STATUS	.\Design02.cydsn\codegentemp\UART.h	1364;"	d
UART_CHECK_SPI_WAKE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	143;"	d
UART_CHECK_SPI_WAKE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	251;"	d
UART_CHECK_SPI_WAKE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	143;"	d
UART_CHECK_SPI_WAKE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	251;"	d
UART_CHECK_TX_SCL_MISO_PIN_USED	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	387;"	d
UART_CHECK_TX_SCL_MISO_PIN_USED	.\Design02.cydsn\codegentemp\UART_PINS.h	387;"	d
UART_CHECK_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	135;"	d
UART_CHECK_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	244;"	d
UART_CHECK_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	135;"	d
UART_CHECK_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	244;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	149;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	154;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	254;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	149;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	154;"	d
UART_CHECK_UART_RTS_CONTROL_FLOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	254;"	d
UART_CHECK_VALID_BYTE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1574;"	d
UART_CHECK_VALID_BYTE	.\Design02.cydsn\codegentemp\UART.h	1574;"	d
UART_CLEAR_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1110;"	d
UART_CLEAR_INTR_I2C_EC	.\Design02.cydsn\codegentemp\UART.h	1110;"	d
UART_CLEAR_INTR_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1122;"	d
UART_CLEAR_INTR_MASTER	.\Design02.cydsn\codegentemp\UART.h	1122;"	d
UART_CLEAR_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1137;"	d
UART_CLEAR_INTR_RX	.\Design02.cydsn\codegentemp\UART.h	1137;"	d
UART_CLEAR_INTR_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1127;"	d
UART_CLEAR_INTR_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1127;"	d
UART_CLEAR_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1116;"	d
UART_CLEAR_INTR_SPI_EC	.\Design02.cydsn\codegentemp\UART.h	1116;"	d
UART_CLEAR_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1132;"	d
UART_CLEAR_INTR_TX	.\Design02.cydsn\codegentemp\UART.h	1132;"	d
UART_CLEAR_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1567;"	d
UART_CLEAR_REG	.\Design02.cydsn\codegentemp\UART.h	1567;"	d
UART_CLEAR_RX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	978;"	d
UART_CLEAR_RX_FIFO	.\Design02.cydsn\codegentemp\UART.h	978;"	d
UART_CLEAR_TX_FIFO	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	965;"	d
UART_CLEAR_TX_FIFO	.\Design02.cydsn\codegentemp\UART.h	965;"	d
UART_CTRL_ADDR_ACCEPT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	370;"	d
UART_CTRL_ADDR_ACCEPT	.\Design02.cydsn\codegentemp\UART.h	370;"	d
UART_CTRL_ADDR_ACCEPT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	359;"	d
UART_CTRL_ADDR_ACCEPT_POS	.\Design02.cydsn\codegentemp\UART.h	359;"	d
UART_CTRL_BLOCK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	371;"	d
UART_CTRL_BLOCK	.\Design02.cydsn\codegentemp\UART.h	371;"	d
UART_CTRL_BLOCK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	360;"	d
UART_CTRL_BLOCK_POS	.\Design02.cydsn\codegentemp\UART.h	360;"	d
UART_CTRL_BYTE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	368;"	d
UART_CTRL_BYTE_MODE	.\Design02.cydsn\codegentemp\UART.h	368;"	d
UART_CTRL_BYTE_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	357;"	d
UART_CTRL_BYTE_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	357;"	d
UART_CTRL_EC_AM_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	364;"	d
UART_CTRL_EC_AM_MODE	.\Design02.cydsn\codegentemp\UART.h	364;"	d
UART_CTRL_EC_AM_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	353;"	d
UART_CTRL_EC_AM_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	353;"	d
UART_CTRL_EC_OP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	365;"	d
UART_CTRL_EC_OP_MODE	.\Design02.cydsn\codegentemp\UART.h	365;"	d
UART_CTRL_EC_OP_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	354;"	d
UART_CTRL_EC_OP_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	354;"	d
UART_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	376;"	d
UART_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART.h	376;"	d
UART_CTRL_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	362;"	d
UART_CTRL_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	362;"	d
UART_CTRL_EZBUF_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	366;"	d
UART_CTRL_EZBUF_MODE	.\Design02.cydsn\codegentemp\UART.h	366;"	d
UART_CTRL_EZBUF_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	355;"	d
UART_CTRL_EZBUF_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	355;"	d
UART_CTRL_MODE_I2C	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	373;"	d
UART_CTRL_MODE_I2C	.\Design02.cydsn\codegentemp\UART.h	373;"	d
UART_CTRL_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	372;"	d
UART_CTRL_MODE_MASK	.\Design02.cydsn\codegentemp\UART.h	372;"	d
UART_CTRL_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	361;"	d
UART_CTRL_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	361;"	d
UART_CTRL_MODE_SPI	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	374;"	d
UART_CTRL_MODE_SPI	.\Design02.cydsn\codegentemp\UART.h	374;"	d
UART_CTRL_MODE_UART	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	375;"	d
UART_CTRL_MODE_UART	.\Design02.cydsn\codegentemp\UART.h	375;"	d
UART_CTRL_OVS_IRDA_LP_OVS1536	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	943;"	d
UART_CTRL_OVS_IRDA_LP_OVS1536	.\Design02.cydsn\codegentemp\UART.h	943;"	d
UART_CTRL_OVS_IRDA_LP_OVS16	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	937;"	d
UART_CTRL_OVS_IRDA_LP_OVS16	.\Design02.cydsn\codegentemp\UART.h	937;"	d
UART_CTRL_OVS_IRDA_LP_OVS192	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	941;"	d
UART_CTRL_OVS_IRDA_LP_OVS192	.\Design02.cydsn\codegentemp\UART.h	941;"	d
UART_CTRL_OVS_IRDA_LP_OVS32	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	938;"	d
UART_CTRL_OVS_IRDA_LP_OVS32	.\Design02.cydsn\codegentemp\UART.h	938;"	d
UART_CTRL_OVS_IRDA_LP_OVS48	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	939;"	d
UART_CTRL_OVS_IRDA_LP_OVS48	.\Design02.cydsn\codegentemp\UART.h	939;"	d
UART_CTRL_OVS_IRDA_LP_OVS768	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	942;"	d
UART_CTRL_OVS_IRDA_LP_OVS768	.\Design02.cydsn\codegentemp\UART.h	942;"	d
UART_CTRL_OVS_IRDA_LP_OVS96	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	940;"	d
UART_CTRL_OVS_IRDA_LP_OVS96	.\Design02.cydsn\codegentemp\UART.h	940;"	d
UART_CTRL_OVS_IRDA_OVS16	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	946;"	d
UART_CTRL_OVS_IRDA_OVS16	.\Design02.cydsn\codegentemp\UART.h	946;"	d
UART_CTRL_OVS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	363;"	d
UART_CTRL_OVS_MASK	.\Design02.cydsn\codegentemp\UART.h	363;"	d
UART_CTRL_OVS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	352;"	d
UART_CTRL_OVS_POS	.\Design02.cydsn\codegentemp\UART.h	352;"	d
UART_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	179;"	d
UART_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	179;"	d
UART_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	178;"	d
UART_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	178;"	d
UART_CTRL_SPI	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	594;"	d
UART_CTRL_SPI	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	594;"	d
UART_CTRL_UART	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	671;"	d
UART_CTRL_UART	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	671;"	d
UART_CTS_SCLK_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	241;"	d
UART_CTS_SCLK_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	241;"	d
UART_CTS_SCLK_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	242;"	d
UART_CTS_SCLK_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	242;"	d
UART_CTS_SCLK_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	240;"	d
UART_CTS_SCLK_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	240;"	d
UART_CTS_SCLK_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	239;"	d
UART_CTS_SCLK_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	239;"	d
UART_CTS_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	64;"	d
UART_CTS_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	64;"	d
UART_CTS_SCLK_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	349;"	d
UART_CTS_SCLK_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	349;"	d
UART_CTS_SCLK_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	358;"	d
UART_CTS_SCLK_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	358;"	d
UART_CY_SCBIP_V0	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	26;"	d
UART_CY_SCBIP_V0	.\Design02.cydsn\codegentemp\UART.h	26;"	d
UART_CY_SCBIP_V1	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	28;"	d
UART_CY_SCBIP_V1	.\Design02.cydsn\codegentemp\UART.h	28;"	d
UART_CY_SCBIP_V1_I2C_ONLY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1587;"	d
UART_CY_SCBIP_V1_I2C_ONLY	.\Design02.cydsn\codegentemp\UART.h	1587;"	d
UART_CY_SCBIP_V2	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	30;"	d
UART_CY_SCBIP_V2	.\Design02.cydsn\codegentemp\UART.h	30;"	d
UART_ClearI2CExtClkInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	31;"	d
UART_ClearI2CExtClkInterruptSource	.\Design02.cydsn\codegentemp\UART_PVT.h	31;"	d
UART_ClearMasterInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	152;"	d
UART_ClearMasterInterruptSource	.\Design02.cydsn\codegentemp\UART.h	152;"	d
UART_ClearPendingInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	120;"	d
UART_ClearPendingInt	.\Design02.cydsn\codegentemp\UART.h	120;"	d
UART_ClearRxInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	134;"	d
UART_ClearRxInterruptSource	.\Design02.cydsn\codegentemp\UART.h	134;"	d
UART_ClearSlaveInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	160;"	d
UART_ClearSlaveInterruptSource	.\Design02.cydsn\codegentemp\UART.h	160;"	d
UART_ClearSpiExtClkInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	40;"	d
UART_ClearSpiExtClkInterruptSource	.\Design02.cydsn\codegentemp\UART_PVT.h	40;"	d
UART_ClearTxInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	143;"	d
UART_ClearTxInterruptSource	.\Design02.cydsn\codegentemp\UART.h	143;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.c	/^cystatus UART_CyBtldrCommRead(uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	104;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	124;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	143;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	162;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.c	/^cystatus UART_CyBtldrCommRead(uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.h	104;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.h	124;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.h	143;"	d
UART_CyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_BOOT.h	162;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.c	/^void UART_CyBtldrCommReset(void)$/;"	f
UART_CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	103;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	123;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	142;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	161;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.c	/^void UART_CyBtldrCommReset(void)$/;"	f
UART_CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.h	103;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.h	123;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.h	142;"	d
UART_CyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_BOOT.h	161;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.c	/^void UART_CyBtldrCommStart(void)$/;"	f
UART_CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	101;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	121;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	140;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	159;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.c	/^void UART_CyBtldrCommStart(void)$/;"	f
UART_CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.h	101;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.h	121;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.h	140;"	d
UART_CyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_BOOT.h	159;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.c	/^void UART_CyBtldrCommStop(void)$/;"	f
UART_CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	102;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	122;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	141;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	160;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.c	/^void UART_CyBtldrCommStop(void)$/;"	f
UART_CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.h	102;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.h	122;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.h	141;"	d
UART_CyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_BOOT.h	160;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.c	/^cystatus UART_CyBtldrCommWrite(const uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	105;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	125;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	144;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	163;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.c	/^cystatus UART_CyBtldrCommWrite(const uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.h	105;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.h	125;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.h	144;"	d
UART_CyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_BOOT.h	163;"	d
UART_DEFAULT_CTRL_OVS	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	685;"	d
UART_DEFAULT_CTRL_OVS	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	691;"	d
UART_DEFAULT_CTRL_OVS	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	685;"	d
UART_DEFAULT_CTRL_OVS	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	691;"	d
UART_DEFAULT_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1319;"	d
UART_DEFAULT_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\codegentemp\UART.h	1319;"	d
UART_DIGITAL_FILTER_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1332;"	d
UART_DIGITAL_FILTER_DISABLE	.\Design02.cydsn\codegentemp\UART.h	1332;"	d
UART_DIGITAL_FILTER_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1333;"	d
UART_DIGITAL_FILTER_ENABLE	.\Design02.cydsn\codegentemp\UART.h	1333;"	d
UART_DISABLE_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1056;"	d
UART_DISABLE_INTR_I2C_EC	.\Design02.cydsn\codegentemp\UART.h	1056;"	d
UART_DISABLE_INTR_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1068;"	d
UART_DISABLE_INTR_MASTER	.\Design02.cydsn\codegentemp\UART.h	1068;"	d
UART_DISABLE_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1083;"	d
UART_DISABLE_INTR_RX	.\Design02.cydsn\codegentemp\UART.h	1083;"	d
UART_DISABLE_INTR_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1073;"	d
UART_DISABLE_INTR_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1073;"	d
UART_DISABLE_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1062;"	d
UART_DISABLE_INTR_SPI_EC	.\Design02.cydsn\codegentemp\UART.h	1062;"	d
UART_DISABLE_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1078;"	d
UART_DISABLE_INTR_TX	.\Design02.cydsn\codegentemp\UART.h	1078;"	d
UART_DISABLE_MASTER_AUTO_DATA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1250;"	d
UART_DISABLE_MASTER_AUTO_DATA	.\Design02.cydsn\codegentemp\UART.h	1250;"	d
UART_DISABLE_MASTER_AUTO_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1224;"	d
UART_DISABLE_MASTER_AUTO_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	1224;"	d
UART_DISABLE_MASTER_AUTO_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1229;"	d
UART_DISABLE_MASTER_AUTO_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	1229;"	d
UART_DISABLE_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1209;"	d
UART_DISABLE_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\codegentemp\UART.h	1209;"	d
UART_DISABLE_SLAVE_AUTO_DATA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1242;"	d
UART_DISABLE_SLAVE_AUTO_DATA	.\Design02.cydsn\codegentemp\UART.h	1242;"	d
UART_DISABLE_SLAVE_AUTO_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1214;"	d
UART_DISABLE_SLAVE_AUTO_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	1214;"	d
UART_DISABLE_SLAVE_AUTO_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1219;"	d
UART_DISABLE_SLAVE_AUTO_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	1219;"	d
UART_DM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	380;"	d
UART_DM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	380;"	d
UART_DM_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	381;"	d
UART_DM_SIZE	.\Design02.cydsn\codegentemp\UART_PINS.h	381;"	d
UART_DUMMY_PARAM	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1569;"	d
UART_DUMMY_PARAM	.\Design02.cydsn\codegentemp\UART.h	1569;"	d
UART_DisableInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	119;"	d
UART_DisableInt	.\Design02.cydsn\codegentemp\UART.h	119;"	d
UART_EC_AM_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1320;"	d
UART_EC_AM_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\codegentemp\UART.h	1320;"	d
UART_ENABLE_INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1024;"	d
UART_ENABLE_INTR_I2C_EC	.\Design02.cydsn\codegentemp\UART.h	1024;"	d
UART_ENABLE_INTR_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1035;"	d
UART_ENABLE_INTR_MASTER	.\Design02.cydsn\codegentemp\UART.h	1035;"	d
UART_ENABLE_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1050;"	d
UART_ENABLE_INTR_RX	.\Design02.cydsn\codegentemp\UART.h	1050;"	d
UART_ENABLE_INTR_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1040;"	d
UART_ENABLE_INTR_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1040;"	d
UART_ENABLE_INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1029;"	d
UART_ENABLE_INTR_SPI_EC	.\Design02.cydsn\codegentemp\UART.h	1029;"	d
UART_ENABLE_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1045;"	d
UART_ENABLE_INTR_TX	.\Design02.cydsn\codegentemp\UART.h	1045;"	d
UART_ENABLE_MASTER_AUTO_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1198;"	d
UART_ENABLE_MASTER_AUTO_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	1198;"	d
UART_ENABLE_MASTER_AUTO_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1203;"	d
UART_ENABLE_MASTER_AUTO_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	1203;"	d
UART_ENABLE_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1183;"	d
UART_ENABLE_SLAVE_AUTO_ADDR_NACK	.\Design02.cydsn\codegentemp\UART.h	1183;"	d
UART_ENABLE_SLAVE_AUTO_DATA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1235;"	d
UART_ENABLE_SLAVE_AUTO_DATA	.\Design02.cydsn\codegentemp\UART.h	1235;"	d
UART_ENABLE_SLAVE_AUTO_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1188;"	d
UART_ENABLE_SLAVE_AUTO_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	1188;"	d
UART_ENABLE_SLAVE_AUTO_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1193;"	d
UART_ENABLE_SLAVE_AUTO_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	1193;"	d
UART_EZBUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	930;"	d
UART_EZBUFFER_SIZE	.\Design02.cydsn\codegentemp\UART.h	930;"	d
UART_EZBUF_DATA00_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	255;"	d
UART_EZBUF_DATA00_PTR	.\Design02.cydsn\codegentemp\UART.h	255;"	d
UART_EZBUF_DATA00_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	254;"	d
UART_EZBUF_DATA00_REG	.\Design02.cydsn\codegentemp\UART.h	254;"	d
UART_EZBUF_DATA_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	735;"	d
UART_EZBUF_DATA_MASK	.\Design02.cydsn\codegentemp\UART.h	735;"	d
UART_EZBUF_DATA_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	734;"	d
UART_EZBUF_DATA_POS	.\Design02.cydsn\codegentemp\UART.h	734;"	d
UART_EZI2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	55;"	d
UART_EZI2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	58;"	d
UART_EZI2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	55;"	d
UART_EZI2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	58;"	d
UART_Enable	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_Enable(void)$/;"	f
UART_Enable	.\Design02.cydsn\codegentemp\UART.c	/^void UART_Enable(void)$/;"	f
UART_EnableInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	118;"	d
UART_EnableInt	.\Design02.cydsn\codegentemp\UART.h	118;"	d
UART_FF_DATA_NR_LOG2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	330;"	d
UART_FF_DATA_NR_LOG2_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	333;"	d
UART_FF_DATA_NR_LOG2_MASK	.\Design02.cydsn\codegentemp\UART.h	330;"	d
UART_FF_DATA_NR_LOG2_MASK	.\Design02.cydsn\codegentemp\UART.h	333;"	d
UART_FF_DATA_NR_LOG2_PLUS1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	329;"	d
UART_FF_DATA_NR_LOG2_PLUS1_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	332;"	d
UART_FF_DATA_NR_LOG2_PLUS1_MASK	.\Design02.cydsn\codegentemp\UART.h	329;"	d
UART_FF_DATA_NR_LOG2_PLUS1_MASK	.\Design02.cydsn\codegentemp\UART.h	332;"	d
UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	929;"	d
UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART.h	929;"	d
UART_GET_CTRL_ADDR_ACCEPT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1387;"	d
UART_GET_CTRL_ADDR_ACCEPT	.\Design02.cydsn\codegentemp\UART.h	1387;"	d
UART_GET_CTRL_BLOCK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1384;"	d
UART_GET_CTRL_BLOCK	.\Design02.cydsn\codegentemp\UART.h	1384;"	d
UART_GET_CTRL_BYTE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1391;"	d
UART_GET_CTRL_BYTE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1393;"	d
UART_GET_CTRL_BYTE_MODE	.\Design02.cydsn\codegentemp\UART.h	1391;"	d
UART_GET_CTRL_BYTE_MODE	.\Design02.cydsn\codegentemp\UART.h	1393;"	d
UART_GET_CTRL_EC_AM_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1381;"	d
UART_GET_CTRL_EC_AM_MODE	.\Design02.cydsn\codegentemp\UART.h	1381;"	d
UART_GET_CTRL_EC_OP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1378;"	d
UART_GET_CTRL_EC_OP_MODE	.\Design02.cydsn\codegentemp\UART.h	1378;"	d
UART_GET_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1172;"	d
UART_GET_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART.h	1172;"	d
UART_GET_CTRL_OVS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1376;"	d
UART_GET_CTRL_OVS	.\Design02.cydsn\codegentemp\UART.h	1376;"	d
UART_GET_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1367;"	d
UART_GET_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART.h	1367;"	d
UART_GET_I2C_7BIT_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1316;"	d
UART_GET_I2C_7BIT_ADDRESS	.\Design02.cydsn\codegentemp\UART.h	1316;"	d
UART_GET_I2C_8BIT_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1312;"	d
UART_GET_I2C_8BIT_ADDRESS	.\Design02.cydsn\codegentemp\UART.h	1312;"	d
UART_GET_I2C_CTRL_HIGH_PHASE_OVS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1398;"	d
UART_GET_I2C_CTRL_HIGH_PHASE_OVS	.\Design02.cydsn\codegentemp\UART.h	1398;"	d
UART_GET_I2C_CTRL_LOW_PHASE_OVS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1401;"	d
UART_GET_I2C_CTRL_LOW_PHASE_OVS	.\Design02.cydsn\codegentemp\UART.h	1401;"	d
UART_GET_I2C_CTRL_SL_MSTR_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1411;"	d
UART_GET_I2C_CTRL_SL_MSTR_MODE	.\Design02.cydsn\codegentemp\UART.h	1411;"	d
UART_GET_I2C_CTRL_S_GENERAL_IGNORE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1408;"	d
UART_GET_I2C_CTRL_S_GENERAL_IGNORE	.\Design02.cydsn\codegentemp\UART.h	1408;"	d
UART_GET_I2C_CTRL_S_NOT_READY_ADDR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1405;"	d
UART_GET_I2C_CTRL_S_NOT_READY_ADDR_NACK	.\Design02.cydsn\codegentemp\UART.h	1405;"	d
UART_GET_INTR_SLAVE_I2C_GENERAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1530;"	d
UART_GET_INTR_SLAVE_I2C_GENERAL	.\Design02.cydsn\codegentemp\UART.h	1530;"	d
UART_GET_P4_PIN_DM	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	382;"	d
UART_GET_P4_PIN_DM	.\Design02.cydsn\codegentemp\UART_PINS.h	382;"	d
UART_GET_RX_CTRL_BIT_ORDER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1502;"	d
UART_GET_RX_CTRL_BIT_ORDER	.\Design02.cydsn\codegentemp\UART.h	1502;"	d
UART_GET_RX_CTRL_DATA_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1499;"	d
UART_GET_RX_CTRL_DATA_WIDTH	.\Design02.cydsn\codegentemp\UART.h	1499;"	d
UART_GET_RX_CTRL_MEDIAN	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1505;"	d
UART_GET_RX_CTRL_MEDIAN	.\Design02.cydsn\codegentemp\UART.h	1505;"	d
UART_GET_RX_FIFO_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1515;"	d
UART_GET_RX_FIFO_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART.h	1515;"	d
UART_GET_RX_FIFO_ENTRIES	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	984;"	d
UART_GET_RX_FIFO_ENTRIES	.\Design02.cydsn\codegentemp\UART.h	984;"	d
UART_GET_RX_FIFO_SR_VALID	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	987;"	d
UART_GET_RX_FIFO_SR_VALID	.\Design02.cydsn\codegentemp\UART.h	987;"	d
UART_GET_RX_MATCH_ADDR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1509;"	d
UART_GET_RX_MATCH_ADDR	.\Design02.cydsn\codegentemp\UART.h	1509;"	d
UART_GET_RX_MATCH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1510;"	d
UART_GET_RX_MATCH_MASK	.\Design02.cydsn\codegentemp\UART.h	1510;"	d
UART_GET_SPI_CTRL_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1414;"	d
UART_GET_SPI_CTRL_CONTINUOUS	.\Design02.cydsn\codegentemp\UART.h	1414;"	d
UART_GET_SPI_CTRL_LATE_MISO_SAMPLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1424;"	d
UART_GET_SPI_CTRL_LATE_MISO_SAMPLE	.\Design02.cydsn\codegentemp\UART.h	1424;"	d
UART_GET_SPI_CTRL_MASTER_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1446;"	d
UART_GET_SPI_CTRL_MASTER_MODE	.\Design02.cydsn\codegentemp\UART.h	1446;"	d
UART_GET_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1428;"	d
UART_GET_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1431;"	d
UART_GET_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\codegentemp\UART.h	1428;"	d
UART_GET_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\codegentemp\UART.h	1431;"	d
UART_GET_SPI_CTRL_SCLK_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1420;"	d
UART_GET_SPI_CTRL_SCLK_MODE	.\Design02.cydsn\codegentemp\UART.h	1420;"	d
UART_GET_SPI_CTRL_SELECT_PRECEDE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1417;"	d
UART_GET_SPI_CTRL_SELECT_PRECEDE	.\Design02.cydsn\codegentemp\UART.h	1417;"	d
UART_GET_SPI_CTRL_SLAVE_SELECT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1442;"	d
UART_GET_SPI_CTRL_SLAVE_SELECT	.\Design02.cydsn\codegentemp\UART.h	1442;"	d
UART_GET_SPI_CTRL_SS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1356;"	d
UART_GET_SPI_CTRL_SS	.\Design02.cydsn\codegentemp\UART.h	1356;"	d
UART_GET_SPI_CTRL_SSEL_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1429;"	d
UART_GET_SPI_CTRL_SSEL_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1434;"	d
UART_GET_SPI_CTRL_SSEL_POLARITY	.\Design02.cydsn\codegentemp\UART.h	1429;"	d
UART_GET_SPI_CTRL_SSEL_POLARITY	.\Design02.cydsn\codegentemp\UART.h	1434;"	d
UART_GET_SPI_CTRL_SUB_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1439;"	d
UART_GET_SPI_CTRL_SUB_MODE	.\Design02.cydsn\codegentemp\UART.h	1439;"	d
UART_GET_SPI_INTR_MASTER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	561;"	d
UART_GET_SPI_INTR_MASTER_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	561;"	d
UART_GET_SPI_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	562;"	d
UART_GET_SPI_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	562;"	d
UART_GET_SPI_INTR_SLAVE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	560;"	d
UART_GET_SPI_INTR_SLAVE_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	560;"	d
UART_GET_SPI_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	565;"	d
UART_GET_SPI_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	565;"	d
UART_GET_SPI_SCLK_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1537;"	d
UART_GET_SPI_SCLK_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1537;"	d
UART_GET_SPI_SS0_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1542;"	d
UART_GET_SPI_SS0_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1549;"	d
UART_GET_SPI_SS0_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1542;"	d
UART_GET_SPI_SS0_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1549;"	d
UART_GET_SPI_SS1_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1543;"	d
UART_GET_SPI_SS1_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1552;"	d
UART_GET_SPI_SS1_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1543;"	d
UART_GET_SPI_SS1_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1552;"	d
UART_GET_SPI_SS2_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1544;"	d
UART_GET_SPI_SS2_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1555;"	d
UART_GET_SPI_SS2_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1544;"	d
UART_GET_SPI_SS2_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1555;"	d
UART_GET_SPI_SS3_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1545;"	d
UART_GET_SPI_SS3_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1558;"	d
UART_GET_SPI_SS3_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1545;"	d
UART_GET_SPI_SS3_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1558;"	d
UART_GET_TX_CTRL_BIT_ORDER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1522;"	d
UART_GET_TX_CTRL_BIT_ORDER	.\Design02.cydsn\codegentemp\UART.h	1522;"	d
UART_GET_TX_CTRL_DATA_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1519;"	d
UART_GET_TX_CTRL_DATA_WIDTH	.\Design02.cydsn\codegentemp\UART.h	1519;"	d
UART_GET_TX_FIFO_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1526;"	d
UART_GET_TX_FIFO_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART.h	1526;"	d
UART_GET_TX_FIFO_ENTRIES	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	971;"	d
UART_GET_TX_FIFO_ENTRIES	.\Design02.cydsn\codegentemp\UART.h	971;"	d
UART_GET_TX_FIFO_SR_VALID	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	974;"	d
UART_GET_TX_FIFO_SR_VALID	.\Design02.cydsn\codegentemp\UART.h	974;"	d
UART_GET_UART_CTRL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1450;"	d
UART_GET_UART_CTRL_MODE	.\Design02.cydsn\codegentemp\UART.h	1450;"	d
UART_GET_UART_FLOW_CTRL_CTS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1494;"	d
UART_GET_UART_FLOW_CTRL_CTS_ENABLE	.\Design02.cydsn\codegentemp\UART.h	1494;"	d
UART_GET_UART_FLOW_CTRL_CTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1491;"	d
UART_GET_UART_FLOW_CTRL_CTS_POLARITY	.\Design02.cydsn\codegentemp\UART.h	1491;"	d
UART_GET_UART_FLOW_CTRL_RTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1488;"	d
UART_GET_UART_FLOW_CTRL_RTS_POLARITY	.\Design02.cydsn\codegentemp\UART.h	1488;"	d
UART_GET_UART_FLOW_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1485;"	d
UART_GET_UART_FLOW_CTRL_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART.h	1485;"	d
UART_GET_UART_RTS_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1546;"	d
UART_GET_UART_RTS_INACTIVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1561;"	d
UART_GET_UART_RTS_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1546;"	d
UART_GET_UART_RTS_INACTIVE	.\Design02.cydsn\codegentemp\UART.h	1561;"	d
UART_GET_UART_RX_CTRL_DROP_ON_FRAME_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1467;"	d
UART_GET_UART_RX_CTRL_DROP_ON_FRAME_ERR	.\Design02.cydsn\codegentemp\UART.h	1467;"	d
UART_GET_UART_RX_CTRL_DROP_ON_PARITY_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1464;"	d
UART_GET_UART_RX_CTRL_DROP_ON_PARITY_ERR	.\Design02.cydsn\codegentemp\UART.h	1464;"	d
UART_GET_UART_RX_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	583;"	d
UART_GET_UART_RX_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	583;"	d
UART_GET_UART_RX_CTRL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1455;"	d
UART_GET_UART_RX_CTRL_MODE	.\Design02.cydsn\codegentemp\UART.h	1455;"	d
UART_GET_UART_RX_CTRL_MP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1470;"	d
UART_GET_UART_RX_CTRL_MP_MODE	.\Design02.cydsn\codegentemp\UART.h	1470;"	d
UART_GET_UART_RX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1458;"	d
UART_GET_UART_RX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART.h	1458;"	d
UART_GET_UART_RX_CTRL_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1461;"	d
UART_GET_UART_RX_CTRL_POLARITY	.\Design02.cydsn\codegentemp\UART.h	1461;"	d
UART_GET_UART_TX_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	586;"	d
UART_GET_UART_TX_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	586;"	d
UART_GET_UART_TX_CTRL_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1474;"	d
UART_GET_UART_TX_CTRL_MODE	.\Design02.cydsn\codegentemp\UART.h	1474;"	d
UART_GET_UART_TX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1477;"	d
UART_GET_UART_TX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART.h	1477;"	d
UART_GET_UART_TX_CTRL_RETRY_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1480;"	d
UART_GET_UART_TX_CTRL_RETRY_NACK	.\Design02.cydsn\codegentemp\UART.h	1480;"	d
UART_GetExtSpiClkInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	43;"	d
UART_GetExtSpiClkInterruptMode	.\Design02.cydsn\codegentemp\UART_PVT.h	43;"	d
UART_GetExtSpiClkInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	42;"	d
UART_GetExtSpiClkInterruptSource	.\Design02.cydsn\codegentemp\UART_PVT.h	42;"	d
UART_GetExtSpiClkInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	44;"	d
UART_GetExtSpiClkInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART_PVT.h	44;"	d
UART_GetI2CExtClkInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	33;"	d
UART_GetI2CExtClkInterruptMode	.\Design02.cydsn\codegentemp\UART_PVT.h	33;"	d
UART_GetI2CExtClkInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	32;"	d
UART_GetI2CExtClkInterruptSource	.\Design02.cydsn\codegentemp\UART_PVT.h	32;"	d
UART_GetI2CExtClkInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	34;"	d
UART_GetI2CExtClkInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART_PVT.h	34;"	d
UART_GetInterruptCause	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	130;"	d
UART_GetInterruptCause	.\Design02.cydsn\codegentemp\UART.h	130;"	d
UART_GetMasterInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	155;"	d
UART_GetMasterInterruptMode	.\Design02.cydsn\codegentemp\UART.h	155;"	d
UART_GetMasterInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	154;"	d
UART_GetMasterInterruptSource	.\Design02.cydsn\codegentemp\UART.h	154;"	d
UART_GetMasterInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	156;"	d
UART_GetMasterInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART.h	156;"	d
UART_GetRxInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	137;"	d
UART_GetRxInterruptMode	.\Design02.cydsn\codegentemp\UART.h	137;"	d
UART_GetRxInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	136;"	d
UART_GetRxInterruptSource	.\Design02.cydsn\codegentemp\UART.h	136;"	d
UART_GetRxInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	138;"	d
UART_GetRxInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART.h	138;"	d
UART_GetSlaveInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	163;"	d
UART_GetSlaveInterruptMode	.\Design02.cydsn\codegentemp\UART.h	163;"	d
UART_GetSlaveInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	162;"	d
UART_GetSlaveInterruptSource	.\Design02.cydsn\codegentemp\UART.h	162;"	d
UART_GetSlaveInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	164;"	d
UART_GetSlaveInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART.h	164;"	d
UART_GetTxInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	146;"	d
UART_GetTxInterruptMode	.\Design02.cydsn\codegentemp\UART.h	146;"	d
UART_GetTxInterruptSource	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	145;"	d
UART_GetTxInterruptSource	.\Design02.cydsn\codegentemp\UART.h	145;"	d
UART_GetTxInterruptSourceMasked	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	147;"	d
UART_GetTxInterruptSourceMasked	.\Design02.cydsn\codegentemp\UART.h	147;"	d
UART_GetWordFromRxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    uint32 UART_GetWordFromRxBuffer(uint32 idx)$/;"	f
UART_GetWordFromRxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	430;"	d
UART_GetWordFromRxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    uint32 UART_GetWordFromRxBuffer(uint32 idx)$/;"	f
UART_GetWordFromRxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	430;"	d
UART_GetWordFromTxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    uint32 UART_GetWordFromTxBuffer(uint32 idx)$/;"	f
UART_GetWordFromTxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	441;"	d
UART_GetWordFromTxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    uint32 UART_GetWordFromTxBuffer(uint32 idx)$/;"	f
UART_GetWordFromTxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	441;"	d
UART_HSIOM_DEF_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	340;"	d
UART_HSIOM_DEF_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	340;"	d
UART_HSIOM_GPIO_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	341;"	d
UART_HSIOM_GPIO_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	341;"	d
UART_HSIOM_I2C_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	343;"	d
UART_HSIOM_I2C_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	343;"	d
UART_HSIOM_SPI_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	344;"	d
UART_HSIOM_SPI_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	344;"	d
UART_HSIOM_UART_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	342;"	d
UART_HSIOM_UART_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	342;"	d
UART_I2CSlaveNackGeneration	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    void UART_I2CSlaveNackGeneration(void)$/;"	f
UART_I2CSlaveNackGeneration	.\Design02.cydsn\codegentemp\UART.c	/^    void UART_I2CSlaveNackGeneration(void)$/;"	f
UART_I2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	46;"	d
UART_I2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	50;"	d
UART_I2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	46;"	d
UART_I2C_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	50;"	d
UART_I2C_BTLDR_SIZEOF_READ_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	203;"	d
UART_I2C_BTLDR_SIZEOF_READ_BUFFER	.\Design02.cydsn\codegentemp\UART_BOOT.h	203;"	d
UART_I2C_BTLDR_SIZEOF_WRITE_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	204;"	d
UART_I2C_BTLDR_SIZEOF_WRITE_BUFFER	.\Design02.cydsn\codegentemp\UART_BOOT.h	204;"	d
UART_I2C_CFG_ANALOG_FITER_DISABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1345;"	d
UART_I2C_CFG_ANALOG_FITER_DISABLE	.\Design02.cydsn\codegentemp\UART.h	1345;"	d
UART_I2C_CFG_ANALOG_FITER_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1350;"	d
UART_I2C_CFG_ANALOG_FITER_ENABLE	.\Design02.cydsn\codegentemp\UART.h	1350;"	d
UART_I2C_CFG_FILT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1337;"	d
UART_I2C_CFG_FILT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1341;"	d
UART_I2C_CFG_FILT_MASK	.\Design02.cydsn\codegentemp\UART.h	1337;"	d
UART_I2C_CFG_FILT_MASK	.\Design02.cydsn\codegentemp\UART.h	1341;"	d
UART_I2C_CFG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	222;"	d
UART_I2C_CFG_PTR	.\Design02.cydsn\codegentemp\UART.h	222;"	d
UART_I2C_CFG_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	221;"	d
UART_I2C_CFG_REG	.\Design02.cydsn\codegentemp\UART.h	221;"	d
UART_I2C_CFG_SCL_FILT_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	618;"	d
UART_I2C_CFG_SCL_FILT_ENABLED	.\Design02.cydsn\codegentemp\UART.h	618;"	d
UART_I2C_CFG_SCL_FILT_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	598;"	d
UART_I2C_CFG_SCL_FILT_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	598;"	d
UART_I2C_CFG_SCL_FILT_HS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	616;"	d
UART_I2C_CFG_SCL_FILT_HS	.\Design02.cydsn\codegentemp\UART.h	616;"	d
UART_I2C_CFG_SCL_FILT_HS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	597;"	d
UART_I2C_CFG_SCL_FILT_HS_POS	.\Design02.cydsn\codegentemp\UART.h	597;"	d
UART_I2C_CFG_SCL_FILT_HYS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	604;"	d
UART_I2C_CFG_SCL_FILT_HYS_MASK	.\Design02.cydsn\codegentemp\UART.h	604;"	d
UART_I2C_CFG_SCL_FILT_HYS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	591;"	d
UART_I2C_CFG_SCL_FILT_HYS_POS	.\Design02.cydsn\codegentemp\UART.h	591;"	d
UART_I2C_CFG_SCL_FILT_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	606;"	d
UART_I2C_CFG_SCL_FILT_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	606;"	d
UART_I2C_CFG_SCL_FILT_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	592;"	d
UART_I2C_CFG_SCL_FILT_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	592;"	d
UART_I2C_CFG_SCL_IN_FILT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	638;"	d
UART_I2C_CFG_SCL_IN_FILT_SEL	.\Design02.cydsn\codegentemp\UART.h	638;"	d
UART_I2C_CFG_SCL_IN_FILT_SEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	628;"	d
UART_I2C_CFG_SCL_IN_FILT_SEL_POS	.\Design02.cydsn\codegentemp\UART.h	628;"	d
UART_I2C_CFG_SCL_IN_FILT_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	636;"	d
UART_I2C_CFG_SCL_IN_FILT_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	636;"	d
UART_I2C_CFG_SCL_IN_FILT_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	627;"	d
UART_I2C_CFG_SCL_IN_FILT_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	627;"	d
UART_I2C_CFG_SDA_FILT_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	614;"	d
UART_I2C_CFG_SDA_FILT_ENABLED	.\Design02.cydsn\codegentemp\UART.h	614;"	d
UART_I2C_CFG_SDA_FILT_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	596;"	d
UART_I2C_CFG_SDA_FILT_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	596;"	d
UART_I2C_CFG_SDA_FILT_HS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	612;"	d
UART_I2C_CFG_SDA_FILT_HS	.\Design02.cydsn\codegentemp\UART.h	612;"	d
UART_I2C_CFG_SDA_FILT_HS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	595;"	d
UART_I2C_CFG_SDA_FILT_HS_POS	.\Design02.cydsn\codegentemp\UART.h	595;"	d
UART_I2C_CFG_SDA_FILT_HYS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	601;"	d
UART_I2C_CFG_SDA_FILT_HYS_MASK	.\Design02.cydsn\codegentemp\UART.h	601;"	d
UART_I2C_CFG_SDA_FILT_HYS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	589;"	d
UART_I2C_CFG_SDA_FILT_HYS_POS	.\Design02.cydsn\codegentemp\UART.h	589;"	d
UART_I2C_CFG_SDA_FILT_OUT_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	622;"	d
UART_I2C_CFG_SDA_FILT_OUT_ENABLED	.\Design02.cydsn\codegentemp\UART.h	622;"	d
UART_I2C_CFG_SDA_FILT_OUT_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	600;"	d
UART_I2C_CFG_SDA_FILT_OUT_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	600;"	d
UART_I2C_CFG_SDA_FILT_OUT_HS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	620;"	d
UART_I2C_CFG_SDA_FILT_OUT_HS	.\Design02.cydsn\codegentemp\UART.h	620;"	d
UART_I2C_CFG_SDA_FILT_OUT_HS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	599;"	d
UART_I2C_CFG_SDA_FILT_OUT_HS_POS	.\Design02.cydsn\codegentemp\UART.h	599;"	d
UART_I2C_CFG_SDA_FILT_OUT_HYS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	608;"	d
UART_I2C_CFG_SDA_FILT_OUT_HYS_MASK	.\Design02.cydsn\codegentemp\UART.h	608;"	d
UART_I2C_CFG_SDA_FILT_OUT_HYS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	593;"	d
UART_I2C_CFG_SDA_FILT_OUT_HYS_POS	.\Design02.cydsn\codegentemp\UART.h	593;"	d
UART_I2C_CFG_SDA_FILT_OUT_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	610;"	d
UART_I2C_CFG_SDA_FILT_OUT_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	610;"	d
UART_I2C_CFG_SDA_FILT_OUT_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	594;"	d
UART_I2C_CFG_SDA_FILT_OUT_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	594;"	d
UART_I2C_CFG_SDA_FILT_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	602;"	d
UART_I2C_CFG_SDA_FILT_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	602;"	d
UART_I2C_CFG_SDA_FILT_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	590;"	d
UART_I2C_CFG_SDA_FILT_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	590;"	d
UART_I2C_CFG_SDA_IN_FILT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	635;"	d
UART_I2C_CFG_SDA_IN_FILT_SEL	.\Design02.cydsn\codegentemp\UART.h	635;"	d
UART_I2C_CFG_SDA_IN_FILT_SEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	626;"	d
UART_I2C_CFG_SDA_IN_FILT_SEL_POS	.\Design02.cydsn\codegentemp\UART.h	626;"	d
UART_I2C_CFG_SDA_IN_FILT_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	634;"	d
UART_I2C_CFG_SDA_IN_FILT_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	634;"	d
UART_I2C_CFG_SDA_IN_FILT_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	625;"	d
UART_I2C_CFG_SDA_IN_FILT_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	625;"	d
UART_I2C_CFG_SDA_OUT_FILT0_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	639;"	d
UART_I2C_CFG_SDA_OUT_FILT0_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	639;"	d
UART_I2C_CFG_SDA_OUT_FILT0_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	629;"	d
UART_I2C_CFG_SDA_OUT_FILT0_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	629;"	d
UART_I2C_CFG_SDA_OUT_FILT1_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	641;"	d
UART_I2C_CFG_SDA_OUT_FILT1_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	641;"	d
UART_I2C_CFG_SDA_OUT_FILT1_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	630;"	d
UART_I2C_CFG_SDA_OUT_FILT1_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	630;"	d
UART_I2C_CFG_SDA_OUT_FILT2_TRIM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	643;"	d
UART_I2C_CFG_SDA_OUT_FILT2_TRIM_MASK	.\Design02.cydsn\codegentemp\UART.h	643;"	d
UART_I2C_CFG_SDA_OUT_FILT2_TRIM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	631;"	d
UART_I2C_CFG_SDA_OUT_FILT2_TRIM_POS	.\Design02.cydsn\codegentemp\UART.h	631;"	d
UART_I2C_CFG_SDA_OUT_FILT_SEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	645;"	d
UART_I2C_CFG_SDA_OUT_FILT_SEL_MASK	.\Design02.cydsn\codegentemp\UART.h	645;"	d
UART_I2C_CFG_SDA_OUT_FILT_SEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	632;"	d
UART_I2C_CFG_SDA_OUT_FILT_SEL_POS	.\Design02.cydsn\codegentemp\UART.h	632;"	d
UART_I2C_CTRL_HIGH_PHASE_OVS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	524;"	d
UART_I2C_CTRL_HIGH_PHASE_OVS_MASK	.\Design02.cydsn\codegentemp\UART.h	524;"	d
UART_I2C_CTRL_HIGH_PHASE_OVS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	512;"	d
UART_I2C_CTRL_HIGH_PHASE_OVS_POS	.\Design02.cydsn\codegentemp\UART.h	512;"	d
UART_I2C_CTRL_LOOPBACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	541;"	d
UART_I2C_CTRL_LOOPBACK	.\Design02.cydsn\codegentemp\UART.h	541;"	d
UART_I2C_CTRL_LOOPBACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	521;"	d
UART_I2C_CTRL_LOOPBACK_POS	.\Design02.cydsn\codegentemp\UART.h	521;"	d
UART_I2C_CTRL_LOW_PHASE_OVS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	525;"	d
UART_I2C_CTRL_LOW_PHASE_OVS_MASK	.\Design02.cydsn\codegentemp\UART.h	525;"	d
UART_I2C_CTRL_LOW_PHASE_OVS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	513;"	d
UART_I2C_CTRL_LOW_PHASE_OVS_POS	.\Design02.cydsn\codegentemp\UART.h	513;"	d
UART_I2C_CTRL_MASTER_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	545;"	d
UART_I2C_CTRL_MASTER_MODE	.\Design02.cydsn\codegentemp\UART.h	545;"	d
UART_I2C_CTRL_MASTER_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	523;"	d
UART_I2C_CTRL_MASTER_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	523;"	d
UART_I2C_CTRL_M_NOT_READY_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	529;"	d
UART_I2C_CTRL_M_NOT_READY_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	529;"	d
UART_I2C_CTRL_M_NOT_READY_DATA_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	515;"	d
UART_I2C_CTRL_M_NOT_READY_DATA_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	515;"	d
UART_I2C_CTRL_M_READY_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	527;"	d
UART_I2C_CTRL_M_READY_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	527;"	d
UART_I2C_CTRL_M_READY_DATA_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	514;"	d
UART_I2C_CTRL_M_READY_DATA_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	514;"	d
UART_I2C_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	210;"	d
UART_I2C_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	210;"	d
UART_I2C_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	209;"	d
UART_I2C_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	209;"	d
UART_I2C_CTRL_SLAVE_MASTER_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	547;"	d
UART_I2C_CTRL_SLAVE_MASTER_MODE_MASK	.\Design02.cydsn\codegentemp\UART.h	547;"	d
UART_I2C_CTRL_SLAVE_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	543;"	d
UART_I2C_CTRL_SLAVE_MODE	.\Design02.cydsn\codegentemp\UART.h	543;"	d
UART_I2C_CTRL_SLAVE_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	522;"	d
UART_I2C_CTRL_SLAVE_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	522;"	d
UART_I2C_CTRL_S_GENERAL_IGNORE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	531;"	d
UART_I2C_CTRL_S_GENERAL_IGNORE	.\Design02.cydsn\codegentemp\UART.h	531;"	d
UART_I2C_CTRL_S_GENERAL_IGNORE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	516;"	d
UART_I2C_CTRL_S_GENERAL_IGNORE_POS	.\Design02.cydsn\codegentemp\UART.h	516;"	d
UART_I2C_CTRL_S_NOT_READY_ADDR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	537;"	d
UART_I2C_CTRL_S_NOT_READY_ADDR_NACK	.\Design02.cydsn\codegentemp\UART.h	537;"	d
UART_I2C_CTRL_S_NOT_READY_ADDR_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	519;"	d
UART_I2C_CTRL_S_NOT_READY_ADDR_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	519;"	d
UART_I2C_CTRL_S_NOT_READY_DATA_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	539;"	d
UART_I2C_CTRL_S_NOT_READY_DATA_NACK	.\Design02.cydsn\codegentemp\UART.h	539;"	d
UART_I2C_CTRL_S_NOT_READY_DATA_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	520;"	d
UART_I2C_CTRL_S_NOT_READY_DATA_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	520;"	d
UART_I2C_CTRL_S_READY_ADDR_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	533;"	d
UART_I2C_CTRL_S_READY_ADDR_ACK	.\Design02.cydsn\codegentemp\UART.h	533;"	d
UART_I2C_CTRL_S_READY_ADDR_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	517;"	d
UART_I2C_CTRL_S_READY_ADDR_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	517;"	d
UART_I2C_CTRL_S_READY_DATA_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	535;"	d
UART_I2C_CTRL_S_READY_DATA_ACK	.\Design02.cydsn\codegentemp\UART.h	535;"	d
UART_I2C_CTRL_S_READY_DATA_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	518;"	d
UART_I2C_CTRL_S_READY_DATA_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	518;"	d
UART_I2C_DATA_RATE_FS_MODE_MAX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1334;"	d
UART_I2C_DATA_RATE_FS_MODE_MAX	.\Design02.cydsn\codegentemp\UART.h	1334;"	d
UART_I2C_INVALID_BYTE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1573;"	d
UART_I2C_INVALID_BYTE	.\Design02.cydsn\codegentemp\UART.h	1573;"	d
UART_I2C_MASTER_CLEAR_START	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1263;"	d
UART_I2C_MASTER_CLEAR_START	.\Design02.cydsn\codegentemp\UART.h	1263;"	d
UART_I2C_MASTER_CMD_M_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	569;"	d
UART_I2C_MASTER_CMD_M_ACK	.\Design02.cydsn\codegentemp\UART.h	569;"	d
UART_I2C_MASTER_CMD_M_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	563;"	d
UART_I2C_MASTER_CMD_M_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	563;"	d
UART_I2C_MASTER_CMD_M_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	571;"	d
UART_I2C_MASTER_CMD_M_NACK	.\Design02.cydsn\codegentemp\UART.h	571;"	d
UART_I2C_MASTER_CMD_M_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	564;"	d
UART_I2C_MASTER_CMD_M_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	564;"	d
UART_I2C_MASTER_CMD_M_START	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	566;"	d
UART_I2C_MASTER_CMD_M_START	.\Design02.cydsn\codegentemp\UART.h	566;"	d
UART_I2C_MASTER_CMD_M_START_ON_IDLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	567;"	d
UART_I2C_MASTER_CMD_M_START_ON_IDLE	.\Design02.cydsn\codegentemp\UART.h	567;"	d
UART_I2C_MASTER_CMD_M_START_ON_IDLE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	562;"	d
UART_I2C_MASTER_CMD_M_START_ON_IDLE_POS	.\Design02.cydsn\codegentemp\UART.h	562;"	d
UART_I2C_MASTER_CMD_M_START_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	561;"	d
UART_I2C_MASTER_CMD_M_START_POS	.\Design02.cydsn\codegentemp\UART.h	561;"	d
UART_I2C_MASTER_CMD_M_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	573;"	d
UART_I2C_MASTER_CMD_M_STOP	.\Design02.cydsn\codegentemp\UART.h	573;"	d
UART_I2C_MASTER_CMD_M_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	565;"	d
UART_I2C_MASTER_CMD_M_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	565;"	d
UART_I2C_MASTER_CMD_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	216;"	d
UART_I2C_MASTER_CMD_PTR	.\Design02.cydsn\codegentemp\UART.h	216;"	d
UART_I2C_MASTER_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	215;"	d
UART_I2C_MASTER_CMD_REG	.\Design02.cydsn\codegentemp\UART.h	215;"	d
UART_I2C_MASTER_GENERATE_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1278;"	d
UART_I2C_MASTER_GENERATE_ACK	.\Design02.cydsn\codegentemp\UART.h	1278;"	d
UART_I2C_MASTER_GENERATE_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1283;"	d
UART_I2C_MASTER_GENERATE_NACK	.\Design02.cydsn\codegentemp\UART.h	1283;"	d
UART_I2C_MASTER_GENERATE_RESTART	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1268;"	d
UART_I2C_MASTER_GENERATE_RESTART	.\Design02.cydsn\codegentemp\UART.h	1268;"	d
UART_I2C_MASTER_GENERATE_START	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1258;"	d
UART_I2C_MASTER_GENERATE_START	.\Design02.cydsn\codegentemp\UART.h	1258;"	d
UART_I2C_MASTER_GENERATE_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1270;"	d
UART_I2C_MASTER_GENERATE_STOP	.\Design02.cydsn\codegentemp\UART.h	1270;"	d
UART_I2C_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	71;"	d
UART_I2C_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	71;"	d
UART_I2C_SLAVE_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	934;"	d
UART_I2C_SLAVE_ADDR_MASK	.\Design02.cydsn\codegentemp\UART.h	934;"	d
UART_I2C_SLAVE_ADDR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	933;"	d
UART_I2C_SLAVE_ADDR_POS	.\Design02.cydsn\codegentemp\UART.h	933;"	d
UART_I2C_SLAVE_CLEAR_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1306;"	d
UART_I2C_SLAVE_CLEAR_NACK	.\Design02.cydsn\codegentemp\UART.h	1306;"	d
UART_I2C_SLAVE_CMD_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	219;"	d
UART_I2C_SLAVE_CMD_PTR	.\Design02.cydsn\codegentemp\UART.h	219;"	d
UART_I2C_SLAVE_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	218;"	d
UART_I2C_SLAVE_CMD_REG	.\Design02.cydsn\codegentemp\UART.h	218;"	d
UART_I2C_SLAVE_CMD_S_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	579;"	d
UART_I2C_SLAVE_CMD_S_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	584;"	d
UART_I2C_SLAVE_CMD_S_ACK	.\Design02.cydsn\codegentemp\UART.h	579;"	d
UART_I2C_SLAVE_CMD_S_ACK	.\Design02.cydsn\codegentemp\UART.h	584;"	d
UART_I2C_SLAVE_CMD_S_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	577;"	d
UART_I2C_SLAVE_CMD_S_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	582;"	d
UART_I2C_SLAVE_CMD_S_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	577;"	d
UART_I2C_SLAVE_CMD_S_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	582;"	d
UART_I2C_SLAVE_CMD_S_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	580;"	d
UART_I2C_SLAVE_CMD_S_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	585;"	d
UART_I2C_SLAVE_CMD_S_NACK	.\Design02.cydsn\codegentemp\UART.h	580;"	d
UART_I2C_SLAVE_CMD_S_NACK	.\Design02.cydsn\codegentemp\UART.h	585;"	d
UART_I2C_SLAVE_CMD_S_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	578;"	d
UART_I2C_SLAVE_CMD_S_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	583;"	d
UART_I2C_SLAVE_CMD_S_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	578;"	d
UART_I2C_SLAVE_CMD_S_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	583;"	d
UART_I2C_SLAVE_GENERATE_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1289;"	d
UART_I2C_SLAVE_GENERATE_ACK	.\Design02.cydsn\codegentemp\UART.h	1289;"	d
UART_I2C_SLAVE_GENERATE_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1297;"	d
UART_I2C_SLAVE_GENERATE_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1300;"	d
UART_I2C_SLAVE_GENERATE_NACK	.\Design02.cydsn\codegentemp\UART.h	1297;"	d
UART_I2C_SLAVE_GENERATE_NACK	.\Design02.cydsn\codegentemp\UART.h	1300;"	d
UART_I2C_STATUS_BUS_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	555;"	d
UART_I2C_STATUS_BUS_BUSY	.\Design02.cydsn\codegentemp\UART.h	555;"	d
UART_I2C_STATUS_BUS_BUSY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	551;"	d
UART_I2C_STATUS_BUS_BUSY_POS	.\Design02.cydsn\codegentemp\UART.h	551;"	d
UART_I2C_STATUS_EZBUF_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	558;"	d
UART_I2C_STATUS_EZBUF_ADDR_MASK	.\Design02.cydsn\codegentemp\UART.h	558;"	d
UART_I2C_STATUS_EZBUF_ADDR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	554;"	d
UART_I2C_STATUS_EZBUF_ADDR_POS	.\Design02.cydsn\codegentemp\UART.h	554;"	d
UART_I2C_STATUS_M_READ	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	557;"	d
UART_I2C_STATUS_M_READ	.\Design02.cydsn\codegentemp\UART.h	557;"	d
UART_I2C_STATUS_M_READ_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	553;"	d
UART_I2C_STATUS_M_READ_POS	.\Design02.cydsn\codegentemp\UART.h	553;"	d
UART_I2C_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	213;"	d
UART_I2C_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	213;"	d
UART_I2C_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	212;"	d
UART_I2C_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	212;"	d
UART_I2C_STATUS_S_READ	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	556;"	d
UART_I2C_STATUS_S_READ	.\Design02.cydsn\codegentemp\UART.h	556;"	d
UART_I2C_STATUS_S_READ_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	552;"	d
UART_I2C_STATUS_S_READ_POS	.\Design02.cydsn\codegentemp\UART.h	552;"	d
UART_IDLE_TIMEOUT	.\Design02.cydsn\app_UART.h	25;"	d
UART_INTCFG_TYPE_FALLING_EDGE	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	366;"	d
UART_INTCFG_TYPE_FALLING_EDGE	.\Design02.cydsn\codegentemp\UART_PINS.h	366;"	d
UART_INTCFG_TYPE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	365;"	d
UART_INTCFG_TYPE_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	365;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	129;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	188;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	221;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	129;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	188;"	d
UART_INTERNAL_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	221;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	125;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	184;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	217;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	125;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	184;"	d
UART_INTERNAL_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	217;"	d
UART_INTERNAL_RX_SW_BUFFER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	138;"	d
UART_INTERNAL_RX_SW_BUFFER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	247;"	d
UART_INTERNAL_RX_SW_BUFFER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	138;"	d
UART_INTERNAL_RX_SW_BUFFER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	247;"	d
UART_INTERNAL_SPI_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	178;"	d
UART_INTERNAL_SPI_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	178;"	d
UART_INTERNAL_SPI_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	180;"	d
UART_INTERNAL_SPI_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	180;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	126;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	185;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	218;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	126;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	185;"	d
UART_INTERNAL_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	218;"	d
UART_INTERNAL_TX_SW_BUFFER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	139;"	d
UART_INTERNAL_TX_SW_BUFFER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	248;"	d
UART_INTERNAL_TX_SW_BUFFER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	139;"	d
UART_INTERNAL_TX_SW_BUFFER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	248;"	d
UART_INTERNAL_UART_RX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	211;"	d
UART_INTERNAL_UART_RX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	211;"	d
UART_INTERNAL_UART_TX_SW_BUFFER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	213;"	d
UART_INTERNAL_UART_TX_SW_BUFFER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	213;"	d
UART_INTR_CAUSE_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	748;"	d
UART_INTR_CAUSE_I2C_EC	.\Design02.cydsn\codegentemp\UART.h	748;"	d
UART_INTR_CAUSE_I2C_EC_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	742;"	d
UART_INTR_CAUSE_I2C_EC_POS	.\Design02.cydsn\codegentemp\UART.h	742;"	d
UART_INTR_CAUSE_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	744;"	d
UART_INTR_CAUSE_MASTER	.\Design02.cydsn\codegentemp\UART.h	744;"	d
UART_INTR_CAUSE_MASTER_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	738;"	d
UART_INTR_CAUSE_MASTER_POS	.\Design02.cydsn\codegentemp\UART.h	738;"	d
UART_INTR_CAUSE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	258;"	d
UART_INTR_CAUSE_PTR	.\Design02.cydsn\codegentemp\UART.h	258;"	d
UART_INTR_CAUSE_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	257;"	d
UART_INTR_CAUSE_REG	.\Design02.cydsn\codegentemp\UART.h	257;"	d
UART_INTR_CAUSE_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	747;"	d
UART_INTR_CAUSE_RX	.\Design02.cydsn\codegentemp\UART.h	747;"	d
UART_INTR_CAUSE_RX_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	741;"	d
UART_INTR_CAUSE_RX_POS	.\Design02.cydsn\codegentemp\UART.h	741;"	d
UART_INTR_CAUSE_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	745;"	d
UART_INTR_CAUSE_SLAVE	.\Design02.cydsn\codegentemp\UART.h	745;"	d
UART_INTR_CAUSE_SLAVE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	739;"	d
UART_INTR_CAUSE_SLAVE_POS	.\Design02.cydsn\codegentemp\UART.h	739;"	d
UART_INTR_CAUSE_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	749;"	d
UART_INTR_CAUSE_SPI_EC	.\Design02.cydsn\codegentemp\UART.h	749;"	d
UART_INTR_CAUSE_SPI_EC_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	743;"	d
UART_INTR_CAUSE_SPI_EC_POS	.\Design02.cydsn\codegentemp\UART.h	743;"	d
UART_INTR_CAUSE_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	746;"	d
UART_INTR_CAUSE_TX	.\Design02.cydsn\codegentemp\UART.h	746;"	d
UART_INTR_CAUSE_TX_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	740;"	d
UART_INTR_CAUSE_TX_POS	.\Design02.cydsn\codegentemp\UART.h	740;"	d
UART_INTR_I2C_EC_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	878;"	d
UART_INTR_I2C_EC_ALL	.\Design02.cydsn\codegentemp\UART.h	878;"	d
UART_INTR_I2C_EC_EZBUF_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	766;"	d
UART_INTR_I2C_EC_EZBUF_STOP	.\Design02.cydsn\codegentemp\UART.h	766;"	d
UART_INTR_I2C_EC_EZBUF_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	763;"	d
UART_INTR_I2C_EC_EZBUF_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	763;"	d
UART_INTR_I2C_EC_EZBUF_WRITE_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	768;"	d
UART_INTR_I2C_EC_EZBUF_WRITE_STOP	.\Design02.cydsn\codegentemp\UART.h	768;"	d
UART_INTR_I2C_EC_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	764;"	d
UART_INTR_I2C_EC_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	764;"	d
UART_INTR_I2C_EC_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	267;"	d
UART_INTR_I2C_EC_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	267;"	d
UART_INTR_I2C_EC_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	266;"	d
UART_INTR_I2C_EC_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	266;"	d
UART_INTR_I2C_EC_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	264;"	d
UART_INTR_I2C_EC_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	264;"	d
UART_INTR_I2C_EC_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	263;"	d
UART_INTR_I2C_EC_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	263;"	d
UART_INTR_I2C_EC_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	261;"	d
UART_INTR_I2C_EC_PTR	.\Design02.cydsn\codegentemp\UART.h	261;"	d
UART_INTR_I2C_EC_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	260;"	d
UART_INTR_I2C_EC_REG	.\Design02.cydsn\codegentemp\UART.h	260;"	d
UART_INTR_I2C_EC_WAKE_UP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	765;"	d
UART_INTR_I2C_EC_WAKE_UP	.\Design02.cydsn\codegentemp\UART.h	765;"	d
UART_INTR_I2C_EC_WAKE_UP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	762;"	d
UART_INTR_I2C_EC_WAKE_UP_POS	.\Design02.cydsn\codegentemp\UART.h	762;"	d
UART_INTR_MASTER_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	886;"	d
UART_INTR_MASTER_ALL	.\Design02.cydsn\codegentemp\UART.h	886;"	d
UART_INTR_MASTER_I2C_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	781;"	d
UART_INTR_MASTER_I2C_ACK	.\Design02.cydsn\codegentemp\UART.h	781;"	d
UART_INTR_MASTER_I2C_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	775;"	d
UART_INTR_MASTER_I2C_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	775;"	d
UART_INTR_MASTER_I2C_ARB_LOST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	779;"	d
UART_INTR_MASTER_I2C_ARB_LOST	.\Design02.cydsn\codegentemp\UART.h	779;"	d
UART_INTR_MASTER_I2C_ARB_LOST_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	773;"	d
UART_INTR_MASTER_I2C_ARB_LOST_POS	.\Design02.cydsn\codegentemp\UART.h	773;"	d
UART_INTR_MASTER_I2C_BUS_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	783;"	d
UART_INTR_MASTER_I2C_BUS_ERROR	.\Design02.cydsn\codegentemp\UART.h	783;"	d
UART_INTR_MASTER_I2C_BUS_ERROR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	777;"	d
UART_INTR_MASTER_I2C_BUS_ERROR_POS	.\Design02.cydsn\codegentemp\UART.h	777;"	d
UART_INTR_MASTER_I2C_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	780;"	d
UART_INTR_MASTER_I2C_NACK	.\Design02.cydsn\codegentemp\UART.h	780;"	d
UART_INTR_MASTER_I2C_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	774;"	d
UART_INTR_MASTER_I2C_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	774;"	d
UART_INTR_MASTER_I2C_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	782;"	d
UART_INTR_MASTER_I2C_STOP	.\Design02.cydsn\codegentemp\UART.h	782;"	d
UART_INTR_MASTER_I2C_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	776;"	d
UART_INTR_MASTER_I2C_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	776;"	d
UART_INTR_MASTER_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	290;"	d
UART_INTR_MASTER_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	290;"	d
UART_INTR_MASTER_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	289;"	d
UART_INTR_MASTER_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	289;"	d
UART_INTR_MASTER_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	287;"	d
UART_INTR_MASTER_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	287;"	d
UART_INTR_MASTER_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	286;"	d
UART_INTR_MASTER_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	286;"	d
UART_INTR_MASTER_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	281;"	d
UART_INTR_MASTER_PTR	.\Design02.cydsn\codegentemp\UART.h	281;"	d
UART_INTR_MASTER_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	280;"	d
UART_INTR_MASTER_REG	.\Design02.cydsn\codegentemp\UART.h	280;"	d
UART_INTR_MASTER_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	284;"	d
UART_INTR_MASTER_SET_PTR	.\Design02.cydsn\codegentemp\UART.h	284;"	d
UART_INTR_MASTER_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	283;"	d
UART_INTR_MASTER_SET_REG	.\Design02.cydsn\codegentemp\UART.h	283;"	d
UART_INTR_MASTER_SPI_DONE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	785;"	d
UART_INTR_MASTER_SPI_DONE	.\Design02.cydsn\codegentemp\UART.h	785;"	d
UART_INTR_MASTER_SPI_DONE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	778;"	d
UART_INTR_MASTER_SPI_DONE_POS	.\Design02.cydsn\codegentemp\UART.h	778;"	d
UART_INTR_RX_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	916;"	d
UART_INTR_RX_ALL	.\Design02.cydsn\codegentemp\UART.h	916;"	d
UART_INTR_RX_BAUD_DETECT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	874;"	d
UART_INTR_RX_BAUD_DETECT	.\Design02.cydsn\codegentemp\UART.h	874;"	d
UART_INTR_RX_BAUD_DETECT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	863;"	d
UART_INTR_RX_BAUD_DETECT_POS	.\Design02.cydsn\codegentemp\UART.h	863;"	d
UART_INTR_RX_BLOCKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	871;"	d
UART_INTR_RX_BLOCKED	.\Design02.cydsn\codegentemp\UART.h	871;"	d
UART_INTR_RX_BLOCKED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	860;"	d
UART_INTR_RX_BLOCKED_POS	.\Design02.cydsn\codegentemp\UART.h	860;"	d
UART_INTR_RX_BREAK_DETECT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	875;"	d
UART_INTR_RX_BREAK_DETECT	.\Design02.cydsn\codegentemp\UART.h	875;"	d
UART_INTR_RX_BREAK_DETECT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	864;"	d
UART_INTR_RX_BREAK_DETECT_POS	.\Design02.cydsn\codegentemp\UART.h	864;"	d
UART_INTR_RX_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	530;"	d
UART_INTR_RX_ERR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	530;"	d
UART_INTR_RX_FIFO_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	866;"	d
UART_INTR_RX_FIFO_LEVEL	.\Design02.cydsn\codegentemp\UART.h	866;"	d
UART_INTR_RX_FRAME_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	872;"	d
UART_INTR_RX_FRAME_ERROR	.\Design02.cydsn\codegentemp\UART.h	872;"	d
UART_INTR_RX_FRAME_ERROR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	861;"	d
UART_INTR_RX_FRAME_ERROR_POS	.\Design02.cydsn\codegentemp\UART.h	861;"	d
UART_INTR_RX_FULL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	868;"	d
UART_INTR_RX_FULL	.\Design02.cydsn\codegentemp\UART.h	868;"	d
UART_INTR_RX_FULL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	857;"	d
UART_INTR_RX_FULL_POS	.\Design02.cydsn\codegentemp\UART.h	857;"	d
UART_INTR_RX_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	326;"	d
UART_INTR_RX_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	326;"	d
UART_INTR_RX_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	325;"	d
UART_INTR_RX_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	325;"	d
UART_INTR_RX_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	323;"	d
UART_INTR_RX_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	323;"	d
UART_INTR_RX_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	322;"	d
UART_INTR_RX_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	322;"	d
UART_INTR_RX_NOT_EMPTY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	867;"	d
UART_INTR_RX_NOT_EMPTY	.\Design02.cydsn\codegentemp\UART.h	867;"	d
UART_INTR_RX_NOT_EMPTY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	856;"	d
UART_INTR_RX_NOT_EMPTY_POS	.\Design02.cydsn\codegentemp\UART.h	856;"	d
UART_INTR_RX_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	869;"	d
UART_INTR_RX_OVERFLOW	.\Design02.cydsn\codegentemp\UART.h	869;"	d
UART_INTR_RX_OVERFLOW_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	858;"	d
UART_INTR_RX_OVERFLOW_POS	.\Design02.cydsn\codegentemp\UART.h	858;"	d
UART_INTR_RX_PARITY_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	873;"	d
UART_INTR_RX_PARITY_ERROR	.\Design02.cydsn\codegentemp\UART.h	873;"	d
UART_INTR_RX_PARITY_ERROR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	862;"	d
UART_INTR_RX_PARITY_ERROR_POS	.\Design02.cydsn\codegentemp\UART.h	862;"	d
UART_INTR_RX_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	317;"	d
UART_INTR_RX_PTR	.\Design02.cydsn\codegentemp\UART.h	317;"	d
UART_INTR_RX_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	316;"	d
UART_INTR_RX_REG	.\Design02.cydsn\codegentemp\UART.h	316;"	d
UART_INTR_RX_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	320;"	d
UART_INTR_RX_SET_PTR	.\Design02.cydsn\codegentemp\UART.h	320;"	d
UART_INTR_RX_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	319;"	d
UART_INTR_RX_SET_REG	.\Design02.cydsn\codegentemp\UART.h	319;"	d
UART_INTR_RX_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	865;"	d
UART_INTR_RX_TRIGGER	.\Design02.cydsn\codegentemp\UART.h	865;"	d
UART_INTR_RX_TRIGGER_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	855;"	d
UART_INTR_RX_TRIGGER_POS	.\Design02.cydsn\codegentemp\UART.h	855;"	d
UART_INTR_RX_UNDERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	870;"	d
UART_INTR_RX_UNDERFLOW	.\Design02.cydsn\codegentemp\UART.h	870;"	d
UART_INTR_RX_UNDERFLOW_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	859;"	d
UART_INTR_RX_UNDERFLOW_POS	.\Design02.cydsn\codegentemp\UART.h	859;"	d
UART_INTR_SLAVE_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	893;"	d
UART_INTR_SLAVE_ALL	.\Design02.cydsn\codegentemp\UART.h	893;"	d
UART_INTR_SLAVE_I2C_ACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	806;"	d
UART_INTR_SLAVE_I2C_ACK	.\Design02.cydsn\codegentemp\UART.h	806;"	d
UART_INTR_SLAVE_I2C_ACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	793;"	d
UART_INTR_SLAVE_I2C_ACK_POS	.\Design02.cydsn\codegentemp\UART.h	793;"	d
UART_INTR_SLAVE_I2C_ADDR_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	814;"	d
UART_INTR_SLAVE_I2C_ADDR_MATCH	.\Design02.cydsn\codegentemp\UART.h	814;"	d
UART_INTR_SLAVE_I2C_ADDR_MATCH_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	797;"	d
UART_INTR_SLAVE_I2C_ADDR_MATCH_POS	.\Design02.cydsn\codegentemp\UART.h	797;"	d
UART_INTR_SLAVE_I2C_ARB_LOST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	803;"	d
UART_INTR_SLAVE_I2C_ARB_LOST	.\Design02.cydsn\codegentemp\UART.h	803;"	d
UART_INTR_SLAVE_I2C_ARB_LOST_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	791;"	d
UART_INTR_SLAVE_I2C_ARB_LOST_POS	.\Design02.cydsn\codegentemp\UART.h	791;"	d
UART_INTR_SLAVE_I2C_BUS_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	818;"	d
UART_INTR_SLAVE_I2C_BUS_ERROR	.\Design02.cydsn\codegentemp\UART.h	818;"	d
UART_INTR_SLAVE_I2C_BUS_ERROR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	799;"	d
UART_INTR_SLAVE_I2C_BUS_ERROR_POS	.\Design02.cydsn\codegentemp\UART.h	799;"	d
UART_INTR_SLAVE_I2C_GENERAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	816;"	d
UART_INTR_SLAVE_I2C_GENERAL	.\Design02.cydsn\codegentemp\UART.h	816;"	d
UART_INTR_SLAVE_I2C_GENERAL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	798;"	d
UART_INTR_SLAVE_I2C_GENERAL_POS	.\Design02.cydsn\codegentemp\UART.h	798;"	d
UART_INTR_SLAVE_I2C_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	804;"	d
UART_INTR_SLAVE_I2C_NACK	.\Design02.cydsn\codegentemp\UART.h	804;"	d
UART_INTR_SLAVE_I2C_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	792;"	d
UART_INTR_SLAVE_I2C_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	792;"	d
UART_INTR_SLAVE_I2C_START	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	812;"	d
UART_INTR_SLAVE_I2C_START	.\Design02.cydsn\codegentemp\UART.h	812;"	d
UART_INTR_SLAVE_I2C_START_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	796;"	d
UART_INTR_SLAVE_I2C_START_POS	.\Design02.cydsn\codegentemp\UART.h	796;"	d
UART_INTR_SLAVE_I2C_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	810;"	d
UART_INTR_SLAVE_I2C_STOP	.\Design02.cydsn\codegentemp\UART.h	810;"	d
UART_INTR_SLAVE_I2C_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	795;"	d
UART_INTR_SLAVE_I2C_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	795;"	d
UART_INTR_SLAVE_I2C_WRITE_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	808;"	d
UART_INTR_SLAVE_I2C_WRITE_STOP	.\Design02.cydsn\codegentemp\UART.h	808;"	d
UART_INTR_SLAVE_I2C_WRITE_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	794;"	d
UART_INTR_SLAVE_I2C_WRITE_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	794;"	d
UART_INTR_SLAVE_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	302;"	d
UART_INTR_SLAVE_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	302;"	d
UART_INTR_SLAVE_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	301;"	d
UART_INTR_SLAVE_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	301;"	d
UART_INTR_SLAVE_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	299;"	d
UART_INTR_SLAVE_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	299;"	d
UART_INTR_SLAVE_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	298;"	d
UART_INTR_SLAVE_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	298;"	d
UART_INTR_SLAVE_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	293;"	d
UART_INTR_SLAVE_PTR	.\Design02.cydsn\codegentemp\UART.h	293;"	d
UART_INTR_SLAVE_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	292;"	d
UART_INTR_SLAVE_REG	.\Design02.cydsn\codegentemp\UART.h	292;"	d
UART_INTR_SLAVE_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	296;"	d
UART_INTR_SLAVE_SET_PTR	.\Design02.cydsn\codegentemp\UART.h	296;"	d
UART_INTR_SLAVE_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	295;"	d
UART_INTR_SLAVE_SET_REG	.\Design02.cydsn\codegentemp\UART.h	295;"	d
UART_INTR_SLAVE_SPI_BUS_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	824;"	d
UART_INTR_SLAVE_SPI_BUS_ERROR	.\Design02.cydsn\codegentemp\UART.h	824;"	d
UART_INTR_SLAVE_SPI_BUS_ERROR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	802;"	d
UART_INTR_SLAVE_SPI_BUS_ERROR_POS	.\Design02.cydsn\codegentemp\UART.h	802;"	d
UART_INTR_SLAVE_SPI_EZBUF_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	822;"	d
UART_INTR_SLAVE_SPI_EZBUF_STOP	.\Design02.cydsn\codegentemp\UART.h	822;"	d
UART_INTR_SLAVE_SPI_EZBUF_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	801;"	d
UART_INTR_SLAVE_SPI_EZBUF_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	801;"	d
UART_INTR_SLAVE_SPI_EZBUF_WRITE_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	820;"	d
UART_INTR_SLAVE_SPI_EZBUF_WRITE_STOP	.\Design02.cydsn\codegentemp\UART.h	820;"	d
UART_INTR_SLAVE_SPI_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	800;"	d
UART_INTR_SLAVE_SPI_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	800;"	d
UART_INTR_SPI_EC_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	882;"	d
UART_INTR_SPI_EC_ALL	.\Design02.cydsn\codegentemp\UART.h	882;"	d
UART_INTR_SPI_EC_EZBUF_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	756;"	d
UART_INTR_SPI_EC_EZBUF_STOP	.\Design02.cydsn\codegentemp\UART.h	756;"	d
UART_INTR_SPI_EC_EZBUF_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	753;"	d
UART_INTR_SPI_EC_EZBUF_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	753;"	d
UART_INTR_SPI_EC_EZBUF_WRITE_STOP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	758;"	d
UART_INTR_SPI_EC_EZBUF_WRITE_STOP	.\Design02.cydsn\codegentemp\UART.h	758;"	d
UART_INTR_SPI_EC_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	754;"	d
UART_INTR_SPI_EC_EZBUF_WRITE_STOP_POS	.\Design02.cydsn\codegentemp\UART.h	754;"	d
UART_INTR_SPI_EC_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	277;"	d
UART_INTR_SPI_EC_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	277;"	d
UART_INTR_SPI_EC_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	276;"	d
UART_INTR_SPI_EC_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	276;"	d
UART_INTR_SPI_EC_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	274;"	d
UART_INTR_SPI_EC_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	274;"	d
UART_INTR_SPI_EC_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	273;"	d
UART_INTR_SPI_EC_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	273;"	d
UART_INTR_SPI_EC_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	271;"	d
UART_INTR_SPI_EC_PTR	.\Design02.cydsn\codegentemp\UART.h	271;"	d
UART_INTR_SPI_EC_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	270;"	d
UART_INTR_SPI_EC_REG	.\Design02.cydsn\codegentemp\UART.h	270;"	d
UART_INTR_SPI_EC_WAKE_UP	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	755;"	d
UART_INTR_SPI_EC_WAKE_UP	.\Design02.cydsn\codegentemp\UART.h	755;"	d
UART_INTR_SPI_EC_WAKE_UP_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	752;"	d
UART_INTR_SPI_EC_WAKE_UP_POS	.\Design02.cydsn\codegentemp\UART.h	752;"	d
UART_INTR_TX_ALL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	906;"	d
UART_INTR_TX_ALL	.\Design02.cydsn\codegentemp\UART.h	906;"	d
UART_INTR_TX_BLOCKED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	846;"	d
UART_INTR_TX_BLOCKED	.\Design02.cydsn\codegentemp\UART.h	846;"	d
UART_INTR_TX_BLOCKED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	836;"	d
UART_INTR_TX_BLOCKED_POS	.\Design02.cydsn\codegentemp\UART.h	836;"	d
UART_INTR_TX_EMPTY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	843;"	d
UART_INTR_TX_EMPTY	.\Design02.cydsn\codegentemp\UART.h	843;"	d
UART_INTR_TX_EMPTY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	833;"	d
UART_INTR_TX_EMPTY_POS	.\Design02.cydsn\codegentemp\UART.h	833;"	d
UART_INTR_TX_FIFO_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	841;"	d
UART_INTR_TX_FIFO_LEVEL	.\Design02.cydsn\codegentemp\UART.h	841;"	d
UART_INTR_TX_MASKED_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	314;"	d
UART_INTR_TX_MASKED_PTR	.\Design02.cydsn\codegentemp\UART.h	314;"	d
UART_INTR_TX_MASKED_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	313;"	d
UART_INTR_TX_MASKED_REG	.\Design02.cydsn\codegentemp\UART.h	313;"	d
UART_INTR_TX_MASK_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	311;"	d
UART_INTR_TX_MASK_PTR	.\Design02.cydsn\codegentemp\UART.h	311;"	d
UART_INTR_TX_MASK_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	310;"	d
UART_INTR_TX_MASK_REG	.\Design02.cydsn\codegentemp\UART.h	310;"	d
UART_INTR_TX_NOT_FULL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	842;"	d
UART_INTR_TX_NOT_FULL	.\Design02.cydsn\codegentemp\UART.h	842;"	d
UART_INTR_TX_NOT_FULL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	832;"	d
UART_INTR_TX_NOT_FULL_POS	.\Design02.cydsn\codegentemp\UART.h	832;"	d
UART_INTR_TX_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	844;"	d
UART_INTR_TX_OVERFLOW	.\Design02.cydsn\codegentemp\UART.h	844;"	d
UART_INTR_TX_OVERFLOW_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	834;"	d
UART_INTR_TX_OVERFLOW_POS	.\Design02.cydsn\codegentemp\UART.h	834;"	d
UART_INTR_TX_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	305;"	d
UART_INTR_TX_PTR	.\Design02.cydsn\codegentemp\UART.h	305;"	d
UART_INTR_TX_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	304;"	d
UART_INTR_TX_REG	.\Design02.cydsn\codegentemp\UART.h	304;"	d
UART_INTR_TX_SET_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	308;"	d
UART_INTR_TX_SET_PTR	.\Design02.cydsn\codegentemp\UART.h	308;"	d
UART_INTR_TX_SET_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	307;"	d
UART_INTR_TX_SET_REG	.\Design02.cydsn\codegentemp\UART.h	307;"	d
UART_INTR_TX_TRIGGER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	840;"	d
UART_INTR_TX_TRIGGER	.\Design02.cydsn\codegentemp\UART.h	840;"	d
UART_INTR_TX_TRIGGER_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	831;"	d
UART_INTR_TX_TRIGGER_POS	.\Design02.cydsn\codegentemp\UART.h	831;"	d
UART_INTR_TX_UART_ARB_LOST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	849;"	d
UART_INTR_TX_UART_ARB_LOST	.\Design02.cydsn\codegentemp\UART.h	849;"	d
UART_INTR_TX_UART_ARB_LOST_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	839;"	d
UART_INTR_TX_UART_ARB_LOST_POS	.\Design02.cydsn\codegentemp\UART.h	839;"	d
UART_INTR_TX_UART_DONE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	848;"	d
UART_INTR_TX_UART_DONE	.\Design02.cydsn\codegentemp\UART.h	848;"	d
UART_INTR_TX_UART_DONE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	838;"	d
UART_INTR_TX_UART_DONE_POS	.\Design02.cydsn\codegentemp\UART.h	838;"	d
UART_INTR_TX_UART_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	847;"	d
UART_INTR_TX_UART_NACK	.\Design02.cydsn\codegentemp\UART.h	847;"	d
UART_INTR_TX_UART_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	837;"	d
UART_INTR_TX_UART_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	837;"	d
UART_INTR_TX_UNDERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	845;"	d
UART_INTR_TX_UNDERFLOW	.\Design02.cydsn\codegentemp\UART.h	845;"	d
UART_INTR_TX_UNDERFLOW_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	835;"	d
UART_INTR_TX_UNDERFLOW_POS	.\Design02.cydsn\codegentemp\UART.h	835;"	d
UART_ISR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	342;"	d
UART_ISR_NUMBER	.\Design02.cydsn\codegentemp\UART.h	342;"	d
UART_ISR_PRIORITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	343;"	d
UART_ISR_PRIORITY	.\Design02.cydsn\codegentemp\UART.h	343;"	d
UART_Init	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_Init(void)$/;"	f
UART_Init	.\Design02.cydsn\codegentemp\UART.c	/^void UART_Init(void)$/;"	f
UART_MISO_SDA_TX_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	528;"	d
UART_MISO_SDA_TX_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	528;"	d
UART_MISO_SDA_TX_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	529;"	d
UART_MISO_SDA_TX_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	529;"	d
UART_MISO_SDA_TX_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	527;"	d
UART_MISO_SDA_TX_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	527;"	d
UART_MISO_SDA_TX_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	526;"	d
UART_MISO_SDA_TX_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	526;"	d
UART_MISO_SDA_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	497;"	d
UART_MISO_SDA_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	497;"	d
UART_MISO_SDA_TX_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	552;"	d
UART_MISO_SDA_TX_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	552;"	d
UART_MISO_SDA_TX_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	562;"	d
UART_MISO_SDA_TX_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	562;"	d
UART_MOSI_SCL_RX_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	521;"	d
UART_MOSI_SCL_RX_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	521;"	d
UART_MOSI_SCL_RX_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	522;"	d
UART_MOSI_SCL_RX_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	522;"	d
UART_MOSI_SCL_RX_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	520;"	d
UART_MOSI_SCL_RX_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	520;"	d
UART_MOSI_SCL_RX_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	519;"	d
UART_MOSI_SCL_RX_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	519;"	d
UART_MOSI_SCL_RX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	496;"	d
UART_MOSI_SCL_RX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	496;"	d
UART_MOSI_SCL_RX_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	551;"	d
UART_MOSI_SCL_RX_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	551;"	d
UART_MOSI_SCL_RX_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	561;"	d
UART_MOSI_SCL_RX_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	561;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	508;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	508;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	509;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	509;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	507;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	507;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	506;"	d
UART_MOSI_SCL_RX_WAKE_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	506;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	512;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	512;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	511;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	511;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_TYPE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	515;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_TYPE_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	515;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_TYPE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	514;"	d
UART_MOSI_SCL_RX_WAKE_INTCFG_TYPE_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	514;"	d
UART_MOSI_SCL_RX_WAKE_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	495;"	d
UART_MOSI_SCL_RX_WAKE_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	495;"	d
UART_MOSI_SCL_RX_WAKE_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	550;"	d
UART_MOSI_SCL_RX_WAKE_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	550;"	d
UART_MOSI_SCL_RX_WAKE_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	560;"	d
UART_MOSI_SCL_RX_WAKE_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	560;"	d
UART_NO_INTR_SOURCES	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1568;"	d
UART_NO_INTR_SOURCES	.\Design02.cydsn\codegentemp\UART.h	1568;"	d
UART_ONE_BYTE_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	928;"	d
UART_ONE_BYTE_WIDTH	.\Design02.cydsn\codegentemp\UART.h	928;"	d
UART_PIN_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	369;"	d
UART_PIN_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\UART_PINS.h	369;"	d
UART_PIN_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	370;"	d
UART_PIN_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\UART_PINS.h	370;"	d
UART_PIN_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	371;"	d
UART_PIN_DM_OD_LO	.\Design02.cydsn\codegentemp\UART_PINS.h	371;"	d
UART_PIN_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	372;"	d
UART_PIN_DM_STRONG	.\Design02.cydsn\codegentemp\UART_PINS.h	372;"	d
UART_PutWordInRxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_PutWordInRxBuffer(uint32 idx, uint32 rxDataByte)$/;"	f
UART_PutWordInRxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	425;"	d
UART_PutWordInRxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_PutWordInRxBuffer(uint32 idx, uint32 rxDataByte)$/;"	f
UART_PutWordInRxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	425;"	d
UART_PutWordInTxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_PutWordInTxBuffer(uint32 idx, uint32 txDataByte)$/;"	f
UART_PutWordInTxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	436;"	d
UART_PutWordInTxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_PutWordInTxBuffer(uint32 idx, uint32 txDataByte)$/;"	f
UART_PutWordInTxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	436;"	d
UART_REMOVE_CTS_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	34;"	d
UART_REMOVE_CTS_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	34;"	d
UART_REMOVE_I2C_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	41;"	d
UART_REMOVE_I2C_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	41;"	d
UART_REMOVE_MISO_SDA_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	486;"	d
UART_REMOVE_MISO_SDA_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	486;"	d
UART_REMOVE_MOSI_SCL_RX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	485;"	d
UART_REMOVE_MOSI_SCL_RX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	485;"	d
UART_REMOVE_MOSI_SCL_RX_WAKE_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	484;"	d
UART_REMOVE_MOSI_SCL_RX_WAKE_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	484;"	d
UART_REMOVE_RTS_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	35;"	d
UART_REMOVE_RTS_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	35;"	d
UART_REMOVE_RX_SDA_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	32;"	d
UART_REMOVE_RX_SDA_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	32;"	d
UART_REMOVE_RX_WAKE_SDA_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	31;"	d
UART_REMOVE_RX_WAKE_SDA_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	31;"	d
UART_REMOVE_SCB_CLK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	72;"	d
UART_REMOVE_SCB_CLK	.\Design02.cydsn\codegentemp\UART.h	72;"	d
UART_REMOVE_SCB_IRQ	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	60;"	d
UART_REMOVE_SCB_IRQ	.\Design02.cydsn\codegentemp\UART.h	60;"	d
UART_REMOVE_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	488;"	d
UART_REMOVE_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	488;"	d
UART_REMOVE_SPI_MASTER_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	45;"	d
UART_REMOVE_SPI_MASTER_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	45;"	d
UART_REMOVE_SPI_MASTER_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	44;"	d
UART_REMOVE_SPI_MASTER_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	44;"	d
UART_REMOVE_SPI_MASTER_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	42;"	d
UART_REMOVE_SPI_MASTER_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	42;"	d
UART_REMOVE_SPI_MASTER_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	43;"	d
UART_REMOVE_SPI_MASTER_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	43;"	d
UART_REMOVE_SPI_MASTER_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	46;"	d
UART_REMOVE_SPI_MASTER_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	46;"	d
UART_REMOVE_SPI_MASTER_SS1_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	47;"	d
UART_REMOVE_SPI_MASTER_SS1_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	47;"	d
UART_REMOVE_SPI_MASTER_SS2_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	48;"	d
UART_REMOVE_SPI_MASTER_SS2_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	48;"	d
UART_REMOVE_SPI_MASTER_SS3_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	49;"	d
UART_REMOVE_SPI_MASTER_SS3_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	49;"	d
UART_REMOVE_SPI_SLAVE_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	52;"	d
UART_REMOVE_SPI_SLAVE_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	52;"	d
UART_REMOVE_SPI_SLAVE_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	51;"	d
UART_REMOVE_SPI_SLAVE_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	51;"	d
UART_REMOVE_SPI_SLAVE_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	50;"	d
UART_REMOVE_SPI_SLAVE_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	50;"	d
UART_REMOVE_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	491;"	d
UART_REMOVE_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	491;"	d
UART_REMOVE_SS1_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	36;"	d
UART_REMOVE_SS1_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	36;"	d
UART_REMOVE_SS2_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	37;"	d
UART_REMOVE_SS2_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	37;"	d
UART_REMOVE_SS3_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	38;"	d
UART_REMOVE_SS3_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	38;"	d
UART_REMOVE_TX_SCL_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	33;"	d
UART_REMOVE_TX_SCL_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	33;"	d
UART_REMOVE_UART_CTS_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	58;"	d
UART_REMOVE_UART_CTS_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	58;"	d
UART_REMOVE_UART_RTS_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	57;"	d
UART_REMOVE_UART_RTS_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	57;"	d
UART_REMOVE_UART_RX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	55;"	d
UART_REMOVE_UART_RX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	55;"	d
UART_REMOVE_UART_RX_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	54;"	d
UART_REMOVE_UART_RX_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	54;"	d
UART_REMOVE_UART_RX_WAKEUP_IRQ	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	63;"	d
UART_REMOVE_UART_RX_WAKEUP_IRQ	.\Design02.cydsn\codegentemp\UART.h	63;"	d
UART_REMOVE_UART_RX_WAKE_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	56;"	d
UART_REMOVE_UART_RX_WAKE_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	56;"	d
UART_REMOVE_UART_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	53;"	d
UART_REMOVE_UART_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	53;"	d
UART_RTS_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	330;"	d
UART_RTS_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	330;"	d
UART_RTS_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	331;"	d
UART_RTS_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	331;"	d
UART_RTS_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	329;"	d
UART_RTS_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	329;"	d
UART_RTS_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	328;"	d
UART_RTS_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	328;"	d
UART_RTS_SS0_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	248;"	d
UART_RTS_SS0_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	248;"	d
UART_RTS_SS0_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	249;"	d
UART_RTS_SS0_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	249;"	d
UART_RTS_SS0_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	247;"	d
UART_RTS_SS0_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	247;"	d
UART_RTS_SS0_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	246;"	d
UART_RTS_SS0_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	246;"	d
UART_RTS_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	65;"	d
UART_RTS_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	65;"	d
UART_RTS_SS0_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	350;"	d
UART_RTS_SS0_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	350;"	d
UART_RTS_SS0_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	359;"	d
UART_RTS_SS0_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	359;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	130;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	189;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	222;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	130;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	189;"	d
UART_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	222;"	d
UART_RX_CTRL_DATA_WIDTH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	688;"	d
UART_RX_CTRL_DATA_WIDTH_MASK	.\Design02.cydsn\codegentemp\UART.h	688;"	d
UART_RX_CTRL_DATA_WIDTH_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	684;"	d
UART_RX_CTRL_DATA_WIDTH_POS	.\Design02.cydsn\codegentemp\UART.h	684;"	d
UART_RX_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	692;"	d
UART_RX_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART.h	692;"	d
UART_RX_CTRL_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	687;"	d
UART_RX_CTRL_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	687;"	d
UART_RX_CTRL_LSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	690;"	d
UART_RX_CTRL_LSB_FIRST	.\Design02.cydsn\codegentemp\UART.h	690;"	d
UART_RX_CTRL_MEDIAN	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	691;"	d
UART_RX_CTRL_MEDIAN	.\Design02.cydsn\codegentemp\UART.h	691;"	d
UART_RX_CTRL_MEDIAN_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	686;"	d
UART_RX_CTRL_MEDIAN_POS	.\Design02.cydsn\codegentemp\UART.h	686;"	d
UART_RX_CTRL_MSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	689;"	d
UART_RX_CTRL_MSB_FIRST	.\Design02.cydsn\codegentemp\UART.h	689;"	d
UART_RX_CTRL_MSB_FIRST_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	685;"	d
UART_RX_CTRL_MSB_FIRST_POS	.\Design02.cydsn\codegentemp\UART.h	685;"	d
UART_RX_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	237;"	d
UART_RX_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	237;"	d
UART_RX_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	236;"	d
UART_RX_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	236;"	d
UART_RX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	119;"	d
UART_RX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	236;"	d
UART_RX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	119;"	d
UART_RX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	236;"	d
UART_RX_FIFO_CTRL_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	700;"	d
UART_RX_FIFO_CTRL_CLEAR	.\Design02.cydsn\codegentemp\UART.h	700;"	d
UART_RX_FIFO_CTRL_CLEAR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	697;"	d
UART_RX_FIFO_CTRL_CLEAR_POS	.\Design02.cydsn\codegentemp\UART.h	697;"	d
UART_RX_FIFO_CTRL_FREEZE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	701;"	d
UART_RX_FIFO_CTRL_FREEZE	.\Design02.cydsn\codegentemp\UART.h	701;"	d
UART_RX_FIFO_CTRL_FREEZE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	698;"	d
UART_RX_FIFO_CTRL_FREEZE_POS	.\Design02.cydsn\codegentemp\UART.h	698;"	d
UART_RX_FIFO_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	240;"	d
UART_RX_FIFO_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	240;"	d
UART_RX_FIFO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	239;"	d
UART_RX_FIFO_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	239;"	d
UART_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	699;"	d
UART_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\codegentemp\UART.h	699;"	d
UART_RX_FIFO_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	696;"	d
UART_RX_FIFO_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\codegentemp\UART.h	696;"	d
UART_RX_FIFO_RD_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	723;"	d
UART_RX_FIFO_RD_MASK	.\Design02.cydsn\codegentemp\UART.h	723;"	d
UART_RX_FIFO_RD_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	722;"	d
UART_RX_FIFO_RD_POS	.\Design02.cydsn\codegentemp\UART.h	722;"	d
UART_RX_FIFO_RD_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	249;"	d
UART_RX_FIFO_RD_PTR	.\Design02.cydsn\codegentemp\UART.h	249;"	d
UART_RX_FIFO_RD_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	248;"	d
UART_RX_FIFO_RD_REG	.\Design02.cydsn\codegentemp\UART.h	248;"	d
UART_RX_FIFO_RD_SILENT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	727;"	d
UART_RX_FIFO_RD_SILENT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	731;"	d
UART_RX_FIFO_RD_SILENT_MASK	.\Design02.cydsn\codegentemp\UART.h	727;"	d
UART_RX_FIFO_RD_SILENT_MASK	.\Design02.cydsn\codegentemp\UART.h	731;"	d
UART_RX_FIFO_RD_SILENT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	726;"	d
UART_RX_FIFO_RD_SILENT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	730;"	d
UART_RX_FIFO_RD_SILENT_POS	.\Design02.cydsn\codegentemp\UART.h	726;"	d
UART_RX_FIFO_RD_SILENT_POS	.\Design02.cydsn\codegentemp\UART.h	730;"	d
UART_RX_FIFO_RD_SILENT_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	252;"	d
UART_RX_FIFO_RD_SILENT_PTR	.\Design02.cydsn\codegentemp\UART.h	252;"	d
UART_RX_FIFO_RD_SILENT_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	251;"	d
UART_RX_FIFO_RD_SILENT_REG	.\Design02.cydsn\codegentemp\UART.h	251;"	d
UART_RX_FIFO_SR_VALID	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	709;"	d
UART_RX_FIFO_SR_VALID	.\Design02.cydsn\codegentemp\UART.h	709;"	d
UART_RX_FIFO_SR_VALID_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	705;"	d
UART_RX_FIFO_SR_VALID_POS	.\Design02.cydsn\codegentemp\UART.h	705;"	d
UART_RX_FIFO_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	243;"	d
UART_RX_FIFO_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	243;"	d
UART_RX_FIFO_STATUS_RD_PTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	710;"	d
UART_RX_FIFO_STATUS_RD_PTR_MASK	.\Design02.cydsn\codegentemp\UART.h	710;"	d
UART_RX_FIFO_STATUS_RD_PTR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	706;"	d
UART_RX_FIFO_STATUS_RD_PTR_POS	.\Design02.cydsn\codegentemp\UART.h	706;"	d
UART_RX_FIFO_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	242;"	d
UART_RX_FIFO_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	242;"	d
UART_RX_FIFO_STATUS_USED_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	708;"	d
UART_RX_FIFO_STATUS_USED_MASK	.\Design02.cydsn\codegentemp\UART.h	708;"	d
UART_RX_FIFO_STATUS_USED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	704;"	d
UART_RX_FIFO_STATUS_USED_POS	.\Design02.cydsn\codegentemp\UART.h	704;"	d
UART_RX_FIFO_STATUS_WR_PTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	712;"	d
UART_RX_FIFO_STATUS_WR_PTR_MASK	.\Design02.cydsn\codegentemp\UART.h	712;"	d
UART_RX_FIFO_STATUS_WR_PTR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	707;"	d
UART_RX_FIFO_STATUS_WR_PTR_POS	.\Design02.cydsn\codegentemp\UART.h	707;"	d
UART_RX_INTR_MASK	.\Design02.cydsn\app_UART.h	26;"	d
UART_RX_MATCH_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	718;"	d
UART_RX_MATCH_ADDR_MASK	.\Design02.cydsn\codegentemp\UART.h	718;"	d
UART_RX_MATCH_ADDR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	716;"	d
UART_RX_MATCH_ADDR_POS	.\Design02.cydsn\codegentemp\UART.h	716;"	d
UART_RX_MATCH_MASK_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	719;"	d
UART_RX_MATCH_MASK_MASK	.\Design02.cydsn\codegentemp\UART.h	719;"	d
UART_RX_MATCH_MASK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	717;"	d
UART_RX_MATCH_MASK_POS	.\Design02.cydsn\codegentemp\UART.h	717;"	d
UART_RX_MATCH_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	246;"	d
UART_RX_MATCH_PTR	.\Design02.cydsn\codegentemp\UART.h	246;"	d
UART_RX_MATCH_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	245;"	d
UART_RX_MATCH_REG	.\Design02.cydsn\codegentemp\UART.h	245;"	d
UART_RX_SDA_MOSI_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	227;"	d
UART_RX_SDA_MOSI_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	227;"	d
UART_RX_SDA_MOSI_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	228;"	d
UART_RX_SDA_MOSI_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	228;"	d
UART_RX_SDA_MOSI_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	226;"	d
UART_RX_SDA_MOSI_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	226;"	d
UART_RX_SDA_MOSI_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	225;"	d
UART_RX_SDA_MOSI_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	225;"	d
UART_RX_SDA_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	62;"	d
UART_RX_SDA_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	62;"	d
UART_RX_SDA_MOSI_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	347;"	d
UART_RX_SDA_MOSI_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	347;"	d
UART_RX_SDA_MOSI_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	356;"	d
UART_RX_SDA_MOSI_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	356;"	d
UART_RX_WAKE_ISR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	347;"	d
UART_RX_WAKE_ISR_NUMBER	.\Design02.cydsn\codegentemp\UART.h	347;"	d
UART_RX_WAKE_ISR_PRIORITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	348;"	d
UART_RX_WAKE_ISR_PRIORITY	.\Design02.cydsn\codegentemp\UART.h	348;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	209;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	209;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	211;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	211;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	207;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	207;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	205;"	d
UART_RX_WAKE_SDA_MOSI_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	205;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	216;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	216;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	214;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	214;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_TYPE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	219;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_TYPE_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	219;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_TYPE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	218;"	d
UART_RX_WAKE_SDA_MOSI_INTCFG_TYPE_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	218;"	d
UART_RX_WAKE_SDA_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	61;"	d
UART_RX_WAKE_SDA_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	61;"	d
UART_RX_WAKE_SDA_MOSI_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	346;"	d
UART_RX_WAKE_SDA_MOSI_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	346;"	d
UART_RX_WAKE_SDA_MOSI_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	355;"	d
UART_RX_WAKE_SDA_MOSI_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	355;"	d
UART_RxWakeClearPendingInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	126;"	d
UART_RxWakeClearPendingInt	.\Design02.cydsn\codegentemp\UART.h	126;"	d
UART_RxWakeDisableInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	125;"	d
UART_RxWakeDisableInt	.\Design02.cydsn\codegentemp\UART.h	125;"	d
UART_RxWakeEnableInt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	124;"	d
UART_RxWakeEnableInt	.\Design02.cydsn\codegentemp\UART.h	124;"	d
UART_SCBCLK_CMD_DISABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	70;"	d
UART_SCBCLK_CMD_DISABLE_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	70;"	d
UART_SCBCLK_CMD_DISABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	67;"	d
UART_SCBCLK_CMD_DISABLE_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	67;"	d
UART_SCBCLK_CMD_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	65;"	d
UART_SCBCLK_CMD_DIV_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	65;"	d
UART_SCBCLK_CMD_ENABLE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	71;"	d
UART_SCBCLK_CMD_ENABLE_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	71;"	d
UART_SCBCLK_CMD_ENABLE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	68;"	d
UART_SCBCLK_CMD_ENABLE_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	68;"	d
UART_SCBCLK_CMD_PA_DIV_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	66;"	d
UART_SCBCLK_CMD_PA_DIV_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	66;"	d
UART_SCBCLK_CMD_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	61;"	d
UART_SCBCLK_CMD_REG	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	61;"	d
UART_SCBCLK_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	62;"	d
UART_SCBCLK_CTRL_REG	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	62;"	d
UART_SCBCLK_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	73;"	d
UART_SCBCLK_DIV_FRAC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	82;"	d
UART_SCBCLK_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	73;"	d
UART_SCBCLK_DIV_FRAC_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	82;"	d
UART_SCBCLK_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	74;"	d
UART_SCBCLK_DIV_FRAC_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	83;"	d
UART_SCBCLK_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	74;"	d
UART_SCBCLK_DIV_FRAC_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	83;"	d
UART_SCBCLK_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	59;"	d
UART_SCBCLK_DIV_ID	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	59;"	d
UART_SCBCLK_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	75;"	d
UART_SCBCLK_DIV_INT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	84;"	d
UART_SCBCLK_DIV_INT_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	75;"	d
UART_SCBCLK_DIV_INT_MASK	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	84;"	d
UART_SCBCLK_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	76;"	d
UART_SCBCLK_DIV_INT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	85;"	d
UART_SCBCLK_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	76;"	d
UART_SCBCLK_DIV_INT_SHIFT	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	85;"	d
UART_SCBCLK_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	63;"	d
UART_SCBCLK_DIV_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	80;"	d
UART_SCBCLK_DIV_REG	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	63;"	d
UART_SCBCLK_DIV_REG	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	80;"	d
UART_SCBCLK_Disable	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	47;"	d
UART_SCBCLK_Disable	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	47;"	d
UART_SCBCLK_ENABLE_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	81;"	d
UART_SCBCLK_ENABLE_REG	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	81;"	d
UART_SCBCLK_Enable	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	46;"	d
UART_SCBCLK_Enable	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	46;"	d
UART_SCBCLK_GetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^uint16 UART_SCBCLK_GetDividerRegister(void)$/;"	f
UART_SCBCLK_GetDividerRegister	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^uint16 UART_SCBCLK_GetDividerRegister(void)$/;"	f
UART_SCBCLK_GetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^uint8 UART_SCBCLK_GetFractionalDividerRegister(void)$/;"	f
UART_SCBCLK_GetFractionalDividerRegister	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^uint8 UART_SCBCLK_GetFractionalDividerRegister(void)$/;"	f
UART_SCBCLK_SetDivider	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	50;"	d
UART_SCBCLK_SetDivider	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	50;"	d
UART_SCBCLK_SetDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	48;"	d
UART_SCBCLK_SetDividerRegister	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	48;"	d
UART_SCBCLK_SetDividerValue	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	51;"	d
UART_SCBCLK_SetDividerValue	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	51;"	d
UART_SCBCLK_SetFractionalDividerRegister	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^void UART_SCBCLK_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
UART_SCBCLK_SetFractionalDividerRegister	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^void UART_SCBCLK_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)$/;"	f
UART_SCBCLK_Start	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^void UART_SCBCLK_Start(void)$/;"	f
UART_SCBCLK_Start	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.h	30;"	d
UART_SCBCLK_Start	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^void UART_SCBCLK_Start(void)$/;"	f
UART_SCBCLK_Start	.\Design02.cydsn\codegentemp\UART_SCBCLK.h	30;"	d
UART_SCBCLK_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^void UART_SCBCLK_StartEx(uint32 alignClkDiv)$/;"	f
UART_SCBCLK_StartEx	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^void UART_SCBCLK_StartEx(uint32 alignClkDiv)$/;"	f
UART_SCBCLK_Stop	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCBCLK.c	/^void UART_SCBCLK_Stop(void)$/;"	f
UART_SCBCLK_Stop	.\Design02.cydsn\codegentemp\UART_SCBCLK.c	/^void UART_SCBCLK_Stop(void)$/;"	f
UART_SCBCLK__CTRL_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	799;"	d
UART_SCBCLK__CTRL_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	799;"	d
UART_SCBCLK__DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	800;"	d
UART_SCBCLK__DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	800;"	d
UART_SCBCLK__DIV_REGISTER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	801;"	d
UART_SCBCLK__DIV_REGISTER	.\Design02.cydsn\codegentemp\cyfitter.h	801;"	d
UART_SCBCLK__PA_DIV_ID	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	802;"	d
UART_SCBCLK__PA_DIV_ID	.\Design02.cydsn\codegentemp\cyfitter.h	802;"	d
UART_SCB_CLK_INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	73;"	d
UART_SCB_CLK_INTERNAL	.\Design02.cydsn\codegentemp\UART.h	73;"	d
UART_SCB_INTR_MODE_EXTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	69;"	d
UART_SCB_INTR_MODE_EXTERNAL	.\Design02.cydsn\codegentemp\UART.h	69;"	d
UART_SCB_INTR_MODE_INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	68;"	d
UART_SCB_INTR_MODE_INTERNAL	.\Design02.cydsn\codegentemp\UART.h	68;"	d
UART_SCB_INTR_MODE_NONE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	67;"	d
UART_SCB_INTR_MODE_NONE	.\Design02.cydsn\codegentemp\UART.h	67;"	d
UART_SCB_IRQ_ClearPending	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_ClearPending(void)$/;"	f
UART_SCB_IRQ_ClearPending	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_ClearPending(void)$/;"	f
UART_SCB_IRQ_Disable	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Disable(void)$/;"	f
UART_SCB_IRQ_Disable	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Disable(void)$/;"	f
UART_SCB_IRQ_Enable	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Enable(void)$/;"	f
UART_SCB_IRQ_Enable	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Enable(void)$/;"	f
UART_SCB_IRQ_GetPriority	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^uint8 UART_SCB_IRQ_GetPriority(void)$/;"	f
UART_SCB_IRQ_GetPriority	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^uint8 UART_SCB_IRQ_GetPriority(void)$/;"	f
UART_SCB_IRQ_GetState	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^uint8 UART_SCB_IRQ_GetState(void)$/;"	f
UART_SCB_IRQ_GetState	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^uint8 UART_SCB_IRQ_GetState(void)$/;"	f
UART_SCB_IRQ_GetVector	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^cyisraddress UART_SCB_IRQ_GetVector(void)$/;"	f
UART_SCB_IRQ_GetVector	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^cyisraddress UART_SCB_IRQ_GetVector(void)$/;"	f
UART_SCB_IRQ_INTC_CLR_EN	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	58;"	d
UART_SCB_IRQ_INTC_CLR_EN	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	58;"	d
UART_SCB_IRQ_INTC_CLR_PD	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	64;"	d
UART_SCB_IRQ_INTC_CLR_PD	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	64;"	d
UART_SCB_IRQ_INTC_PRIOR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	49;"	d
UART_SCB_IRQ_INTC_PRIOR	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	49;"	d
UART_SCB_IRQ_INTC_PRIOR_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	52;"	d
UART_SCB_IRQ_INTC_PRIOR_NUMBER	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	52;"	d
UART_SCB_IRQ_INTC_SET_EN	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	55;"	d
UART_SCB_IRQ_INTC_SET_EN	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	55;"	d
UART_SCB_IRQ_INTC_SET_PD	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	61;"	d
UART_SCB_IRQ_INTC_SET_PD	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	61;"	d
UART_SCB_IRQ_INTC_VECTOR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	46;"	d
UART_SCB_IRQ_INTC_VECTOR	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	46;"	d
UART_SCB_IRQ_INTERNAL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	61;"	d
UART_SCB_IRQ_INTERNAL	.\Design02.cydsn\codegentemp\UART.h	61;"	d
UART_SCB_IRQ_Interrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.h	/^CY_ISR_PROTO(UART_SCB_IRQ_Interrupt);$/;"	v
UART_SCB_IRQ_Interrupt	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.h	/^CY_ISR_PROTO(UART_SCB_IRQ_Interrupt);$/;"	v
UART_SCB_IRQ_SetPending	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetPending(void)$/;"	f
UART_SCB_IRQ_SetPending	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetPending(void)$/;"	f
UART_SCB_IRQ_SetPriority	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetPriority(uint8 priority)$/;"	f
UART_SCB_IRQ_SetPriority	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetPriority(uint8 priority)$/;"	f
UART_SCB_IRQ_SetVector	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetVector(cyisraddress address)$/;"	f
UART_SCB_IRQ_SetVector	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_SetVector(cyisraddress address)$/;"	f
UART_SCB_IRQ_Start	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Start(void)$/;"	f
UART_SCB_IRQ_Start	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Start(void)$/;"	f
UART_SCB_IRQ_StartEx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_StartEx(cyisraddress address)$/;"	f
UART_SCB_IRQ_StartEx	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_StartEx(cyisraddress address)$/;"	f
UART_SCB_IRQ_Stop	.\Design02.cydsn\Generated_Source\PSoC4\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Stop(void)$/;"	f
UART_SCB_IRQ_Stop	.\Design02.cydsn\codegentemp\UART_SCB_IRQ.c	/^void UART_SCB_IRQ_Stop(void)$/;"	f
UART_SCB_IRQ__INTC_CLR_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	788;"	d
UART_SCB_IRQ__INTC_CLR_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	788;"	d
UART_SCB_IRQ__INTC_CLR_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	789;"	d
UART_SCB_IRQ__INTC_CLR_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	789;"	d
UART_SCB_IRQ__INTC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	790;"	d
UART_SCB_IRQ__INTC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	790;"	d
UART_SCB_IRQ__INTC_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	791;"	d
UART_SCB_IRQ__INTC_NUMBER	.\Design02.cydsn\codegentemp\cyfitter.h	791;"	d
UART_SCB_IRQ__INTC_PRIOR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	792;"	d
UART_SCB_IRQ__INTC_PRIOR_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	792;"	d
UART_SCB_IRQ__INTC_PRIOR_NUM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	793;"	d
UART_SCB_IRQ__INTC_PRIOR_NUM	.\Design02.cydsn\codegentemp\cyfitter.h	793;"	d
UART_SCB_IRQ__INTC_PRIOR_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	794;"	d
UART_SCB_IRQ__INTC_PRIOR_REG	.\Design02.cydsn\codegentemp\cyfitter.h	794;"	d
UART_SCB_IRQ__INTC_SET_EN_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	795;"	d
UART_SCB_IRQ__INTC_SET_EN_REG	.\Design02.cydsn\codegentemp\cyfitter.h	795;"	d
UART_SCB_IRQ__INTC_SET_PD_REG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	796;"	d
UART_SCB_IRQ__INTC_SET_PD_REG	.\Design02.cydsn\codegentemp\cyfitter.h	796;"	d
UART_SCB_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	32;"	d
UART_SCB_MODE	.\Design02.cydsn\codegentemp\UART.h	32;"	d
UART_SCB_MODE_EZI2C	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	38;"	d
UART_SCB_MODE_EZI2C	.\Design02.cydsn\codegentemp\UART.h	38;"	d
UART_SCB_MODE_EZI2C_CONST_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	45;"	d
UART_SCB_MODE_EZI2C_CONST_CFG	.\Design02.cydsn\codegentemp\UART.h	45;"	d
UART_SCB_MODE_EZI2C_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	50;"	d
UART_SCB_MODE_EZI2C_INC	.\Design02.cydsn\codegentemp\UART.h	50;"	d
UART_SCB_MODE_EZI2C_RUNTM_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	98;"	d
UART_SCB_MODE_EZI2C_RUNTM_CFG	.\Design02.cydsn\codegentemp\UART_PVT.h	98;"	d
UART_SCB_MODE_I2C	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	35;"	d
UART_SCB_MODE_I2C	.\Design02.cydsn\codegentemp\UART.h	35;"	d
UART_SCB_MODE_I2C_CONST_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	42;"	d
UART_SCB_MODE_I2C_CONST_CFG	.\Design02.cydsn\codegentemp\UART.h	42;"	d
UART_SCB_MODE_I2C_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	49;"	d
UART_SCB_MODE_I2C_INC	.\Design02.cydsn\codegentemp\UART.h	49;"	d
UART_SCB_MODE_I2C_RUNTM_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	95;"	d
UART_SCB_MODE_I2C_RUNTM_CFG	.\Design02.cydsn\codegentemp\UART_PVT.h	95;"	d
UART_SCB_MODE_SPI	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	36;"	d
UART_SCB_MODE_SPI	.\Design02.cydsn\codegentemp\UART.h	36;"	d
UART_SCB_MODE_SPI_CONST_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	43;"	d
UART_SCB_MODE_SPI_CONST_CFG	.\Design02.cydsn\codegentemp\UART.h	43;"	d
UART_SCB_MODE_SPI_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	52;"	d
UART_SCB_MODE_SPI_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	55;"	d
UART_SCB_MODE_SPI_INC	.\Design02.cydsn\codegentemp\UART.h	52;"	d
UART_SCB_MODE_SPI_INC	.\Design02.cydsn\codegentemp\UART.h	55;"	d
UART_SCB_MODE_SPI_RUNTM_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	96;"	d
UART_SCB_MODE_SPI_RUNTM_CFG	.\Design02.cydsn\codegentemp\UART_PVT.h	96;"	d
UART_SCB_MODE_UART	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	37;"	d
UART_SCB_MODE_UART	.\Design02.cydsn\codegentemp\UART.h	37;"	d
UART_SCB_MODE_UART_CONST_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	44;"	d
UART_SCB_MODE_UART_CONST_CFG	.\Design02.cydsn\codegentemp\UART.h	44;"	d
UART_SCB_MODE_UART_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	53;"	d
UART_SCB_MODE_UART_INC	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	56;"	d
UART_SCB_MODE_UART_INC	.\Design02.cydsn\codegentemp\UART.h	53;"	d
UART_SCB_MODE_UART_INC	.\Design02.cydsn\codegentemp\UART.h	56;"	d
UART_SCB_MODE_UART_RUNTM_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	97;"	d
UART_SCB_MODE_UART_RUNTM_CFG	.\Design02.cydsn\codegentemp\UART_PVT.h	97;"	d
UART_SCB_MODE_UNCONFIG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	39;"	d
UART_SCB_MODE_UNCONFIG	.\Design02.cydsn\codegentemp\UART.h	39;"	d
UART_SCB_MODE_UNCONFIG_CONST_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	46;"	d
UART_SCB_MODE_UNCONFIG_CONST_CFG	.\Design02.cydsn\codegentemp\UART.h	46;"	d
UART_SCB_MODE_UNCONFIG_RUNTM_CFG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	99;"	d
UART_SCB_MODE_UNCONFIG_RUNTM_CFG	.\Design02.cydsn\codegentemp\UART_PVT.h	99;"	d
UART_SCB_PINS_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	108;"	d
UART_SCB_PINS_NUMBER	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	110;"	d
UART_SCB_PINS_NUMBER	.\Design02.cydsn\codegentemp\UART_PVT.h	108;"	d
UART_SCB_PINS_NUMBER	.\Design02.cydsn\codegentemp\UART_PVT.h	110;"	d
UART_SCB_SW_RESET	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	958;"	d
UART_SCB_SW_RESET	.\Design02.cydsn\codegentemp\UART.h	958;"	d
UART_SCB_WAKE_ENABLE_CHECK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	103;"	d
UART_SCB_WAKE_ENABLE_CHECK	.\Design02.cydsn\codegentemp\UART_PVT.h	103;"	d
UART_SCB__CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	703;"	d
UART_SCB__CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	703;"	d
UART_SCB__EZ_DATA0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	704;"	d
UART_SCB__EZ_DATA0	.\Design02.cydsn\codegentemp\cyfitter.h	704;"	d
UART_SCB__EZ_DATA1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	705;"	d
UART_SCB__EZ_DATA1	.\Design02.cydsn\codegentemp\cyfitter.h	705;"	d
UART_SCB__EZ_DATA10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	706;"	d
UART_SCB__EZ_DATA10	.\Design02.cydsn\codegentemp\cyfitter.h	706;"	d
UART_SCB__EZ_DATA11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	707;"	d
UART_SCB__EZ_DATA11	.\Design02.cydsn\codegentemp\cyfitter.h	707;"	d
UART_SCB__EZ_DATA12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	708;"	d
UART_SCB__EZ_DATA12	.\Design02.cydsn\codegentemp\cyfitter.h	708;"	d
UART_SCB__EZ_DATA13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	709;"	d
UART_SCB__EZ_DATA13	.\Design02.cydsn\codegentemp\cyfitter.h	709;"	d
UART_SCB__EZ_DATA14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	710;"	d
UART_SCB__EZ_DATA14	.\Design02.cydsn\codegentemp\cyfitter.h	710;"	d
UART_SCB__EZ_DATA15	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	711;"	d
UART_SCB__EZ_DATA15	.\Design02.cydsn\codegentemp\cyfitter.h	711;"	d
UART_SCB__EZ_DATA16	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	712;"	d
UART_SCB__EZ_DATA16	.\Design02.cydsn\codegentemp\cyfitter.h	712;"	d
UART_SCB__EZ_DATA17	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	713;"	d
UART_SCB__EZ_DATA17	.\Design02.cydsn\codegentemp\cyfitter.h	713;"	d
UART_SCB__EZ_DATA18	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	714;"	d
UART_SCB__EZ_DATA18	.\Design02.cydsn\codegentemp\cyfitter.h	714;"	d
UART_SCB__EZ_DATA19	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	715;"	d
UART_SCB__EZ_DATA19	.\Design02.cydsn\codegentemp\cyfitter.h	715;"	d
UART_SCB__EZ_DATA2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	716;"	d
UART_SCB__EZ_DATA2	.\Design02.cydsn\codegentemp\cyfitter.h	716;"	d
UART_SCB__EZ_DATA20	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	717;"	d
UART_SCB__EZ_DATA20	.\Design02.cydsn\codegentemp\cyfitter.h	717;"	d
UART_SCB__EZ_DATA21	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	718;"	d
UART_SCB__EZ_DATA21	.\Design02.cydsn\codegentemp\cyfitter.h	718;"	d
UART_SCB__EZ_DATA22	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	719;"	d
UART_SCB__EZ_DATA22	.\Design02.cydsn\codegentemp\cyfitter.h	719;"	d
UART_SCB__EZ_DATA23	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	720;"	d
UART_SCB__EZ_DATA23	.\Design02.cydsn\codegentemp\cyfitter.h	720;"	d
UART_SCB__EZ_DATA24	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	721;"	d
UART_SCB__EZ_DATA24	.\Design02.cydsn\codegentemp\cyfitter.h	721;"	d
UART_SCB__EZ_DATA25	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	722;"	d
UART_SCB__EZ_DATA25	.\Design02.cydsn\codegentemp\cyfitter.h	722;"	d
UART_SCB__EZ_DATA26	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	723;"	d
UART_SCB__EZ_DATA26	.\Design02.cydsn\codegentemp\cyfitter.h	723;"	d
UART_SCB__EZ_DATA27	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	724;"	d
UART_SCB__EZ_DATA27	.\Design02.cydsn\codegentemp\cyfitter.h	724;"	d
UART_SCB__EZ_DATA28	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	725;"	d
UART_SCB__EZ_DATA28	.\Design02.cydsn\codegentemp\cyfitter.h	725;"	d
UART_SCB__EZ_DATA29	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	726;"	d
UART_SCB__EZ_DATA29	.\Design02.cydsn\codegentemp\cyfitter.h	726;"	d
UART_SCB__EZ_DATA3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	727;"	d
UART_SCB__EZ_DATA3	.\Design02.cydsn\codegentemp\cyfitter.h	727;"	d
UART_SCB__EZ_DATA30	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	728;"	d
UART_SCB__EZ_DATA30	.\Design02.cydsn\codegentemp\cyfitter.h	728;"	d
UART_SCB__EZ_DATA31	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	729;"	d
UART_SCB__EZ_DATA31	.\Design02.cydsn\codegentemp\cyfitter.h	729;"	d
UART_SCB__EZ_DATA4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	730;"	d
UART_SCB__EZ_DATA4	.\Design02.cydsn\codegentemp\cyfitter.h	730;"	d
UART_SCB__EZ_DATA5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	731;"	d
UART_SCB__EZ_DATA5	.\Design02.cydsn\codegentemp\cyfitter.h	731;"	d
UART_SCB__EZ_DATA6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	732;"	d
UART_SCB__EZ_DATA6	.\Design02.cydsn\codegentemp\cyfitter.h	732;"	d
UART_SCB__EZ_DATA7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	733;"	d
UART_SCB__EZ_DATA7	.\Design02.cydsn\codegentemp\cyfitter.h	733;"	d
UART_SCB__EZ_DATA8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	734;"	d
UART_SCB__EZ_DATA8	.\Design02.cydsn\codegentemp\cyfitter.h	734;"	d
UART_SCB__EZ_DATA9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	735;"	d
UART_SCB__EZ_DATA9	.\Design02.cydsn\codegentemp\cyfitter.h	735;"	d
UART_SCB__I2C_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	736;"	d
UART_SCB__I2C_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	736;"	d
UART_SCB__I2C_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	737;"	d
UART_SCB__I2C_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	737;"	d
UART_SCB__I2C_M_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	738;"	d
UART_SCB__I2C_M_CMD	.\Design02.cydsn\codegentemp\cyfitter.h	738;"	d
UART_SCB__I2C_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	740;"	d
UART_SCB__I2C_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	740;"	d
UART_SCB__I2C_S_CMD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	739;"	d
UART_SCB__I2C_S_CMD	.\Design02.cydsn\codegentemp\cyfitter.h	739;"	d
UART_SCB__INTR_CAUSE	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	741;"	d
UART_SCB__INTR_CAUSE	.\Design02.cydsn\codegentemp\cyfitter.h	741;"	d
UART_SCB__INTR_I2C_EC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	742;"	d
UART_SCB__INTR_I2C_EC	.\Design02.cydsn\codegentemp\cyfitter.h	742;"	d
UART_SCB__INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	743;"	d
UART_SCB__INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	743;"	d
UART_SCB__INTR_I2C_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	744;"	d
UART_SCB__INTR_I2C_EC_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	744;"	d
UART_SCB__INTR_M	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	745;"	d
UART_SCB__INTR_M	.\Design02.cydsn\codegentemp\cyfitter.h	745;"	d
UART_SCB__INTR_M_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	746;"	d
UART_SCB__INTR_M_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	746;"	d
UART_SCB__INTR_M_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	747;"	d
UART_SCB__INTR_M_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	747;"	d
UART_SCB__INTR_M_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	748;"	d
UART_SCB__INTR_M_SET	.\Design02.cydsn\codegentemp\cyfitter.h	748;"	d
UART_SCB__INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	749;"	d
UART_SCB__INTR_RX	.\Design02.cydsn\codegentemp\cyfitter.h	749;"	d
UART_SCB__INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	750;"	d
UART_SCB__INTR_RX_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	750;"	d
UART_SCB__INTR_RX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	751;"	d
UART_SCB__INTR_RX_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	751;"	d
UART_SCB__INTR_RX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	752;"	d
UART_SCB__INTR_RX_SET	.\Design02.cydsn\codegentemp\cyfitter.h	752;"	d
UART_SCB__INTR_S	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	753;"	d
UART_SCB__INTR_S	.\Design02.cydsn\codegentemp\cyfitter.h	753;"	d
UART_SCB__INTR_SPI_EC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	757;"	d
UART_SCB__INTR_SPI_EC	.\Design02.cydsn\codegentemp\cyfitter.h	757;"	d
UART_SCB__INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	758;"	d
UART_SCB__INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	758;"	d
UART_SCB__INTR_SPI_EC_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	759;"	d
UART_SCB__INTR_SPI_EC_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	759;"	d
UART_SCB__INTR_S_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	754;"	d
UART_SCB__INTR_S_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	754;"	d
UART_SCB__INTR_S_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	755;"	d
UART_SCB__INTR_S_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	755;"	d
UART_SCB__INTR_S_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	756;"	d
UART_SCB__INTR_S_SET	.\Design02.cydsn\codegentemp\cyfitter.h	756;"	d
UART_SCB__INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	760;"	d
UART_SCB__INTR_TX	.\Design02.cydsn\codegentemp\cyfitter.h	760;"	d
UART_SCB__INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	761;"	d
UART_SCB__INTR_TX_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	761;"	d
UART_SCB__INTR_TX_MASKED	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	762;"	d
UART_SCB__INTR_TX_MASKED	.\Design02.cydsn\codegentemp\cyfitter.h	762;"	d
UART_SCB__INTR_TX_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	763;"	d
UART_SCB__INTR_TX_SET	.\Design02.cydsn\codegentemp\cyfitter.h	763;"	d
UART_SCB__RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	764;"	d
UART_SCB__RX_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	764;"	d
UART_SCB__RX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	765;"	d
UART_SCB__RX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	765;"	d
UART_SCB__RX_FIFO_RD	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	766;"	d
UART_SCB__RX_FIFO_RD	.\Design02.cydsn\codegentemp\cyfitter.h	766;"	d
UART_SCB__RX_FIFO_RD_SILENT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	767;"	d
UART_SCB__RX_FIFO_RD_SILENT	.\Design02.cydsn\codegentemp\cyfitter.h	767;"	d
UART_SCB__RX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	768;"	d
UART_SCB__RX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	768;"	d
UART_SCB__RX_MATCH	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	769;"	d
UART_SCB__RX_MATCH	.\Design02.cydsn\codegentemp\cyfitter.h	769;"	d
UART_SCB__SPI_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	770;"	d
UART_SCB__SPI_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	770;"	d
UART_SCB__SPI_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	771;"	d
UART_SCB__SPI_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	771;"	d
UART_SCB__SS0_POSISTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	772;"	d
UART_SCB__SS0_POSISTION	.\Design02.cydsn\codegentemp\cyfitter.h	772;"	d
UART_SCB__SS1_POSISTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	773;"	d
UART_SCB__SS1_POSISTION	.\Design02.cydsn\codegentemp\cyfitter.h	773;"	d
UART_SCB__SS2_POSISTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	774;"	d
UART_SCB__SS2_POSISTION	.\Design02.cydsn\codegentemp\cyfitter.h	774;"	d
UART_SCB__SS3_POSISTION	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	775;"	d
UART_SCB__SS3_POSISTION	.\Design02.cydsn\codegentemp\cyfitter.h	775;"	d
UART_SCB__STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	776;"	d
UART_SCB__STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	776;"	d
UART_SCB__TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	777;"	d
UART_SCB__TX_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	777;"	d
UART_SCB__TX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	778;"	d
UART_SCB__TX_FIFO_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	778;"	d
UART_SCB__TX_FIFO_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	779;"	d
UART_SCB__TX_FIFO_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	779;"	d
UART_SCB__TX_FIFO_WR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	780;"	d
UART_SCB__TX_FIFO_WR	.\Design02.cydsn\codegentemp\cyfitter.h	780;"	d
UART_SCB__UART_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	781;"	d
UART_SCB__UART_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	781;"	d
UART_SCB__UART_FLOW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	782;"	d
UART_SCB__UART_FLOW_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	782;"	d
UART_SCB__UART_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	783;"	d
UART_SCB__UART_RX_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	783;"	d
UART_SCB__UART_RX_STATUS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	784;"	d
UART_SCB__UART_RX_STATUS	.\Design02.cydsn\codegentemp\cyfitter.h	784;"	d
UART_SCB__UART_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	785;"	d
UART_SCB__UART_TX_CTRL	.\Design02.cydsn\codegentemp\cyfitter.h	785;"	d
UART_SCLK_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	536;"	d
UART_SCLK_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	536;"	d
UART_SCLK_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	537;"	d
UART_SCLK_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	537;"	d
UART_SCLK_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	535;"	d
UART_SCLK_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	535;"	d
UART_SCLK_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	534;"	d
UART_SCLK_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	534;"	d
UART_SCLK_M_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	288;"	d
UART_SCLK_M_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	288;"	d
UART_SCLK_M_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	289;"	d
UART_SCLK_M_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	289;"	d
UART_SCLK_M_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	287;"	d
UART_SCLK_M_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	287;"	d
UART_SCLK_M_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	286;"	d
UART_SCLK_M_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	286;"	d
UART_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	499;"	d
UART_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	499;"	d
UART_SCLK_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	554;"	d
UART_SCLK_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	554;"	d
UART_SCLK_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	564;"	d
UART_SCLK_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	564;"	d
UART_SCL_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	276;"	d
UART_SCL_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	276;"	d
UART_SCL_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	277;"	d
UART_SCL_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	277;"	d
UART_SCL_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	275;"	d
UART_SCL_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	275;"	d
UART_SCL_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	274;"	d
UART_SCL_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	274;"	d
UART_SDA_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	281;"	d
UART_SDA_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	281;"	d
UART_SDA_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	282;"	d
UART_SDA_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	282;"	d
UART_SDA_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	280;"	d
UART_SDA_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	280;"	d
UART_SDA_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	279;"	d
UART_SDA_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	279;"	d
UART_SET_HSIOM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	411;"	d
UART_SET_HSIOM_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	411;"	d
UART_SET_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1323;"	d
UART_SET_I2C_CFG_SDA_FILT_TRIM	.\Design02.cydsn\codegentemp\UART.h	1323;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	422;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	433;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	445;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	458;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\codegentemp\UART_PINS.h	422;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\codegentemp\UART_PINS.h	433;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\codegentemp\UART_PINS.h	445;"	d
UART_SET_I2C_SCL_DR	.\Design02.cydsn\codegentemp\UART_PINS.h	458;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	424;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	436;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	449;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	460;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	424;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	436;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	449;"	d
UART_SET_I2C_SCL_HSIOM_SEL	.\Design02.cydsn\codegentemp\UART_PINS.h	460;"	d
UART_SET_INCFG_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	412;"	d
UART_SET_INCFG_TYPE	.\Design02.cydsn\codegentemp\UART_PINS.h	412;"	d
UART_SET_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	414;"	d
UART_SET_INP_DIS	.\Design02.cydsn\codegentemp\UART_PINS.h	414;"	d
UART_SET_INTR_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1089;"	d
UART_SET_INTR_MASTER	.\Design02.cydsn\codegentemp\UART.h	1089;"	d
UART_SET_INTR_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1104;"	d
UART_SET_INTR_RX	.\Design02.cydsn\codegentemp\UART.h	1104;"	d
UART_SET_INTR_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1094;"	d
UART_SET_INTR_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1094;"	d
UART_SET_INTR_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1099;"	d
UART_SET_INTR_TX	.\Design02.cydsn\codegentemp\UART.h	1099;"	d
UART_SET_REGISTER_BIT	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	408;"	d
UART_SET_REGISTER_BIT	.\Design02.cydsn\codegentemp\UART_PINS.h	408;"	d
UART_SET_REGISTER_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	401;"	d
UART_SET_REGISTER_BITS	.\Design02.cydsn\codegentemp\UART_PINS.h	401;"	d
UART_SPIM_ACTIVE_SS0	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	767;"	d
UART_SPIM_ACTIVE_SS0	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	767;"	d
UART_SPIM_ACTIVE_SS1	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	768;"	d
UART_SPIM_ACTIVE_SS1	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	768;"	d
UART_SPIM_ACTIVE_SS2	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	769;"	d
UART_SPIM_ACTIVE_SS2	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	769;"	d
UART_SPIM_ACTIVE_SS3	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	770;"	d
UART_SPIM_ACTIVE_SS3	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	770;"	d
UART_SPI_BITS_ORDER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	37;"	d
UART_SPI_BITS_ORDER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	37;"	d
UART_SPI_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	63;"	d
UART_SPI_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	67;"	d
UART_SPI_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	63;"	d
UART_SPI_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	67;"	d
UART_SPI_BYTE_MODE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	51;"	d
UART_SPI_BYTE_MODE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	51;"	d
UART_SPI_BYTE_TO_BYTE	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	210;"	d
UART_SPI_BYTE_TO_BYTE	.\Design02.cydsn\codegentemp\UART_BOOT.h	210;"	d
UART_SPI_CLOCK_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	30;"	d
UART_SPI_CLOCK_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	30;"	d
UART_SPI_CTRL_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	399;"	d
UART_SPI_CTRL_CONTINUOUS	.\Design02.cydsn\codegentemp\UART.h	399;"	d
UART_SPI_CTRL_CONTINUOUS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	383;"	d
UART_SPI_CTRL_CONTINUOUS_POS	.\Design02.cydsn\codegentemp\UART.h	383;"	d
UART_SPI_CTRL_CPHA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	402;"	d
UART_SPI_CTRL_CPHA	.\Design02.cydsn\codegentemp\UART.h	402;"	d
UART_SPI_CTRL_CPHA_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	385;"	d
UART_SPI_CTRL_CPHA_POS	.\Design02.cydsn\codegentemp\UART.h	385;"	d
UART_SPI_CTRL_CPOL	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	403;"	d
UART_SPI_CTRL_CPOL	.\Design02.cydsn\codegentemp\UART.h	403;"	d
UART_SPI_CTRL_CPOL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	386;"	d
UART_SPI_CTRL_CPOL_POS	.\Design02.cydsn\codegentemp\UART.h	386;"	d
UART_SPI_CTRL_LATE_MISO_SAMPLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	404;"	d
UART_SPI_CTRL_LATE_MISO_SAMPLE	.\Design02.cydsn\codegentemp\UART.h	404;"	d
UART_SPI_CTRL_LATE_MISO_SAMPLE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	387;"	d
UART_SPI_CTRL_LATE_MISO_SAMPLE_POS	.\Design02.cydsn\codegentemp\UART.h	387;"	d
UART_SPI_CTRL_LOOPBACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	415;"	d
UART_SPI_CTRL_LOOPBACK	.\Design02.cydsn\codegentemp\UART.h	415;"	d
UART_SPI_CTRL_LOOPBACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	395;"	d
UART_SPI_CTRL_LOOPBACK_POS	.\Design02.cydsn\codegentemp\UART.h	395;"	d
UART_SPI_CTRL_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	425;"	d
UART_SPI_CTRL_MASTER	.\Design02.cydsn\codegentemp\UART.h	425;"	d
UART_SPI_CTRL_MASTER_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	398;"	d
UART_SPI_CTRL_MASTER_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	398;"	d
UART_SPI_CTRL_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	416;"	d
UART_SPI_CTRL_MODE_MASK	.\Design02.cydsn\codegentemp\UART.h	416;"	d
UART_SPI_CTRL_MODE_MOTOROLA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	417;"	d
UART_SPI_CTRL_MODE_MOTOROLA	.\Design02.cydsn\codegentemp\UART.h	417;"	d
UART_SPI_CTRL_MODE_NS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	419;"	d
UART_SPI_CTRL_MODE_NS	.\Design02.cydsn\codegentemp\UART.h	419;"	d
UART_SPI_CTRL_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	396;"	d
UART_SPI_CTRL_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	396;"	d
UART_SPI_CTRL_MODE_TI	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	418;"	d
UART_SPI_CTRL_MODE_TI	.\Design02.cydsn\codegentemp\UART.h	418;"	d
UART_SPI_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	186;"	d
UART_SPI_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	186;"	d
UART_SPI_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	185;"	d
UART_SPI_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	185;"	d
UART_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	407;"	d
UART_SPI_CTRL_SCLK_CONTINUOUS	.\Design02.cydsn\codegentemp\UART.h	407;"	d
UART_SPI_CTRL_SCLK_CONTINUOUS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	389;"	d
UART_SPI_CTRL_SCLK_CONTINUOUS_POS	.\Design02.cydsn\codegentemp\UART.h	389;"	d
UART_SPI_CTRL_SCLK_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	401;"	d
UART_SPI_CTRL_SCLK_MODE_MASK	.\Design02.cydsn\codegentemp\UART.h	401;"	d
UART_SPI_CTRL_SELECT_PRECEDE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	400;"	d
UART_SPI_CTRL_SELECT_PRECEDE	.\Design02.cydsn\codegentemp\UART.h	400;"	d
UART_SPI_CTRL_SELECT_PRECEDE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	384;"	d
UART_SPI_CTRL_SELECT_PRECEDE_POS	.\Design02.cydsn\codegentemp\UART.h	384;"	d
UART_SPI_CTRL_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	426;"	d
UART_SPI_CTRL_SLAVE	.\Design02.cydsn\codegentemp\UART.h	426;"	d
UART_SPI_CTRL_SLAVE_SELECT0	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	421;"	d
UART_SPI_CTRL_SLAVE_SELECT0	.\Design02.cydsn\codegentemp\UART.h	421;"	d
UART_SPI_CTRL_SLAVE_SELECT1	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	422;"	d
UART_SPI_CTRL_SLAVE_SELECT1	.\Design02.cydsn\codegentemp\UART.h	422;"	d
UART_SPI_CTRL_SLAVE_SELECT2	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	423;"	d
UART_SPI_CTRL_SLAVE_SELECT2	.\Design02.cydsn\codegentemp\UART.h	423;"	d
UART_SPI_CTRL_SLAVE_SELECT3	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	424;"	d
UART_SPI_CTRL_SLAVE_SELECT3	.\Design02.cydsn\codegentemp\UART.h	424;"	d
UART_SPI_CTRL_SLAVE_SELECT_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	420;"	d
UART_SPI_CTRL_SLAVE_SELECT_MASK	.\Design02.cydsn\codegentemp\UART.h	420;"	d
UART_SPI_CTRL_SLAVE_SELECT_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	397;"	d
UART_SPI_CTRL_SLAVE_SELECT_POS	.\Design02.cydsn\codegentemp\UART.h	397;"	d
UART_SPI_CTRL_SSEL0_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	408;"	d
UART_SPI_CTRL_SSEL0_POLARITY	.\Design02.cydsn\codegentemp\UART.h	408;"	d
UART_SPI_CTRL_SSEL0_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	390;"	d
UART_SPI_CTRL_SSEL0_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	390;"	d
UART_SPI_CTRL_SSEL1_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	409;"	d
UART_SPI_CTRL_SSEL1_POLARITY	.\Design02.cydsn\codegentemp\UART.h	409;"	d
UART_SPI_CTRL_SSEL1_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	391;"	d
UART_SPI_CTRL_SSEL1_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	391;"	d
UART_SPI_CTRL_SSEL2_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	410;"	d
UART_SPI_CTRL_SSEL2_POLARITY	.\Design02.cydsn\codegentemp\UART.h	410;"	d
UART_SPI_CTRL_SSEL2_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	392;"	d
UART_SPI_CTRL_SSEL2_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	392;"	d
UART_SPI_CTRL_SSEL3_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	411;"	d
UART_SPI_CTRL_SSEL3_POLARITY	.\Design02.cydsn\codegentemp\UART.h	411;"	d
UART_SPI_CTRL_SSEL3_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	393;"	d
UART_SPI_CTRL_SSEL3_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	393;"	d
UART_SPI_CTRL_SSEL_POLARITY_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	412;"	d
UART_SPI_CTRL_SSEL_POLARITY_MASK	.\Design02.cydsn\codegentemp\UART.h	412;"	d
UART_SPI_DEFAULT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	612;"	d
UART_SPI_DEFAULT_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	612;"	d
UART_SPI_DEFAULT_INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	651;"	d
UART_SPI_DEFAULT_INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	651;"	d
UART_SPI_DEFAULT_INTR_MASTER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	655;"	d
UART_SPI_DEFAULT_INTR_MASTER_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	655;"	d
UART_SPI_DEFAULT_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	658;"	d
UART_SPI_DEFAULT_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	658;"	d
UART_SPI_DEFAULT_INTR_SLAVE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	652;"	d
UART_SPI_DEFAULT_INTR_SLAVE_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	652;"	d
UART_SPI_DEFAULT_INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	649;"	d
UART_SPI_DEFAULT_INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	649;"	d
UART_SPI_DEFAULT_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	661;"	d
UART_SPI_DEFAULT_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	661;"	d
UART_SPI_DEFAULT_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	630;"	d
UART_SPI_DEFAULT_RX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	630;"	d
UART_SPI_DEFAULT_RX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	636;"	d
UART_SPI_DEFAULT_RX_FIFO_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	636;"	d
UART_SPI_DEFAULT_SPI_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	618;"	d
UART_SPI_DEFAULT_SPI_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	618;"	d
UART_SPI_DEFAULT_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	640;"	d
UART_SPI_DEFAULT_TX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	640;"	d
UART_SPI_DEFAULT_TX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	645;"	d
UART_SPI_DEFAULT_TX_FIFO_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	645;"	d
UART_SPI_FREE_RUN_SCLK_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	52;"	d
UART_SPI_FREE_RUN_SCLK_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	52;"	d
UART_SPI_INIT_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^} UART_SPI_INIT_STRUCT;$/;"	t	typeref:struct:__anon260
UART_SPI_INIT_STRUCT	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^} UART_SPI_INIT_STRUCT;$/;"	t	typeref:struct:__anon121
UART_SPI_INTERRUPT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	43;"	d
UART_SPI_INTERRUPT_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	43;"	d
UART_SPI_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	45;"	d
UART_SPI_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	45;"	d
UART_SPI_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	46;"	d
UART_SPI_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	46;"	d
UART_SPI_LATE_MISO_SAMPLE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	33;"	d
UART_SPI_LATE_MISO_SAMPLE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	33;"	d
UART_SPI_MASTER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	100;"	d
UART_SPI_MASTER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	100;"	d
UART_SPI_MASTER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	116;"	d
UART_SPI_MASTER_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	233;"	d
UART_SPI_MASTER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	116;"	d
UART_SPI_MASTER_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	233;"	d
UART_SPI_MASTER_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	75;"	d
UART_SPI_MASTER_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	75;"	d
UART_SPI_MASTER_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	74;"	d
UART_SPI_MASTER_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	74;"	d
UART_SPI_MASTER_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	72;"	d
UART_SPI_MASTER_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	72;"	d
UART_SPI_MASTER_SCLK_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	73;"	d
UART_SPI_MASTER_SCLK_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	73;"	d
UART_SPI_MASTER_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	76;"	d
UART_SPI_MASTER_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	76;"	d
UART_SPI_MASTER_SS1_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	77;"	d
UART_SPI_MASTER_SS1_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	77;"	d
UART_SPI_MASTER_SS2_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	78;"	d
UART_SPI_MASTER_SS2_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	78;"	d
UART_SPI_MASTER_SS3_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	79;"	d
UART_SPI_MASTER_SS3_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	79;"	d
UART_SPI_MEDIAN_FILTER_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	32;"	d
UART_SPI_MEDIAN_FILTER_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	32;"	d
UART_SPI_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	28;"	d
UART_SPI_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	28;"	d
UART_SPI_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	457;"	d
UART_SPI_MODE_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	457;"	d
UART_SPI_MODE_MOTOROLA	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	453;"	d
UART_SPI_MODE_MOTOROLA	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	453;"	d
UART_SPI_MODE_NATIONAL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	456;"	d
UART_SPI_MODE_NATIONAL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	456;"	d
UART_SPI_MODE_NS_MICROWIRE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	459;"	d
UART_SPI_MODE_NS_MICROWIRE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	459;"	d
UART_SPI_MODE_TI_COINCIDES	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	454;"	d
UART_SPI_MODE_TI_COINCIDES	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	454;"	d
UART_SPI_MODE_TI_PRECEDES	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	455;"	d
UART_SPI_MODE_TI_PRECEDES	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	455;"	d
UART_SPI_MODE_TI_PRECEDES_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	458;"	d
UART_SPI_MODE_TI_PRECEDES_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	458;"	d
UART_SPI_NUMBER_OF_SS_LINES	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	39;"	d
UART_SPI_NUMBER_OF_SS_LINES	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	39;"	d
UART_SPI_OVS_FACTOR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	31;"	d
UART_SPI_OVS_FACTOR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	31;"	d
UART_SPI_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	40;"	d
UART_SPI_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	40;"	d
UART_SPI_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	595;"	d
UART_SPI_RX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	595;"	d
UART_SPI_RX_DATA_BITS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	34;"	d
UART_SPI_RX_DATA_BITS_NUM	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	34;"	d
UART_SPI_RX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	165;"	d
UART_SPI_RX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	165;"	d
UART_SPI_RX_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	48;"	d
UART_SPI_RX_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	48;"	d
UART_SPI_SCLK_CPHA0_CPOL0	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	462;"	d
UART_SPI_SCLK_CPHA0_CPOL0	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	462;"	d
UART_SPI_SCLK_CPHA0_CPOL1	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	463;"	d
UART_SPI_SCLK_CPHA0_CPOL1	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	463;"	d
UART_SPI_SCLK_CPHA1_CPOL0	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	464;"	d
UART_SPI_SCLK_CPHA1_CPOL0	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	464;"	d
UART_SPI_SCLK_CPHA1_CPOL1	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	465;"	d
UART_SPI_SCLK_CPHA1_CPOL1	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	465;"	d
UART_SPI_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	99;"	d
UART_SPI_SLAVE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	99;"	d
UART_SPI_SLAVE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	115;"	d
UART_SPI_SLAVE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	232;"	d
UART_SPI_SLAVE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	115;"	d
UART_SPI_SLAVE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	232;"	d
UART_SPI_SLAVE_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	82;"	d
UART_SPI_SLAVE_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	82;"	d
UART_SPI_SLAVE_MOSI_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	81;"	d
UART_SPI_SLAVE_MOSI_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	81;"	d
UART_SPI_SLAVE_PINS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	80;"	d
UART_SPI_SLAVE_PINS	.\Design02.cydsn\codegentemp\UART_PINS.h	80;"	d
UART_SPI_SLAVE_SELECT0	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	476;"	d
UART_SPI_SLAVE_SELECT0	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	476;"	d
UART_SPI_SLAVE_SELECT1	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	477;"	d
UART_SPI_SLAVE_SELECT1	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	477;"	d
UART_SPI_SLAVE_SELECT2	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	478;"	d
UART_SPI_SLAVE_SELECT2	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	478;"	d
UART_SPI_SLAVE_SELECT3	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	479;"	d
UART_SPI_SLAVE_SELECT3	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	479;"	d
UART_SPI_SS0_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	53;"	d
UART_SPI_SS0_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	53;"	d
UART_SPI_SS1_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	54;"	d
UART_SPI_SS1_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	54;"	d
UART_SPI_SS2_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	55;"	d
UART_SPI_SS2_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	55;"	d
UART_SPI_SS3_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	56;"	d
UART_SPI_SS3_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	56;"	d
UART_SPI_SS_ACTIVE_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	483;"	d
UART_SPI_SS_ACTIVE_HIGH	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	483;"	d
UART_SPI_SS_ACTIVE_LOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	482;"	d
UART_SPI_SS_ACTIVE_LOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	482;"	d
UART_SPI_SS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	603;"	d
UART_SPI_SS_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	603;"	d
UART_SPI_STATUS_BUS_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	431;"	d
UART_SPI_STATUS_BUS_BUSY	.\Design02.cydsn\codegentemp\UART.h	431;"	d
UART_SPI_STATUS_BUS_BUSY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	429;"	d
UART_SPI_STATUS_BUS_BUSY_POS	.\Design02.cydsn\codegentemp\UART.h	429;"	d
UART_SPI_STATUS_EZBUF_ADDR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	432;"	d
UART_SPI_STATUS_EZBUF_ADDR_MASK	.\Design02.cydsn\codegentemp\UART.h	432;"	d
UART_SPI_STATUS_EZBUF_ADDR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	430;"	d
UART_SPI_STATUS_EZBUF_ADDR_POS	.\Design02.cydsn\codegentemp\UART.h	430;"	d
UART_SPI_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	189;"	d
UART_SPI_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	189;"	d
UART_SPI_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	188;"	d
UART_SPI_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	188;"	d
UART_SPI_SUB_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	29;"	d
UART_SPI_SUB_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	29;"	d
UART_SPI_TRANSFER_CONTINUOUS	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	473;"	d
UART_SPI_TRANSFER_CONTINUOUS	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	473;"	d
UART_SPI_TRANSFER_SEPARATED	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	472;"	d
UART_SPI_TRANSFER_SEPARATED	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	472;"	d
UART_SPI_TRANSFER_SEPARATION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	38;"	d
UART_SPI_TRANSFER_SEPARATION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	38;"	d
UART_SPI_TX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	41;"	d
UART_SPI_TX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	41;"	d
UART_SPI_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	596;"	d
UART_SPI_TX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	596;"	d
UART_SPI_TX_DATA_BITS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	35;"	d
UART_SPI_TX_DATA_BITS_NUM	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	35;"	d
UART_SPI_TX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	166;"	d
UART_SPI_TX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	166;"	d
UART_SPI_TX_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	49;"	d
UART_SPI_TX_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	49;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	148;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	151;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	170;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	172;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	204;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	206;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	148;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	151;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	170;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	172;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	204;"	d
UART_SPI_UART_FIFO_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	206;"	d
UART_SPI_UART_ISR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^CY_ISR_PROTO(UART_SPI_UART_ISR);$/;"	v
UART_SPI_UART_ISR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^CY_ISR_PROTO(UART_SPI_UART_ISR);$/;"	v
UART_SPI_WAKE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	36;"	d
UART_SPI_WAKE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	36;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	142;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	193;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	226;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	142;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	193;"	d
UART_SPI_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	226;"	d
UART_SS0_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	545;"	d
UART_SS0_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	545;"	d
UART_SS0_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	546;"	d
UART_SS0_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	546;"	d
UART_SS0_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	544;"	d
UART_SS0_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	544;"	d
UART_SS0_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	543;"	d
UART_SS0_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	543;"	d
UART_SS0_M_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	295;"	d
UART_SS0_M_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	295;"	d
UART_SS0_M_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	296;"	d
UART_SS0_M_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	296;"	d
UART_SS0_M_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	294;"	d
UART_SS0_M_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	294;"	d
UART_SS0_M_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	293;"	d
UART_SS0_M_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	293;"	d
UART_SS0_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	502;"	d
UART_SS0_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	502;"	d
UART_SS0_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	557;"	d
UART_SS0_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	557;"	d
UART_SS0_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	567;"	d
UART_SS0_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	567;"	d
UART_SS1_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	255;"	d
UART_SS1_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	255;"	d
UART_SS1_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	256;"	d
UART_SS1_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	256;"	d
UART_SS1_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	254;"	d
UART_SS1_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	254;"	d
UART_SS1_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	253;"	d
UART_SS1_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	253;"	d
UART_SS1_M_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	302;"	d
UART_SS1_M_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	302;"	d
UART_SS1_M_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	303;"	d
UART_SS1_M_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	303;"	d
UART_SS1_M_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	301;"	d
UART_SS1_M_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	301;"	d
UART_SS1_M_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	300;"	d
UART_SS1_M_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	300;"	d
UART_SS1_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	66;"	d
UART_SS1_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	66;"	d
UART_SS1_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	351;"	d
UART_SS1_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	351;"	d
UART_SS1_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	360;"	d
UART_SS1_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	360;"	d
UART_SS2_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	262;"	d
UART_SS2_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	262;"	d
UART_SS2_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	263;"	d
UART_SS2_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	263;"	d
UART_SS2_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	261;"	d
UART_SS2_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	261;"	d
UART_SS2_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	260;"	d
UART_SS2_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	260;"	d
UART_SS2_M_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	309;"	d
UART_SS2_M_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	309;"	d
UART_SS2_M_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	310;"	d
UART_SS2_M_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	310;"	d
UART_SS2_M_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	308;"	d
UART_SS2_M_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	308;"	d
UART_SS2_M_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	307;"	d
UART_SS2_M_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	307;"	d
UART_SS2_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	67;"	d
UART_SS2_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	67;"	d
UART_SS2_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	352;"	d
UART_SS2_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	352;"	d
UART_SS2_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	361;"	d
UART_SS2_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	361;"	d
UART_SS3_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	269;"	d
UART_SS3_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	269;"	d
UART_SS3_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	270;"	d
UART_SS3_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	270;"	d
UART_SS3_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	268;"	d
UART_SS3_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	268;"	d
UART_SS3_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	267;"	d
UART_SS3_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	267;"	d
UART_SS3_M_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	316;"	d
UART_SS3_M_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	316;"	d
UART_SS3_M_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	317;"	d
UART_SS3_M_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	317;"	d
UART_SS3_M_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	315;"	d
UART_SS3_M_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	315;"	d
UART_SS3_M_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	314;"	d
UART_SS3_M_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	314;"	d
UART_SS3_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	68;"	d
UART_SS3_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	68;"	d
UART_SS3_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	353;"	d
UART_SS3_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	353;"	d
UART_SS3_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	362;"	d
UART_SS3_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	362;"	d
UART_STATUS_EC_BUSY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	380;"	d
UART_STATUS_EC_BUSY	.\Design02.cydsn\codegentemp\UART.h	380;"	d
UART_STATUS_EC_BUSY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	379;"	d
UART_STATUS_EC_BUSY_POS	.\Design02.cydsn\codegentemp\UART.h	379;"	d
UART_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	182;"	d
UART_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	182;"	d
UART_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	181;"	d
UART_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	181;"	d
UART_SUBMODE_SPI_SLAVE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1570;"	d
UART_SUBMODE_SPI_SLAVE	.\Design02.cydsn\codegentemp\UART.h	1570;"	d
UART_ScbEnableIntr	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^static void UART_ScbEnableIntr(void)$/;"	f	file:
UART_ScbEnableIntr	.\Design02.cydsn\codegentemp\UART.c	/^static void UART_ScbEnableIntr(void)$/;"	f	file:
UART_ScbModePostEnable	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^static void UART_ScbModePostEnable(void)$/;"	f	file:
UART_ScbModePostEnable	.\Design02.cydsn\codegentemp\UART.c	/^static void UART_ScbModePostEnable(void)$/;"	f	file:
UART_ScbModeStop	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^static void UART_ScbModeStop(void)$/;"	f	file:
UART_ScbModeStop	.\Design02.cydsn\codegentemp\UART.c	/^static void UART_ScbModeStop(void)$/;"	f	file:
UART_SetCustomInterruptHandler	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    void UART_SetCustomInterruptHandler(void (*func)(void))$/;"	f
UART_SetCustomInterruptHandler	.\Design02.cydsn\codegentemp\UART.c	/^    void UART_SetCustomInterruptHandler(void (*func)(void))$/;"	f
UART_SetI2CExtClkInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	30;"	d
UART_SetI2CExtClkInterruptMode	.\Design02.cydsn\codegentemp\UART_PVT.h	30;"	d
UART_SetMasterInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	153;"	d
UART_SetMasterInterrupt	.\Design02.cydsn\codegentemp\UART.h	153;"	d
UART_SetMasterInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	151;"	d
UART_SetMasterInterruptMode	.\Design02.cydsn\codegentemp\UART.h	151;"	d
UART_SetPins	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    void UART_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)$/;"	f
UART_SetPins	.\Design02.cydsn\codegentemp\UART.c	/^    void UART_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)$/;"	f
UART_SetRxFifoLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_SetRxFifoLevel(uint32 level)$/;"	f
UART_SetRxFifoLevel	.\Design02.cydsn\codegentemp\UART.c	/^void UART_SetRxFifoLevel(uint32 level)$/;"	f
UART_SetRxInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	135;"	d
UART_SetRxInterrupt	.\Design02.cydsn\codegentemp\UART.h	135;"	d
UART_SetRxInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	133;"	d
UART_SetRxInterruptMode	.\Design02.cydsn\codegentemp\UART.h	133;"	d
UART_SetSlaveInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	161;"	d
UART_SetSlaveInterrupt	.\Design02.cydsn\codegentemp\UART.h	161;"	d
UART_SetSlaveInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	159;"	d
UART_SetSlaveInterruptMode	.\Design02.cydsn\codegentemp\UART.h	159;"	d
UART_SetSpiExtClkInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_PVT.h	38;"	d
UART_SetSpiExtClkInterruptMode	.\Design02.cydsn\codegentemp\UART_PVT.h	38;"	d
UART_SetTxFifoLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_SetTxFifoLevel(uint32 level)$/;"	f
UART_SetTxFifoLevel	.\Design02.cydsn\codegentemp\UART.c	/^void UART_SetTxFifoLevel(uint32 level)$/;"	f
UART_SetTxInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	144;"	d
UART_SetTxInterrupt	.\Design02.cydsn\codegentemp\UART.h	144;"	d
UART_SetTxInterruptMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	142;"	d
UART_SetTxInterruptMode	.\Design02.cydsn\codegentemp\UART.h	142;"	d
UART_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\UART_PM.c	/^void UART_Sleep(void)$/;"	f
UART_Sleep	.\Design02.cydsn\codegentemp\UART_PM.c	/^void UART_Sleep(void)$/;"	f
UART_SpiIsBusBusy	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	339;"	d
UART_SpiIsBusBusy	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	339;"	d
UART_SpiUartClearRxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_SpiUartClearRxBuffer(void)$/;"	f
UART_SpiUartClearRxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_SpiUartClearRxBuffer(void)$/;"	f
UART_SpiUartClearTxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_SpiUartClearTxBuffer(void)$/;"	f
UART_SpiUartClearTxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_SpiUartClearTxBuffer(void)$/;"	f
UART_SpiUartDisableIntRx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^uint32 UART_SpiUartDisableIntRx(void)$/;"	f
UART_SpiUartDisableIntRx	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^uint32 UART_SpiUartDisableIntRx(void)$/;"	f
UART_SpiUartDisableIntTx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^uint32 UART_SpiUartDisableIntTx(void)$/;"	f
UART_SpiUartDisableIntTx	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^uint32 UART_SpiUartDisableIntTx(void)$/;"	f
UART_SpiUartEnableIntRx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	97;"	d
UART_SpiUartEnableIntRx	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	97;"	d
UART_SpiUartEnableIntTx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	98;"	d
UART_SpiUartEnableIntTx	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	98;"	d
UART_SpiUartGetRxBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    uint32 UART_SpiUartGetRxBufferSize(void)$/;"	f
UART_SpiUartGetRxBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    uint32 UART_SpiUartGetRxBufferSize(void)$/;"	f
UART_SpiUartGetTxBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    uint32 UART_SpiUartGetTxBufferSize(void)$/;"	f
UART_SpiUartGetTxBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    uint32 UART_SpiUartGetTxBufferSize(void)$/;"	f
UART_SpiUartPutArray	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_SpiUartPutArray(const uint8 wrBuf[], uint32 count)$/;"	f
UART_SpiUartPutArray	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_SpiUartPutArray(const uint8 wrBuf[], uint32 count)$/;"	f
UART_SpiUartReadRxData	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    uint32 UART_SpiUartReadRxData(void)$/;"	f
UART_SpiUartReadRxData	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    uint32 UART_SpiUartReadRxData(void)$/;"	f
UART_SpiUartWriteTxData	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    void UART_SpiUartWriteTxData(uint32 txData)$/;"	f
UART_SpiUartWriteTxData	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    void UART_SpiUartWriteTxData(uint32 txData)$/;"	f
UART_Start	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_Start(void)$/;"	f
UART_Start	.\Design02.cydsn\codegentemp\UART.c	/^void UART_Start(void)$/;"	f
UART_Stop	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^void UART_Stop(void)$/;"	f
UART_Stop	.\Design02.cydsn\codegentemp\UART.c	/^void UART_Stop(void)$/;"	f
UART_TX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	131;"	d
UART_TX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	190;"	d
UART_TX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	223;"	d
UART_TX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	131;"	d
UART_TX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	190;"	d
UART_TX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	223;"	d
UART_TX_CTRL_DATA_WIDTH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	654;"	d
UART_TX_CTRL_DATA_WIDTH_MASK	.\Design02.cydsn\codegentemp\UART.h	654;"	d
UART_TX_CTRL_DATA_WIDTH_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	651;"	d
UART_TX_CTRL_DATA_WIDTH_POS	.\Design02.cydsn\codegentemp\UART.h	651;"	d
UART_TX_CTRL_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	657;"	d
UART_TX_CTRL_ENABLED	.\Design02.cydsn\codegentemp\UART.h	657;"	d
UART_TX_CTRL_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	653;"	d
UART_TX_CTRL_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	653;"	d
UART_TX_CTRL_LSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	656;"	d
UART_TX_CTRL_LSB_FIRST	.\Design02.cydsn\codegentemp\UART.h	656;"	d
UART_TX_CTRL_MSB_FIRST	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	655;"	d
UART_TX_CTRL_MSB_FIRST	.\Design02.cydsn\codegentemp\UART.h	655;"	d
UART_TX_CTRL_MSB_FIRST_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	652;"	d
UART_TX_CTRL_MSB_FIRST_POS	.\Design02.cydsn\codegentemp\UART.h	652;"	d
UART_TX_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	225;"	d
UART_TX_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	225;"	d
UART_TX_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	224;"	d
UART_TX_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	224;"	d
UART_TX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	120;"	d
UART_TX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	239;"	d
UART_TX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	120;"	d
UART_TX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	239;"	d
UART_TX_FIFO_CTRL_CLEAR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	664;"	d
UART_TX_FIFO_CTRL_CLEAR	.\Design02.cydsn\codegentemp\UART.h	664;"	d
UART_TX_FIFO_CTRL_CLEAR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	661;"	d
UART_TX_FIFO_CTRL_CLEAR_POS	.\Design02.cydsn\codegentemp\UART.h	661;"	d
UART_TX_FIFO_CTRL_FREEZE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	665;"	d
UART_TX_FIFO_CTRL_FREEZE	.\Design02.cydsn\codegentemp\UART.h	665;"	d
UART_TX_FIFO_CTRL_FREEZE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	662;"	d
UART_TX_FIFO_CTRL_FREEZE_POS	.\Design02.cydsn\codegentemp\UART.h	662;"	d
UART_TX_FIFO_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	228;"	d
UART_TX_FIFO_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	228;"	d
UART_TX_FIFO_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	227;"	d
UART_TX_FIFO_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	227;"	d
UART_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	663;"	d
UART_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\codegentemp\UART.h	663;"	d
UART_TX_FIFO_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	660;"	d
UART_TX_FIFO_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\codegentemp\UART.h	660;"	d
UART_TX_FIFO_SR_VALID	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	673;"	d
UART_TX_FIFO_SR_VALID	.\Design02.cydsn\codegentemp\UART.h	673;"	d
UART_TX_FIFO_SR_VALID_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	669;"	d
UART_TX_FIFO_SR_VALID_POS	.\Design02.cydsn\codegentemp\UART.h	669;"	d
UART_TX_FIFO_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	231;"	d
UART_TX_FIFO_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	231;"	d
UART_TX_FIFO_STATUS_RD_PTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	674;"	d
UART_TX_FIFO_STATUS_RD_PTR_MASK	.\Design02.cydsn\codegentemp\UART.h	674;"	d
UART_TX_FIFO_STATUS_RD_PTR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	670;"	d
UART_TX_FIFO_STATUS_RD_PTR_POS	.\Design02.cydsn\codegentemp\UART.h	670;"	d
UART_TX_FIFO_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	230;"	d
UART_TX_FIFO_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	230;"	d
UART_TX_FIFO_STATUS_USED_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	672;"	d
UART_TX_FIFO_STATUS_USED_MASK	.\Design02.cydsn\codegentemp\UART.h	672;"	d
UART_TX_FIFO_STATUS_USED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	668;"	d
UART_TX_FIFO_STATUS_USED_POS	.\Design02.cydsn\codegentemp\UART.h	668;"	d
UART_TX_FIFO_STATUS_WR_PTR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	676;"	d
UART_TX_FIFO_STATUS_WR_PTR_MASK	.\Design02.cydsn\codegentemp\UART.h	676;"	d
UART_TX_FIFO_STATUS_WR_PTR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	671;"	d
UART_TX_FIFO_STATUS_WR_PTR_POS	.\Design02.cydsn\codegentemp\UART.h	671;"	d
UART_TX_FIFO_WR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	681;"	d
UART_TX_FIFO_WR_MASK	.\Design02.cydsn\codegentemp\UART.h	681;"	d
UART_TX_FIFO_WR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	680;"	d
UART_TX_FIFO_WR_POS	.\Design02.cydsn\codegentemp\UART.h	680;"	d
UART_TX_FIFO_WR_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	234;"	d
UART_TX_FIFO_WR_PTR	.\Design02.cydsn\codegentemp\UART.h	234;"	d
UART_TX_FIFO_WR_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	233;"	d
UART_TX_FIFO_WR_REG	.\Design02.cydsn\codegentemp\UART.h	233;"	d
UART_TX_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	323;"	d
UART_TX_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	323;"	d
UART_TX_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	324;"	d
UART_TX_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	324;"	d
UART_TX_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	322;"	d
UART_TX_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	322;"	d
UART_TX_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	321;"	d
UART_TX_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	321;"	d
UART_TX_SCL_MISO_HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	234;"	d
UART_TX_SCL_MISO_HSIOM_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	234;"	d
UART_TX_SCL_MISO_HSIOM_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	235;"	d
UART_TX_SCL_MISO_HSIOM_POS	.\Design02.cydsn\codegentemp\UART_PINS.h	235;"	d
UART_TX_SCL_MISO_HSIOM_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	233;"	d
UART_TX_SCL_MISO_HSIOM_PTR	.\Design02.cydsn\codegentemp\UART_PINS.h	233;"	d
UART_TX_SCL_MISO_HSIOM_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	232;"	d
UART_TX_SCL_MISO_HSIOM_REG	.\Design02.cydsn\codegentemp\UART_PINS.h	232;"	d
UART_TX_SCL_MISO_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	63;"	d
UART_TX_SCL_MISO_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	63;"	d
UART_TX_SCL_MISO_PIN_INDEX	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	348;"	d
UART_TX_SCL_MISO_PIN_INDEX	.\Design02.cydsn\codegentemp\UART_PINS.h	348;"	d
UART_TX_SCL_MISO_PIN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	357;"	d
UART_TX_SCL_MISO_PIN_MASK	.\Design02.cydsn\codegentemp\UART_PINS.h	357;"	d
UART_UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	72;"	d
UART_UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	77;"	d
UART_UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	72;"	d
UART_UART_BTLDR_COMM_ENABLED	.\Design02.cydsn\codegentemp\UART_BOOT.h	77;"	d
UART_UART_BYTE_MODE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	91;"	d
UART_UART_BYTE_MODE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	91;"	d
UART_UART_BYTE_TO_BYTE	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	217;"	d
UART_UART_BYTE_TO_BYTE	.\Design02.cydsn\codegentemp\UART_BOOT.h	217;"	d
UART_UART_CTRL_LOOPBACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	437;"	d
UART_UART_CTRL_LOOPBACK	.\Design02.cydsn\codegentemp\UART.h	437;"	d
UART_UART_CTRL_LOOPBACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	435;"	d
UART_UART_CTRL_LOOPBACK_POS	.\Design02.cydsn\codegentemp\UART.h	435;"	d
UART_UART_CTRL_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	441;"	d
UART_UART_CTRL_MODE_MASK	.\Design02.cydsn\codegentemp\UART.h	441;"	d
UART_UART_CTRL_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	436;"	d
UART_UART_CTRL_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	436;"	d
UART_UART_CTRL_MODE_UART_IRDA	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	440;"	d
UART_UART_CTRL_MODE_UART_IRDA	.\Design02.cydsn\codegentemp\UART.h	440;"	d
UART_UART_CTRL_MODE_UART_SMARTCARD	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	439;"	d
UART_UART_CTRL_MODE_UART_SMARTCARD	.\Design02.cydsn\codegentemp\UART.h	439;"	d
UART_UART_CTRL_MODE_UART_STD	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	438;"	d
UART_UART_CTRL_MODE_UART_STD	.\Design02.cydsn\codegentemp\UART.h	438;"	d
UART_UART_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	192;"	d
UART_UART_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	192;"	d
UART_UART_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	191;"	d
UART_UART_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	191;"	d
UART_UART_CTS_ACTIVE_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	525;"	d
UART_UART_CTS_ACTIVE_HIGH	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	525;"	d
UART_UART_CTS_ACTIVE_LOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	524;"	d
UART_UART_CTS_ACTIVE_LOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	524;"	d
UART_UART_CTS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	92;"	d
UART_UART_CTS_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	92;"	d
UART_UART_CTS_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	88;"	d
UART_UART_CTS_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	88;"	d
UART_UART_CTS_PIN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	88;"	d
UART_UART_CTS_PIN_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	88;"	d
UART_UART_CTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	93;"	d
UART_UART_CTS_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	93;"	d
UART_UART_DATA_BITS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	65;"	d
UART_UART_DATA_BITS_NUM	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	65;"	d
UART_UART_DEFAULT_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	695;"	d
UART_UART_DEFAULT_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	695;"	d
UART_UART_DEFAULT_FLOW_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	745;"	d
UART_UART_DEFAULT_FLOW_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	745;"	d
UART_UART_DEFAULT_INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	752;"	d
UART_UART_DEFAULT_INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	752;"	d
UART_UART_DEFAULT_INTR_MASTER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	755;"	d
UART_UART_DEFAULT_INTR_MASTER_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	755;"	d
UART_UART_DEFAULT_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	756;"	d
UART_UART_DEFAULT_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	756;"	d
UART_UART_DEFAULT_INTR_SLAVE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	754;"	d
UART_UART_DEFAULT_INTR_SLAVE_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	754;"	d
UART_UART_DEFAULT_INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	753;"	d
UART_UART_DEFAULT_INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	753;"	d
UART_UART_DEFAULT_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	757;"	d
UART_UART_DEFAULT_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	757;"	d
UART_UART_DEFAULT_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	718;"	d
UART_UART_DEFAULT_RX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	718;"	d
UART_UART_DEFAULT_RX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	705;"	d
UART_UART_DEFAULT_RX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	705;"	d
UART_UART_DEFAULT_RX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	723;"	d
UART_UART_DEFAULT_RX_FIFO_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	723;"	d
UART_UART_DEFAULT_RX_MATCH_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	726;"	d
UART_UART_DEFAULT_RX_MATCH_REG	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	726;"	d
UART_UART_DEFAULT_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	738;"	d
UART_UART_DEFAULT_TX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	738;"	d
UART_UART_DEFAULT_TX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	731;"	d
UART_UART_DEFAULT_TX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	731;"	d
UART_UART_DEFAULT_TX_FIFO_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	742;"	d
UART_UART_DEFAULT_TX_FIFO_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	742;"	d
UART_UART_DEFAULT_UART_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	701;"	d
UART_UART_DEFAULT_UART_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	701;"	d
UART_UART_DEFAULT_UART_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	710;"	d
UART_UART_DEFAULT_UART_RX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	710;"	d
UART_UART_DEFAULT_UART_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	733;"	d
UART_UART_DEFAULT_UART_TX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	733;"	d
UART_UART_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	64;"	d
UART_UART_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	64;"	d
UART_UART_DROP_ON_FRAME_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	73;"	d
UART_UART_DROP_ON_FRAME_ERR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	73;"	d
UART_UART_DROP_ON_PARITY_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	74;"	d
UART_UART_DROP_ON_PARITY_ERR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	74;"	d
UART_UART_FLOW_CTRL_CTS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	507;"	d
UART_UART_FLOW_CTRL_CTS_ENABLE	.\Design02.cydsn\codegentemp\UART.h	507;"	d
UART_UART_FLOW_CTRL_CTS_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	501;"	d
UART_UART_FLOW_CTRL_CTS_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	501;"	d
UART_UART_FLOW_CTRL_CTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	505;"	d
UART_UART_FLOW_CTRL_CTS_POLARITY	.\Design02.cydsn\codegentemp\UART.h	505;"	d
UART_UART_FLOW_CTRL_CTS_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	500;"	d
UART_UART_FLOW_CTRL_CTS_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	500;"	d
UART_UART_FLOW_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	206;"	d
UART_UART_FLOW_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	206;"	d
UART_UART_FLOW_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	205;"	d
UART_UART_FLOW_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	205;"	d
UART_UART_FLOW_CTRL_RTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	503;"	d
UART_UART_FLOW_CTRL_RTS_POLARITY	.\Design02.cydsn\codegentemp\UART.h	503;"	d
UART_UART_FLOW_CTRL_RTS_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	499;"	d
UART_UART_FLOW_CTRL_RTS_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	499;"	d
UART_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	502;"	d
UART_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK	.\Design02.cydsn\codegentemp\UART.h	502;"	d
UART_UART_FLOW_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	498;"	d
UART_UART_FLOW_CTRL_TRIGGER_LEVEL_POS	.\Design02.cydsn\codegentemp\UART.h	498;"	d
UART_UART_GET_CTRL_OVS_IRDA_LP	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	573;"	d
UART_UART_GET_CTRL_OVS_IRDA_LP	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	573;"	d
UART_UART_INIT_STRUCT	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^} UART_UART_INIT_STRUCT;$/;"	t	typeref:struct:__anon261
UART_UART_INIT_STRUCT	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^} UART_UART_INIT_STRUCT;$/;"	t	typeref:struct:__anon122
UART_UART_INTERRUPT_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	83;"	d
UART_UART_INTERRUPT_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	83;"	d
UART_UART_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	85;"	d
UART_UART_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	85;"	d
UART_UART_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	86;"	d
UART_UART_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	86;"	d
UART_UART_IRDA_LOW_POWER	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	69;"	d
UART_UART_IRDA_LOW_POWER	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	69;"	d
UART_UART_IRDA_LP_OVS1536	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	517;"	d
UART_UART_IRDA_LP_OVS1536	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	517;"	d
UART_UART_IRDA_LP_OVS16	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	511;"	d
UART_UART_IRDA_LP_OVS16	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	511;"	d
UART_UART_IRDA_LP_OVS192	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	515;"	d
UART_UART_IRDA_LP_OVS192	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	515;"	d
UART_UART_IRDA_LP_OVS32	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	512;"	d
UART_UART_IRDA_LP_OVS32	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	512;"	d
UART_UART_IRDA_LP_OVS48	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	513;"	d
UART_UART_IRDA_LP_OVS48	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	513;"	d
UART_UART_IRDA_LP_OVS768	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	516;"	d
UART_UART_IRDA_LP_OVS768	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	516;"	d
UART_UART_IRDA_LP_OVS96	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	514;"	d
UART_UART_IRDA_LP_OVS96	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	514;"	d
UART_UART_IRDA_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	72;"	d
UART_UART_IRDA_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	72;"	d
UART_UART_MEDIAN_FILTER_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	70;"	d
UART_UART_MEDIAN_FILTER_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	70;"	d
UART_UART_MODE_IRDA	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	493;"	d
UART_UART_MODE_IRDA	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	493;"	d
UART_UART_MODE_SMARTCARD	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	492;"	d
UART_UART_MODE_SMARTCARD	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	492;"	d
UART_UART_MODE_STD	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	491;"	d
UART_UART_MODE_STD	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	491;"	d
UART_UART_MP_ACCEPT_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	79;"	d
UART_UART_MP_ACCEPT_ADDRESS	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	79;"	d
UART_UART_MP_MARK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	520;"	d
UART_UART_MP_MARK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	520;"	d
UART_UART_MP_MODE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	78;"	d
UART_UART_MP_MODE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	78;"	d
UART_UART_MP_RX_ADDRESS	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	80;"	d
UART_UART_MP_RX_ADDRESS	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	80;"	d
UART_UART_MP_RX_ADDRESS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	81;"	d
UART_UART_MP_RX_ADDRESS_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	81;"	d
UART_UART_MP_SPACE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	521;"	d
UART_UART_MP_SPACE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	521;"	d
UART_UART_OVS_FACTOR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	68;"	d
UART_UART_OVS_FACTOR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	68;"	d
UART_UART_PARITY_EVEN	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	501;"	d
UART_UART_PARITY_EVEN	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	501;"	d
UART_UART_PARITY_NONE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	503;"	d
UART_UART_PARITY_NONE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	503;"	d
UART_UART_PARITY_ODD	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	502;"	d
UART_UART_PARITY_ODD	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	502;"	d
UART_UART_PARITY_TYPE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	66;"	d
UART_UART_PARITY_TYPE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	66;"	d
UART_UART_RETRY_ON_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	71;"	d
UART_UART_RETRY_ON_NACK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	71;"	d
UART_UART_RTS_ACTIVE_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	527;"	d
UART_UART_RTS_ACTIVE_HIGH	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	527;"	d
UART_UART_RTS_ACTIVE_LOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	526;"	d
UART_UART_RTS_ACTIVE_LOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	526;"	d
UART_UART_RTS_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	94;"	d
UART_UART_RTS_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	94;"	d
UART_UART_RTS_FIFO_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	96;"	d
UART_UART_RTS_FIFO_LEVEL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	96;"	d
UART_UART_RTS_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	87;"	d
UART_UART_RTS_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	87;"	d
UART_UART_RTS_PIN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	87;"	d
UART_UART_RTS_PIN_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	87;"	d
UART_UART_RTS_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	95;"	d
UART_UART_RTS_POLARITY	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	95;"	d
UART_UART_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	103;"	d
UART_UART_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	496;"	d
UART_UART_RX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	103;"	d
UART_UART_RX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	496;"	d
UART_UART_RX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	76;"	d
UART_UART_RX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	76;"	d
UART_UART_RX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	672;"	d
UART_UART_RX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	672;"	d
UART_UART_RX_CTRL_BREAK_WIDTH_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	490;"	d
UART_UART_RX_CTRL_BREAK_WIDTH_MASK	.\Design02.cydsn\codegentemp\UART.h	490;"	d
UART_UART_RX_CTRL_BREAK_WIDTH_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	469;"	d
UART_UART_RX_CTRL_BREAK_WIDTH_POS	.\Design02.cydsn\codegentemp\UART.h	469;"	d
UART_UART_RX_CTRL_DROP_ON_FRAME_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	482;"	d
UART_UART_RX_CTRL_DROP_ON_FRAME_ERR	.\Design02.cydsn\codegentemp\UART.h	482;"	d
UART_UART_RX_CTRL_DROP_ON_FRAME_ERR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	465;"	d
UART_UART_RX_CTRL_DROP_ON_FRAME_ERR_POS	.\Design02.cydsn\codegentemp\UART.h	465;"	d
UART_UART_RX_CTRL_DROP_ON_PARITY_ERR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	480;"	d
UART_UART_RX_CTRL_DROP_ON_PARITY_ERR	.\Design02.cydsn\codegentemp\UART.h	480;"	d
UART_UART_RX_CTRL_DROP_ON_PARITY_ERR_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	464;"	d
UART_UART_RX_CTRL_DROP_ON_PARITY_ERR_POS	.\Design02.cydsn\codegentemp\UART.h	464;"	d
UART_UART_RX_CTRL_LIN_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	486;"	d
UART_UART_RX_CTRL_LIN_MODE	.\Design02.cydsn\codegentemp\UART.h	486;"	d
UART_UART_RX_CTRL_LIN_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	467;"	d
UART_UART_RX_CTRL_LIN_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	467;"	d
UART_UART_RX_CTRL_MP_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	484;"	d
UART_UART_RX_CTRL_MP_MODE	.\Design02.cydsn\codegentemp\UART.h	484;"	d
UART_UART_RX_CTRL_MP_MODE_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	466;"	d
UART_UART_RX_CTRL_MP_MODE_POS	.\Design02.cydsn\codegentemp\UART.h	466;"	d
UART_UART_RX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	474;"	d
UART_UART_RX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART.h	474;"	d
UART_UART_RX_CTRL_PARITY_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	476;"	d
UART_UART_RX_CTRL_PARITY_ENABLED	.\Design02.cydsn\codegentemp\UART.h	476;"	d
UART_UART_RX_CTRL_PARITY_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	462;"	d
UART_UART_RX_CTRL_PARITY_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	462;"	d
UART_UART_RX_CTRL_PARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	461;"	d
UART_UART_RX_CTRL_PARITY_POS	.\Design02.cydsn\codegentemp\UART.h	461;"	d
UART_UART_RX_CTRL_POLARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	478;"	d
UART_UART_RX_CTRL_POLARITY	.\Design02.cydsn\codegentemp\UART.h	478;"	d
UART_UART_RX_CTRL_POLARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	463;"	d
UART_UART_RX_CTRL_POLARITY_POS	.\Design02.cydsn\codegentemp\UART.h	463;"	d
UART_UART_RX_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	198;"	d
UART_UART_RX_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	198;"	d
UART_UART_RX_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	197;"	d
UART_UART_RX_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	197;"	d
UART_UART_RX_CTRL_SKIP_START	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	488;"	d
UART_UART_RX_CTRL_SKIP_START	.\Design02.cydsn\codegentemp\UART.h	488;"	d
UART_UART_RX_CTRL_SKIP_START_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	468;"	d
UART_UART_RX_CTRL_SKIP_START_POS	.\Design02.cydsn\codegentemp\UART.h	468;"	d
UART_UART_RX_CTRL_STOP_BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	473;"	d
UART_UART_RX_CTRL_STOP_BITS_MASK	.\Design02.cydsn\codegentemp\UART.h	473;"	d
UART_UART_RX_CTRL_STOP_BITS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	460;"	d
UART_UART_RX_CTRL_STOP_BITS_POS	.\Design02.cydsn\codegentemp\UART.h	460;"	d
UART_UART_RX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	121;"	d
UART_UART_RX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	199;"	d
UART_UART_RX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	121;"	d
UART_UART_RX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	199;"	d
UART_UART_RX_ERROR_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	540;"	d
UART_UART_RX_ERROR_MASK	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	540;"	d
UART_UART_RX_FRAME_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	538;"	d
UART_UART_RX_FRAME_ERROR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	538;"	d
UART_UART_RX_OVERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	536;"	d
UART_UART_RX_OVERFLOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	536;"	d
UART_UART_RX_PARITY_ERROR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	539;"	d
UART_UART_RX_PARITY_ERROR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	539;"	d
UART_UART_RX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	85;"	d
UART_UART_RX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	85;"	d
UART_UART_RX_PIN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	83;"	d
UART_UART_RX_PIN_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	83;"	d
UART_UART_RX_STATUS_BR_COUNTER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	494;"	d
UART_UART_RX_STATUS_BR_COUNTER_MASK	.\Design02.cydsn\codegentemp\UART.h	494;"	d
UART_UART_RX_STATUS_BR_COUNTER_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	493;"	d
UART_UART_RX_STATUS_BR_COUNTER_POS	.\Design02.cydsn\codegentemp\UART.h	493;"	d
UART_UART_RX_STATUS_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	201;"	d
UART_UART_RX_STATUS_PTR	.\Design02.cydsn\codegentemp\UART.h	201;"	d
UART_UART_RX_STATUS_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	200;"	d
UART_UART_RX_STATUS_REG	.\Design02.cydsn\codegentemp\UART.h	200;"	d
UART_UART_RX_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	88;"	d
UART_UART_RX_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	88;"	d
UART_UART_RX_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	84;"	d
UART_UART_RX_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	84;"	d
UART_UART_RX_UNDERFLOW	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	537;"	d
UART_UART_RX_UNDERFLOW	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	537;"	d
UART_UART_RX_WAKEUP_IRQ	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	64;"	d
UART_UART_RX_WAKEUP_IRQ	.\Design02.cydsn\codegentemp\UART.h	64;"	d
UART_UART_RX_WAKE_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	86;"	d
UART_UART_RX_WAKE_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	86;"	d
UART_UART_STOP_BITS_1	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	506;"	d
UART_UART_STOP_BITS_1	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	506;"	d
UART_UART_STOP_BITS_1_5	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	507;"	d
UART_UART_STOP_BITS_1_5	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	507;"	d
UART_UART_STOP_BITS_2	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	508;"	d
UART_UART_STOP_BITS_2	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	508;"	d
UART_UART_STOP_BITS_NUM	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	67;"	d
UART_UART_STOP_BITS_NUM	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	67;"	d
UART_UART_SUB_MODE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	63;"	d
UART_UART_SUB_MODE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	63;"	d
UART_UART_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	104;"	d
UART_UART_TX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	497;"	d
UART_UART_TX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	104;"	d
UART_UART_TX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	497;"	d
UART_UART_TX_BUFFER_SIZE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	77;"	d
UART_UART_TX_BUFFER_SIZE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	77;"	d
UART_UART_TX_CTRL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	673;"	d
UART_UART_TX_CTRL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	673;"	d
UART_UART_TX_CTRL_ONE_HALF_STOP_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	449;"	d
UART_UART_TX_CTRL_ONE_HALF_STOP_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	471;"	d
UART_UART_TX_CTRL_ONE_HALF_STOP_BITS	.\Design02.cydsn\codegentemp\UART.h	449;"	d
UART_UART_TX_CTRL_ONE_HALF_STOP_BITS	.\Design02.cydsn\codegentemp\UART.h	471;"	d
UART_UART_TX_CTRL_ONE_STOP_BIT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	448;"	d
UART_UART_TX_CTRL_ONE_STOP_BIT	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	470;"	d
UART_UART_TX_CTRL_ONE_STOP_BIT	.\Design02.cydsn\codegentemp\UART.h	448;"	d
UART_UART_TX_CTRL_ONE_STOP_BIT	.\Design02.cydsn\codegentemp\UART.h	470;"	d
UART_UART_TX_CTRL_PARITY	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	452;"	d
UART_UART_TX_CTRL_PARITY	.\Design02.cydsn\codegentemp\UART.h	452;"	d
UART_UART_TX_CTRL_PARITY_ENABLED	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	454;"	d
UART_UART_TX_CTRL_PARITY_ENABLED	.\Design02.cydsn\codegentemp\UART.h	454;"	d
UART_UART_TX_CTRL_PARITY_ENABLED_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	446;"	d
UART_UART_TX_CTRL_PARITY_ENABLED_POS	.\Design02.cydsn\codegentemp\UART.h	446;"	d
UART_UART_TX_CTRL_PARITY_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	445;"	d
UART_UART_TX_CTRL_PARITY_POS	.\Design02.cydsn\codegentemp\UART.h	445;"	d
UART_UART_TX_CTRL_PTR	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	195;"	d
UART_UART_TX_CTRL_PTR	.\Design02.cydsn\codegentemp\UART.h	195;"	d
UART_UART_TX_CTRL_REG	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	194;"	d
UART_UART_TX_CTRL_REG	.\Design02.cydsn\codegentemp\UART.h	194;"	d
UART_UART_TX_CTRL_RETRY_ON_NACK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	456;"	d
UART_UART_TX_CTRL_RETRY_ON_NACK	.\Design02.cydsn\codegentemp\UART.h	456;"	d
UART_UART_TX_CTRL_RETRY_ON_NACK_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	447;"	d
UART_UART_TX_CTRL_RETRY_ON_NACK_POS	.\Design02.cydsn\codegentemp\UART.h	447;"	d
UART_UART_TX_CTRL_STOP_BITS_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	451;"	d
UART_UART_TX_CTRL_STOP_BITS_MASK	.\Design02.cydsn\codegentemp\UART.h	451;"	d
UART_UART_TX_CTRL_STOP_BITS_POS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	444;"	d
UART_UART_TX_CTRL_STOP_BITS_POS	.\Design02.cydsn\codegentemp\UART.h	444;"	d
UART_UART_TX_CTRL_TWO_STOP_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	450;"	d
UART_UART_TX_CTRL_TWO_STOP_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	472;"	d
UART_UART_TX_CTRL_TWO_STOP_BITS	.\Design02.cydsn\codegentemp\UART.h	450;"	d
UART_UART_TX_CTRL_TWO_STOP_BITS	.\Design02.cydsn\codegentemp\UART.h	472;"	d
UART_UART_TX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	122;"	d
UART_UART_TX_DIRECTION	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	200;"	d
UART_UART_TX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	122;"	d
UART_UART_TX_DIRECTION	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	200;"	d
UART_UART_TX_PIN	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	83;"	d
UART_UART_TX_PIN	.\Design02.cydsn\codegentemp\UART_PINS.h	83;"	d
UART_UART_TX_PIN_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART_PVT.h	84;"	d
UART_UART_TX_PIN_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART_PVT.h	84;"	d
UART_UART_TX_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	105;"	d
UART_UART_TX_RX	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	498;"	d
UART_UART_TX_RX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	105;"	d
UART_UART_TX_RX	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	498;"	d
UART_UART_TX_TRIGGER_LEVEL	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	89;"	d
UART_UART_TX_TRIGGER_LEVEL	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	89;"	d
UART_UART_WAKEUP_ISR	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    CY_ISR_PROTO(UART_UART_WAKEUP_ISR);$/;"	v
UART_UART_WAKEUP_ISR	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    CY_ISR_PROTO(UART_UART_WAKEUP_ISR);$/;"	v
UART_UART_WAKE_ENABLE	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	75;"	d
UART_UART_WAKE_ENABLE	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	75;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	144;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	194;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	227;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	144;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	194;"	d
UART_UART_WAKE_ENABLE_CONST	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	227;"	d
UART_UartCyBtldrCommRead	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c	/^cystatus UART_UartCyBtldrCommRead(uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_UartCyBtldrCommRead	.\Design02.cydsn\codegentemp\UART_UART_BOOT.c	/^cystatus UART_UartCyBtldrCommRead(uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_UartCyBtldrCommReset	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommReset(void)$/;"	f
UART_UartCyBtldrCommReset	.\Design02.cydsn\codegentemp\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommReset(void)$/;"	f
UART_UartCyBtldrCommStart	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommStart(void)$/;"	f
UART_UartCyBtldrCommStart	.\Design02.cydsn\codegentemp\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommStart(void)$/;"	f
UART_UartCyBtldrCommStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommStop(void)$/;"	f
UART_UartCyBtldrCommStop	.\Design02.cydsn\codegentemp\UART_UART_BOOT.c	/^void UART_UartCyBtldrCommStop(void)$/;"	f
UART_UartCyBtldrCommWrite	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART_BOOT.c	/^cystatus UART_UartCyBtldrCommWrite(const uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_UartCyBtldrCommWrite	.\Design02.cydsn\codegentemp\UART_UART_BOOT.c	/^cystatus UART_UartCyBtldrCommWrite(const uint8 pData[], uint16 size, uint16 * count, uint8 timeOut)$/;"	f
UART_UartDisableCts	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^        void UART_UartDisableCts(void)$/;"	f
UART_UartDisableCts	.\Design02.cydsn\codegentemp\UART_UART.c	/^        void UART_UartDisableCts(void)$/;"	f
UART_UartEnableCts	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^        void UART_UartEnableCts(void)$/;"	f
UART_UartEnableCts	.\Design02.cydsn\codegentemp\UART_UART.c	/^        void UART_UartEnableCts(void)$/;"	f
UART_UartGetByte	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    uint32 UART_UartGetByte(void)$/;"	f
UART_UartGetByte	.\Design02.cydsn\codegentemp\UART_UART.c	/^    uint32 UART_UartGetByte(void)$/;"	f
UART_UartGetChar	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    uint32 UART_UartGetChar(void)$/;"	f
UART_UartGetChar	.\Design02.cydsn\codegentemp\UART_UART.c	/^    uint32 UART_UartGetChar(void)$/;"	f
UART_UartInit	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartInit(const UART_UART_INIT_STRUCT *config)$/;"	f
UART_UartInit	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartInit(void)$/;"	f
UART_UartInit	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartInit(const UART_UART_INIT_STRUCT *config)$/;"	f
UART_UartInit	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartInit(void)$/;"	f
UART_UartPostEnable	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^void UART_UartPostEnable(void)$/;"	f
UART_UartPostEnable	.\Design02.cydsn\codegentemp\UART_UART.c	/^void UART_UartPostEnable(void)$/;"	f
UART_UartPutCRLF	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartPutCRLF(uint32 txDataByte)$/;"	f
UART_UartPutCRLF	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartPutCRLF(uint32 txDataByte)$/;"	f
UART_UartPutChar	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	374;"	d
UART_UartPutChar	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	374;"	d
UART_UartPutString	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartPutString(const char8 string[])$/;"	f
UART_UartPutString	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartPutString(const char8 string[])$/;"	f
UART_UartRestoreConfig	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartRestoreConfig(void)$/;"	f
UART_UartRestoreConfig	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartRestoreConfig(void)$/;"	f
UART_UartSaveConfig	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    void UART_UartSaveConfig(void)$/;"	f
UART_UartSaveConfig	.\Design02.cydsn\codegentemp\UART_UART.c	/^    void UART_UartSaveConfig(void)$/;"	f
UART_UartSetCtsPolarity	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^        void UART_UartSetCtsPolarity(uint32 polarity)$/;"	f
UART_UartSetCtsPolarity	.\Design02.cydsn\codegentemp\UART_UART.c	/^        void UART_UartSetCtsPolarity(uint32 polarity)$/;"	f
UART_UartSetRtsFifoLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^        void UART_UartSetRtsFifoLevel(uint32 level)$/;"	f
UART_UartSetRtsFifoLevel	.\Design02.cydsn\codegentemp\UART_UART.c	/^        void UART_UartSetRtsFifoLevel(uint32 level)$/;"	f
UART_UartSetRtsPolarity	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^        void UART_UartSetRtsPolarity(uint32 polarity)$/;"	f
UART_UartSetRtsPolarity	.\Design02.cydsn\codegentemp\UART_UART.c	/^        void UART_UartSetRtsPolarity(uint32 polarity)$/;"	f
UART_UartSetRxAddress	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^void UART_UartSetRxAddress(uint32 address)$/;"	f
UART_UartSetRxAddress	.\Design02.cydsn\codegentemp\UART_UART.c	/^void UART_UartSetRxAddress(uint32 address)$/;"	f
UART_UartSetRxAddressMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^void UART_UartSetRxAddressMask(uint32 addressMask)$/;"	f
UART_UartSetRxAddressMask	.\Design02.cydsn\codegentemp\UART_UART.c	/^void UART_UartSetRxAddressMask(uint32 addressMask)$/;"	f
UART_UartStop	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^void UART_UartStop(void)$/;"	f
UART_UartStop	.\Design02.cydsn\codegentemp\UART_UART.c	/^void UART_UartStop(void)$/;"	f
UART_WAIT_1_MS	.\Design02.cydsn\Generated_Source\PSoC4\UART_BOOT.h	195;"	d
UART_WAIT_1_MS	.\Design02.cydsn\codegentemp\UART_BOOT.h	195;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	429;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	442;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	455;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	463;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	429;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	442;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	455;"	d
UART_WAIT_SCL_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	463;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	468;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	471;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\Generated_Source\PSoC4\UART_PINS.h	473;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	468;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	471;"	d
UART_WAIT_SDA_SET_HIGH	.\Design02.cydsn\codegentemp\UART_PINS.h	473;"	d
UART_WRITE_INTR_I2C_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	991;"	d
UART_WRITE_INTR_I2C_EC_MASK	.\Design02.cydsn\codegentemp\UART.h	991;"	d
UART_WRITE_INTR_MASTER_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1003;"	d
UART_WRITE_INTR_MASTER_MASK	.\Design02.cydsn\codegentemp\UART.h	1003;"	d
UART_WRITE_INTR_RX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1018;"	d
UART_WRITE_INTR_RX_MASK	.\Design02.cydsn\codegentemp\UART.h	1018;"	d
UART_WRITE_INTR_SLAVE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1008;"	d
UART_WRITE_INTR_SLAVE_MASK	.\Design02.cydsn\codegentemp\UART.h	1008;"	d
UART_WRITE_INTR_SPI_EC_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	997;"	d
UART_WRITE_INTR_SPI_EC_MASK	.\Design02.cydsn\codegentemp\UART.h	997;"	d
UART_WRITE_INTR_TX_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	1013;"	d
UART_WRITE_INTR_TX_MASK	.\Design02.cydsn\codegentemp\UART.h	1013;"	d
UART_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\UART_PM.c	/^void UART_Wakeup(void)$/;"	f
UART_Wakeup	.\Design02.cydsn\codegentemp\UART_PM.c	/^void UART_Wakeup(void)$/;"	f
UART_acceptAddr	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_acceptAddr;$/;"	v
UART_acceptAddr	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_acceptAddr;$/;"	v
UART_backup	.\Design02.cydsn\Generated_Source\PSoC4\UART_PM.c	/^    UART_BACKUP_STRUCT UART_backup =$/;"	v
UART_backup	.\Design02.cydsn\codegentemp\UART_PM.c	/^    UART_BACKUP_STRUCT UART_backup =$/;"	v
UART_configUart	.\Design02.cydsn\Generated_Source\PSoC4\UART_UART.c	/^    const UART_UART_INIT_STRUCT UART_configUart =$/;"	v
UART_configUart	.\Design02.cydsn\codegentemp\UART_UART.c	/^    const UART_UART_INIT_STRUCT UART_configUart =$/;"	v
UART_customIntrHandler	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    void (*UART_customIntrHandler)(void) = NULL;$/;"	v
UART_customIntrHandler	.\Design02.cydsn\codegentemp\UART.c	/^    void (*UART_customIntrHandler)(void) = NULL;$/;"	v
UART_initVar	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^uint8 UART_initVar = 0u;$/;"	v
UART_initVar	.\Design02.cydsn\codegentemp\UART.c	/^uint8 UART_initVar = 0u;$/;"	v
UART_mode	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_mode;$/;"	v
UART_mode	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_mode;$/;"	v
UART_numberOfAddr	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_numberOfAddr;$/;"	v
UART_numberOfAddr	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_numberOfAddr;$/;"	v
UART_rxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    volatile uint8 * UART_rxBuffer;$/;"	v
UART_rxBuffer	.\Design02.cydsn\codegentemp\UART.c	/^    volatile uint8 * UART_rxBuffer;$/;"	v
UART_rxBufferHead	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint32 UART_rxBufferHead;$/;"	v
UART_rxBufferHead	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint32 UART_rxBufferHead;$/;"	v
UART_rxBufferInternal	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint8 UART_rxBufferInternal[UART_INTERNAL_RX_BUFFER_SIZE];$/;"	v
UART_rxBufferInternal	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint8 UART_rxBufferInternal[UART_INTERNAL_RX_BUFFER_SIZE];$/;"	v
UART_rxBufferOverflow	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint8  UART_rxBufferOverflow;$/;"	v
UART_rxBufferOverflow	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint8  UART_rxBufferOverflow;$/;"	v
UART_rxBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint32 UART_rxBufferSize;$/;"	v
UART_rxBufferSize	.\Design02.cydsn\codegentemp\UART.c	/^    uint32 UART_rxBufferSize;$/;"	v
UART_rxBufferTail	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint32 UART_rxBufferTail;$/;"	v
UART_rxBufferTail	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint32 UART_rxBufferTail;$/;"	v
UART_rxDataBits	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8  UART_rxDataBits;$/;"	v
UART_rxDataBits	.\Design02.cydsn\codegentemp\UART.c	/^    uint8  UART_rxDataBits;$/;"	v
UART_rx_0	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	29;"	d
UART_rx_0	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	29;"	d
UART_rx_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	32;"	d
UART_rx_0_DR	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	32;"	d
UART_rx_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	31;"	d
UART_rx_0_PC	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	31;"	d
UART_rx_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	30;"	d
UART_rx_0_PS	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	30;"	d
UART_rx_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_aliases.h	33;"	d
UART_rx_0_SHIFT	.\Design02.cydsn\codegentemp\UART_rx_aliases.h	33;"	d
UART_rx_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	/^    uint8 UART_rx_ClearInterrupt(void) $/;"	f
UART_rx_ClearInterrupt	.\Design02.cydsn\codegentemp\UART_rx.c	/^    uint8 UART_rx_ClearInterrupt(void) $/;"	f
UART_rx_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	44;"	d
UART_rx_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\UART_rx.h	44;"	d
UART_rx_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	45;"	d
UART_rx_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\UART_rx.h	45;"	d
UART_rx_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	49;"	d
UART_rx_DM_OD_HI	.\Design02.cydsn\codegentemp\UART_rx.h	49;"	d
UART_rx_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	48;"	d
UART_rx_DM_OD_LO	.\Design02.cydsn\codegentemp\UART_rx.h	48;"	d
UART_rx_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	47;"	d
UART_rx_DM_RES_DWN	.\Design02.cydsn\codegentemp\UART_rx.h	47;"	d
UART_rx_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	46;"	d
UART_rx_DM_RES_UP	.\Design02.cydsn\codegentemp\UART_rx.h	46;"	d
UART_rx_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	51;"	d
UART_rx_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\UART_rx.h	51;"	d
UART_rx_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	50;"	d
UART_rx_DM_STRONG	.\Design02.cydsn\codegentemp\UART_rx.h	50;"	d
UART_rx_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	69;"	d
UART_rx_DR	.\Design02.cydsn\codegentemp\UART_rx.h	69;"	d
UART_rx_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	41;"	d
UART_rx_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\UART_rx.h	41;"	d
UART_rx_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	42;"	d
UART_rx_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\UART_rx.h	42;"	d
UART_rx_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	87;"	d
UART_rx_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\UART_rx.h	87;"	d
UART_rx_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	86;"	d
UART_rx_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\UART_rx.h	86;"	d
UART_rx_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	71;"	d
UART_rx_INP_DIS	.\Design02.cydsn\codegentemp\UART_rx.h	71;"	d
UART_rx_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	76;"	d
UART_rx_INTSTAT	.\Design02.cydsn\codegentemp\UART_rx.h	76;"	d
UART_rx_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	54;"	d
UART_rx_MASK	.\Design02.cydsn\codegentemp\UART_rx.h	54;"	d
UART_rx_PC	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	67;"	d
UART_rx_PC	.\Design02.cydsn\codegentemp\UART_rx.h	67;"	d
UART_rx_PS	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	65;"	d
UART_rx_PS	.\Design02.cydsn\codegentemp\UART_rx.h	65;"	d
UART_rx_Read	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	/^uint8 UART_rx_Read(void) $/;"	f
UART_rx_Read	.\Design02.cydsn\codegentemp\UART_rx.c	/^uint8 UART_rx_Read(void) $/;"	f
UART_rx_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	/^uint8 UART_rx_ReadDataReg(void) $/;"	f
UART_rx_ReadDataReg	.\Design02.cydsn\codegentemp\UART_rx.c	/^uint8 UART_rx_ReadDataReg(void) $/;"	f
UART_rx_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	55;"	d
UART_rx_SHIFT	.\Design02.cydsn\codegentemp\UART_rx.h	55;"	d
UART_rx_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	/^void UART_rx_SetDriveMode(uint8 mode) $/;"	f
UART_rx_SetDriveMode	.\Design02.cydsn\codegentemp\UART_rx.c	/^void UART_rx_SetDriveMode(uint8 mode) $/;"	f
UART_rx_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_PM.c	/^void UART_rx_Sleep(void)$/;"	f
UART_rx_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.h	56;"	d
UART_rx_WIDTH	.\Design02.cydsn\codegentemp\UART_rx.h	56;"	d
UART_rx_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_PM.c	/^void UART_rx_Wakeup(void)$/;"	f
UART_rx_Write	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx.c	/^void UART_rx_Write(uint8 value) $/;"	f
UART_rx_Write	.\Design02.cydsn\codegentemp\UART_rx.c	/^void UART_rx_Write(uint8 value) $/;"	f
UART_rx__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	633;"	d
UART_rx__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	633;"	d
UART_rx__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	634;"	d
UART_rx__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	634;"	d
UART_rx__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	635;"	d
UART_rx__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	635;"	d
UART_rx__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	636;"	d
UART_rx__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	636;"	d
UART_rx__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	637;"	d
UART_rx__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	637;"	d
UART_rx__0__HSIOM_GPIO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	638;"	d
UART_rx__0__HSIOM_GPIO	.\Design02.cydsn\codegentemp\cyfitter.h	638;"	d
UART_rx__0__HSIOM_I2C	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	639;"	d
UART_rx__0__HSIOM_I2C	.\Design02.cydsn\codegentemp\cyfitter.h	639;"	d
UART_rx__0__HSIOM_I2C_SDA	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	640;"	d
UART_rx__0__HSIOM_I2C_SDA	.\Design02.cydsn\codegentemp\cyfitter.h	640;"	d
UART_rx__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	641;"	d
UART_rx__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	641;"	d
UART_rx__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	642;"	d
UART_rx__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	642;"	d
UART_rx__0__HSIOM_SPI	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	643;"	d
UART_rx__0__HSIOM_SPI	.\Design02.cydsn\codegentemp\cyfitter.h	643;"	d
UART_rx__0__HSIOM_SPI_MOSI	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	644;"	d
UART_rx__0__HSIOM_SPI_MOSI	.\Design02.cydsn\codegentemp\cyfitter.h	644;"	d
UART_rx__0__HSIOM_UART	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	645;"	d
UART_rx__0__HSIOM_UART	.\Design02.cydsn\codegentemp\cyfitter.h	645;"	d
UART_rx__0__HSIOM_UART_RX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	646;"	d
UART_rx__0__HSIOM_UART_RX	.\Design02.cydsn\codegentemp\cyfitter.h	646;"	d
UART_rx__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	647;"	d
UART_rx__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	647;"	d
UART_rx__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	648;"	d
UART_rx__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	648;"	d
UART_rx__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	649;"	d
UART_rx__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	649;"	d
UART_rx__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	650;"	d
UART_rx__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	650;"	d
UART_rx__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	651;"	d
UART_rx__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	651;"	d
UART_rx__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	652;"	d
UART_rx__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	652;"	d
UART_rx__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	653;"	d
UART_rx__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	653;"	d
UART_rx__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	654;"	d
UART_rx__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	654;"	d
UART_rx__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	655;"	d
UART_rx__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	655;"	d
UART_rx__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	656;"	d
UART_rx__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	656;"	d
UART_rx__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	657;"	d
UART_rx__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	657;"	d
UART_rx__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	658;"	d
UART_rx__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	658;"	d
UART_rx__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	659;"	d
UART_rx__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	659;"	d
UART_rx__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	660;"	d
UART_rx__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	660;"	d
UART_rx__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	661;"	d
UART_rx__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	661;"	d
UART_rx__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	662;"	d
UART_rx__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	662;"	d
UART_rx__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	663;"	d
UART_rx__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	663;"	d
UART_rx__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	664;"	d
UART_rx__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	664;"	d
UART_rx__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	665;"	d
UART_rx__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	665;"	d
UART_rx__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	666;"	d
UART_rx__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	666;"	d
UART_rx__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	667;"	d
UART_rx__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	667;"	d
UART_rx__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	668;"	d
UART_rx__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	668;"	d
UART_rx__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	669;"	d
UART_rx__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	669;"	d
UART_rx__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	670;"	d
UART_rx__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	670;"	d
UART_rx__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	671;"	d
UART_rx__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	671;"	d
UART_rx__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	672;"	d
UART_rx__DR	.\Design02.cydsn\codegentemp\cyfitter.h	672;"	d
UART_rx__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	673;"	d
UART_rx__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	673;"	d
UART_rx__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	674;"	d
UART_rx__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	674;"	d
UART_rx__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	675;"	d
UART_rx__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	675;"	d
UART_rx__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	676;"	d
UART_rx__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	676;"	d
UART_rx__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	677;"	d
UART_rx__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	677;"	d
UART_rx__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	678;"	d
UART_rx__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	678;"	d
UART_rx__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	679;"	d
UART_rx__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	679;"	d
UART_rx__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	680;"	d
UART_rx__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	680;"	d
UART_rx__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	681;"	d
UART_rx__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	681;"	d
UART_rx__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	682;"	d
UART_rx__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	682;"	d
UART_rx__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	683;"	d
UART_rx__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	683;"	d
UART_rx__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	684;"	d
UART_rx__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	684;"	d
UART_rx__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	685;"	d
UART_rx__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	685;"	d
UART_rx__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	686;"	d
UART_rx__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	686;"	d
UART_rx__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	687;"	d
UART_rx__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	687;"	d
UART_rx__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	688;"	d
UART_rx__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	688;"	d
UART_rx__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	689;"	d
UART_rx__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	689;"	d
UART_rx__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	690;"	d
UART_rx__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	690;"	d
UART_rx__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	691;"	d
UART_rx__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	691;"	d
UART_rx__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	692;"	d
UART_rx__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	692;"	d
UART_rx__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	693;"	d
UART_rx__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	693;"	d
UART_rx__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	694;"	d
UART_rx__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	694;"	d
UART_rx__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	695;"	d
UART_rx__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	695;"	d
UART_rx__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	696;"	d
UART_rx__PC	.\Design02.cydsn\codegentemp\cyfitter.h	696;"	d
UART_rx__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	697;"	d
UART_rx__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	697;"	d
UART_rx__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	698;"	d
UART_rx__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	698;"	d
UART_rx__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	699;"	d
UART_rx__PS	.\Design02.cydsn\codegentemp\cyfitter.h	699;"	d
UART_rx__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	700;"	d
UART_rx__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	700;"	d
UART_rx_backup	.\Design02.cydsn\Generated_Source\PSoC4\UART_rx_PM.c	/^static UART_rx_BACKUP_STRUCT  UART_rx_backup = {0u, 0u, 0u};$/;"	v	file:
UART_scbEnableIntr	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_scbEnableIntr;$/;"	v
UART_scbEnableIntr	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_scbEnableIntr;$/;"	v
UART_scbEnableWake	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_scbEnableWake;$/;"	v
UART_scbEnableWake	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_scbEnableWake;$/;"	v
UART_scbMode	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_scbMode = UART_SCB_MODE_UNCONFIG;$/;"	v
UART_scbMode	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_scbMode = UART_SCB_MODE_UNCONFIG;$/;"	v
UART_subAddrSize	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8 UART_subAddrSize;$/;"	v
UART_subAddrSize	.\Design02.cydsn\codegentemp\UART.c	/^    uint8 UART_subAddrSize;$/;"	v
UART_txBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    volatile uint8 * UART_txBuffer;$/;"	v
UART_txBuffer	.\Design02.cydsn\codegentemp\UART.c	/^    volatile uint8 * UART_txBuffer;$/;"	v
UART_txBufferHead	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint32 UART_txBufferHead;$/;"	v
UART_txBufferHead	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint32 UART_txBufferHead;$/;"	v
UART_txBufferInternal	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint8 UART_txBufferInternal[UART_TX_BUFFER_SIZE];$/;"	v
UART_txBufferInternal	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint8 UART_txBufferInternal[UART_TX_BUFFER_SIZE];$/;"	v
UART_txBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint32 UART_txBufferSize;$/;"	v
UART_txBufferSize	.\Design02.cydsn\codegentemp\UART.c	/^    uint32 UART_txBufferSize;$/;"	v
UART_txBufferTail	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.c	/^    volatile uint32 UART_txBufferTail;$/;"	v
UART_txBufferTail	.\Design02.cydsn\codegentemp\UART_SPI_UART.c	/^    volatile uint32 UART_txBufferTail;$/;"	v
UART_txDataBits	.\Design02.cydsn\Generated_Source\PSoC4\UART.c	/^    uint8  UART_txDataBits;$/;"	v
UART_txDataBits	.\Design02.cydsn\codegentemp\UART.c	/^    uint8  UART_txDataBits;$/;"	v
UART_tx_0	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	29;"	d
UART_tx_0	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	29;"	d
UART_tx_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	32;"	d
UART_tx_0_DR	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	32;"	d
UART_tx_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	31;"	d
UART_tx_0_PC	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	31;"	d
UART_tx_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	30;"	d
UART_tx_0_PS	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	30;"	d
UART_tx_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_aliases.h	33;"	d
UART_tx_0_SHIFT	.\Design02.cydsn\codegentemp\UART_tx_aliases.h	33;"	d
UART_tx_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	/^    uint8 UART_tx_ClearInterrupt(void) $/;"	f
UART_tx_ClearInterrupt	.\Design02.cydsn\codegentemp\UART_tx.c	/^    uint8 UART_tx_ClearInterrupt(void) $/;"	f
UART_tx_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	44;"	d
UART_tx_DM_ALG_HIZ	.\Design02.cydsn\codegentemp\UART_tx.h	44;"	d
UART_tx_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	45;"	d
UART_tx_DM_DIG_HIZ	.\Design02.cydsn\codegentemp\UART_tx.h	45;"	d
UART_tx_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	49;"	d
UART_tx_DM_OD_HI	.\Design02.cydsn\codegentemp\UART_tx.h	49;"	d
UART_tx_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	48;"	d
UART_tx_DM_OD_LO	.\Design02.cydsn\codegentemp\UART_tx.h	48;"	d
UART_tx_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	47;"	d
UART_tx_DM_RES_DWN	.\Design02.cydsn\codegentemp\UART_tx.h	47;"	d
UART_tx_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	46;"	d
UART_tx_DM_RES_UP	.\Design02.cydsn\codegentemp\UART_tx.h	46;"	d
UART_tx_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	51;"	d
UART_tx_DM_RES_UPDWN	.\Design02.cydsn\codegentemp\UART_tx.h	51;"	d
UART_tx_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	50;"	d
UART_tx_DM_STRONG	.\Design02.cydsn\codegentemp\UART_tx.h	50;"	d
UART_tx_DR	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	69;"	d
UART_tx_DR	.\Design02.cydsn\codegentemp\UART_tx.h	69;"	d
UART_tx_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	41;"	d
UART_tx_DRIVE_MODE_BITS	.\Design02.cydsn\codegentemp\UART_tx.h	41;"	d
UART_tx_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	42;"	d
UART_tx_DRIVE_MODE_IND_MASK	.\Design02.cydsn\codegentemp\UART_tx.h	42;"	d
UART_tx_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	87;"	d
UART_tx_DRIVE_MODE_MASK	.\Design02.cydsn\codegentemp\UART_tx.h	87;"	d
UART_tx_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	86;"	d
UART_tx_DRIVE_MODE_SHIFT	.\Design02.cydsn\codegentemp\UART_tx.h	86;"	d
UART_tx_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	71;"	d
UART_tx_INP_DIS	.\Design02.cydsn\codegentemp\UART_tx.h	71;"	d
UART_tx_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	76;"	d
UART_tx_INTSTAT	.\Design02.cydsn\codegentemp\UART_tx.h	76;"	d
UART_tx_MASK	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	54;"	d
UART_tx_MASK	.\Design02.cydsn\codegentemp\UART_tx.h	54;"	d
UART_tx_PC	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	67;"	d
UART_tx_PC	.\Design02.cydsn\codegentemp\UART_tx.h	67;"	d
UART_tx_PS	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	65;"	d
UART_tx_PS	.\Design02.cydsn\codegentemp\UART_tx.h	65;"	d
UART_tx_Read	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	/^uint8 UART_tx_Read(void) $/;"	f
UART_tx_Read	.\Design02.cydsn\codegentemp\UART_tx.c	/^uint8 UART_tx_Read(void) $/;"	f
UART_tx_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	/^uint8 UART_tx_ReadDataReg(void) $/;"	f
UART_tx_ReadDataReg	.\Design02.cydsn\codegentemp\UART_tx.c	/^uint8 UART_tx_ReadDataReg(void) $/;"	f
UART_tx_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	55;"	d
UART_tx_SHIFT	.\Design02.cydsn\codegentemp\UART_tx.h	55;"	d
UART_tx_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	/^void UART_tx_SetDriveMode(uint8 mode) $/;"	f
UART_tx_SetDriveMode	.\Design02.cydsn\codegentemp\UART_tx.c	/^void UART_tx_SetDriveMode(uint8 mode) $/;"	f
UART_tx_Sleep	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_PM.c	/^void UART_tx_Sleep(void)$/;"	f
UART_tx_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.h	56;"	d
UART_tx_WIDTH	.\Design02.cydsn\codegentemp\UART_tx.h	56;"	d
UART_tx_Wakeup	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_PM.c	/^void UART_tx_Wakeup(void)$/;"	f
UART_tx_Write	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx.c	/^void UART_tx_Write(uint8 value) $/;"	f
UART_tx_Write	.\Design02.cydsn\codegentemp\UART_tx.c	/^void UART_tx_Write(uint8 value) $/;"	f
UART_tx__0__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	805;"	d
UART_tx__0__DR	.\Design02.cydsn\codegentemp\cyfitter.h	805;"	d
UART_tx__0__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	806;"	d
UART_tx__0__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	806;"	d
UART_tx__0__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	807;"	d
UART_tx__0__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	807;"	d
UART_tx__0__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	808;"	d
UART_tx__0__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	808;"	d
UART_tx__0__HSIOM	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	809;"	d
UART_tx__0__HSIOM	.\Design02.cydsn\codegentemp\cyfitter.h	809;"	d
UART_tx__0__HSIOM_GPIO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	810;"	d
UART_tx__0__HSIOM_GPIO	.\Design02.cydsn\codegentemp\cyfitter.h	810;"	d
UART_tx__0__HSIOM_I2C	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	811;"	d
UART_tx__0__HSIOM_I2C	.\Design02.cydsn\codegentemp\cyfitter.h	811;"	d
UART_tx__0__HSIOM_I2C_SCL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	812;"	d
UART_tx__0__HSIOM_I2C_SCL	.\Design02.cydsn\codegentemp\cyfitter.h	812;"	d
UART_tx__0__HSIOM_MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	813;"	d
UART_tx__0__HSIOM_MASK	.\Design02.cydsn\codegentemp\cyfitter.h	813;"	d
UART_tx__0__HSIOM_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	814;"	d
UART_tx__0__HSIOM_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	814;"	d
UART_tx__0__HSIOM_SPI	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	815;"	d
UART_tx__0__HSIOM_SPI	.\Design02.cydsn\codegentemp\cyfitter.h	815;"	d
UART_tx__0__HSIOM_SPI_MISO	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	816;"	d
UART_tx__0__HSIOM_SPI_MISO	.\Design02.cydsn\codegentemp\cyfitter.h	816;"	d
UART_tx__0__HSIOM_UART	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	817;"	d
UART_tx__0__HSIOM_UART	.\Design02.cydsn\codegentemp\cyfitter.h	817;"	d
UART_tx__0__HSIOM_UART_TX	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	818;"	d
UART_tx__0__HSIOM_UART_TX	.\Design02.cydsn\codegentemp\cyfitter.h	818;"	d
UART_tx__0__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	819;"	d
UART_tx__0__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	819;"	d
UART_tx__0__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	820;"	d
UART_tx__0__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	820;"	d
UART_tx__0__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	821;"	d
UART_tx__0__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	821;"	d
UART_tx__0__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	822;"	d
UART_tx__0__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	822;"	d
UART_tx__0__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	823;"	d
UART_tx__0__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	823;"	d
UART_tx__0__OUT_SEL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	824;"	d
UART_tx__0__OUT_SEL	.\Design02.cydsn\codegentemp\cyfitter.h	824;"	d
UART_tx__0__OUT_SEL_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	825;"	d
UART_tx__0__OUT_SEL_SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	825;"	d
UART_tx__0__OUT_SEL_VAL	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	826;"	d
UART_tx__0__OUT_SEL_VAL	.\Design02.cydsn\codegentemp\cyfitter.h	826;"	d
UART_tx__0__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	827;"	d
UART_tx__0__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	827;"	d
UART_tx__0__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	828;"	d
UART_tx__0__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	828;"	d
UART_tx__0__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	829;"	d
UART_tx__0__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	829;"	d
UART_tx__0__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	830;"	d
UART_tx__0__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	830;"	d
UART_tx__0__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	831;"	d
UART_tx__0__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	831;"	d
UART_tx__0__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	832;"	d
UART_tx__0__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	832;"	d
UART_tx__0__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	833;"	d
UART_tx__0__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	833;"	d
UART_tx__0__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	834;"	d
UART_tx__0__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	834;"	d
UART_tx__0__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	835;"	d
UART_tx__0__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	835;"	d
UART_tx__0__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	836;"	d
UART_tx__0__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	836;"	d
UART_tx__0__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	837;"	d
UART_tx__0__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	837;"	d
UART_tx__0__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	838;"	d
UART_tx__0__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	838;"	d
UART_tx__0__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	839;"	d
UART_tx__0__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	839;"	d
UART_tx__0__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	840;"	d
UART_tx__0__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	840;"	d
UART_tx__0__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	841;"	d
UART_tx__0__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	841;"	d
UART_tx__0__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	842;"	d
UART_tx__0__PC	.\Design02.cydsn\codegentemp\cyfitter.h	842;"	d
UART_tx__0__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	843;"	d
UART_tx__0__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	843;"	d
UART_tx__0__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	844;"	d
UART_tx__0__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	844;"	d
UART_tx__0__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	845;"	d
UART_tx__0__PS	.\Design02.cydsn\codegentemp\cyfitter.h	845;"	d
UART_tx__0__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	846;"	d
UART_tx__0__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	846;"	d
UART_tx__DR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	847;"	d
UART_tx__DR	.\Design02.cydsn\codegentemp\cyfitter.h	847;"	d
UART_tx__DR_CLR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	848;"	d
UART_tx__DR_CLR	.\Design02.cydsn\codegentemp\cyfitter.h	848;"	d
UART_tx__DR_INV	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	849;"	d
UART_tx__DR_INV	.\Design02.cydsn\codegentemp\cyfitter.h	849;"	d
UART_tx__DR_SET	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	850;"	d
UART_tx__DR_SET	.\Design02.cydsn\codegentemp\cyfitter.h	850;"	d
UART_tx__INTCFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	851;"	d
UART_tx__INTCFG	.\Design02.cydsn\codegentemp\cyfitter.h	851;"	d
UART_tx__INTR	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	852;"	d
UART_tx__INTR	.\Design02.cydsn\codegentemp\cyfitter.h	852;"	d
UART_tx__INTR_CFG	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	853;"	d
UART_tx__INTR_CFG	.\Design02.cydsn\codegentemp\cyfitter.h	853;"	d
UART_tx__INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	854;"	d
UART_tx__INTSTAT	.\Design02.cydsn\codegentemp\cyfitter.h	854;"	d
UART_tx__MASK	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	855;"	d
UART_tx__MASK	.\Design02.cydsn\codegentemp\cyfitter.h	855;"	d
UART_tx__PA__CFG0	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	856;"	d
UART_tx__PA__CFG0	.\Design02.cydsn\codegentemp\cyfitter.h	856;"	d
UART_tx__PA__CFG1	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	857;"	d
UART_tx__PA__CFG1	.\Design02.cydsn\codegentemp\cyfitter.h	857;"	d
UART_tx__PA__CFG10	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	858;"	d
UART_tx__PA__CFG10	.\Design02.cydsn\codegentemp\cyfitter.h	858;"	d
UART_tx__PA__CFG11	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	859;"	d
UART_tx__PA__CFG11	.\Design02.cydsn\codegentemp\cyfitter.h	859;"	d
UART_tx__PA__CFG12	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	860;"	d
UART_tx__PA__CFG12	.\Design02.cydsn\codegentemp\cyfitter.h	860;"	d
UART_tx__PA__CFG13	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	861;"	d
UART_tx__PA__CFG13	.\Design02.cydsn\codegentemp\cyfitter.h	861;"	d
UART_tx__PA__CFG14	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	862;"	d
UART_tx__PA__CFG14	.\Design02.cydsn\codegentemp\cyfitter.h	862;"	d
UART_tx__PA__CFG2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	863;"	d
UART_tx__PA__CFG2	.\Design02.cydsn\codegentemp\cyfitter.h	863;"	d
UART_tx__PA__CFG3	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	864;"	d
UART_tx__PA__CFG3	.\Design02.cydsn\codegentemp\cyfitter.h	864;"	d
UART_tx__PA__CFG4	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	865;"	d
UART_tx__PA__CFG4	.\Design02.cydsn\codegentemp\cyfitter.h	865;"	d
UART_tx__PA__CFG5	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	866;"	d
UART_tx__PA__CFG5	.\Design02.cydsn\codegentemp\cyfitter.h	866;"	d
UART_tx__PA__CFG6	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	867;"	d
UART_tx__PA__CFG6	.\Design02.cydsn\codegentemp\cyfitter.h	867;"	d
UART_tx__PA__CFG7	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	868;"	d
UART_tx__PA__CFG7	.\Design02.cydsn\codegentemp\cyfitter.h	868;"	d
UART_tx__PA__CFG8	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	869;"	d
UART_tx__PA__CFG8	.\Design02.cydsn\codegentemp\cyfitter.h	869;"	d
UART_tx__PA__CFG9	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	870;"	d
UART_tx__PA__CFG9	.\Design02.cydsn\codegentemp\cyfitter.h	870;"	d
UART_tx__PC	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	871;"	d
UART_tx__PC	.\Design02.cydsn\codegentemp\cyfitter.h	871;"	d
UART_tx__PC2	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	872;"	d
UART_tx__PC2	.\Design02.cydsn\codegentemp\cyfitter.h	872;"	d
UART_tx__PORT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	873;"	d
UART_tx__PORT	.\Design02.cydsn\codegentemp\cyfitter.h	873;"	d
UART_tx__PS	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	874;"	d
UART_tx__PS	.\Design02.cydsn\codegentemp\cyfitter.h	874;"	d
UART_tx__SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter.h	875;"	d
UART_tx__SHIFT	.\Design02.cydsn\codegentemp\cyfitter.h	875;"	d
UART_tx_backup	.\Design02.cydsn\Generated_Source\PSoC4\UART_tx_PM.c	/^static UART_tx_BACKUP_STRUCT  UART_tx_backup = {0u, 0u, 0u};$/;"	v	file:
UINT16_MAX_VAL	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	99;"	d
UINT16_MAX_VAL	.\Design02.cydsn\codegentemp\CyLFClk.h	99;"	d
V	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon226::__anon227
V	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon230::__anon231
V	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon104::__anon105
V	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon108::__anon109
VAL	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon236
VAL	.\Design02.cydsn\codegentemp\core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon114
Ver_H	.\Design02.cydsn\app_protocol.h	16;"	d
Ver_L	.\Design02.cydsn\app_protocol.h	17;"	d
Version	.\Design02.cydsn\app_lock.h	/^    uint8 Version[2];               \/\/$/;"	m	struct:__anon3
Vref	.\Design02.cydsn\codegentemp\Design02.v	/^    inout       Vref;$/;"	p
WAIKUP_IN_0	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	29;"	d
WAIKUP_IN_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	32;"	d
WAIKUP_IN_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	31;"	d
WAIKUP_IN_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	30;"	d
WAIKUP_IN_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN_aliases.h	33;"	d
WAIKUP_IN_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	/^    uint8 WAIKUP_IN_ClearInterrupt(void) $/;"	f
WAIKUP_IN_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	44;"	d
WAIKUP_IN_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	45;"	d
WAIKUP_IN_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	49;"	d
WAIKUP_IN_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	48;"	d
WAIKUP_IN_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	47;"	d
WAIKUP_IN_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	46;"	d
WAIKUP_IN_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	51;"	d
WAIKUP_IN_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	50;"	d
WAIKUP_IN_DR	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	69;"	d
WAIKUP_IN_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	41;"	d
WAIKUP_IN_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	42;"	d
WAIKUP_IN_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	87;"	d
WAIKUP_IN_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	86;"	d
WAIKUP_IN_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	71;"	d
WAIKUP_IN_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	76;"	d
WAIKUP_IN_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	54;"	d
WAIKUP_IN_PC	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	67;"	d
WAIKUP_IN_PS	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	65;"	d
WAIKUP_IN_Read	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	/^uint8 WAIKUP_IN_Read(void) $/;"	f
WAIKUP_IN_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	/^uint8 WAIKUP_IN_ReadDataReg(void) $/;"	f
WAIKUP_IN_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	55;"	d
WAIKUP_IN_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	/^void WAIKUP_IN_SetDriveMode(uint8 mode) $/;"	f
WAIKUP_IN_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.h	56;"	d
WAIKUP_IN_Write	.\Design02.cydsn\Generated_Source\PSoC4\WAIKUP_IN.c	/^void WAIKUP_IN_Write(uint8 value) $/;"	f
WDT_Ctrl_0	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	29;"	d
WDT_Ctrl_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	32;"	d
WDT_Ctrl_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	31;"	d
WDT_Ctrl_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	30;"	d
WDT_Ctrl_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl_aliases.h	33;"	d
WDT_Ctrl_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	/^    uint8 WDT_Ctrl_ClearInterrupt(void) $/;"	f
WDT_Ctrl_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	44;"	d
WDT_Ctrl_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	45;"	d
WDT_Ctrl_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	49;"	d
WDT_Ctrl_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	48;"	d
WDT_Ctrl_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	47;"	d
WDT_Ctrl_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	46;"	d
WDT_Ctrl_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	51;"	d
WDT_Ctrl_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	50;"	d
WDT_Ctrl_DR	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	69;"	d
WDT_Ctrl_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	41;"	d
WDT_Ctrl_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	42;"	d
WDT_Ctrl_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	87;"	d
WDT_Ctrl_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	86;"	d
WDT_Ctrl_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	71;"	d
WDT_Ctrl_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	76;"	d
WDT_Ctrl_MASK	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	54;"	d
WDT_Ctrl_PC	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	67;"	d
WDT_Ctrl_PS	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	65;"	d
WDT_Ctrl_Read	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	/^uint8 WDT_Ctrl_Read(void) $/;"	f
WDT_Ctrl_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	/^uint8 WDT_Ctrl_ReadDataReg(void) $/;"	f
WDT_Ctrl_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	55;"	d
WDT_Ctrl_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	/^void WDT_Ctrl_SetDriveMode(uint8 mode) $/;"	f
WDT_Ctrl_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.h	56;"	d
WDT_Ctrl_Write	.\Design02.cydsn\Generated_Source\PSoC4\WDT_Ctrl.c	/^void WDT_Ctrl_Write(uint8 value) $/;"	f
Wake_Up_0	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	29;"	d
Wake_Up_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	32;"	d
Wake_Up_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	31;"	d
Wake_Up_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	30;"	d
Wake_Up_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up_aliases.h	33;"	d
Wake_Up_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	/^    uint8 Wake_Up_ClearInterrupt(void) $/;"	f
Wake_Up_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	44;"	d
Wake_Up_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	45;"	d
Wake_Up_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	49;"	d
Wake_Up_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	48;"	d
Wake_Up_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	47;"	d
Wake_Up_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	46;"	d
Wake_Up_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	51;"	d
Wake_Up_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	50;"	d
Wake_Up_DR	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	69;"	d
Wake_Up_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	41;"	d
Wake_Up_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	42;"	d
Wake_Up_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	87;"	d
Wake_Up_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	86;"	d
Wake_Up_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	71;"	d
Wake_Up_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	76;"	d
Wake_Up_MASK	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	54;"	d
Wake_Up_PC	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	67;"	d
Wake_Up_PS	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	65;"	d
Wake_Up_Read	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	/^uint8 Wake_Up_Read(void) $/;"	f
Wake_Up_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	/^uint8 Wake_Up_ReadDataReg(void) $/;"	f
Wake_Up_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	55;"	d
Wake_Up_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	/^void Wake_Up_SetDriveMode(uint8 mode) $/;"	f
Wake_Up_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.h	56;"	d
Wake_Up_Write	.\Design02.cydsn\Generated_Source\PSoC4\Wake_Up.c	/^void Wake_Up_Write(uint8 value) $/;"	f
Write_Flash	.\Design02.cydsn\app_lock.c	/^void Write_Flash(uint8* Data,uint8 Length)$/;"	f
XDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	289;"	d
XDATA	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	307;"	d
XDATA	.\Design02.cydsn\codegentemp\cytypes.h	289;"	d
XDATA	.\Design02.cydsn\codegentemp\cytypes.h	307;"	d
Xor_Check	.\Design02.cydsn\app_protocol.c	/^uint8 Xor_Check(uint8 *Data, uint8 Length)$/;"	f
Z	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon226::__anon227
Z	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon230::__anon231
Z	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon104::__anon105
Z	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon108::__anon109
_BIT_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	533;"	d
_BIT_SHIFT	.\Design02.cydsn\codegentemp\core_cm0.h	533;"	d
_IP_IDX	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	535;"	d
_IP_IDX	.\Design02.cydsn\codegentemp\core_cm0.h	535;"	d
_KEY_STR	.\Design02.cydsn\app_protocol.c	/^typedef struct _KEY_STR$/;"	s	file:
_SHP_IDX	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	534;"	d
_SHP_IDX	.\Design02.cydsn\codegentemp\core_cm0.h	534;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	105;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	80;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	85;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	90;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	95;"	d
__ASM	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	99;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	105;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	80;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	85;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	90;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	95;"	d
__ASM	.\Design02.cydsn\codegentemp\core_cm0.h	99;"	d
__BKPT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	171;"	d
__BKPT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	538;"	d
__BKPT	.\Design02.cydsn\codegentemp\core_cmInstr.h	171;"	d
__BKPT	.\Design02.cydsn\codegentemp\core_cmInstr.h	538;"	d
__CHECK_DEVICE_DEFINES	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	37;"	d
__CHECK_DEVICE_DEFINES	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	37;"	d
__CLREX	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	257;"	d
__CLREX	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	.\Design02.cydsn\codegentemp\core_cmInstr.h	257;"	d
__CLZ	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	289;"	d
__CLZ	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	.\Design02.cydsn\codegentemp\core_cmInstr.h	289;"	d
__CM0_CMSIS_VERSION	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	73;"	d
__CM0_CMSIS_VERSION	.\Design02.cydsn\codegentemp\core_cm0.h	73;"	d
__CM0_CMSIS_VERSION_MAIN	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	71;"	d
__CM0_CMSIS_VERSION_MAIN	.\Design02.cydsn\codegentemp\core_cm0.h	71;"	d
__CM0_CMSIS_VERSION_SUB	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	72;"	d
__CM0_CMSIS_VERSION_SUB	.\Design02.cydsn\codegentemp\core_cm0.h	72;"	d
__CM0_REV	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	169;"	d
__CM0_REV	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	39;"	d
__CM0_REV	.\Design02.cydsn\codegentemp\core_cm0.h	169;"	d
__CM0_REV	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	39;"	d
__CMSIS_GCC_OUT_REG	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	377;"	d
__CMSIS_GCC_OUT_REG	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	380;"	d
__CMSIS_GCC_OUT_REG	.\Design02.cydsn\codegentemp\core_cmInstr.h	377;"	d
__CMSIS_GCC_OUT_REG	.\Design02.cydsn\codegentemp\core_cmInstr.h	380;"	d
__CMSIS_GCC_USE_REG	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	378;"	d
__CMSIS_GCC_USE_REG	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	381;"	d
__CMSIS_GCC_USE_REG	.\Design02.cydsn\codegentemp\core_cmInstr.h	378;"	d
__CMSIS_GCC_USE_REG	.\Design02.cydsn\codegentemp\core_cmInstr.h	381;"	d
__CORE_CM0_H_DEPENDANT	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	160;"	d
__CORE_CM0_H_DEPENDANT	.\Design02.cydsn\codegentemp\core_cm0.h	160;"	d
__CORE_CM0_H_GENERIC	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	43;"	d
__CORE_CM0_H_GENERIC	.\Design02.cydsn\codegentemp\core_cm0.h	43;"	d
__CORE_CMFUNC_H	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	39;"	d
__CORE_CMFUNC_H	.\Design02.cydsn\codegentemp\core_cmFunc.h	39;"	d
__CORE_CMINSTR_H	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	39;"	d
__CORE_CMINSTR_H	.\Design02.cydsn\codegentemp\core_cmInstr.h	39;"	d
__CORTEX_M	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	76;"	d
__CORTEX_M	.\Design02.cydsn\codegentemp\core_cm0.h	76;"	d
__DMB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	108;"	d
__DMB	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	.\Design02.cydsn\codegentemp\core_cmInstr.h	108;"	d
__DSB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	100;"	d
__DSB	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	.\Design02.cydsn\codegentemp\core_cmInstr.h	100;"	d
__FPU_USED	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	114;"	d
__FPU_USED	.\Design02.cydsn\codegentemp\core_cm0.h	114;"	d
__I	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	193;"	d
__I	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	195;"	d
__I	.\Design02.cydsn\codegentemp\core_cm0.h	193;"	d
__I	.\Design02.cydsn\codegentemp\core_cm0.h	195;"	d
__INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	100;"	d
__INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	106;"	d
__INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	81;"	d
__INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	86;"	d
__INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	91;"	d
__INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	100;"	d
__INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	106;"	d
__INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	81;"	d
__INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	86;"	d
__INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	91;"	d
__IO	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	198;"	d
__IO	.\Design02.cydsn\codegentemp\core_cm0.h	198;"	d
__ISB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	92;"	d
__ISB	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	.\Design02.cydsn\codegentemp\core_cmInstr.h	92;"	d
__LDRBT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDRBT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	315;"	d
__LDRBT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDRBT	.\Design02.cydsn\codegentemp\core_cmInstr.h	315;"	d
__LDREXB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	193;"	d
__LDREXB	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	.\Design02.cydsn\codegentemp\core_cmInstr.h	193;"	d
__LDREXH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	203;"	d
__LDREXH	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	.\Design02.cydsn\codegentemp\core_cmInstr.h	203;"	d
__LDREXW	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	213;"	d
__LDREXW	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	.\Design02.cydsn\codegentemp\core_cmInstr.h	213;"	d
__LDRHT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRHT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	325;"	d
__LDRHT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRHT	.\Design02.cydsn\codegentemp\core_cmInstr.h	325;"	d
__LDRT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__LDRT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	335;"	d
__LDRT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__LDRT	.\Design02.cydsn\codegentemp\core_cmInstr.h	335;"	d
__NOP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	60;"	d
__NOP	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	.\Design02.cydsn\codegentemp\core_cmInstr.h	60;"	d
__NVIC_PRIO_BITS	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	174;"	d
__NVIC_PRIO_BITS	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	40;"	d
__NVIC_PRIO_BITS	.\Design02.cydsn\codegentemp\core_cm0.h	174;"	d
__NVIC_PRIO_BITS	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	40;"	d
__O	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	197;"	d
__O	.\Design02.cydsn\codegentemp\core_cm0.h	197;"	d
__RBIT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	183;"	d
__RBIT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\Design02.cydsn\codegentemp\core_cmInstr.h	183;"	d
__REV	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	118;"	d
__REV	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	.\Design02.cydsn\codegentemp\core_cmInstr.h	118;"	d
__REV16	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	160;"	d
__ROR	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\Design02.cydsn\codegentemp\core_cmInstr.h	160;"	d
__RRX	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__RRX	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)$/;"	f
__RRX	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__RRX	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)$/;"	f
__SEV	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	83;"	d
__SEV	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	.\Design02.cydsn\codegentemp\core_cmInstr.h	83;"	d
__SSAT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	268;"	d
__SSAT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	694;"	d
__SSAT	.\Design02.cydsn\codegentemp\core_cmInstr.h	268;"	d
__SSAT	.\Design02.cydsn\codegentemp\core_cmInstr.h	694;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	101;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	107;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	82;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	87;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	92;"	d
__STATIC_INLINE	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	96;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	101;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	107;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	82;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	87;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	92;"	d
__STATIC_INLINE	.\Design02.cydsn\codegentemp\core_cm0.h	96;"	d
__STRBT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STRBT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	345;"	d
__STRBT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STRBT	.\Design02.cydsn\codegentemp\core_cmInstr.h	345;"	d
__STREXB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	225;"	d
__STREXB	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\Design02.cydsn\codegentemp\core_cmInstr.h	225;"	d
__STREXH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	237;"	d
__STREXH	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	.\Design02.cydsn\codegentemp\core_cmInstr.h	237;"	d
__STREXW	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	249;"	d
__STREXW	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	.\Design02.cydsn\codegentemp\core_cmInstr.h	249;"	d
__STRHT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRHT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	355;"	d
__STRHT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRHT	.\Design02.cydsn\codegentemp\core_cmInstr.h	355;"	d
__STRT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	365;"	d
__STRT	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRT	.\Design02.cydsn\codegentemp\core_cmInstr.h	365;"	d
__USAT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	279;"	d
__USAT	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	710;"	d
__USAT	.\Design02.cydsn\codegentemp\core_cmInstr.h	279;"	d
__USAT	.\Design02.cydsn\codegentemp\core_cmInstr.h	710;"	d
__Vendor_SysTickConfig	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	179;"	d
__Vendor_SysTickConfig	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0_psoc4.h	41;"	d
__Vendor_SysTickConfig	.\Design02.cydsn\codegentemp\core_cm0.h	179;"	d
__Vendor_SysTickConfig	.\Design02.cydsn\codegentemp\core_cm0_psoc4.h	41;"	d
__WFE	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	76;"	d
__WFE	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	.\Design02.cydsn\codegentemp\core_cmInstr.h	76;"	d
__WFI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmInstr.h	68;"	d
__WFI	.\Design02.cydsn\codegentemp\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	.\Design02.cydsn\codegentemp\core_cmInstr.h	68;"	d
__cy_byte_align8	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^typedef unsigned char __cy_byte_align8 __attribute ((aligned (8)));$/;"	t	file:
__cy_byte_align8	.\Design02.cydsn\codegentemp\Cm0Start.c	/^typedef unsigned char __cy_byte_align8 __attribute ((aligned (8)));$/;"	t	file:
__cy_region	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^struct __cy_region$/;"	s	file:
__cy_region	.\Design02.cydsn\codegentemp\Cm0Start.c	/^struct __cy_region$/;"	s	file:
__cy_region_num	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	226;"	d	file:
__cy_region_num	.\Design02.cydsn\codegentemp\Cm0Start.c	226;"	d	file:
__disable_fault_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	216;"	d
__disable_fault_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	216;"	d
__disable_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__disable_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	208;"	d
__enable_fault_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	208;"	d
__enable_irq	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__enable_irq	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__fun	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	m	union:__anon239
__fun	.\Design02.cydsn\codegentemp\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	m	union:__anon117
__get_APSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__low_level_init	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^int __low_level_init(void)$/;"	f
__low_level_init	.\Design02.cydsn\codegentemp\Cm0Start.c	/^int __low_level_init(void)$/;"	f
__packed	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	104;"	d
__packed	.\Design02.cydsn\codegentemp\core_cm0.h	104;"	d
__ptr	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	m	union:__anon239
__ptr	.\Design02.cydsn\codegentemp\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	m	union:__anon117
__set_BASEPRI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Design02.cydsn\Generated_Source\PSoC4\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Design02.cydsn\codegentemp\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__vector_table	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    const intvec_elem __vector_table[CY_NUM_ROM_VECTORS] =$/;"	v
__vector_table	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    const intvec_elem __vector_table[CY_NUM_ROM_VECTORS] =$/;"	v
_exit	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void _exit(int status)$/;"	f
_exit	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void _exit(int status)$/;"	f
_reserved0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon230::__anon231
_reserved0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon228::__anon229
_reserved0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon226::__anon227
_reserved0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon232::__anon233
_reserved0	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon230::__anon231
_reserved0	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved0	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon106::__anon107
_reserved0	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon104::__anon105
_reserved0	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon110::__anon111
_reserved0	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved1	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon230::__anon231
_reserved1	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_sbrk	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void * _sbrk (int nbytes)$/;"	f
_sbrk	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void * _sbrk (int nbytes)$/;"	f
aclk	.\Design02.cydsn\codegentemp\Design02.v	/^    input       aclk;$/;"	p
actualCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16    actualCount;$/;"	m	struct:__anon195
actualCount	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16    actualCount;$/;"	m	struct:__anon73
actualLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint16   actualLen;$/;"	m	struct:__anon187
actualLen	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint16   actualLen;$/;"	m	struct:__anon65
actualLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint16 actualLength;$/;"	m	struct:__anon205
actualLength	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint16 actualLength;$/;"	m	struct:__anon83
advChannelMap	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      				advChannelMap;$/;"	m	struct:__anon172
advChannelMap	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      				advChannelMap;$/;"	m	struct:__anon50
advData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_DISC_DATA_T    		* advData;$/;"	m	struct:__anon175
advData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      advData[CYBLE_GAP_MAX_ADV_DATA_LEN]; $/;"	m	struct:__anon173
advData	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_DISC_DATA_T    		* advData;$/;"	m	struct:__anon53
advData	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      advData[CYBLE_GAP_MAX_ADV_DATA_LEN]; $/;"	m	struct:__anon51
advDataLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      advDataLen;	$/;"	m	struct:__anon173
advDataLen	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      advDataLen;	$/;"	m	struct:__anon51
advFilterPolicy	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      				advFilterPolicy;$/;"	m	struct:__anon172
advFilterPolicy	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      				advFilterPolicy;$/;"	m	struct:__anon50
advIntvMax	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16     				advIntvMax; $/;"	m	struct:__anon172
advIntvMax	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16     				advIntvMax; $/;"	m	struct:__anon50
advIntvMin	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16     				advIntvMin; $/;"	m	struct:__anon172
advIntvMin	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16     				advIntvMin; $/;"	m	struct:__anon50
advParam	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_DISC_PARAM_T   		* advParam;$/;"	m	struct:__anon175
advParam	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_DISC_PARAM_T   		* advParam;$/;"	m	struct:__anon53
advTo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16 							advTo; $/;"	m	struct:__anon175
advTo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16 							advTo; $/;"	m	struct:__anon53
advType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_ADV_T      	advType;		$/;"	m	struct:__anon172
advType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_ADV_T      	advType;		$/;"	m	struct:__anon50
appearanceCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T appearanceCharHandle;$/;"	m	struct:__anon138
appearanceCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T appearanceCharHandle;$/;"	m	struct:__anon16
attEndHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint16 				attEndHandle;$/;"	m	struct:__anon208
attEndHandle	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint16 				attEndHandle;$/;"	m	struct:__anon86
attFormatValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^	CYBLE_GATTS_ATT_PACK_VAL_LEN_T  	attFormatValue;$/;"	m	union:__anon207
attFormatValue	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^	CYBLE_GATTS_ATT_PACK_VAL_LEN_T  	attFormatValue;$/;"	m	union:__anon85
attGenericVal	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^       void * attGenericVal;$/;"	m	struct:__anon205
attGenericVal	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^       void * attGenericVal;$/;"	m	struct:__anon83
attGenericValLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    CYBLE_GATTS_ATT_GEN_VAL_LEN_T * attGenericValLen;$/;"	m	struct:__anon206
attGenericValLen	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    CYBLE_GATTS_ATT_GEN_VAL_LEN_T * attGenericValLen;$/;"	m	struct:__anon84
attHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint16 				attHandle;$/;"	m	struct:__anon208
attHandle	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint16 				attHandle;$/;"	m	struct:__anon86
attId	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint8       attId;$/;"	m	struct:__anon186
attId	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint8       attId;$/;"	m	struct:__anon64
attType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint16 				attType;$/;"	m	struct:__anon208
attType	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint16 				attType;$/;"	m	struct:__anon86
attValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^	CYBLE_GATTS_ATT_VALUE_T 	attValue;$/;"	m	struct:__anon208
attValue	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^	CYBLE_GATTS_ATT_VALUE_T 	attValue;$/;"	m	struct:__anon86
attValueUuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^	uint16 				attValueUuid;$/;"	m	union:__anon207
attValueUuid	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^	uint16 				attValueUuid;$/;"	m	union:__anon85
attValuesCCCDFlashMemory	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8 attValuesCCCDFlashMemory[CYBLE_GAP_MAX_BONDED_DEVICE + 1u][CYBLE_GATT_DB_FLASH_CCCD_COUNT];$/;"	m	struct:__anon149
attValuesCCCDFlashMemory	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8 attValuesCCCDFlashMemory[CYBLE_GAP_MAX_BONDED_DEVICE + 1u][CYBLE_GATT_DB_FLASH_CCCD_COUNT];$/;"	m	struct:__anon27
attrData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_GATTC_GRP_ATTR_DATA_LIST_T 	attrData;$/;"	m	struct:__anon199
attrData	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_GATTC_GRP_ATTR_DATA_LIST_T 	attrData;$/;"	m	struct:__anon77
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T	  	attrHandle;     $/;"	m	struct:__anon188
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;	$/;"	m	struct:__anon194
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;$/;"	m	struct:__anon192
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T	  				attrHandle;     $/;"	m	struct:__anon211
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;$/;"	m	struct:__anon209
attrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T     attrHandle;$/;"	m	struct:__anon213
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T	  	attrHandle;     $/;"	m	struct:__anon66
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;	$/;"	m	struct:__anon72
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;$/;"	m	struct:__anon70
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T	  				attrHandle;     $/;"	m	struct:__anon89
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    	attrHandle;$/;"	m	struct:__anon87
attrHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T     attrHandle;$/;"	m	struct:__anon91
attrLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16             attrLen;$/;"	m	struct:__anon198
attrLen	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16             attrLen;$/;"	m	struct:__anon76
attrValue	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8              * attrValue;$/;"	m	struct:__anon198
attrValue	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8              * attrValue;$/;"	m	struct:__anon76
authErr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_FAILED_REASON_T    	authErr;	    $/;"	m	struct:__anon169
authErr	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAP_AUTH_FAILED_REASON_T    	authErr;	    $/;"	m	struct:__anon47
b	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon226	typeref:struct:__anon226::__anon227
b	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon228	typeref:struct:__anon228::__anon229
b	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon230	typeref:struct:__anon230::__anon231
b	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon232	typeref:struct:__anon232::__anon233
b	.\Design02.cydsn\codegentemp\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon104	typeref:struct:__anon104::__anon105
b	.\Design02.cydsn\codegentemp\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon106	typeref:struct:__anon106::__anon107
b	.\Design02.cydsn\codegentemp\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon108	typeref:struct:__anon108::__anon109
b	.\Design02.cydsn\codegentemp\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon110	typeref:struct:__anon110::__anon111
baseAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T	  	*baseAddr;$/;"	m	struct:__anon211
baseAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T 		*baseAddr;	$/;"	m	struct:__anon210
baseAddr	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T	  	*baseAddr;$/;"	m	struct:__anon89
baseAddr	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_HANDLE_VALUE_OFFSET_PARAM_T 		*baseAddr;	$/;"	m	struct:__anon88
bdAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8     bdAddr[CYBLE_GAP_BD_ADDR_SIZE]; $/;"	m	struct:__anon161
bdAddr	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8     bdAddr[CYBLE_GAP_BD_ADDR_SIZE]; $/;"	m	struct:__anon39
bdAddrList	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    CYBLE_GAP_BD_ADDR_T     bdAddrList[CYBLE_GAP_MAX_BONDED_DEVICE];$/;"	m	struct:__anon170
bdAddrList	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    CYBLE_GAP_BD_ADDR_T     bdAddrList[CYBLE_GAP_MAX_BONDED_DEVICE];$/;"	m	struct:__anon48
bdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8	bdHandle; $/;"	m	struct:__anon179
bdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint8     	bdHandle;$/;"	m	struct:__anon186
bdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint8 								bdHandle;$/;"	m	struct:__anon218
bdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint8 								bdHandle;$/;"	m	struct:__anon219
bdHandle	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8	bdHandle; $/;"	m	struct:__anon57
bdHandle	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint8     	bdHandle;$/;"	m	struct:__anon64
bdHandle	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint8 								bdHandle;$/;"	m	struct:__anon96
bdHandle	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint8 								bdHandle;$/;"	m	struct:__anon97
bitOrder	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 bitOrder;$/;"	m	struct:__anon260
bitOrder	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 bitOrder;$/;"	m	struct:__anon121
bleLlClockDiv	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_ECO_CLK_DIV_T  bleLlClockDiv;$/;"	m	struct:__anon159
bleLlClockDiv	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_ECO_CLK_DIV_T  bleLlClockDiv;$/;"	m	struct:__anon37
bleLlSca	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_WCO_SCA_CFG_T  bleLlSca;$/;"	m	struct:__anon159
bleLlSca	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_WCO_SCA_CFG_T  bleLlSca;$/;"	m	struct:__anon37
blePwrLevelInDbm	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_PWR_LVL_T           blePwrLevelInDbm;$/;"	m	struct:__anon156
blePwrLevelInDbm	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_PWR_LVL_T           blePwrLevelInDbm;$/;"	m	struct:__anon34
bleSsChId	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    CYBLE_BLESS_PHY_CH_GRP_ID_T     bleSsChId;$/;"	m	struct:__anon156
bleSsChId	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    CYBLE_BLESS_PHY_CH_GRP_ID_T     bleSsChId;$/;"	m	struct:__anon34
bonding	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8    						bonding;      $/;"	m	struct:__anon169
bonding	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8    						bonding;      $/;"	m	struct:__anon47
boundedDevCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8 boundedDevCount; \/*CYBLE_GAP_MAX_BONDED_DEVICE*\/$/;"	m	struct:__anon149
boundedDevCount	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8 boundedDevCount; \/*CYBLE_GAP_MAX_BONDED_DEVICE*\/$/;"	m	struct:__anon27
buffer	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint8 							* buffer;$/;"	m	struct:__anon224
buffer	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint8 							* buffer;$/;"	m	struct:__anon102
buffer	.\Design02.cydsn\md5.h	/^	unsigned char buffer[64];$/;"	m	struct:__anon262
bufferLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							bufferLength;	$/;"	m	struct:__anon224
bufferLength	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							bufferLength;	$/;"	m	struct:__anon102
bufferSize	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint16   bufferSize; $/;"	m	struct:__anon162
bufferSize	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint16   bufferSize; $/;"	m	struct:__anon40
bufferUnits	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8   bufferUnits; $/;"	m	struct:__anon162
bufferUnits	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8   bufferUnits; $/;"	m	struct:__anon40
buildNumber	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8 buildNumber;$/;"	m	struct:__anon160
buildNumber	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8 buildNumber;$/;"	m	struct:__anon38
byteCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16  byteCount;$/;"	m	struct:__anon201
byteCount	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16  byteCount;$/;"	m	struct:__anon79
capture	.\Design02.cydsn\codegentemp\Design02.v	/^    input       capture;$/;"	p
cc	.\Design02.cydsn\codegentemp\Design02.v	/^    output      cc;$/;"	p
cccdCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8 cccdCount; \/* CYBLE_GATT_DB_CCCD_COUNT *\/$/;"	m	struct:__anon149
cccdCount	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8 cccdCount; \/* CYBLE_GATT_DB_CCCD_COUNT *\/$/;"	m	struct:__anon27
cccdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T cccdHandle;                 \/**< Client Characteristic Configuration descriptor handle *\/$/;"	m	struct:__anon147
cccdHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T cccdHandle;                 \/**< Client Characteristic Configuration descriptor handle *\/$/;"	m	struct:__anon148
cccdHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T cccdHandle;                 \/**< Client Characteristic Configuration descriptor handle *\/$/;"	m	struct:__anon25
cccdHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T cccdHandle;                 \/**< Client Characteristic Configuration descriptor handle *\/$/;"	m	struct:__anon26
cfg_write_bytes32	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^static void cfg_write_bytes32(const uint32 addr_table[], const cy_cfg_addrvalue_t data_table[])$/;"	f	file:
cfg_write_bytes32	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^static void cfg_write_bytes32(const uint32 addr_table[], const cy_cfg_addrvalue_t data_table[])$/;"	f	file:
char8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef          char   char8;$/;"	t
char8	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef          char   char8;$/;"	t
charCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    uint8 charCount;$/;"	m	struct:__anon130
charCount	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    uint8 charCount;$/;"	m	struct:__anon12
charDeclHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T charDeclHandle; \/**< Handle for characteristic declaration *\/$/;"	m	struct:__anon144
charDeclHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T charDeclHandle; \/**< Handle for characteristic declaration *\/$/;"	m	struct:__anon22
charHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T charHandle[CYBLE_DIS_CHAR_COUNT];$/;"	m	struct:__anon132
charIndex	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_DIS_CHAR_INDEX_T charIndex;                       \/**< Index of service characteristic *\/$/;"	m	struct:__anon134
charInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_SRVR_CHAR_INFO_T charInfo[CYBLE_DIS_CHAR_COUNT];$/;"	m	struct:__anon133
clicked	.\Design02.cydsn\Design02_timing.html	/^function clicked()$/;"	f
clicked	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function clicked()$/;"	f
clk	.\Design02.cydsn\codegentemp\Design02.v	/^    output      clk;$/;"	p
clock	.\Design02.cydsn\codegentemp\Design02.v	/^    input       clock;$/;"	p
comCalCRC16	.\Design02.cydsn\app_protocol.c	/^uint16 comCalCRC16(uint8 *pucBuf, uint8 uwLength)$/;"	f
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^	CYBLE_CONN_HANDLE_T 	connHandle; $/;"	m	struct:__anon190
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 					connHandle; 			$/;"	m	struct:__anon197
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 					connHandle;$/;"	m	struct:__anon202
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 				connHandle; $/;"	m	struct:__anon200
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle; $/;"	m	struct:__anon196
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle; $/;"	m	struct:__anon204
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle;$/;"	m	struct:__anon192
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 		  		connHandle; $/;"	m	struct:__anon199
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 						connHandle; 			$/;"	m	struct:__anon210
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 						connHandle; $/;"	m	struct:__anon211
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 				connHandle; $/;"	m	struct:__anon212
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_CONN_HANDLE_T             connHandle;$/;"	m	struct:__anon213
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_CONN_HANDLE_T connHandle;                         \/**< Peer device handle *\/$/;"	m	struct:__anon134
connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_CONN_HANDLE_T         connHandle;     \/**< Handle to server database attribute entry *\/$/;"	m	struct:__anon146
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^	CYBLE_CONN_HANDLE_T 	connHandle; $/;"	m	struct:__anon68
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 					connHandle; 			$/;"	m	struct:__anon75
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 					connHandle;$/;"	m	struct:__anon80
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 				connHandle; $/;"	m	struct:__anon78
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle; $/;"	m	struct:__anon74
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle; $/;"	m	struct:__anon82
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 			connHandle;$/;"	m	struct:__anon70
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^	CYBLE_CONN_HANDLE_T 		  		connHandle; $/;"	m	struct:__anon77
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 						connHandle; 			$/;"	m	struct:__anon88
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 						connHandle; $/;"	m	struct:__anon89
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	CYBLE_CONN_HANDLE_T 				connHandle; $/;"	m	struct:__anon90
connHandle	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_CONN_HANDLE_T             connHandle;$/;"	m	struct:__anon91
connHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_CONN_HANDLE_T         connHandle;     \/**< Handle to server database attribute entry *\/$/;"	m	struct:__anon24
connIntv	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connIntv;					$/;"	m	struct:__anon181
connIntv	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connIntv;					$/;"	m	struct:__anon59
connIntvMax	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connIntvMax;					$/;"	m	struct:__anon177
connIntvMax	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connIntvMax;					$/;"	m	struct:__anon180
connIntvMax	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connIntvMax;					$/;"	m	struct:__anon55
connIntvMax	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connIntvMax;					$/;"	m	struct:__anon58
connIntvMin	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connIntvMin;					$/;"	m	struct:__anon177
connIntvMin	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connIntvMin;					$/;"	m	struct:__anon180
connIntvMin	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connIntvMin;					$/;"	m	struct:__anon55
connIntvMin	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connIntvMin;					$/;"	m	struct:__anon58
connLatency	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon177
connLatency	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon180
connLatency	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon181
connLatency	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon55
connLatency	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon58
connLatency	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      connLatency;						$/;"	m	struct:__anon59
connParam	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_CBFC_CONNECT_PARAM_T 	connParam;$/;"	m	struct:__anon218
connParam	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_CBFC_CONNECT_PARAM_T 	connParam;$/;"	m	struct:__anon219
connParam	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_CBFC_CONNECT_PARAM_T 	connParam;$/;"	m	struct:__anon96
connParam	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_CBFC_CONNECT_PARAM_T 	connParam;$/;"	m	struct:__anon97
count	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8     				count;$/;"	m	struct:__anon170
count	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8              					count;  $/;"	m	struct:__anon200
count	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8     				count;$/;"	m	struct:__anon48
count	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8              					count;  $/;"	m	struct:__anon78
count	.\Design02.cydsn\codegentemp\Design02.v	/^    input       count;$/;"	p
count	.\Design02.cydsn\md5.h	/^	unsigned int count[2];$/;"	m	struct:__anon262
counterIntMaskTbl	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static const uint32 counterIntMaskTbl[CY_WDT_NUM_OF_WDT] = {CY_SYS_WDT_COUNTER0_INT,$/;"	v	file:
counterIntMaskTbl	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static const uint32 counterIntMaskTbl[CY_WDT_NUM_OF_WDT] = {CY_SYS_WDT_COUNTER0_INT,$/;"	v	file:
credit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							credit; $/;"	m	struct:__anon223
credit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 		credit; $/;"	m	struct:__anon222
credit	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^    uint16   credit;$/;"	m	struct:__anon217
credit	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							credit; $/;"	m	struct:__anon101
credit	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 		credit; $/;"	m	struct:__anon100
credit	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^    uint16   credit;$/;"	m	struct:__anon95
csrkInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8 csrkInfo[CYBLE_GAP_SMP_CSRK_SIZE];$/;"	m	struct:__anon171
csrkInfo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8 csrkInfo[CYBLE_GAP_SMP_CSRK_SIZE];$/;"	m	struct:__anon49
ctrl_key	.\Design02.cydsn\app_lock.h	/^    uint8 ctrl_key[8];              \/\/$/;"	m	struct:__anon2
ctsPolarity	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 ctsPolarity;$/;"	m	struct:__anon261
ctsPolarity	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 ctsPolarity;$/;"	m	struct:__anon122
currentPrepWriteReqCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	uint8	  									currentPrepWriteReqCount;$/;"	m	struct:__anon210
currentPrepWriteReqCount	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	uint8	  									currentPrepWriteReqCount;$/;"	m	struct:__anon88
customServChar	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_CUSTOMC_CHAR_T * customServChar;$/;"	m	struct:__anon130
customServChar	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_CUSTOMC_CHAR_T * customServChar;$/;"	m	struct:__anon12
customServCharDesc	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_CUSTOMC_DESC_T * customServCharDesc;$/;"	m	struct:__anon129
customServCharDesc	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharDesc[     \/* MDK doesn't allow array with zero length *\/$/;"	m	struct:__anon126
customServCharDesc	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_CUSTOMC_DESC_T * customServCharDesc;$/;"	m	struct:__anon11
customServCharDesc	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharDesc[     \/* MDK doesn't allow array with zero length *\/$/;"	m	struct:__anon8
customServCharEndHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharEndHandle;$/;"	m	struct:__anon129
customServCharEndHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharEndHandle;$/;"	m	struct:__anon11
customServCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharHandle;$/;"	m	struct:__anon126
customServCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharHandle;$/;"	m	struct:__anon129
customServCharHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharHandle;$/;"	m	struct:__anon11
customServCharHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServCharHandle;$/;"	m	struct:__anon8
customServHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServHandle;$/;"	m	struct:__anon127
customServHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServHandle;$/;"	m	struct:__anon130
customServHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServHandle;$/;"	m	struct:__anon12
customServHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T customServHandle;$/;"	m	struct:__anon9
customServInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_CUSTOMS_INFO_T customServInfo[                \/* MDK doesn't allow array with zero length *\/$/;"	m	struct:__anon127
customServInfo	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_CUSTOMS_INFO_T customServInfo[                \/* MDK doesn't allow array with zero length *\/$/;"	m	struct:__anon9
customServiceCharDescriptors	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	196;"	d
customServiceCharDescriptors	.\Design02.cydsn\codegentemp\BLE_custom.h	196;"	d
customServiceCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	195;"	d
customServiceCharHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	195;"	d
customServiceHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	197;"	d
customServiceHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	197;"	d
customServiceInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	198;"	d
customServiceInfo	.\Design02.cydsn\codegentemp\BLE_custom.h	198;"	d
cyBle_StackFlashptr	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^        const uint8 cyBle_StackFlashptr[CYBLE_STACK_FLASH_SIZE] = {0u};$/;"	v
cyBle_StackFlashptr	.\Design02.cydsn\codegentemp\BLE.c	/^        const uint8 cyBle_StackFlashptr[CYBLE_STACK_FLASH_SIZE] = {0u};$/;"	v
cyBle_advertisingIntervalType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^    uint8 cyBle_advertisingIntervalType;$/;"	v
cyBle_advertisingIntervalType	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^    uint8 cyBle_advertisingIntervalType;$/;"	v
cyBle_attUuid128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^const uint8 cyBle_attUuid128[][16u] = {$/;"	v
cyBle_attUuid128	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^const uint8 cyBle_attUuid128[][16u] = {$/;"	v
cyBle_attValues	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^    static uint8 cyBle_attValues[0x1Du] = {$/;"	v	file:
cyBle_attValues	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^    static uint8 cyBle_attValues[0x1Du] = {$/;"	v	file:
cyBle_attValuesCCCD	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^uint8 cyBle_attValuesCCCD[CYBLE_GATT_DB_CCCD_COUNT];$/;"	v
cyBle_attValuesCCCD	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^uint8 cyBle_attValuesCCCD[CYBLE_GATT_DB_CCCD_COUNT];$/;"	v
cyBle_attValuesCCCDFlashMemory	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	821;"	d
cyBle_attValuesCCCDFlashMemory	.\Design02.cydsn\codegentemp\BLE_gatt.h	821;"	d
cyBle_attValuesLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_GATTS_ATT_GEN_VAL_LEN_T cyBle_attValuesLen[CYBLE_GATT_DB_ATT_VAL_COUNT] = {$/;"	v
cyBle_attValuesLen	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_GATTS_ATT_GEN_VAL_LEN_T cyBle_attValuesLen[CYBLE_GATT_DB_ATT_VAL_COUNT] = {$/;"	v
cyBle_authInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^CYBLE_GAP_AUTH_INFO_T cyBle_authInfo =$/;"	v
cyBle_authInfo	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^CYBLE_GAP_AUTH_INFO_T cyBle_authInfo =$/;"	v
cyBle_busStatus	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	2262;"	d
cyBle_busStatus	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	2262;"	d
cyBle_busyStatus	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^volatile uint8 cyBle_busyStatus;$/;"	v
cyBle_busyStatus	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^volatile uint8 cyBle_busyStatus;$/;"	v
cyBle_charEndHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static CYBLE_GATT_DB_ATTR_HANDLE_T cyBle_charEndHandle;$/;"	v	file:
cyBle_charEndHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static CYBLE_GATT_DB_ATTR_HANDLE_T cyBle_charEndHandle;$/;"	v	file:
cyBle_clientState	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_CLIENT_STATE_T cyBle_clientState;$/;"	v
cyBle_clientState	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_CLIENT_STATE_T cyBle_clientState;$/;"	v
cyBle_connHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^CYBLE_CONN_HANDLE_T cyBle_connHandle;$/;"	v
cyBle_connHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^CYBLE_CONN_HANDLE_T cyBle_connHandle;$/;"	v
cyBle_connectingTimeout	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint16 cyBle_connectingTimeout;$/;"	v
cyBle_connectingTimeout	.\Design02.cydsn\codegentemp\BLE.c	/^uint16 cyBle_connectingTimeout;$/;"	v
cyBle_connectionParameters	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAPC_CONN_PARAM_T cyBle_connectionParameters;$/;"	v
cyBle_connectionParameters	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAPC_CONN_PARAM_T cyBle_connectionParameters;$/;"	v
cyBle_customDisCharIndex	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^static uint16 cyBle_customDisCharIndex;$/;"	v	file:
cyBle_customDisCharIndex	.\Design02.cydsn\codegentemp\BLE_custom.c	/^static uint16 cyBle_customDisCharIndex;$/;"	v	file:
cyBle_customDisServIndex	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^static uint16 cyBle_customDisServIndex;$/;"	v	file:
cyBle_customDisServIndex	.\Design02.cydsn\codegentemp\BLE_custom.c	/^static uint16 cyBle_customDisServIndex;$/;"	v	file:
cyBle_customs	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.c	/^const CYBLE_CUSTOMS_T cyBle_customs[0x01u] = {$/;"	v
cyBle_customs	.\Design02.cydsn\codegentemp\BLE_custom.c	/^const CYBLE_CUSTOMS_T cyBle_customs[0x01u] = {$/;"	v
cyBle_deviceAddress	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAP_BD_ADDR_T cyBle_deviceAddress = {{0x00u, 0x00u, 0x00u, 0x50u, 0xA0u, 0x00u}, 0x00u };$/;"	v
cyBle_deviceAddress	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAP_BD_ADDR_T cyBle_deviceAddress = {{0x00u, 0x00u, 0x00u, 0x50u, 0xA0u, 0x00u}, 0x00u };$/;"	v
cyBle_disCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^uint8 cyBle_disCount; \/* Counter for discovery procedures *\/$/;"	v
cyBle_disCount	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^uint8 cyBle_disCount; \/* Counter for discovery procedures *\/$/;"	v
cyBle_disc	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^CYBLE_DISC_T cyBle_disc;$/;"	v
cyBle_discInclInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^static CYBLE_DISC_INCL_INFO_T cyBle_discInclInfo;$/;"	v	file:
cyBle_discInclInfo	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^static CYBLE_DISC_INCL_INFO_T cyBle_discInclInfo;$/;"	v	file:
cyBle_discReqHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^static CYBLE_GATT_DB_ATTR_HANDLE_T cyBle_discReqHandle;$/;"	v	file:
cyBle_discoveryData	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAPP_DISC_DATA_T cyBle_discoveryData =$/;"	v
cyBle_discoveryData	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAPP_DISC_DATA_T cyBle_discoveryData =$/;"	v
cyBle_discoveryModeInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAPP_DISC_MODE_INFO_T cyBle_discoveryModeInfo =$/;"	v
cyBle_discoveryModeInfo	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAPP_DISC_MODE_INFO_T cyBle_discoveryModeInfo =$/;"	v
cyBle_discoveryParam	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAPP_DISC_PARAM_T cyBle_discoveryParam =$/;"	v
cyBle_discoveryParam	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAPP_DISC_PARAM_T cyBle_discoveryParam =$/;"	v
cyBle_diss	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.c	/^const CYBLE_DISS_T cyBle_diss =$/;"	v
cyBle_eventHandlerFlag	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^volatile uint8 cyBle_eventHandlerFlag;$/;"	v
cyBle_eventHandlerFlag	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^volatile uint8 cyBle_eventHandlerFlag;$/;"	v
cyBle_gapc	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^CYBLE_GAPC_T cyBle_gapc;$/;"	v
cyBle_gapc	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^CYBLE_GAPC_T cyBle_gapc;$/;"	v
cyBle_gattDB	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^const CYBLE_GATTS_DB_T cyBle_gattDB[0x14u] = {$/;"	v
cyBle_gattDB	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^const CYBLE_GATTS_DB_T cyBle_gattDB[0x14u] = {$/;"	v
cyBle_gattError	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^CYBLE_GATT_ERR_CODE_T cyBle_gattError;$/;"	v
cyBle_gattError	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^CYBLE_GATT_ERR_CODE_T cyBle_gattError;$/;"	v
cyBle_gattc	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_GATTC_T cyBle_gattc;$/;"	v
cyBle_gattc	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_GATTC_T cyBle_gattc;$/;"	v
cyBle_gatts	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^    const CYBLE_GATTS_T cyBle_gatts =$/;"	v
cyBle_gatts	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^    const CYBLE_GATTS_T cyBle_gatts =$/;"	v
cyBle_initVar	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint8  cyBle_initVar = 0u;$/;"	v
cyBle_initVar	.\Design02.cydsn\codegentemp\BLE.c	/^uint8  cyBle_initVar = 0u;$/;"	v
cyBle_peerBonding	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint8 cyBle_peerBonding;$/;"	v
cyBle_peerBonding	.\Design02.cydsn\codegentemp\BLE.c	/^uint8 cyBle_peerBonding;$/;"	v
cyBle_pendingFlashWrite	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint8 cyBle_pendingFlashWrite;$/;"	v
cyBle_pendingFlashWrite	.\Design02.cydsn\codegentemp\BLE.c	/^uint8 cyBle_pendingFlashWrite;$/;"	v
cyBle_scanRspData	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAPP_SCAN_RSP_DATA_T cyBle_scanRspData =$/;"	v
cyBle_scanRspData	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAPP_SCAN_RSP_DATA_T cyBle_scanRspData =$/;"	v
cyBle_scanningIntervalType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^    uint8 cyBle_scanningIntervalType;$/;"	v
cyBle_scanningIntervalType	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^    uint8 cyBle_scanningIntervalType;$/;"	v
cyBle_serverInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^CYBLE_DISC_SRVC_INFO_T cyBle_serverInfo[CYBLE_SRVI_COUNT] = \/*3*\/$/;"	v
cyBle_serverInfo	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^CYBLE_DISC_SRVC_INFO_T cyBle_serverInfo[CYBLE_SRVI_COUNT] = \/*3*\/$/;"	v
cyBle_sflashDeviceAddress	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^CYBLE_GAP_BD_ADDR_T * cyBle_sflashDeviceAddress = CYBLE_SFLASH_DEVICE_ADDRESS_PTR;$/;"	v
cyBle_sflashDeviceAddress	.\Design02.cydsn\codegentemp\BLE.c	/^CYBLE_GAP_BD_ADDR_T * cyBle_sflashDeviceAddress = CYBLE_SFLASH_DEVICE_ADDRESS_PTR;$/;"	v
cyBle_stackMemoryRam	.\Design02.cydsn\Generated_Source\PSoC4\BLE.c	/^uint8 *cyBle_stackMemoryRam = NULL;$/;"	v
cyBle_stackMemoryRam	.\Design02.cydsn\codegentemp\BLE.c	/^uint8 *cyBle_stackMemoryRam = NULL;$/;"	v
cyBle_state	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.c	/^CYBLE_STATE_T cyBle_state;$/;"	v
cyBle_state	.\Design02.cydsn\codegentemp\BLE_gatt.c	/^CYBLE_STATE_T cyBle_state;$/;"	v
cyBtldrRunType	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    volatile uint32 cyBtldrRunType;$/;"	v
cyBtldrRunType	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    volatile uint32 cyBtldrRunType;$/;"	v
cyImoFreqMhz2Reg	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^        const uint8 cyImoFreqMhz2Reg[CY_SYS_CLK_IMO_FREQ_TABLE_SIZE] = {$/;"	v
cyImoFreqMhz2Reg	.\Design02.cydsn\codegentemp\CyLib.c	/^        const uint8 cyImoFreqMhz2Reg[CY_SYS_CLK_IMO_FREQ_TABLE_SIZE] = {$/;"	v
cySysFlashBackup	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.c	/^    static CY_SYS_FLASH_CLOCK_BACKUP_STRUCT cySysFlashBackup;$/;"	v	file:
cySysFlashBackup	.\Design02.cydsn\codegentemp\CyFlash.c	/^    static CY_SYS_FLASH_CLOCK_BACKUP_STRUCT cySysFlashBackup;$/;"	v	file:
cySysFlashClockBackupStruct	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	/^typedef struct cySysFlashClockBackupStruct$/;"	s
cySysFlashClockBackupStruct	.\Design02.cydsn\codegentemp\CyFlash.h	/^typedef struct cySysFlashClockBackupStruct$/;"	s
cySysNoInitDataValid	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    CY_NOINIT static uint32 cySysNoInitDataValid;$/;"	v	file:
cySysNoInitDataValid	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    CY_NOINIT static uint32 cySysNoInitDataValid;$/;"	v	file:
cySysTickCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.h	/^typedef void (*cySysTickCallback)(void);$/;"	t
cySysTickCallback	.\Design02.cydsn\codegentemp\CyLib.h	/^typedef void (*cySysTickCallback)(void);$/;"	t
cySysWdtCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static cyWdtCallback cySysWdtCallback = (void *)0;$/;"	v	file:
cySysWdtCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static cyWdtCallback cySysWdtCallback[CY_WDT_NUM_OF_WDT] = {(void *)0, (void *)0, (void *)0};$/;"	v	file:
cySysWdtCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static cyWdtCallback cySysWdtCallback = (void *)0;$/;"	v	file:
cySysWdtCallback	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static cyWdtCallback cySysWdtCallback[CY_WDT_NUM_OF_WDT] = {(void *)0, (void *)0, (void *)0};$/;"	v	file:
cyWdtCallback	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^typedef void (*cyWdtCallback)(void);$/;"	t
cyWdtCallback	.\Design02.cydsn\codegentemp\CyLFClk.h	/^typedef void (*cyWdtCallback)(void);$/;"	t
cy_cfg_addrvalue_t	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^} CYPACKED_ATTR cy_cfg_addrvalue_t;$/;"	t	typeref:struct:__anon237	file:
cy_cfg_addrvalue_t	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^} CYPACKED_ATTR cy_cfg_addrvalue_t;$/;"	t	typeref:struct:__anon115	file:
cy_meta_chipprotect	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	/^const uint8 cy_meta_chipprotect[] = {$/;"	v
cy_meta_chipprotect	.\Design02.cydsn\codegentemp\cymetadata.c	/^const uint8 cy_meta_chipprotect[] = {$/;"	v
cy_meta_flashprotect	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	/^const uint8 cy_meta_flashprotect[] = {$/;"	v
cy_meta_flashprotect	.\Design02.cydsn\codegentemp\cymetadata.c	/^const uint8 cy_meta_flashprotect[] = {$/;"	v
cy_metadata	.\Design02.cydsn\Generated_Source\PSoC4\cymetadata.c	/^const uint8 cy_metadata[] = {$/;"	v
cy_metadata	.\Design02.cydsn\codegentemp\cymetadata.c	/^const uint8 cy_metadata[] = {$/;"	v
cy_sys_timer_delaytype_enum	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.h	/^} cy_sys_timer_delaytype_enum;$/;"	t	typeref:enum:__anon238
cy_sys_timer_delaytype_enum	.\Design02.cydsn\codegentemp\CyLFClk.h	/^} cy_sys_timer_delaytype_enum;$/;"	t	typeref:enum:__anon116
cydelay32kMs	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 cydelay32kMs   = CY_DELAY_MS_OVERFLOW * ((CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1K_MINUS_1_THRESHOLD) \/$/;"	v
cydelay32kMs	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 cydelay32kMs   = CY_DELAY_MS_OVERFLOW * ((CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1K_MINUS_1_THRESHOLD) \/$/;"	v
cydelayFreqHz	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 cydelayFreqHz  = CYDEV_BCLK__SYSCLK__HZ;$/;"	v
cydelayFreqHz	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 cydelayFreqHz  = CYDEV_BCLK__SYSCLK__HZ;$/;"	v
cydelayFreqKhz	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint32 cydelayFreqKhz = (CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1K_MINUS_1_THRESHOLD) \/ CY_DELAY_1K_THRESHOLD;$/;"	v
cydelayFreqKhz	.\Design02.cydsn\codegentemp\CyLib.c	/^uint32 cydelayFreqKhz = (CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1K_MINUS_1_THRESHOLD) \/ CY_DELAY_1K_THRESHOLD;$/;"	v
cydelayFreqMhz	.\Design02.cydsn\Generated_Source\PSoC4\CyLib.c	/^uint8  cydelayFreqMhz = (uint8)((CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1M_MINUS_1_THRESHOLD) \/ CY_DELAY_1M_THRESHOLD);$/;"	v
cydelayFreqMhz	.\Design02.cydsn\codegentemp\CyLib.c	/^uint8  cydelayFreqMhz = (uint8)((CYDEV_BCLK__SYSCLK__HZ + CY_DELAY_1M_MINUS_1_THRESHOLD) \/ CY_DELAY_1M_THRESHOLD);$/;"	v
cyfitter_cfg	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^void cyfitter_cfg(void)$/;"	f
cyfitter_cfg	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^void cyfitter_cfg(void)$/;"	f
cyisraddress	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef void (* cyisraddress)(void);$/;"	t
cyisraddress	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef void (CYCODE * cyisraddress)(void);$/;"	t
cyisraddress	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef void (* cyisraddress)(void);$/;"	t
cyisraddress	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef void (CYCODE * cyisraddress)(void);$/;"	t
cystatus	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef unsigned char cystatus;$/;"	t
cystatus	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef unsigned long cystatus;$/;"	t
cystatus	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef unsigned char cystatus;$/;"	t
cystatus	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef unsigned long cystatus;$/;"	t
data	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8* 	    				data;				$/;"	m	struct:__anon178
data	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    __cy_byte_align8 *data; \/* Start address of region.  *\/$/;"	m	struct:__cy_region	file:
data	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8* 	    				data;				$/;"	m	struct:__anon56
data	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    __cy_byte_align8 *data; \/* Start address of region.  *\/$/;"	m	struct:__cy_region	file:
dataBits	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 dataBits;$/;"	m	struct:__anon261
dataBits	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 dataBits;$/;"	m	struct:__anon122
dataLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8       				dataLen;								$/;"	m	struct:__anon178
dataLen	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8       				dataLen;								$/;"	m	struct:__anon56
descCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    uint8 descCount;$/;"	m	struct:__anon129
descCount	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    uint8 descCount;$/;"	m	struct:__anon11
descHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T descHandle;$/;"	m	struct:__anon128
descHandle	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T descHandle;$/;"	m	struct:__anon10
descrHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T descrHandle;    \/**< Descriptor handle *\/$/;"	m	struct:__anon146
descrHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T descrHandle;    \/**< Descriptor handle *\/$/;"	m	struct:__anon24
deviceNameCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T deviceNameCharHandle;$/;"	m	struct:__anon138
deviceNameCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T deviceNameCharHandle;$/;"	m	struct:__anon16
directAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8     				directAddr[CYBLE_GAP_BD_ADDR_SIZE];		$/;"	m	struct:__anon172
directAddr	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8     				directAddr[CYBLE_GAP_BD_ADDR_SIZE];		$/;"	m	struct:__anon50
directAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      				directAddrType;	$/;"	m	struct:__anon172
directAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      				directAddrType;	$/;"	m	struct:__anon50
direction	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 direction;$/;"	m	struct:__anon261
direction	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 direction;$/;"	m	struct:__anon122
disServiceIndex	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.c	/^    static uint8 disServiceIndex;      \/* To discovery descriptors for multiple HID service instances *\/$/;"	v	file:
disServiceIndex	.\Design02.cydsn\codegentemp\BLE_eventHandler.c	/^    static uint8 disServiceIndex;      \/* To discovery descriptors for multiple HID service instances *\/$/;"	v	file:
disableServicedIsr	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static volatile uint32 disableServicedIsr = 0uL;$/;"	v	file:
disableServicedIsr	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static volatile uint32 disableServicedIsr = 0uL;$/;"	v	file:
discMode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      						discMode;$/;"	m	struct:__anon175
discMode	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      						discMode;$/;"	m	struct:__anon53
discProcedure	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      discProcedure;$/;"	m	struct:__anon176
discProcedure	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      discProcedure;$/;"	m	struct:__anon54
door_sensor_0	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	29;"	d
door_sensor_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	32;"	d
door_sensor_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	31;"	d
door_sensor_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	30;"	d
door_sensor_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor_aliases.h	33;"	d
door_sensor_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	/^    uint8 door_sensor_ClearInterrupt(void) $/;"	f
door_sensor_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	44;"	d
door_sensor_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	45;"	d
door_sensor_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	49;"	d
door_sensor_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	48;"	d
door_sensor_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	47;"	d
door_sensor_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	46;"	d
door_sensor_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	51;"	d
door_sensor_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	50;"	d
door_sensor_DR	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	69;"	d
door_sensor_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	41;"	d
door_sensor_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	42;"	d
door_sensor_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	87;"	d
door_sensor_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	86;"	d
door_sensor_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	71;"	d
door_sensor_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	76;"	d
door_sensor_MASK	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	54;"	d
door_sensor_PC	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	67;"	d
door_sensor_PS	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	65;"	d
door_sensor_Read	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	/^uint8 door_sensor_Read(void) $/;"	f
door_sensor_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	/^uint8 door_sensor_ReadDataReg(void) $/;"	f
door_sensor_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	55;"	d
door_sensor_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	/^void door_sensor_SetDriveMode(uint8 mode) $/;"	f
door_sensor_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.h	56;"	d
door_sensor_Write	.\Design02.cydsn\Generated_Source\PSoC4\door_sensor.c	/^void door_sensor_Write(uint8 value) $/;"	f
dropOnFrameErr	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 dropOnFrameErr;$/;"	m	struct:__anon261
dropOnFrameErr	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 dropOnFrameErr;$/;"	m	struct:__anon122
dropOnParityErr	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 dropOnParityErr;$/;"	m	struct:__anon261
dropOnParityErr	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 dropOnParityErr;$/;"	m	struct:__anon122
dynamic_key	.\Design02.cydsn\app_protocol.c	/^    uint8 dynamic_key[8]; \/\/  $/;"	m	struct:_KEY_STR	file:
ecoXtalStartUpTime	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint16 ecoXtalStartUpTime;$/;"	m	struct:__anon159
ecoXtalStartUpTime	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint16 ecoXtalStartUpTime;$/;"	m	struct:__anon37
ekeySize	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8    						ekeySize;  $/;"	m	struct:__anon169
ekeySize	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8    						ekeySize;  $/;"	m	struct:__anon47
enableByteMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 enableByteMode;$/;"	m	struct:__anon260
enableByteMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 enableByteMode;$/;"	m	struct:__anon261
enableByteMode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 enableByteMode;$/;"	m	struct:__anon121
enableByteMode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 enableByteMode;$/;"	m	struct:__anon122
enableCts	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 enableCts;$/;"	m	struct:__anon261
enableCts	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 enableCts;$/;"	m	struct:__anon122
enableFreeRunSclk	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 enableFreeRunSclk;$/;"	m	struct:__anon260
enableFreeRunSclk	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 enableFreeRunSclk;$/;"	m	struct:__anon121
enableInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableInterrupt;$/;"	m	struct:__anon260
enableInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableInterrupt;$/;"	m	struct:__anon261
enableInterrupt	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableInterrupt;$/;"	m	struct:__anon121
enableInterrupt	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableInterrupt;$/;"	m	struct:__anon122
enableInvertedRx	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableInvertedRx;$/;"	m	struct:__anon261
enableInvertedRx	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableInvertedRx;$/;"	m	struct:__anon122
enableIrdaLowPower	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableIrdaLowPower;$/;"	m	struct:__anon261
enableIrdaLowPower	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableIrdaLowPower;$/;"	m	struct:__anon122
enableLateSampling	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableLateSampling;$/;"	m	struct:__anon260
enableLateSampling	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableLateSampling;$/;"	m	struct:__anon121
enableMedianFilter	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableMedianFilter;$/;"	m	struct:__anon260
enableMedianFilter	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableMedianFilter;$/;"	m	struct:__anon261
enableMedianFilter	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableMedianFilter;$/;"	m	struct:__anon121
enableMedianFilter	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableMedianFilter;$/;"	m	struct:__anon122
enableMultiproc	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableMultiproc;$/;"	m	struct:__anon261
enableMultiproc	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableMultiproc;$/;"	m	struct:__anon122
enableRetryNack	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableRetryNack;$/;"	m	struct:__anon261
enableRetryNack	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableRetryNack;$/;"	m	struct:__anon122
enableState	.\Design02.cydsn\Generated_Source\PSoC4\ADC.h	/^    uint8 enableState;$/;"	m	struct:__anon123
enableState	.\Design02.cydsn\Generated_Source\PSoC4\ADC_SAR_Seq.h	/^    uint8 enableState;$/;"	m	struct:__anon124
enableState	.\Design02.cydsn\Generated_Source\PSoC4\PWM.h	/^    uint8  enableState;$/;"	m	struct:__anon256
enableState	.\Design02.cydsn\Generated_Source\PSoC4\System_Timer.h	/^    uint8  enableState;$/;"	m	struct:__anon258
enableState	.\Design02.cydsn\Generated_Source\PSoC4\UART.h	/^    uint8 enableState;$/;"	m	struct:__anon259
enableState	.\Design02.cydsn\codegentemp\ADC.h	/^    uint8 enableState;$/;"	m	struct:__anon6
enableState	.\Design02.cydsn\codegentemp\PWM.h	/^    uint8  enableState;$/;"	m	struct:__anon118
enableState	.\Design02.cydsn\codegentemp\System_Timer.h	/^    uint8  enableState;$/;"	m	struct:__anon119
enableState	.\Design02.cydsn\codegentemp\UART.h	/^    uint8 enableState;$/;"	m	struct:__anon120
enableWake	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableWake;$/;"	m	struct:__anon260
enableWake	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 enableWake;$/;"	m	struct:__anon261
enableWake	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableWake;$/;"	m	struct:__anon121
enableWake	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 enableWake;$/;"	m	struct:__anon122
endHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    endHandle;      $/;"	m	struct:__anon189
endHandle	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    endHandle;      $/;"	m	struct:__anon67
eoc	.\Design02.cydsn\codegentemp\Design02.v	/^    output      eoc;$/;"	p
errorCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_ERR_CODE_T			errorCode;$/;"	m	struct:__anon192
errorCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_ERR_CODE_T			errorCode;$/;"	m	struct:__anon209
errorCode	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_ERR_CODE_T			errorCode;$/;"	m	struct:__anon70
errorCode	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_ERR_CODE_T			errorCode;$/;"	m	struct:__anon87
eventType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPC_ADV_EVENT_T		eventType;  $/;"	m	struct:__anon178
eventType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPC_ADV_EVENT_T		eventType;  $/;"	m	struct:__anon56
execWriteFlag	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    uint8 										execWriteFlag;$/;"	m	struct:__anon211
execWriteFlag	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    uint8 										execWriteFlag;$/;"	m	struct:__anon89
expandAllPaths	.\Design02.cydsn\Design02_timing.html	/^function expandAllPaths(rootNode, show)$/;"	f
expandAllPaths	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function expandAllPaths(rootNode, show)$/;"	f
expandAllSections	.\Design02.cydsn\Design02_timing.html	/^function expandAllSections(show)$/;"	f
expandAllSections	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function expandAllSections(show)$/;"	f
expandViolationSections	.\Design02.cydsn\Design02_timing.html	/^function expandViolationSections(show)$/;"	f
expandViolationSections	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function expandViolationSections(show)$/;"	f
expandViolations	.\Design02.cydsn\Design02_timing.html	/^function expandViolations(show)$/;"	f
expandViolations	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function expandViolations(show)$/;"	f
extend_sensor_0	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	29;"	d
extend_sensor_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	32;"	d
extend_sensor_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	31;"	d
extend_sensor_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	30;"	d
extend_sensor_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor_aliases.h	33;"	d
extend_sensor_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	/^    uint8 extend_sensor_ClearInterrupt(void) $/;"	f
extend_sensor_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	44;"	d
extend_sensor_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	45;"	d
extend_sensor_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	49;"	d
extend_sensor_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	48;"	d
extend_sensor_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	47;"	d
extend_sensor_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	46;"	d
extend_sensor_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	51;"	d
extend_sensor_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	50;"	d
extend_sensor_DR	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	69;"	d
extend_sensor_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	41;"	d
extend_sensor_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	42;"	d
extend_sensor_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	87;"	d
extend_sensor_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	86;"	d
extend_sensor_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	71;"	d
extend_sensor_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	76;"	d
extend_sensor_MASK	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	54;"	d
extend_sensor_PC	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	67;"	d
extend_sensor_PS	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	65;"	d
extend_sensor_Read	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	/^uint8 extend_sensor_Read(void) $/;"	f
extend_sensor_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	/^uint8 extend_sensor_ReadDataReg(void) $/;"	f
extend_sensor_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	55;"	d
extend_sensor_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	/^void extend_sensor_SetDriveMode(uint8 mode) $/;"	f
extend_sensor_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.h	56;"	d
extend_sensor_Write	.\Design02.cydsn\Generated_Source\PSoC4\extend_sensor.c	/^void extend_sensor_Write(uint8 value) $/;"	f
filterDuplicates	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8 	   filterDuplicates; $/;"	m	struct:__anon176
filterDuplicates	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8 	   filterDuplicates; $/;"	m	struct:__anon54
findAncestorByClass	.\Design02.cydsn\Design02_timing.html	/^function findAncestorByClass(node, className)$/;"	f
findAncestorByClass	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function findAncestorByClass(node, className)$/;"	f
findPos	.\Design02.cydsn\Design02_timing.html	/^function findPos(obj)$/;"	f
findPos	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function findPos(obj)$/;"	f
float32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef          float  float32;$/;"	t
float32	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef          float  float32;$/;"	t
float64	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef               double float64;$/;"	t
float64	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef               double float64;$/;"	t
gattErrorCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_ERR_CODE_T           gattErrorCode;$/;"	m	struct:__anon213
gattErrorCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    uint8 										gattErrorCode;	$/;"	m	struct:__anon210
gattErrorCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    uint8 										gattErrorCode;$/;"	m	struct:__anon211
gattErrorCode	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_ERR_CODE_T           gattErrorCode;$/;"	m	struct:__anon91
gattErrorCode	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    uint8 										gattErrorCode;	$/;"	m	struct:__anon88
gattErrorCode	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    uint8 										gattErrorCode;$/;"	m	struct:__anon89
getChildElementsByTagName	.\Design02.cydsn\Design02_timing.html	/^function getChildElementsByTagName(node, name)$/;"	f
getChildElementsByTagName	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function getChildElementsByTagName(node, name)$/;"	f
getElementsByClass	.\Design02.cydsn\Design02_timing.html	/^function getElementsByClass(rootNode, elemName, className)$/;"	f
getElementsByClass	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function getElementsByClass(rootNode, elemName, className)$/;"	f
handleList	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16    *handleList;$/;"	m	struct:__anon195
handleList	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16    *handleList;$/;"	m	struct:__anon73
handleValPair	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    		handleValPair; $/;"	m	struct:__anon197
handleValPair	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    	handleValPair; $/;"	m	struct:__anon212
handleValPair	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    		handleValPair; $/;"	m	struct:__anon75
handleValPair	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    	handleValPair; $/;"	m	struct:__anon90
handleValueList	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T   	handleValueList;  $/;"	m	struct:__anon202
handleValueList	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATTC_HANDLE_UUID_LIST_PARAM_T   	handleValueList;  $/;"	m	struct:__anon80
handleValuePair	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    	handleValuePair;   $/;"	m	struct:__anon191
handleValuePair	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_HANDLE_VALUE_PAIR_T    	handleValuePair;   $/;"	m	struct:__anon69
idAddrInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8 idAddrInfo[CYBLE_GAP_SMP_IDADDR_DATA_SIZE];$/;"	m	struct:__anon171
idAddrInfo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8 idAddrInfo[CYBLE_GAP_SMP_IDADDR_DATA_SIZE];$/;"	m	struct:__anon49
imoConfigReg	.\Design02.cydsn\Generated_Source\PSoC4\CyFlash.h	/^        uint32   imoConfigReg;$/;"	m	struct:cySysFlashClockBackupStruct
imoConfigReg	.\Design02.cydsn\codegentemp\CyFlash.h	/^        uint32   imoConfigReg;$/;"	m	struct:cySysFlashClockBackupStruct
inclDefHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    inclDefHandle;   \/**< Included definition handle *\/$/;"	m	struct:__anon143
inclDefHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    inclDefHandle;   \/**< Included definition handle *\/$/;"	m	struct:__anon21
inclHandleRange	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T inclHandleRange; \/**< Included declaration handle range *\/$/;"	m	struct:__anon143
inclHandleRange	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T inclHandleRange; \/**< Included declaration handle range *\/$/;"	m	struct:__anon21
init	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    __cy_byte_align8 *init; \/* Initial contents of this region.  *\/$/;"	m	struct:__cy_region	file:
init	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    __cy_byte_align8 *init; \/* Initial contents of this region.  *\/$/;"	m	struct:__cy_region	file:
init_kbox	.\Design02.cydsn\RC4.c	/^void init_kbox(unsigned char *key,unsigned char keyleng)$/;"	f
init_sbox	.\Design02.cydsn\RC4.c	/^void init_sbox(void)$/;"	f
init_size	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    size_t init_size;       \/* Size of initial data.  *\/$/;"	m	struct:__cy_region	file:
init_size	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    size_t init_size;       \/* Size of initial data.  *\/$/;"	m	struct:__cy_region	file:
initialize	.\Design02.cydsn\Design02_timing.html	/^function initialize() {$/;"	f
initialize	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function initialize() {$/;"	f
initialize_psoc	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^void initialize_psoc(void)$/;"	f
initialize_psoc	.\Design02.cydsn\codegentemp\Cm0Start.c	/^void initialize_psoc(void)$/;"	f
initiatorFilterPolicy	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8       initiatorFilterPolicy;			$/;"	m	struct:__anon177
initiatorFilterPolicy	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8       initiatorFilterPolicy;			$/;"	m	struct:__anon55
int16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef signed   short  int16;$/;"	t
int16	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef signed   short  int16;$/;"	t
int32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef signed   long   int32;$/;"	t
int32	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef signed   long   int32;$/;"	t
int64	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef          long long   int64;$/;"	t
int64	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef          long long   int64;$/;"	t
int8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef signed   char   int8;$/;"	t
int8	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef signed   char   int8;$/;"	t
interrupt	.\Design02.cydsn\codegentemp\Design02.v	/^    output      interrupt;$/;"	p
intvec_elem	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	t	typeref:union:__anon239
intvec_elem	.\Design02.cydsn\codegentemp\cytypes.h	/^        typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;$/;"	t	typeref:union:__anon117
irkInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8 irkInfo[CYBLE_GAP_SMP_IRK_SIZE];$/;"	m	struct:__anon171
irkInfo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8 irkInfo[CYBLE_GAP_SMP_IRK_SIZE];$/;"	m	struct:__anon49
jumpto	.\Design02.cydsn\Design02_timing.html	/^function jumpto(ClassName)$/;"	f
jumpto	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function jumpto(ClassName)$/;"	f
key_sensor_0	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	29;"	d
key_sensor_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	32;"	d
key_sensor_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	31;"	d
key_sensor_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	30;"	d
key_sensor_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor_aliases.h	33;"	d
key_sensor_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	/^    uint8 key_sensor_ClearInterrupt(void) $/;"	f
key_sensor_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	44;"	d
key_sensor_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	45;"	d
key_sensor_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	49;"	d
key_sensor_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	48;"	d
key_sensor_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	47;"	d
key_sensor_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	46;"	d
key_sensor_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	51;"	d
key_sensor_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	50;"	d
key_sensor_DR	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	69;"	d
key_sensor_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	41;"	d
key_sensor_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	42;"	d
key_sensor_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	87;"	d
key_sensor_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	86;"	d
key_sensor_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	71;"	d
key_sensor_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	76;"	d
key_sensor_MASK	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	54;"	d
key_sensor_PC	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	67;"	d
key_sensor_PS	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	65;"	d
key_sensor_Read	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	/^uint8 key_sensor_Read(void) $/;"	f
key_sensor_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	/^uint8 key_sensor_ReadDataReg(void) $/;"	f
key_sensor_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	55;"	d
key_sensor_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	/^void key_sensor_SetDriveMode(uint8 mode) $/;"	f
key_sensor_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.h	56;"	d
key_sensor_Write	.\Design02.cydsn\Generated_Source\PSoC4\key_sensor.c	/^void key_sensor_Write(uint8 value) $/;"	f
key_str	.\Design02.cydsn\app_protocol.c	/^struct _KEY_STR key_str = {\/*{0xa0,0xa1,0xa2,0xa3,0xa4,0xa5,0xa6,0xa7},\\$/;"	v	typeref:struct:_KEY_STR
key_touch_lock_flag_set	.\Design02.cydsn\app_protocol.c	/^void key_touch_lock_flag_set(void)$/;"	f
key_touch_lock_process	.\Design02.cydsn\app_protocol.c	/^void key_touch_lock_process(void)$/;"	f
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 								lCid; $/;"	m	struct:__anon218
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 								lCid; $/;"	m	struct:__anon219
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon220
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon221
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon223
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon224
lCid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 		lCid; $/;"	m	struct:__anon222
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 								lCid; $/;"	m	struct:__anon96
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 								lCid; $/;"	m	struct:__anon97
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon101
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon102
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon98
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 							lCid; $/;"	m	struct:__anon99
lCid	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 		lCid; $/;"	m	struct:__anon100
len	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint16   len;$/;"	m	struct:__anon187
len	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint16   len;$/;"	m	struct:__anon65
length	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16             length;$/;"	m	struct:__anon198
length	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16             length;$/;"	m	struct:__anon76
lfclkPosedgeWdtCounter0Enabled	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static uint32 lfclkPosedgeWdtCounter0Enabled = 0u;$/;"	v	file:
lfclkPosedgeWdtCounter0Enabled	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static uint32 lfclkPosedgeWdtCounter0Enabled = 0u;$/;"	v	file:
lfclkPosedgeWdtCounter0Mode	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static uint32 lfclkPosedgeWdtCounter0Mode    = CY_SYS_WDT_MODE_NONE;$/;"	v	file:
lfclkPosedgeWdtCounter0Mode	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static uint32 lfclkPosedgeWdtCounter0Mode    = CY_SYS_WDT_MODE_NONE;$/;"	v	file:
line	.\Design02.cydsn\codegentemp\Design02.v	/^    output      line;$/;"	p
line_n	.\Design02.cydsn\codegentemp\Design02.v	/^    output      line_n;$/;"	p
list	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8  	*list; 	$/;"	m	struct:__anon201
list	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8  	*list; 	$/;"	m	struct:__anon79
listCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16    listCount;$/;"	m	struct:__anon195
listCount	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16    listCount;$/;"	m	struct:__anon73
lock_flag	.\Design02.cydsn\app_protocol.c	/^static  uint8  lock_flag = 0;      \/\/$/;"	v	file:
lock_open_flag	.\Design02.cydsn\app_protocol.c	/^static  uint8  lock_open_flag = 0; \/\/key_touch_lock$/;"	v	file:
lock_timeflow	.\Design02.cydsn\app_protocol.c	/^static  uint16 lock_timeflow = 0;  \/\/key_touch_lock$/;"	v	file:
ltkInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8 ltkInfo[CYBLE_GAP_SMP_LTK_SIZE];$/;"	m	struct:__anon171
ltkInfo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8 ltkInfo[CYBLE_GAP_SMP_LTK_SIZE];$/;"	m	struct:__anon49
main	.\Design02.cydsn\main.c	/^int main()$/;"	f
majorVersion	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8 majorVersion;     $/;"	m	struct:__anon160
majorVersion	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8 majorVersion;     $/;"	m	struct:__anon38
maxAttrLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint16 maxAttrLength;$/;"	m	struct:__anon206
maxAttrLength	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint16 maxAttrLength;$/;"	m	struct:__anon84
maxCeLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      maxCeLength;						$/;"	m	struct:__anon177
maxCeLength	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      maxCeLength;						$/;"	m	struct:__anon55
midInfo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8 midInfo[CYBLE_GAP_SMP_MID_INFO_SIZE];$/;"	m	struct:__anon171
midInfo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8 midInfo[CYBLE_GAP_SMP_MID_INFO_SIZE];$/;"	m	struct:__anon49
minCeLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16      minCeLength;						$/;"	m	struct:__anon177
minCeLength	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16      minCeLength;						$/;"	m	struct:__anon55
minorVersion	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8 minorVersion;     $/;"	m	struct:__anon160
minorVersion	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8 minorVersion;     $/;"	m	struct:__anon38
mode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 mode;$/;"	m	struct:__anon260
mode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 mode;$/;"	m	struct:__anon261
mode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 mode;$/;"	m	struct:__anon121
mode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 mode;$/;"	m	struct:__anon122
motor_A_0	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	29;"	d
motor_A_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	32;"	d
motor_A_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	31;"	d
motor_A_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	30;"	d
motor_A_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_A_aliases.h	33;"	d
motor_A_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	/^    uint8 motor_A_ClearInterrupt(void) $/;"	f
motor_A_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	44;"	d
motor_A_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	45;"	d
motor_A_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	49;"	d
motor_A_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	48;"	d
motor_A_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	47;"	d
motor_A_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	46;"	d
motor_A_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	51;"	d
motor_A_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	50;"	d
motor_A_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	69;"	d
motor_A_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	41;"	d
motor_A_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	42;"	d
motor_A_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	87;"	d
motor_A_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	86;"	d
motor_A_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	71;"	d
motor_A_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	76;"	d
motor_A_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	54;"	d
motor_A_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	67;"	d
motor_A_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	65;"	d
motor_A_Read	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	/^uint8 motor_A_Read(void) $/;"	f
motor_A_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	/^uint8 motor_A_ReadDataReg(void) $/;"	f
motor_A_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	55;"	d
motor_A_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	/^void motor_A_SetDriveMode(uint8 mode) $/;"	f
motor_A_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.h	56;"	d
motor_A_Write	.\Design02.cydsn\Generated_Source\PSoC4\motor_A.c	/^void motor_A_Write(uint8 value) $/;"	f
motor_B_0	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	29;"	d
motor_B_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	32;"	d
motor_B_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	31;"	d
motor_B_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	30;"	d
motor_B_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_B_aliases.h	33;"	d
motor_B_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	/^    uint8 motor_B_ClearInterrupt(void) $/;"	f
motor_B_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	44;"	d
motor_B_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	45;"	d
motor_B_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	49;"	d
motor_B_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	48;"	d
motor_B_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	47;"	d
motor_B_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	46;"	d
motor_B_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	51;"	d
motor_B_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	50;"	d
motor_B_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	69;"	d
motor_B_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	41;"	d
motor_B_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	42;"	d
motor_B_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	87;"	d
motor_B_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	86;"	d
motor_B_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	71;"	d
motor_B_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	76;"	d
motor_B_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	54;"	d
motor_B_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	67;"	d
motor_B_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	65;"	d
motor_B_Read	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	/^uint8 motor_B_Read(void) $/;"	f
motor_B_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	/^uint8 motor_B_ReadDataReg(void) $/;"	f
motor_B_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	55;"	d
motor_B_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	/^void motor_B_SetDriveMode(uint8 mode) $/;"	f
motor_B_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.h	56;"	d
motor_B_Write	.\Design02.cydsn\Generated_Source\PSoC4\motor_B.c	/^void motor_B_Write(uint8 value) $/;"	f
motor_C_0	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	29;"	d
motor_C_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	32;"	d
motor_C_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	31;"	d
motor_C_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	30;"	d
motor_C_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_C_aliases.h	33;"	d
motor_C_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	/^    uint8 motor_C_ClearInterrupt(void) $/;"	f
motor_C_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	44;"	d
motor_C_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	45;"	d
motor_C_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	49;"	d
motor_C_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	48;"	d
motor_C_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	47;"	d
motor_C_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	46;"	d
motor_C_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	51;"	d
motor_C_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	50;"	d
motor_C_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	69;"	d
motor_C_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	41;"	d
motor_C_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	42;"	d
motor_C_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	87;"	d
motor_C_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	86;"	d
motor_C_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	71;"	d
motor_C_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	76;"	d
motor_C_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	54;"	d
motor_C_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	67;"	d
motor_C_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	65;"	d
motor_C_Read	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	/^uint8 motor_C_Read(void) $/;"	f
motor_C_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	/^uint8 motor_C_ReadDataReg(void) $/;"	f
motor_C_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	55;"	d
motor_C_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	/^void motor_C_SetDriveMode(uint8 mode) $/;"	f
motor_C_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.h	56;"	d
motor_C_Write	.\Design02.cydsn\Generated_Source\PSoC4\motor_C.c	/^void motor_C_Write(uint8 value) $/;"	f
motor_D_0	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	29;"	d
motor_D_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	32;"	d
motor_D_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	31;"	d
motor_D_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	30;"	d
motor_D_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_D_aliases.h	33;"	d
motor_D_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	/^    uint8 motor_D_ClearInterrupt(void) $/;"	f
motor_D_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	44;"	d
motor_D_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	45;"	d
motor_D_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	49;"	d
motor_D_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	48;"	d
motor_D_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	47;"	d
motor_D_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	46;"	d
motor_D_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	51;"	d
motor_D_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	50;"	d
motor_D_DR	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	69;"	d
motor_D_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	41;"	d
motor_D_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	42;"	d
motor_D_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	87;"	d
motor_D_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	86;"	d
motor_D_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	71;"	d
motor_D_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	76;"	d
motor_D_MASK	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	54;"	d
motor_D_PC	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	67;"	d
motor_D_PS	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	65;"	d
motor_D_Read	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	/^uint8 motor_D_Read(void) $/;"	f
motor_D_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	/^uint8 motor_D_ReadDataReg(void) $/;"	f
motor_D_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	55;"	d
motor_D_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	/^void motor_D_SetDriveMode(uint8 mode) $/;"	f
motor_D_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.h	56;"	d
motor_D_Write	.\Design02.cydsn\Generated_Source\PSoC4\motor_D.c	/^void motor_D_Write(uint8 value) $/;"	f
mps	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^    uint16   mps;$/;"	m	struct:__anon217
mps	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^    uint16   mps;$/;"	m	struct:__anon95
mtu	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint16    					mtu;  	 $/;"	m	struct:__anon190
mtu	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^    uint16   mtu;$/;"	m	struct:__anon217
mtu	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint16    					mtu;  	 $/;"	m	struct:__anon68
mtu	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^    uint16   mtu;$/;"	m	struct:__anon95
mtuSize	.\Design02.cydsn\app_Ble.c	/^uint16 mtuSize      = CYBLE_GATT_MTU;   $/;"	v
multiprocAcceptAddr	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 multiprocAcceptAddr;$/;"	m	struct:__anon261
multiprocAcceptAddr	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 multiprocAcceptAddr;$/;"	m	struct:__anon122
multiprocAddr	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 multiprocAddr;$/;"	m	struct:__anon261
multiprocAddr	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 multiprocAddr;$/;"	m	struct:__anon122
multiprocAddrMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 multiprocAddrMask;$/;"	m	struct:__anon261
multiprocAddrMask	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 multiprocAddrMask;$/;"	m	struct:__anon122
nPRIV	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon232::__anon233
nPRIV	.\Design02.cydsn\codegentemp\core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon110::__anon111
offset	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint16                    			offset;    		$/;"	m	struct:__anon191
offset	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint16             				offset;	$/;"	m	struct:__anon194
offset	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^	uint8 offset;$/;"	m	struct:__anon237	file:
offset	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint16                    			offset;    		$/;"	m	struct:__anon69
offset	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint16             				offset;	$/;"	m	struct:__anon72
offset	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^	uint8 offset;$/;"	m	struct:__anon115	file:
opCode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_PDU_T    			opCode;$/;"	m	struct:__anon192
opCode	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_PDU_T    			opCode;$/;"	m	struct:__anon70
opcode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^    uint8              				opcode;$/;"	m	struct:__anon209
opcode	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^    uint8              				opcode;$/;"	m	struct:__anon87
ov	.\Design02.cydsn\codegentemp\Design02.v	/^    output      ov;$/;"	p
oversample	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 oversample;$/;"	m	struct:__anon260
oversample	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 oversample;$/;"	m	struct:__anon261
oversample	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 oversample;$/;"	m	struct:__anon121
oversample	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 oversample;$/;"	m	struct:__anon122
ownAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      				ownAddrType;	$/;"	m	struct:__anon172
ownAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8       ownAddrType;						$/;"	m	struct:__anon177
ownAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      ownAddrType;		$/;"	m	struct:__anon176
ownAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      				ownAddrType;	$/;"	m	struct:__anon50
ownAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8       ownAddrType;						$/;"	m	struct:__anon55
ownAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      ownAddrType;		$/;"	m	struct:__anon54
packetRX	.\Design02.cydsn\app_Ble.c	/^uint8 packetRX[BLE_PACKET_SIZE_MAX];$/;"	v
packetRXFlag	.\Design02.cydsn\app_Ble.c	/^uint32 packetRXFlag;$/;"	v
packetRXSize	.\Design02.cydsn\app_Ble.c	/^uint32 packetRXSize;$/;"	v
packetTX	.\Design02.cydsn\app_protocol.c	/^uint8 packetTX[20];$/;"	v
packetTXStep	.\Design02.cydsn\app_protocol.c	/^uint8 packetTXStep = 0;$/;"	v
parity	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 parity;$/;"	m	struct:__anon261
parity	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 parity;$/;"	m	struct:__anon122
passkey	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint32 	passkey;  $/;"	m	struct:__anon179
passkey	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint32 	passkey;  $/;"	m	struct:__anon57
patch	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8 patch;            $/;"	m	struct:__anon160
patch	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8 patch;            $/;"	m	struct:__anon38
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon240
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon241
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon242
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon243
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon244
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon245
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon246
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon247
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon248
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon249
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon250
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon251
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon252
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon253
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon254
pcState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	/^    uint32 pcState; \/**< State of the port control register *\/$/;"	m	struct:__anon255
peerAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8       peerAddrType;						$/;"	m	struct:__anon177
peerAddrType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8  	    				peerAddrType;	$/;"	m	struct:__anon178
peerAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8       peerAddrType;						$/;"	m	struct:__anon55
peerAddrType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8  	    				peerAddrType;	$/;"	m	struct:__anon56
peerBdAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8       peerBdAddr[CYBLE_GAP_BD_ADDR_SIZE];	$/;"	m	struct:__anon177
peerBdAddr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8*	    				peerBdAddr;		$/;"	m	struct:__anon178
peerBdAddr	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8       peerBdAddr[CYBLE_GAP_BD_ADDR_SIZE];	$/;"	m	struct:__anon55
peerBdAddr	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8*	    				peerBdAddr;		$/;"	m	struct:__anon56
periphPrivacyCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T periphPrivacyCharHandle;$/;"	m	struct:__anon138
periphPrivacyCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T periphPrivacyCharHandle;$/;"	m	struct:__anon16
permission	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattDb.h	/^    uint32 				permission;$/;"	m	struct:__anon208
permission	.\Design02.cydsn\codegentemp\BLE_StackGattDb.h	/^    uint32 				permission;$/;"	m	struct:__anon86
polaritySs	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 polaritySs;$/;"	m	struct:__anon260
polaritySs	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 polaritySs;$/;"	m	struct:__anon121
prefConnParamCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T prefConnParamCharHandle;$/;"	m	struct:__anon138
prefConnParamCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T prefConnParamCharHandle;$/;"	m	struct:__anon16
prepWriteReqCount	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattServer.h	/^	uint8	  									prepWriteReqCount;$/;"	m	struct:__anon211
prepWriteReqCount	.\Design02.cydsn\codegentemp\BLE_StackGattServer.h	/^	uint8	  									prepWriteReqCount;$/;"	m	struct:__anon89
properties	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^    uint8  properties;$/;"	m	struct:__anon129
properties	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8                       properties;     \/**< Properties for value field *\/$/;"	m	struct:__anon144
properties	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8  properties;$/;"	m	struct:__anon145
properties	.\Design02.cydsn\codegentemp\BLE_custom.h	/^    uint8  properties;$/;"	m	struct:__anon11
properties	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8                       properties;     \/**< Properties for value field *\/$/;"	m	struct:__anon22
properties	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8  properties;$/;"	m	struct:__anon23
psm	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 								psm; $/;"	m	struct:__anon218
psm	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 								psm; $/;"	m	struct:__anon96
range	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T		* range; $/;"	m	struct:__anon200
range	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T 		range;  $/;"	m	struct:__anon203
range	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T  	range;     $/;"	m	struct:__anon193
range	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T      range;$/;"	m	struct:__anon141
range	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T      range;$/;"	m	struct:__anon142
range	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T		* range; $/;"	m	struct:__anon78
range	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T 		range;  $/;"	m	struct:__anon81
range	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T  	range;     $/;"	m	struct:__anon71
range	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T      range;$/;"	m	struct:__anon19
range	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_ATTR_HANDLE_RANGE_T      range;$/;"	m	struct:__anon20
rc4_encrypt	.\Design02.cydsn\RC4.c	/^void rc4_encrypt(unsigned char *key,unsigned char key_leng, unsigned char *buf, int len)$/;"	f
reconnAddrCharHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T reconnAddrCharHandle;$/;"	m	struct:__anon138
reconnAddrCharHandle	.\Design02.cydsn\codegentemp\BLE_eventHandler.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T reconnAddrCharHandle;$/;"	m	struct:__anon16
recv_buff	.\Design02.cydsn\app_protocol.c	/^uint8 recv_buff[40];$/;"	v
reg16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef volatile uint16 CYXDATA reg16;$/;"	t
reg16	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef volatile uint16 CYXDATA reg16;$/;"	t
reg32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef volatile uint32 CYXDATA reg32;$/;"	t
reg32	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef volatile uint32 CYXDATA reg32;$/;"	t
reg8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef volatile uint8  CYXDATA reg8;$/;"	t
reg8	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef volatile uint8  CYXDATA reg8;$/;"	t
reload	.\Design02.cydsn\codegentemp\Design02.v	/^    input       reload;$/;"	p
response	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16 								response; $/;"	m	struct:__anon219
response	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16 								response; $/;"	m	struct:__anon97
result	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8 							result;  	 $/;"	m	struct:__anon204
result	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T	   	result; $/;"	m	struct:__anon223
result	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon220
result	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon221
result	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon224
result	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8 							result;  	 $/;"	m	struct:__anon82
result	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T	   	result; $/;"	m	struct:__anon101
result	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon102
result	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon98
result	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	CYBLE_L2CAP_RESULT_PARAM_T 		result; $/;"	m	struct:__anon99
root_key	.\Design02.cydsn\app_lock.h	/^    uint8 root_key[8];              \/\/$/;"	m	struct:__anon2
rowClicked	.\Design02.cydsn\Design02_timing.html	/^function rowClicked()$/;"	f
rowClicked	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function rowClicked()$/;"	f
rssi	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    int8	    				rssi;	$/;"	m	struct:__anon178
rssi	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    int8	    				rssi;	$/;"	m	struct:__anon56
rtsPolarity	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 rtsPolarity;$/;"	m	struct:__anon261
rtsPolarity	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 rtsPolarity;$/;"	m	struct:__anon122
rtsRxFifoLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8 rtsRxFifoLevel;$/;"	m	struct:__anon261
rtsRxFifoLevel	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8 rtsRxFifoLevel;$/;"	m	struct:__anon122
rxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8* rxBuffer;$/;"	m	struct:__anon260
rxBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8* rxBuffer;$/;"	m	struct:__anon261
rxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8* rxBuffer;$/;"	m	struct:__anon121
rxBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8* rxBuffer;$/;"	m	struct:__anon122
rxBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxBufferSize;$/;"	m	struct:__anon260
rxBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxBufferSize;$/;"	m	struct:__anon261
rxBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxBufferSize;$/;"	m	struct:__anon121
rxBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxBufferSize;$/;"	m	struct:__anon122
rxData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint8						*	rxData;$/;"	m	struct:__anon221
rxData	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint8						*	rxData;$/;"	m	struct:__anon99
rxDataBits	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxDataBits;$/;"	m	struct:__anon260
rxDataBits	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxDataBits;$/;"	m	struct:__anon121
rxDataLength	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackL2cap.h	/^	uint16		rxDataLength;$/;"	m	struct:__anon221
rxDataLength	.\Design02.cydsn\codegentemp\BLE_StackL2cap.h	/^	uint16		rxDataLength;$/;"	m	struct:__anon99
rxInterruptMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxInterruptMask;$/;"	m	struct:__anon260
rxInterruptMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxInterruptMask;$/;"	m	struct:__anon261
rxInterruptMask	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxInterruptMask;$/;"	m	struct:__anon121
rxInterruptMask	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxInterruptMask;$/;"	m	struct:__anon122
rxTriggerLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxTriggerLevel;$/;"	m	struct:__anon260
rxTriggerLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 rxTriggerLevel;$/;"	m	struct:__anon261
rxTriggerLevel	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxTriggerLevel;$/;"	m	struct:__anon121
rxTriggerLevel	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 rxTriggerLevel;$/;"	m	struct:__anon122
rx_irq	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  rx_irq;$/;"	n
rx_tr_out	.\Design02.cydsn\codegentemp\Design02.v	/^    output      rx_tr_out;$/;"	p
scanFilterPolicy	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      scanFilterPolicy;	$/;"	m	struct:__anon176
scanFilterPolicy	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      scanFilterPolicy;	$/;"	m	struct:__anon54
scanIntv	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16     scanIntv;		$/;"	m	struct:__anon176
scanIntv	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint16      scanIntv;                     	$/;"	m	struct:__anon177
scanIntv	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16     scanIntv;		$/;"	m	struct:__anon54
scanIntv	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint16      scanIntv;                     	$/;"	m	struct:__anon55
scanRspData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	CYBLE_GAPP_SCAN_RSP_DATA_T	 	* scanRspData;$/;"	m	struct:__anon175
scanRspData	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8     scanRspData[CYBLE_GAP_MAX_SCAN_RSP_DATA_LEN];$/;"	m	struct:__anon174
scanRspData	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	CYBLE_GAPP_SCAN_RSP_DATA_T	 	* scanRspData;$/;"	m	struct:__anon53
scanRspData	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8     scanRspData[CYBLE_GAP_MAX_SCAN_RSP_DATA_LEN];$/;"	m	struct:__anon52
scanRspDataLen	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8     scanRspDataLen; 	$/;"	m	struct:__anon174
scanRspDataLen	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8     scanRspDataLen; 	$/;"	m	struct:__anon52
scanTo	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16 	   scanTo; 		$/;"	m	struct:__anon176
scanTo	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16 	   scanTo; 		$/;"	m	struct:__anon54
scanType	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint8      scanType;			$/;"	m	struct:__anon176
scanType	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint8      scanType;			$/;"	m	struct:__anon54
scanWindow	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16      scanWindow;						$/;"	m	struct:__anon177
scanWindow	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16     scanWindow;			$/;"	m	struct:__anon176
scanWindow	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16      scanWindow;						$/;"	m	struct:__anon55
scanWindow	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16     scanWindow;			$/;"	m	struct:__anon54
sclkMode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 sclkMode;$/;"	m	struct:__anon260
sclkMode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 sclkMode;$/;"	m	struct:__anon121
sdone	.\Design02.cydsn\codegentemp\Design02.v	/^    output      sdone;$/;"	p
security	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8    						security;     $/;"	m	struct:__anon169
security	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8    						security;     $/;"	m	struct:__anon47
serviceChanged	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_SRVR_CHAR_INFO_T serviceChanged;                  \/**< Handle of the Service Changed characteristic *\/$/;"	m	struct:__anon148
serviceChanged	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_SRVR_CHAR_INFO_T serviceChanged;                  \/**< Handle of the Service Changed characteristic *\/$/;"	m	struct:__anon26
serviceChangedHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T serviceChangedHandle;       \/**< Handle of the Service Changed characteristic *\/$/;"	m	struct:__anon147
serviceChangedHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T serviceChangedHandle;       \/**< Handle of the Service Changed characteristic *\/$/;"	m	struct:__anon25
serviceHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T serviceHandle;$/;"	m	struct:__anon132
serviceHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T serviceHandle;              \/**< Service handle*\/$/;"	m	struct:__anon147
serviceHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T serviceHandle;              \/**< Service handle*\/$/;"	m	struct:__anon25
shrink_sensor_0	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	29;"	d
shrink_sensor_0_DR	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	32;"	d
shrink_sensor_0_PC	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	31;"	d
shrink_sensor_0_PS	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	30;"	d
shrink_sensor_0_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor_aliases.h	33;"	d
shrink_sensor_ClearInterrupt	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	/^    uint8 shrink_sensor_ClearInterrupt(void) $/;"	f
shrink_sensor_DM_ALG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	44;"	d
shrink_sensor_DM_DIG_HIZ	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	45;"	d
shrink_sensor_DM_OD_HI	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	49;"	d
shrink_sensor_DM_OD_LO	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	48;"	d
shrink_sensor_DM_RES_DWN	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	47;"	d
shrink_sensor_DM_RES_UP	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	46;"	d
shrink_sensor_DM_RES_UPDWN	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	51;"	d
shrink_sensor_DM_STRONG	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	50;"	d
shrink_sensor_DR	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	69;"	d
shrink_sensor_DRIVE_MODE_BITS	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	41;"	d
shrink_sensor_DRIVE_MODE_IND_MASK	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	42;"	d
shrink_sensor_DRIVE_MODE_MASK	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	87;"	d
shrink_sensor_DRIVE_MODE_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	86;"	d
shrink_sensor_INP_DIS	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	71;"	d
shrink_sensor_INTSTAT	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	76;"	d
shrink_sensor_MASK	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	54;"	d
shrink_sensor_PC	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	67;"	d
shrink_sensor_PS	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	65;"	d
shrink_sensor_Read	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	/^uint8 shrink_sensor_Read(void) $/;"	f
shrink_sensor_ReadDataReg	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	/^uint8 shrink_sensor_ReadDataReg(void) $/;"	f
shrink_sensor_SHIFT	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	55;"	d
shrink_sensor_SetDriveMode	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	/^void shrink_sensor_SetDriveMode(uint8 mode) $/;"	f
shrink_sensor_WIDTH	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.h	56;"	d
shrink_sensor_Write	.\Design02.cydsn\Generated_Source\PSoC4\shrink_sensor.c	/^void shrink_sensor_Write(uint8 value) $/;"	f
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon240
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon241
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon242
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon243
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon244
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon245
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon246
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon247
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon248
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon249
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon250
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon251
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon252
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon253
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon254
sioState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	/^    uint32 sioState; \/**< State of the SIO configuration *\/$/;"	m	struct:__anon255
soc	.\Design02.cydsn\codegentemp\Design02.v	/^    input       soc;$/;"	p
ss	.\Design02.cydsn\codegentemp\Design02.v	/^          wire [3:0] ss;$/;"	n
stackFlashptr	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8 stackFlashptr[CYBLE_STACK_FLASH_SIZE];$/;"	m	struct:__anon149
stackFlashptr	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8 stackFlashptr[CYBLE_STACK_FLASH_SIZE];$/;"	m	struct:__anon27
start	.\Design02.cydsn\codegentemp\Design02.v	/^    input       start;$/;"	p
startHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    startHandle; $/;"	m	struct:__anon189
startHandle	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T    startHandle; $/;"	m	struct:__anon67
state	.\Design02.cydsn\md5.h	/^	unsigned int state[4];$/;"	m	struct:__anon262
status	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^    uint8      status;					$/;"	m	struct:__anon181
status	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^    uint8      status;					$/;"	m	struct:__anon59
stop	.\Design02.cydsn\codegentemp\Design02.v	/^    input       stop;$/;"	p
stopBits	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 stopBits;$/;"	m	struct:__anon261
stopBits	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 stopBits;$/;"	m	struct:__anon122
submode	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 submode;$/;"	m	struct:__anon260
submode	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 submode;$/;"	m	struct:__anon121
sum	.\Design02.cydsn\app_lock.h	/^    uint8 sum;                      \/\/$/;"	m	struct:__anon2
supervisionTO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16      supervisionTO;								$/;"	m	struct:__anon180
supervisionTO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16      supervisionTO;								$/;"	m	struct:__anon181
supervisionTO	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGap.h	/^	uint16      supervisionTO;				$/;"	m	struct:__anon177
supervisionTO	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16      supervisionTO;								$/;"	m	struct:__anon58
supervisionTO	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16      supervisionTO;								$/;"	m	struct:__anon59
supervisionTO	.\Design02.cydsn\codegentemp\BLE_StackGap.h	/^	uint16      supervisionTO;				$/;"	m	struct:__anon55
test_md5	.\Design02.cydsn\app_protocol.c	/^void test_md5(void)$/;"	f
timerMode	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	/^    uint8   timerMode;   \/**< One shot, continuous. *\/$/;"	m	struct:__anon225
timerMode	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	/^    uint8   timerMode;   \/**< One shot, continuous. *\/$/;"	m	struct:__anon103
timerPeriod	.\Design02.cydsn\Generated_Source\PSoC4\BLE_STACK_PVT.h	/^    uint32  timerPeriod; \/**< In ms *\/$/;"	m	struct:__anon225
timerPeriod	.\Design02.cydsn\codegentemp\BLE_STACK_PVT.h	/^    uint32  timerPeriod; \/**< In ms *\/$/;"	m	struct:__anon103
tmpFB_0__BAT_AD_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__BAT_AD_net;$/;"	n
tmpFB_0__Beep_Ctrl_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__Beep_Ctrl_net;$/;"	n
tmpFB_0__LED_GREEN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__LED_GREEN_net;$/;"	n
tmpFB_0__LED_RED_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__LED_RED_net;$/;"	n
tmpFB_0__MISO_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__MISO_net;$/;"	n
tmpFB_0__MOSI_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__MOSI_net;$/;"	n
tmpFB_0__NSS_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__NSS_net;$/;"	n
tmpFB_0__POWERON_IN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__POWERON_IN_net;$/;"	n
tmpFB_0__POWERON_OUT_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__POWERON_OUT_net;$/;"	n
tmpFB_0__SCK_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__SCK_net;$/;"	n
tmpFB_0__tx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpFB_0__tx_net;$/;"	n
tmpINTERRUPT_0__BAT_AD_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__BAT_AD_net;$/;"	n
tmpINTERRUPT_0__Beep_Ctrl_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__Beep_Ctrl_net;$/;"	n
tmpINTERRUPT_0__LED_GREEN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__LED_GREEN_net;$/;"	n
tmpINTERRUPT_0__LED_RED_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__LED_RED_net;$/;"	n
tmpINTERRUPT_0__MISO_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__MISO_net;$/;"	n
tmpINTERRUPT_0__MOSI_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__MOSI_net;$/;"	n
tmpINTERRUPT_0__NSS_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__NSS_net;$/;"	n
tmpINTERRUPT_0__POWERON_IN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__POWERON_IN_net;$/;"	n
tmpINTERRUPT_0__POWERON_OUT_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__POWERON_OUT_net;$/;"	n
tmpINTERRUPT_0__SCK_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__SCK_net;$/;"	n
tmpINTERRUPT_0__rx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__rx_net;$/;"	n
tmpINTERRUPT_0__tx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpINTERRUPT_0__tx_net;$/;"	n
tmpIO_0__BAT_AD_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__BAT_AD_net;$/;"	n
tmpIO_0__Beep_Ctrl_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__Beep_Ctrl_net;$/;"	n
tmpIO_0__LED_GREEN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__LED_GREEN_net;$/;"	n
tmpIO_0__LED_RED_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__LED_RED_net;$/;"	n
tmpIO_0__MISO_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__MISO_net;$/;"	n
tmpIO_0__MOSI_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__MOSI_net;$/;"	n
tmpIO_0__NSS_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__NSS_net;$/;"	n
tmpIO_0__POWERON_IN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__POWERON_IN_net;$/;"	n
tmpIO_0__POWERON_OUT_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__POWERON_OUT_net;$/;"	n
tmpIO_0__SCK_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__SCK_net;$/;"	n
tmpIO_0__rx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__rx_net;$/;"	n
tmpIO_0__tx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpIO_0__tx_net;$/;"	n
tmpOE__BAT_AD_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__BAT_AD_net;$/;"	n
tmpOE__Beep_Ctrl_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__Beep_Ctrl_net;$/;"	n
tmpOE__LED_GREEN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__LED_GREEN_net;$/;"	n
tmpOE__LED_RED_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__LED_RED_net;$/;"	n
tmpOE__MISO_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__MISO_net;$/;"	n
tmpOE__MOSI_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__MOSI_net;$/;"	n
tmpOE__NSS_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__NSS_net;$/;"	n
tmpOE__POWERON_IN_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__POWERON_IN_net;$/;"	n
tmpOE__POWERON_OUT_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__POWERON_OUT_net;$/;"	n
tmpOE__SCK_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__SCK_net;$/;"	n
tmpOE__rx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__rx_net;$/;"	n
tmpOE__tx_net	.\Design02.cydsn\codegentemp\Design02.v	/^	wire [0:0] tmpOE__tx_net;$/;"	n
toggleExpandSection	.\Design02.cydsn\Design02_timing.html	/^function toggleExpandSection(section)$/;"	f
toggleExpandSection	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function toggleExpandSection(section)$/;"	f
toggleVisible	.\Design02.cydsn\Design02_timing.html	/^function toggleVisible(elem)$/;"	f
toggleVisible	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function toggleVisible(elem)$/;"	f
top	.\Design02.cydsn\codegentemp\Design02.v	/^module top ;$/;"	m
transferSeperation	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 transferSeperation;$/;"	m	struct:__anon260
transferSeperation	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 transferSeperation;$/;"	m	struct:__anon121
txBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8* txBuffer;$/;"	m	struct:__anon260
txBuffer	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint8* txBuffer;$/;"	m	struct:__anon261
txBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8* txBuffer;$/;"	m	struct:__anon121
txBuffer	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint8* txBuffer;$/;"	m	struct:__anon122
txBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txBufferSize;$/;"	m	struct:__anon260
txBufferSize	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txBufferSize;$/;"	m	struct:__anon261
txBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txBufferSize;$/;"	m	struct:__anon121
txBufferSize	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txBufferSize;$/;"	m	struct:__anon122
txDataBits	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txDataBits;$/;"	m	struct:__anon260
txDataBits	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txDataBits;$/;"	m	struct:__anon121
txInterruptMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txInterruptMask;$/;"	m	struct:__anon260
txInterruptMask	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txInterruptMask;$/;"	m	struct:__anon261
txInterruptMask	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txInterruptMask;$/;"	m	struct:__anon121
txInterruptMask	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txInterruptMask;$/;"	m	struct:__anon122
txTriggerLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txTriggerLevel;$/;"	m	struct:__anon260
txTriggerLevel	.\Design02.cydsn\Generated_Source\PSoC4\UART_SPI_UART.h	/^    uint32 txTriggerLevel;$/;"	m	struct:__anon261
txTriggerLevel	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txTriggerLevel;$/;"	m	struct:__anon121
txTriggerLevel	.\Design02.cydsn\codegentemp\UART_SPI_UART.h	/^    uint32 txTriggerLevel;$/;"	m	struct:__anon122
tx_tr_out	.\Design02.cydsn\codegentemp\Design02.v	/^    output      tx_tr_out;$/;"	p
type	.\Design02.cydsn\Generated_Source\PSoC4\BLE_Stack.h	/^    uint8     type; $/;"	m	struct:__anon161
type	.\Design02.cydsn\codegentemp\BLE_Stack.h	/^    uint8     type; $/;"	m	struct:__anon39
uartRxData	.\Design02.cydsn\app_UART.c	/^uint8   uartRxData[20];$/;"	v
uartRxDataLength	.\Design02.cydsn\app_UART.c	/^uint16  uartRxDataLength;$/;"	v
uartRxflag	.\Design02.cydsn\app_UART.c	/^uint8   uartRxflag;$/;"	v
uint16	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef unsigned short  uint16;$/;"	t
uint16	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef unsigned short  uint16;$/;"	t
uint32	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef unsigned long   uint32;$/;"	t
uint32	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef unsigned long   uint32;$/;"	t
uint64	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^    typedef unsigned long long   uint64;$/;"	t
uint64	.\Design02.cydsn\codegentemp\cytypes.h	/^    typedef unsigned long long   uint64;$/;"	t
uint8	.\Design02.cydsn\Generated_Source\PSoC4\cytypes.h	/^typedef unsigned char   uint8;$/;"	t
uint8	.\Design02.cydsn\codegentemp\cytypes.h	/^typedef unsigned char   uint8;$/;"	t
un	.\Design02.cydsn\codegentemp\Design02.v	/^    output      un;$/;"	p
uncfg_rx_irq	.\Design02.cydsn\codegentemp\Design02.v	/^          wire  uncfg_rx_irq;$/;"	n
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_1.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon240
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_10.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon241
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_11.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon242
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_12.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon243
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_13.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon244
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_14.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon245
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_15.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon246
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_16.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon247
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_2.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon248
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_3.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon249
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_4.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon250
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_5.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon251
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_6.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon252
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_7.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon253
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_8.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon254
usbState	.\Design02.cydsn\Generated_Source\PSoC4\Pin_9.h	/^    uint32 usbState; \/**< State of the USBIO regulator *\/$/;"	m	struct:__anon255
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_UUID16          	 			uuid;     $/;"	m	struct:__anon203
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_UUID_T           	  			uuid;   $/;"	m	struct:__anon193
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon128
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon129
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon130
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_UUID_T                        uuid;$/;"	m	struct:__anon142
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_UUID_T                   uuid;            \/**< Included UUID *\/$/;"	m	struct:__anon143
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_UUID_T                uuid;           \/**< Characteristic UUID *\/$/;"	m	struct:__anon144
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_UUID_T                uuid;           \/**< Descriptor UUID *\/$/;"	m	struct:__anon146
uuid	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint16                              uuid;$/;"	m	struct:__anon141
uuid	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_UUID16          	 			uuid;     $/;"	m	struct:__anon81
uuid	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_UUID_T           	  			uuid;   $/;"	m	struct:__anon71
uuid	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon10
uuid	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon11
uuid	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	const void *uuid;           $/;"	m	struct:__anon12
uuid	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_UUID_T                        uuid;$/;"	m	struct:__anon20
uuid	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_UUID_T                   uuid;            \/**< Included UUID *\/$/;"	m	struct:__anon21
uuid	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_UUID_T                uuid;           \/**< Characteristic UUID *\/$/;"	m	struct:__anon22
uuid	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_UUID_T                uuid;           \/**< Descriptor UUID *\/$/;"	m	struct:__anon24
uuid	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint16                              uuid;$/;"	m	struct:__anon19
uuid128	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_UUID128_T   	uuid128;$/;"	m	union:__anon185
uuid128	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_UUID128_T   	uuid128;$/;"	m	union:__anon63
uuid16	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_UUID16    	uuid16;$/;"	m	union:__anon185
uuid16	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_UUID16    	uuid16;$/;"	m	union:__anon63
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8               			  	uuidFormat;    $/;"	m	struct:__anon193
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    uint8                   				uuidFormat;     	$/;"	m	struct:__anon202
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon128
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon129
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon130
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8                          uuidFormat;      \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon143
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8                       uuidFormat;     \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon144
uuidFormat	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    uint8                       uuidFormat;     \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon146
uuidFormat	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8               			  	uuidFormat;    $/;"	m	struct:__anon71
uuidFormat	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    uint8                   				uuidFormat;     	$/;"	m	struct:__anon80
uuidFormat	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon10
uuidFormat	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon11
uuidFormat	.\Design02.cydsn\codegentemp\BLE_custom.h	/^	uint8 uuidFormat;$/;"	m	struct:__anon12
uuidFormat	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8                          uuidFormat;      \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon21
uuidFormat	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8                       uuidFormat;     \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon22
uuidFormat	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    uint8                       uuidFormat;     \/**< UUID Format - 16-bit (0x01) or 128-bit (0x02) *\/$/;"	m	struct:__anon24
val	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint8*   val;$/;"	m	struct:__anon187
val	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint8*   val;$/;"	m	struct:__anon65
value	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    CYBLE_GATT_VALUE_T          	value;      $/;"	m	struct:__anon188
value	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGatt.h	/^    uint8   value[CYBLE_GATT_128_BIT_UUID_SIZE];$/;"	m	struct:__anon184
value	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_VALUE_T     			value;     $/;"	m	struct:__anon196
value	.\Design02.cydsn\Generated_Source\PSoC4\BLE_StackGattClient.h	/^    CYBLE_GATT_VALUE_T          	 	value; $/;"	m	struct:__anon203
value	.\Design02.cydsn\Generated_Source\PSoC4\BLE_dis.h	/^    CYBLE_GATT_VALUE_T *value;                              \/**< Characteristic value *\/$/;"	m	struct:__anon134
value	.\Design02.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c	/^	uint8 value;$/;"	m	struct:__anon237	file:
value	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    CYBLE_GATT_VALUE_T          	value;      $/;"	m	struct:__anon66
value	.\Design02.cydsn\codegentemp\BLE_StackGatt.h	/^    uint8   value[CYBLE_GATT_128_BIT_UUID_SIZE];$/;"	m	struct:__anon62
value	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_VALUE_T     			value;     $/;"	m	struct:__anon74
value	.\Design02.cydsn\codegentemp\BLE_StackGattClient.h	/^    CYBLE_GATT_VALUE_T          	 	value; $/;"	m	struct:__anon81
value	.\Design02.cydsn\codegentemp\cyfitter_cfg.c	/^	uint8 value;$/;"	m	struct:__anon115	file:
valueHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T        valueHandle;$/;"	m	struct:__anon145
valueHandle	.\Design02.cydsn\Generated_Source\PSoC4\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T valueHandle;    \/**< Handle to server database attribute value entry *\/$/;"	m	struct:__anon144
valueHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T        valueHandle;$/;"	m	struct:__anon23
valueHandle	.\Design02.cydsn\codegentemp\BLE_gatt.h	/^    CYBLE_GATT_DB_ATTR_HANDLE_T valueHandle;    \/**< Handle to server database attribute value entry *\/$/;"	m	struct:__anon22
vinPlus0	.\Design02.cydsn\codegentemp\Design02.v	/^    inout       vinPlus0;$/;"	p
violationClicked	.\Design02.cydsn\Design02_timing.html	/^function violationClicked()$/;"	f
violationClicked	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function violationClicked()$/;"	f
visible	.\Design02.cydsn\Design02_timing.html	/^function visible(elem)$/;"	f
visible	.\Design02.cydsn\codegentemp\Design02_timing.html	/^function visible(elem)$/;"	f
w	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon226
w	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon228
w	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon230
w	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon232
w	.\Design02.cydsn\codegentemp\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon104
w	.\Design02.cydsn\codegentemp\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon106
w	.\Design02.cydsn\codegentemp\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon108
w	.\Design02.cydsn\codegentemp\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon110
wdtIsrMask	.\Design02.cydsn\Generated_Source\PSoC4\CyLFClk.c	/^    static volatile uint32 wdtIsrMask = CY_SYS_WDT_COUNTER0_INT |\\$/;"	v	file:
wdtIsrMask	.\Design02.cydsn\codegentemp\CyLFClk.c	/^    static volatile uint32 wdtIsrMask = CY_SYS_WDT_COUNTER0_INT |\\$/;"	v	file:
xPSR_Type	.\Design02.cydsn\Generated_Source\PSoC4\core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon230
xPSR_Type	.\Design02.cydsn\codegentemp\core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon108
zero_size	.\Design02.cydsn\Generated_Source\PSoC4\Cm0Start.c	/^    size_t zero_size;       \/* Additional size to be zeroed.  *\/$/;"	m	struct:__cy_region	file:
zero_size	.\Design02.cydsn\codegentemp\Cm0Start.c	/^    size_t zero_size;       \/* Additional size to be zeroed.  *\/$/;"	m	struct:__cy_region	file:
