Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May  5 02:56:09 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 544         
TIMING-16  Warning   Large setup violation                        875         
TIMING-18  Warning   Missing input or output delay                70          
TIMING-20  Warning   Non-clocked latch                            768         
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24576)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1792)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24576)
----------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/di_current_unit_tanh_bf_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1792)
---------------------------------------------------
 There are 1792 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.135    -3133.151                   6441                58293        0.032        0.000                      0                58293        3.500        0.000                       0                 32720  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.135    -3133.151                   6441                57781        0.032        0.000                      0                57781        3.500        0.000                       0                 32720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.130        0.000                      0                  512        0.444        0.000                      0                  512  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         6441  Failing Endpoints,  Worst Slack       -2.135ns,  Total Violation    -3133.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.135ns  (required time - arrival time)
  Source:                 genblk1[16].u_lstm_unit/q_di_lstm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 7.325ns (73.722%)  route 2.611ns (26.278%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.753     5.134    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  genblk1[16].u_lstm_unit/q_di_lstm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  genblk1[16].u_lstm_unit/q_di_lstm_state_reg[1]/Q
                         net (fo=1, routed)           0.438     6.028    genblk1[16].u_lstm_unit/q1/Q[1]
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.665 r  genblk1[16].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    genblk1[16].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  genblk1[16].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    genblk1[16].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  genblk1[16].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.899    genblk1[16].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.222 r  genblk1[16].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.802     8.024    genblk1[16].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    12.057 r  genblk1[16].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.059    genblk1[16].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.577 r  genblk1[16].u_lstm_unit/q1/out_temp1__0/P[11]
                         net (fo=2, routed)           0.784    14.361    genblk1[16].u_lstm_unit/q1/P[0]
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.485 r  genblk1[16].u_lstm_unit/q1/cell_state[0]_P_i_1__15/O
                         net (fo=2, routed)           0.585    15.070    genblk1[16].u_lstm_unit/q1_n_23
    SLICE_X19Y11         FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.577    12.614    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X19Y11         FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.458    13.073    
                         clock uncertainty           -0.035    13.037    
    SLICE_X19Y11         FDPE (Setup_fdpe_C_D)       -0.103    12.934    genblk1[16].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -15.070    
  -------------------------------------------------------------------
                         slack                                 -2.135    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 genblk1[26].u_lstm_unit/q_di_lstm_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[26].u_lstm_unit/cell_state_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 7.188ns (72.328%)  route 2.750ns (27.672%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 12.647 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.795     5.176    genblk1[26].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X95Y15         FDRE                                         r  genblk1[26].u_lstm_unit/q_di_lstm_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDRE (Prop_fdre_C_Q)         0.456     5.632 r  genblk1[26].u_lstm_unit/q_di_lstm_state_reg[4]/Q
                         net (fo=1, routed)           0.594     6.226    genblk1[26].u_lstm_unit/q1/Q[4]
    SLICE_X94Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.726 r  genblk1[26].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    genblk1[26].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  genblk1[26].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    genblk1[26].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  genblk1[26].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    genblk1[26].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.283 r  genblk1[26].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.549     7.831    genblk1[26].u_lstm_unit/q1/out_temp2[14]
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    11.864 r  genblk1[26].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.866    genblk1[26].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    13.384 r  genblk1[26].u_lstm_unit/q1/out_temp1__0/P[12]
                         net (fo=2, routed)           1.093    14.477    genblk1[26].u_lstm_unit/q1/P[1]
    SLICE_X93Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.601 r  genblk1[26].u_lstm_unit/q1/cell_state[1]_P_i_1__25/O
                         net (fo=2, routed)           0.513    15.114    genblk1[26].u_lstm_unit/q1_n_21
    SLICE_X93Y28         FDPE                                         r  genblk1[26].u_lstm_unit/cell_state_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.610    12.647    genblk1[26].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X93Y28         FDPE                                         r  genblk1[26].u_lstm_unit/cell_state_reg[1]_P/C
                         clock pessimism              0.458    13.106    
                         clock uncertainty           -0.035    13.070    
    SLICE_X93Y28         FDPE (Setup_fdpe_C_D)       -0.067    13.003    genblk1[26].u_lstm_unit/cell_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 7.283ns (73.282%)  route 2.655ns (26.718%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 12.608 - 8.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.745     5.126    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/Q
                         net (fo=2, routed)           0.631     6.213    genblk1[6].u_lstm_unit/q1/Q[0]
    SLICE_X20Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.808 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.808    genblk1[6].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.925 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    genblk1[6].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    genblk1[6].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.365 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.662     8.027    genblk1[6].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    12.060 r  genblk1[6].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.062    genblk1[6].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    13.580 r  genblk1[6].u_lstm_unit/q1/out_temp1__0/P[15]
                         net (fo=2, routed)           0.869    14.449    genblk1[6].u_lstm_unit/q1/P[4]
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124    14.573 r  genblk1[6].u_lstm_unit/q1/cell_state[4]_P_i_1__5/O
                         net (fo=2, routed)           0.491    15.064    genblk1[6].u_lstm_unit/q1_n_15
    SLICE_X24Y41         FDPE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.571    12.608    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y41         FDPE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[4]_P/C
                         clock pessimism              0.458    13.067    
                         clock uncertainty           -0.035    13.031    
    SLICE_X24Y41         FDPE (Setup_fdpe_C_D)       -0.067    12.964    genblk1[6].u_lstm_unit/cell_state_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 genblk1[4].u_lstm_unit/q_di_lstm_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[4].u_lstm_unit/cell_state_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 7.270ns (72.844%)  route 2.710ns (27.156%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 12.599 - 8.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.735     5.116    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y26         FDRE                                         r  genblk1[4].u_lstm_unit/q_di_lstm_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  genblk1[4].u_lstm_unit/q_di_lstm_state_reg[5]/Q
                         net (fo=1, routed)           0.613     6.247    genblk1[4].u_lstm_unit/q1/Q[5]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.884 r  genblk1[4].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.884    genblk1[4].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  genblk1[4].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.001    genblk1[4].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.324 r  genblk1[4].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.524     7.847    genblk1[4].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    11.880 r  genblk1[4].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.882    genblk1[4].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.400 r  genblk1[4].u_lstm_unit/q1/out_temp1__0/P[11]
                         net (fo=2, routed)           0.823    14.223    genblk1[4].u_lstm_unit/q1/P[0]
    SLICE_X20Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.347 r  genblk1[4].u_lstm_unit/q1/cell_state[0]_P_i_1__3/O
                         net (fo=2, routed)           0.749    15.096    genblk1[4].u_lstm_unit/q1_n_23
    SLICE_X20Y25         FDPE                                         r  genblk1[4].u_lstm_unit/cell_state_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.562    12.599    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y25         FDPE                                         r  genblk1[4].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.458    13.058    
                         clock uncertainty           -0.035    13.022    
    SLICE_X20Y25         FDPE (Setup_fdpe_C_D)       -0.026    12.996    genblk1[4].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 genblk1[22].u_lstm_unit/q_di_lstm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[22].u_lstm_unit/cell_state_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 7.325ns (73.808%)  route 2.599ns (26.192%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 12.638 - 8.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.770     5.151    genblk1[22].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X97Y78         FDRE                                         r  genblk1[22].u_lstm_unit/q_di_lstm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  genblk1[22].u_lstm_unit/q_di_lstm_state_reg[1]/Q
                         net (fo=1, routed)           0.585     6.192    genblk1[22].u_lstm_unit/q1/Q[1]
    SLICE_X94Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  genblk1[22].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    genblk1[22].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X94Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  genblk1[22].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    genblk1[22].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X94Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  genblk1[22].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    genblk1[22].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X94Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.386 r  genblk1[22].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.687     8.073    genblk1[22].u_lstm_unit/q1/out_temp2[14]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    12.106 r  genblk1[22].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.108    genblk1[22].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    13.626 r  genblk1[22].u_lstm_unit/q1/out_temp1__0/P[16]
                         net (fo=2, routed)           0.745    14.371    genblk1[22].u_lstm_unit/q1/P[5]
    SLICE_X93Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.495 r  genblk1[22].u_lstm_unit/q1/cell_state[5]_P_i_1__21/O
                         net (fo=2, routed)           0.580    15.075    genblk1[22].u_lstm_unit/q1_n_13
    SLICE_X93Y86         FDPE                                         r  genblk1[22].u_lstm_unit/cell_state_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.601    12.638    genblk1[22].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X93Y86         FDPE                                         r  genblk1[22].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism              0.458    13.096    
                         clock uncertainty           -0.035    13.060    
    SLICE_X93Y86         FDPE (Setup_fdpe_C_D)       -0.081    12.979    genblk1[22].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 7.433ns (73.934%)  route 2.621ns (26.066%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.745     5.126    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/Q
                         net (fo=2, routed)           0.631     6.213    genblk1[6].u_lstm_unit/q1/Q[0]
    SLICE_X20Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.808 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.808    genblk1[6].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.925 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    genblk1[6].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    genblk1[6].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.365 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.662     8.027    genblk1[6].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    12.060 r  genblk1[6].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.062    genblk1[6].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.580 r  genblk1[6].u_lstm_unit/q1/out_temp1__0/P[11]
                         net (fo=2, routed)           0.869    14.449    genblk1[6].u_lstm_unit/q1/P[0]
    SLICE_X24Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.573 r  genblk1[6].u_lstm_unit/q1/cell_state[0]_P_i_1__5/O
                         net (fo=2, routed)           0.456    15.029    genblk1[6].u_lstm_unit/q1/type_state_reg_6
    SLICE_X24Y37         LUT3 (Prop_lut3_I0_O)        0.150    15.179 r  genblk1[6].u_lstm_unit/q1/cell_state[0]_C_i_1__5/O
                         net (fo=1, routed)           0.000    15.179    genblk1[6].u_lstm_unit/q1_n_22
    SLICE_X24Y37         FDCE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.568    12.605    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y37         FDCE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[0]_C/C
                         clock pessimism              0.458    13.064    
                         clock uncertainty           -0.035    13.028    
    SLICE_X24Y37         FDCE (Setup_fdce_C_D)        0.075    13.103    genblk1[6].u_lstm_unit/cell_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 7.433ns (73.934%)  route 2.621ns (26.066%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 12.606 - 8.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.745     5.126    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  genblk1[6].u_lstm_unit/q_di_lstm_state_reg[0]/Q
                         net (fo=2, routed)           0.631     6.213    genblk1[6].u_lstm_unit/q1/Q[0]
    SLICE_X20Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.808 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.808    genblk1[6].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.925 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    genblk1[6].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    genblk1[6].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.365 r  genblk1[6].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.662     8.027    genblk1[6].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.033    12.060 r  genblk1[6].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.062    genblk1[6].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    13.580 r  genblk1[6].u_lstm_unit/q1/out_temp1__0/P[15]
                         net (fo=2, routed)           0.869    14.449    genblk1[6].u_lstm_unit/q1/P[4]
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124    14.573 r  genblk1[6].u_lstm_unit/q1/cell_state[4]_P_i_1__5/O
                         net (fo=2, routed)           0.456    15.029    genblk1[6].u_lstm_unit/q1/type_state_reg_2
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.150    15.179 r  genblk1[6].u_lstm_unit/q1/cell_state[4]_C_i_1__5/O
                         net (fo=1, routed)           0.000    15.179    genblk1[6].u_lstm_unit/q1_n_14
    SLICE_X24Y38         FDCE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.569    12.606    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y38         FDCE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[4]_C/C
                         clock pessimism              0.458    13.065    
                         clock uncertainty           -0.035    13.029    
    SLICE_X24Y38         FDCE (Setup_fdce_C_D)        0.075    13.104    genblk1[6].u_lstm_unit/cell_state_reg[4]_C
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.071ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/q_di_lstm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[12].u_lstm_unit/cell_state_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 7.408ns (74.522%)  route 2.533ns (25.478%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.754     5.135    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X18Y40         FDRE                                         r  genblk1[12].u_lstm_unit/q_di_lstm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  genblk1[12].u_lstm_unit/q_di_lstm_state_reg[1]/Q
                         net (fo=1, routed)           0.401     6.054    genblk1[12].u_lstm_unit/q1/Q[1]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.710 r  genblk1[12].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.710    genblk1[12].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  genblk1[12].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    genblk1[12].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  genblk1[12].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.938    genblk1[12].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.272 r  genblk1[12].u_lstm_unit/q1/out_temp2_carry__2/O[1]
                         net (fo=1, routed)           0.608     7.880    genblk1[12].u_lstm_unit/q1/out_temp2[14]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    11.910 r  genblk1[12].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.912    genblk1[12].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.430 r  genblk1[12].u_lstm_unit/q1/out_temp1__0/P[11]
                         net (fo=2, routed)           1.031    14.461    genblk1[12].u_lstm_unit/q1/P[0]
    SLICE_X25Y44         LUT6 (Prop_lut6_I2_O)        0.124    14.585 r  genblk1[12].u_lstm_unit/q1/cell_state[0]_P_i_1__11/O
                         net (fo=2, routed)           0.490    15.075    genblk1[12].u_lstm_unit/q1_n_23
    SLICE_X26Y44         FDPE                                         r  genblk1[12].u_lstm_unit/cell_state_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.572    12.609    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y44         FDPE                                         r  genblk1[12].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.458    13.068    
                         clock uncertainty           -0.035    13.032    
    SLICE_X26Y44         FDPE (Setup_fdpe_C_D)       -0.028    13.004    genblk1[12].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 -2.071    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 genblk1[27].u_lstm_unit/q_di_lstm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[27].u_lstm_unit/cell_state_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.945ns  (logic 7.318ns (73.587%)  route 2.627ns (26.413%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 12.694 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.758     5.139    genblk1[27].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  genblk1[27].u_lstm_unit/q_di_lstm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  genblk1[27].u_lstm_unit/q_di_lstm_state_reg[1]/Q
                         net (fo=1, routed)           0.425     6.020    genblk1[27].u_lstm_unit/q1/Q[1]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.657 r  genblk1[27].u_lstm_unit/q1/out_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.657    genblk1[27].u_lstm_unit/q1/out_temp2_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1[27].u_lstm_unit/q1/out_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.774    genblk1[27].u_lstm_unit/q1/out_temp2_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1[27].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.891    genblk1[27].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.206 r  genblk1[27].u_lstm_unit/q1/out_temp2_carry__2/O[3]
                         net (fo=1, routed)           0.581     7.787    genblk1[27].u_lstm_unit/q1/out_temp2[16]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.034    11.821 r  genblk1[27].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.823    genblk1[27].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    13.341 r  genblk1[27].u_lstm_unit/q1/out_temp1__0/P[16]
                         net (fo=2, routed)           0.985    14.325    genblk1[27].u_lstm_unit/q1/P[5]
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124    14.449 r  genblk1[27].u_lstm_unit/q1/cell_state[5]_P_i_1__26/O
                         net (fo=2, routed)           0.634    15.083    genblk1[27].u_lstm_unit/q1_n_13
    SLICE_X7Y8           FDPE                                         r  genblk1[27].u_lstm_unit/cell_state_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.657    12.694    genblk1[27].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X7Y8           FDPE                                         r  genblk1[27].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism              0.458    13.153    
                         clock uncertainty           -0.035    13.117    
    SLICE_X7Y8           FDPE (Setup_fdpe_C_D)       -0.103    13.014    genblk1[27].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.048ns  (required time - arrival time)
  Source:                 genblk1[9].u_lstm_unit/q_di_lstm_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/cell_state_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.985ns  (logic 7.208ns (72.185%)  route 2.777ns (27.815%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.643     5.024    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  genblk1[9].u_lstm_unit/q_di_lstm_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     5.480 r  genblk1[9].u_lstm_unit/q_di_lstm_state_reg[9]/Q
                         net (fo=1, routed)           0.775     6.254    genblk1[9].u_lstm_unit/q1/Q[9]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.891 r  genblk1[9].u_lstm_unit/q1/out_temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.891    genblk1[9].u_lstm_unit/q1/out_temp2_carry__1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.206 r  genblk1[9].u_lstm_unit/q1/out_temp2_carry__2/O[3]
                         net (fo=1, routed)           0.539     7.745    genblk1[9].u_lstm_unit/q1/out_temp2[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.034    11.779 r  genblk1[9].u_lstm_unit/q1/out_temp1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.781    genblk1[9].u_lstm_unit/q1/out_temp1_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    13.299 r  genblk1[9].u_lstm_unit/q1/out_temp1__0/P[18]
                         net (fo=2, routed)           0.980    14.279    genblk1[9].u_lstm_unit/q1/P[7]
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.124    14.403 r  genblk1[9].u_lstm_unit/q1/cell_state[7]_P_i_2__8/O
                         net (fo=2, routed)           0.482    14.885    genblk1[9].u_lstm_unit/q1/type_state_reg
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.124    15.009 r  genblk1[9].u_lstm_unit/q1/cell_state[7]_C_i_1__8/O
                         net (fo=1, routed)           0.000    15.009    genblk1[9].u_lstm_unit/q1_n_8
    SLICE_X47Y63         FDCE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.473    12.510    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y63         FDCE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[7]_C/C
                         clock pessimism              0.458    12.968    
                         clock uncertainty           -0.035    12.932    
    SLICE_X47Y63         FDCE (Setup_fdce_C_D)        0.029    12.961    genblk1[9].u_lstm_unit/cell_state_reg[7]_C
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 genblk1[18].u_lstm_unit/accu_output_bf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.650%)  route 0.204ns (52.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.550     1.552    genblk1[18].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  genblk1[18].u_lstm_unit/accu_output_bf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  genblk1[18].u_lstm_unit/accu_output_bf_reg[9]/Q
                         net (fo=2, routed)           0.204     1.897    genblk1[18].u_lstm_unit/accu_output_bf[9]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.942 r  genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf[9]_i_1__17/O
                         net (fo=1, routed)           0.000     1.942    genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf[9]_i_1__17_n_0
    SLICE_X48Y32         FDRE                                         r  genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.821     2.073    genblk1[18].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf_reg[9]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.092     1.910    genblk1[18].u_lstm_unit/di_current_unit_sigmoid_bf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 genblk1[4].u_lstm_unit/accu_input_bf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.296%)  route 0.162ns (41.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.565     1.567    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  genblk1[4].u_lstm_unit/accu_input_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  genblk1[4].u_lstm_unit/accu_input_bf_reg[27]/Q
                         net (fo=2, routed)           0.162     1.857    genblk1[4].u_lstm_unit/accu_input_bf_reg_n_0_[27]
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.098     1.955 r  genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf[27]_i_1__3/O
                         net (fo=1, routed)           0.000     1.955    genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf[27]_i_1__3_n_0
    SLICE_X33Y50         FDRE                                         r  genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.826     2.078    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf_reg[27]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     1.920    genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[14].u_lstm_unit/hidden_state_bf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.607     1.609    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/Q
                         net (fo=3, routed)           0.149     1.922    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[3]
    SLICE_X90Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.967 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf[0]_i_5__13/O
                         net (fo=1, routed)           0.000     1.967    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf[0]_i_5__13_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.076 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[0]_i_2__13/CO[3]
                         net (fo=1, routed)           0.001     2.077    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[0]_i_2__13_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.130 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[4]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     2.130    genblk1[14].u_lstm_unit/u_mac_n_151
    SLICE_X90Y100        FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.963     2.215    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[4]/C
                         clock pessimism             -0.255     1.960    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.134     2.094    genblk1[14].u_lstm_unit/hidden_state_bf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 genblk1[25].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[25].u_lstm_unit/u_mac/out_temp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.648%)  route 0.180ns (41.352%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.614     1.616    genblk1[25].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X97Y48         FDCE                                         r  genblk1[25].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y48         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  genblk1[25].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/Q
                         net (fo=1, routed)           0.180     1.937    genblk1[25].u_lstm_unit/u_mac/prev_sum_bf_reg_n_0_[20]
    SLICE_X98Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  genblk1[25].u_lstm_unit/u_mac/out_temp[23]_i_5__24/O
                         net (fo=1, routed)           0.000     1.982    genblk1[25].u_lstm_unit/u_mac/out_temp[23]_i_5__24_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.052 r  genblk1[25].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__24/O[0]
                         net (fo=1, routed)           0.000     2.052    genblk1[25].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__24_n_7
    SLICE_X98Y52         FDCE                                         r  genblk1[25].u_lstm_unit/u_mac/out_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.879     2.131    genblk1[25].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X98Y52         FDCE                                         r  genblk1[25].u_lstm_unit/u_mac/out_temp_reg[20]/C
                         clock pessimism             -0.250     1.881    
    SLICE_X98Y52         FDCE (Hold_fdce_C_D)         0.134     2.015    genblk1[25].u_lstm_unit/u_mac/out_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 genblk1[29].u_lstm_unit/pre_sum_bf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[29].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.722%)  route 0.223ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.553     1.555    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  genblk1[29].u_lstm_unit/pre_sum_bf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  genblk1[29].u_lstm_unit/pre_sum_bf_reg[10]/Q
                         net (fo=1, routed)           0.223     1.919    genblk1[29].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[10]
    SLICE_X52Y21         FDCE                                         r  genblk1[29].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.813     2.065    genblk1[29].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X52Y21         FDCE                                         r  genblk1[29].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/C
                         clock pessimism             -0.255     1.810    
    SLICE_X52Y21         FDCE (Hold_fdce_C_D)         0.070     1.880    genblk1[29].u_lstm_unit/u_mac/prev_sum_bf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 genblk1[29].u_lstm_unit/accu_output_bf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.262%)  route 0.163ns (41.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.556     1.558    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  genblk1[29].u_lstm_unit/accu_output_bf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.128     1.686 r  genblk1[29].u_lstm_unit/accu_output_bf_reg[8]/Q
                         net (fo=2, routed)           0.163     1.849    genblk1[29].u_lstm_unit/accu_output_bf[8]
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.099     1.948 r  genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf[8]_i_1__28/O
                         net (fo=1, routed)           0.000     1.948    genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf[8]_i_1__28_n_0
    SLICE_X51Y18         FDRE                                         r  genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.816     2.068    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf_reg[8]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     1.904    genblk1[29].u_lstm_unit/di_current_unit_sigmoid_bf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 genblk1[25].u_lstm_unit/data_in_bf_0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[25].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.184ns (43.009%)  route 0.244ns (56.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.636     1.638    genblk1[25].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y50        FDCE                                         r  genblk1[25].u_lstm_unit/data_in_bf_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.141     1.779 r  genblk1[25].u_lstm_unit/data_in_bf_0_reg[7]/Q
                         net (fo=16, routed)          0.244     2.023    genblk1[25].u_lstm_unit/u_mac/data_in_bf_0_reg[7]_0[7]
    SLICE_X107Y49        LUT4 (Prop_lut4_I2_O)        0.043     2.066 r  genblk1[25].u_lstm_unit/u_mac/data_in_bf_0[7]_i_2__49/O
                         net (fo=1, routed)           0.000     2.066    genblk1[25].u_lstm_unit/u_mac/p_0_in[7]
    SLICE_X107Y49        FDCE                                         r  genblk1[25].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.913     2.165    genblk1[25].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  genblk1[25].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/C
                         clock pessimism             -0.250     1.915    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.107     2.022    genblk1[25].u_lstm_unit/u_mac/data_in_bf_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[14].u_lstm_unit/hidden_state_bf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.607     1.609    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[3]/Q
                         net (fo=3, routed)           0.149     1.922    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[3]
    SLICE_X90Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.967 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf[0]_i_5__13/O
                         net (fo=1, routed)           0.000     1.967    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf[0]_i_5__13_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.076 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[0]_i_2__13/CO[3]
                         net (fo=1, routed)           0.001     2.077    genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[0]_i_2__13_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.143 r  genblk1[14].u_lstm_unit/u_mac/hidden_state_bf_reg[4]_i_1__13/O[2]
                         net (fo=1, routed)           0.000     2.143    genblk1[14].u_lstm_unit/u_mac_n_149
    SLICE_X90Y100        FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.963     2.215    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  genblk1[14].u_lstm_unit/hidden_state_bf_reg[6]/C
                         clock pessimism             -0.255     1.960    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.134     2.094    genblk1[14].u_lstm_unit/hidden_state_bf_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[22].u_lstm_unit/accu_cell_bf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[22].u_lstm_unit/accu_bf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.260%)  route 0.139ns (42.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.719     1.721    genblk1[22].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  genblk1[22].u_lstm_unit/accu_cell_bf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141     1.862 r  genblk1[22].u_lstm_unit/accu_cell_bf_reg[10]/Q
                         net (fo=2, routed)           0.139     2.001    genblk1[22].u_lstm_unit/u_mac/Q[10]
    SLICE_X113Y99        LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  genblk1[22].u_lstm_unit/u_mac/accu_bf[10]_i_1__21/O
                         net (fo=1, routed)           0.000     2.046    genblk1[22].u_lstm_unit/u_mac_n_36
    SLICE_X113Y99        FDRE                                         r  genblk1[22].u_lstm_unit/accu_bf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.909     2.161    genblk1[22].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X113Y99        FDRE                                         r  genblk1[22].u_lstm_unit/accu_bf_reg[10]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.091     1.997    genblk1[22].u_lstm_unit/accu_bf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 genblk1[18].u_lstm_unit/u_mac/prev_sum_bf_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[18].u_lstm_unit/u_mac/out_temp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.904%)  route 0.158ns (38.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.556     1.558    genblk1[18].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X49Y33         FDCE                                         r  genblk1[18].u_lstm_unit/u_mac/prev_sum_bf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  genblk1[18].u_lstm_unit/u_mac/prev_sum_bf_reg[16]/Q
                         net (fo=1, routed)           0.158     1.857    genblk1[18].u_lstm_unit/u_mac/prev_sum_bf_reg_n_0_[16]
    SLICE_X53Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  genblk1[18].u_lstm_unit/u_mac/out_temp[19]_i_5__17/O
                         net (fo=1, routed)           0.000     1.902    genblk1[18].u_lstm_unit/u_mac/out_temp[19]_i_5__17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.972 r  genblk1[18].u_lstm_unit/u_mac/out_temp_reg[19]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.972    genblk1[18].u_lstm_unit/u_mac/out_temp_reg[19]_i_1__17_n_7
    SLICE_X53Y34         FDCE                                         r  genblk1[18].u_lstm_unit/u_mac/out_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.819     2.071    genblk1[18].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X53Y34         FDCE                                         r  genblk1[18].u_lstm_unit/u_mac/out_temp_reg[16]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X53Y34         FDCE (Hold_fdce_C_D)         0.105     1.921    genblk1[18].u_lstm_unit/u_mac/out_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X63Y71    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X63Y71    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X80Y94    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X63Y71    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X63Y69    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X80Y69    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X80Y69    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y142   bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X57Y140   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X80Y94    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X80Y94    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y69    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y69    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X80Y94    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X80Y94    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y71    FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y69    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X63Y69    FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[14].u_lstm_unit/cell_state_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 1.589ns (20.859%)  route 6.029ns (79.141%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.652     5.033    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.489 f  current_unit_reg[0]_rep/Q
                         net (fo=120, routed)         4.056     9.545    genblk1[14].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.669 r  genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_2__13/O
                         net (fo=2, routed)           0.361    10.030    genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_2__13_n_0
    SLICE_X81Y102        LDCE (SetClr_ldce_CLR_Q)     0.885    10.915 f  genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC/Q
                         net (fo=3, routed)           0.334    11.248    genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.372 f  genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_1__13/O
                         net (fo=2, routed)           1.278    12.651    genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_1__13_n_0
    SLICE_X98Y104        FDPE                                         f  genblk1[14].u_lstm_unit/cell_state_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.782    12.819    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X98Y104        FDPE                                         r  genblk1[14].u_lstm_unit/cell_state_reg[7]_P/C
                         clock pessimism              0.358    13.177    
                         clock uncertainty           -0.035    13.141    
    SLICE_X98Y104        FDPE (Recov_fdpe_C_PRE)     -0.361    12.780    genblk1[14].u_lstm_unit/cell_state_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 current_unit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[28].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 0.773ns (10.420%)  route 6.645ns (89.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 12.662 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.706     5.087    clk_IBUF_BUFG
    SLICE_X66Y67         FDCE                                         r  current_unit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  current_unit_reg[0]/Q
                         net (fo=110, routed)         5.963    11.528    genblk1[28].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X105Y10        LUT6 (Prop_lut6_I5_O)        0.295    11.823 f  genblk1[28].u_lstm_unit/cell_state_reg[2]_LDC_i_1__27/O
                         net (fo=2, routed)           0.682    12.505    genblk1[28].u_lstm_unit/cell_state_reg[2]_LDC_i_1__27_n_0
    SLICE_X104Y7         FDPE                                         f  genblk1[28].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.625    12.662    genblk1[28].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X104Y7         FDPE                                         r  genblk1[28].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.344    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X104Y7         FDPE (Recov_fdpe_C_PRE)     -0.319    12.652    genblk1[28].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 current_unit_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.589ns (21.265%)  route 5.883ns (78.735%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 12.615 - 8.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.669     5.050    clk_IBUF_BUFG
    SLICE_X47Y49         FDCE                                         r  current_unit_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.456     5.506 r  current_unit_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.803     8.309    genblk1[6].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.433 r  genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_2__5/O
                         net (fo=2, routed)           0.987     9.420    genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_2__5_n_0
    SLICE_X15Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    10.305 f  genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC/Q
                         net (fo=3, routed)           1.169    11.473    genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.597 f  genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_1__5/O
                         net (fo=2, routed)           0.925    12.522    genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_1__5_n_0
    SLICE_X15Y39         FDPE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.578    12.615    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X15Y39         FDPE                                         r  genblk1[6].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.458    13.074    
                         clock uncertainty           -0.035    13.038    
    SLICE_X15Y39         FDPE (Recov_fdpe_C_PRE)     -0.359    12.679    genblk1[6].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 current_unit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 0.773ns (10.674%)  route 6.469ns (89.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.706     5.087    clk_IBUF_BUFG
    SLICE_X66Y67         FDCE                                         r  current_unit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  current_unit_reg[0]/Q
                         net (fo=110, routed)         5.569    11.134    genblk1[16].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.295    11.429 f  genblk1[16].u_lstm_unit/cell_state_reg[1]_LDC_i_1__15/O
                         net (fo=2, routed)           0.900    12.329    genblk1[16].u_lstm_unit/cell_state_reg[1]_LDC_i_1__15_n_0
    SLICE_X17Y14         FDPE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.575    12.612    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X17Y14         FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[1]_P/C
                         clock pessimism              0.344    12.956    
                         clock uncertainty           -0.035    12.921    
    SLICE_X17Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    12.562    genblk1[16].u_lstm_unit/cell_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 current_unit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.773ns (10.680%)  route 6.465ns (89.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 12.616 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.706     5.087    clk_IBUF_BUFG
    SLICE_X66Y67         FDCE                                         r  current_unit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  current_unit_reg[0]/Q
                         net (fo=110, routed)         5.772    11.336    genblk1[16].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X22Y4          LUT6 (Prop_lut6_I5_O)        0.295    11.631 f  genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC_i_1__15/O
                         net (fo=2, routed)           0.693    12.325    genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC_i_1__15_n_0
    SLICE_X17Y8          FDPE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.579    12.616    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X17Y8          FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.344    12.960    
                         clock uncertainty           -0.035    12.925    
    SLICE_X17Y8          FDPE (Recov_fdpe_C_PRE)     -0.359    12.566    genblk1[16].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 0.580ns (7.741%)  route 6.912ns (92.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 12.807 - 8.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.652     5.033    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.489 f  current_unit_reg[0]_rep/Q
                         net (fo=120, routed)         6.083    11.572    genblk1[8].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X103Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.696 f  genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_1__7/O
                         net (fo=2, routed)           0.829    12.525    genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_1__7_n_0
    SLICE_X97Y128        FDPE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.770    12.807    genblk1[8].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X97Y128        FDPE                                         r  genblk1[8].u_lstm_unit/cell_state_reg[3]_P/C
                         clock pessimism              0.358    13.165    
                         clock uncertainty           -0.035    13.129    
    SLICE_X97Y128        FDPE (Recov_fdpe_C_PRE)     -0.359    12.770    genblk1[8].u_lstm_unit/cell_state_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 0.580ns (7.880%)  route 6.780ns (92.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 12.678 - 8.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.652     5.033    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.489 f  current_unit_reg[0]_rep/Q
                         net (fo=120, routed)         5.537    11.026    genblk1[2].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X30Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  genblk1[2].u_lstm_unit/cell_state_reg[2]_LDC_i_1__1/O
                         net (fo=2, routed)           1.243    12.393    genblk1[2].u_lstm_unit/cell_state_reg[2]_LDC_i_1__1_n_0
    SLICE_X38Y128        FDPE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.641    12.678    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X38Y128        FDPE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.358    13.036    
                         clock uncertainty           -0.035    13.000    
    SLICE_X38Y128        FDPE (Recov_fdpe_C_PRE)     -0.361    12.639    genblk1[2].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/cell_state_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.602ns (21.631%)  route 5.804ns (78.369%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 12.735 - 8.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.652     5.033    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.489 f  current_unit_reg[0]_rep/Q
                         net (fo=120, routed)         3.793     9.281    genblk1[10].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X41Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.405 r  genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_2__9/O
                         net (fo=2, routed)           0.502     9.907    genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_2__9_n_0
    SLICE_X42Y108        LDCE (SetClr_ldce_CLR_Q)     0.898    10.805 f  genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC/Q
                         net (fo=3, routed)           0.417    11.222    genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I1_O)        0.124    11.346 f  genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_1__9/O
                         net (fo=2, routed)           1.092    12.439    genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_1__9_n_0
    SLICE_X28Y107        FDPE                                         f  genblk1[10].u_lstm_unit/cell_state_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.698    12.735    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y107        FDPE                                         r  genblk1[10].u_lstm_unit/cell_state_reg[4]_P/C
                         clock pessimism              0.358    13.093    
                         clock uncertainty           -0.035    13.057    
    SLICE_X28Y107        FDPE (Recov_fdpe_C_PRE)     -0.359    12.698    genblk1[10].u_lstm_unit/cell_state_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/cell_state_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.727ns (23.560%)  route 5.603ns (76.440%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.663     5.044    clk_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  current_unit_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.419     5.463 f  current_unit_reg[0]_rep__0/Q
                         net (fo=137, routed)         3.786     9.248    genblk1[5].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.299     9.547 r  genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_2__4/O
                         net (fo=2, routed)           0.595    10.142    genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_2__4_n_0
    SLICE_X40Y115        LDCE (SetClr_ldce_CLR_Q)     0.885    11.027 f  genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC/Q
                         net (fo=3, routed)           0.514    11.541    genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I1_O)        0.124    11.665 f  genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_1__4/O
                         net (fo=2, routed)           0.709    12.374    genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_1__4_n_0
    SLICE_X35Y114        FDPE                                         f  genblk1[5].u_lstm_unit/cell_state_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.649    12.686    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X35Y114        FDPE                                         r  genblk1[5].u_lstm_unit/cell_state_reg[7]_P/C
                         clock pessimism              0.344    13.030    
                         clock uncertainty           -0.035    12.994    
    SLICE_X35Y114        FDPE (Recov_fdpe_C_PRE)     -0.359    12.635    genblk1[5].u_lstm_unit/cell_state_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[27].u_lstm_unit/cell_state_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.727ns (23.936%)  route 5.488ns (76.064%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  current_unit_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.419     5.512 f  current_unit_reg[0]_rep__1/Q
                         net (fo=138, routed)         3.348     8.859    genblk1[27].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.299     9.158 r  genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC_i_2__26/O
                         net (fo=2, routed)           0.806     9.964    genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC_i_2__26_n_0
    SLICE_X9Y4           LDCE (SetClr_ldce_CLR_Q)     0.885    10.849 f  genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC/Q
                         net (fo=3, routed)           0.683    11.533    genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.657 f  genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC_i_1__26/O
                         net (fo=2, routed)           0.651    12.308    genblk1[27].u_lstm_unit/cell_state_reg[7]_LDC_i_1__26_n_0
    SLICE_X10Y5          FDPE                                         f  genblk1[27].u_lstm_unit/cell_state_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.581    12.618    genblk1[27].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X10Y5          FDPE                                         r  genblk1[27].u_lstm_unit/cell_state_reg[7]_P/C
                         clock pessimism              0.358    12.976    
                         clock uncertainty           -0.035    12.941    
    SLICE_X10Y5          FDPE (Recov_fdpe_C_PRE)     -0.361    12.580    genblk1[27].u_lstm_unit/cell_state_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 genblk1[30].u_lstm_unit/cell_state_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[30].u_lstm_unit/cell_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.286%)  route 0.419ns (66.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.608     1.610    genblk1[30].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X94Y51         FDPE                                         r  genblk1[30].u_lstm_unit/cell_state_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.774 r  genblk1[30].u_lstm_unit/cell_state_reg[1]_P/Q
                         net (fo=3, routed)           0.182     1.956    genblk1[30].u_lstm_unit/cell_state_reg[1]_P_n_0
    SLICE_X94Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.001 f  genblk1[30].u_lstm_unit/cell_state_reg[1]_LDC_i_2__29/O
                         net (fo=2, routed)           0.237     2.238    genblk1[30].u_lstm_unit/cell_state_reg[1]_LDC_i_2__29_n_0
    SLICE_X95Y47         FDCE                                         f  genblk1[30].u_lstm_unit/cell_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.884     2.136    genblk1[30].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X95Y47         FDCE                                         r  genblk1[30].u_lstm_unit/cell_state_reg[1]_C/C
                         clock pessimism             -0.250     1.886    
    SLICE_X95Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.794    genblk1[30].u_lstm_unit/cell_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 genblk1[29].u_lstm_unit/cell_state_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[29].u_lstm_unit/cell_state_reg[4]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.376%)  route 0.214ns (50.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.586     1.588    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/Q
                         net (fo=4, routed)           0.083     1.835    genblk1[29].u_lstm_unit/cell_state_reg[4]_C_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.880 f  genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC_i_2__28/O
                         net (fo=2, routed)           0.131     2.011    genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC_i_2__28_n_0
    SLICE_X20Y20         FDCE                                         f  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.853     2.105    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/C
                         clock pessimism             -0.517     1.588    
    SLICE_X20Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.521    genblk1[29].u_lstm_unit/cell_state_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 genblk1[21].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[21].u_lstm_unit/cell_state_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.352%)  route 0.214ns (50.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.608     1.610    genblk1[21].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X94Y33         FDCE                                         r  genblk1[21].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDCE (Prop_fdce_C_Q)         0.164     1.774 r  genblk1[21].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=4, routed)           0.083     1.857    genblk1[21].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.902 f  genblk1[21].u_lstm_unit/cell_state_reg[3]_LDC_i_2__20/O
                         net (fo=2, routed)           0.131     2.033    genblk1[21].u_lstm_unit/cell_state_reg[3]_LDC_i_2__20_n_0
    SLICE_X94Y33         FDCE                                         f  genblk1[21].u_lstm_unit/cell_state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.876     2.128    genblk1[21].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X94Y33         FDCE                                         r  genblk1[21].u_lstm_unit/cell_state_reg[3]_C/C
                         clock pessimism             -0.518     1.610    
    SLICE_X94Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.543    genblk1[21].u_lstm_unit/cell_state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 genblk1[16].u_lstm_unit/cell_state_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[5]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.926%)  route 0.236ns (53.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.591     1.593    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y14         FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.757 f  genblk1[16].u_lstm_unit/cell_state_reg[5]_P/Q
                         net (fo=3, routed)           0.105     1.862    genblk1[16].u_lstm_unit/cell_state_reg[5]_P_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.907 f  genblk1[16].u_lstm_unit/cell_state_reg[5]_LDC_i_1__15/O
                         net (fo=2, routed)           0.131     2.038    genblk1[16].u_lstm_unit/cell_state_reg[5]_LDC_i_1__15_n_0
    SLICE_X22Y14         FDPE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.858     2.110    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y14         FDPE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism             -0.517     1.593    
    SLICE_X22Y14         FDPE (Remov_fdpe_C_PRE)     -0.071     1.522    genblk1[16].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 genblk1[11].u_lstm_unit/cell_state_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[7]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.675%)  route 0.249ns (54.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.608     1.610    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.774 r  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/Q
                         net (fo=4, routed)           0.117     1.892    genblk1[11].u_lstm_unit/cell_state_reg[7]_C_n_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.937 f  genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_2__10/O
                         net (fo=2, routed)           0.131     2.068    genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_2__10_n_0
    SLICE_X96Y99         FDCE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.878     2.130    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/C
                         clock pessimism             -0.520     1.610    
    SLICE_X96Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.543    genblk1[11].u_lstm_unit/cell_state_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 genblk1[16].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.137%)  route 0.255ns (57.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.587     1.589    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y14         FDCE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=4, routed)           0.120     1.850    genblk1[16].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.895 f  genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC_i_2__15/O
                         net (fo=2, routed)           0.135     2.030    genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC_i_2__15_n_0
    SLICE_X24Y14         FDCE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.854     2.106    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y14         FDCE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/C
                         clock pessimism             -0.517     1.589    
    SLICE_X24Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.497    genblk1[16].u_lstm_unit/cell_state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 genblk1[29].u_lstm_unit/cell_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[29].u_lstm_unit/cell_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.817%)  route 0.291ns (58.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.589     1.591    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y17         FDCE                                         r  genblk1[29].u_lstm_unit/cell_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDCE (Prop_fdce_C_Q)         0.164     1.755 f  genblk1[29].u_lstm_unit/cell_state_reg[0]_C/Q
                         net (fo=4, routed)           0.159     1.914    genblk1[29].u_lstm_unit/cell_state_reg[0]_C_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.959 f  genblk1[29].u_lstm_unit/cell_state_reg[0]_LDC_i_1__28/O
                         net (fo=2, routed)           0.132     2.091    genblk1[29].u_lstm_unit/cell_state_reg[0]_LDC_i_1__28_n_0
    SLICE_X20Y16         FDPE                                         f  genblk1[29].u_lstm_unit/cell_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.857     2.109    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y16         FDPE                                         r  genblk1[29].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism             -0.483     1.626    
    SLICE_X20Y16         FDPE (Remov_fdpe_C_PRE)     -0.071     1.555    genblk1[29].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 genblk1[30].u_lstm_unit/cell_state_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[30].u_lstm_unit/cell_state_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.223%)  route 0.276ns (59.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.607     1.609    genblk1[30].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X97Y53         FDPE                                         r  genblk1[30].u_lstm_unit/cell_state_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.750 r  genblk1[30].u_lstm_unit/cell_state_reg[3]_P/Q
                         net (fo=3, routed)           0.148     1.898    genblk1[30].u_lstm_unit/cell_state_reg[3]_P_n_0
    SLICE_X95Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.943 f  genblk1[30].u_lstm_unit/cell_state_reg[3]_LDC_i_2__29/O
                         net (fo=2, routed)           0.128     2.072    genblk1[30].u_lstm_unit/cell_state_reg[3]_LDC_i_2__29_n_0
    SLICE_X95Y53         FDCE                                         f  genblk1[30].u_lstm_unit/cell_state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.877     2.129    genblk1[30].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X95Y53         FDCE                                         r  genblk1[30].u_lstm_unit/cell_state_reg[3]_C/C
                         clock pessimism             -0.504     1.625    
    SLICE_X95Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.533    genblk1[30].u_lstm_unit/cell_state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 genblk1[11].u_lstm_unit/cell_state_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[4]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.196%)  route 0.265ns (58.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.606     1.608    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X91Y93         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  genblk1[11].u_lstm_unit/cell_state_reg[4]_C/Q
                         net (fo=4, routed)           0.137     1.886    genblk1[11].u_lstm_unit/cell_state_reg[4]_C_n_0
    SLICE_X91Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.931 f  genblk1[11].u_lstm_unit/cell_state_reg[4]_LDC_i_2__10/O
                         net (fo=2, routed)           0.128     2.060    genblk1[11].u_lstm_unit/cell_state_reg[4]_LDC_i_2__10_n_0
    SLICE_X91Y93         FDCE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.876     2.128    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X91Y93         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[4]_C/C
                         clock pessimism             -0.520     1.608    
    SLICE_X91Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.516    genblk1[11].u_lstm_unit/cell_state_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 genblk1[24].u_lstm_unit/cell_state_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[5]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.169%)  route 0.301ns (61.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.613     1.615    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X95Y44         FDCE                                         r  genblk1[24].u_lstm_unit/cell_state_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y44         FDCE (Prop_fdce_C_Q)         0.141     1.756 f  genblk1[24].u_lstm_unit/cell_state_reg[5]_C/Q
                         net (fo=4, routed)           0.170     1.926    genblk1[24].u_lstm_unit/cell_state_reg[5]_C_n_0
    SLICE_X95Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC_i_1__23/O
                         net (fo=2, routed)           0.131     2.102    genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC_i_1__23_n_0
    SLICE_X94Y44         FDPE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.883     2.135    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X94Y44         FDPE                                         r  genblk1[24].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism             -0.507     1.628    
    SLICE_X94Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.557    genblk1[24].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.545    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.627ns  (logic 1.089ns (5.278%)  route 19.538ns (94.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.784    19.749    genblk1[12].u_lstm_unit/rstn_IBUF
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.873 f  genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC_i_2__11/O
                         net (fo=2, routed)           0.754    20.627    genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC_i_2__11_n_0
    SLICE_X34Y46         LDCE                                         f  genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 1.089ns (5.281%)  route 19.528ns (94.719%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.708    19.673    genblk1[2].u_lstm_unit/rstn_IBUF
    SLICE_X30Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.797 f  genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC_i_2__1/O
                         net (fo=2, routed)           0.820    20.617    genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC_i_2__1_n_0
    SLICE_X30Y130        LDCE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.200ns  (logic 1.089ns (5.390%)  route 19.111ns (94.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.610    19.574    genblk1[2].u_lstm_unit/rstn_IBUF
    SLICE_X26Y128        LUT6 (Prop_lut6_I5_O)        0.124    19.698 f  genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC_i_2__1/O
                         net (fo=2, routed)           0.501    20.200    genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC_i_2__1_n_0
    SLICE_X26Y128        LDCE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.159ns  (logic 1.089ns (5.401%)  route 19.071ns (94.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.412    19.377    genblk1[16].u_lstm_unit/rstn_IBUF
    SLICE_X22Y4          LUT6 (Prop_lut6_I5_O)        0.124    19.501 f  genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC_i_2__15/O
                         net (fo=2, routed)           0.659    20.159    genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC_i_2__15_n_0
    SLICE_X22Y4          LDCE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[31].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.035ns  (logic 1.089ns (5.434%)  route 18.946ns (94.566%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.275    19.239    genblk1[31].u_lstm_unit/rstn_IBUF
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.363 f  genblk1[31].u_lstm_unit/cell_state_reg[0]_LDC_i_2__30/O
                         net (fo=2, routed)           0.671    20.035    genblk1[31].u_lstm_unit/cell_state_reg[0]_LDC_i_2__30_n_0
    SLICE_X13Y24         LDCE                                         f  genblk1[31].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[31].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.999ns  (logic 1.089ns (5.444%)  route 18.910ns (94.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.275    19.239    genblk1[31].u_lstm_unit/rstn_IBUF
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.363 f  genblk1[31].u_lstm_unit/cell_state_reg[6]_LDC_i_2__30/O
                         net (fo=2, routed)           0.636    19.999    genblk1[31].u_lstm_unit/cell_state_reg[6]_LDC_i_2__30_n_0
    SLICE_X15Y24         LDCE                                         f  genblk1[31].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[27].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.974ns  (logic 1.089ns (5.451%)  route 18.886ns (94.549%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.042    19.006    genblk1[27].u_lstm_unit/rstn_IBUF
    SLICE_X14Y1          LUT6 (Prop_lut6_I5_O)        0.124    19.130 f  genblk1[27].u_lstm_unit/cell_state_reg[0]_LDC_i_2__26/O
                         net (fo=2, routed)           0.844    19.974    genblk1[27].u_lstm_unit/cell_state_reg[0]_LDC_i_2__26_n_0
    SLICE_X6Y1           LDCE                                         f  genblk1[27].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.929ns  (logic 1.089ns (5.463%)  route 18.841ns (94.537%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.441    19.406    genblk1[2].u_lstm_unit/rstn_IBUF
    SLICE_X29Y128        LUT6 (Prop_lut6_I5_O)        0.124    19.530 f  genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC_i_2__1/O
                         net (fo=2, routed)           0.399    19.929    genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC_i_2__1_n_0
    SLICE_X29Y128        LDCE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[27].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.926ns  (logic 1.089ns (5.464%)  route 18.838ns (94.536%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.055    19.019    genblk1[27].u_lstm_unit/rstn_IBUF
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124    19.143 f  genblk1[27].u_lstm_unit/cell_state_reg[4]_LDC_i_2__26/O
                         net (fo=2, routed)           0.783    19.926    genblk1[27].u_lstm_unit/cell_state_reg[4]_LDC_i_2__26_n_0
    SLICE_X7Y1           LDCE                                         f  genblk1[27].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[27].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.867ns  (logic 1.089ns (5.480%)  route 18.778ns (94.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       18.069    19.034    genblk1[27].u_lstm_unit/rstn_IBUF
    SLICE_X16Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.158 f  genblk1[27].u_lstm_unit/cell_state_reg[1]_LDC_i_2__26/O
                         net (fo=2, routed)           0.709    19.867    genblk1[27].u_lstm_unit/cell_state_reg[1]_LDC_i_2__26_n_0
    SLICE_X16Y3          LDCE                                         f  genblk1[27].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[25].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.239ns (19.222%)  route 1.003ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        0.874     1.068    genblk1[25].u_lstm_unit/rstn_IBUF
    SLICE_X107Y44        LUT6 (Prop_lut6_I5_O)        0.045     1.113 f  genblk1[25].u_lstm_unit/cell_state_reg[1]_LDC_i_2__24/O
                         net (fo=2, routed)           0.128     1.241    genblk1[25].u_lstm_unit/cell_state_reg[1]_LDC_i_2__24_n_0
    SLICE_X107Y43        LDCE                                         f  genblk1[25].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[25].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 0.239ns (15.153%)  route 1.336ns (84.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.093     1.286    genblk1[25].u_lstm_unit/rstn_IBUF
    SLICE_X105Y41        LUT6 (Prop_lut6_I5_O)        0.045     1.331 f  genblk1[25].u_lstm_unit/cell_state_reg[2]_LDC_i_2__24/O
                         net (fo=2, routed)           0.243     1.574    genblk1[25].u_lstm_unit/cell_state_reg[2]_LDC_i_2__24_n_0
    SLICE_X105Y41        LDCE                                         f  genblk1[25].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[25].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 0.239ns (13.806%)  route 1.489ns (86.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.228     1.421    genblk1[25].u_lstm_unit/rstn_IBUF
    SLICE_X104Y44        LUT6 (Prop_lut6_I5_O)        0.045     1.466 f  genblk1[25].u_lstm_unit/cell_state_reg[3]_LDC_i_2__24/O
                         net (fo=2, routed)           0.261     1.728    genblk1[25].u_lstm_unit/cell_state_reg[3]_LDC_i_2__24_n_0
    SLICE_X106Y44        LDCE                                         f  genblk1[25].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[25].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.239ns (13.071%)  route 1.587ns (86.929%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.405     1.599    genblk1[25].u_lstm_unit/rstn_IBUF
    SLICE_X99Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.644 f  genblk1[25].u_lstm_unit/cell_state_reg[4]_LDC_i_2__24/O
                         net (fo=2, routed)           0.182     1.825    genblk1[25].u_lstm_unit/cell_state_reg[4]_LDC_i_2__24_n_0
    SLICE_X98Y45         LDCE                                         f  genblk1[25].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[21].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 0.239ns (12.589%)  route 1.656ns (87.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.466     1.660    genblk1[21].u_lstm_unit/rstn_IBUF
    SLICE_X100Y36        LUT6 (Prop_lut6_I5_O)        0.045     1.705 f  genblk1[21].u_lstm_unit/cell_state_reg[0]_LDC_i_2__20/O
                         net (fo=2, routed)           0.190     1.895    genblk1[21].u_lstm_unit/cell_state_reg[0]_LDC_i_2__20_n_0
    SLICE_X100Y34        LDCE                                         f  genblk1[21].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 0.239ns (12.225%)  route 1.713ns (87.775%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.515     1.709    genblk1[24].u_lstm_unit/rstn_IBUF
    SLICE_X95Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.754 f  genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC_i_2__23/O
                         net (fo=2, routed)           0.198     1.951    genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC_i_2__23_n_0
    SLICE_X93Y44         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 0.239ns (12.114%)  route 1.731ns (87.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.571     1.765    genblk1[24].u_lstm_unit/rstn_IBUF
    SLICE_X95Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.810 f  genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC_i_2__23/O
                         net (fo=2, routed)           0.159     1.969    genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC_i_2__23_n_0
    SLICE_X97Y46         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.239ns (11.995%)  route 1.750ns (88.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.507     1.701    genblk1[24].u_lstm_unit/rstn_IBUF
    SLICE_X94Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.746 f  genblk1[24].u_lstm_unit/cell_state_reg[1]_LDC_i_2__23/O
                         net (fo=2, routed)           0.243     1.989    genblk1[24].u_lstm_unit/cell_state_reg[1]_LDC_i_2__23_n_0
    SLICE_X93Y45         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[21].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 0.239ns (11.258%)  route 1.880ns (88.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.675     1.868    genblk1[21].u_lstm_unit/rstn_IBUF
    SLICE_X95Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.913 f  genblk1[21].u_lstm_unit/cell_state_reg[1]_LDC_i_2__20/O
                         net (fo=2, routed)           0.206     2.119    genblk1[21].u_lstm_unit/cell_state_reg[1]_LDC_i_2__20_n_0
    SLICE_X91Y36         LDCE                                         f  genblk1[21].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 0.239ns (11.213%)  route 1.889ns (88.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)        1.588     1.782    genblk1[24].u_lstm_unit/rstn_IBUF
    SLICE_X95Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.827 f  genblk1[24].u_lstm_unit/cell_state_reg[4]_LDC_i_2__23/O
                         net (fo=2, routed)           0.301     2.127    genblk1[24].u_lstm_unit/cell_state_reg[4]_LDC_i_2__23_n_0
    SLICE_X96Y48         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          1827 Endpoints
Min Delay          1827 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.087ns  (logic 1.262ns (10.441%)  route 10.825ns (89.559%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.947    15.018    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y128        LUT4 (Prop_lut4_I3_O)        0.124    15.142 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]_i_4__4/O
                         net (fo=1, routed)           1.196    16.337    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]_i_4__4_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I5_O)        0.124    16.461 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]_i_1__4/O
                         net (fo=1, routed)           0.837    17.298    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]_i_1__4_n_0
    SLICE_X48Y123        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.973ns  (logic 1.262ns (10.540%)  route 10.711ns (89.460%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.605    14.675    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.124    14.799 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]_i_4__4/O
                         net (fo=1, routed)           0.408    15.208    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]_i_4__4_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I5_O)        0.124    15.332 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]_i_1__4/O
                         net (fo=1, routed)           1.853    17.185    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]_i_1__4_n_0
    SLICE_X28Y114        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.805ns  (logic 1.262ns (10.690%)  route 10.543ns (89.310%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.804    14.875    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I3_O)        0.124    14.999 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_6__4/O
                         net (fo=1, routed)           1.141    16.140    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_6__4_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_1__4/O
                         net (fo=1, routed)           0.753    17.017    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_1__4_n_0
    SLICE_X48Y123        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 1.262ns (10.862%)  route 10.357ns (89.138%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.403    14.474    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I3_O)        0.124    14.598 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]_i_3__4/O
                         net (fo=1, routed)           0.984    15.582    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]_i_3__4_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.706 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]_i_1__4/O
                         net (fo=1, routed)           1.124    16.830    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]_i_1__4_n_0
    SLICE_X45Y125        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.518ns  (logic 1.428ns (12.398%)  route 10.090ns (87.602%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.651     5.032    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     5.488 f  genblk1[7].u_lstm_unit/di_current_unit_tanh_bf_reg[22]/Q
                         net (fo=20, routed)          2.704     8.192    genblk1[7].u_lstm_unit/u_tanh/Q[22]
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.316 f  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_72__6/O
                         net (fo=1, routed)           0.883     9.198    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_72__6_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.322 f  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_45__6/O
                         net (fo=3, routed)           0.506     9.828    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_45__6_n_0
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.150     9.978 f  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_37__6/O
                         net (fo=2, routed)           0.310    10.288    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_37__6_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.326    10.614 f  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_10__6/O
                         net (fo=25, routed)          3.120    13.734    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[23]_i_10__6_n_0
    SLICE_X47Y105        LUT4 (Prop_lut4_I0_O)        0.124    13.858 r  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]_i_3__6/O
                         net (fo=1, routed)           1.329    15.187    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]_i_3__6_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I1_O)        0.124    15.311 r  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]_i_1__6/O
                         net (fo=1, routed)           1.239    16.549    genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]_i_1__6_n_0
    SLICE_X47Y96         LDPE                                         r  genblk1[7].u_lstm_unit/u_tanh/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.323ns  (logic 1.262ns (11.145%)  route 10.061ns (88.855%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.514    14.585    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X47Y131        LUT4 (Prop_lut4_I3_O)        0.124    14.709 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]_i_4__4/O
                         net (fo=1, routed)           0.806    15.515    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]_i_4__4_n_0
    SLICE_X49Y131        LUT6 (Prop_lut6_I5_O)        0.124    15.639 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]_i_1__4/O
                         net (fo=1, routed)           0.896    16.535    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]_i_1__4_n_0
    SLICE_X43Y121        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 1.262ns (11.202%)  route 10.003ns (88.798%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          4.107    15.177    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.301 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]_i_5__4/O
                         net (fo=1, routed)           0.444    15.745    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]_i_5__4_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.124    15.869 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]_i_1__4/O
                         net (fo=1, routed)           0.608    16.477    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]_i_1__4_n_0
    SLICE_X42Y125        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 1.396ns (12.482%)  route 9.788ns (87.518%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.841     5.222    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X43Y110        FDRE                                         r  genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     5.678 f  genblk1[10].u_lstm_unit/di_current_unit_tanh_bf_reg[17]/Q
                         net (fo=21, routed)          2.853     8.530    genblk1[10].u_lstm_unit/u_tanh/Q[17]
    SLICE_X50Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.654 f  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_72__9/O
                         net (fo=1, routed)           0.667     9.322    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_72__9_n_0
    SLICE_X50Y114        LUT4 (Prop_lut4_I3_O)        0.124     9.446 f  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_45__9/O
                         net (fo=3, routed)           0.850    10.296    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_45__9_n_0
    SLICE_X52Y120        LUT2 (Prop_lut2_I1_O)        0.118    10.414 f  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_37__9/O
                         net (fo=2, routed)           0.641    11.055    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_37__9_n_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I5_O)        0.326    11.381 f  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_10__9/O
                         net (fo=25, routed)          2.567    13.948    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[23]_i_10__9_n_0
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124    14.072 r  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]_i_3__9/O
                         net (fo=1, routed)           0.987    15.059    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]_i_3__9_n_0
    SLICE_X51Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.183 r  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]_i_1__9/O
                         net (fo=1, routed)           1.222    16.405    genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]_i_1__9_n_0
    SLICE_X47Y106        LDPE                                         r  genblk1[10].u_lstm_unit/u_tanh/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.147ns  (logic 1.262ns (11.321%)  route 9.885ns (88.679%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.882    14.952    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.076 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]_i_5__4/O
                         net (fo=1, routed)           0.544    15.620    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]_i_5__4_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I5_O)        0.124    15.744 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]_i_1__4/O
                         net (fo=1, routed)           0.615    16.359    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]_i_1__4_n_0
    SLICE_X45Y125        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 1.262ns (11.403%)  route 9.805ns (88.597%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.831     5.212    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y119        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.518     5.730 f  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/Q
                         net (fo=27, routed)          3.075     8.804    genblk1[5].u_lstm_unit/u_tanh/Q[5]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     8.928 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4/O
                         net (fo=2, routed)           0.437     9.365    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_47__4_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.489 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4/O
                         net (fo=1, routed)           0.607    10.097    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_23__4_n_0
    SLICE_X66Y124        LUT5 (Prop_lut5_I1_O)        0.124    10.221 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4/O
                         net (fo=2, routed)           0.726    10.947    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[16]_i_8__4_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.071 f  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4/O
                         net (fo=43, routed)          3.244    14.315    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[23]_i_20__4_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I3_O)        0.124    14.439 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]_i_4__4/O
                         net (fo=1, routed)           1.012    15.450    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]_i_4__4_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.574 r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.704    16.279    genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]_i_1__4_n_0
    SLICE_X55Y124        LDPE                                         r  genblk1[5].u_lstm_unit/u_tanh/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[16].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.070%)  route 0.236ns (55.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.587     1.589    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y14         FDCE                                         r  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  genblk1[16].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=4, routed)           0.120     1.850    genblk1[16].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.895 f  genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC_i_2__15/O
                         net (fo=2, routed)           0.116     2.011    genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC_i_2__15_n_0
    SLICE_X26Y14         LDCE                                         f  genblk1[16].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[24].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.753%)  route 0.221ns (54.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.612     1.614    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X91Y43         FDCE                                         r  genblk1[24].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y43         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  genblk1[24].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=4, routed)           0.088     1.843    genblk1[24].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.888 f  genblk1[24].u_lstm_unit/cell_state_reg[3]_LDC_i_2__23/O
                         net (fo=2, routed)           0.132     2.021    genblk1[24].u_lstm_unit/cell_state_reg[3]_LDC_i_2__23_n_0
    SLICE_X93Y43         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].u_lstm_unit/cell_state_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.893%)  route 0.292ns (61.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.555     1.557    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  genblk1[1].u_lstm_unit/cell_state_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  genblk1[1].u_lstm_unit/cell_state_reg[7]_C/Q
                         net (fo=4, routed)           0.164     1.862    genblk1[1].u_lstm_unit/cell_state_reg[7]_C_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.907 f  genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128     2.035    genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC_i_2__0_n_0
    SLICE_X36Y60         LDCE                                         f  genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.231ns (51.457%)  route 0.218ns (48.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.588     1.590    genblk1[23].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X79Y4          FDRE                                         r  genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y4          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  genblk1[23].u_lstm_unit/di_current_unit_tanh_bf_reg[12]/Q
                         net (fo=31, routed)          0.168     1.899    genblk1[23].u_lstm_unit/u_tanh/Q[12]
    SLICE_X79Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]_i_2__22/O
                         net (fo=1, routed)           0.050     1.994    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]_i_2__22_n_0
    SLICE_X79Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.039 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]_i_1__22/O
                         net (fo=1, routed)           0.000     2.039    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]_i_1__22_n_0
    SLICE_X79Y3          LDPE                                         r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[29].u_lstm_unit/cell_state_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.730%)  route 0.280ns (57.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.586     1.588    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y20         FDCE                                         r  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  genblk1[29].u_lstm_unit/cell_state_reg[4]_C/Q
                         net (fo=4, routed)           0.083     1.835    genblk1[29].u_lstm_unit/cell_state_reg[4]_C_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.880 f  genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC_i_2__28/O
                         net (fo=2, routed)           0.197     2.077    genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC_i_2__28_n_0
    SLICE_X21Y21         LDCE                                         f  genblk1[29].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].u_lstm_unit/cell_state_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.685%)  route 0.269ns (56.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.602     1.604    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X96Y66         FDCE                                         r  genblk1[13].u_lstm_unit/cell_state_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDCE (Prop_fdce_C_Q)         0.164     1.768 r  genblk1[13].u_lstm_unit/cell_state_reg[5]_C/Q
                         net (fo=4, routed)           0.141     1.909    genblk1[13].u_lstm_unit/cell_state_reg[5]_C_n_0
    SLICE_X99Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.954 f  genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC_i_2__12/O
                         net (fo=2, routed)           0.128     2.083    genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC_i_2__12_n_0
    SLICE_X99Y66         LDCE                                         f  genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].u_lstm_unit/cell_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.095%)  route 0.315ns (62.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.591     1.593    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X25Y44         FDCE                                         r  genblk1[12].u_lstm_unit/cell_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  genblk1[12].u_lstm_unit/cell_state_reg[0]_C/Q
                         net (fo=4, routed)           0.124     1.858    genblk1[12].u_lstm_unit/cell_state_reg[0]_C_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC_i_2__11/O
                         net (fo=2, routed)           0.191     2.094    genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC_i_2__11_n_0
    SLICE_X27Y42         LDCE                                         f  genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[24].u_lstm_unit/cell_state_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.937%)  route 0.278ns (57.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.614     1.616    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X94Y47         FDCE                                         r  genblk1[24].u_lstm_unit/cell_state_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y47         FDCE (Prop_fdce_C_Q)         0.164     1.780 r  genblk1[24].u_lstm_unit/cell_state_reg[7]_C/Q
                         net (fo=4, routed)           0.119     1.899    genblk1[24].u_lstm_unit/cell_state_reg[7]_C_n_0
    SLICE_X95Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.944 f  genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC_i_2__23/O
                         net (fo=2, routed)           0.159     2.103    genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC_i_2__23_n_0
    SLICE_X97Y46         LDCE                                         f  genblk1[24].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].u_lstm_unit/cell_state_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.209ns (37.360%)  route 0.350ns (62.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.543     1.545    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X38Y75         FDCE                                         r  genblk1[0].u_lstm_unit/cell_state_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  genblk1[0].u_lstm_unit/cell_state_reg[7]_C/Q
                         net (fo=4, routed)           0.220     1.929    genblk1[0].u_lstm_unit/cell_state_reg[7]_C_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.974 f  genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.105    genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC_i_2_n_0
    SLICE_X42Y79         LDCE                                         f  genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[19].u_lstm_unit/cell_state_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[19].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.372%)  route 0.336ns (61.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.562     1.564    genblk1[19].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  genblk1[19].u_lstm_unit/cell_state_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.728 r  genblk1[19].u_lstm_unit/cell_state_reg[4]_P/Q
                         net (fo=3, routed)           0.208     1.936    genblk1[19].u_lstm_unit/cell_state_reg[4]_P_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.981 f  genblk1[19].u_lstm_unit/cell_state_reg[4]_LDC_i_2__18/O
                         net (fo=2, routed)           0.127     2.109    genblk1[19].u_lstm_unit/cell_state_reg[4]_LDC_i_2__18_n_0
    SLICE_X39Y0          LDCE                                         f  genblk1[19].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         43033 Endpoints
Min Delay         43033 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[12].u_lstm_unit/weights_bf_0_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        46.118ns  (logic 1.089ns (2.361%)  route 45.029ns (97.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       29.153    46.118    genblk1[12].u_lstm_unit/done_reg_0
    SLICE_X47Y56         FDCE                                         f  genblk1[12].u_lstm_unit/weights_bf_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.478     4.515    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y56         FDCE                                         r  genblk1[12].u_lstm_unit/weights_bf_0_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[12].u_lstm_unit/weights_bf_0_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        46.118ns  (logic 1.089ns (2.361%)  route 45.029ns (97.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       29.153    46.118    genblk1[12].u_lstm_unit/done_reg_0
    SLICE_X47Y56         FDCE                                         f  genblk1[12].u_lstm_unit/weights_bf_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.478     4.515    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y56         FDCE                                         r  genblk1[12].u_lstm_unit/weights_bf_0_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[12].u_lstm_unit/weights_bf_0_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        46.118ns  (logic 1.089ns (2.361%)  route 45.029ns (97.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       29.153    46.118    genblk1[12].u_lstm_unit/done_reg_0
    SLICE_X47Y56         FDCE                                         f  genblk1[12].u_lstm_unit/weights_bf_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.478     4.515    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y56         FDCE                                         r  genblk1[12].u_lstm_unit/weights_bf_0_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[12].u_lstm_unit/weights_bf_0_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        46.118ns  (logic 1.089ns (2.361%)  route 45.029ns (97.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       29.153    46.118    genblk1[12].u_lstm_unit/done_reg_0
    SLICE_X47Y56         FDCE                                         f  genblk1[12].u_lstm_unit/weights_bf_0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.478     4.515    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y56         FDCE                                         r  genblk1[12].u_lstm_unit/weights_bf_0_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/pre_sum_bf_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        46.058ns  (logic 1.089ns (2.364%)  route 44.969ns (97.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       29.092    46.058    genblk1[4].u_lstm_unit/done_reg_0
    SLICE_X49Y52         FDCE                                         f  genblk1[4].u_lstm_unit/pre_sum_bf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.478     4.515    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  genblk1[4].u_lstm_unit/pre_sum_bf_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/pre_sum_bf_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        45.837ns  (logic 1.089ns (2.375%)  route 44.748ns (97.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       28.871    45.837    genblk1[6].u_lstm_unit/done_reg_0
    SLICE_X31Y50         FDCE                                         f  genblk1[6].u_lstm_unit/pre_sum_bf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.526     4.563    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  genblk1[6].u_lstm_unit/pre_sum_bf_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        45.791ns  (logic 1.089ns (2.378%)  route 44.703ns (97.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       28.826    45.791    genblk1[4].u_lstm_unit/u_mac/done_reg_5
    SLICE_X40Y51         FDCE                                         f  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.480     4.517    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X40Y51         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        45.791ns  (logic 1.089ns (2.378%)  route 44.703ns (97.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       28.826    45.791    genblk1[4].u_lstm_unit/u_mac/done_reg_5
    SLICE_X40Y51         FDCE                                         f  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.480     4.517    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X40Y51         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            current_unit_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        45.787ns  (logic 1.089ns (2.378%)  route 44.698ns (97.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       28.822    45.787    genblk1[26].u_lstm_unit_n_28
    SLICE_X41Y51         FDCE                                         f  current_unit_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.480     4.517    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  current_unit_reg[0]_rep/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        45.641ns  (logic 1.089ns (2.385%)  route 44.552ns (97.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=1686, routed)       15.876    16.841    genblk1[26].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y141       LUT1 (Prop_lut1_I0_O)        0.124    16.965 f  genblk1[26].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6840, routed)       28.676    45.641    genblk1[4].u_lstm_unit/u_mac/done_reg_5
    SLICE_X41Y50         FDCE                                         f  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       1.480     4.517    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[6].u_lstm_unit/u_tanh/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[6].u_lstm_unit/cell_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.167%)  route 0.109ns (40.833%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         LDPE                         0.000     0.000 r  genblk1[6].u_lstm_unit/u_tanh/data_out_reg[2]/G
    SLICE_X31Y41         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[6].u_lstm_unit/u_tanh/data_out_reg[2]/Q
                         net (fo=2, routed)           0.109     0.267    genblk1[6].u_lstm_unit/do_current_unit_tanh_bf[2]
    SLICE_X29Y41         FDRE                                         r  genblk1[6].u_lstm_unit/cell_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.857     2.109    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  genblk1[6].u_lstm_unit/cell_update_reg[2]/C

Slack:                    inf
  Source:                 genblk1[9].u_lstm_unit/u_tanh/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[9].u_lstm_unit/cell_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.158ns (58.762%)  route 0.111ns (41.238%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         LDPE                         0.000     0.000 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[3]/G
    SLICE_X59Y75         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[3]/Q
                         net (fo=2, routed)           0.111     0.269    genblk1[9].u_lstm_unit/do_current_unit_tanh_bf[3]
    SLICE_X56Y75         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.831     2.083    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[3]/C

Slack:                    inf
  Source:                 genblk1[15].u_lstm_unit/u_tanh/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[15].u_lstm_unit/cell_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.158ns (58.654%)  route 0.111ns (41.346%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        LDPE                         0.000     0.000 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[2]/G
    SLICE_X111Y71        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[2]/Q
                         net (fo=2, routed)           0.111     0.269    genblk1[15].u_lstm_unit/do_current_unit_tanh_bf[2]
    SLICE_X112Y70        FDRE                                         r  genblk1[15].u_lstm_unit/cell_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.897     2.149    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  genblk1[15].u_lstm_unit/cell_update_reg[2]/C

Slack:                    inf
  Source:                 genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[15].u_lstm_unit/cell_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.158ns (58.654%)  route 0.111ns (41.346%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        LDPE                         0.000     0.000 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]/G
    SLICE_X111Y71        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]/Q
                         net (fo=2, routed)           0.111     0.269    genblk1[15].u_lstm_unit/do_current_unit_tanh_bf[3]
    SLICE_X112Y70        FDRE                                         r  genblk1[15].u_lstm_unit/cell_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.897     2.149    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  genblk1[15].u_lstm_unit/cell_update_reg[3]/C

Slack:                    inf
  Source:                 genblk1[6].u_lstm_unit/u_tanh/data_out_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[6].u_lstm_unit/cell_update_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.158ns (58.640%)  route 0.111ns (41.360%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         LDPE                         0.000     0.000 r  genblk1[6].u_lstm_unit/u_tanh/data_out_reg[23]/G
    SLICE_X31Y41         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[6].u_lstm_unit/u_tanh/data_out_reg[23]/Q
                         net (fo=3, routed)           0.111     0.269    genblk1[6].u_lstm_unit/do_current_unit_tanh_bf[23]
    SLICE_X29Y41         FDRE                                         r  genblk1[6].u_lstm_unit/cell_update_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.857     2.109    genblk1[6].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  genblk1[6].u_lstm_unit/cell_update_reg[23]/C

Slack:                    inf
  Source:                 genblk1[19].u_lstm_unit/u_tanh/data_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[19].u_lstm_unit/cell_update_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.544%)  route 0.112ns (41.456%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          LDPE                         0.000     0.000 r  genblk1[19].u_lstm_unit/u_tanh/data_out_reg[8]/G
    SLICE_X65Y2          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[19].u_lstm_unit/u_tanh/data_out_reg[8]/Q
                         net (fo=3, routed)           0.112     0.270    genblk1[19].u_lstm_unit/do_current_unit_tanh_bf[8]
    SLICE_X67Y2          FDRE                                         r  genblk1[19].u_lstm_unit/cell_update_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.854     2.106    genblk1[19].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X67Y2          FDRE                                         r  genblk1[19].u_lstm_unit/cell_update_reg[8]/C

Slack:                    inf
  Source:                 genblk1[30].u_lstm_unit/u_tanh/data_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[30].u_lstm_unit/cell_update_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.259%)  route 0.113ns (41.741%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         LDPE                         0.000     0.000 r  genblk1[30].u_lstm_unit/u_tanh/data_out_reg[21]/G
    SLICE_X88Y56         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[30].u_lstm_unit/u_tanh/data_out_reg[21]/Q
                         net (fo=3, routed)           0.113     0.271    genblk1[30].u_lstm_unit/do_current_unit_tanh_bf[21]
    SLICE_X87Y55         FDRE                                         r  genblk1[30].u_lstm_unit/cell_update_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.853     2.105    genblk1[30].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X87Y55         FDRE                                         r  genblk1[30].u_lstm_unit/cell_update_reg[21]/C

Slack:                    inf
  Source:                 genblk1[13].u_lstm_unit/u_tanh/data_out_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[13].u_lstm_unit/cell_update_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.827%)  route 0.115ns (42.173%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        LDPE                         0.000     0.000 r  genblk1[13].u_lstm_unit/u_tanh/data_out_reg[19]/G
    SLICE_X106Y89        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[13].u_lstm_unit/u_tanh/data_out_reg[19]/Q
                         net (fo=3, routed)           0.115     0.273    genblk1[13].u_lstm_unit/do_current_unit_tanh_bf[19]
    SLICE_X108Y88        FDRE                                         r  genblk1[13].u_lstm_unit/cell_update_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.903     2.155    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X108Y88        FDRE                                         r  genblk1[13].u_lstm_unit/cell_update_reg[19]/C

Slack:                    inf
  Source:                 genblk1[13].u_lstm_unit/u_tanh/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[13].u_lstm_unit/cell_update_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.819%)  route 0.115ns (42.181%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        LDPE                         0.000     0.000 r  genblk1[13].u_lstm_unit/u_tanh/data_out_reg[6]/G
    SLICE_X106Y89        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[13].u_lstm_unit/u_tanh/data_out_reg[6]/Q
                         net (fo=2, routed)           0.115     0.273    genblk1[13].u_lstm_unit/do_current_unit_tanh_bf[6]
    SLICE_X108Y88        FDRE                                         r  genblk1[13].u_lstm_unit/cell_update_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.903     2.155    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X108Y88        FDRE                                         r  genblk1[13].u_lstm_unit/cell_update_reg[6]/C

Slack:                    inf
  Source:                 genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[17].u_lstm_unit/cell_update_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.498%)  route 0.117ns (42.502%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y17        LDPE                         0.000     0.000 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]/G
    SLICE_X109Y17        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]/Q
                         net (fo=2, routed)           0.117     0.275    genblk1[17].u_lstm_unit/do_current_unit_tanh_bf[0]
    SLICE_X106Y17        FDRE                                         r  genblk1[17].u_lstm_unit/cell_update_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=32719, routed)       0.904     2.156    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y17        FDRE                                         r  genblk1[17].u_lstm_unit/cell_update_reg[0]/C





