--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
c_speed<0>  |    5.584(R)|   -2.749(R)|clock_BUFGP       |   0.000|
c_speed<1>  |    5.248(R)|   -2.855(R)|clock_BUFGP       |   0.000|
c_speed<2>  |    4.422(R)|   -1.955(R)|clock_BUFGP       |   0.000|
c_speed<3>  |    4.105(R)|   -1.235(R)|clock_BUFGP       |   0.000|
c_speed<4>  |    2.988(R)|   -0.566(R)|clock_BUFGP       |   0.000|
c_speed<5>  |    2.844(R)|   -0.702(R)|clock_BUFGP       |   0.000|
c_speed<6>  |    1.626(R)|    0.270(R)|clock_BUFGP       |   0.000|
c_speed<7>  |    1.735(R)|    0.393(R)|clock_BUFGP       |   0.000|
d_speed<0>  |    6.147(R)|   -0.594(R)|clock_BUFGP       |   0.000|
d_speed<1>  |    5.411(R)|    0.361(R)|clock_BUFGP       |   0.000|
d_speed<2>  |    4.773(R)|    0.304(R)|clock_BUFGP       |   0.000|
d_speed<3>  |    4.711(R)|    0.549(R)|clock_BUFGP       |   0.000|
d_speed<4>  |    4.202(R)|    0.457(R)|clock_BUFGP       |   0.000|
d_speed<5>  |    4.378(R)|    0.301(R)|clock_BUFGP       |   0.000|
d_speed<6>  |    3.796(R)|   -0.439(R)|clock_BUFGP       |   0.000|
d_speed<7>  |    2.394(R)|    0.692(R)|clock_BUFGP       |   0.000|
mode<0>     |    3.085(R)|    0.255(R)|clock_BUFGP       |   0.000|
mode<1>     |    2.895(R)|    0.433(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EQ          |    6.424(R)|clock_BUFGP       |   0.000|
G           |    6.424(R)|clock_BUFGP       |   0.000|
L           |    6.424(R)|clock_BUFGP       |   0.000|
out_speed<0>|    7.335(R)|clock_BUFGP       |   0.000|
out_speed<1>|    7.311(R)|clock_BUFGP       |   0.000|
out_speed<2>|    7.334(R)|clock_BUFGP       |   0.000|
out_speed<3>|    7.334(R)|clock_BUFGP       |   0.000|
out_speed<4>|    7.940(R)|clock_BUFGP       |   0.000|
out_speed<5>|    7.959(R)|clock_BUFGP       |   0.000|
out_speed<6>|    8.249(R)|clock_BUFGP       |   0.000|
out_speed<7>|    7.646(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.943|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 14 19:14:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



