{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576333461352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576333461361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 19:24:21 2019 " "Processing started: Sat Dec 14 19:24:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576333461361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576333461361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576333461361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576333462092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576333462092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/naqas/desktop/github/risc-v/riscv_core/riscv.v 19 19 " "Found 19 design units, including 19 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Github/RISC-V/riscv_core/alu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluSource " "Found entity 2: aluSource" {  } { { "../Github/RISC-V/riscv_core/aluSource.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../Github/RISC-V/riscv_core/controlUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "4 forwardingUnit " "Found entity 4: forwardingUnit" {  } { { "../Github/RISC-V/riscv_core/forwadingUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDU " "Found entity 5: HDU" {  } { { "../Github/RISC-V/riscv_core/hdu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "6 immGen " "Found entity 6: immGen" {  } { { "../Github/RISC-V/riscv_core/immGen.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "7 regFile " "Found entity 7: regFile" {  } { { "../Github/RISC-V/riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "../Github/RISC-V/riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "9 DRAM " "Found entity 9: DRAM" {  } { { "../Github/RISC-V/riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "10 IRAM " "Found entity 10: IRAM" {  } { { "../Github/RISC-V/riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "11 WB_MUX " "Found entity 11: WB_MUX" {  } { { "../Github/RISC-V/riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "12 memOut_MUX " "Found entity 12: memOut_MUX" {  } { { "../Github/RISC-V/riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "13 pcIn_MUX " "Found entity 13: pcIn_MUX" {  } { { "../Github/RISC-V/riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU " "Found entity 14: FPU" {  } { { "../Github/RISC-V/riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpuController " "Found entity 15: fpuController" {  } { { "../Github/RISC-V/riscv_core/FPU_Controller.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "16 top " "Found entity 16: top" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "17 riscv_core " "Found entity 17: riscv_core" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "18 sevSegDec " "Found entity 18: sevSegDec" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""} { "Info" "ISGN_ENTITY_NAME" "19 tb " "Found entity 19: tb" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576333473259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576333473259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576333473343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core riscv_core:rv32i " "Elaborating entity \"riscv_core\" for hierarchy \"riscv_core:rv32i\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "rv32i" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIn_MUX riscv_core:rv32i\|pcIn_MUX:pcIn_MUX " "Elaborating entity \"pcIn_MUX\" for hierarchy \"riscv_core:rv32i\|pcIn_MUX:pcIn_MUX\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "pcIn_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:pc " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:pc\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "pc" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM riscv_core:rv32i\|IRAM:imem " "Elaborating entity \"IRAM\" for hierarchy \"riscv_core:rv32i\|IRAM:imem\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "imem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473468 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 IRAM.v(11) " "Verilog HDL warning at IRAM.v(11): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../Github/RISC-V/riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576333473473 "|top|riscv_core:rv32i|IRAM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:IF_ID " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:IF_ID\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "IF_ID" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile riscv_core:rv32i\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"riscv_core:rv32i\|regFile:rf\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "rf" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen riscv_core:rv32i\|immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"riscv_core:rv32i\|immGen:immGen\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "immGen" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit riscv_core:rv32i\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"riscv_core:rv32i\|controlUnit:CU\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "CU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:ID_EX " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:ID_EX\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "ID_EX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSource riscv_core:rv32i\|aluSource:aluSource " "Elaborating entity \"aluSource\" for hierarchy \"riscv_core:rv32i\|aluSource:aluSource\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "aluSource" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_core:rv32i\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_core:rv32i\|alu:alu\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "alu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuController riscv_core:rv32i\|fpuController:fpuController " "Elaborating entity \"fpuController\" for hierarchy \"riscv_core:rv32i\|fpuController:fpuController\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "fpuController" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU riscv_core:rv32i\|FPU:fpu " "Elaborating entity \"FPU\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "fpu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473707 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_W_SU FPU.v(14) " "Verilog HDL warning at FPU.v(14): object FCVT_W_SU used but never assigned" {  } { { "../Github/RISC-V/riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576333473708 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_S_WU FPU.v(14) " "Verilog HDL warning at FPU.v(14): object FCVT_S_WU used but never assigned" {  } { { "../Github/RISC-V/riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576333473708 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_W_SU 0 FPU.v(14) " "Net \"FCVT_W_SU\" at FPU.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../Github/RISC-V/riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576333473712 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_S_WU 0 FPU.v(14) " "Net \"FCVT_S_WU\" at FPU.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../Github/RISC-V/riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576333473712 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:EX_MEM " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:EX_MEM\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "EX_MEM" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM riscv_core:rv32i\|DRAM:dmem " "Elaborating entity \"DRAM\" for hierarchy \"riscv_core:rv32i\|DRAM:dmem\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "dmem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473873 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 DRAM.v(13) " "Verilog HDL warning at DRAM.v(13): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../Github/RISC-V/riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576333473878 "|top|riscv_core:rv32i|DRAM:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memOut_MUX riscv_core:rv32i\|memOut_MUX:memOut_MUX " "Elaborating entity \"memOut_MUX\" for hierarchy \"riscv_core:rv32i\|memOut_MUX:memOut_MUX\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "memOut_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:MEM_WB " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:MEM_WB\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "MEM_WB" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX riscv_core:rv32i\|WB_MUX:WB_MUX " "Elaborating entity \"WB_MUX\" for hierarchy \"riscv_core:rv32i\|WB_MUX:WB_MUX\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "WB_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU riscv_core:rv32i\|HDU:HDU " "Elaborating entity \"HDU\" for hierarchy \"riscv_core:rv32i\|HDU:HDU\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "HDU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333473996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit riscv_core:rv32i\|forwardingUnit:fu " "Elaborating entity \"forwardingUnit\" for hierarchy \"riscv_core:rv32i\|forwardingUnit:fu\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "fu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333474013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDec sevSegDec:s0 " "Elaborating entity \"sevSegDec\" for hierarchy \"sevSegDec:s0\"" {  } { { "../Github/RISC-V/riscv_core/riscv.v" "s0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576333474042 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_add_sub_inst fpu_add_sub " "Node instance \"fpu_add_sub_inst\" instantiates undefined entity \"fpu_add_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_add_sub_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_mult_inst fpu_mult " "Node instance \"fpu_mult_inst\" instantiates undefined entity \"fpu_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_mult_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_div_inst fpu_div " "Node instance \"fpu_div_inst\" instantiates undefined entity \"fpu_div\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_div_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_compare_inst fpu_compare " "Node instance \"fpu_compare_inst\" instantiates undefined entity \"fpu_compare\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_compare_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_sqrt_inst fpu_sqrt " "Node instance \"fpu_sqrt_inst\" instantiates undefined entity \"fpu_sqrt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_sqrt_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_convert_inst fpu_convert " "Node instance \"fpu_convert_inst\" instantiates undefined entity \"fpu_convert\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_convert_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 95 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fpu_convert_float_integer_inst fpu_convert_float_integer " "Node instance \"fpu_convert_float_integer_inst\" instantiates undefined entity \"fpu_convert_float_integer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Github/RISC-V/riscv_core/FPU.v" "fpu_convert_float_integer_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 106 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576333474123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576333474263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 14 19:24:34 2019 " "Processing ended: Sat Dec 14 19:24:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576333474263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576333474263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576333474263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576333474263 ""}
