5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd always7.vcd -o always7.cdd -v always7.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always7.v 1 19 1
1 a 3 1080006 1 0 0 0 1 17 1 1 0 0 0
3 1 main.$u0 "main.$u0" always7.v 0 17 1
