`timescale 1ns / 1ps
`include "defines.vh"

module miniRV_SoC (
    input  wire         fpga_rst,   // High active
    input  wire         fpga_clk,

    input  wire [23:0]  sw,
    input  wire [ 4:0]  button,
    output wire [ 7:0]  dig_en,
    output wire         DN_A,
    output wire         DN_B,
    output wire         DN_C,
    output wire         DN_D,
    output wire         DN_E,
    output wire         DN_F,
    output wire         DN_G,
    output wire         DN_DP,
    output wire [23:0]  led

`ifdef RUN_TRACE
    ,// Debug Interface
    output wire         debug_wb_have_inst, // å½“å‰æ—¶é’Ÿå‘¨æœŸæ˜¯å¦æœ‰æŒ‡ä»¤å†™ï¿??? (å¯¹å•å‘¨æœŸCPUï¼Œå¯åœ¨å¤ä½åæ’ç½®1)
    output wire [31:0]  debug_wb_pc,        // å½“å‰å†™å›çš„æŒ‡ä»¤çš„PC (è‹¥wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„ï¿½??)
    output              debug_wb_ena,       // æŒ‡ä»¤å†™å›æ—¶ï¼Œå¯„å­˜å™¨å †çš„å†™ä½¿èƒ½ (è‹¥wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„ï¿½??)
    output wire [ 4:0]  debug_wb_reg,       // æŒ‡ä»¤å†™å›æ—¶ï¼Œå†™å…¥çš„å¯„å­˜å™¨ï¿??? (è‹¥wb_enaæˆ–wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„ï¿½??)
    output wire [31:0]  debug_wb_value      // æŒ‡ä»¤å†™å›æ—¶ï¼Œå†™å…¥å¯„å­˜å™¨çš„ï¿??? (è‹¥wb_enaæˆ–wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„ï¿½??)
`endif
);

    wire        pll_lock;
    wire        pll_clk;
    wire        cpu_clk;

    // Interface between CPU and IROM
`ifdef RUN_TRACE
    wire [15:0] inst_addr;
`else
    wire [13:0] inst_addr;
`endif
    wire [31:0] inst;

    // Interface between CPU and Bridge
    wire [31:0] Bus_rdata;
    wire [31:0] Bus_addr;
    wire        Bus_we;
    wire [31:0] Bus_wdata;
    
    // Interface between bridge and DRAM
    // wire         rst_bridge2dram;
    wire         clk_bridge2dram;
    wire [31:0]  addr_bridge2dram;
    wire [31:0]  rdata_dram2bridge;
    wire         we_bridge2dram;
    wire [31:0]  wdata_bridge2dram;
    
    // Interface between bridge and peripherals

    // Interface to 7-seg digital LEDs
    wire         rst_to_dig;
    wire         clk_to_dig;
    wire [31:0]  addr_to_dig;
    wire         we_to_dig;
    wire [31:0]  wdata_to_dig;

    // Interface to LEDs
    wire         rst_to_led;
    wire         clk_to_led;
    wire [31:0]  addr_to_led;
    wire         we_to_led;
    wire [31:0]  wdata_to_led;

    // Interface to switches
    wire         rst_to_sw;
    wire         clk_to_sw;
    wire [31:0]  addr_to_sw;
    wire [31:0]  rdata_from_sw;

    // Interface to buttons
    wire         rst_to_btn;
    wire         clk_to_btn;
    wire [31:0]  addr_to_btn;
    wire [31:0]  rdata_from_btn;
    

    
`ifdef RUN_TRACE
    // Traceè°ƒè¯•æ—¶ï¼Œç›´æ¥ä½¿ç”¨å¤–éƒ¨è¾“å…¥æ—¶é’Ÿ
    assign cpu_clk = fpga_clk;
`else
    // ä¸‹æ¿æ—¶ï¼Œä½¿ç”¨PLLåˆ†é¢‘åçš„æ—¶é’Ÿ
    assign cpu_clk = pll_clk & pll_lock;
    cpuclk Clkgen (
        // .resetn     (!fpga_rst),
        .clk_in1    (fpga_clk),
        .clk_out1   (pll_clk),
        .locked     (pll_lock)
    );
`endif
    
    myCPU Core_cpu (
        .cpu_rst            (fpga_rst),
        .cpu_clk            (cpu_clk),

        // Interface to IROM
        .inst_addr          (inst_addr),
        .inst               (inst),

        // Interface to Bridge
        .Bus_addr           (Bus_addr),
        .Bus_rdata          (Bus_rdata),
        .Bus_we             (Bus_we),
        .Bus_wdata          (Bus_wdata)

`ifdef RUN_TRACE
        ,// Debug Interface
        .debug_wb_have_inst (debug_wb_have_inst),
        .debug_wb_pc        (debug_wb_pc),
        .debug_wb_ena       (debug_wb_ena),
        .debug_wb_reg       (debug_wb_reg),
        .debug_wb_value     (debug_wb_value)
`endif
    );
    
    Bridge Bridge (       
        // Interface to CPU
        .rst_from_cpu       (fpga_rst),
        .clk_from_cpu       (cpu_clk),
        .addr_from_cpu      (Bus_addr),
        .we_from_cpu        (Bus_we),
        .wdata_from_cpu     (Bus_wdata),
        .rdata_to_cpu       (Bus_rdata),
        
        // Interface to DRAM
        // .rst_to_dram    (rst_bridge2dram),
        .clk_to_dram        (clk_bridge2dram),
        .addr_to_dram       (addr_bridge2dram),
        .rdata_from_dram    (rdata_dram2bridge),
        .we_to_dram         (we_bridge2dram),
        .wdata_to_dram      (wdata_bridge2dram),
        
        // Interface to 7-seg digital LEDs
        .rst_to_dig         (rst_to_dig),       //output
        .clk_to_dig         (clk_to_dig),       //output
        .addr_to_dig        (addr_to_dig),      //output
        .we_to_dig          (we_to_dig),        //output
        .wdata_to_dig       (wdata_to_dig),     //output

        // Interface to LEDs
        .rst_to_led         (rst_to_led),       //output
        .clk_to_led         (clk_to_led),       //output
        .addr_to_led        (addr_to_led),      //output
        .we_to_led          (we_to_led),        //output
        .wdata_to_led       (wdata_to_led),     //output

        // Interface to switches
        .rst_to_sw          (rst_to_sw),        //output
        .clk_to_sw          (clk_to_sw),        //output
        .addr_to_sw         (addr_to_sw),       //output
        .rdata_from_sw      (rdata_from_sw),    // input

        // Interface to buttons
        .rst_to_btn         (rst_to_btn),       //output
        .clk_to_btn         (clk_to_btn),       //output
        .addr_to_btn        (addr_to_btn),      //output
        .rdata_from_btn     (rdata_from_btn)    // input
    );
    
    DRAM Mem_DRAM (
        .clk        (clk_bridge2dram),
        .a          (addr_bridge2dram[15:2]),
        .spo        (rdata_dram2bridge),
        .we         (we_bridge2dram),
        .d          (wdata_bridge2dram)
    );
    
    IROM Mem_IROM (
        .a          (inst_addr),
        .spo        (inst)
    );
    
    DLED_Interface U_DLED_Interface (
        .rst            (rst_to_dig),      
        .clk            (clk_to_dig),
        .we             (we_to_dig),
        .addr           (addr_to_dig),
        .wdata          (wdata_to_dig),
        .dig_en         (dig_en),
        .DN_A           (DN_A),
        .DN_B           (DN_B),
        .DN_C           (DN_C),
        .DN_D           (DN_D),
        .DN_E           (DN_E),
        .DN_F           (DN_F),
        .DN_G           (DN_G),
        .DN_DP          (DN_DP)
    ); 
    LED_Interface U_LED_Interface (
        .rst            (rst_to_led),      
        .clk            (clk_to_led),
        .we             (we_to_led),
        .addr           (addr_to_led),
        .wdata          (wdata_to_led),
        .led            (led)
    );
 
    Button_Interface U_Button_Interface (
        .rst            (rst_to_btn),      
        .clk            (clk_to_btn),
        .addr           (addr_to_btn),
        .button         (button),
        .rdata          (rdata_from_btn)
    );
    
    Switches_Interface U_Switches_Interface (
        .rst            (rst_to_sw),      
        .clk            (clk_to_sw),
        .addr           (addr_to_sw),
        .sw             (sw),
        .rdata          (rdata_from_sw)
    ); 


endmodule
