
Project_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a688  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800a798  0800a798  0001a798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac10  0800ac10  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800ac10  0800ac10  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ac10  0800ac10  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac10  0800ac10  0001ac10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac14  0800ac14  0001ac14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800ac18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  200001d4  0800adec  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  0800adec  0002060c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012536  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003845  00000000  00000000  00032776  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  00035fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e0d  00000000  00000000  00037218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000053dc  00000000  00000000  00038025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3c1  00000000  00000000  0003d401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000949dc  00000000  00000000  000577c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e9c  00000000  00000000  000ec1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000f203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a780 	.word	0x0800a780

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a780 	.word	0x0800a780

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <Timer_Program>:
* 返 回 值: void
* 创建日期: 2025-11-25
* 注    意: 
*********************************************************************************************************/
void Timer_Program(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
    Time.Sec++;
 8000df8:	4b26      	ldr	r3, [pc, #152]	; (8000e94 <Timer_Program+0xa0>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	4b24      	ldr	r3, [pc, #144]	; (8000e94 <Timer_Program+0xa0>)
 8000e02:	701a      	strb	r2, [r3, #0]
    Time.Min++;
 8000e04:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <Timer_Program+0xa0>)
 8000e06:	885b      	ldrh	r3, [r3, #2]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <Timer_Program+0xa0>)
 8000e0e:	805a      	strh	r2, [r3, #2]
    Time.Drive++;
 8000e10:	4b20      	ldr	r3, [pc, #128]	; (8000e94 <Timer_Program+0xa0>)
 8000e12:	785b      	ldrb	r3, [r3, #1]
 8000e14:	3301      	adds	r3, #1
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	4b1e      	ldr	r3, [pc, #120]	; (8000e94 <Timer_Program+0xa0>)
 8000e1a:	705a      	strb	r2, [r3, #1]
	
	//20ms
	Drive_20ms_Events();
 8000e1c:	f000 f840 	bl	8000ea0 <Drive_20ms_Events>

	//1s------------------------//
    if(Time.Sec >= 50)
 8000e20:	4b1c      	ldr	r3, [pc, #112]	; (8000e94 <Timer_Program+0xa0>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b31      	cmp	r3, #49	; 0x31
 8000e26:	d907      	bls.n	8000e38 <Timer_Program+0x44>
    {
        Time.Sec = 0;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	; (8000e94 <Timer_Program+0xa0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
		Flag_DisplayAll = 1;
 8000e2e:	4a1a      	ldr	r2, [pc, #104]	; (8000e98 <Timer_Program+0xa4>)
 8000e30:	7813      	ldrb	r3, [r2, #0]
 8000e32:	f043 0302 	orr.w	r3, r3, #2
 8000e36:	7013      	strb	r3, [r2, #0]
    }

	//1min------------------------//
    if(Time.Min >= 3000)
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <Timer_Program+0xa0>)
 8000e3a:	885b      	ldrh	r3, [r3, #2]
 8000e3c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d902      	bls.n	8000e4a <Timer_Program+0x56>
    {
        Time.Min = 0;
 8000e44:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <Timer_Program+0xa0>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	805a      	strh	r2, [r3, #2]
        
    }

    if((Time.Drive % 25) == 0)
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <Timer_Program+0xa0>)
 8000e4c:	785a      	ldrb	r2, [r3, #1]
 8000e4e:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <Timer_Program+0xa8>)
 8000e50:	fba3 1302 	umull	r1, r3, r3, r2
 8000e54:	08d9      	lsrs	r1, r3, #3
 8000e56:	460b      	mov	r3, r1
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	0099      	lsls	r1, r3, #2
 8000e5e:	440b      	add	r3, r1
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d113      	bne.n	8000e90 <Timer_Program+0x9c>
    {
        Time.Drive = 0;
 8000e68:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <Timer_Program+0xa0>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	705a      	strb	r2, [r3, #1]
		Flag_Time_500ms = !Flag_Time_500ms;
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <Timer_Program+0xa4>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	f083 0301 	eor.w	r3, r3, #1
 8000e7c:	b2d9      	uxtb	r1, r3
 8000e7e:	4a06      	ldr	r2, [pc, #24]	; (8000e98 <Timer_Program+0xa4>)
 8000e80:	7813      	ldrb	r3, [r2, #0]
 8000e82:	f361 0382 	bfi	r3, r1, #2, #1
 8000e86:	7013      	strb	r3, [r2, #0]
		
		if(Flag_Time_500ms)
 8000e88:	4b03      	ldr	r3, [pc, #12]	; (8000e98 <Timer_Program+0xa4>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	f3c3 0380 	ubfx	r3, r3, #2, #1
		{
			
		}
    }
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	200001f0 	.word	0x200001f0
 8000e98:	20000238 	.word	0x20000238
 8000e9c:	51eb851f 	.word	0x51eb851f

08000ea0 <Drive_20ms_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意: 
*********************************************************************************************************/
void Drive_20ms_Events(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	Beep_Cnt_Event();
 8000ea4:	f000 f804 	bl	8000eb0 <Beep_Cnt_Event>
    HCSR04_Event();
 8000ea8:	f000 f820 	bl	8000eec <HCSR04_Event>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <Beep_Cnt_Event>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意: 
*********************************************************************************************************/
void Beep_Cnt_Event(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
	if(Cnt.Beep)
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <Beep_Cnt_Event+0x34>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d00e      	beq.n	8000eda <Beep_Cnt_Event+0x2a>
	{
		Cnt.Beep--;
 8000ebc:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <Beep_Cnt_Event+0x34>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <Beep_Cnt_Event+0x34>)
 8000ec6:	701a      	strb	r2, [r3, #0]
		if(!Cnt.Beep)Flag_BeepEn = 0;
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <Beep_Cnt_Event+0x34>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d104      	bne.n	8000eda <Beep_Cnt_Event+0x2a>
 8000ed0:	4a05      	ldr	r2, [pc, #20]	; (8000ee8 <Beep_Cnt_Event+0x38>)
 8000ed2:	7813      	ldrb	r3, [r2, #0]
 8000ed4:	f36f 03c3 	bfc	r3, #3, #1
 8000ed8:	7013      	strb	r3, [r2, #0]
	}
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000234 	.word	0x20000234
 8000ee8:	20000238 	.word	0x20000238

08000eec <HCSR04_Event>:
* 返 回 值: void
* 创建日期: 2025-07-13
* 注    意: 
*********************************************************************************************************/
void HCSR04_Event(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
    static uint8_t i;
    if(++i >= 5)
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <HCSR04_Event+0x28>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HCSR04_Event+0x28>)
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <HCSR04_Event+0x28>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d902      	bls.n	8000f0a <HCSR04_Event+0x1e>
    {
        i = 0;
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <HCSR04_Event+0x28>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
        //HS_SC04_Event();
    }
}
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	200001f4 	.word	0x200001f4

08000f18 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f2a:	4a19      	ldr	r2, [pc, #100]	; (8000f90 <MX_ADC1_Init+0x78>)
 8000f2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f42:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000f46:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f48:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f56:	f001 f8e5 	bl	8002124 <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f60:	f000 fa13 	bl	800138a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f64:	2310      	movs	r3, #16
 8000f66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	1d3b      	adds	r3, r7, #4
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_ADC1_Init+0x74>)
 8000f76:	f001 fb99 	bl	80026ac <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000f80:	f000 fa03 	bl	800138a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200001f8 	.word	0x200001f8
 8000f90:	40012400 	.word	0x40012400

08000f94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <HAL_ADC_MspInit+0x34>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d10b      	bne.n	8000fbe <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_ADC_MspInit+0x38>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	4a08      	ldr	r2, [pc, #32]	; (8000fcc <HAL_ADC_MspInit+0x38>)
 8000fac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fb0:	6193      	str	r3, [r2, #24]
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <HAL_ADC_MspInit+0x38>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	40012400 	.word	0x40012400
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <adc_Get_Temp_Value>:
  }
}

/* USER CODE BEGIN 1 */
uint16_t adc_Get_Temp_Value(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
	uint16_t adcCal;

	HAL_ADC_Start(&hadc1);
 8000fd6:	480a      	ldr	r0, [pc, #40]	; (8001000 <adc_Get_Temp_Value+0x30>)
 8000fd8:	f001 f97c 	bl	80022d4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 8000fdc:	210a      	movs	r1, #10
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <adc_Get_Temp_Value+0x30>)
 8000fe0:	f001 fa52 	bl	8002488 <HAL_ADC_PollForConversion>
	adcCal = HAL_ADC_GetValue(&hadc1);
 8000fe4:	4806      	ldr	r0, [pc, #24]	; (8001000 <adc_Get_Temp_Value+0x30>)
 8000fe6:	f001 fb55 	bl	8002694 <HAL_ADC_GetValue>
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 8000fee:	4804      	ldr	r0, [pc, #16]	; (8001000 <adc_Get_Temp_Value+0x30>)
 8000ff0:	f001 fa1e 	bl	8002430 <HAL_ADC_Stop>
	return adcCal;
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200001f8 	.word	0x200001f8

08001004 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800100a:	4b10      	ldr	r3, [pc, #64]	; (800104c <MX_DMA_Init+0x48>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	4a0f      	ldr	r2, [pc, #60]	; (800104c <MX_DMA_Init+0x48>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6153      	str	r3, [r2, #20]
 8001016:	4b0d      	ldr	r3, [pc, #52]	; (800104c <MX_DMA_Init+0x48>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	200e      	movs	r0, #14
 8001028:	f001 fe59 	bl	8002cde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800102c:	200e      	movs	r0, #14
 800102e:	f001 fe72 	bl	8002d16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	200f      	movs	r0, #15
 8001038:	f001 fe51 	bl	8002cde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800103c:	200f      	movs	r0, #15
 800103e:	f001 fe6a 	bl	8002d16 <HAL_NVIC_EnableIRQ>

}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000

08001050 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	4b3f      	ldr	r3, [pc, #252]	; (8001164 <MX_GPIO_Init+0x114>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	4a3e      	ldr	r2, [pc, #248]	; (8001164 <MX_GPIO_Init+0x114>)
 800106a:	f043 0310 	orr.w	r3, r3, #16
 800106e:	6193      	str	r3, [r2, #24]
 8001070:	4b3c      	ldr	r3, [pc, #240]	; (8001164 <MX_GPIO_Init+0x114>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	f003 0310 	and.w	r3, r3, #16
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107c:	4b39      	ldr	r3, [pc, #228]	; (8001164 <MX_GPIO_Init+0x114>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	4a38      	ldr	r2, [pc, #224]	; (8001164 <MX_GPIO_Init+0x114>)
 8001082:	f043 0320 	orr.w	r3, r3, #32
 8001086:	6193      	str	r3, [r2, #24]
 8001088:	4b36      	ldr	r3, [pc, #216]	; (8001164 <MX_GPIO_Init+0x114>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f003 0320 	and.w	r3, r3, #32
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001094:	4b33      	ldr	r3, [pc, #204]	; (8001164 <MX_GPIO_Init+0x114>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a32      	ldr	r2, [pc, #200]	; (8001164 <MX_GPIO_Init+0x114>)
 800109a:	f043 0308 	orr.w	r3, r3, #8
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <MX_GPIO_Init+0x114>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f003 0308 	and.w	r3, r3, #8
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <MX_GPIO_Init+0x114>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a2c      	ldr	r2, [pc, #176]	; (8001164 <MX_GPIO_Init+0x114>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <MX_GPIO_Init+0x114>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f003 0304 	and.w	r3, r3, #4
 80010c0:	603b      	str	r3, [r7, #0]
 80010c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|ST7735_DC_Pin|ST7735_CS_Pin, GPIO_PIN_SET);
 80010c4:	2201      	movs	r2, #1
 80010c6:	21c4      	movs	r1, #196	; 0xc4
 80010c8:	4827      	ldr	r0, [pc, #156]	; (8001168 <MX_GPIO_Init+0x118>)
 80010ca:	f002 fa65 	bl	8003598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010d4:	4825      	ldr	r0, [pc, #148]	; (800116c <MX_GPIO_Init+0x11c>)
 80010d6:	f002 fa5f 	bl	8003598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e0:	4821      	ldr	r0, [pc, #132]	; (8001168 <MX_GPIO_Init+0x118>)
 80010e2:	f002 fa59 	bl	8003598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010e6:	2304      	movs	r3, #4
 80010e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	4619      	mov	r1, r3
 80010fc:	481a      	ldr	r0, [pc, #104]	; (8001168 <MX_GPIO_Init+0x118>)
 80010fe:	f002 f8c7 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ST7735_BL_Pin;
 8001102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001106:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001108:	2301      	movs	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ST7735_BL_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	4619      	mov	r1, r3
 800111a:	4814      	ldr	r0, [pc, #80]	; (800116c <MX_GPIO_Init+0x11c>)
 800111c:	f002 f8b8 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ST7735_DC_Pin|ST7735_CS_Pin;
 8001120:	23c0      	movs	r3, #192	; 0xc0
 8001122:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001124:	2301      	movs	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112c:	2303      	movs	r3, #3
 800112e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001130:	f107 0310 	add.w	r3, r7, #16
 8001134:	4619      	mov	r1, r3
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_GPIO_Init+0x118>)
 8001138:	f002 f8aa 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800113c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001140:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001142:	2301      	movs	r3, #1
 8001144:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2302      	movs	r3, #2
 800114c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114e:	f107 0310 	add.w	r3, r7, #16
 8001152:	4619      	mov	r1, r3
 8001154:	4804      	ldr	r0, [pc, #16]	; (8001168 <MX_GPIO_Init+0x118>)
 8001156:	f002 f89b 	bl	8003290 <HAL_GPIO_Init>

}
 800115a:	bf00      	nop
 800115c:	3720      	adds	r7, #32
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000
 8001168:	40010c00 	.word	0x40010c00
 800116c:	40010800 	.word	0x40010800

08001170 <Get_Temprate>:
* 返 回 值: 温度值(扩大了100倍,单位:℃.)
* 创建日期: 2025-11-27
* 注    意:
*********************************************************************************************************/
float Get_Temprate(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
	uint16_t sensor_val;
	float temperature;

	sensor_val = adc_Get_Temp_Value();
 8001176:	f7ff ff2b 	bl	8000fd0 <adc_Get_Temp_Value>
 800117a:	4603      	mov	r3, r0
 800117c:	80fb      	strh	r3, [r7, #6]
	temperature = (float)sensor_val * (3.3 / 4096);
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fda7 	bl	8000cd4 <__aeabi_ui2f>
 8001186:	4603      	mov	r3, r0
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f94d 	bl	8000428 <__aeabi_f2d>
 800118e:	a31c      	add	r3, pc, #112	; (adr r3, 8001200 <Get_Temprate+0x90>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	f7ff f9a0 	bl	80004d8 <__aeabi_dmul>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fc92 	bl	8000ac8 <__aeabi_d2f>
 80011a4:	4603      	mov	r3, r0
 80011a6:	603b      	str	r3, [r7, #0]
	temperature = ((1.43 - temperature) / 0.0043) + 25;
 80011a8:	6838      	ldr	r0, [r7, #0]
 80011aa:	f7ff f93d 	bl	8000428 <__aeabi_f2d>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	a115      	add	r1, pc, #84	; (adr r1, 8001208 <Get_Temprate+0x98>)
 80011b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011b8:	f7fe ffd6 	bl	8000168 <__aeabi_dsub>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	a312      	add	r3, pc, #72	; (adr r3, 8001210 <Get_Temprate+0xa0>)
 80011c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ca:	f7ff faaf 	bl	800072c <__aeabi_ddiv>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <Get_Temprate+0xa8>)
 80011dc:	f7fe ffc6 	bl	800016c <__adddf3>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4610      	mov	r0, r2
 80011e6:	4619      	mov	r1, r3
 80011e8:	f7ff fc6e 	bl	8000ac8 <__aeabi_d2f>
 80011ec:	4603      	mov	r3, r0
 80011ee:	603b      	str	r3, [r7, #0]

	return temperature;
 80011f0:	683b      	ldr	r3, [r7, #0]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	f3af 8000 	nop.w
 8001200:	66666666 	.word	0x66666666
 8001204:	3f4a6666 	.word	0x3f4a6666
 8001208:	ae147ae1 	.word	0xae147ae1
 800120c:	3ff6e147 	.word	0x3ff6e147
 8001210:	75f6fd22 	.word	0x75f6fd22
 8001214:	3f719ce0 	.word	0x3f719ce0
 8001218:	40390000 	.word	0x40390000

0800121c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <MX_IWDG_Init+0x2c>)
 8001222:	4a0a      	ldr	r2, [pc, #40]	; (800124c <MX_IWDG_Init+0x30>)
 8001224:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <MX_IWDG_Init+0x2c>)
 8001228:	2202      	movs	r2, #2
 800122a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2046;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <MX_IWDG_Init+0x2c>)
 800122e:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8001232:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	; (8001248 <MX_IWDG_Init+0x2c>)
 8001236:	f002 f9c7 	bl	80035c8 <HAL_IWDG_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001240:	f000 f8a3 	bl	800138a <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000228 	.word	0x20000228
 800124c:	40003000 	.word	0x40003000

08001250 <IWDG_Feed>:

/* USER CODE BEGIN 1 */
void IWDG_Feed(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <IWDG_Feed+0x10>)
 8001256:	f002 f9fb 	bl	8003650 <HAL_IWDG_Refresh>
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000228 	.word	0x20000228

08001264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800126a:	f000 fed5 	bl	8002018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126e:	f000 f82f 	bl	80012d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001272:	f7ff feed 	bl	8001050 <MX_GPIO_Init>
  MX_DMA_Init();
 8001276:	f7ff fec5 	bl	8001004 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800127a:	f000 fda5 	bl	8001dc8 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800127e:	f000 fd1f 	bl	8001cc0 <MX_TIM4_Init>
  MX_IWDG_Init();
 8001282:	f7ff ffcb 	bl	800121c <MX_IWDG_Init>
  MX_SPI1_Init();
 8001286:	f000 f885 	bl	8001394 <MX_SPI1_Init>
  MX_ADC1_Init();
 800128a:	f7ff fe45 	bl	8000f18 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  User_Init();
 800128e:	f000 fd03 	bl	8001c98 <User_Init>
  ST7735_Init();
 8001292:	f000 f99d 	bl	80015d0 <ST7735_Init>
  HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 8001296:	2205      	movs	r2, #5
 8001298:	490a      	ldr	r1, [pc, #40]	; (80012c4 <main+0x60>)
 800129a:	480b      	ldr	r0, [pc, #44]	; (80012c8 <main+0x64>)
 800129c:	f003 ff22 	bl	80050e4 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Task_20ms_DIV();
 80012a0:	f000 fc96 	bl	8001bd0 <Task_20ms_DIV>
//	  ST7735_FillScreen(ST7735_GREEN);
//	  HAL_Delay(500);
//	  ST7735_FillScreen(ST7735_BLUE);
//	  HAL_Delay(500);
	  float temp;
	  temp = Get_Temprate();
 80012a4:	f7ff ff64 	bl	8001170 <Get_Temprate>
 80012a8:	6078      	str	r0, [r7, #4]

//	  ST7735_DrawString(0, 0, "CSDN666", ST7735_BLUE, ST7735_BLACK, &Font_11x18);

	  //Serial_SendString(temp);
	  printf("temp: %.2f\n", temp);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff f8bc 	bl	8000428 <__aeabi_f2d>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4805      	ldr	r0, [pc, #20]	; (80012cc <main+0x68>)
 80012b6:	f005 fdc7 	bl	8006e48 <iprintf>
	  HAL_Delay(500);
 80012ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012be:	f000 ff0d 	bl	80020dc <HAL_Delay>
  {
 80012c2:	e7ed      	b.n	80012a0 <main+0x3c>
 80012c4:	2000023c 	.word	0x2000023c
 80012c8:	200003ec 	.word	0x200003ec
 80012cc:	0800a798 	.word	0x0800a798

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b094      	sub	sp, #80	; 0x50
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012da:	2228      	movs	r2, #40	; 0x28
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f005 fe27 	bl	8006f32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]
 80012fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001300:	2309      	movs	r3, #9
 8001302:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001304:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001308:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800130a:	2300      	movs	r3, #0
 800130c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800130e:	2301      	movs	r3, #1
 8001310:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001312:	2301      	movs	r3, #1
 8001314:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001316:	2302      	movs	r3, #2
 8001318:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800131a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800131e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001320:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001324:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001326:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800132a:	4618      	mov	r0, r3
 800132c:	f002 f9a0 	bl	8003670 <HAL_RCC_OscConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001336:	f000 f828 	bl	800138a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133a:	230f      	movs	r3, #15
 800133c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133e:	2302      	movs	r3, #2
 8001340:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800134a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2102      	movs	r1, #2
 8001356:	4618      	mov	r0, r3
 8001358:	f002 fc0c 	bl	8003b74 <HAL_RCC_ClockConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001362:	f000 f812 	bl	800138a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001366:	2302      	movs	r3, #2
 8001368:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800136a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800136e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	4618      	mov	r0, r3
 8001374:	f002 fd8c 	bl	8003e90 <HAL_RCCEx_PeriphCLKConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800137e:	f000 f804 	bl	800138a <Error_Handler>
  }
}
 8001382:	bf00      	nop
 8001384:	3750      	adds	r7, #80	; 0x50
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138e:	b672      	cpsid	i
}
 8001390:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001392:	e7fe      	b.n	8001392 <Error_Handler+0x8>

08001394 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <MX_SPI1_Init+0x64>)
 800139a:	4a18      	ldr	r2, [pc, #96]	; (80013fc <MX_SPI1_Init+0x68>)
 800139c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800139e:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013a6:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013c8:	2210      	movs	r2, #16
 80013ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013cc:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013d8:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013da:	2200      	movs	r2, #0
 80013dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013e0:	220a      	movs	r2, #10
 80013e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013e4:	4804      	ldr	r0, [pc, #16]	; (80013f8 <MX_SPI1_Init+0x64>)
 80013e6:	f002 febf 	bl	8004168 <HAL_SPI_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013f0:	f7ff ffcb 	bl	800138a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000244 	.word	0x20000244
 80013fc:	40013000 	.word	0x40013000

08001400 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	; 0x28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a1c      	ldr	r2, [pc, #112]	; (800148c <HAL_SPI_MspInit+0x8c>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d131      	bne.n	8001484 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001420:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <HAL_SPI_MspInit+0x90>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	4a1a      	ldr	r2, [pc, #104]	; (8001490 <HAL_SPI_MspInit+0x90>)
 8001426:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800142a:	6193      	str	r3, [r2, #24]
 800142c:	4b18      	ldr	r3, [pc, #96]	; (8001490 <HAL_SPI_MspInit+0x90>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001438:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_SPI_MspInit+0x90>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a14      	ldr	r2, [pc, #80]	; (8001490 <HAL_SPI_MspInit+0x90>)
 800143e:	f043 0308 	orr.w	r3, r3, #8
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_SPI_MspInit+0x90>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001450:	2328      	movs	r3, #40	; 0x28
 8001452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001458:	2303      	movs	r3, #3
 800145a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	480c      	ldr	r0, [pc, #48]	; (8001494 <HAL_SPI_MspInit+0x94>)
 8001464:	f001 ff14 	bl	8003290 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001468:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <HAL_SPI_MspInit+0x98>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
 800146e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001470:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
 8001476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
 800147e:	4a06      	ldr	r2, [pc, #24]	; (8001498 <HAL_SPI_MspInit+0x98>)
 8001480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001482:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001484:	bf00      	nop
 8001486:	3728      	adds	r7, #40	; 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40013000 	.word	0x40013000
 8001490:	40021000 	.word	0x40021000
 8001494:	40010c00 	.word	0x40010c00
 8001498:	40010000 	.word	0x40010000

0800149c <ST7735_WriteCommand>:
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_SET);
  HAL_Delay(100);
}*/

void ST7735_WriteCommand(uint8_t cmd)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2140      	movs	r1, #64	; 0x40
 80014aa:	480c      	ldr	r0, [pc, #48]	; (80014dc <ST7735_WriteCommand+0x40>)
 80014ac:	f002 f874 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	4809      	ldr	r0, [pc, #36]	; (80014dc <ST7735_WriteCommand+0x40>)
 80014b6:	f002 f86f 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, &cmd, 1, HAL_MAX_DELAY);
 80014ba:	1df9      	adds	r1, r7, #7
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
 80014c0:	2201      	movs	r2, #1
 80014c2:	4807      	ldr	r0, [pc, #28]	; (80014e0 <ST7735_WriteCommand+0x44>)
 80014c4:	f002 fed4 	bl	8004270 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2180      	movs	r1, #128	; 0x80
 80014cc:	4803      	ldr	r0, [pc, #12]	; (80014dc <ST7735_WriteCommand+0x40>)
 80014ce:	f002 f863 	bl	8003598 <HAL_GPIO_WritePin>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40010c00 	.word	0x40010c00
 80014e0:	20000244 	.word	0x20000244

080014e4 <ST7735_WriteByte>:

void ST7735_WriteByte(uint8_t data)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80014ee:	2201      	movs	r2, #1
 80014f0:	2140      	movs	r1, #64	; 0x40
 80014f2:	480c      	ldr	r0, [pc, #48]	; (8001524 <ST7735_WriteByte+0x40>)
 80014f4:	f002 f850 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	4809      	ldr	r0, [pc, #36]	; (8001524 <ST7735_WriteByte+0x40>)
 80014fe:	f002 f84b 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, &data, 1, HAL_MAX_DELAY);
 8001502:	1df9      	adds	r1, r7, #7
 8001504:	f04f 33ff 	mov.w	r3, #4294967295
 8001508:	2201      	movs	r2, #1
 800150a:	4807      	ldr	r0, [pc, #28]	; (8001528 <ST7735_WriteByte+0x44>)
 800150c:	f002 feb0 	bl	8004270 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001510:	2201      	movs	r2, #1
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	4803      	ldr	r0, [pc, #12]	; (8001524 <ST7735_WriteByte+0x40>)
 8001516:	f002 f83f 	bl	8003598 <HAL_GPIO_WritePin>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40010c00 	.word	0x40010c00
 8001528:	20000244 	.word	0x20000244

0800152c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t *data, size_t data_size)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2140      	movs	r1, #64	; 0x40
 800153a:	480c      	ldr	r0, [pc, #48]	; (800156c <ST7735_WriteData+0x40>)
 800153c:	f002 f82c 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	4809      	ldr	r0, [pc, #36]	; (800156c <ST7735_WriteData+0x40>)
 8001546:	f002 f827 	bl	8003598 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, data, data_size, HAL_MAX_DELAY);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	b29a      	uxth	r2, r3
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	4806      	ldr	r0, [pc, #24]	; (8001570 <ST7735_WriteData+0x44>)
 8001556:	f002 fe8b 	bl	8004270 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800155a:	2201      	movs	r2, #1
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	4803      	ldr	r0, [pc, #12]	; (800156c <ST7735_WriteData+0x40>)
 8001560:	f002 f81a 	bl	8003598 <HAL_GPIO_WritePin>
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40010c00 	.word	0x40010c00
 8001570:	20000244 	.word	0x20000244

08001574 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t rotation)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  uint8_t madctl = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]

  switch (rotation)
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b03      	cmp	r3, #3
 8001586:	d817      	bhi.n	80015b8 <ST7735_SetRotation+0x44>
 8001588:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <ST7735_SetRotation+0x1c>)
 800158a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158e:	bf00      	nop
 8001590:	080015a1 	.word	0x080015a1
 8001594:	080015a7 	.word	0x080015a7
 8001598:	080015ad 	.word	0x080015ad
 800159c:	080015b3 	.word	0x080015b3
  {
    case 0:
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_MODE;
 80015a0:	23c8      	movs	r3, #200	; 0xc8
 80015a2:	73fb      	strb	r3, [r7, #15]
      break;
 80015a4:	e008      	b.n	80015b8 <ST7735_SetRotation+0x44>
    case 1:
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_MODE;
 80015a6:	23a8      	movs	r3, #168	; 0xa8
 80015a8:	73fb      	strb	r3, [r7, #15]
      break;
 80015aa:	e005      	b.n	80015b8 <ST7735_SetRotation+0x44>
    case 2:
      madctl = ST7735_MADCTL_MODE;
 80015ac:	2308      	movs	r3, #8
 80015ae:	73fb      	strb	r3, [r7, #15]
      break;
 80015b0:	e002      	b.n	80015b8 <ST7735_SetRotation+0x44>
    case 3:
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_MODE;
 80015b2:	2368      	movs	r3, #104	; 0x68
 80015b4:	73fb      	strb	r3, [r7, #15]
      break;
 80015b6:	bf00      	nop
  }

  ST7735_WriteCommand(ST7735_MADCTL);
 80015b8:	2036      	movs	r0, #54	; 0x36
 80015ba:	f7ff ff6f 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(madctl);
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff8f 	bl	80014e4 <ST7735_WriteByte>
}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop

080015d0 <ST7735_Init>:

void ST7735_Init(void) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  // Initialize the display
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_SET);
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015da:	4888      	ldr	r0, [pc, #544]	; (80017fc <ST7735_Init+0x22c>)
 80015dc:	f001 ffdc 	bl	8003598 <HAL_GPIO_WritePin>
  //ST7735_Reset();
  ST7735_WriteCommand(ST7735_SLPOUT);
 80015e0:	2011      	movs	r0, #17
 80015e2:	f7ff ff5b 	bl	800149c <ST7735_WriteCommand>
  HAL_Delay(120);
 80015e6:	2078      	movs	r0, #120	; 0x78
 80015e8:	f000 fd78 	bl	80020dc <HAL_Delay>
  ST7735_WriteCommand(ST7735_FRMCTR1);
 80015ec:	20b1      	movs	r0, #177	; 0xb1
 80015ee:	f7ff ff55 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f7ff ff76 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 80015f8:	202c      	movs	r0, #44	; 0x2c
 80015fa:	f7ff ff73 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 80015fe:	202d      	movs	r0, #45	; 0x2d
 8001600:	f7ff ff70 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_FRMCTR2);
 8001604:	20b2      	movs	r0, #178	; 0xb2
 8001606:	f7ff ff49 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 800160a:	2001      	movs	r0, #1
 800160c:	f7ff ff6a 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 8001610:	202c      	movs	r0, #44	; 0x2c
 8001612:	f7ff ff67 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 8001616:	202d      	movs	r0, #45	; 0x2d
 8001618:	f7ff ff64 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_FRMCTR3);
 800161c:	20b3      	movs	r0, #179	; 0xb3
 800161e:	f7ff ff3d 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 8001622:	2001      	movs	r0, #1
 8001624:	f7ff ff5e 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 8001628:	202c      	movs	r0, #44	; 0x2c
 800162a:	f7ff ff5b 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 800162e:	202d      	movs	r0, #45	; 0x2d
 8001630:	f7ff ff58 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x01);
 8001634:	2001      	movs	r0, #1
 8001636:	f7ff ff55 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 800163a:	202c      	movs	r0, #44	; 0x2c
 800163c:	f7ff ff52 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 8001640:	202d      	movs	r0, #45	; 0x2d
 8001642:	f7ff ff4f 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_INVCTR);
 8001646:	20b4      	movs	r0, #180	; 0xb4
 8001648:	f7ff ff28 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x07);
 800164c:	2007      	movs	r0, #7
 800164e:	f7ff ff49 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR1);
 8001652:	20c0      	movs	r0, #192	; 0xc0
 8001654:	f7ff ff22 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0xA2);
 8001658:	20a2      	movs	r0, #162	; 0xa2
 800165a:	f7ff ff43 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x02);
 800165e:	2002      	movs	r0, #2
 8001660:	f7ff ff40 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x84);
 8001664:	2084      	movs	r0, #132	; 0x84
 8001666:	f7ff ff3d 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR2);
 800166a:	20c1      	movs	r0, #193	; 0xc1
 800166c:	f7ff ff16 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0xC5);
 8001670:	20c5      	movs	r0, #197	; 0xc5
 8001672:	f7ff ff37 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR3);
 8001676:	20c2      	movs	r0, #194	; 0xc2
 8001678:	f7ff ff10 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x0A);
 800167c:	200a      	movs	r0, #10
 800167e:	f7ff ff31 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001682:	2000      	movs	r0, #0
 8001684:	f7ff ff2e 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR4);
 8001688:	20c3      	movs	r0, #195	; 0xc3
 800168a:	f7ff ff07 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x8A);
 800168e:	208a      	movs	r0, #138	; 0x8a
 8001690:	f7ff ff28 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2A);
 8001694:	202a      	movs	r0, #42	; 0x2a
 8001696:	f7ff ff25 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR5);
 800169a:	20c4      	movs	r0, #196	; 0xc4
 800169c:	f7ff fefe 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x8A);
 80016a0:	208a      	movs	r0, #138	; 0x8a
 80016a2:	f7ff ff1f 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0xEE);
 80016a6:	20ee      	movs	r0, #238	; 0xee
 80016a8:	f7ff ff1c 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_VMCTR1);
 80016ac:	20c5      	movs	r0, #197	; 0xc5
 80016ae:	f7ff fef5 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x0E);
 80016b2:	200e      	movs	r0, #14
 80016b4:	f7ff ff16 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_INVERSE ? ST7735_INVON : ST7735_INVOFF);
 80016b8:	2020      	movs	r0, #32
 80016ba:	f7ff feef 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteCommand(ST7735_COLMOD);
 80016be:	203a      	movs	r0, #58	; 0x3a
 80016c0:	f7ff feec 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x05);
 80016c4:	2005      	movs	r0, #5
 80016c6:	f7ff ff0d 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_CASET);
 80016ca:	202a      	movs	r0, #42	; 0x2a
 80016cc:	f7ff fee6 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x00);
 80016d0:	2000      	movs	r0, #0
 80016d2:	f7ff ff07 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016d6:	2000      	movs	r0, #0
 80016d8:	f7ff ff04 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016dc:	2000      	movs	r0, #0
 80016de:	f7ff ff01 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x7F);
 80016e2:	207f      	movs	r0, #127	; 0x7f
 80016e4:	f7ff fefe 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_RASET);
 80016e8:	202b      	movs	r0, #43	; 0x2b
 80016ea:	f7ff fed7 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x00);
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fef8 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016f4:	2000      	movs	r0, #0
 80016f6:	f7ff fef5 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff fef2 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x9F);
 8001700:	209f      	movs	r0, #159	; 0x9f
 8001702:	f7ff feef 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_GMCTRP1);
 8001706:	20e0      	movs	r0, #224	; 0xe0
 8001708:	f7ff fec8 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x02);
 800170c:	2002      	movs	r0, #2
 800170e:	f7ff fee9 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x1C);
 8001712:	201c      	movs	r0, #28
 8001714:	f7ff fee6 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x07);
 8001718:	2007      	movs	r0, #7
 800171a:	f7ff fee3 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x12);
 800171e:	2012      	movs	r0, #18
 8001720:	f7ff fee0 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x37);
 8001724:	2037      	movs	r0, #55	; 0x37
 8001726:	f7ff fedd 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x32);
 800172a:	2032      	movs	r0, #50	; 0x32
 800172c:	f7ff feda 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 8001730:	2029      	movs	r0, #41	; 0x29
 8001732:	f7ff fed7 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 8001736:	202d      	movs	r0, #45	; 0x2d
 8001738:	f7ff fed4 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 800173c:	2029      	movs	r0, #41	; 0x29
 800173e:	f7ff fed1 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x25);
 8001742:	2025      	movs	r0, #37	; 0x25
 8001744:	f7ff fece 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2B);
 8001748:	202b      	movs	r0, #43	; 0x2b
 800174a:	f7ff fecb 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x39);
 800174e:	2039      	movs	r0, #57	; 0x39
 8001750:	f7ff fec8 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff fec5 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x01);
 800175a:	2001      	movs	r0, #1
 800175c:	f7ff fec2 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x03);
 8001760:	2003      	movs	r0, #3
 8001762:	f7ff febf 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x10);
 8001766:	2010      	movs	r0, #16
 8001768:	f7ff febc 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_GMCTRN1);
 800176c:	20e1      	movs	r0, #225	; 0xe1
 800176e:	f7ff fe95 	bl	800149c <ST7735_WriteCommand>
  ST7735_WriteByte(0x03);
 8001772:	2003      	movs	r0, #3
 8001774:	f7ff feb6 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x1D);
 8001778:	201d      	movs	r0, #29
 800177a:	f7ff feb3 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x07);
 800177e:	2007      	movs	r0, #7
 8001780:	f7ff feb0 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x06);
 8001784:	2006      	movs	r0, #6
 8001786:	f7ff fead 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 800178a:	202e      	movs	r0, #46	; 0x2e
 800178c:	f7ff feaa 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 8001790:	202c      	movs	r0, #44	; 0x2c
 8001792:	f7ff fea7 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 8001796:	2029      	movs	r0, #41	; 0x29
 8001798:	f7ff fea4 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 800179c:	202d      	movs	r0, #45	; 0x2d
 800179e:	f7ff fea1 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 80017a2:	202e      	movs	r0, #46	; 0x2e
 80017a4:	f7ff fe9e 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 80017a8:	202e      	movs	r0, #46	; 0x2e
 80017aa:	f7ff fe9b 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x37);
 80017ae:	2037      	movs	r0, #55	; 0x37
 80017b0:	f7ff fe98 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x3F);
 80017b4:	203f      	movs	r0, #63	; 0x3f
 80017b6:	f7ff fe95 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff fe92 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff fe8f 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x02);
 80017c6:	2002      	movs	r0, #2
 80017c8:	f7ff fe8c 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteByte(0x10);
 80017cc:	2010      	movs	r0, #16
 80017ce:	f7ff fe89 	bl	80014e4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_NORON);
 80017d2:	2013      	movs	r0, #19
 80017d4:	f7ff fe62 	bl	800149c <ST7735_WriteCommand>
  HAL_Delay(10);
 80017d8:	200a      	movs	r0, #10
 80017da:	f000 fc7f 	bl	80020dc <HAL_Delay>
  ST7735_WriteCommand(ST7735_DISPON);
 80017de:	2029      	movs	r0, #41	; 0x29
 80017e0:	f7ff fe5c 	bl	800149c <ST7735_WriteCommand>
  HAL_Delay(10);
 80017e4:	200a      	movs	r0, #10
 80017e6:	f000 fc79 	bl	80020dc <HAL_Delay>

  ST7735_SetRotation(ST7735_ROTATION);
 80017ea:	2000      	movs	r0, #0
 80017ec:	f7ff fec2 	bl	8001574 <ST7735_SetRotation>
  ST7735_FillScreen(ST7735_BLACK);
 80017f0:	2000      	movs	r0, #0
 80017f2:	f000 f893 	bl	800191c <ST7735_FillScreen>
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40010800 	.word	0x40010800

08001800 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	4604      	mov	r4, r0
 8001808:	4608      	mov	r0, r1
 800180a:	4611      	mov	r1, r2
 800180c:	461a      	mov	r2, r3
 800180e:	4623      	mov	r3, r4
 8001810:	71fb      	strb	r3, [r7, #7]
 8001812:	4603      	mov	r3, r0
 8001814:	71bb      	strb	r3, [r7, #6]
 8001816:	460b      	mov	r3, r1
 8001818:	717b      	strb	r3, [r7, #5]
 800181a:	4613      	mov	r3, r2
 800181c:	713b      	strb	r3, [r7, #4]
  y0 += ST7735_YSTART;

  x1 += ST7735_XSTART;
  y1 += ST7735_YSTART;

  ST7735_WriteCommand(ST7735_CASET);
 800181e:	202a      	movs	r0, #42	; 0x2a
 8001820:	f7ff fe3c 	bl	800149c <ST7735_WriteCommand>
  uint8_t data[] = { 0x00, x0, 0x00, x1};
 8001824:	2300      	movs	r3, #0
 8001826:	733b      	strb	r3, [r7, #12]
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	737b      	strb	r3, [r7, #13]
 800182c:	2300      	movs	r3, #0
 800182e:	73bb      	strb	r3, [r7, #14]
 8001830:	797b      	ldrb	r3, [r7, #5]
 8001832:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	2104      	movs	r1, #4
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fe76 	bl	800152c <ST7735_WriteData>

  ST7735_WriteCommand(ST7735_RASET);
 8001840:	202b      	movs	r0, #43	; 0x2b
 8001842:	f7ff fe2b 	bl	800149c <ST7735_WriteCommand>
  data[1] = y0;
 8001846:	79bb      	ldrb	r3, [r7, #6]
 8001848:	737b      	strb	r3, [r7, #13]
  data[3] = y1;
 800184a:	793b      	ldrb	r3, [r7, #4]
 800184c:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 800184e:	f107 030c 	add.w	r3, r7, #12
 8001852:	2104      	movs	r1, #4
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fe69 	bl	800152c <ST7735_WriteData>
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	bd90      	pop	{r4, r7, pc}
	...

08001864 <ST7735_DrawRectangle>:

void ST7735_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	4604      	mov	r4, r0
 800186c:	4608      	mov	r0, r1
 800186e:	4611      	mov	r1, r2
 8001870:	461a      	mov	r2, r3
 8001872:	4623      	mov	r3, r4
 8001874:	80fb      	strh	r3, [r7, #6]
 8001876:	4603      	mov	r3, r0
 8001878:	80bb      	strh	r3, [r7, #4]
 800187a:	460b      	mov	r3, r1
 800187c:	807b      	strh	r3, [r7, #2]
 800187e:	4613      	mov	r3, r2
 8001880:	803b      	strh	r3, [r7, #0]
  static uint8_t buff[ST7735_WIDTH * 2];
  uint16_t i = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	81fb      	strh	r3, [r7, #14]

  for (i = 0; i < width; i++) {
 8001886:	2300      	movs	r3, #0
 8001888:	81fb      	strh	r3, [r7, #14]
 800188a:	e011      	b.n	80018b0 <ST7735_DrawRectangle+0x4c>
    buff[i * 2] = color >> 8;
 800188c:	8c3b      	ldrh	r3, [r7, #32]
 800188e:	0a1b      	lsrs	r3, r3, #8
 8001890:	b29a      	uxth	r2, r3
 8001892:	89fb      	ldrh	r3, [r7, #14]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	b2d1      	uxtb	r1, r2
 8001898:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <ST7735_DrawRectangle+0xb4>)
 800189a:	54d1      	strb	r1, [r2, r3]
    buff[i * 2 + 1] = color & 0xFF;
 800189c:	89fb      	ldrh	r3, [r7, #14]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	3301      	adds	r3, #1
 80018a2:	8c3a      	ldrh	r2, [r7, #32]
 80018a4:	b2d1      	uxtb	r1, r2
 80018a6:	4a1c      	ldr	r2, [pc, #112]	; (8001918 <ST7735_DrawRectangle+0xb4>)
 80018a8:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < width; i++) {
 80018aa:	89fb      	ldrh	r3, [r7, #14]
 80018ac:	3301      	adds	r3, #1
 80018ae:	81fb      	strh	r3, [r7, #14]
 80018b0:	89fa      	ldrh	r2, [r7, #14]
 80018b2:	887b      	ldrh	r3, [r7, #2]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3e9      	bcc.n	800188c <ST7735_DrawRectangle+0x28>
  }

  ST7735_SetAddressWindow(x, y, x + width - 1, y + height - 1);
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	b2d8      	uxtb	r0, r3
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	b2d9      	uxtb	r1, r3
 80018c0:	88fb      	ldrh	r3, [r7, #6]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	887b      	ldrh	r3, [r7, #2]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4413      	add	r3, r2
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	3b01      	subs	r3, #1
 80018ce:	b2dc      	uxtb	r4, r3
 80018d0:	88bb      	ldrh	r3, [r7, #4]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	883b      	ldrh	r3, [r7, #0]
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	4413      	add	r3, r2
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	3b01      	subs	r3, #1
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	4622      	mov	r2, r4
 80018e2:	f7ff ff8d 	bl	8001800 <ST7735_SetAddressWindow>
  ST7735_WriteCommand(ST7735_RAMWR);
 80018e6:	202c      	movs	r0, #44	; 0x2c
 80018e8:	f7ff fdd8 	bl	800149c <ST7735_WriteCommand>
  // Write the color data
  for (i = 0; i < height; i++) {
 80018ec:	2300      	movs	r3, #0
 80018ee:	81fb      	strh	r3, [r7, #14]
 80018f0:	e008      	b.n	8001904 <ST7735_DrawRectangle+0xa0>
    ST7735_WriteData(buff, sizeof(uint16_t) * width);
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4619      	mov	r1, r3
 80018f8:	4807      	ldr	r0, [pc, #28]	; (8001918 <ST7735_DrawRectangle+0xb4>)
 80018fa:	f7ff fe17 	bl	800152c <ST7735_WriteData>
  for (i = 0; i < height; i++) {
 80018fe:	89fb      	ldrh	r3, [r7, #14]
 8001900:	3301      	adds	r3, #1
 8001902:	81fb      	strh	r3, [r7, #14]
 8001904:	89fa      	ldrh	r2, [r7, #14]
 8001906:	883b      	ldrh	r3, [r7, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d3f2      	bcc.n	80018f2 <ST7735_DrawRectangle+0x8e>
  }
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bd90      	pop	{r4, r7, pc}
 8001916:	bf00      	nop
 8001918:	2000029c 	.word	0x2000029c

0800191c <ST7735_FillScreen>:
    str++;
  }
}

void ST7735_FillScreen(uint16_t color)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af02      	add	r7, sp, #8
 8001922:	4603      	mov	r3, r0
 8001924:	80fb      	strh	r3, [r7, #6]
  ST7735_DrawRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	23a0      	movs	r3, #160	; 0xa0
 800192c:	2280      	movs	r2, #128	; 0x80
 800192e:	2100      	movs	r1, #0
 8001930:	2000      	movs	r0, #0
 8001932:	f7ff ff97 	bl	8001864 <ST7735_DrawRectangle>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <HAL_MspInit+0x5c>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	4a14      	ldr	r2, [pc, #80]	; (800199c <HAL_MspInit+0x5c>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6193      	str	r3, [r2, #24]
 8001952:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_MspInit+0x5c>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <HAL_MspInit+0x5c>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	4a0e      	ldr	r2, [pc, #56]	; (800199c <HAL_MspInit+0x5c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001968:	61d3      	str	r3, [r2, #28]
 800196a:	4b0c      	ldr	r3, [pc, #48]	; (800199c <HAL_MspInit+0x5c>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <HAL_MspInit+0x60>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	4a04      	ldr	r2, [pc, #16]	; (80019a0 <HAL_MspInit+0x60>)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000

080019a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a8:	e7fe      	b.n	80019a8 <NMI_Handler+0x4>

080019aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <MemManage_Handler+0x4>

080019b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ba:	e7fe      	b.n	80019ba <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	e7fe      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ea:	f000 fb5b 	bl	80020a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <DMA1_Channel4_IRQHandler+0x10>)
 80019fa:	f001 fb15 	bl	8003028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000478 	.word	0x20000478

08001a08 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <DMA1_Channel5_IRQHandler+0x10>)
 8001a0e:	f001 fb0b 	bl	8003028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000434 	.word	0x20000434

08001a1c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <TIM4_IRQHandler+0x10>)
 8001a22:	f002 fec3 	bl	80047ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200003a4 	.word	0x200003a4

08001a30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a34:	4802      	ldr	r0, [pc, #8]	; (8001a40 <USART1_IRQHandler+0x10>)
 8001a36:	f003 fb7b 	bl	8005130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	200003ec 	.word	0x200003ec

08001a44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return 1;
 8001a48:	2301      	movs	r3, #1
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <_kill>:

int _kill(int pid, int sig)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a5c:	f005 fabc 	bl	8006fd8 <__errno>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2216      	movs	r2, #22
 8001a64:	601a      	str	r2, [r3, #0]
  return -1;
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <_exit>:

void _exit (int status)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffe7 	bl	8001a52 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a84:	e7fe      	b.n	8001a84 <_exit+0x12>

08001a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
 8001a96:	e00a      	b.n	8001aae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a98:	f3af 8000 	nop.w
 8001a9c:	4601      	mov	r1, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	60ba      	str	r2, [r7, #8]
 8001aa4:	b2ca      	uxtb	r2, r1
 8001aa6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbf0      	blt.n	8001a98 <_read+0x12>
  }

  return len;
 8001ab6:	687b      	ldr	r3, [r7, #4]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	e009      	b.n	8001ae6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	60ba      	str	r2, [r7, #8]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 f962 	bl	8001da4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	dbf1      	blt.n	8001ad2 <_write+0x12>
  }
  return len;
 8001aee:	687b      	ldr	r3, [r7, #4]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_close>:

int _close(int file)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b1e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <_isatty>:

int _isatty(int file)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b34:	2301      	movs	r3, #1
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3714      	adds	r7, #20
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b60:	4a14      	ldr	r2, [pc, #80]	; (8001bb4 <_sbrk+0x5c>)
 8001b62:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <_sbrk+0x60>)
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b6c:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <_sbrk+0x64>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d102      	bne.n	8001b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b74:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <_sbrk+0x64>)
 8001b76:	4a12      	ldr	r2, [pc, #72]	; (8001bc0 <_sbrk+0x68>)
 8001b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <_sbrk+0x64>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d207      	bcs.n	8001b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b88:	f005 fa26 	bl	8006fd8 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	220c      	movs	r2, #12
 8001b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e009      	b.n	8001bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <_sbrk+0x64>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <_sbrk+0x64>)
 8001ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001baa:	68fb      	ldr	r3, [r7, #12]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20005000 	.word	0x20005000
 8001bb8:	00000400 	.word	0x00000400
 8001bbc:	2000039c 	.word	0x2000039c
 8001bc0:	20000610 	.word	0x20000610

08001bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <Task_20ms_DIV>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void Task_20ms_DIV(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
    static uint8_t Branch_4ms = 0;
    //............................

    if (Flag_Main_4ms == 0)
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <Task_20ms_DIV+0x74>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d02c      	beq.n	8001c3c <Task_20ms_DIV+0x6c>
        return;

    Flag_Main_4ms = 0;
 8001be2:	4a18      	ldr	r2, [pc, #96]	; (8001c44 <Task_20ms_DIV+0x74>)
 8001be4:	7813      	ldrb	r3, [r2, #0]
 8001be6:	f36f 0300 	bfc	r3, #0, #1
 8001bea:	7013      	strb	r3, [r2, #0]
	
    //............................
    IWDG_Feed();
 8001bec:	f7ff fb30 	bl	8001250 <IWDG_Feed>
//	KEY_STATUS = Key_Scan();
    //............................
	

    switch (++Branch_4ms)
 8001bf0:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <Task_20ms_DIV+0x78>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <Task_20ms_DIV+0x78>)
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <Task_20ms_DIV+0x78>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d816      	bhi.n	8001c34 <Task_20ms_DIV+0x64>
 8001c06:	a201      	add	r2, pc, #4	; (adr r2, 8001c0c <Task_20ms_DIV+0x3c>)
 8001c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0c:	08001c21 	.word	0x08001c21
 8001c10:	08001c27 	.word	0x08001c27
 8001c14:	08001c41 	.word	0x08001c41
 8001c18:	08001c41 	.word	0x08001c41
 8001c1c:	08001c2d 	.word	0x08001c2d
    {
        case 1: 
			Timer_Program();
 8001c20:	f7ff f8e8 	bl	8000df4 <Timer_Program>
            break;
 8001c24:	e00d      	b.n	8001c42 <Task_20ms_DIV+0x72>
        case 2: 
			OutPut_Events();
 8001c26:	f000 f845 	bl	8001cb4 <OutPut_Events>
            break;
 8001c2a:	e00a      	b.n	8001c42 <Task_20ms_DIV+0x72>
        case 3:
            break;
        case 4:
            break;
        case 5:
            Branch_4ms = 0;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <Task_20ms_DIV+0x78>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
            break;
 8001c32:	e006      	b.n	8001c42 <Task_20ms_DIV+0x72>
        default:
            Branch_4ms = 0;
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <Task_20ms_DIV+0x78>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
            break;
 8001c3a:	e002      	b.n	8001c42 <Task_20ms_DIV+0x72>
        return;
 8001c3c:	bf00      	nop
 8001c3e:	e000      	b.n	8001c42 <Task_20ms_DIV+0x72>
            break;
 8001c40:	bf00      	nop
        }
}
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000238 	.word	0x20000238
 8001c48:	200003a0 	.word	0x200003a0

08001c4c <HAL_TIM_PeriodElapsedCallback>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	static uint8_t Time4ms_cnt;
	
    if(htim == &htim4)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d111      	bne.n	8001c80 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
        if (++Time4ms_cnt >= 32)
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	3301      	adds	r3, #1
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c66:	701a      	strb	r2, [r3, #0]
 8001c68:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b1f      	cmp	r3, #31
 8001c6e:	d907      	bls.n	8001c80 <HAL_TIM_PeriodElapsedCallback+0x34>
        {
            Time4ms_cnt = 0;
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
            Flag_Main_4ms = 1;
 8001c76:	4a07      	ldr	r2, [pc, #28]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001c78:	7813      	ldrb	r3, [r2, #0]
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	7013      	strb	r3, [r2, #0]
        }
    }
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200003a4 	.word	0x200003a4
 8001c90:	200003a1 	.word	0x200003a1
 8001c94:	20000238 	.word	0x20000238

08001c98 <User_Init>:
* 返 回 值: void
* 创建日期: 2025-03-17
* 注    意:
*********************************************************************************************************/
void User_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001c9c:	4803      	ldr	r0, [pc, #12]	; (8001cac <User_Init+0x14>)
 8001c9e:	f002 fd33 	bl	8004708 <HAL_TIM_Base_Start_IT>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001ca2:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <User_Init+0x18>)
 8001ca4:	f000 fe96 	bl	80029d4 <HAL_ADCEx_Calibration_Start>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	200003a4 	.word	0x200003a4
 8001cb0:	200001f8 	.word	0x200001f8

08001cb4 <OutPut_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意:
*********************************************************************************************************/
void OutPut_Events(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	//Buzzer_Event();
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cc6:	f107 0308 	add.w	r3, r7, #8
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	605a      	str	r2, [r3, #4]
 8001cd0:	609a      	str	r2, [r3, #8]
 8001cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001cde:	4a1d      	ldr	r2, [pc, #116]	; (8001d54 <MX_TIM4_Init+0x94>)
 8001ce0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001ce2:	4b1b      	ldr	r3, [pc, #108]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001ce4:	2247      	movs	r2, #71	; 0x47
 8001ce6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce8:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 124;
 8001cee:	4b18      	ldr	r3, [pc, #96]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001cf0:	227c      	movs	r2, #124	; 0x7c
 8001cf2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf4:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d00:	4813      	ldr	r0, [pc, #76]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001d02:	f002 fcb2 	bl	800466a <HAL_TIM_Base_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001d0c:	f7ff fb3d 	bl	800138a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480c      	ldr	r0, [pc, #48]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001d1e:	f002 fe35 	bl	800498c <HAL_TIM_ConfigClockSource>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001d28:	f7ff fb2f 	bl	800138a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d34:	463b      	mov	r3, r7
 8001d36:	4619      	mov	r1, r3
 8001d38:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_TIM4_Init+0x90>)
 8001d3a:	f003 f817 	bl	8004d6c <HAL_TIMEx_MasterConfigSynchronization>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001d44:	f7ff fb21 	bl	800138a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d48:	bf00      	nop
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200003a4 	.word	0x200003a4
 8001d54:	40000800 	.word	0x40000800

08001d58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0d      	ldr	r2, [pc, #52]	; (8001d9c <HAL_TIM_Base_MspInit+0x44>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d113      	bne.n	8001d92 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	; (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	61d3      	str	r3, [r2, #28]
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2100      	movs	r1, #0
 8001d86:	201e      	movs	r0, #30
 8001d88:	f000 ffa9 	bl	8002cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d8c:	201e      	movs	r0, #30
 8001d8e:	f000 ffc2 	bl	8002d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40000800 	.word	0x40000800
 8001da0:	40021000 	.word	0x40021000

08001da4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8001dac:	1d39      	adds	r1, r7, #4
 8001dae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db2:	2201      	movs	r2, #1
 8001db4:	4803      	ldr	r0, [pc, #12]	; (8001dc4 <__io_putchar+0x20>)
 8001db6:	f003 f899 	bl	8004eec <HAL_UART_Transmit>
    return ch;
 8001dba:	687b      	ldr	r3, [r7, #4]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	200003ec 	.word	0x200003ec

08001dc8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <MX_USART1_UART_Init+0x50>)
 8001dd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001dd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001dee:	220c      	movs	r2, #12
 8001df0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dfe:	4805      	ldr	r0, [pc, #20]	; (8001e14 <MX_USART1_UART_Init+0x4c>)
 8001e00:	f003 f824 	bl	8004e4c <HAL_UART_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e0a:	f7ff fabe 	bl	800138a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	200003ec 	.word	0x200003ec
 8001e18:	40013800 	.word	0x40013800

08001e1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a47      	ldr	r2, [pc, #284]	; (8001f54 <HAL_UART_MspInit+0x138>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	f040 8086 	bne.w	8001f4a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e3e:	4b46      	ldr	r3, [pc, #280]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	4a45      	ldr	r2, [pc, #276]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e48:	6193      	str	r3, [r2, #24]
 8001e4a:	4b43      	ldr	r3, [pc, #268]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	4b40      	ldr	r3, [pc, #256]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	4a3f      	ldr	r2, [pc, #252]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e5c:	f043 0304 	orr.w	r3, r3, #4
 8001e60:	6193      	str	r3, [r2, #24]
 8001e62:	4b3d      	ldr	r3, [pc, #244]	; (8001f58 <HAL_UART_MspInit+0x13c>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7c:	f107 0310 	add.w	r3, r7, #16
 8001e80:	4619      	mov	r1, r3
 8001e82:	4836      	ldr	r0, [pc, #216]	; (8001f5c <HAL_UART_MspInit+0x140>)
 8001e84:	f001 fa04 	bl	8003290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e96:	f107 0310 	add.w	r3, r7, #16
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	482f      	ldr	r0, [pc, #188]	; (8001f5c <HAL_UART_MspInit+0x140>)
 8001e9e:	f001 f9f7 	bl	8003290 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001ea2:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ea4:	4a2f      	ldr	r2, [pc, #188]	; (8001f64 <HAL_UART_MspInit+0x148>)
 8001ea6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eae:	4b2c      	ldr	r3, [pc, #176]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001eb6:	2280      	movs	r2, #128	; 0x80
 8001eb8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001eba:	4b29      	ldr	r3, [pc, #164]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ec0:	4b27      	ldr	r3, [pc, #156]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001ec6:	4b26      	ldr	r3, [pc, #152]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ecc:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001ed2:	4823      	ldr	r0, [pc, #140]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ed4:	f000 ff3a 	bl	8002d4c <HAL_DMA_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001ede:	f7ff fa54 	bl	800138a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a1e      	ldr	r2, [pc, #120]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001ee6:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ee8:	4a1d      	ldr	r2, [pc, #116]	; (8001f60 <HAL_UART_MspInit+0x144>)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001eee:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001ef0:	4a1e      	ldr	r2, [pc, #120]	; (8001f6c <HAL_UART_MspInit+0x150>)
 8001ef2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ef4:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001ef6:	2210      	movs	r2, #16
 8001ef8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001efa:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f00:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f02:	2280      	movs	r2, #128	; 0x80
 8001f04:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f0c:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f18:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001f1e:	4812      	ldr	r0, [pc, #72]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f20:	f000 ff14 	bl	8002d4c <HAL_DMA_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001f2a:	f7ff fa2e 	bl	800138a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a0d      	ldr	r2, [pc, #52]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f32:	639a      	str	r2, [r3, #56]	; 0x38
 8001f34:	4a0c      	ldr	r2, [pc, #48]	; (8001f68 <HAL_UART_MspInit+0x14c>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2025      	movs	r0, #37	; 0x25
 8001f40:	f000 fecd 	bl	8002cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f44:	2025      	movs	r0, #37	; 0x25
 8001f46:	f000 fee6 	bl	8002d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f4a:	bf00      	nop
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40013800 	.word	0x40013800
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40010800 	.word	0x40010800
 8001f60:	20000434 	.word	0x20000434
 8001f64:	40020058 	.word	0x40020058
 8001f68:	20000478 	.word	0x20000478
 8001f6c:	40020044 	.word	0x40020044

08001f70 <Serial_SendArray>:
	HAL_UART_Transmit_DMA(&huart1, (uint8_t *)String, strlen(String));
}

//数组发送
void Serial_SendArray(uint8_t *Array, uint16_t Length)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&huart1, Array, Length);
 8001f7c:	887b      	ldrh	r3, [r7, #2]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4803      	ldr	r0, [pc, #12]	; (8001f90 <Serial_SendArray+0x20>)
 8001f84:	f003 f83e 	bl	8005004 <HAL_UART_Transmit_DMA>
}
 8001f88:	bf00      	nop
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200003ec 	.word	0x200003ec

08001f94 <HAL_UART_RxCpltCallback>:

extern uint8_t Rarr[5];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a07      	ldr	r2, [pc, #28]	; (8001fc0 <HAL_UART_RxCpltCallback+0x2c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d108      	bne.n	8001fb8 <HAL_UART_RxCpltCallback+0x24>
	{
		HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 8001fa6:	2205      	movs	r2, #5
 8001fa8:	4906      	ldr	r1, [pc, #24]	; (8001fc4 <HAL_UART_RxCpltCallback+0x30>)
 8001faa:	4807      	ldr	r0, [pc, #28]	; (8001fc8 <HAL_UART_RxCpltCallback+0x34>)
 8001fac:	f003 f89a 	bl	80050e4 <HAL_UART_Receive_DMA>
		Serial_SendArray(Rarr, sizeof(Rarr)/sizeof(Rarr[0]));
 8001fb0:	2105      	movs	r1, #5
 8001fb2:	4804      	ldr	r0, [pc, #16]	; (8001fc4 <HAL_UART_RxCpltCallback+0x30>)
 8001fb4:	f7ff ffdc 	bl	8001f70 <Serial_SendArray>
	}
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40013800 	.word	0x40013800
 8001fc4:	2000023c 	.word	0x2000023c
 8001fc8:	200003ec 	.word	0x200003ec

08001fcc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fcc:	f7ff fdfa 	bl	8001bc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd0:	480b      	ldr	r0, [pc, #44]	; (8002000 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fd2:	490c      	ldr	r1, [pc, #48]	; (8002004 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fd4:	4a0c      	ldr	r2, [pc, #48]	; (8002008 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd8:	e002      	b.n	8001fe0 <LoopCopyDataInit>

08001fda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fde:	3304      	adds	r3, #4

08001fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe4:	d3f9      	bcc.n	8001fda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe6:	4a09      	ldr	r2, [pc, #36]	; (800200c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fe8:	4c09      	ldr	r4, [pc, #36]	; (8002010 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fec:	e001      	b.n	8001ff2 <LoopFillZerobss>

08001fee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff0:	3204      	adds	r2, #4

08001ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff4:	d3fb      	bcc.n	8001fee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ff6:	f004 fff5 	bl	8006fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ffa:	f7ff f933 	bl	8001264 <main>
  bx lr
 8001ffe:	4770      	bx	lr
  ldr r0, =_sdata
 8002000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002004:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002008:	0800ac18 	.word	0x0800ac18
  ldr r2, =_sbss
 800200c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002010:	2000060c 	.word	0x2000060c

08002014 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002014:	e7fe      	b.n	8002014 <ADC1_2_IRQHandler>
	...

08002018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HAL_Init+0x28>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a07      	ldr	r2, [pc, #28]	; (8002040 <HAL_Init+0x28>)
 8002022:	f043 0310 	orr.w	r3, r3, #16
 8002026:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002028:	2003      	movs	r0, #3
 800202a:	f000 fe4d 	bl	8002cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800202e:	200f      	movs	r0, #15
 8002030:	f000 f808 	bl	8002044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002034:	f7ff fc84 	bl	8001940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40022000 	.word	0x40022000

08002044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_InitTick+0x54>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x58>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	4619      	mov	r1, r3
 8002056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205a:	fbb3 f3f1 	udiv	r3, r3, r1
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	4618      	mov	r0, r3
 8002064:	f000 fe65 	bl	8002d32 <HAL_SYSTICK_Config>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e00e      	b.n	8002090 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b0f      	cmp	r3, #15
 8002076:	d80a      	bhi.n	800208e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002078:	2200      	movs	r2, #0
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	f04f 30ff 	mov.w	r0, #4294967295
 8002080:	f000 fe2d 	bl	8002cde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002084:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <HAL_InitTick+0x5c>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	e000      	b.n	8002090 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000000 	.word	0x20000000
 800209c:	20000008 	.word	0x20000008
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a8:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_IncTick+0x1c>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <HAL_IncTick+0x20>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	4a03      	ldr	r2, [pc, #12]	; (80020c4 <HAL_IncTick+0x20>)
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	20000008 	.word	0x20000008
 80020c4:	200004bc 	.word	0x200004bc

080020c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return uwTick;
 80020cc:	4b02      	ldr	r3, [pc, #8]	; (80020d8 <HAL_GetTick+0x10>)
 80020ce:	681b      	ldr	r3, [r3, #0]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	200004bc 	.word	0x200004bc

080020dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e4:	f7ff fff0 	bl	80020c8 <HAL_GetTick>
 80020e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f4:	d005      	beq.n	8002102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <HAL_Delay+0x44>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4413      	add	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002102:	bf00      	nop
 8002104:	f7ff ffe0 	bl	80020c8 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	429a      	cmp	r2, r3
 8002112:	d8f7      	bhi.n	8002104 <HAL_Delay+0x28>
  {
  }
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000008 	.word	0x20000008

08002124 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e0be      	b.n	80022c4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7fe ff16 	bl	8000f94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 fbf1 	bl	8002950 <ADC_ConversionStop_Disable>
 800216e:	4603      	mov	r3, r0
 8002170:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	f003 0310 	and.w	r3, r3, #16
 800217a:	2b00      	cmp	r3, #0
 800217c:	f040 8099 	bne.w	80022b2 <HAL_ADC_Init+0x18e>
 8002180:	7dfb      	ldrb	r3, [r7, #23]
 8002182:	2b00      	cmp	r3, #0
 8002184:	f040 8095 	bne.w	80022b2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002190:	f023 0302 	bic.w	r3, r3, #2
 8002194:	f043 0202 	orr.w	r2, r3, #2
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	7b1b      	ldrb	r3, [r3, #12]
 80021aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021bc:	d003      	beq.n	80021c6 <HAL_ADC_Init+0xa2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d102      	bne.n	80021cc <HAL_ADC_Init+0xa8>
 80021c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ca:	e000      	b.n	80021ce <HAL_ADC_Init+0xaa>
 80021cc:	2300      	movs	r3, #0
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	7d1b      	ldrb	r3, [r3, #20]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d119      	bne.n	8002210 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	7b1b      	ldrb	r3, [r3, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d109      	bne.n	80021f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	035a      	lsls	r2, r3, #13
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	e00b      	b.n	8002210 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	f043 0220 	orr.w	r2, r3, #32
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002208:	f043 0201 	orr.w	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	430a      	orrs	r2, r1
 8002222:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	4b28      	ldr	r3, [pc, #160]	; (80022cc <HAL_ADC_Init+0x1a8>)
 800222c:	4013      	ands	r3, r2
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6812      	ldr	r2, [r2, #0]
 8002232:	68b9      	ldr	r1, [r7, #8]
 8002234:	430b      	orrs	r3, r1
 8002236:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002240:	d003      	beq.n	800224a <HAL_ADC_Init+0x126>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d104      	bne.n	8002254 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	3b01      	subs	r3, #1
 8002250:	051b      	lsls	r3, r3, #20
 8002252:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	430a      	orrs	r2, r1
 8002266:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	4b18      	ldr	r3, [pc, #96]	; (80022d0 <HAL_ADC_Init+0x1ac>)
 8002270:	4013      	ands	r3, r2
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	429a      	cmp	r2, r3
 8002276:	d10b      	bne.n	8002290 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002282:	f023 0303 	bic.w	r3, r3, #3
 8002286:	f043 0201 	orr.w	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800228e:	e018      	b.n	80022c2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002294:	f023 0312 	bic.w	r3, r3, #18
 8002298:	f043 0210 	orr.w	r2, r3, #16
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a4:	f043 0201 	orr.w	r2, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022b0:	e007      	b.n	80022c2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b6:	f043 0210 	orr.w	r2, r3, #16
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	ffe1f7fd 	.word	0xffe1f7fd
 80022d0:	ff1f0efe 	.word	0xff1f0efe

080022d4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d101      	bne.n	80022ee <HAL_ADC_Start+0x1a>
 80022ea:	2302      	movs	r3, #2
 80022ec:	e098      	b.n	8002420 <HAL_ADC_Start+0x14c>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 fad0 	bl	800289c <ADC_Enable>
 80022fc:	4603      	mov	r3, r0
 80022fe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 8087 	bne.w	8002416 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002310:	f023 0301 	bic.w	r3, r3, #1
 8002314:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a41      	ldr	r2, [pc, #260]	; (8002428 <HAL_ADC_Start+0x154>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d105      	bne.n	8002332 <HAL_ADC_Start+0x5e>
 8002326:	4b41      	ldr	r3, [pc, #260]	; (800242c <HAL_ADC_Start+0x158>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d115      	bne.n	800235e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002336:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002348:	2b00      	cmp	r3, #0
 800234a:	d026      	beq.n	800239a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002354:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800235c:	e01d      	b.n	800239a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002362:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a2f      	ldr	r2, [pc, #188]	; (800242c <HAL_ADC_Start+0x158>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d004      	beq.n	800237e <HAL_ADC_Start+0xaa>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2b      	ldr	r2, [pc, #172]	; (8002428 <HAL_ADC_Start+0x154>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10d      	bne.n	800239a <HAL_ADC_Start+0xc6>
 800237e:	4b2b      	ldr	r3, [pc, #172]	; (800242c <HAL_ADC_Start+0x158>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002386:	2b00      	cmp	r3, #0
 8002388:	d007      	beq.n	800239a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002392:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d006      	beq.n	80023b4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023aa:	f023 0206 	bic.w	r2, r3, #6
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80023b2:	e002      	b.n	80023ba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f06f 0202 	mvn.w	r2, #2
 80023ca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023da:	d113      	bne.n	8002404 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023e0:	4a11      	ldr	r2, [pc, #68]	; (8002428 <HAL_ADC_Start+0x154>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d105      	bne.n	80023f2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023e6:	4b11      	ldr	r3, [pc, #68]	; (800242c <HAL_ADC_Start+0x158>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d108      	bne.n	8002404 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002400:	609a      	str	r2, [r3, #8]
 8002402:	e00c      	b.n	800241e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	e003      	b.n	800241e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40012800 	.word	0x40012800
 800242c:	40012400 	.word	0x40012400

08002430 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADC_Stop+0x1a>
 8002446:	2302      	movs	r3, #2
 8002448:	e01a      	b.n	8002480 <HAL_ADC_Stop+0x50>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fa7c 	bl	8002950 <ADC_ConversionStop_Disable>
 8002458:	4603      	mov	r3, r0
 800245a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d109      	bne.n	8002476 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	f043 0201 	orr.w	r2, r3, #1
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002488:	b590      	push	{r4, r7, lr}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800249e:	f7ff fe13 	bl	80020c8 <HAL_GetTick>
 80024a2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00b      	beq.n	80024ca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b6:	f043 0220 	orr.w	r2, r3, #32
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e0d3      	b.n	8002672 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d131      	bne.n	800253c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d12a      	bne.n	800253c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024e6:	e021      	b.n	800252c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ee:	d01d      	beq.n	800252c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d007      	beq.n	8002506 <HAL_ADC_PollForConversion+0x7e>
 80024f6:	f7ff fde7 	bl	80020c8 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d212      	bcs.n	800252c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10b      	bne.n	800252c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002518:	f043 0204 	orr.w	r2, r3, #4
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e0a2      	b.n	8002672 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0d6      	beq.n	80024e8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800253a:	e070      	b.n	800261e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800253c:	4b4f      	ldr	r3, [pc, #316]	; (800267c <HAL_ADC_PollForConversion+0x1f4>)
 800253e:	681c      	ldr	r4, [r3, #0]
 8002540:	2002      	movs	r0, #2
 8002542:	f001 fd5b 	bl	8003ffc <HAL_RCCEx_GetPeriphCLKFreq>
 8002546:	4603      	mov	r3, r0
 8002548:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6919      	ldr	r1, [r3, #16]
 8002552:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <HAL_ADC_PollForConversion+0x1f8>)
 8002554:	400b      	ands	r3, r1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d118      	bne.n	800258c <HAL_ADC_PollForConversion+0x104>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68d9      	ldr	r1, [r3, #12]
 8002560:	4b48      	ldr	r3, [pc, #288]	; (8002684 <HAL_ADC_PollForConversion+0x1fc>)
 8002562:	400b      	ands	r3, r1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d111      	bne.n	800258c <HAL_ADC_PollForConversion+0x104>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6919      	ldr	r1, [r3, #16]
 800256e:	4b46      	ldr	r3, [pc, #280]	; (8002688 <HAL_ADC_PollForConversion+0x200>)
 8002570:	400b      	ands	r3, r1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d108      	bne.n	8002588 <HAL_ADC_PollForConversion+0x100>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68d9      	ldr	r1, [r3, #12]
 800257c:	4b43      	ldr	r3, [pc, #268]	; (800268c <HAL_ADC_PollForConversion+0x204>)
 800257e:	400b      	ands	r3, r1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_ADC_PollForConversion+0x100>
 8002584:	2314      	movs	r3, #20
 8002586:	e020      	b.n	80025ca <HAL_ADC_PollForConversion+0x142>
 8002588:	2329      	movs	r3, #41	; 0x29
 800258a:	e01e      	b.n	80025ca <HAL_ADC_PollForConversion+0x142>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6919      	ldr	r1, [r3, #16]
 8002592:	4b3d      	ldr	r3, [pc, #244]	; (8002688 <HAL_ADC_PollForConversion+0x200>)
 8002594:	400b      	ands	r3, r1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d106      	bne.n	80025a8 <HAL_ADC_PollForConversion+0x120>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68d9      	ldr	r1, [r3, #12]
 80025a0:	4b3a      	ldr	r3, [pc, #232]	; (800268c <HAL_ADC_PollForConversion+0x204>)
 80025a2:	400b      	ands	r3, r1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00d      	beq.n	80025c4 <HAL_ADC_PollForConversion+0x13c>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6919      	ldr	r1, [r3, #16]
 80025ae:	4b38      	ldr	r3, [pc, #224]	; (8002690 <HAL_ADC_PollForConversion+0x208>)
 80025b0:	400b      	ands	r3, r1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d108      	bne.n	80025c8 <HAL_ADC_PollForConversion+0x140>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68d9      	ldr	r1, [r3, #12]
 80025bc:	4b34      	ldr	r3, [pc, #208]	; (8002690 <HAL_ADC_PollForConversion+0x208>)
 80025be:	400b      	ands	r3, r1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <HAL_ADC_PollForConversion+0x140>
 80025c4:	2354      	movs	r3, #84	; 0x54
 80025c6:	e000      	b.n	80025ca <HAL_ADC_PollForConversion+0x142>
 80025c8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025d0:	e021      	b.n	8002616 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d8:	d01a      	beq.n	8002610 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d007      	beq.n	80025f0 <HAL_ADC_PollForConversion+0x168>
 80025e0:	f7ff fd72 	bl	80020c8 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d20f      	bcs.n	8002610 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d90b      	bls.n	8002610 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fc:	f043 0204 	orr.w	r2, r3, #4
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e030      	b.n	8002672 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	3301      	adds	r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	429a      	cmp	r2, r3
 800261c:	d8d9      	bhi.n	80025d2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f06f 0212 	mvn.w	r2, #18
 8002626:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800263e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002642:	d115      	bne.n	8002670 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002648:	2b00      	cmp	r3, #0
 800264a:	d111      	bne.n	8002670 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002650:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d105      	bne.n	8002670 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f043 0201 	orr.w	r2, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	371c      	adds	r7, #28
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}
 800267a:	bf00      	nop
 800267c:	20000000 	.word	0x20000000
 8002680:	24924924 	.word	0x24924924
 8002684:	00924924 	.word	0x00924924
 8002688:	12492492 	.word	0x12492492
 800268c:	00492492 	.word	0x00492492
 8002690:	00249249 	.word	0x00249249

08002694 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x20>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e0dc      	b.n	8002886 <HAL_ADC_ConfigChannel+0x1da>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b06      	cmp	r3, #6
 80026da:	d81c      	bhi.n	8002716 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	3b05      	subs	r3, #5
 80026ee:	221f      	movs	r2, #31
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	43db      	mvns	r3, r3
 80026f6:	4019      	ands	r1, r3
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	3b05      	subs	r3, #5
 8002708:	fa00 f203 	lsl.w	r2, r0, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	635a      	str	r2, [r3, #52]	; 0x34
 8002714:	e03c      	b.n	8002790 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b0c      	cmp	r3, #12
 800271c:	d81c      	bhi.n	8002758 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	3b23      	subs	r3, #35	; 0x23
 8002730:	221f      	movs	r2, #31
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43db      	mvns	r3, r3
 8002738:	4019      	ands	r1, r3
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	3b23      	subs	r3, #35	; 0x23
 800274a:	fa00 f203 	lsl.w	r2, r0, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
 8002756:	e01b      	b.n	8002790 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	4613      	mov	r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4413      	add	r3, r2
 8002768:	3b41      	subs	r3, #65	; 0x41
 800276a:	221f      	movs	r2, #31
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	4019      	ands	r1, r3
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	3b41      	subs	r3, #65	; 0x41
 8002784:	fa00 f203 	lsl.w	r2, r0, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b09      	cmp	r3, #9
 8002796:	d91c      	bls.n	80027d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68d9      	ldr	r1, [r3, #12]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	4613      	mov	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	3b1e      	subs	r3, #30
 80027aa:	2207      	movs	r2, #7
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4019      	ands	r1, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6898      	ldr	r0, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4413      	add	r3, r2
 80027c2:	3b1e      	subs	r3, #30
 80027c4:	fa00 f203 	lsl.w	r2, r0, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	60da      	str	r2, [r3, #12]
 80027d0:	e019      	b.n	8002806 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6919      	ldr	r1, [r3, #16]
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4613      	mov	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	4413      	add	r3, r2
 80027e2:	2207      	movs	r2, #7
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	4019      	ands	r1, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	6898      	ldr	r0, [r3, #8]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4613      	mov	r3, r2
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4413      	add	r3, r2
 80027fa:	fa00 f203 	lsl.w	r2, r0, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b10      	cmp	r3, #16
 800280c:	d003      	beq.n	8002816 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002812:	2b11      	cmp	r3, #17
 8002814:	d132      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a1d      	ldr	r2, [pc, #116]	; (8002890 <HAL_ADC_ConfigChannel+0x1e4>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d125      	bne.n	800286c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d126      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800283c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b10      	cmp	r3, #16
 8002844:	d11a      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002846:	4b13      	ldr	r3, [pc, #76]	; (8002894 <HAL_ADC_ConfigChannel+0x1e8>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a13      	ldr	r2, [pc, #76]	; (8002898 <HAL_ADC_ConfigChannel+0x1ec>)
 800284c:	fba2 2303 	umull	r2, r3, r2, r3
 8002850:	0c9a      	lsrs	r2, r3, #18
 8002852:	4613      	mov	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800285c:	e002      	b.n	8002864 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	3b01      	subs	r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f9      	bne.n	800285e <HAL_ADC_ConfigChannel+0x1b2>
 800286a:	e007      	b.n	800287c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	f043 0220 	orr.w	r2, r3, #32
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002884:	7bfb      	ldrb	r3, [r7, #15]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr
 8002890:	40012400 	.word	0x40012400
 8002894:	20000000 	.word	0x20000000
 8002898:	431bde83 	.word	0x431bde83

0800289c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d040      	beq.n	800293c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0201 	orr.w	r2, r2, #1
 80028c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028ca:	4b1f      	ldr	r3, [pc, #124]	; (8002948 <ADC_Enable+0xac>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1f      	ldr	r2, [pc, #124]	; (800294c <ADC_Enable+0xb0>)
 80028d0:	fba2 2303 	umull	r2, r3, r2, r3
 80028d4:	0c9b      	lsrs	r3, r3, #18
 80028d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028d8:	e002      	b.n	80028e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	3b01      	subs	r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f9      	bne.n	80028da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028e6:	f7ff fbef 	bl	80020c8 <HAL_GetTick>
 80028ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028ec:	e01f      	b.n	800292e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028ee:	f7ff fbeb 	bl	80020c8 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d918      	bls.n	800292e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b01      	cmp	r3, #1
 8002908:	d011      	beq.n	800292e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	f043 0210 	orr.w	r2, r3, #16
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291a:	f043 0201 	orr.w	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e007      	b.n	800293e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b01      	cmp	r3, #1
 800293a:	d1d8      	bne.n	80028ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000000 	.word	0x20000000
 800294c:	431bde83 	.word	0x431bde83

08002950 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b01      	cmp	r3, #1
 8002968:	d12e      	bne.n	80029c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800297a:	f7ff fba5 	bl	80020c8 <HAL_GetTick>
 800297e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002980:	e01b      	b.n	80029ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002982:	f7ff fba1 	bl	80020c8 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d914      	bls.n	80029ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b01      	cmp	r3, #1
 800299c:	d10d      	bne.n	80029ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	f043 0210 	orr.w	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e007      	b.n	80029ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d0dc      	beq.n	8002982 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80029d4:	b590      	push	{r4, r7, lr}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_ADCEx_Calibration_Start+0x1e>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e097      	b.n	8002b22 <HAL_ADCEx_Calibration_Start+0x14e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ffa8 	bl	8002950 <ADC_ConversionStop_Disable>
 8002a00:	4603      	mov	r3, r0
 8002a02:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff ff49 	bl	800289c <ADC_Enable>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002a0e:	7dfb      	ldrb	r3, [r7, #23]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f040 8081 	bne.w	8002b18 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a1e:	f023 0302 	bic.w	r3, r3, #2
 8002a22:	f043 0202 	orr.w	r2, r3, #2
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a2a:	4b40      	ldr	r3, [pc, #256]	; (8002b2c <HAL_ADCEx_Calibration_Start+0x158>)
 8002a2c:	681c      	ldr	r4, [r3, #0]
 8002a2e:	2002      	movs	r0, #2
 8002a30:	f001 fae4 	bl	8003ffc <HAL_RCCEx_GetPeriphCLKFreq>
 8002a34:	4603      	mov	r3, r0
 8002a36:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002a3a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002a3c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002a3e:	e002      	b.n	8002a46 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1f9      	bne.n	8002a40 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0208 	orr.w	r2, r2, #8
 8002a5a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a5c:	f7ff fb34 	bl	80020c8 <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a62:	e01b      	b.n	8002a9c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a64:	f7ff fb30 	bl	80020c8 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b0a      	cmp	r3, #10
 8002a70:	d914      	bls.n	8002a9c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00d      	beq.n	8002a9c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a84:	f023 0312 	bic.w	r3, r3, #18
 8002a88:	f043 0210 	orr.w	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e042      	b.n	8002b22 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1dc      	bne.n	8002a64 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 0204 	orr.w	r2, r2, #4
 8002ab8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002aba:	f7ff fb05 	bl	80020c8 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ac0:	e01b      	b.n	8002afa <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002ac2:	f7ff fb01 	bl	80020c8 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b0a      	cmp	r3, #10
 8002ace:	d914      	bls.n	8002afa <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00d      	beq.n	8002afa <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae2:	f023 0312 	bic.w	r3, r3, #18
 8002ae6:	f043 0210 	orr.w	r2, r3, #16
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e013      	b.n	8002b22 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1dc      	bne.n	8002ac2 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	f023 0303 	bic.w	r3, r3, #3
 8002b10:	f043 0201 	orr.w	r2, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	371c      	adds	r7, #28
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd90      	pop	{r4, r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000000 	.word	0x20000000

08002b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b62:	4a04      	ldr	r2, [pc, #16]	; (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	60d3      	str	r3, [r2, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000ed00 	.word	0xe000ed00

08002b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b7c:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <__NVIC_GetPriorityGrouping+0x18>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	f003 0307 	and.w	r3, r3, #7
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	db0b      	blt.n	8002bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	f003 021f 	and.w	r2, r3, #31
 8002bac:	4906      	ldr	r1, [pc, #24]	; (8002bc8 <__NVIC_EnableIRQ+0x34>)
 8002bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	e000e100 	.word	0xe000e100

08002bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	6039      	str	r1, [r7, #0]
 8002bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	db0a      	blt.n	8002bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	490c      	ldr	r1, [pc, #48]	; (8002c18 <__NVIC_SetPriority+0x4c>)
 8002be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bea:	0112      	lsls	r2, r2, #4
 8002bec:	b2d2      	uxtb	r2, r2
 8002bee:	440b      	add	r3, r1
 8002bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf4:	e00a      	b.n	8002c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	4908      	ldr	r1, [pc, #32]	; (8002c1c <__NVIC_SetPriority+0x50>)
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	3b04      	subs	r3, #4
 8002c04:	0112      	lsls	r2, r2, #4
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	440b      	add	r3, r1
 8002c0a:	761a      	strb	r2, [r3, #24]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e100 	.word	0xe000e100
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b089      	sub	sp, #36	; 0x24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	f1c3 0307 	rsb	r3, r3, #7
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	bf28      	it	cs
 8002c3e:	2304      	movcs	r3, #4
 8002c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3304      	adds	r3, #4
 8002c46:	2b06      	cmp	r3, #6
 8002c48:	d902      	bls.n	8002c50 <NVIC_EncodePriority+0x30>
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	3b03      	subs	r3, #3
 8002c4e:	e000      	b.n	8002c52 <NVIC_EncodePriority+0x32>
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	f04f 32ff 	mov.w	r2, #4294967295
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	401a      	ands	r2, r3
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c68:	f04f 31ff 	mov.w	r1, #4294967295
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c72:	43d9      	mvns	r1, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c78:	4313      	orrs	r3, r2
         );
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3724      	adds	r7, #36	; 0x24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c94:	d301      	bcc.n	8002c9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c96:	2301      	movs	r3, #1
 8002c98:	e00f      	b.n	8002cba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c9a:	4a0a      	ldr	r2, [pc, #40]	; (8002cc4 <SysTick_Config+0x40>)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ca2:	210f      	movs	r1, #15
 8002ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca8:	f7ff ff90 	bl	8002bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <SysTick_Config+0x40>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cb2:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <SysTick_Config+0x40>)
 8002cb4:	2207      	movs	r2, #7
 8002cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	e000e010 	.word	0xe000e010

08002cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff ff2d 	bl	8002b30 <__NVIC_SetPriorityGrouping>
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b086      	sub	sp, #24
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	60b9      	str	r1, [r7, #8]
 8002ce8:	607a      	str	r2, [r7, #4]
 8002cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cf0:	f7ff ff42 	bl	8002b78 <__NVIC_GetPriorityGrouping>
 8002cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	6978      	ldr	r0, [r7, #20]
 8002cfc:	f7ff ff90 	bl	8002c20 <NVIC_EncodePriority>
 8002d00:	4602      	mov	r2, r0
 8002d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d06:	4611      	mov	r1, r2
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff ff5f 	bl	8002bcc <__NVIC_SetPriority>
}
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ff35 	bl	8002b94 <__NVIC_EnableIRQ>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff ffa2 	bl	8002c84 <SysTick_Config>
 8002d40:	4603      	mov	r3, r0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
	...

08002d4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e043      	b.n	8002dea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <HAL_DMA_Init+0xa8>)
 8002d6a:	4413      	add	r3, r2
 8002d6c:	4a22      	ldr	r2, [pc, #136]	; (8002df8 <HAL_DMA_Init+0xac>)
 8002d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d72:	091b      	lsrs	r3, r3, #4
 8002d74:	009a      	lsls	r2, r3, #2
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a1f      	ldr	r2, [pc, #124]	; (8002dfc <HAL_DMA_Init+0xb0>)
 8002d7e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002d96:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002d9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	bffdfff8 	.word	0xbffdfff8
 8002df8:	cccccccd 	.word	0xcccccccd
 8002dfc:	40020000 	.word	0x40020000

08002e00 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d101      	bne.n	8002e20 <HAL_DMA_Start_IT+0x20>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	e04b      	b.n	8002eb8 <HAL_DMA_Start_IT+0xb8>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d13a      	bne.n	8002eaa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0201 	bic.w	r2, r2, #1
 8002e50:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	68b9      	ldr	r1, [r7, #8]
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 f9eb 	bl	8003234 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d008      	beq.n	8002e78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 020e 	orr.w	r2, r2, #14
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e00f      	b.n	8002e98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0204 	bic.w	r2, r2, #4
 8002e86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 020a 	orr.w	r2, r2, #10
 8002e96:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e005      	b.n	8002eb6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d008      	beq.n	8002eea <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2204      	movs	r2, #4
 8002edc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e020      	b.n	8002f2c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 020e 	bic.w	r2, r2, #14
 8002ef8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f12:	2101      	movs	r1, #1
 8002f14:	fa01 f202 	lsl.w	r2, r1, r2
 8002f18:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
	...

08002f38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d005      	beq.n	8002f5c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2204      	movs	r2, #4
 8002f54:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	73fb      	strb	r3, [r7, #15]
 8002f5a:	e051      	b.n	8003000 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 020e 	bic.w	r2, r2, #14
 8002f6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0201 	bic.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a22      	ldr	r2, [pc, #136]	; (800300c <HAL_DMA_Abort_IT+0xd4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d029      	beq.n	8002fda <HAL_DMA_Abort_IT+0xa2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a21      	ldr	r2, [pc, #132]	; (8003010 <HAL_DMA_Abort_IT+0xd8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d022      	beq.n	8002fd6 <HAL_DMA_Abort_IT+0x9e>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a1f      	ldr	r2, [pc, #124]	; (8003014 <HAL_DMA_Abort_IT+0xdc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d01a      	beq.n	8002fd0 <HAL_DMA_Abort_IT+0x98>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a1e      	ldr	r2, [pc, #120]	; (8003018 <HAL_DMA_Abort_IT+0xe0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d012      	beq.n	8002fca <HAL_DMA_Abort_IT+0x92>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1c      	ldr	r2, [pc, #112]	; (800301c <HAL_DMA_Abort_IT+0xe4>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d00a      	beq.n	8002fc4 <HAL_DMA_Abort_IT+0x8c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1b      	ldr	r2, [pc, #108]	; (8003020 <HAL_DMA_Abort_IT+0xe8>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d102      	bne.n	8002fbe <HAL_DMA_Abort_IT+0x86>
 8002fb8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002fbc:	e00e      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fbe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fc2:	e00b      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fc8:	e008      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fce:	e005      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fd4:	e002      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	e000      	b.n	8002fdc <HAL_DMA_Abort_IT+0xa4>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	4a11      	ldr	r2, [pc, #68]	; (8003024 <HAL_DMA_Abort_IT+0xec>)
 8002fde:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	4798      	blx	r3
    } 
  }
  return status;
 8003000:	7bfb      	ldrb	r3, [r7, #15]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40020008 	.word	0x40020008
 8003010:	4002001c 	.word	0x4002001c
 8003014:	40020030 	.word	0x40020030
 8003018:	40020044 	.word	0x40020044
 800301c:	40020058 	.word	0x40020058
 8003020:	4002006c 	.word	0x4002006c
 8003024:	40020000 	.word	0x40020000

08003028 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003044:	2204      	movs	r2, #4
 8003046:	409a      	lsls	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d04f      	beq.n	80030f0 <HAL_DMA_IRQHandler+0xc8>
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	2b00      	cmp	r3, #0
 8003058:	d04a      	beq.n	80030f0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0320 	and.w	r3, r3, #32
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0204 	bic.w	r2, r2, #4
 8003076:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a66      	ldr	r2, [pc, #408]	; (8003218 <HAL_DMA_IRQHandler+0x1f0>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d029      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xae>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a65      	ldr	r2, [pc, #404]	; (800321c <HAL_DMA_IRQHandler+0x1f4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d022      	beq.n	80030d2 <HAL_DMA_IRQHandler+0xaa>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a63      	ldr	r2, [pc, #396]	; (8003220 <HAL_DMA_IRQHandler+0x1f8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d01a      	beq.n	80030cc <HAL_DMA_IRQHandler+0xa4>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a62      	ldr	r2, [pc, #392]	; (8003224 <HAL_DMA_IRQHandler+0x1fc>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d012      	beq.n	80030c6 <HAL_DMA_IRQHandler+0x9e>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a60      	ldr	r2, [pc, #384]	; (8003228 <HAL_DMA_IRQHandler+0x200>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d00a      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x98>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a5f      	ldr	r2, [pc, #380]	; (800322c <HAL_DMA_IRQHandler+0x204>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d102      	bne.n	80030ba <HAL_DMA_IRQHandler+0x92>
 80030b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030b8:	e00e      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80030be:	e00b      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80030c4:	e008      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030ca:	e005      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030d0:	e002      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030d2:	2340      	movs	r3, #64	; 0x40
 80030d4:	e000      	b.n	80030d8 <HAL_DMA_IRQHandler+0xb0>
 80030d6:	2304      	movs	r3, #4
 80030d8:	4a55      	ldr	r2, [pc, #340]	; (8003230 <HAL_DMA_IRQHandler+0x208>)
 80030da:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 8094 	beq.w	800320e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80030ee:	e08e      	b.n	800320e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	2202      	movs	r2, #2
 80030f6:	409a      	lsls	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d056      	beq.n	80031ae <HAL_DMA_IRQHandler+0x186>
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d051      	beq.n	80031ae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0320 	and.w	r3, r3, #32
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10b      	bne.n	8003130 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 020a 	bic.w	r2, r2, #10
 8003126:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a38      	ldr	r2, [pc, #224]	; (8003218 <HAL_DMA_IRQHandler+0x1f0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d029      	beq.n	800318e <HAL_DMA_IRQHandler+0x166>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a37      	ldr	r2, [pc, #220]	; (800321c <HAL_DMA_IRQHandler+0x1f4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d022      	beq.n	800318a <HAL_DMA_IRQHandler+0x162>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a35      	ldr	r2, [pc, #212]	; (8003220 <HAL_DMA_IRQHandler+0x1f8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d01a      	beq.n	8003184 <HAL_DMA_IRQHandler+0x15c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a34      	ldr	r2, [pc, #208]	; (8003224 <HAL_DMA_IRQHandler+0x1fc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d012      	beq.n	800317e <HAL_DMA_IRQHandler+0x156>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a32      	ldr	r2, [pc, #200]	; (8003228 <HAL_DMA_IRQHandler+0x200>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d00a      	beq.n	8003178 <HAL_DMA_IRQHandler+0x150>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a31      	ldr	r2, [pc, #196]	; (800322c <HAL_DMA_IRQHandler+0x204>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d102      	bne.n	8003172 <HAL_DMA_IRQHandler+0x14a>
 800316c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003170:	e00e      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 8003172:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003176:	e00b      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 8003178:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800317c:	e008      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 800317e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003182:	e005      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 8003184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003188:	e002      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 800318a:	2320      	movs	r3, #32
 800318c:	e000      	b.n	8003190 <HAL_DMA_IRQHandler+0x168>
 800318e:	2302      	movs	r3, #2
 8003190:	4a27      	ldr	r2, [pc, #156]	; (8003230 <HAL_DMA_IRQHandler+0x208>)
 8003192:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d034      	beq.n	800320e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031ac:	e02f      	b.n	800320e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	2208      	movs	r2, #8
 80031b4:	409a      	lsls	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4013      	ands	r3, r2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d028      	beq.n	8003210 <HAL_DMA_IRQHandler+0x1e8>
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d023      	beq.n	8003210 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 020e 	bic.w	r2, r2, #14
 80031d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e0:	2101      	movs	r1, #1
 80031e2:	fa01 f202 	lsl.w	r2, r1, r2
 80031e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	2b00      	cmp	r3, #0
 8003204:	d004      	beq.n	8003210 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4798      	blx	r3
    }
  }
  return;
 800320e:	bf00      	nop
 8003210:	bf00      	nop
}
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40020008 	.word	0x40020008
 800321c:	4002001c 	.word	0x4002001c
 8003220:	40020030 	.word	0x40020030
 8003224:	40020044 	.word	0x40020044
 8003228:	40020058 	.word	0x40020058
 800322c:	4002006c 	.word	0x4002006c
 8003230:	40020000 	.word	0x40020000

08003234 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
 8003240:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324a:	2101      	movs	r1, #1
 800324c:	fa01 f202 	lsl.w	r2, r1, r2
 8003250:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b10      	cmp	r3, #16
 8003260:	d108      	bne.n	8003274 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003272:	e007      	b.n	8003284 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	60da      	str	r2, [r3, #12]
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr
	...

08003290 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003290:	b480      	push	{r7}
 8003292:	b08b      	sub	sp, #44	; 0x2c
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800329a:	2300      	movs	r3, #0
 800329c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800329e:	2300      	movs	r3, #0
 80032a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032a2:	e169      	b.n	8003578 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032a4:	2201      	movs	r2, #1
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	69fa      	ldr	r2, [r7, #28]
 80032b4:	4013      	ands	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	429a      	cmp	r2, r3
 80032be:	f040 8158 	bne.w	8003572 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4a9a      	ldr	r2, [pc, #616]	; (8003530 <HAL_GPIO_Init+0x2a0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d05e      	beq.n	800338a <HAL_GPIO_Init+0xfa>
 80032cc:	4a98      	ldr	r2, [pc, #608]	; (8003530 <HAL_GPIO_Init+0x2a0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d875      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 80032d2:	4a98      	ldr	r2, [pc, #608]	; (8003534 <HAL_GPIO_Init+0x2a4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d058      	beq.n	800338a <HAL_GPIO_Init+0xfa>
 80032d8:	4a96      	ldr	r2, [pc, #600]	; (8003534 <HAL_GPIO_Init+0x2a4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d86f      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 80032de:	4a96      	ldr	r2, [pc, #600]	; (8003538 <HAL_GPIO_Init+0x2a8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d052      	beq.n	800338a <HAL_GPIO_Init+0xfa>
 80032e4:	4a94      	ldr	r2, [pc, #592]	; (8003538 <HAL_GPIO_Init+0x2a8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d869      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 80032ea:	4a94      	ldr	r2, [pc, #592]	; (800353c <HAL_GPIO_Init+0x2ac>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d04c      	beq.n	800338a <HAL_GPIO_Init+0xfa>
 80032f0:	4a92      	ldr	r2, [pc, #584]	; (800353c <HAL_GPIO_Init+0x2ac>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d863      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 80032f6:	4a92      	ldr	r2, [pc, #584]	; (8003540 <HAL_GPIO_Init+0x2b0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d046      	beq.n	800338a <HAL_GPIO_Init+0xfa>
 80032fc:	4a90      	ldr	r2, [pc, #576]	; (8003540 <HAL_GPIO_Init+0x2b0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d85d      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 8003302:	2b12      	cmp	r3, #18
 8003304:	d82a      	bhi.n	800335c <HAL_GPIO_Init+0xcc>
 8003306:	2b12      	cmp	r3, #18
 8003308:	d859      	bhi.n	80033be <HAL_GPIO_Init+0x12e>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <HAL_GPIO_Init+0x80>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	0800338b 	.word	0x0800338b
 8003314:	08003365 	.word	0x08003365
 8003318:	08003377 	.word	0x08003377
 800331c:	080033b9 	.word	0x080033b9
 8003320:	080033bf 	.word	0x080033bf
 8003324:	080033bf 	.word	0x080033bf
 8003328:	080033bf 	.word	0x080033bf
 800332c:	080033bf 	.word	0x080033bf
 8003330:	080033bf 	.word	0x080033bf
 8003334:	080033bf 	.word	0x080033bf
 8003338:	080033bf 	.word	0x080033bf
 800333c:	080033bf 	.word	0x080033bf
 8003340:	080033bf 	.word	0x080033bf
 8003344:	080033bf 	.word	0x080033bf
 8003348:	080033bf 	.word	0x080033bf
 800334c:	080033bf 	.word	0x080033bf
 8003350:	080033bf 	.word	0x080033bf
 8003354:	0800336d 	.word	0x0800336d
 8003358:	08003381 	.word	0x08003381
 800335c:	4a79      	ldr	r2, [pc, #484]	; (8003544 <HAL_GPIO_Init+0x2b4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d013      	beq.n	800338a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003362:	e02c      	b.n	80033be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	623b      	str	r3, [r7, #32]
          break;
 800336a:	e029      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	3304      	adds	r3, #4
 8003372:	623b      	str	r3, [r7, #32]
          break;
 8003374:	e024      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	3308      	adds	r3, #8
 800337c:	623b      	str	r3, [r7, #32]
          break;
 800337e:	e01f      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	330c      	adds	r3, #12
 8003386:	623b      	str	r3, [r7, #32]
          break;
 8003388:	e01a      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d102      	bne.n	8003398 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003392:	2304      	movs	r3, #4
 8003394:	623b      	str	r3, [r7, #32]
          break;
 8003396:	e013      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d105      	bne.n	80033ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a0:	2308      	movs	r3, #8
 80033a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69fa      	ldr	r2, [r7, #28]
 80033a8:	611a      	str	r2, [r3, #16]
          break;
 80033aa:	e009      	b.n	80033c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033ac:	2308      	movs	r3, #8
 80033ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69fa      	ldr	r2, [r7, #28]
 80033b4:	615a      	str	r2, [r3, #20]
          break;
 80033b6:	e003      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033b8:	2300      	movs	r3, #0
 80033ba:	623b      	str	r3, [r7, #32]
          break;
 80033bc:	e000      	b.n	80033c0 <HAL_GPIO_Init+0x130>
          break;
 80033be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	2bff      	cmp	r3, #255	; 0xff
 80033c4:	d801      	bhi.n	80033ca <HAL_GPIO_Init+0x13a>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	e001      	b.n	80033ce <HAL_GPIO_Init+0x13e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3304      	adds	r3, #4
 80033ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2bff      	cmp	r3, #255	; 0xff
 80033d4:	d802      	bhi.n	80033dc <HAL_GPIO_Init+0x14c>
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	e002      	b.n	80033e2 <HAL_GPIO_Init+0x152>
 80033dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033de:	3b08      	subs	r3, #8
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	210f      	movs	r1, #15
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	fa01 f303 	lsl.w	r3, r1, r3
 80033f0:	43db      	mvns	r3, r3
 80033f2:	401a      	ands	r2, r3
 80033f4:	6a39      	ldr	r1, [r7, #32]
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	fa01 f303 	lsl.w	r3, r1, r3
 80033fc:	431a      	orrs	r2, r3
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 80b1 	beq.w	8003572 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003410:	4b4d      	ldr	r3, [pc, #308]	; (8003548 <HAL_GPIO_Init+0x2b8>)
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	4a4c      	ldr	r2, [pc, #304]	; (8003548 <HAL_GPIO_Init+0x2b8>)
 8003416:	f043 0301 	orr.w	r3, r3, #1
 800341a:	6193      	str	r3, [r2, #24]
 800341c:	4b4a      	ldr	r3, [pc, #296]	; (8003548 <HAL_GPIO_Init+0x2b8>)
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003428:	4a48      	ldr	r2, [pc, #288]	; (800354c <HAL_GPIO_Init+0x2bc>)
 800342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342c:	089b      	lsrs	r3, r3, #2
 800342e:	3302      	adds	r3, #2
 8003430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003434:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	220f      	movs	r2, #15
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	4013      	ands	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a40      	ldr	r2, [pc, #256]	; (8003550 <HAL_GPIO_Init+0x2c0>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d013      	beq.n	800347c <HAL_GPIO_Init+0x1ec>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a3f      	ldr	r2, [pc, #252]	; (8003554 <HAL_GPIO_Init+0x2c4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d00d      	beq.n	8003478 <HAL_GPIO_Init+0x1e8>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a3e      	ldr	r2, [pc, #248]	; (8003558 <HAL_GPIO_Init+0x2c8>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d007      	beq.n	8003474 <HAL_GPIO_Init+0x1e4>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a3d      	ldr	r2, [pc, #244]	; (800355c <HAL_GPIO_Init+0x2cc>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d101      	bne.n	8003470 <HAL_GPIO_Init+0x1e0>
 800346c:	2303      	movs	r3, #3
 800346e:	e006      	b.n	800347e <HAL_GPIO_Init+0x1ee>
 8003470:	2304      	movs	r3, #4
 8003472:	e004      	b.n	800347e <HAL_GPIO_Init+0x1ee>
 8003474:	2302      	movs	r3, #2
 8003476:	e002      	b.n	800347e <HAL_GPIO_Init+0x1ee>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_GPIO_Init+0x1ee>
 800347c:	2300      	movs	r3, #0
 800347e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003480:	f002 0203 	and.w	r2, r2, #3
 8003484:	0092      	lsls	r2, r2, #2
 8003486:	4093      	lsls	r3, r2
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800348e:	492f      	ldr	r1, [pc, #188]	; (800354c <HAL_GPIO_Init+0x2bc>)
 8003490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003492:	089b      	lsrs	r3, r3, #2
 8003494:	3302      	adds	r3, #2
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d006      	beq.n	80034b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034a8:	4b2d      	ldr	r3, [pc, #180]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	492c      	ldr	r1, [pc, #176]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	608b      	str	r3, [r1, #8]
 80034b4:	e006      	b.n	80034c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034b6:	4b2a      	ldr	r3, [pc, #168]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	43db      	mvns	r3, r3
 80034be:	4928      	ldr	r1, [pc, #160]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034c0:	4013      	ands	r3, r2
 80034c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d006      	beq.n	80034de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034d0:	4b23      	ldr	r3, [pc, #140]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	4922      	ldr	r1, [pc, #136]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	4313      	orrs	r3, r2
 80034da:	60cb      	str	r3, [r1, #12]
 80034dc:	e006      	b.n	80034ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034de:	4b20      	ldr	r3, [pc, #128]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	491e      	ldr	r1, [pc, #120]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d006      	beq.n	8003506 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034f8:	4b19      	ldr	r3, [pc, #100]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	4918      	ldr	r1, [pc, #96]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]
 8003504:	e006      	b.n	8003514 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003506:	4b16      	ldr	r3, [pc, #88]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	43db      	mvns	r3, r3
 800350e:	4914      	ldr	r1, [pc, #80]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 8003510:	4013      	ands	r3, r2
 8003512:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d021      	beq.n	8003564 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003520:	4b0f      	ldr	r3, [pc, #60]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	490e      	ldr	r1, [pc, #56]	; (8003560 <HAL_GPIO_Init+0x2d0>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	600b      	str	r3, [r1, #0]
 800352c:	e021      	b.n	8003572 <HAL_GPIO_Init+0x2e2>
 800352e:	bf00      	nop
 8003530:	10320000 	.word	0x10320000
 8003534:	10310000 	.word	0x10310000
 8003538:	10220000 	.word	0x10220000
 800353c:	10210000 	.word	0x10210000
 8003540:	10120000 	.word	0x10120000
 8003544:	10110000 	.word	0x10110000
 8003548:	40021000 	.word	0x40021000
 800354c:	40010000 	.word	0x40010000
 8003550:	40010800 	.word	0x40010800
 8003554:	40010c00 	.word	0x40010c00
 8003558:	40011000 	.word	0x40011000
 800355c:	40011400 	.word	0x40011400
 8003560:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003564:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <HAL_GPIO_Init+0x304>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	43db      	mvns	r3, r3
 800356c:	4909      	ldr	r1, [pc, #36]	; (8003594 <HAL_GPIO_Init+0x304>)
 800356e:	4013      	ands	r3, r2
 8003570:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	3301      	adds	r3, #1
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	fa22 f303 	lsr.w	r3, r2, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	f47f ae8e 	bne.w	80032a4 <HAL_GPIO_Init+0x14>
  }
}
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	372c      	adds	r7, #44	; 0x2c
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	40010400 	.word	0x40010400

08003598 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	807b      	strh	r3, [r7, #2]
 80035a4:	4613      	mov	r3, r2
 80035a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035a8:	787b      	ldrb	r3, [r7, #1]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ae:	887a      	ldrh	r2, [r7, #2]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035b4:	e003      	b.n	80035be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035b6:	887b      	ldrh	r3, [r7, #2]
 80035b8:	041a      	lsls	r2, r3, #16
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	611a      	str	r2, [r3, #16]
}
 80035be:	bf00      	nop
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr

080035c8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e036      	b.n	8003648 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80035e2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f245 5255 	movw	r2, #21845	; 0x5555
 80035ec:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6852      	ldr	r2, [r2, #4]
 80035f6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6892      	ldr	r2, [r2, #8]
 8003600:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003602:	f7fe fd61 	bl	80020c8 <HAL_GetTick>
 8003606:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003608:	e011      	b.n	800362e <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800360a:	f7fe fd5d 	bl	80020c8 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	f241 323c 	movw	r2, #4924	; 0x133c
 8003618:	4293      	cmp	r3, r2
 800361a:	d908      	bls.n	800362e <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e00c      	b.n	8003648 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1e6      	bne.n	800360a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003644:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003660:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr
	...

08003670 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e272      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 8087 	beq.w	800379e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003690:	4b92      	ldr	r3, [pc, #584]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 030c 	and.w	r3, r3, #12
 8003698:	2b04      	cmp	r3, #4
 800369a:	d00c      	beq.n	80036b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800369c:	4b8f      	ldr	r3, [pc, #572]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 030c 	and.w	r3, r3, #12
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d112      	bne.n	80036ce <HAL_RCC_OscConfig+0x5e>
 80036a8:	4b8c      	ldr	r3, [pc, #560]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036b4:	d10b      	bne.n	80036ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b6:	4b89      	ldr	r3, [pc, #548]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d06c      	beq.n	800379c <HAL_RCC_OscConfig+0x12c>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d168      	bne.n	800379c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e24c      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d6:	d106      	bne.n	80036e6 <HAL_RCC_OscConfig+0x76>
 80036d8:	4b80      	ldr	r3, [pc, #512]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a7f      	ldr	r2, [pc, #508]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e2:	6013      	str	r3, [r2, #0]
 80036e4:	e02e      	b.n	8003744 <HAL_RCC_OscConfig+0xd4>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10c      	bne.n	8003708 <HAL_RCC_OscConfig+0x98>
 80036ee:	4b7b      	ldr	r3, [pc, #492]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7a      	ldr	r2, [pc, #488]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	4b78      	ldr	r3, [pc, #480]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a77      	ldr	r2, [pc, #476]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003700:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	e01d      	b.n	8003744 <HAL_RCC_OscConfig+0xd4>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003710:	d10c      	bne.n	800372c <HAL_RCC_OscConfig+0xbc>
 8003712:	4b72      	ldr	r3, [pc, #456]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a71      	ldr	r2, [pc, #452]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	4b6f      	ldr	r3, [pc, #444]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a6e      	ldr	r2, [pc, #440]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	e00b      	b.n	8003744 <HAL_RCC_OscConfig+0xd4>
 800372c:	4b6b      	ldr	r3, [pc, #428]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a6a      	ldr	r2, [pc, #424]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	4b68      	ldr	r3, [pc, #416]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a67      	ldr	r2, [pc, #412]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 800373e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003742:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d013      	beq.n	8003774 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7fe fcbc 	bl	80020c8 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003754:	f7fe fcb8 	bl	80020c8 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b64      	cmp	r3, #100	; 0x64
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e200      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003766:	4b5d      	ldr	r3, [pc, #372]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0f0      	beq.n	8003754 <HAL_RCC_OscConfig+0xe4>
 8003772:	e014      	b.n	800379e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7fe fca8 	bl	80020c8 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800377c:	f7fe fca4 	bl	80020c8 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b64      	cmp	r3, #100	; 0x64
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e1ec      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800378e:	4b53      	ldr	r3, [pc, #332]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0x10c>
 800379a:	e000      	b.n	800379e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d063      	beq.n	8003872 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037aa:	4b4c      	ldr	r3, [pc, #304]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00b      	beq.n	80037ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037b6:	4b49      	ldr	r3, [pc, #292]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 030c 	and.w	r3, r3, #12
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d11c      	bne.n	80037fc <HAL_RCC_OscConfig+0x18c>
 80037c2:	4b46      	ldr	r3, [pc, #280]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d116      	bne.n	80037fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ce:	4b43      	ldr	r3, [pc, #268]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x176>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d001      	beq.n	80037e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e1c0      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e6:	4b3d      	ldr	r3, [pc, #244]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4939      	ldr	r1, [pc, #228]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fa:	e03a      	b.n	8003872 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d020      	beq.n	8003846 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003804:	4b36      	ldr	r3, [pc, #216]	; (80038e0 <HAL_RCC_OscConfig+0x270>)
 8003806:	2201      	movs	r2, #1
 8003808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fe fc5d 	bl	80020c8 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003812:	f7fe fc59 	bl	80020c8 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e1a1      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003824:	4b2d      	ldr	r3, [pc, #180]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0f0      	beq.n	8003812 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003830:	4b2a      	ldr	r3, [pc, #168]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	4927      	ldr	r1, [pc, #156]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003840:	4313      	orrs	r3, r2
 8003842:	600b      	str	r3, [r1, #0]
 8003844:	e015      	b.n	8003872 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003846:	4b26      	ldr	r3, [pc, #152]	; (80038e0 <HAL_RCC_OscConfig+0x270>)
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384c:	f7fe fc3c 	bl	80020c8 <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003854:	f7fe fc38 	bl	80020c8 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e180      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003866:	4b1d      	ldr	r3, [pc, #116]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d03a      	beq.n	80038f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d019      	beq.n	80038ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003886:	4b17      	ldr	r3, [pc, #92]	; (80038e4 <HAL_RCC_OscConfig+0x274>)
 8003888:	2201      	movs	r2, #1
 800388a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388c:	f7fe fc1c 	bl	80020c8 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003894:	f7fe fc18 	bl	80020c8 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e160      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038a6:	4b0d      	ldr	r3, [pc, #52]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80038a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038b2:	2001      	movs	r0, #1
 80038b4:	f000 face 	bl	8003e54 <RCC_Delay>
 80038b8:	e01c      	b.n	80038f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ba:	4b0a      	ldr	r3, [pc, #40]	; (80038e4 <HAL_RCC_OscConfig+0x274>)
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c0:	f7fe fc02 	bl	80020c8 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c6:	e00f      	b.n	80038e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fe fbfe 	bl	80020c8 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d908      	bls.n	80038e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e146      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
 80038da:	bf00      	nop
 80038dc:	40021000 	.word	0x40021000
 80038e0:	42420000 	.word	0x42420000
 80038e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e8:	4b92      	ldr	r3, [pc, #584]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1e9      	bne.n	80038c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80a6 	beq.w	8003a4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003902:	2300      	movs	r3, #0
 8003904:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003906:	4b8b      	ldr	r3, [pc, #556]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	69db      	ldr	r3, [r3, #28]
 800390a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10d      	bne.n	800392e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003912:	4b88      	ldr	r3, [pc, #544]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	4a87      	ldr	r2, [pc, #540]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800391c:	61d3      	str	r3, [r2, #28]
 800391e:	4b85      	ldr	r3, [pc, #532]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003926:	60bb      	str	r3, [r7, #8]
 8003928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800392a:	2301      	movs	r3, #1
 800392c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392e:	4b82      	ldr	r3, [pc, #520]	; (8003b38 <HAL_RCC_OscConfig+0x4c8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003936:	2b00      	cmp	r3, #0
 8003938:	d118      	bne.n	800396c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800393a:	4b7f      	ldr	r3, [pc, #508]	; (8003b38 <HAL_RCC_OscConfig+0x4c8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a7e      	ldr	r2, [pc, #504]	; (8003b38 <HAL_RCC_OscConfig+0x4c8>)
 8003940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003946:	f7fe fbbf 	bl	80020c8 <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394e:	f7fe fbbb 	bl	80020c8 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b64      	cmp	r3, #100	; 0x64
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e103      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003960:	4b75      	ldr	r3, [pc, #468]	; (8003b38 <HAL_RCC_OscConfig+0x4c8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d106      	bne.n	8003982 <HAL_RCC_OscConfig+0x312>
 8003974:	4b6f      	ldr	r3, [pc, #444]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4a6e      	ldr	r2, [pc, #440]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	6213      	str	r3, [r2, #32]
 8003980:	e02d      	b.n	80039de <HAL_RCC_OscConfig+0x36e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10c      	bne.n	80039a4 <HAL_RCC_OscConfig+0x334>
 800398a:	4b6a      	ldr	r3, [pc, #424]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	4a69      	ldr	r2, [pc, #420]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003990:	f023 0301 	bic.w	r3, r3, #1
 8003994:	6213      	str	r3, [r2, #32]
 8003996:	4b67      	ldr	r3, [pc, #412]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	4a66      	ldr	r2, [pc, #408]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 800399c:	f023 0304 	bic.w	r3, r3, #4
 80039a0:	6213      	str	r3, [r2, #32]
 80039a2:	e01c      	b.n	80039de <HAL_RCC_OscConfig+0x36e>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	2b05      	cmp	r3, #5
 80039aa:	d10c      	bne.n	80039c6 <HAL_RCC_OscConfig+0x356>
 80039ac:	4b61      	ldr	r3, [pc, #388]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	4a60      	ldr	r2, [pc, #384]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039b2:	f043 0304 	orr.w	r3, r3, #4
 80039b6:	6213      	str	r3, [r2, #32]
 80039b8:	4b5e      	ldr	r3, [pc, #376]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	4a5d      	ldr	r2, [pc, #372]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6213      	str	r3, [r2, #32]
 80039c4:	e00b      	b.n	80039de <HAL_RCC_OscConfig+0x36e>
 80039c6:	4b5b      	ldr	r3, [pc, #364]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	4a5a      	ldr	r2, [pc, #360]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	f023 0301 	bic.w	r3, r3, #1
 80039d0:	6213      	str	r3, [r2, #32]
 80039d2:	4b58      	ldr	r3, [pc, #352]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	4a57      	ldr	r2, [pc, #348]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	f023 0304 	bic.w	r3, r3, #4
 80039dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d015      	beq.n	8003a12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e6:	f7fe fb6f 	bl	80020c8 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ee:	f7fe fb6b 	bl	80020c8 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e0b1      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a04:	4b4b      	ldr	r3, [pc, #300]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0ee      	beq.n	80039ee <HAL_RCC_OscConfig+0x37e>
 8003a10:	e014      	b.n	8003a3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a12:	f7fe fb59 	bl	80020c8 <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a18:	e00a      	b.n	8003a30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a1a:	f7fe fb55 	bl	80020c8 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d901      	bls.n	8003a30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e09b      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a30:	4b40      	ldr	r3, [pc, #256]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1ee      	bne.n	8003a1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a3c:	7dfb      	ldrb	r3, [r7, #23]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d105      	bne.n	8003a4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a42:	4b3c      	ldr	r3, [pc, #240]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	4a3b      	ldr	r2, [pc, #236]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 8087 	beq.w	8003b66 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a58:	4b36      	ldr	r3, [pc, #216]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 030c 	and.w	r3, r3, #12
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d061      	beq.n	8003b28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d146      	bne.n	8003afa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a6c:	4b33      	ldr	r3, [pc, #204]	; (8003b3c <HAL_RCC_OscConfig+0x4cc>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a72:	f7fe fb29 	bl	80020c8 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a7a:	f7fe fb25 	bl	80020c8 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e06d      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a8c:	4b29      	ldr	r3, [pc, #164]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1f0      	bne.n	8003a7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa0:	d108      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003aa2:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	4921      	ldr	r1, [pc, #132]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ab4:	4b1f      	ldr	r3, [pc, #124]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a19      	ldr	r1, [r3, #32]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	491b      	ldr	r1, [pc, #108]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003acc:	4b1b      	ldr	r3, [pc, #108]	; (8003b3c <HAL_RCC_OscConfig+0x4cc>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad2:	f7fe faf9 	bl	80020c8 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ada:	f7fe faf5 	bl	80020c8 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e03d      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aec:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0f0      	beq.n	8003ada <HAL_RCC_OscConfig+0x46a>
 8003af8:	e035      	b.n	8003b66 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afa:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_RCC_OscConfig+0x4cc>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe fae2 	bl	80020c8 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b08:	f7fe fade 	bl	80020c8 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e026      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b1a:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x498>
 8003b26:	e01e      	b.n	8003b66 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d107      	bne.n	8003b40 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e019      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
 8003b34:	40021000 	.word	0x40021000
 8003b38:	40007000 	.word	0x40007000
 8003b3c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_RCC_OscConfig+0x500>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d106      	bne.n	8003b62 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d001      	beq.n	8003b66 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40021000 	.word	0x40021000

08003b74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0d0      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b88:	4b6a      	ldr	r3, [pc, #424]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d910      	bls.n	8003bb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b96:	4b67      	ldr	r3, [pc, #412]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 0207 	bic.w	r2, r3, #7
 8003b9e:	4965      	ldr	r1, [pc, #404]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba6:	4b63      	ldr	r3, [pc, #396]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d001      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0b8      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d020      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bd0:	4b59      	ldr	r3, [pc, #356]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	4a58      	ldr	r2, [pc, #352]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003bda:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d005      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003be8:	4b53      	ldr	r3, [pc, #332]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	4a52      	ldr	r2, [pc, #328]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003bee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003bf2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bf4:	4b50      	ldr	r3, [pc, #320]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	494d      	ldr	r1, [pc, #308]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d040      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d107      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1a:	4b47      	ldr	r3, [pc, #284]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d115      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e07f      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d107      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c32:	4b41      	ldr	r3, [pc, #260]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d109      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e073      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c42:	4b3d      	ldr	r3, [pc, #244]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e06b      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f023 0203 	bic.w	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4936      	ldr	r1, [pc, #216]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c64:	f7fe fa30 	bl	80020c8 <HAL_GetTick>
 8003c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c6a:	e00a      	b.n	8003c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c6c:	f7fe fa2c 	bl	80020c8 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e053      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c82:	4b2d      	ldr	r3, [pc, #180]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 020c 	and.w	r2, r3, #12
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d1eb      	bne.n	8003c6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c94:	4b27      	ldr	r3, [pc, #156]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d210      	bcs.n	8003cc4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca2:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 0207 	bic.w	r2, r3, #7
 8003caa:	4922      	ldr	r1, [pc, #136]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb2:	4b20      	ldr	r3, [pc, #128]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e032      	b.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d008      	beq.n	8003ce2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd0:	4b19      	ldr	r3, [pc, #100]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	4916      	ldr	r1, [pc, #88]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d009      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	490e      	ldr	r1, [pc, #56]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d02:	f000 f821 	bl	8003d48 <HAL_RCC_GetSysClockFreq>
 8003d06:	4602      	mov	r2, r0
 8003d08:	4b0b      	ldr	r3, [pc, #44]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	091b      	lsrs	r3, r3, #4
 8003d0e:	f003 030f 	and.w	r3, r3, #15
 8003d12:	490a      	ldr	r1, [pc, #40]	; (8003d3c <HAL_RCC_ClockConfig+0x1c8>)
 8003d14:	5ccb      	ldrb	r3, [r1, r3]
 8003d16:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1a:	4a09      	ldr	r2, [pc, #36]	; (8003d40 <HAL_RCC_ClockConfig+0x1cc>)
 8003d1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d1e:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <HAL_RCC_ClockConfig+0x1d0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fe f98e 	bl	8002044 <HAL_InitTick>

  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40022000 	.word	0x40022000
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	0800a7a4 	.word	0x0800a7a4
 8003d40:	20000000 	.word	0x20000000
 8003d44:	20000004 	.word	0x20000004

08003d48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	2300      	movs	r3, #0
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d62:	4b1e      	ldr	r3, [pc, #120]	; (8003ddc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d002      	beq.n	8003d78 <HAL_RCC_GetSysClockFreq+0x30>
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d003      	beq.n	8003d7e <HAL_RCC_GetSysClockFreq+0x36>
 8003d76:	e027      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d78:	4b19      	ldr	r3, [pc, #100]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d7a:	613b      	str	r3, [r7, #16]
      break;
 8003d7c:	e027      	b.n	8003dce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	0c9b      	lsrs	r3, r3, #18
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	4a17      	ldr	r2, [pc, #92]	; (8003de4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d88:	5cd3      	ldrb	r3, [r2, r3]
 8003d8a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d010      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d96:	4b11      	ldr	r3, [pc, #68]	; (8003ddc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	0c5b      	lsrs	r3, r3, #17
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	4a11      	ldr	r2, [pc, #68]	; (8003de8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003da2:	5cd3      	ldrb	r3, [r2, r3]
 8003da4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a0d      	ldr	r2, [pc, #52]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003daa:	fb03 f202 	mul.w	r2, r3, r2
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]
 8003db6:	e004      	b.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a0c      	ldr	r2, [pc, #48]	; (8003dec <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dbc:	fb02 f303 	mul.w	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	613b      	str	r3, [r7, #16]
      break;
 8003dc6:	e002      	b.n	8003dce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dc8:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dca:	613b      	str	r3, [r7, #16]
      break;
 8003dcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dce:	693b      	ldr	r3, [r7, #16]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	371c      	adds	r7, #28
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	007a1200 	.word	0x007a1200
 8003de4:	0800a7bc 	.word	0x0800a7bc
 8003de8:	0800a7cc 	.word	0x0800a7cc
 8003dec:	003d0900 	.word	0x003d0900

08003df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003df4:	4b02      	ldr	r3, [pc, #8]	; (8003e00 <HAL_RCC_GetHCLKFreq+0x10>)
 8003df6:	681b      	ldr	r3, [r3, #0]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr
 8003e00:	20000000 	.word	0x20000000

08003e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e08:	f7ff fff2 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	0a1b      	lsrs	r3, r3, #8
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	4903      	ldr	r1, [pc, #12]	; (8003e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e1a:	5ccb      	ldrb	r3, [r1, r3]
 8003e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40021000 	.word	0x40021000
 8003e28:	0800a7b4 	.word	0x0800a7b4

08003e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e30:	f7ff ffde 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4b05      	ldr	r3, [pc, #20]	; (8003e4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	0adb      	lsrs	r3, r3, #11
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	4903      	ldr	r1, [pc, #12]	; (8003e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e42:	5ccb      	ldrb	r3, [r1, r3]
 8003e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	0800a7b4 	.word	0x0800a7b4

08003e54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e5c:	4b0a      	ldr	r3, [pc, #40]	; (8003e88 <RCC_Delay+0x34>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a0a      	ldr	r2, [pc, #40]	; (8003e8c <RCC_Delay+0x38>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	0a5b      	lsrs	r3, r3, #9
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	fb02 f303 	mul.w	r3, r2, r3
 8003e6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e70:	bf00      	nop
  }
  while (Delay --);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1e5a      	subs	r2, r3, #1
 8003e76:	60fa      	str	r2, [r7, #12]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1f9      	bne.n	8003e70 <RCC_Delay+0x1c>
}
 8003e7c:	bf00      	nop
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	10624dd3 	.word	0x10624dd3

08003e90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d07d      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003eac:	2300      	movs	r3, #0
 8003eae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb0:	4b4f      	ldr	r3, [pc, #316]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10d      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ebc:	4b4c      	ldr	r3, [pc, #304]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	4a4b      	ldr	r2, [pc, #300]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec6:	61d3      	str	r3, [r2, #28]
 8003ec8:	4b49      	ldr	r3, [pc, #292]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed8:	4b46      	ldr	r3, [pc, #280]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d118      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ee4:	4b43      	ldr	r3, [pc, #268]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a42      	ldr	r2, [pc, #264]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef0:	f7fe f8ea 	bl	80020c8 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef6:	e008      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef8:	f7fe f8e6 	bl	80020c8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	; 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e06d      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0a:	4b3a      	ldr	r3, [pc, #232]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f16:	4b36      	ldr	r3, [pc, #216]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d02e      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d027      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f34:	4b2e      	ldr	r3, [pc, #184]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f3c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f3e:	4b2e      	ldr	r3, [pc, #184]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f40:	2201      	movs	r2, #1
 8003f42:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f44:	4b2c      	ldr	r3, [pc, #176]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f4a:	4a29      	ldr	r2, [pc, #164]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d014      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5a:	f7fe f8b5 	bl	80020c8 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fe f8b1 	bl	80020c8 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e036      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f78:	4b1d      	ldr	r3, [pc, #116]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0ee      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f84:	4b1a      	ldr	r3, [pc, #104]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f86:	6a1b      	ldr	r3, [r3, #32]
 8003f88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	4917      	ldr	r1, [pc, #92]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f96:	7dfb      	ldrb	r3, [r7, #23]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9c:	4b14      	ldr	r3, [pc, #80]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	4a13      	ldr	r2, [pc, #76]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fa6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	490b      	ldr	r1, [pc, #44]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d008      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fd2:	4b07      	ldr	r3, [pc, #28]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	4904      	ldr	r1, [pc, #16]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	40007000 	.word	0x40007000
 8003ff8:	42420440 	.word	0x42420440

08003ffc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	2300      	movs	r3, #0
 800400a:	61fb      	str	r3, [r7, #28]
 800400c:	2300      	movs	r3, #0
 800400e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b10      	cmp	r3, #16
 800401c:	d00a      	beq.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b10      	cmp	r3, #16
 8004022:	f200 808a 	bhi.w	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d045      	beq.n	80040b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b02      	cmp	r3, #2
 8004030:	d075      	beq.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004032:	e082      	b.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004034:	4b46      	ldr	r3, [pc, #280]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800403a:	4b45      	ldr	r3, [pc, #276]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d07b      	beq.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	0c9b      	lsrs	r3, r3, #18
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	4a41      	ldr	r2, [pc, #260]	; (8004154 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004050:	5cd3      	ldrb	r3, [r2, r3]
 8004052:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d015      	beq.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800405e:	4b3c      	ldr	r3, [pc, #240]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	0c5b      	lsrs	r3, r3, #17
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	4a3b      	ldr	r2, [pc, #236]	; (8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800406a:	5cd3      	ldrb	r3, [r2, r3]
 800406c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00d      	beq.n	8004094 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004078:	4a38      	ldr	r2, [pc, #224]	; (800415c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	fb02 f303 	mul.w	r3, r2, r3
 8004086:	61fb      	str	r3, [r7, #28]
 8004088:	e004      	b.n	8004094 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4a34      	ldr	r2, [pc, #208]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800408e:	fb02 f303 	mul.w	r3, r2, r3
 8004092:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004094:	4b2e      	ldr	r3, [pc, #184]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040a0:	d102      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	61bb      	str	r3, [r7, #24]
      break;
 80040a6:	e04a      	b.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	4a2d      	ldr	r2, [pc, #180]	; (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80040ae:	fba2 2303 	umull	r2, r3, r2, r3
 80040b2:	085b      	lsrs	r3, r3, #1
 80040b4:	61bb      	str	r3, [r7, #24]
      break;
 80040b6:	e042      	b.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80040b8:	4b25      	ldr	r3, [pc, #148]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040c8:	d108      	bne.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80040d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	e01f      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040e6:	d109      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80040e8:	4b19      	ldr	r3, [pc, #100]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80040ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d003      	beq.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80040f4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80040f8:	61bb      	str	r3, [r7, #24]
 80040fa:	e00f      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004102:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004106:	d11c      	bne.n	8004142 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004108:	4b11      	ldr	r3, [pc, #68]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d016      	beq.n	8004142 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004114:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004118:	61bb      	str	r3, [r7, #24]
      break;
 800411a:	e012      	b.n	8004142 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800411c:	e011      	b.n	8004142 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800411e:	f7ff fe85 	bl	8003e2c <HAL_RCC_GetPCLK2Freq>
 8004122:	4602      	mov	r2, r0
 8004124:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	0b9b      	lsrs	r3, r3, #14
 800412a:	f003 0303 	and.w	r3, r3, #3
 800412e:	3301      	adds	r3, #1
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	fbb2 f3f3 	udiv	r3, r2, r3
 8004136:	61bb      	str	r3, [r7, #24]
      break;
 8004138:	e004      	b.n	8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800413a:	bf00      	nop
 800413c:	e002      	b.n	8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800413e:	bf00      	nop
 8004140:	e000      	b.n	8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004142:	bf00      	nop
    }
  }
  return (frequency);
 8004144:	69bb      	ldr	r3, [r7, #24]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3720      	adds	r7, #32
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40021000 	.word	0x40021000
 8004154:	0800a7d0 	.word	0x0800a7d0
 8004158:	0800a7e0 	.word	0x0800a7e0
 800415c:	007a1200 	.word	0x007a1200
 8004160:	003d0900 	.word	0x003d0900
 8004164:	aaaaaaab 	.word	0xaaaaaaab

08004168 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e076      	b.n	8004268 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417e:	2b00      	cmp	r3, #0
 8004180:	d108      	bne.n	8004194 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800418a:	d009      	beq.n	80041a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	61da      	str	r2, [r3, #28]
 8004192:	e005      	b.n	80041a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7fd f920 	bl	8001400 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041e8:	431a      	orrs	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041f2:	431a      	orrs	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f003 0301 	and.w	r3, r3, #1
 8004206:	431a      	orrs	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004224:	ea42 0103 	orr.w	r1, r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	0c1a      	lsrs	r2, r3, #16
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f002 0204 	and.w	r2, r2, #4
 8004246:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	69da      	ldr	r2, [r3, #28]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004256:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	603b      	str	r3, [r7, #0]
 800427c:	4613      	mov	r3, r2
 800427e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004280:	f7fd ff22 	bl	80020c8 <HAL_GetTick>
 8004284:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b01      	cmp	r3, #1
 8004294:	d001      	beq.n	800429a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004296:	2302      	movs	r3, #2
 8004298:	e12a      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <HAL_SPI_Transmit+0x36>
 80042a0:	88fb      	ldrh	r3, [r7, #6]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e122      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d101      	bne.n	80042b8 <HAL_SPI_Transmit+0x48>
 80042b4:	2302      	movs	r3, #2
 80042b6:	e11b      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2203      	movs	r2, #3
 80042c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	88fa      	ldrh	r2, [r7, #6]
 80042d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	88fa      	ldrh	r2, [r7, #6]
 80042de:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004306:	d10f      	bne.n	8004328 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004316:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004326:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004332:	2b40      	cmp	r3, #64	; 0x40
 8004334:	d007      	beq.n	8004346 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004344:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800434e:	d152      	bne.n	80043f6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_SPI_Transmit+0xee>
 8004358:	8b7b      	ldrh	r3, [r7, #26]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d145      	bne.n	80043ea <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	881a      	ldrh	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436e:	1c9a      	adds	r2, r3, #2
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004378:	b29b      	uxth	r3, r3
 800437a:	3b01      	subs	r3, #1
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004382:	e032      	b.n	80043ea <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b02      	cmp	r3, #2
 8004390:	d112      	bne.n	80043b8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	881a      	ldrh	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	1c9a      	adds	r2, r3, #2
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80043b6:	e018      	b.n	80043ea <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043b8:	f7fd fe86 	bl	80020c8 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d803      	bhi.n	80043d0 <HAL_SPI_Transmit+0x160>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ce:	d102      	bne.n	80043d6 <HAL_SPI_Transmit+0x166>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d109      	bne.n	80043ea <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e082      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1c7      	bne.n	8004384 <HAL_SPI_Transmit+0x114>
 80043f4:	e053      	b.n	800449e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_SPI_Transmit+0x194>
 80043fe:	8b7b      	ldrh	r3, [r7, #26]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d147      	bne.n	8004494 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	330c      	adds	r3, #12
 800440e:	7812      	ldrb	r2, [r2, #0]
 8004410:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004420:	b29b      	uxth	r3, r3
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800442a:	e033      	b.n	8004494 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b02      	cmp	r3, #2
 8004438:	d113      	bne.n	8004462 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	330c      	adds	r3, #12
 8004444:	7812      	ldrb	r2, [r2, #0]
 8004446:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004460:	e018      	b.n	8004494 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004462:	f7fd fe31 	bl	80020c8 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	683a      	ldr	r2, [r7, #0]
 800446e:	429a      	cmp	r2, r3
 8004470:	d803      	bhi.n	800447a <HAL_SPI_Transmit+0x20a>
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004478:	d102      	bne.n	8004480 <HAL_SPI_Transmit+0x210>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d109      	bne.n	8004494 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e02d      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1c6      	bne.n	800442c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	6839      	ldr	r1, [r7, #0]
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f8b0 	bl	8004608 <SPI_EndRxTxTransaction>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2220      	movs	r2, #32
 80044b2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10a      	bne.n	80044d2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	617b      	str	r3, [r7, #20]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80044ee:	2300      	movs	r3, #0
  }
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3720      	adds	r7, #32
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	603b      	str	r3, [r7, #0]
 8004504:	4613      	mov	r3, r2
 8004506:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004508:	f7fd fdde 	bl	80020c8 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	4413      	add	r3, r2
 8004516:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004518:	f7fd fdd6 	bl	80020c8 <HAL_GetTick>
 800451c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800451e:	4b39      	ldr	r3, [pc, #228]	; (8004604 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	015b      	lsls	r3, r3, #5
 8004524:	0d1b      	lsrs	r3, r3, #20
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	fb02 f303 	mul.w	r3, r2, r3
 800452c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800452e:	e054      	b.n	80045da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004536:	d050      	beq.n	80045da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004538:	f7fd fdc6 	bl	80020c8 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	69fa      	ldr	r2, [r7, #28]
 8004544:	429a      	cmp	r2, r3
 8004546:	d902      	bls.n	800454e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d13d      	bne.n	80045ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800455c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004566:	d111      	bne.n	800458c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004570:	d004      	beq.n	800457c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800457a:	d107      	bne.n	800458c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800458a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004590:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004594:	d10f      	bne.n	80045b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e017      	b.n	80045fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4013      	ands	r3, r2
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	bf0c      	ite	eq
 80045ea:	2301      	moveq	r3, #1
 80045ec:	2300      	movne	r3, #0
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	461a      	mov	r2, r3
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d19b      	bne.n	8004530 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3720      	adds	r7, #32
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	20000000 	.word	0x20000000

08004608 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af02      	add	r7, sp, #8
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2201      	movs	r2, #1
 800461c:	2102      	movs	r1, #2
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f7ff ff6a 	bl	80044f8 <SPI_WaitFlagStateUntilTimeout>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d007      	beq.n	800463a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800462e:	f043 0220 	orr.w	r2, r3, #32
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e013      	b.n	8004662 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2200      	movs	r2, #0
 8004642:	2180      	movs	r1, #128	; 0x80
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f7ff ff57 	bl	80044f8 <SPI_WaitFlagStateUntilTimeout>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d007      	beq.n	8004660 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004654:	f043 0220 	orr.w	r2, r3, #32
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e000      	b.n	8004662 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b082      	sub	sp, #8
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e041      	b.n	8004700 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b00      	cmp	r3, #0
 8004686:	d106      	bne.n	8004696 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7fd fb61 	bl	8001d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2202      	movs	r2, #2
 800469a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3304      	adds	r3, #4
 80046a6:	4619      	mov	r1, r3
 80046a8:	4610      	mov	r0, r2
 80046aa:	f000 fa5b 	bl	8004b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d001      	beq.n	8004720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e03a      	b.n	8004796 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a18      	ldr	r2, [pc, #96]	; (80047a0 <HAL_TIM_Base_Start_IT+0x98>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d00e      	beq.n	8004760 <HAL_TIM_Base_Start_IT+0x58>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800474a:	d009      	beq.n	8004760 <HAL_TIM_Base_Start_IT+0x58>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a14      	ldr	r2, [pc, #80]	; (80047a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d004      	beq.n	8004760 <HAL_TIM_Base_Start_IT+0x58>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a13      	ldr	r2, [pc, #76]	; (80047a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d111      	bne.n	8004784 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2b06      	cmp	r3, #6
 8004770:	d010      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f042 0201 	orr.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004782:	e007      	b.n	8004794 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr
 80047a0:	40012c00 	.word	0x40012c00
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800

080047ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d020      	beq.n	8004810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d01b      	beq.n	8004810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f06f 0202 	mvn.w	r2, #2
 80047e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f998 	bl	8004b2c <HAL_TIM_IC_CaptureCallback>
 80047fc:	e005      	b.n	800480a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f98b 	bl	8004b1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f99a 	bl	8004b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d020      	beq.n	800485c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d01b      	beq.n	800485c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f06f 0204 	mvn.w	r2, #4
 800482c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2202      	movs	r2, #2
 8004832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 f972 	bl	8004b2c <HAL_TIM_IC_CaptureCallback>
 8004848:	e005      	b.n	8004856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f965 	bl	8004b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f974 	bl	8004b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d020      	beq.n	80048a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b00      	cmp	r3, #0
 800486e:	d01b      	beq.n	80048a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0208 	mvn.w	r2, #8
 8004878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2204      	movs	r2, #4
 800487e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f94c 	bl	8004b2c <HAL_TIM_IC_CaptureCallback>
 8004894:	e005      	b.n	80048a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f93f 	bl	8004b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f94e 	bl	8004b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	f003 0310 	and.w	r3, r3, #16
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d020      	beq.n	80048f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f003 0310 	and.w	r3, r3, #16
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d01b      	beq.n	80048f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f06f 0210 	mvn.w	r2, #16
 80048c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2208      	movs	r2, #8
 80048ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f926 	bl	8004b2c <HAL_TIM_IC_CaptureCallback>
 80048e0:	e005      	b.n	80048ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 f919 	bl	8004b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f928 	bl	8004b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00c      	beq.n	8004918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d007      	beq.n	8004918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f06f 0201 	mvn.w	r2, #1
 8004910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f7fd f99a 	bl	8001c4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00c      	beq.n	800493c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004928:	2b00      	cmp	r3, #0
 800492a:	d007      	beq.n	800493c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fa7f 	bl	8004e3a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00c      	beq.n	8004960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d007      	beq.n	8004960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f8f8 	bl	8004b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f003 0320 	and.w	r3, r3, #32
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00c      	beq.n	8004984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f003 0320 	and.w	r3, r3, #32
 8004970:	2b00      	cmp	r3, #0
 8004972:	d007      	beq.n	8004984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f06f 0220 	mvn.w	r2, #32
 800497c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 fa52 	bl	8004e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_TIM_ConfigClockSource+0x1c>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e0b4      	b.n	8004b12 <HAL_TIM_ConfigClockSource+0x186>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e0:	d03e      	beq.n	8004a60 <HAL_TIM_ConfigClockSource+0xd4>
 80049e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e6:	f200 8087 	bhi.w	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 80049ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ee:	f000 8086 	beq.w	8004afe <HAL_TIM_ConfigClockSource+0x172>
 80049f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049f6:	d87f      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 80049f8:	2b70      	cmp	r3, #112	; 0x70
 80049fa:	d01a      	beq.n	8004a32 <HAL_TIM_ConfigClockSource+0xa6>
 80049fc:	2b70      	cmp	r3, #112	; 0x70
 80049fe:	d87b      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a00:	2b60      	cmp	r3, #96	; 0x60
 8004a02:	d050      	beq.n	8004aa6 <HAL_TIM_ConfigClockSource+0x11a>
 8004a04:	2b60      	cmp	r3, #96	; 0x60
 8004a06:	d877      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a08:	2b50      	cmp	r3, #80	; 0x50
 8004a0a:	d03c      	beq.n	8004a86 <HAL_TIM_ConfigClockSource+0xfa>
 8004a0c:	2b50      	cmp	r3, #80	; 0x50
 8004a0e:	d873      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a10:	2b40      	cmp	r3, #64	; 0x40
 8004a12:	d058      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x13a>
 8004a14:	2b40      	cmp	r3, #64	; 0x40
 8004a16:	d86f      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a18:	2b30      	cmp	r3, #48	; 0x30
 8004a1a:	d064      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8004a1c:	2b30      	cmp	r3, #48	; 0x30
 8004a1e:	d86b      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a20:	2b20      	cmp	r3, #32
 8004a22:	d060      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d867      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d05c      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8004a2c:	2b10      	cmp	r3, #16
 8004a2e:	d05a      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8004a30:	e062      	b.n	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a42:	f000 f974 	bl	8004d2e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	609a      	str	r2, [r3, #8]
      break;
 8004a5e:	e04f      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a70:	f000 f95d 	bl	8004d2e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a82:	609a      	str	r2, [r3, #8]
      break;
 8004a84:	e03c      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a92:	461a      	mov	r2, r3
 8004a94:	f000 f8d4 	bl	8004c40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2150      	movs	r1, #80	; 0x50
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 f92b 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 8004aa4:	e02c      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	f000 f8f2 	bl	8004c9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2160      	movs	r1, #96	; 0x60
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 f91b 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 8004ac4:	e01c      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	f000 f8b4 	bl	8004c40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2140      	movs	r1, #64	; 0x40
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 f90b 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 8004ae4:	e00c      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4619      	mov	r1, r3
 8004af0:	4610      	mov	r0, r2
 8004af2:	f000 f902 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 8004af6:	e003      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      break;
 8004afc:	e000      	b.n	8004b00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004afe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr

08004b3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc80      	pop	{r7}
 8004b60:	4770      	bx	lr
	...

08004b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a2f      	ldr	r2, [pc, #188]	; (8004c34 <TIM_Base_SetConfig+0xd0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00b      	beq.n	8004b94 <TIM_Base_SetConfig+0x30>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b82:	d007      	beq.n	8004b94 <TIM_Base_SetConfig+0x30>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a2c      	ldr	r2, [pc, #176]	; (8004c38 <TIM_Base_SetConfig+0xd4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d003      	beq.n	8004b94 <TIM_Base_SetConfig+0x30>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a2b      	ldr	r2, [pc, #172]	; (8004c3c <TIM_Base_SetConfig+0xd8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d108      	bne.n	8004ba6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a22      	ldr	r2, [pc, #136]	; (8004c34 <TIM_Base_SetConfig+0xd0>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d00b      	beq.n	8004bc6 <TIM_Base_SetConfig+0x62>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb4:	d007      	beq.n	8004bc6 <TIM_Base_SetConfig+0x62>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a1f      	ldr	r2, [pc, #124]	; (8004c38 <TIM_Base_SetConfig+0xd4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d003      	beq.n	8004bc6 <TIM_Base_SetConfig+0x62>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1e      	ldr	r2, [pc, #120]	; (8004c3c <TIM_Base_SetConfig+0xd8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d108      	bne.n	8004bd8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a0d      	ldr	r2, [pc, #52]	; (8004c34 <TIM_Base_SetConfig+0xd0>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d103      	bne.n	8004c0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	691a      	ldr	r2, [r3, #16]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d005      	beq.n	8004c2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	f023 0201 	bic.w	r2, r3, #1
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	611a      	str	r2, [r3, #16]
  }
}
 8004c2a:	bf00      	nop
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	40000400 	.word	0x40000400
 8004c3c:	40000800 	.word	0x40000800

08004c40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	f023 0201 	bic.w	r2, r3, #1
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	011b      	lsls	r3, r3, #4
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f023 030a 	bic.w	r3, r3, #10
 8004c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	621a      	str	r2, [r3, #32]
}
 8004c92:	bf00      	nop
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr

08004c9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	f023 0210 	bic.w	r2, r3, #16
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004cc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	031b      	lsls	r3, r3, #12
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cd8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	621a      	str	r2, [r3, #32]
}
 8004cf0:	bf00      	nop
 8004cf2:	371c      	adds	r7, #28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr

08004cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b085      	sub	sp, #20
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	f043 0307 	orr.w	r3, r3, #7
 8004d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	609a      	str	r2, [r3, #8]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bc80      	pop	{r7}
 8004d2c:	4770      	bx	lr

08004d2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b087      	sub	sp, #28
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
 8004d3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	021a      	lsls	r2, r3, #8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	431a      	orrs	r2, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	609a      	str	r2, [r3, #8]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d101      	bne.n	8004d84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d80:	2302      	movs	r3, #2
 8004d82:	e046      	b.n	8004e12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a16      	ldr	r2, [pc, #88]	; (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00e      	beq.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dd0:	d009      	beq.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a12      	ldr	r2, [pc, #72]	; (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d004      	beq.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a10      	ldr	r2, [pc, #64]	; (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d10c      	bne.n	8004e00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3714      	adds	r7, #20
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bc80      	pop	{r7}
 8004e1a:	4770      	bx	lr
 8004e1c:	40012c00 	.word	0x40012c00
 8004e20:	40000400 	.word	0x40000400
 8004e24:	40000800 	.word	0x40000800

08004e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bc80      	pop	{r7}
 8004e38:	4770      	bx	lr

08004e3a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bc80      	pop	{r7}
 8004e4a:	4770      	bx	lr

08004e4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e042      	b.n	8004ee4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d106      	bne.n	8004e78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fc ffd2 	bl	8001e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2224      	movs	r2, #36	; 0x24
 8004e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f81d 	bl	8005ed0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ea4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	695a      	ldr	r2, [r3, #20]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004eb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68da      	ldr	r2, [r3, #12]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ec4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	; 0x28
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d175      	bne.n	8004ff8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <HAL_UART_Transmit+0x2c>
 8004f12:	88fb      	ldrh	r3, [r7, #6]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e06e      	b.n	8004ffa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2221      	movs	r2, #33	; 0x21
 8004f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f2a:	f7fd f8cd 	bl	80020c8 <HAL_GetTick>
 8004f2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	88fa      	ldrh	r2, [r7, #6]
 8004f34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	88fa      	ldrh	r2, [r7, #6]
 8004f3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f44:	d108      	bne.n	8004f58 <HAL_UART_Transmit+0x6c>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d104      	bne.n	8004f58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	61bb      	str	r3, [r7, #24]
 8004f56:	e003      	b.n	8004f60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f60:	e02e      	b.n	8004fc0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2180      	movs	r1, #128	; 0x80
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fcf9 	bl	8005964 <UART_WaitOnFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e03a      	b.n	8004ffa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10b      	bne.n	8004fa2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	61bb      	str	r3, [r7, #24]
 8004fa0:	e007      	b.n	8004fb2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	781a      	ldrb	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1cb      	bne.n	8004f62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2140      	movs	r1, #64	; 0x40
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 fcc5 	bl	8005964 <UART_WaitOnFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e006      	b.n	8004ffa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e000      	b.n	8004ffa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ff8:	2302      	movs	r3, #2
  }
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3720      	adds	r7, #32
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
	...

08005004 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08c      	sub	sp, #48	; 0x30
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	4613      	mov	r3, r2
 8005010:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b20      	cmp	r3, #32
 800501c:	d156      	bne.n	80050cc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_UART_Transmit_DMA+0x26>
 8005024:	88fb      	ldrh	r3, [r7, #6]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e04f      	b.n	80050ce <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	88fa      	ldrh	r2, [r7, #6]
 8005038:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	88fa      	ldrh	r2, [r7, #6]
 800503e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2221      	movs	r2, #33	; 0x21
 800504a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	4a21      	ldr	r2, [pc, #132]	; (80050d8 <HAL_UART_Transmit_DMA+0xd4>)
 8005054:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	4a20      	ldr	r2, [pc, #128]	; (80050dc <HAL_UART_Transmit_DMA+0xd8>)
 800505c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005062:	4a1f      	ldr	r2, [pc, #124]	; (80050e0 <HAL_UART_Transmit_DMA+0xdc>)
 8005064:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506a:	2200      	movs	r2, #0
 800506c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800506e:	f107 0308 	add.w	r3, r7, #8
 8005072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507a:	6819      	ldr	r1, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3304      	adds	r3, #4
 8005082:	461a      	mov	r2, r3
 8005084:	88fb      	ldrh	r3, [r7, #6]
 8005086:	f7fd febb 	bl	8002e00 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005092:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	3314      	adds	r3, #20
 800509a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	e853 3f00 	ldrex	r3, [r3]
 80050a2:	617b      	str	r3, [r7, #20]
   return(result);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3314      	adds	r3, #20
 80050b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050b4:	627a      	str	r2, [r7, #36]	; 0x24
 80050b6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b8:	6a39      	ldr	r1, [r7, #32]
 80050ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050bc:	e841 2300 	strex	r3, r2, [r1]
 80050c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e5      	bne.n	8005094 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e000      	b.n	80050ce <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3730      	adds	r7, #48	; 0x30
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	080056b3 	.word	0x080056b3
 80050dc:	0800574d 	.word	0x0800574d
 80050e0:	080058d1 	.word	0x080058d1

080050e4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	4613      	mov	r3, r2
 80050f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b20      	cmp	r3, #32
 80050fc:	d112      	bne.n	8005124 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d002      	beq.n	800510a <HAL_UART_Receive_DMA+0x26>
 8005104:	88fb      	ldrh	r3, [r7, #6]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e00b      	b.n	8005126 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005114:	88fb      	ldrh	r3, [r7, #6]
 8005116:	461a      	mov	r2, r3
 8005118:	68b9      	ldr	r1, [r7, #8]
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 fc7c 	bl	8005a18 <UART_Start_Receive_DMA>
 8005120:	4603      	mov	r3, r0
 8005122:	e000      	b.n	8005126 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
  }
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
	...

08005130 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b0ba      	sub	sp, #232	; 0xe8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005156:	2300      	movs	r3, #0
 8005158:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800515c:	2300      	movs	r3, #0
 800515e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800516e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10f      	bne.n	8005196 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d009      	beq.n	8005196 <HAL_UART_IRQHandler+0x66>
 8005182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 fde0 	bl	8005d54 <UART_Receive_IT>
      return;
 8005194:	e25b      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005196:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 80de 	beq.w	800535c <HAL_UART_IRQHandler+0x22c>
 80051a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80051ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80d1 	beq.w	800535c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80051ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00b      	beq.n	80051de <HAL_UART_IRQHandler+0xae>
 80051c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d005      	beq.n	80051de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d6:	f043 0201 	orr.w	r2, r3, #1
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <HAL_UART_IRQHandler+0xd2>
 80051ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fa:	f043 0202 	orr.w	r2, r3, #2
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00b      	beq.n	8005226 <HAL_UART_IRQHandler+0xf6>
 800520e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521e:	f043 0204 	orr.w	r2, r3, #4
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800522a:	f003 0308 	and.w	r3, r3, #8
 800522e:	2b00      	cmp	r3, #0
 8005230:	d011      	beq.n	8005256 <HAL_UART_IRQHandler+0x126>
 8005232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b00      	cmp	r3, #0
 800523c:	d105      	bne.n	800524a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800523e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524e:	f043 0208 	orr.w	r2, r3, #8
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525a:	2b00      	cmp	r3, #0
 800525c:	f000 81f2 	beq.w	8005644 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	2b00      	cmp	r3, #0
 800526a:	d008      	beq.n	800527e <HAL_UART_IRQHandler+0x14e>
 800526c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005270:	f003 0320 	and.w	r3, r3, #32
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fd6b 	bl	8005d54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005288:	2b00      	cmp	r3, #0
 800528a:	bf14      	ite	ne
 800528c:	2301      	movne	r3, #1
 800528e:	2300      	moveq	r3, #0
 8005290:	b2db      	uxtb	r3, r3
 8005292:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d103      	bne.n	80052aa <HAL_UART_IRQHandler+0x17a>
 80052a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d04f      	beq.n	800534a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fc75 	bl	8005b9a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d041      	beq.n	8005342 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	3314      	adds	r3, #20
 80052c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80052cc:	e853 3f00 	ldrex	r3, [r3]
 80052d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80052d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3314      	adds	r3, #20
 80052e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80052ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80052ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d1d9      	bne.n	80052be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d013      	beq.n	800533a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005316:	4a7e      	ldr	r2, [pc, #504]	; (8005510 <HAL_UART_IRQHandler+0x3e0>)
 8005318:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	4618      	mov	r0, r3
 8005320:	f7fd fe0a 	bl	8002f38 <HAL_DMA_Abort_IT>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d016      	beq.n	8005358 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005334:	4610      	mov	r0, r2
 8005336:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005338:	e00e      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f9a5 	bl	800568a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005340:	e00a      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f9a1 	bl	800568a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005348:	e006      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f99d 	bl	800568a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005356:	e175      	b.n	8005644 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005358:	bf00      	nop
    return;
 800535a:	e173      	b.n	8005644 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005360:	2b01      	cmp	r3, #1
 8005362:	f040 814f 	bne.w	8005604 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 8148 	beq.w	8005604 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8141 	beq.w	8005604 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005382:	2300      	movs	r3, #0
 8005384:	60bb      	str	r3, [r7, #8]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	60bb      	str	r3, [r7, #8]
 8005396:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 80b6 	beq.w	8005514 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 8145 	beq.w	8005648 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053c6:	429a      	cmp	r2, r3
 80053c8:	f080 813e 	bcs.w	8005648 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	2b20      	cmp	r3, #32
 80053dc:	f000 8088 	beq.w	80054f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	330c      	adds	r3, #12
 8005408:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800540c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005410:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005414:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005418:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800541c:	e841 2300 	strex	r3, r2, [r1]
 8005420:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005424:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1d9      	bne.n	80053e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3314      	adds	r3, #20
 8005432:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005434:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005436:	e853 3f00 	ldrex	r3, [r3]
 800543a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800543c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800543e:	f023 0301 	bic.w	r3, r3, #1
 8005442:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3314      	adds	r3, #20
 800544c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005450:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005454:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005456:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005458:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005462:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e1      	bne.n	800542c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3314      	adds	r3, #20
 800546e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005478:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800547a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800547e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3314      	adds	r3, #20
 8005488:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800548c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800548e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005490:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005492:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005494:	e841 2300 	strex	r3, r2, [r1]
 8005498:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800549a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e3      	bne.n	8005468 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80054be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054c0:	f023 0310 	bic.w	r3, r3, #16
 80054c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80054d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80054d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e3      	bne.n	80054ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7fd fce8 	bl	8002ec0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2202      	movs	r2, #2
 80054f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054fe:	b29b      	uxth	r3, r3
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	b29b      	uxth	r3, r3
 8005504:	4619      	mov	r1, r3
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f8c8 	bl	800569c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800550c:	e09c      	b.n	8005648 <HAL_UART_IRQHandler+0x518>
 800550e:	bf00      	nop
 8005510:	08005c5f 	.word	0x08005c5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800551c:	b29b      	uxth	r3, r3
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 808e 	beq.w	800564c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 8089 	beq.w	800564c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	330c      	adds	r3, #12
 8005540:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800554a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800554c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005550:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	330c      	adds	r3, #12
 800555a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800555e:	647a      	str	r2, [r7, #68]	; 0x44
 8005560:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005562:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005564:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005566:	e841 2300 	strex	r3, r2, [r1]
 800556a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800556c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1e3      	bne.n	800553a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3314      	adds	r3, #20
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	e853 3f00 	ldrex	r3, [r3]
 8005580:	623b      	str	r3, [r7, #32]
   return(result);
 8005582:	6a3b      	ldr	r3, [r7, #32]
 8005584:	f023 0301 	bic.w	r3, r3, #1
 8005588:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3314      	adds	r3, #20
 8005592:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005596:	633a      	str	r2, [r7, #48]	; 0x30
 8005598:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800559c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80055a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e3      	bne.n	8005572 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	330c      	adds	r3, #12
 80055be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	e853 3f00 	ldrex	r3, [r3]
 80055c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0310 	bic.w	r3, r3, #16
 80055ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	330c      	adds	r3, #12
 80055d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80055dc:	61fa      	str	r2, [r7, #28]
 80055de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	69b9      	ldr	r1, [r7, #24]
 80055e2:	69fa      	ldr	r2, [r7, #28]
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	617b      	str	r3, [r7, #20]
   return(result);
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e3      	bne.n	80055b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055fa:	4619      	mov	r1, r3
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f84d 	bl	800569c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005602:	e023      	b.n	800564c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560c:	2b00      	cmp	r3, #0
 800560e:	d009      	beq.n	8005624 <HAL_UART_IRQHandler+0x4f4>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 fb32 	bl	8005c86 <UART_Transmit_IT>
    return;
 8005622:	e014      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00e      	beq.n	800564e <HAL_UART_IRQHandler+0x51e>
 8005630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d008      	beq.n	800564e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fb71 	bl	8005d24 <UART_EndTransmit_IT>
    return;
 8005642:	e004      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
    return;
 8005644:	bf00      	nop
 8005646:	e002      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
      return;
 8005648:	bf00      	nop
 800564a:	e000      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
      return;
 800564c:	bf00      	nop
  }
}
 800564e:	37e8      	adds	r7, #232	; 0xe8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr

08005666 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr

08005678 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	bc80      	pop	{r7}
 800569a:	4770      	bx	lr

0800569c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	460b      	mov	r3, r1
 80056a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr

080056b2 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b090      	sub	sp, #64	; 0x40
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056be:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d137      	bne.n	800573e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80056ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d0:	2200      	movs	r2, #0
 80056d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80056d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	3314      	adds	r3, #20
 80056da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056de:	e853 3f00 	ldrex	r3, [r3]
 80056e2:	623b      	str	r3, [r7, #32]
   return(result);
 80056e4:	6a3b      	ldr	r3, [r7, #32]
 80056e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80056ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3314      	adds	r3, #20
 80056f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056f4:	633a      	str	r2, [r7, #48]	; 0x30
 80056f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e5      	bne.n	80056d4 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	60fb      	str	r3, [r7, #12]
   return(result);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800571e:	637b      	str	r3, [r7, #52]	; 0x34
 8005720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	330c      	adds	r3, #12
 8005726:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005728:	61fa      	str	r2, [r7, #28]
 800572a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	69b9      	ldr	r1, [r7, #24]
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	e841 2300 	strex	r3, r2, [r1]
 8005734:	617b      	str	r3, [r7, #20]
   return(result);
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e5      	bne.n	8005708 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800573c:	e002      	b.n	8005744 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800573e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005740:	f7ff ff88 	bl	8005654 <HAL_UART_TxCpltCallback>
}
 8005744:	bf00      	nop
 8005746:	3740      	adds	r7, #64	; 0x40
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f7ff ff83 	bl	8005666 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005760:	bf00      	nop
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b09c      	sub	sp, #112	; 0x70
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 0320 	and.w	r3, r3, #32
 8005780:	2b00      	cmp	r3, #0
 8005782:	d172      	bne.n	800586a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005786:	2200      	movs	r2, #0
 8005788:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800578a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800579a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800579c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80057a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80057aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80057ac:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e5      	bne.n	800578a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3314      	adds	r3, #20
 80057c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c8:	e853 3f00 	ldrex	r3, [r3]
 80057cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057d0:	f023 0301 	bic.w	r3, r3, #1
 80057d4:	667b      	str	r3, [r7, #100]	; 0x64
 80057d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3314      	adds	r3, #20
 80057dc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80057de:	647a      	str	r2, [r7, #68]	; 0x44
 80057e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057e6:	e841 2300 	strex	r3, r2, [r1]
 80057ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1e5      	bne.n	80057be <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3314      	adds	r3, #20
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fc:	e853 3f00 	ldrex	r3, [r3]
 8005800:	623b      	str	r3, [r7, #32]
   return(result);
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005808:	663b      	str	r3, [r7, #96]	; 0x60
 800580a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3314      	adds	r3, #20
 8005810:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005812:	633a      	str	r2, [r7, #48]	; 0x30
 8005814:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e5      	bne.n	80057f2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005828:	2220      	movs	r2, #32
 800582a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800582e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005832:	2b01      	cmp	r3, #1
 8005834:	d119      	bne.n	800586a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	330c      	adds	r3, #12
 800583c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	60fb      	str	r3, [r7, #12]
   return(result);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f023 0310 	bic.w	r3, r3, #16
 800584c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800584e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005856:	61fa      	str	r2, [r7, #28]
 8005858:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585a:	69b9      	ldr	r1, [r7, #24]
 800585c:	69fa      	ldr	r2, [r7, #28]
 800585e:	e841 2300 	strex	r3, r2, [r1]
 8005862:	617b      	str	r3, [r7, #20]
   return(result);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1e5      	bne.n	8005836 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800586a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800586c:	2200      	movs	r2, #0
 800586e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005874:	2b01      	cmp	r3, #1
 8005876:	d106      	bne.n	8005886 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800587a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800587c:	4619      	mov	r1, r3
 800587e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005880:	f7ff ff0c 	bl	800569c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005884:	e002      	b.n	800588c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005886:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005888:	f7fc fb84 	bl	8001f94 <HAL_UART_RxCpltCallback>
}
 800588c:	bf00      	nop
 800588e:	3770      	adds	r7, #112	; 0x70
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d108      	bne.n	80058c2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80058b4:	085b      	lsrs	r3, r3, #1
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	4619      	mov	r1, r3
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7ff feee 	bl	800569c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058c0:	e002      	b.n	80058c8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f7ff fed8 	bl	8005678 <HAL_UART_RxHalfCpltCallback>
}
 80058c8:	bf00      	nop
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	bf14      	ite	ne
 80058f0:	2301      	movne	r3, #1
 80058f2:	2300      	moveq	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b21      	cmp	r3, #33	; 0x21
 8005902:	d108      	bne.n	8005916 <UART_DMAError+0x46>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d005      	beq.n	8005916 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2200      	movs	r2, #0
 800590e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005910:	68b8      	ldr	r0, [r7, #8]
 8005912:	f000 f91b 	bl	8005b4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005920:	2b00      	cmp	r3, #0
 8005922:	bf14      	ite	ne
 8005924:	2301      	movne	r3, #1
 8005926:	2300      	moveq	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b22      	cmp	r3, #34	; 0x22
 8005936:	d108      	bne.n	800594a <UART_DMAError+0x7a>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d005      	beq.n	800594a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2200      	movs	r2, #0
 8005942:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005944:	68b8      	ldr	r0, [r7, #8]
 8005946:	f000 f928 	bl	8005b9a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594e:	f043 0210 	orr.w	r2, r3, #16
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005956:	68b8      	ldr	r0, [r7, #8]
 8005958:	f7ff fe97 	bl	800568a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800595c:	bf00      	nop
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	4613      	mov	r3, r2
 8005972:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	e03b      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597c:	d037      	beq.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597e:	f7fc fba3 	bl	80020c8 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	6a3a      	ldr	r2, [r7, #32]
 800598a:	429a      	cmp	r2, r3
 800598c:	d302      	bcc.n	8005994 <UART_WaitOnFlagUntilTimeout+0x30>
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e03a      	b.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f003 0304 	and.w	r3, r3, #4
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d023      	beq.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b80      	cmp	r3, #128	; 0x80
 80059aa:	d020      	beq.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2b40      	cmp	r3, #64	; 0x40
 80059b0:	d01d      	beq.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0308 	and.w	r3, r3, #8
 80059bc:	2b08      	cmp	r3, #8
 80059be:	d116      	bne.n	80059ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059c0:	2300      	movs	r3, #0
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	617b      	str	r3, [r7, #20]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 f8df 	bl	8005b9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2208      	movs	r2, #8
 80059e0:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e00f      	b.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	4013      	ands	r3, r2
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	bf0c      	ite	eq
 80059fe:	2301      	moveq	r3, #1
 8005a00:	2300      	movne	r3, #0
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	461a      	mov	r2, r3
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d0b4      	beq.n	8005976 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b098      	sub	sp, #96	; 0x60
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	4613      	mov	r3, r2
 8005a24:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	88fa      	ldrh	r2, [r7, #6]
 8005a30:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2222      	movs	r2, #34	; 0x22
 8005a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a44:	4a3e      	ldr	r2, [pc, #248]	; (8005b40 <UART_Start_Receive_DMA+0x128>)
 8005a46:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4c:	4a3d      	ldr	r2, [pc, #244]	; (8005b44 <UART_Start_Receive_DMA+0x12c>)
 8005a4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a54:	4a3c      	ldr	r2, [pc, #240]	; (8005b48 <UART_Start_Receive_DMA+0x130>)
 8005a56:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005a60:	f107 0308 	add.w	r3, r7, #8
 8005a64:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3304      	adds	r3, #4
 8005a70:	4619      	mov	r1, r3
 8005a72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	88fb      	ldrh	r3, [r7, #6]
 8005a78:	f7fd f9c2 	bl	8002e00 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	613b      	str	r3, [r7, #16]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	613b      	str	r3, [r7, #16]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	613b      	str	r3, [r7, #16]
 8005a90:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d019      	beq.n	8005ace <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	330c      	adds	r3, #12
 8005aa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa4:	e853 3f00 	ldrex	r3, [r3]
 8005aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ab0:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005aba:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005abc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005ac0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e5      	bne.n	8005a9a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3314      	adds	r3, #20
 8005ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae0:	f043 0301 	orr.w	r3, r3, #1
 8005ae4:	657b      	str	r3, [r7, #84]	; 0x54
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	3314      	adds	r3, #20
 8005aec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005aee:	63ba      	str	r2, [r7, #56]	; 0x38
 8005af0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005af4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005af6:	e841 2300 	strex	r3, r2, [r1]
 8005afa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1e5      	bne.n	8005ace <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3314      	adds	r3, #20
 8005b08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	e853 3f00 	ldrex	r3, [r3]
 8005b10:	617b      	str	r3, [r7, #20]
   return(result);
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b18:	653b      	str	r3, [r7, #80]	; 0x50
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	3314      	adds	r3, #20
 8005b20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005b22:	627a      	str	r2, [r7, #36]	; 0x24
 8005b24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b26:	6a39      	ldr	r1, [r7, #32]
 8005b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1e5      	bne.n	8005b02 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3760      	adds	r7, #96	; 0x60
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	08005769 	.word	0x08005769
 8005b44:	08005895 	.word	0x08005895
 8005b48:	080058d1 	.word	0x080058d1

08005b4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b089      	sub	sp, #36	; 0x24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	330c      	adds	r3, #12
 8005b5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005b6a:	61fb      	str	r3, [r7, #28]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	330c      	adds	r3, #12
 8005b72:	69fa      	ldr	r2, [r7, #28]
 8005b74:	61ba      	str	r2, [r7, #24]
 8005b76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b78:	6979      	ldr	r1, [r7, #20]
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	e841 2300 	strex	r3, r2, [r1]
 8005b80:	613b      	str	r3, [r7, #16]
   return(result);
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1e5      	bne.n	8005b54 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2220      	movs	r2, #32
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8005b90:	bf00      	nop
 8005b92:	3724      	adds	r7, #36	; 0x24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr

08005b9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b095      	sub	sp, #84	; 0x54
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	330c      	adds	r3, #12
 8005ba8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	330c      	adds	r3, #12
 8005bc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005bc2:	643a      	str	r2, [r7, #64]	; 0x40
 8005bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005bc8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bca:	e841 2300 	strex	r3, r2, [r1]
 8005bce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1e5      	bne.n	8005ba2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3314      	adds	r3, #20
 8005bdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bde:	6a3b      	ldr	r3, [r7, #32]
 8005be0:	e853 3f00 	ldrex	r3, [r3]
 8005be4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f023 0301 	bic.w	r3, r3, #1
 8005bec:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3314      	adds	r3, #20
 8005bf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bf6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bf8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bfe:	e841 2300 	strex	r3, r2, [r1]
 8005c02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1e5      	bne.n	8005bd6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d119      	bne.n	8005c46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	330c      	adds	r3, #12
 8005c18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	f023 0310 	bic.w	r3, r3, #16
 8005c28:	647b      	str	r3, [r7, #68]	; 0x44
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	330c      	adds	r3, #12
 8005c30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c32:	61ba      	str	r2, [r7, #24]
 8005c34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	6979      	ldr	r1, [r7, #20]
 8005c38:	69ba      	ldr	r2, [r7, #24]
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e5      	bne.n	8005c12 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c54:	bf00      	nop
 8005c56:	3754      	adds	r7, #84	; 0x54
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff fd06 	bl	800568a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b21      	cmp	r3, #33	; 0x21
 8005c98:	d13e      	bne.n	8005d18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca2:	d114      	bne.n	8005cce <UART_Transmit_IT+0x48>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d110      	bne.n	8005cce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cc0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	1c9a      	adds	r2, r3, #2
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	621a      	str	r2, [r3, #32]
 8005ccc:	e008      	b.n	8005ce0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	1c59      	adds	r1, r3, #1
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6211      	str	r1, [r2, #32]
 8005cd8:	781a      	ldrb	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	4619      	mov	r1, r3
 8005cee:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10f      	bne.n	8005d14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	e000      	b.n	8005d1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d18:	2302      	movs	r3, #2
  }
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bc80      	pop	{r7}
 8005d22:	4770      	bx	lr

08005d24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f7ff fc85 	bl	8005654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b08c      	sub	sp, #48	; 0x30
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b22      	cmp	r3, #34	; 0x22
 8005d66:	f040 80ae 	bne.w	8005ec6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d72:	d117      	bne.n	8005da4 <UART_Receive_IT+0x50>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d113      	bne.n	8005da4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d84:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	1c9a      	adds	r2, r3, #2
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	629a      	str	r2, [r3, #40]	; 0x28
 8005da2:	e026      	b.n	8005df2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005daa:	2300      	movs	r3, #0
 8005dac:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005db6:	d007      	beq.n	8005dc8 <UART_Receive_IT+0x74>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10a      	bne.n	8005dd6 <UART_Receive_IT+0x82>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d106      	bne.n	8005dd6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd2:	701a      	strb	r2, [r3, #0]
 8005dd4:	e008      	b.n	8005de8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	4619      	mov	r1, r3
 8005e00:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d15d      	bne.n	8005ec2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68da      	ldr	r2, [r3, #12]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0220 	bic.w	r2, r2, #32
 8005e14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	695a      	ldr	r2, [r3, #20]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0201 	bic.w	r2, r2, #1
 8005e34:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d135      	bne.n	8005eb8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	330c      	adds	r3, #12
 8005e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	e853 3f00 	ldrex	r3, [r3]
 8005e60:	613b      	str	r3, [r7, #16]
   return(result);
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	f023 0310 	bic.w	r3, r3, #16
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	330c      	adds	r3, #12
 8005e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e72:	623a      	str	r2, [r7, #32]
 8005e74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e76:	69f9      	ldr	r1, [r7, #28]
 8005e78:	6a3a      	ldr	r2, [r7, #32]
 8005e7a:	e841 2300 	strex	r3, r2, [r1]
 8005e7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1e5      	bne.n	8005e52 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0310 	and.w	r3, r3, #16
 8005e90:	2b10      	cmp	r3, #16
 8005e92:	d10a      	bne.n	8005eaa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e94:	2300      	movs	r3, #0
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005eae:	4619      	mov	r1, r3
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7ff fbf3 	bl	800569c <HAL_UARTEx_RxEventCallback>
 8005eb6:	e002      	b.n	8005ebe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7fc f86b 	bl	8001f94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	e002      	b.n	8005ec8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	e000      	b.n	8005ec8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005ec6:	2302      	movs	r3, #2
  }
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3730      	adds	r7, #48	; 0x30
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68da      	ldr	r2, [r3, #12]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005f0a:	f023 030c 	bic.w	r3, r3, #12
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	6812      	ldr	r2, [r2, #0]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	430b      	orrs	r3, r1
 8005f16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699a      	ldr	r2, [r3, #24]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a2c      	ldr	r2, [pc, #176]	; (8005fe4 <UART_SetConfig+0x114>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d103      	bne.n	8005f40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005f38:	f7fd ff78 	bl	8003e2c <HAL_RCC_GetPCLK2Freq>
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	e002      	b.n	8005f46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005f40:	f7fd ff60 	bl	8003e04 <HAL_RCC_GetPCLK1Freq>
 8005f44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	009a      	lsls	r2, r3, #2
 8005f50:	441a      	add	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5c:	4a22      	ldr	r2, [pc, #136]	; (8005fe8 <UART_SetConfig+0x118>)
 8005f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	0119      	lsls	r1, r3, #4
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	009a      	lsls	r2, r3, #2
 8005f70:	441a      	add	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f7c:	4b1a      	ldr	r3, [pc, #104]	; (8005fe8 <UART_SetConfig+0x118>)
 8005f7e:	fba3 0302 	umull	r0, r3, r3, r2
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	2064      	movs	r0, #100	; 0x64
 8005f86:	fb00 f303 	mul.w	r3, r0, r3
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	011b      	lsls	r3, r3, #4
 8005f8e:	3332      	adds	r3, #50	; 0x32
 8005f90:	4a15      	ldr	r2, [pc, #84]	; (8005fe8 <UART_SetConfig+0x118>)
 8005f92:	fba2 2303 	umull	r2, r3, r2, r3
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f9c:	4419      	add	r1, r3
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	009a      	lsls	r2, r3, #2
 8005fa8:	441a      	add	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fb4:	4b0c      	ldr	r3, [pc, #48]	; (8005fe8 <UART_SetConfig+0x118>)
 8005fb6:	fba3 0302 	umull	r0, r3, r3, r2
 8005fba:	095b      	lsrs	r3, r3, #5
 8005fbc:	2064      	movs	r0, #100	; 0x64
 8005fbe:	fb00 f303 	mul.w	r3, r0, r3
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	3332      	adds	r3, #50	; 0x32
 8005fc8:	4a07      	ldr	r2, [pc, #28]	; (8005fe8 <UART_SetConfig+0x118>)
 8005fca:	fba2 2303 	umull	r2, r3, r2, r3
 8005fce:	095b      	lsrs	r3, r3, #5
 8005fd0:	f003 020f 	and.w	r2, r3, #15
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	440a      	add	r2, r1
 8005fda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005fdc:	bf00      	nop
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	40013800 	.word	0x40013800
 8005fe8:	51eb851f 	.word	0x51eb851f

08005fec <__cvt>:
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff2:	461f      	mov	r7, r3
 8005ff4:	bfbb      	ittet	lt
 8005ff6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005ffa:	461f      	movlt	r7, r3
 8005ffc:	2300      	movge	r3, #0
 8005ffe:	232d      	movlt	r3, #45	; 0x2d
 8006000:	b088      	sub	sp, #32
 8006002:	4614      	mov	r4, r2
 8006004:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006006:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006008:	7013      	strb	r3, [r2, #0]
 800600a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800600c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006010:	f023 0820 	bic.w	r8, r3, #32
 8006014:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006018:	d005      	beq.n	8006026 <__cvt+0x3a>
 800601a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800601e:	d100      	bne.n	8006022 <__cvt+0x36>
 8006020:	3501      	adds	r5, #1
 8006022:	2302      	movs	r3, #2
 8006024:	e000      	b.n	8006028 <__cvt+0x3c>
 8006026:	2303      	movs	r3, #3
 8006028:	aa07      	add	r2, sp, #28
 800602a:	9204      	str	r2, [sp, #16]
 800602c:	aa06      	add	r2, sp, #24
 800602e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006032:	e9cd 3500 	strd	r3, r5, [sp]
 8006036:	4622      	mov	r2, r4
 8006038:	463b      	mov	r3, r7
 800603a:	f001 f899 	bl	8007170 <_dtoa_r>
 800603e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006042:	4606      	mov	r6, r0
 8006044:	d102      	bne.n	800604c <__cvt+0x60>
 8006046:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006048:	07db      	lsls	r3, r3, #31
 800604a:	d522      	bpl.n	8006092 <__cvt+0xa6>
 800604c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006050:	eb06 0905 	add.w	r9, r6, r5
 8006054:	d110      	bne.n	8006078 <__cvt+0x8c>
 8006056:	7833      	ldrb	r3, [r6, #0]
 8006058:	2b30      	cmp	r3, #48	; 0x30
 800605a:	d10a      	bne.n	8006072 <__cvt+0x86>
 800605c:	2200      	movs	r2, #0
 800605e:	2300      	movs	r3, #0
 8006060:	4620      	mov	r0, r4
 8006062:	4639      	mov	r1, r7
 8006064:	f7fa fca0 	bl	80009a8 <__aeabi_dcmpeq>
 8006068:	b918      	cbnz	r0, 8006072 <__cvt+0x86>
 800606a:	f1c5 0501 	rsb	r5, r5, #1
 800606e:	f8ca 5000 	str.w	r5, [sl]
 8006072:	f8da 3000 	ldr.w	r3, [sl]
 8006076:	4499      	add	r9, r3
 8006078:	2200      	movs	r2, #0
 800607a:	2300      	movs	r3, #0
 800607c:	4620      	mov	r0, r4
 800607e:	4639      	mov	r1, r7
 8006080:	f7fa fc92 	bl	80009a8 <__aeabi_dcmpeq>
 8006084:	b108      	cbz	r0, 800608a <__cvt+0x9e>
 8006086:	f8cd 901c 	str.w	r9, [sp, #28]
 800608a:	2230      	movs	r2, #48	; 0x30
 800608c:	9b07      	ldr	r3, [sp, #28]
 800608e:	454b      	cmp	r3, r9
 8006090:	d307      	bcc.n	80060a2 <__cvt+0xb6>
 8006092:	4630      	mov	r0, r6
 8006094:	9b07      	ldr	r3, [sp, #28]
 8006096:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006098:	1b9b      	subs	r3, r3, r6
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	b008      	add	sp, #32
 800609e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a2:	1c59      	adds	r1, r3, #1
 80060a4:	9107      	str	r1, [sp, #28]
 80060a6:	701a      	strb	r2, [r3, #0]
 80060a8:	e7f0      	b.n	800608c <__cvt+0xa0>

080060aa <__exponent>:
 80060aa:	4603      	mov	r3, r0
 80060ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060ae:	2900      	cmp	r1, #0
 80060b0:	f803 2b02 	strb.w	r2, [r3], #2
 80060b4:	bfb6      	itet	lt
 80060b6:	222d      	movlt	r2, #45	; 0x2d
 80060b8:	222b      	movge	r2, #43	; 0x2b
 80060ba:	4249      	neglt	r1, r1
 80060bc:	2909      	cmp	r1, #9
 80060be:	7042      	strb	r2, [r0, #1]
 80060c0:	dd2a      	ble.n	8006118 <__exponent+0x6e>
 80060c2:	f10d 0207 	add.w	r2, sp, #7
 80060c6:	4617      	mov	r7, r2
 80060c8:	260a      	movs	r6, #10
 80060ca:	fb91 f5f6 	sdiv	r5, r1, r6
 80060ce:	4694      	mov	ip, r2
 80060d0:	fb06 1415 	mls	r4, r6, r5, r1
 80060d4:	3430      	adds	r4, #48	; 0x30
 80060d6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80060da:	460c      	mov	r4, r1
 80060dc:	2c63      	cmp	r4, #99	; 0x63
 80060de:	4629      	mov	r1, r5
 80060e0:	f102 32ff 	add.w	r2, r2, #4294967295
 80060e4:	dcf1      	bgt.n	80060ca <__exponent+0x20>
 80060e6:	3130      	adds	r1, #48	; 0x30
 80060e8:	f1ac 0402 	sub.w	r4, ip, #2
 80060ec:	f802 1c01 	strb.w	r1, [r2, #-1]
 80060f0:	4622      	mov	r2, r4
 80060f2:	1c41      	adds	r1, r0, #1
 80060f4:	42ba      	cmp	r2, r7
 80060f6:	d30a      	bcc.n	800610e <__exponent+0x64>
 80060f8:	f10d 0209 	add.w	r2, sp, #9
 80060fc:	eba2 020c 	sub.w	r2, r2, ip
 8006100:	42bc      	cmp	r4, r7
 8006102:	bf88      	it	hi
 8006104:	2200      	movhi	r2, #0
 8006106:	4413      	add	r3, r2
 8006108:	1a18      	subs	r0, r3, r0
 800610a:	b003      	add	sp, #12
 800610c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800610e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006112:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006116:	e7ed      	b.n	80060f4 <__exponent+0x4a>
 8006118:	2330      	movs	r3, #48	; 0x30
 800611a:	3130      	adds	r1, #48	; 0x30
 800611c:	7083      	strb	r3, [r0, #2]
 800611e:	70c1      	strb	r1, [r0, #3]
 8006120:	1d03      	adds	r3, r0, #4
 8006122:	e7f1      	b.n	8006108 <__exponent+0x5e>

08006124 <_printf_float>:
 8006124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006128:	b091      	sub	sp, #68	; 0x44
 800612a:	460c      	mov	r4, r1
 800612c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006130:	4616      	mov	r6, r2
 8006132:	461f      	mov	r7, r3
 8006134:	4605      	mov	r5, r0
 8006136:	f000 ff05 	bl	8006f44 <_localeconv_r>
 800613a:	6803      	ldr	r3, [r0, #0]
 800613c:	4618      	mov	r0, r3
 800613e:	9309      	str	r3, [sp, #36]	; 0x24
 8006140:	f7fa f806 	bl	8000150 <strlen>
 8006144:	2300      	movs	r3, #0
 8006146:	930e      	str	r3, [sp, #56]	; 0x38
 8006148:	f8d8 3000 	ldr.w	r3, [r8]
 800614c:	900a      	str	r0, [sp, #40]	; 0x28
 800614e:	3307      	adds	r3, #7
 8006150:	f023 0307 	bic.w	r3, r3, #7
 8006154:	f103 0208 	add.w	r2, r3, #8
 8006158:	f894 9018 	ldrb.w	r9, [r4, #24]
 800615c:	f8d4 b000 	ldr.w	fp, [r4]
 8006160:	f8c8 2000 	str.w	r2, [r8]
 8006164:	e9d3 a800 	ldrd	sl, r8, [r3]
 8006168:	4652      	mov	r2, sl
 800616a:	4643      	mov	r3, r8
 800616c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006170:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006174:	930b      	str	r3, [sp, #44]	; 0x2c
 8006176:	f04f 32ff 	mov.w	r2, #4294967295
 800617a:	4650      	mov	r0, sl
 800617c:	4b9c      	ldr	r3, [pc, #624]	; (80063f0 <_printf_float+0x2cc>)
 800617e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006180:	f7fa fc44 	bl	8000a0c <__aeabi_dcmpun>
 8006184:	bb70      	cbnz	r0, 80061e4 <_printf_float+0xc0>
 8006186:	f04f 32ff 	mov.w	r2, #4294967295
 800618a:	4650      	mov	r0, sl
 800618c:	4b98      	ldr	r3, [pc, #608]	; (80063f0 <_printf_float+0x2cc>)
 800618e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006190:	f7fa fc1e 	bl	80009d0 <__aeabi_dcmple>
 8006194:	bb30      	cbnz	r0, 80061e4 <_printf_float+0xc0>
 8006196:	2200      	movs	r2, #0
 8006198:	2300      	movs	r3, #0
 800619a:	4650      	mov	r0, sl
 800619c:	4641      	mov	r1, r8
 800619e:	f7fa fc0d 	bl	80009bc <__aeabi_dcmplt>
 80061a2:	b110      	cbz	r0, 80061aa <_printf_float+0x86>
 80061a4:	232d      	movs	r3, #45	; 0x2d
 80061a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061aa:	4a92      	ldr	r2, [pc, #584]	; (80063f4 <_printf_float+0x2d0>)
 80061ac:	4b92      	ldr	r3, [pc, #584]	; (80063f8 <_printf_float+0x2d4>)
 80061ae:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80061b2:	bf94      	ite	ls
 80061b4:	4690      	movls	r8, r2
 80061b6:	4698      	movhi	r8, r3
 80061b8:	2303      	movs	r3, #3
 80061ba:	f04f 0a00 	mov.w	sl, #0
 80061be:	6123      	str	r3, [r4, #16]
 80061c0:	f02b 0304 	bic.w	r3, fp, #4
 80061c4:	6023      	str	r3, [r4, #0]
 80061c6:	4633      	mov	r3, r6
 80061c8:	4621      	mov	r1, r4
 80061ca:	4628      	mov	r0, r5
 80061cc:	9700      	str	r7, [sp, #0]
 80061ce:	aa0f      	add	r2, sp, #60	; 0x3c
 80061d0:	f000 f9d6 	bl	8006580 <_printf_common>
 80061d4:	3001      	adds	r0, #1
 80061d6:	f040 8090 	bne.w	80062fa <_printf_float+0x1d6>
 80061da:	f04f 30ff 	mov.w	r0, #4294967295
 80061de:	b011      	add	sp, #68	; 0x44
 80061e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e4:	4652      	mov	r2, sl
 80061e6:	4643      	mov	r3, r8
 80061e8:	4650      	mov	r0, sl
 80061ea:	4641      	mov	r1, r8
 80061ec:	f7fa fc0e 	bl	8000a0c <__aeabi_dcmpun>
 80061f0:	b148      	cbz	r0, 8006206 <_printf_float+0xe2>
 80061f2:	f1b8 0f00 	cmp.w	r8, #0
 80061f6:	bfb8      	it	lt
 80061f8:	232d      	movlt	r3, #45	; 0x2d
 80061fa:	4a80      	ldr	r2, [pc, #512]	; (80063fc <_printf_float+0x2d8>)
 80061fc:	bfb8      	it	lt
 80061fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006202:	4b7f      	ldr	r3, [pc, #508]	; (8006400 <_printf_float+0x2dc>)
 8006204:	e7d3      	b.n	80061ae <_printf_float+0x8a>
 8006206:	6863      	ldr	r3, [r4, #4]
 8006208:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	d142      	bne.n	8006296 <_printf_float+0x172>
 8006210:	2306      	movs	r3, #6
 8006212:	6063      	str	r3, [r4, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	9206      	str	r2, [sp, #24]
 8006218:	aa0e      	add	r2, sp, #56	; 0x38
 800621a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800621e:	aa0d      	add	r2, sp, #52	; 0x34
 8006220:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006224:	9203      	str	r2, [sp, #12]
 8006226:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800622a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800622e:	6023      	str	r3, [r4, #0]
 8006230:	6863      	ldr	r3, [r4, #4]
 8006232:	4652      	mov	r2, sl
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	4628      	mov	r0, r5
 8006238:	4643      	mov	r3, r8
 800623a:	910b      	str	r1, [sp, #44]	; 0x2c
 800623c:	f7ff fed6 	bl	8005fec <__cvt>
 8006240:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006242:	4680      	mov	r8, r0
 8006244:	2947      	cmp	r1, #71	; 0x47
 8006246:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006248:	d108      	bne.n	800625c <_printf_float+0x138>
 800624a:	1cc8      	adds	r0, r1, #3
 800624c:	db02      	blt.n	8006254 <_printf_float+0x130>
 800624e:	6863      	ldr	r3, [r4, #4]
 8006250:	4299      	cmp	r1, r3
 8006252:	dd40      	ble.n	80062d6 <_printf_float+0x1b2>
 8006254:	f1a9 0902 	sub.w	r9, r9, #2
 8006258:	fa5f f989 	uxtb.w	r9, r9
 800625c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006260:	d81f      	bhi.n	80062a2 <_printf_float+0x17e>
 8006262:	464a      	mov	r2, r9
 8006264:	3901      	subs	r1, #1
 8006266:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800626a:	910d      	str	r1, [sp, #52]	; 0x34
 800626c:	f7ff ff1d 	bl	80060aa <__exponent>
 8006270:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006272:	4682      	mov	sl, r0
 8006274:	1813      	adds	r3, r2, r0
 8006276:	2a01      	cmp	r2, #1
 8006278:	6123      	str	r3, [r4, #16]
 800627a:	dc02      	bgt.n	8006282 <_printf_float+0x15e>
 800627c:	6822      	ldr	r2, [r4, #0]
 800627e:	07d2      	lsls	r2, r2, #31
 8006280:	d501      	bpl.n	8006286 <_printf_float+0x162>
 8006282:	3301      	adds	r3, #1
 8006284:	6123      	str	r3, [r4, #16]
 8006286:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800628a:	2b00      	cmp	r3, #0
 800628c:	d09b      	beq.n	80061c6 <_printf_float+0xa2>
 800628e:	232d      	movs	r3, #45	; 0x2d
 8006290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006294:	e797      	b.n	80061c6 <_printf_float+0xa2>
 8006296:	2947      	cmp	r1, #71	; 0x47
 8006298:	d1bc      	bne.n	8006214 <_printf_float+0xf0>
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1ba      	bne.n	8006214 <_printf_float+0xf0>
 800629e:	2301      	movs	r3, #1
 80062a0:	e7b7      	b.n	8006212 <_printf_float+0xee>
 80062a2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80062a6:	d118      	bne.n	80062da <_printf_float+0x1b6>
 80062a8:	2900      	cmp	r1, #0
 80062aa:	6863      	ldr	r3, [r4, #4]
 80062ac:	dd0b      	ble.n	80062c6 <_printf_float+0x1a2>
 80062ae:	6121      	str	r1, [r4, #16]
 80062b0:	b913      	cbnz	r3, 80062b8 <_printf_float+0x194>
 80062b2:	6822      	ldr	r2, [r4, #0]
 80062b4:	07d0      	lsls	r0, r2, #31
 80062b6:	d502      	bpl.n	80062be <_printf_float+0x19a>
 80062b8:	3301      	adds	r3, #1
 80062ba:	440b      	add	r3, r1
 80062bc:	6123      	str	r3, [r4, #16]
 80062be:	f04f 0a00 	mov.w	sl, #0
 80062c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80062c4:	e7df      	b.n	8006286 <_printf_float+0x162>
 80062c6:	b913      	cbnz	r3, 80062ce <_printf_float+0x1aa>
 80062c8:	6822      	ldr	r2, [r4, #0]
 80062ca:	07d2      	lsls	r2, r2, #31
 80062cc:	d501      	bpl.n	80062d2 <_printf_float+0x1ae>
 80062ce:	3302      	adds	r3, #2
 80062d0:	e7f4      	b.n	80062bc <_printf_float+0x198>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e7f2      	b.n	80062bc <_printf_float+0x198>
 80062d6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80062da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062dc:	4299      	cmp	r1, r3
 80062de:	db05      	blt.n	80062ec <_printf_float+0x1c8>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	6121      	str	r1, [r4, #16]
 80062e4:	07d8      	lsls	r0, r3, #31
 80062e6:	d5ea      	bpl.n	80062be <_printf_float+0x19a>
 80062e8:	1c4b      	adds	r3, r1, #1
 80062ea:	e7e7      	b.n	80062bc <_printf_float+0x198>
 80062ec:	2900      	cmp	r1, #0
 80062ee:	bfcc      	ite	gt
 80062f0:	2201      	movgt	r2, #1
 80062f2:	f1c1 0202 	rsble	r2, r1, #2
 80062f6:	4413      	add	r3, r2
 80062f8:	e7e0      	b.n	80062bc <_printf_float+0x198>
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	055a      	lsls	r2, r3, #21
 80062fe:	d407      	bmi.n	8006310 <_printf_float+0x1ec>
 8006300:	6923      	ldr	r3, [r4, #16]
 8006302:	4642      	mov	r2, r8
 8006304:	4631      	mov	r1, r6
 8006306:	4628      	mov	r0, r5
 8006308:	47b8      	blx	r7
 800630a:	3001      	adds	r0, #1
 800630c:	d12b      	bne.n	8006366 <_printf_float+0x242>
 800630e:	e764      	b.n	80061da <_printf_float+0xb6>
 8006310:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006314:	f240 80dd 	bls.w	80064d2 <_printf_float+0x3ae>
 8006318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800631c:	2200      	movs	r2, #0
 800631e:	2300      	movs	r3, #0
 8006320:	f7fa fb42 	bl	80009a8 <__aeabi_dcmpeq>
 8006324:	2800      	cmp	r0, #0
 8006326:	d033      	beq.n	8006390 <_printf_float+0x26c>
 8006328:	2301      	movs	r3, #1
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	4a35      	ldr	r2, [pc, #212]	; (8006404 <_printf_float+0x2e0>)
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f af51 	beq.w	80061da <_printf_float+0xb6>
 8006338:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800633c:	429a      	cmp	r2, r3
 800633e:	db02      	blt.n	8006346 <_printf_float+0x222>
 8006340:	6823      	ldr	r3, [r4, #0]
 8006342:	07d8      	lsls	r0, r3, #31
 8006344:	d50f      	bpl.n	8006366 <_printf_float+0x242>
 8006346:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800634a:	4631      	mov	r1, r6
 800634c:	4628      	mov	r0, r5
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	f43f af42 	beq.w	80061da <_printf_float+0xb6>
 8006356:	f04f 0800 	mov.w	r8, #0
 800635a:	f104 091a 	add.w	r9, r4, #26
 800635e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006360:	3b01      	subs	r3, #1
 8006362:	4543      	cmp	r3, r8
 8006364:	dc09      	bgt.n	800637a <_printf_float+0x256>
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	079b      	lsls	r3, r3, #30
 800636a:	f100 8104 	bmi.w	8006576 <_printf_float+0x452>
 800636e:	68e0      	ldr	r0, [r4, #12]
 8006370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006372:	4298      	cmp	r0, r3
 8006374:	bfb8      	it	lt
 8006376:	4618      	movlt	r0, r3
 8006378:	e731      	b.n	80061de <_printf_float+0xba>
 800637a:	2301      	movs	r3, #1
 800637c:	464a      	mov	r2, r9
 800637e:	4631      	mov	r1, r6
 8006380:	4628      	mov	r0, r5
 8006382:	47b8      	blx	r7
 8006384:	3001      	adds	r0, #1
 8006386:	f43f af28 	beq.w	80061da <_printf_float+0xb6>
 800638a:	f108 0801 	add.w	r8, r8, #1
 800638e:	e7e6      	b.n	800635e <_printf_float+0x23a>
 8006390:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006392:	2b00      	cmp	r3, #0
 8006394:	dc38      	bgt.n	8006408 <_printf_float+0x2e4>
 8006396:	2301      	movs	r3, #1
 8006398:	4631      	mov	r1, r6
 800639a:	4628      	mov	r0, r5
 800639c:	4a19      	ldr	r2, [pc, #100]	; (8006404 <_printf_float+0x2e0>)
 800639e:	47b8      	blx	r7
 80063a0:	3001      	adds	r0, #1
 80063a2:	f43f af1a 	beq.w	80061da <_printf_float+0xb6>
 80063a6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80063aa:	4313      	orrs	r3, r2
 80063ac:	d102      	bne.n	80063b4 <_printf_float+0x290>
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	07d9      	lsls	r1, r3, #31
 80063b2:	d5d8      	bpl.n	8006366 <_printf_float+0x242>
 80063b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b8:	4631      	mov	r1, r6
 80063ba:	4628      	mov	r0, r5
 80063bc:	47b8      	blx	r7
 80063be:	3001      	adds	r0, #1
 80063c0:	f43f af0b 	beq.w	80061da <_printf_float+0xb6>
 80063c4:	f04f 0900 	mov.w	r9, #0
 80063c8:	f104 0a1a 	add.w	sl, r4, #26
 80063cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063ce:	425b      	negs	r3, r3
 80063d0:	454b      	cmp	r3, r9
 80063d2:	dc01      	bgt.n	80063d8 <_printf_float+0x2b4>
 80063d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063d6:	e794      	b.n	8006302 <_printf_float+0x1de>
 80063d8:	2301      	movs	r3, #1
 80063da:	4652      	mov	r2, sl
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	f43f aef9 	beq.w	80061da <_printf_float+0xb6>
 80063e8:	f109 0901 	add.w	r9, r9, #1
 80063ec:	e7ee      	b.n	80063cc <_printf_float+0x2a8>
 80063ee:	bf00      	nop
 80063f0:	7fefffff 	.word	0x7fefffff
 80063f4:	0800a7e2 	.word	0x0800a7e2
 80063f8:	0800a7e6 	.word	0x0800a7e6
 80063fc:	0800a7ea 	.word	0x0800a7ea
 8006400:	0800a7ee 	.word	0x0800a7ee
 8006404:	0800a7f2 	.word	0x0800a7f2
 8006408:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800640a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800640c:	429a      	cmp	r2, r3
 800640e:	bfa8      	it	ge
 8006410:	461a      	movge	r2, r3
 8006412:	2a00      	cmp	r2, #0
 8006414:	4691      	mov	r9, r2
 8006416:	dc37      	bgt.n	8006488 <_printf_float+0x364>
 8006418:	f04f 0b00 	mov.w	fp, #0
 800641c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006420:	f104 021a 	add.w	r2, r4, #26
 8006424:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006428:	ebaa 0309 	sub.w	r3, sl, r9
 800642c:	455b      	cmp	r3, fp
 800642e:	dc33      	bgt.n	8006498 <_printf_float+0x374>
 8006430:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006434:	429a      	cmp	r2, r3
 8006436:	db3b      	blt.n	80064b0 <_printf_float+0x38c>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	07da      	lsls	r2, r3, #31
 800643c:	d438      	bmi.n	80064b0 <_printf_float+0x38c>
 800643e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006442:	eba2 0903 	sub.w	r9, r2, r3
 8006446:	eba2 020a 	sub.w	r2, r2, sl
 800644a:	4591      	cmp	r9, r2
 800644c:	bfa8      	it	ge
 800644e:	4691      	movge	r9, r2
 8006450:	f1b9 0f00 	cmp.w	r9, #0
 8006454:	dc34      	bgt.n	80064c0 <_printf_float+0x39c>
 8006456:	f04f 0800 	mov.w	r8, #0
 800645a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800645e:	f104 0a1a 	add.w	sl, r4, #26
 8006462:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006466:	1a9b      	subs	r3, r3, r2
 8006468:	eba3 0309 	sub.w	r3, r3, r9
 800646c:	4543      	cmp	r3, r8
 800646e:	f77f af7a 	ble.w	8006366 <_printf_float+0x242>
 8006472:	2301      	movs	r3, #1
 8006474:	4652      	mov	r2, sl
 8006476:	4631      	mov	r1, r6
 8006478:	4628      	mov	r0, r5
 800647a:	47b8      	blx	r7
 800647c:	3001      	adds	r0, #1
 800647e:	f43f aeac 	beq.w	80061da <_printf_float+0xb6>
 8006482:	f108 0801 	add.w	r8, r8, #1
 8006486:	e7ec      	b.n	8006462 <_printf_float+0x33e>
 8006488:	4613      	mov	r3, r2
 800648a:	4631      	mov	r1, r6
 800648c:	4642      	mov	r2, r8
 800648e:	4628      	mov	r0, r5
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	d1c0      	bne.n	8006418 <_printf_float+0x2f4>
 8006496:	e6a0      	b.n	80061da <_printf_float+0xb6>
 8006498:	2301      	movs	r3, #1
 800649a:	4631      	mov	r1, r6
 800649c:	4628      	mov	r0, r5
 800649e:	920b      	str	r2, [sp, #44]	; 0x2c
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	f43f ae99 	beq.w	80061da <_printf_float+0xb6>
 80064a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064aa:	f10b 0b01 	add.w	fp, fp, #1
 80064ae:	e7b9      	b.n	8006424 <_printf_float+0x300>
 80064b0:	4631      	mov	r1, r6
 80064b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	d1bf      	bne.n	800643e <_printf_float+0x31a>
 80064be:	e68c      	b.n	80061da <_printf_float+0xb6>
 80064c0:	464b      	mov	r3, r9
 80064c2:	4631      	mov	r1, r6
 80064c4:	4628      	mov	r0, r5
 80064c6:	eb08 020a 	add.w	r2, r8, sl
 80064ca:	47b8      	blx	r7
 80064cc:	3001      	adds	r0, #1
 80064ce:	d1c2      	bne.n	8006456 <_printf_float+0x332>
 80064d0:	e683      	b.n	80061da <_printf_float+0xb6>
 80064d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064d4:	2a01      	cmp	r2, #1
 80064d6:	dc01      	bgt.n	80064dc <_printf_float+0x3b8>
 80064d8:	07db      	lsls	r3, r3, #31
 80064da:	d539      	bpl.n	8006550 <_printf_float+0x42c>
 80064dc:	2301      	movs	r3, #1
 80064de:	4642      	mov	r2, r8
 80064e0:	4631      	mov	r1, r6
 80064e2:	4628      	mov	r0, r5
 80064e4:	47b8      	blx	r7
 80064e6:	3001      	adds	r0, #1
 80064e8:	f43f ae77 	beq.w	80061da <_printf_float+0xb6>
 80064ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064f0:	4631      	mov	r1, r6
 80064f2:	4628      	mov	r0, r5
 80064f4:	47b8      	blx	r7
 80064f6:	3001      	adds	r0, #1
 80064f8:	f43f ae6f 	beq.w	80061da <_printf_float+0xb6>
 80064fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006500:	2200      	movs	r2, #0
 8006502:	2300      	movs	r3, #0
 8006504:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006508:	f7fa fa4e 	bl	80009a8 <__aeabi_dcmpeq>
 800650c:	b9d8      	cbnz	r0, 8006546 <_printf_float+0x422>
 800650e:	f109 33ff 	add.w	r3, r9, #4294967295
 8006512:	f108 0201 	add.w	r2, r8, #1
 8006516:	4631      	mov	r1, r6
 8006518:	4628      	mov	r0, r5
 800651a:	47b8      	blx	r7
 800651c:	3001      	adds	r0, #1
 800651e:	d10e      	bne.n	800653e <_printf_float+0x41a>
 8006520:	e65b      	b.n	80061da <_printf_float+0xb6>
 8006522:	2301      	movs	r3, #1
 8006524:	464a      	mov	r2, r9
 8006526:	4631      	mov	r1, r6
 8006528:	4628      	mov	r0, r5
 800652a:	47b8      	blx	r7
 800652c:	3001      	adds	r0, #1
 800652e:	f43f ae54 	beq.w	80061da <_printf_float+0xb6>
 8006532:	f108 0801 	add.w	r8, r8, #1
 8006536:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006538:	3b01      	subs	r3, #1
 800653a:	4543      	cmp	r3, r8
 800653c:	dcf1      	bgt.n	8006522 <_printf_float+0x3fe>
 800653e:	4653      	mov	r3, sl
 8006540:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006544:	e6de      	b.n	8006304 <_printf_float+0x1e0>
 8006546:	f04f 0800 	mov.w	r8, #0
 800654a:	f104 091a 	add.w	r9, r4, #26
 800654e:	e7f2      	b.n	8006536 <_printf_float+0x412>
 8006550:	2301      	movs	r3, #1
 8006552:	4642      	mov	r2, r8
 8006554:	e7df      	b.n	8006516 <_printf_float+0x3f2>
 8006556:	2301      	movs	r3, #1
 8006558:	464a      	mov	r2, r9
 800655a:	4631      	mov	r1, r6
 800655c:	4628      	mov	r0, r5
 800655e:	47b8      	blx	r7
 8006560:	3001      	adds	r0, #1
 8006562:	f43f ae3a 	beq.w	80061da <_printf_float+0xb6>
 8006566:	f108 0801 	add.w	r8, r8, #1
 800656a:	68e3      	ldr	r3, [r4, #12]
 800656c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800656e:	1a5b      	subs	r3, r3, r1
 8006570:	4543      	cmp	r3, r8
 8006572:	dcf0      	bgt.n	8006556 <_printf_float+0x432>
 8006574:	e6fb      	b.n	800636e <_printf_float+0x24a>
 8006576:	f04f 0800 	mov.w	r8, #0
 800657a:	f104 0919 	add.w	r9, r4, #25
 800657e:	e7f4      	b.n	800656a <_printf_float+0x446>

08006580 <_printf_common>:
 8006580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006584:	4616      	mov	r6, r2
 8006586:	4699      	mov	r9, r3
 8006588:	688a      	ldr	r2, [r1, #8]
 800658a:	690b      	ldr	r3, [r1, #16]
 800658c:	4607      	mov	r7, r0
 800658e:	4293      	cmp	r3, r2
 8006590:	bfb8      	it	lt
 8006592:	4613      	movlt	r3, r2
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800659a:	460c      	mov	r4, r1
 800659c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065a0:	b10a      	cbz	r2, 80065a6 <_printf_common+0x26>
 80065a2:	3301      	adds	r3, #1
 80065a4:	6033      	str	r3, [r6, #0]
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	0699      	lsls	r1, r3, #26
 80065aa:	bf42      	ittt	mi
 80065ac:	6833      	ldrmi	r3, [r6, #0]
 80065ae:	3302      	addmi	r3, #2
 80065b0:	6033      	strmi	r3, [r6, #0]
 80065b2:	6825      	ldr	r5, [r4, #0]
 80065b4:	f015 0506 	ands.w	r5, r5, #6
 80065b8:	d106      	bne.n	80065c8 <_printf_common+0x48>
 80065ba:	f104 0a19 	add.w	sl, r4, #25
 80065be:	68e3      	ldr	r3, [r4, #12]
 80065c0:	6832      	ldr	r2, [r6, #0]
 80065c2:	1a9b      	subs	r3, r3, r2
 80065c4:	42ab      	cmp	r3, r5
 80065c6:	dc2b      	bgt.n	8006620 <_printf_common+0xa0>
 80065c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065cc:	1e13      	subs	r3, r2, #0
 80065ce:	6822      	ldr	r2, [r4, #0]
 80065d0:	bf18      	it	ne
 80065d2:	2301      	movne	r3, #1
 80065d4:	0692      	lsls	r2, r2, #26
 80065d6:	d430      	bmi.n	800663a <_printf_common+0xba>
 80065d8:	4649      	mov	r1, r9
 80065da:	4638      	mov	r0, r7
 80065dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065e0:	47c0      	blx	r8
 80065e2:	3001      	adds	r0, #1
 80065e4:	d023      	beq.n	800662e <_printf_common+0xae>
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	6922      	ldr	r2, [r4, #16]
 80065ea:	f003 0306 	and.w	r3, r3, #6
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	bf14      	ite	ne
 80065f2:	2500      	movne	r5, #0
 80065f4:	6833      	ldreq	r3, [r6, #0]
 80065f6:	f04f 0600 	mov.w	r6, #0
 80065fa:	bf08      	it	eq
 80065fc:	68e5      	ldreq	r5, [r4, #12]
 80065fe:	f104 041a 	add.w	r4, r4, #26
 8006602:	bf08      	it	eq
 8006604:	1aed      	subeq	r5, r5, r3
 8006606:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800660a:	bf08      	it	eq
 800660c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006610:	4293      	cmp	r3, r2
 8006612:	bfc4      	itt	gt
 8006614:	1a9b      	subgt	r3, r3, r2
 8006616:	18ed      	addgt	r5, r5, r3
 8006618:	42b5      	cmp	r5, r6
 800661a:	d11a      	bne.n	8006652 <_printf_common+0xd2>
 800661c:	2000      	movs	r0, #0
 800661e:	e008      	b.n	8006632 <_printf_common+0xb2>
 8006620:	2301      	movs	r3, #1
 8006622:	4652      	mov	r2, sl
 8006624:	4649      	mov	r1, r9
 8006626:	4638      	mov	r0, r7
 8006628:	47c0      	blx	r8
 800662a:	3001      	adds	r0, #1
 800662c:	d103      	bne.n	8006636 <_printf_common+0xb6>
 800662e:	f04f 30ff 	mov.w	r0, #4294967295
 8006632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006636:	3501      	adds	r5, #1
 8006638:	e7c1      	b.n	80065be <_printf_common+0x3e>
 800663a:	2030      	movs	r0, #48	; 0x30
 800663c:	18e1      	adds	r1, r4, r3
 800663e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006642:	1c5a      	adds	r2, r3, #1
 8006644:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006648:	4422      	add	r2, r4
 800664a:	3302      	adds	r3, #2
 800664c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006650:	e7c2      	b.n	80065d8 <_printf_common+0x58>
 8006652:	2301      	movs	r3, #1
 8006654:	4622      	mov	r2, r4
 8006656:	4649      	mov	r1, r9
 8006658:	4638      	mov	r0, r7
 800665a:	47c0      	blx	r8
 800665c:	3001      	adds	r0, #1
 800665e:	d0e6      	beq.n	800662e <_printf_common+0xae>
 8006660:	3601      	adds	r6, #1
 8006662:	e7d9      	b.n	8006618 <_printf_common+0x98>

08006664 <_printf_i>:
 8006664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006668:	7e0f      	ldrb	r7, [r1, #24]
 800666a:	4691      	mov	r9, r2
 800666c:	2f78      	cmp	r7, #120	; 0x78
 800666e:	4680      	mov	r8, r0
 8006670:	460c      	mov	r4, r1
 8006672:	469a      	mov	sl, r3
 8006674:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006676:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800667a:	d807      	bhi.n	800668c <_printf_i+0x28>
 800667c:	2f62      	cmp	r7, #98	; 0x62
 800667e:	d80a      	bhi.n	8006696 <_printf_i+0x32>
 8006680:	2f00      	cmp	r7, #0
 8006682:	f000 80d5 	beq.w	8006830 <_printf_i+0x1cc>
 8006686:	2f58      	cmp	r7, #88	; 0x58
 8006688:	f000 80c1 	beq.w	800680e <_printf_i+0x1aa>
 800668c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006690:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006694:	e03a      	b.n	800670c <_printf_i+0xa8>
 8006696:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800669a:	2b15      	cmp	r3, #21
 800669c:	d8f6      	bhi.n	800668c <_printf_i+0x28>
 800669e:	a101      	add	r1, pc, #4	; (adr r1, 80066a4 <_printf_i+0x40>)
 80066a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066a4:	080066fd 	.word	0x080066fd
 80066a8:	08006711 	.word	0x08006711
 80066ac:	0800668d 	.word	0x0800668d
 80066b0:	0800668d 	.word	0x0800668d
 80066b4:	0800668d 	.word	0x0800668d
 80066b8:	0800668d 	.word	0x0800668d
 80066bc:	08006711 	.word	0x08006711
 80066c0:	0800668d 	.word	0x0800668d
 80066c4:	0800668d 	.word	0x0800668d
 80066c8:	0800668d 	.word	0x0800668d
 80066cc:	0800668d 	.word	0x0800668d
 80066d0:	08006817 	.word	0x08006817
 80066d4:	0800673d 	.word	0x0800673d
 80066d8:	080067d1 	.word	0x080067d1
 80066dc:	0800668d 	.word	0x0800668d
 80066e0:	0800668d 	.word	0x0800668d
 80066e4:	08006839 	.word	0x08006839
 80066e8:	0800668d 	.word	0x0800668d
 80066ec:	0800673d 	.word	0x0800673d
 80066f0:	0800668d 	.word	0x0800668d
 80066f4:	0800668d 	.word	0x0800668d
 80066f8:	080067d9 	.word	0x080067d9
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	1d1a      	adds	r2, r3, #4
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	602a      	str	r2, [r5, #0]
 8006704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006708:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800670c:	2301      	movs	r3, #1
 800670e:	e0a0      	b.n	8006852 <_printf_i+0x1ee>
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	682b      	ldr	r3, [r5, #0]
 8006714:	0607      	lsls	r7, r0, #24
 8006716:	f103 0104 	add.w	r1, r3, #4
 800671a:	6029      	str	r1, [r5, #0]
 800671c:	d501      	bpl.n	8006722 <_printf_i+0xbe>
 800671e:	681e      	ldr	r6, [r3, #0]
 8006720:	e003      	b.n	800672a <_printf_i+0xc6>
 8006722:	0646      	lsls	r6, r0, #25
 8006724:	d5fb      	bpl.n	800671e <_printf_i+0xba>
 8006726:	f9b3 6000 	ldrsh.w	r6, [r3]
 800672a:	2e00      	cmp	r6, #0
 800672c:	da03      	bge.n	8006736 <_printf_i+0xd2>
 800672e:	232d      	movs	r3, #45	; 0x2d
 8006730:	4276      	negs	r6, r6
 8006732:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006736:	230a      	movs	r3, #10
 8006738:	4859      	ldr	r0, [pc, #356]	; (80068a0 <_printf_i+0x23c>)
 800673a:	e012      	b.n	8006762 <_printf_i+0xfe>
 800673c:	682b      	ldr	r3, [r5, #0]
 800673e:	6820      	ldr	r0, [r4, #0]
 8006740:	1d19      	adds	r1, r3, #4
 8006742:	6029      	str	r1, [r5, #0]
 8006744:	0605      	lsls	r5, r0, #24
 8006746:	d501      	bpl.n	800674c <_printf_i+0xe8>
 8006748:	681e      	ldr	r6, [r3, #0]
 800674a:	e002      	b.n	8006752 <_printf_i+0xee>
 800674c:	0641      	lsls	r1, r0, #25
 800674e:	d5fb      	bpl.n	8006748 <_printf_i+0xe4>
 8006750:	881e      	ldrh	r6, [r3, #0]
 8006752:	2f6f      	cmp	r7, #111	; 0x6f
 8006754:	bf0c      	ite	eq
 8006756:	2308      	moveq	r3, #8
 8006758:	230a      	movne	r3, #10
 800675a:	4851      	ldr	r0, [pc, #324]	; (80068a0 <_printf_i+0x23c>)
 800675c:	2100      	movs	r1, #0
 800675e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006762:	6865      	ldr	r5, [r4, #4]
 8006764:	2d00      	cmp	r5, #0
 8006766:	bfa8      	it	ge
 8006768:	6821      	ldrge	r1, [r4, #0]
 800676a:	60a5      	str	r5, [r4, #8]
 800676c:	bfa4      	itt	ge
 800676e:	f021 0104 	bicge.w	r1, r1, #4
 8006772:	6021      	strge	r1, [r4, #0]
 8006774:	b90e      	cbnz	r6, 800677a <_printf_i+0x116>
 8006776:	2d00      	cmp	r5, #0
 8006778:	d04b      	beq.n	8006812 <_printf_i+0x1ae>
 800677a:	4615      	mov	r5, r2
 800677c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006780:	fb03 6711 	mls	r7, r3, r1, r6
 8006784:	5dc7      	ldrb	r7, [r0, r7]
 8006786:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800678a:	4637      	mov	r7, r6
 800678c:	42bb      	cmp	r3, r7
 800678e:	460e      	mov	r6, r1
 8006790:	d9f4      	bls.n	800677c <_printf_i+0x118>
 8006792:	2b08      	cmp	r3, #8
 8006794:	d10b      	bne.n	80067ae <_printf_i+0x14a>
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	07de      	lsls	r6, r3, #31
 800679a:	d508      	bpl.n	80067ae <_printf_i+0x14a>
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	6861      	ldr	r1, [r4, #4]
 80067a0:	4299      	cmp	r1, r3
 80067a2:	bfde      	ittt	le
 80067a4:	2330      	movle	r3, #48	; 0x30
 80067a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067ae:	1b52      	subs	r2, r2, r5
 80067b0:	6122      	str	r2, [r4, #16]
 80067b2:	464b      	mov	r3, r9
 80067b4:	4621      	mov	r1, r4
 80067b6:	4640      	mov	r0, r8
 80067b8:	f8cd a000 	str.w	sl, [sp]
 80067bc:	aa03      	add	r2, sp, #12
 80067be:	f7ff fedf 	bl	8006580 <_printf_common>
 80067c2:	3001      	adds	r0, #1
 80067c4:	d14a      	bne.n	800685c <_printf_i+0x1f8>
 80067c6:	f04f 30ff 	mov.w	r0, #4294967295
 80067ca:	b004      	add	sp, #16
 80067cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	f043 0320 	orr.w	r3, r3, #32
 80067d6:	6023      	str	r3, [r4, #0]
 80067d8:	2778      	movs	r7, #120	; 0x78
 80067da:	4832      	ldr	r0, [pc, #200]	; (80068a4 <_printf_i+0x240>)
 80067dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067e0:	6823      	ldr	r3, [r4, #0]
 80067e2:	6829      	ldr	r1, [r5, #0]
 80067e4:	061f      	lsls	r7, r3, #24
 80067e6:	f851 6b04 	ldr.w	r6, [r1], #4
 80067ea:	d402      	bmi.n	80067f2 <_printf_i+0x18e>
 80067ec:	065f      	lsls	r7, r3, #25
 80067ee:	bf48      	it	mi
 80067f0:	b2b6      	uxthmi	r6, r6
 80067f2:	07df      	lsls	r7, r3, #31
 80067f4:	bf48      	it	mi
 80067f6:	f043 0320 	orrmi.w	r3, r3, #32
 80067fa:	6029      	str	r1, [r5, #0]
 80067fc:	bf48      	it	mi
 80067fe:	6023      	strmi	r3, [r4, #0]
 8006800:	b91e      	cbnz	r6, 800680a <_printf_i+0x1a6>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	f023 0320 	bic.w	r3, r3, #32
 8006808:	6023      	str	r3, [r4, #0]
 800680a:	2310      	movs	r3, #16
 800680c:	e7a6      	b.n	800675c <_printf_i+0xf8>
 800680e:	4824      	ldr	r0, [pc, #144]	; (80068a0 <_printf_i+0x23c>)
 8006810:	e7e4      	b.n	80067dc <_printf_i+0x178>
 8006812:	4615      	mov	r5, r2
 8006814:	e7bd      	b.n	8006792 <_printf_i+0x12e>
 8006816:	682b      	ldr	r3, [r5, #0]
 8006818:	6826      	ldr	r6, [r4, #0]
 800681a:	1d18      	adds	r0, r3, #4
 800681c:	6961      	ldr	r1, [r4, #20]
 800681e:	6028      	str	r0, [r5, #0]
 8006820:	0635      	lsls	r5, r6, #24
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	d501      	bpl.n	800682a <_printf_i+0x1c6>
 8006826:	6019      	str	r1, [r3, #0]
 8006828:	e002      	b.n	8006830 <_printf_i+0x1cc>
 800682a:	0670      	lsls	r0, r6, #25
 800682c:	d5fb      	bpl.n	8006826 <_printf_i+0x1c2>
 800682e:	8019      	strh	r1, [r3, #0]
 8006830:	2300      	movs	r3, #0
 8006832:	4615      	mov	r5, r2
 8006834:	6123      	str	r3, [r4, #16]
 8006836:	e7bc      	b.n	80067b2 <_printf_i+0x14e>
 8006838:	682b      	ldr	r3, [r5, #0]
 800683a:	2100      	movs	r1, #0
 800683c:	1d1a      	adds	r2, r3, #4
 800683e:	602a      	str	r2, [r5, #0]
 8006840:	681d      	ldr	r5, [r3, #0]
 8006842:	6862      	ldr	r2, [r4, #4]
 8006844:	4628      	mov	r0, r5
 8006846:	f000 fbf4 	bl	8007032 <memchr>
 800684a:	b108      	cbz	r0, 8006850 <_printf_i+0x1ec>
 800684c:	1b40      	subs	r0, r0, r5
 800684e:	6060      	str	r0, [r4, #4]
 8006850:	6863      	ldr	r3, [r4, #4]
 8006852:	6123      	str	r3, [r4, #16]
 8006854:	2300      	movs	r3, #0
 8006856:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800685a:	e7aa      	b.n	80067b2 <_printf_i+0x14e>
 800685c:	462a      	mov	r2, r5
 800685e:	4649      	mov	r1, r9
 8006860:	4640      	mov	r0, r8
 8006862:	6923      	ldr	r3, [r4, #16]
 8006864:	47d0      	blx	sl
 8006866:	3001      	adds	r0, #1
 8006868:	d0ad      	beq.n	80067c6 <_printf_i+0x162>
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	079b      	lsls	r3, r3, #30
 800686e:	d413      	bmi.n	8006898 <_printf_i+0x234>
 8006870:	68e0      	ldr	r0, [r4, #12]
 8006872:	9b03      	ldr	r3, [sp, #12]
 8006874:	4298      	cmp	r0, r3
 8006876:	bfb8      	it	lt
 8006878:	4618      	movlt	r0, r3
 800687a:	e7a6      	b.n	80067ca <_printf_i+0x166>
 800687c:	2301      	movs	r3, #1
 800687e:	4632      	mov	r2, r6
 8006880:	4649      	mov	r1, r9
 8006882:	4640      	mov	r0, r8
 8006884:	47d0      	blx	sl
 8006886:	3001      	adds	r0, #1
 8006888:	d09d      	beq.n	80067c6 <_printf_i+0x162>
 800688a:	3501      	adds	r5, #1
 800688c:	68e3      	ldr	r3, [r4, #12]
 800688e:	9903      	ldr	r1, [sp, #12]
 8006890:	1a5b      	subs	r3, r3, r1
 8006892:	42ab      	cmp	r3, r5
 8006894:	dcf2      	bgt.n	800687c <_printf_i+0x218>
 8006896:	e7eb      	b.n	8006870 <_printf_i+0x20c>
 8006898:	2500      	movs	r5, #0
 800689a:	f104 0619 	add.w	r6, r4, #25
 800689e:	e7f5      	b.n	800688c <_printf_i+0x228>
 80068a0:	0800a7f4 	.word	0x0800a7f4
 80068a4:	0800a805 	.word	0x0800a805

080068a8 <_scanf_float>:
 80068a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ac:	b087      	sub	sp, #28
 80068ae:	9303      	str	r3, [sp, #12]
 80068b0:	688b      	ldr	r3, [r1, #8]
 80068b2:	4617      	mov	r7, r2
 80068b4:	1e5a      	subs	r2, r3, #1
 80068b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80068ba:	bf85      	ittet	hi
 80068bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80068c0:	195b      	addhi	r3, r3, r5
 80068c2:	2300      	movls	r3, #0
 80068c4:	9302      	strhi	r3, [sp, #8]
 80068c6:	bf88      	it	hi
 80068c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80068cc:	468b      	mov	fp, r1
 80068ce:	f04f 0500 	mov.w	r5, #0
 80068d2:	bf8c      	ite	hi
 80068d4:	608b      	strhi	r3, [r1, #8]
 80068d6:	9302      	strls	r3, [sp, #8]
 80068d8:	680b      	ldr	r3, [r1, #0]
 80068da:	4680      	mov	r8, r0
 80068dc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80068e0:	f84b 3b1c 	str.w	r3, [fp], #28
 80068e4:	460c      	mov	r4, r1
 80068e6:	465e      	mov	r6, fp
 80068e8:	46aa      	mov	sl, r5
 80068ea:	46a9      	mov	r9, r5
 80068ec:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80068f0:	9501      	str	r5, [sp, #4]
 80068f2:	68a2      	ldr	r2, [r4, #8]
 80068f4:	b152      	cbz	r2, 800690c <_scanf_float+0x64>
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	2b4e      	cmp	r3, #78	; 0x4e
 80068fc:	d864      	bhi.n	80069c8 <_scanf_float+0x120>
 80068fe:	2b40      	cmp	r3, #64	; 0x40
 8006900:	d83c      	bhi.n	800697c <_scanf_float+0xd4>
 8006902:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006906:	b2c8      	uxtb	r0, r1
 8006908:	280e      	cmp	r0, #14
 800690a:	d93a      	bls.n	8006982 <_scanf_float+0xda>
 800690c:	f1b9 0f00 	cmp.w	r9, #0
 8006910:	d003      	beq.n	800691a <_scanf_float+0x72>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800691e:	f1ba 0f01 	cmp.w	sl, #1
 8006922:	f200 8113 	bhi.w	8006b4c <_scanf_float+0x2a4>
 8006926:	455e      	cmp	r6, fp
 8006928:	f200 8105 	bhi.w	8006b36 <_scanf_float+0x28e>
 800692c:	2501      	movs	r5, #1
 800692e:	4628      	mov	r0, r5
 8006930:	b007      	add	sp, #28
 8006932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006936:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800693a:	2a0d      	cmp	r2, #13
 800693c:	d8e6      	bhi.n	800690c <_scanf_float+0x64>
 800693e:	a101      	add	r1, pc, #4	; (adr r1, 8006944 <_scanf_float+0x9c>)
 8006940:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006944:	08006a83 	.word	0x08006a83
 8006948:	0800690d 	.word	0x0800690d
 800694c:	0800690d 	.word	0x0800690d
 8006950:	0800690d 	.word	0x0800690d
 8006954:	08006ae3 	.word	0x08006ae3
 8006958:	08006abb 	.word	0x08006abb
 800695c:	0800690d 	.word	0x0800690d
 8006960:	0800690d 	.word	0x0800690d
 8006964:	08006a91 	.word	0x08006a91
 8006968:	0800690d 	.word	0x0800690d
 800696c:	0800690d 	.word	0x0800690d
 8006970:	0800690d 	.word	0x0800690d
 8006974:	0800690d 	.word	0x0800690d
 8006978:	08006a49 	.word	0x08006a49
 800697c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006980:	e7db      	b.n	800693a <_scanf_float+0x92>
 8006982:	290e      	cmp	r1, #14
 8006984:	d8c2      	bhi.n	800690c <_scanf_float+0x64>
 8006986:	a001      	add	r0, pc, #4	; (adr r0, 800698c <_scanf_float+0xe4>)
 8006988:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800698c:	08006a3b 	.word	0x08006a3b
 8006990:	0800690d 	.word	0x0800690d
 8006994:	08006a3b 	.word	0x08006a3b
 8006998:	08006acf 	.word	0x08006acf
 800699c:	0800690d 	.word	0x0800690d
 80069a0:	080069e9 	.word	0x080069e9
 80069a4:	08006a25 	.word	0x08006a25
 80069a8:	08006a25 	.word	0x08006a25
 80069ac:	08006a25 	.word	0x08006a25
 80069b0:	08006a25 	.word	0x08006a25
 80069b4:	08006a25 	.word	0x08006a25
 80069b8:	08006a25 	.word	0x08006a25
 80069bc:	08006a25 	.word	0x08006a25
 80069c0:	08006a25 	.word	0x08006a25
 80069c4:	08006a25 	.word	0x08006a25
 80069c8:	2b6e      	cmp	r3, #110	; 0x6e
 80069ca:	d809      	bhi.n	80069e0 <_scanf_float+0x138>
 80069cc:	2b60      	cmp	r3, #96	; 0x60
 80069ce:	d8b2      	bhi.n	8006936 <_scanf_float+0x8e>
 80069d0:	2b54      	cmp	r3, #84	; 0x54
 80069d2:	d077      	beq.n	8006ac4 <_scanf_float+0x21c>
 80069d4:	2b59      	cmp	r3, #89	; 0x59
 80069d6:	d199      	bne.n	800690c <_scanf_float+0x64>
 80069d8:	2d07      	cmp	r5, #7
 80069da:	d197      	bne.n	800690c <_scanf_float+0x64>
 80069dc:	2508      	movs	r5, #8
 80069de:	e029      	b.n	8006a34 <_scanf_float+0x18c>
 80069e0:	2b74      	cmp	r3, #116	; 0x74
 80069e2:	d06f      	beq.n	8006ac4 <_scanf_float+0x21c>
 80069e4:	2b79      	cmp	r3, #121	; 0x79
 80069e6:	e7f6      	b.n	80069d6 <_scanf_float+0x12e>
 80069e8:	6821      	ldr	r1, [r4, #0]
 80069ea:	05c8      	lsls	r0, r1, #23
 80069ec:	d51a      	bpl.n	8006a24 <_scanf_float+0x17c>
 80069ee:	9b02      	ldr	r3, [sp, #8]
 80069f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80069f4:	6021      	str	r1, [r4, #0]
 80069f6:	f109 0901 	add.w	r9, r9, #1
 80069fa:	b11b      	cbz	r3, 8006a04 <_scanf_float+0x15c>
 80069fc:	3b01      	subs	r3, #1
 80069fe:	3201      	adds	r2, #1
 8006a00:	9302      	str	r3, [sp, #8]
 8006a02:	60a2      	str	r2, [r4, #8]
 8006a04:	68a3      	ldr	r3, [r4, #8]
 8006a06:	3b01      	subs	r3, #1
 8006a08:	60a3      	str	r3, [r4, #8]
 8006a0a:	6923      	ldr	r3, [r4, #16]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	6123      	str	r3, [r4, #16]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3b01      	subs	r3, #1
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	607b      	str	r3, [r7, #4]
 8006a18:	f340 8084 	ble.w	8006b24 <_scanf_float+0x27c>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	603b      	str	r3, [r7, #0]
 8006a22:	e766      	b.n	80068f2 <_scanf_float+0x4a>
 8006a24:	eb1a 0f05 	cmn.w	sl, r5
 8006a28:	f47f af70 	bne.w	800690c <_scanf_float+0x64>
 8006a2c:	6822      	ldr	r2, [r4, #0]
 8006a2e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a32:	6022      	str	r2, [r4, #0]
 8006a34:	f806 3b01 	strb.w	r3, [r6], #1
 8006a38:	e7e4      	b.n	8006a04 <_scanf_float+0x15c>
 8006a3a:	6822      	ldr	r2, [r4, #0]
 8006a3c:	0610      	lsls	r0, r2, #24
 8006a3e:	f57f af65 	bpl.w	800690c <_scanf_float+0x64>
 8006a42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a46:	e7f4      	b.n	8006a32 <_scanf_float+0x18a>
 8006a48:	f1ba 0f00 	cmp.w	sl, #0
 8006a4c:	d10e      	bne.n	8006a6c <_scanf_float+0x1c4>
 8006a4e:	f1b9 0f00 	cmp.w	r9, #0
 8006a52:	d10e      	bne.n	8006a72 <_scanf_float+0x1ca>
 8006a54:	6822      	ldr	r2, [r4, #0]
 8006a56:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a5a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a5e:	d108      	bne.n	8006a72 <_scanf_float+0x1ca>
 8006a60:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a64:	f04f 0a01 	mov.w	sl, #1
 8006a68:	6022      	str	r2, [r4, #0]
 8006a6a:	e7e3      	b.n	8006a34 <_scanf_float+0x18c>
 8006a6c:	f1ba 0f02 	cmp.w	sl, #2
 8006a70:	d055      	beq.n	8006b1e <_scanf_float+0x276>
 8006a72:	2d01      	cmp	r5, #1
 8006a74:	d002      	beq.n	8006a7c <_scanf_float+0x1d4>
 8006a76:	2d04      	cmp	r5, #4
 8006a78:	f47f af48 	bne.w	800690c <_scanf_float+0x64>
 8006a7c:	3501      	adds	r5, #1
 8006a7e:	b2ed      	uxtb	r5, r5
 8006a80:	e7d8      	b.n	8006a34 <_scanf_float+0x18c>
 8006a82:	f1ba 0f01 	cmp.w	sl, #1
 8006a86:	f47f af41 	bne.w	800690c <_scanf_float+0x64>
 8006a8a:	f04f 0a02 	mov.w	sl, #2
 8006a8e:	e7d1      	b.n	8006a34 <_scanf_float+0x18c>
 8006a90:	b97d      	cbnz	r5, 8006ab2 <_scanf_float+0x20a>
 8006a92:	f1b9 0f00 	cmp.w	r9, #0
 8006a96:	f47f af3c 	bne.w	8006912 <_scanf_float+0x6a>
 8006a9a:	6822      	ldr	r2, [r4, #0]
 8006a9c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006aa0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006aa4:	f47f af39 	bne.w	800691a <_scanf_float+0x72>
 8006aa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006aac:	2501      	movs	r5, #1
 8006aae:	6022      	str	r2, [r4, #0]
 8006ab0:	e7c0      	b.n	8006a34 <_scanf_float+0x18c>
 8006ab2:	2d03      	cmp	r5, #3
 8006ab4:	d0e2      	beq.n	8006a7c <_scanf_float+0x1d4>
 8006ab6:	2d05      	cmp	r5, #5
 8006ab8:	e7de      	b.n	8006a78 <_scanf_float+0x1d0>
 8006aba:	2d02      	cmp	r5, #2
 8006abc:	f47f af26 	bne.w	800690c <_scanf_float+0x64>
 8006ac0:	2503      	movs	r5, #3
 8006ac2:	e7b7      	b.n	8006a34 <_scanf_float+0x18c>
 8006ac4:	2d06      	cmp	r5, #6
 8006ac6:	f47f af21 	bne.w	800690c <_scanf_float+0x64>
 8006aca:	2507      	movs	r5, #7
 8006acc:	e7b2      	b.n	8006a34 <_scanf_float+0x18c>
 8006ace:	6822      	ldr	r2, [r4, #0]
 8006ad0:	0591      	lsls	r1, r2, #22
 8006ad2:	f57f af1b 	bpl.w	800690c <_scanf_float+0x64>
 8006ad6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ada:	6022      	str	r2, [r4, #0]
 8006adc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ae0:	e7a8      	b.n	8006a34 <_scanf_float+0x18c>
 8006ae2:	6822      	ldr	r2, [r4, #0]
 8006ae4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006ae8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006aec:	d006      	beq.n	8006afc <_scanf_float+0x254>
 8006aee:	0550      	lsls	r0, r2, #21
 8006af0:	f57f af0c 	bpl.w	800690c <_scanf_float+0x64>
 8006af4:	f1b9 0f00 	cmp.w	r9, #0
 8006af8:	f43f af0f 	beq.w	800691a <_scanf_float+0x72>
 8006afc:	0591      	lsls	r1, r2, #22
 8006afe:	bf58      	it	pl
 8006b00:	9901      	ldrpl	r1, [sp, #4]
 8006b02:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b06:	bf58      	it	pl
 8006b08:	eba9 0101 	subpl.w	r1, r9, r1
 8006b0c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b10:	f04f 0900 	mov.w	r9, #0
 8006b14:	bf58      	it	pl
 8006b16:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b1a:	6022      	str	r2, [r4, #0]
 8006b1c:	e78a      	b.n	8006a34 <_scanf_float+0x18c>
 8006b1e:	f04f 0a03 	mov.w	sl, #3
 8006b22:	e787      	b.n	8006a34 <_scanf_float+0x18c>
 8006b24:	4639      	mov	r1, r7
 8006b26:	4640      	mov	r0, r8
 8006b28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b2c:	4798      	blx	r3
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	f43f aedf 	beq.w	80068f2 <_scanf_float+0x4a>
 8006b34:	e6ea      	b.n	800690c <_scanf_float+0x64>
 8006b36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b3a:	463a      	mov	r2, r7
 8006b3c:	4640      	mov	r0, r8
 8006b3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b42:	4798      	blx	r3
 8006b44:	6923      	ldr	r3, [r4, #16]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	6123      	str	r3, [r4, #16]
 8006b4a:	e6ec      	b.n	8006926 <_scanf_float+0x7e>
 8006b4c:	1e6b      	subs	r3, r5, #1
 8006b4e:	2b06      	cmp	r3, #6
 8006b50:	d825      	bhi.n	8006b9e <_scanf_float+0x2f6>
 8006b52:	2d02      	cmp	r5, #2
 8006b54:	d836      	bhi.n	8006bc4 <_scanf_float+0x31c>
 8006b56:	455e      	cmp	r6, fp
 8006b58:	f67f aee8 	bls.w	800692c <_scanf_float+0x84>
 8006b5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b60:	463a      	mov	r2, r7
 8006b62:	4640      	mov	r0, r8
 8006b64:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b68:	4798      	blx	r3
 8006b6a:	6923      	ldr	r3, [r4, #16]
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	6123      	str	r3, [r4, #16]
 8006b70:	e7f1      	b.n	8006b56 <_scanf_float+0x2ae>
 8006b72:	9802      	ldr	r0, [sp, #8]
 8006b74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b78:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006b7c:	463a      	mov	r2, r7
 8006b7e:	9002      	str	r0, [sp, #8]
 8006b80:	4640      	mov	r0, r8
 8006b82:	4798      	blx	r3
 8006b84:	6923      	ldr	r3, [r4, #16]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	6123      	str	r3, [r4, #16]
 8006b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b8e:	fa5f fa8a 	uxtb.w	sl, sl
 8006b92:	f1ba 0f02 	cmp.w	sl, #2
 8006b96:	d1ec      	bne.n	8006b72 <_scanf_float+0x2ca>
 8006b98:	3d03      	subs	r5, #3
 8006b9a:	b2ed      	uxtb	r5, r5
 8006b9c:	1b76      	subs	r6, r6, r5
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	05da      	lsls	r2, r3, #23
 8006ba2:	d52f      	bpl.n	8006c04 <_scanf_float+0x35c>
 8006ba4:	055b      	lsls	r3, r3, #21
 8006ba6:	d510      	bpl.n	8006bca <_scanf_float+0x322>
 8006ba8:	455e      	cmp	r6, fp
 8006baa:	f67f aebf 	bls.w	800692c <_scanf_float+0x84>
 8006bae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bb2:	463a      	mov	r2, r7
 8006bb4:	4640      	mov	r0, r8
 8006bb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bba:	4798      	blx	r3
 8006bbc:	6923      	ldr	r3, [r4, #16]
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	6123      	str	r3, [r4, #16]
 8006bc2:	e7f1      	b.n	8006ba8 <_scanf_float+0x300>
 8006bc4:	46aa      	mov	sl, r5
 8006bc6:	9602      	str	r6, [sp, #8]
 8006bc8:	e7df      	b.n	8006b8a <_scanf_float+0x2e2>
 8006bca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006bce:	6923      	ldr	r3, [r4, #16]
 8006bd0:	2965      	cmp	r1, #101	; 0x65
 8006bd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bd6:	f106 35ff 	add.w	r5, r6, #4294967295
 8006bda:	6123      	str	r3, [r4, #16]
 8006bdc:	d00c      	beq.n	8006bf8 <_scanf_float+0x350>
 8006bde:	2945      	cmp	r1, #69	; 0x45
 8006be0:	d00a      	beq.n	8006bf8 <_scanf_float+0x350>
 8006be2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006be6:	463a      	mov	r2, r7
 8006be8:	4640      	mov	r0, r8
 8006bea:	4798      	blx	r3
 8006bec:	6923      	ldr	r3, [r4, #16]
 8006bee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	1eb5      	subs	r5, r6, #2
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	463a      	mov	r2, r7
 8006bfa:	4640      	mov	r0, r8
 8006bfc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c00:	4798      	blx	r3
 8006c02:	462e      	mov	r6, r5
 8006c04:	6825      	ldr	r5, [r4, #0]
 8006c06:	f015 0510 	ands.w	r5, r5, #16
 8006c0a:	d155      	bne.n	8006cb8 <_scanf_float+0x410>
 8006c0c:	7035      	strb	r5, [r6, #0]
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c18:	d11d      	bne.n	8006c56 <_scanf_float+0x3ae>
 8006c1a:	9b01      	ldr	r3, [sp, #4]
 8006c1c:	454b      	cmp	r3, r9
 8006c1e:	eba3 0209 	sub.w	r2, r3, r9
 8006c22:	d125      	bne.n	8006c70 <_scanf_float+0x3c8>
 8006c24:	2200      	movs	r2, #0
 8006c26:	4659      	mov	r1, fp
 8006c28:	4640      	mov	r0, r8
 8006c2a:	f002 fc35 	bl	8009498 <_strtod_r>
 8006c2e:	9b03      	ldr	r3, [sp, #12]
 8006c30:	f8d4 c000 	ldr.w	ip, [r4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f01c 0f02 	tst.w	ip, #2
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	460f      	mov	r7, r1
 8006c3e:	f103 0204 	add.w	r2, r3, #4
 8006c42:	d020      	beq.n	8006c86 <_scanf_float+0x3de>
 8006c44:	9903      	ldr	r1, [sp, #12]
 8006c46:	600a      	str	r2, [r1, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	e9c3 6700 	strd	r6, r7, [r3]
 8006c4e:	68e3      	ldr	r3, [r4, #12]
 8006c50:	3301      	adds	r3, #1
 8006c52:	60e3      	str	r3, [r4, #12]
 8006c54:	e66b      	b.n	800692e <_scanf_float+0x86>
 8006c56:	9b04      	ldr	r3, [sp, #16]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d0e3      	beq.n	8006c24 <_scanf_float+0x37c>
 8006c5c:	9905      	ldr	r1, [sp, #20]
 8006c5e:	230a      	movs	r3, #10
 8006c60:	462a      	mov	r2, r5
 8006c62:	4640      	mov	r0, r8
 8006c64:	3101      	adds	r1, #1
 8006c66:	f002 fc9b 	bl	80095a0 <_strtol_r>
 8006c6a:	9b04      	ldr	r3, [sp, #16]
 8006c6c:	9e05      	ldr	r6, [sp, #20]
 8006c6e:	1ac2      	subs	r2, r0, r3
 8006c70:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c74:	429e      	cmp	r6, r3
 8006c76:	bf28      	it	cs
 8006c78:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	490f      	ldr	r1, [pc, #60]	; (8006cbc <_scanf_float+0x414>)
 8006c80:	f000 f8f4 	bl	8006e6c <siprintf>
 8006c84:	e7ce      	b.n	8006c24 <_scanf_float+0x37c>
 8006c86:	f01c 0f04 	tst.w	ip, #4
 8006c8a:	d1db      	bne.n	8006c44 <_scanf_float+0x39c>
 8006c8c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006c90:	f8cc 2000 	str.w	r2, [ip]
 8006c94:	f8d3 8000 	ldr.w	r8, [r3]
 8006c98:	4602      	mov	r2, r0
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	f7f9 feb6 	bl	8000a0c <__aeabi_dcmpun>
 8006ca0:	b128      	cbz	r0, 8006cae <_scanf_float+0x406>
 8006ca2:	4807      	ldr	r0, [pc, #28]	; (8006cc0 <_scanf_float+0x418>)
 8006ca4:	f000 f9d4 	bl	8007050 <nanf>
 8006ca8:	f8c8 0000 	str.w	r0, [r8]
 8006cac:	e7cf      	b.n	8006c4e <_scanf_float+0x3a6>
 8006cae:	4630      	mov	r0, r6
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	f7f9 ff09 	bl	8000ac8 <__aeabi_d2f>
 8006cb6:	e7f7      	b.n	8006ca8 <_scanf_float+0x400>
 8006cb8:	2500      	movs	r5, #0
 8006cba:	e638      	b.n	800692e <_scanf_float+0x86>
 8006cbc:	0800a816 	.word	0x0800a816
 8006cc0:	0800abad 	.word	0x0800abad

08006cc4 <std>:
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	b510      	push	{r4, lr}
 8006cc8:	4604      	mov	r4, r0
 8006cca:	e9c0 3300 	strd	r3, r3, [r0]
 8006cce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cd2:	6083      	str	r3, [r0, #8]
 8006cd4:	8181      	strh	r1, [r0, #12]
 8006cd6:	6643      	str	r3, [r0, #100]	; 0x64
 8006cd8:	81c2      	strh	r2, [r0, #14]
 8006cda:	6183      	str	r3, [r0, #24]
 8006cdc:	4619      	mov	r1, r3
 8006cde:	2208      	movs	r2, #8
 8006ce0:	305c      	adds	r0, #92	; 0x5c
 8006ce2:	f000 f926 	bl	8006f32 <memset>
 8006ce6:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <std+0x58>)
 8006ce8:	6224      	str	r4, [r4, #32]
 8006cea:	6263      	str	r3, [r4, #36]	; 0x24
 8006cec:	4b0c      	ldr	r3, [pc, #48]	; (8006d20 <std+0x5c>)
 8006cee:	62a3      	str	r3, [r4, #40]	; 0x28
 8006cf0:	4b0c      	ldr	r3, [pc, #48]	; (8006d24 <std+0x60>)
 8006cf2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006cf4:	4b0c      	ldr	r3, [pc, #48]	; (8006d28 <std+0x64>)
 8006cf6:	6323      	str	r3, [r4, #48]	; 0x30
 8006cf8:	4b0c      	ldr	r3, [pc, #48]	; (8006d2c <std+0x68>)
 8006cfa:	429c      	cmp	r4, r3
 8006cfc:	d006      	beq.n	8006d0c <std+0x48>
 8006cfe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006d02:	4294      	cmp	r4, r2
 8006d04:	d002      	beq.n	8006d0c <std+0x48>
 8006d06:	33d0      	adds	r3, #208	; 0xd0
 8006d08:	429c      	cmp	r4, r3
 8006d0a:	d105      	bne.n	8006d18 <std+0x54>
 8006d0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d14:	f000 b98a 	b.w	800702c <__retarget_lock_init_recursive>
 8006d18:	bd10      	pop	{r4, pc}
 8006d1a:	bf00      	nop
 8006d1c:	08006ead 	.word	0x08006ead
 8006d20:	08006ecf 	.word	0x08006ecf
 8006d24:	08006f07 	.word	0x08006f07
 8006d28:	08006f2b 	.word	0x08006f2b
 8006d2c:	200004c0 	.word	0x200004c0

08006d30 <stdio_exit_handler>:
 8006d30:	4a02      	ldr	r2, [pc, #8]	; (8006d3c <stdio_exit_handler+0xc>)
 8006d32:	4903      	ldr	r1, [pc, #12]	; (8006d40 <stdio_exit_handler+0x10>)
 8006d34:	4803      	ldr	r0, [pc, #12]	; (8006d44 <stdio_exit_handler+0x14>)
 8006d36:	f000 b869 	b.w	8006e0c <_fwalk_sglue>
 8006d3a:	bf00      	nop
 8006d3c:	2000000c 	.word	0x2000000c
 8006d40:	08009bdd 	.word	0x08009bdd
 8006d44:	20000018 	.word	0x20000018

08006d48 <cleanup_stdio>:
 8006d48:	6841      	ldr	r1, [r0, #4]
 8006d4a:	4b0c      	ldr	r3, [pc, #48]	; (8006d7c <cleanup_stdio+0x34>)
 8006d4c:	b510      	push	{r4, lr}
 8006d4e:	4299      	cmp	r1, r3
 8006d50:	4604      	mov	r4, r0
 8006d52:	d001      	beq.n	8006d58 <cleanup_stdio+0x10>
 8006d54:	f002 ff42 	bl	8009bdc <_fflush_r>
 8006d58:	68a1      	ldr	r1, [r4, #8]
 8006d5a:	4b09      	ldr	r3, [pc, #36]	; (8006d80 <cleanup_stdio+0x38>)
 8006d5c:	4299      	cmp	r1, r3
 8006d5e:	d002      	beq.n	8006d66 <cleanup_stdio+0x1e>
 8006d60:	4620      	mov	r0, r4
 8006d62:	f002 ff3b 	bl	8009bdc <_fflush_r>
 8006d66:	68e1      	ldr	r1, [r4, #12]
 8006d68:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <cleanup_stdio+0x3c>)
 8006d6a:	4299      	cmp	r1, r3
 8006d6c:	d004      	beq.n	8006d78 <cleanup_stdio+0x30>
 8006d6e:	4620      	mov	r0, r4
 8006d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d74:	f002 bf32 	b.w	8009bdc <_fflush_r>
 8006d78:	bd10      	pop	{r4, pc}
 8006d7a:	bf00      	nop
 8006d7c:	200004c0 	.word	0x200004c0
 8006d80:	20000528 	.word	0x20000528
 8006d84:	20000590 	.word	0x20000590

08006d88 <global_stdio_init.part.0>:
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	4b0b      	ldr	r3, [pc, #44]	; (8006db8 <global_stdio_init.part.0+0x30>)
 8006d8c:	4c0b      	ldr	r4, [pc, #44]	; (8006dbc <global_stdio_init.part.0+0x34>)
 8006d8e:	4a0c      	ldr	r2, [pc, #48]	; (8006dc0 <global_stdio_init.part.0+0x38>)
 8006d90:	4620      	mov	r0, r4
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	2104      	movs	r1, #4
 8006d96:	2200      	movs	r2, #0
 8006d98:	f7ff ff94 	bl	8006cc4 <std>
 8006d9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006da0:	2201      	movs	r2, #1
 8006da2:	2109      	movs	r1, #9
 8006da4:	f7ff ff8e 	bl	8006cc4 <std>
 8006da8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006dac:	2202      	movs	r2, #2
 8006dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db2:	2112      	movs	r1, #18
 8006db4:	f7ff bf86 	b.w	8006cc4 <std>
 8006db8:	200005f8 	.word	0x200005f8
 8006dbc:	200004c0 	.word	0x200004c0
 8006dc0:	08006d31 	.word	0x08006d31

08006dc4 <__sfp_lock_acquire>:
 8006dc4:	4801      	ldr	r0, [pc, #4]	; (8006dcc <__sfp_lock_acquire+0x8>)
 8006dc6:	f000 b932 	b.w	800702e <__retarget_lock_acquire_recursive>
 8006dca:	bf00      	nop
 8006dcc:	20000601 	.word	0x20000601

08006dd0 <__sfp_lock_release>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	; (8006dd8 <__sfp_lock_release+0x8>)
 8006dd2:	f000 b92d 	b.w	8007030 <__retarget_lock_release_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	20000601 	.word	0x20000601

08006ddc <__sinit>:
 8006ddc:	b510      	push	{r4, lr}
 8006dde:	4604      	mov	r4, r0
 8006de0:	f7ff fff0 	bl	8006dc4 <__sfp_lock_acquire>
 8006de4:	6a23      	ldr	r3, [r4, #32]
 8006de6:	b11b      	cbz	r3, 8006df0 <__sinit+0x14>
 8006de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dec:	f7ff bff0 	b.w	8006dd0 <__sfp_lock_release>
 8006df0:	4b04      	ldr	r3, [pc, #16]	; (8006e04 <__sinit+0x28>)
 8006df2:	6223      	str	r3, [r4, #32]
 8006df4:	4b04      	ldr	r3, [pc, #16]	; (8006e08 <__sinit+0x2c>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1f5      	bne.n	8006de8 <__sinit+0xc>
 8006dfc:	f7ff ffc4 	bl	8006d88 <global_stdio_init.part.0>
 8006e00:	e7f2      	b.n	8006de8 <__sinit+0xc>
 8006e02:	bf00      	nop
 8006e04:	08006d49 	.word	0x08006d49
 8006e08:	200005f8 	.word	0x200005f8

08006e0c <_fwalk_sglue>:
 8006e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e10:	4607      	mov	r7, r0
 8006e12:	4688      	mov	r8, r1
 8006e14:	4614      	mov	r4, r2
 8006e16:	2600      	movs	r6, #0
 8006e18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e1c:	f1b9 0901 	subs.w	r9, r9, #1
 8006e20:	d505      	bpl.n	8006e2e <_fwalk_sglue+0x22>
 8006e22:	6824      	ldr	r4, [r4, #0]
 8006e24:	2c00      	cmp	r4, #0
 8006e26:	d1f7      	bne.n	8006e18 <_fwalk_sglue+0xc>
 8006e28:	4630      	mov	r0, r6
 8006e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e2e:	89ab      	ldrh	r3, [r5, #12]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d907      	bls.n	8006e44 <_fwalk_sglue+0x38>
 8006e34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	d003      	beq.n	8006e44 <_fwalk_sglue+0x38>
 8006e3c:	4629      	mov	r1, r5
 8006e3e:	4638      	mov	r0, r7
 8006e40:	47c0      	blx	r8
 8006e42:	4306      	orrs	r6, r0
 8006e44:	3568      	adds	r5, #104	; 0x68
 8006e46:	e7e9      	b.n	8006e1c <_fwalk_sglue+0x10>

08006e48 <iprintf>:
 8006e48:	b40f      	push	{r0, r1, r2, r3}
 8006e4a:	b507      	push	{r0, r1, r2, lr}
 8006e4c:	4906      	ldr	r1, [pc, #24]	; (8006e68 <iprintf+0x20>)
 8006e4e:	ab04      	add	r3, sp, #16
 8006e50:	6808      	ldr	r0, [r1, #0]
 8006e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e56:	6881      	ldr	r1, [r0, #8]
 8006e58:	9301      	str	r3, [sp, #4]
 8006e5a:	f002 fd23 	bl	80098a4 <_vfiprintf_r>
 8006e5e:	b003      	add	sp, #12
 8006e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e64:	b004      	add	sp, #16
 8006e66:	4770      	bx	lr
 8006e68:	20000064 	.word	0x20000064

08006e6c <siprintf>:
 8006e6c:	b40e      	push	{r1, r2, r3}
 8006e6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e72:	b500      	push	{lr}
 8006e74:	b09c      	sub	sp, #112	; 0x70
 8006e76:	ab1d      	add	r3, sp, #116	; 0x74
 8006e78:	9002      	str	r0, [sp, #8]
 8006e7a:	9006      	str	r0, [sp, #24]
 8006e7c:	9107      	str	r1, [sp, #28]
 8006e7e:	9104      	str	r1, [sp, #16]
 8006e80:	4808      	ldr	r0, [pc, #32]	; (8006ea4 <siprintf+0x38>)
 8006e82:	4909      	ldr	r1, [pc, #36]	; (8006ea8 <siprintf+0x3c>)
 8006e84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e88:	9105      	str	r1, [sp, #20]
 8006e8a:	6800      	ldr	r0, [r0, #0]
 8006e8c:	a902      	add	r1, sp, #8
 8006e8e:	9301      	str	r3, [sp, #4]
 8006e90:	f002 fbe2 	bl	8009658 <_svfiprintf_r>
 8006e94:	2200      	movs	r2, #0
 8006e96:	9b02      	ldr	r3, [sp, #8]
 8006e98:	701a      	strb	r2, [r3, #0]
 8006e9a:	b01c      	add	sp, #112	; 0x70
 8006e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ea0:	b003      	add	sp, #12
 8006ea2:	4770      	bx	lr
 8006ea4:	20000064 	.word	0x20000064
 8006ea8:	ffff0208 	.word	0xffff0208

08006eac <__sread>:
 8006eac:	b510      	push	{r4, lr}
 8006eae:	460c      	mov	r4, r1
 8006eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb4:	f000 f86c 	bl	8006f90 <_read_r>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	bfab      	itete	ge
 8006ebc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ebe:	89a3      	ldrhlt	r3, [r4, #12]
 8006ec0:	181b      	addge	r3, r3, r0
 8006ec2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ec6:	bfac      	ite	ge
 8006ec8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006eca:	81a3      	strhlt	r3, [r4, #12]
 8006ecc:	bd10      	pop	{r4, pc}

08006ece <__swrite>:
 8006ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed2:	461f      	mov	r7, r3
 8006ed4:	898b      	ldrh	r3, [r1, #12]
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	05db      	lsls	r3, r3, #23
 8006eda:	460c      	mov	r4, r1
 8006edc:	4616      	mov	r6, r2
 8006ede:	d505      	bpl.n	8006eec <__swrite+0x1e>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee8:	f000 f840 	bl	8006f6c <_lseek_r>
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	4632      	mov	r2, r6
 8006ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ef4:	81a3      	strh	r3, [r4, #12]
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	463b      	mov	r3, r7
 8006efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f02:	f000 b857 	b.w	8006fb4 <_write_r>

08006f06 <__sseek>:
 8006f06:	b510      	push	{r4, lr}
 8006f08:	460c      	mov	r4, r1
 8006f0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0e:	f000 f82d 	bl	8006f6c <_lseek_r>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	89a3      	ldrh	r3, [r4, #12]
 8006f16:	bf15      	itete	ne
 8006f18:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f22:	81a3      	strheq	r3, [r4, #12]
 8006f24:	bf18      	it	ne
 8006f26:	81a3      	strhne	r3, [r4, #12]
 8006f28:	bd10      	pop	{r4, pc}

08006f2a <__sclose>:
 8006f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f2e:	f000 b80d 	b.w	8006f4c <_close_r>

08006f32 <memset>:
 8006f32:	4603      	mov	r3, r0
 8006f34:	4402      	add	r2, r0
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d100      	bne.n	8006f3c <memset+0xa>
 8006f3a:	4770      	bx	lr
 8006f3c:	f803 1b01 	strb.w	r1, [r3], #1
 8006f40:	e7f9      	b.n	8006f36 <memset+0x4>
	...

08006f44 <_localeconv_r>:
 8006f44:	4800      	ldr	r0, [pc, #0]	; (8006f48 <_localeconv_r+0x4>)
 8006f46:	4770      	bx	lr
 8006f48:	20000158 	.word	0x20000158

08006f4c <_close_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	2300      	movs	r3, #0
 8006f50:	4d05      	ldr	r5, [pc, #20]	; (8006f68 <_close_r+0x1c>)
 8006f52:	4604      	mov	r4, r0
 8006f54:	4608      	mov	r0, r1
 8006f56:	602b      	str	r3, [r5, #0]
 8006f58:	f7fa fdce 	bl	8001af8 <_close>
 8006f5c:	1c43      	adds	r3, r0, #1
 8006f5e:	d102      	bne.n	8006f66 <_close_r+0x1a>
 8006f60:	682b      	ldr	r3, [r5, #0]
 8006f62:	b103      	cbz	r3, 8006f66 <_close_r+0x1a>
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	bd38      	pop	{r3, r4, r5, pc}
 8006f68:	200005fc 	.word	0x200005fc

08006f6c <_lseek_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	2200      	movs	r2, #0
 8006f76:	4d05      	ldr	r5, [pc, #20]	; (8006f8c <_lseek_r+0x20>)
 8006f78:	602a      	str	r2, [r5, #0]
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f7fa fde0 	bl	8001b40 <_lseek>
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d102      	bne.n	8006f8a <_lseek_r+0x1e>
 8006f84:	682b      	ldr	r3, [r5, #0]
 8006f86:	b103      	cbz	r3, 8006f8a <_lseek_r+0x1e>
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
 8006f8c:	200005fc 	.word	0x200005fc

08006f90 <_read_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4604      	mov	r4, r0
 8006f94:	4608      	mov	r0, r1
 8006f96:	4611      	mov	r1, r2
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4d05      	ldr	r5, [pc, #20]	; (8006fb0 <_read_r+0x20>)
 8006f9c:	602a      	str	r2, [r5, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f7fa fd71 	bl	8001a86 <_read>
 8006fa4:	1c43      	adds	r3, r0, #1
 8006fa6:	d102      	bne.n	8006fae <_read_r+0x1e>
 8006fa8:	682b      	ldr	r3, [r5, #0]
 8006faa:	b103      	cbz	r3, 8006fae <_read_r+0x1e>
 8006fac:	6023      	str	r3, [r4, #0]
 8006fae:	bd38      	pop	{r3, r4, r5, pc}
 8006fb0:	200005fc 	.word	0x200005fc

08006fb4 <_write_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4d05      	ldr	r5, [pc, #20]	; (8006fd4 <_write_r+0x20>)
 8006fc0:	602a      	str	r2, [r5, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f7fa fd7c 	bl	8001ac0 <_write>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_write_r+0x1e>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_write_r+0x1e>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	200005fc 	.word	0x200005fc

08006fd8 <__errno>:
 8006fd8:	4b01      	ldr	r3, [pc, #4]	; (8006fe0 <__errno+0x8>)
 8006fda:	6818      	ldr	r0, [r3, #0]
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	20000064 	.word	0x20000064

08006fe4 <__libc_init_array>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	4d0c      	ldr	r5, [pc, #48]	; (800701c <__libc_init_array+0x38>)
 8006fea:	4c0d      	ldr	r4, [pc, #52]	; (8007020 <__libc_init_array+0x3c>)
 8006fec:	1b64      	subs	r4, r4, r5
 8006fee:	10a4      	asrs	r4, r4, #2
 8006ff0:	42a6      	cmp	r6, r4
 8006ff2:	d109      	bne.n	8007008 <__libc_init_array+0x24>
 8006ff4:	f003 fbc4 	bl	800a780 <_init>
 8006ff8:	2600      	movs	r6, #0
 8006ffa:	4d0a      	ldr	r5, [pc, #40]	; (8007024 <__libc_init_array+0x40>)
 8006ffc:	4c0a      	ldr	r4, [pc, #40]	; (8007028 <__libc_init_array+0x44>)
 8006ffe:	1b64      	subs	r4, r4, r5
 8007000:	10a4      	asrs	r4, r4, #2
 8007002:	42a6      	cmp	r6, r4
 8007004:	d105      	bne.n	8007012 <__libc_init_array+0x2e>
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	f855 3b04 	ldr.w	r3, [r5], #4
 800700c:	4798      	blx	r3
 800700e:	3601      	adds	r6, #1
 8007010:	e7ee      	b.n	8006ff0 <__libc_init_array+0xc>
 8007012:	f855 3b04 	ldr.w	r3, [r5], #4
 8007016:	4798      	blx	r3
 8007018:	3601      	adds	r6, #1
 800701a:	e7f2      	b.n	8007002 <__libc_init_array+0x1e>
 800701c:	0800ac10 	.word	0x0800ac10
 8007020:	0800ac10 	.word	0x0800ac10
 8007024:	0800ac10 	.word	0x0800ac10
 8007028:	0800ac14 	.word	0x0800ac14

0800702c <__retarget_lock_init_recursive>:
 800702c:	4770      	bx	lr

0800702e <__retarget_lock_acquire_recursive>:
 800702e:	4770      	bx	lr

08007030 <__retarget_lock_release_recursive>:
 8007030:	4770      	bx	lr

08007032 <memchr>:
 8007032:	4603      	mov	r3, r0
 8007034:	b510      	push	{r4, lr}
 8007036:	b2c9      	uxtb	r1, r1
 8007038:	4402      	add	r2, r0
 800703a:	4293      	cmp	r3, r2
 800703c:	4618      	mov	r0, r3
 800703e:	d101      	bne.n	8007044 <memchr+0x12>
 8007040:	2000      	movs	r0, #0
 8007042:	e003      	b.n	800704c <memchr+0x1a>
 8007044:	7804      	ldrb	r4, [r0, #0]
 8007046:	3301      	adds	r3, #1
 8007048:	428c      	cmp	r4, r1
 800704a:	d1f6      	bne.n	800703a <memchr+0x8>
 800704c:	bd10      	pop	{r4, pc}
	...

08007050 <nanf>:
 8007050:	4800      	ldr	r0, [pc, #0]	; (8007054 <nanf+0x4>)
 8007052:	4770      	bx	lr
 8007054:	7fc00000 	.word	0x7fc00000

08007058 <quorem>:
 8007058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705c:	6903      	ldr	r3, [r0, #16]
 800705e:	690c      	ldr	r4, [r1, #16]
 8007060:	4607      	mov	r7, r0
 8007062:	42a3      	cmp	r3, r4
 8007064:	db7f      	blt.n	8007166 <quorem+0x10e>
 8007066:	3c01      	subs	r4, #1
 8007068:	f100 0514 	add.w	r5, r0, #20
 800706c:	f101 0814 	add.w	r8, r1, #20
 8007070:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007074:	9301      	str	r3, [sp, #4]
 8007076:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800707a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800707e:	3301      	adds	r3, #1
 8007080:	429a      	cmp	r2, r3
 8007082:	fbb2 f6f3 	udiv	r6, r2, r3
 8007086:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800708a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800708e:	d331      	bcc.n	80070f4 <quorem+0x9c>
 8007090:	f04f 0e00 	mov.w	lr, #0
 8007094:	4640      	mov	r0, r8
 8007096:	46ac      	mov	ip, r5
 8007098:	46f2      	mov	sl, lr
 800709a:	f850 2b04 	ldr.w	r2, [r0], #4
 800709e:	b293      	uxth	r3, r2
 80070a0:	fb06 e303 	mla	r3, r6, r3, lr
 80070a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070a8:	0c1a      	lsrs	r2, r3, #16
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	fb06 220e 	mla	r2, r6, lr, r2
 80070b0:	ebaa 0303 	sub.w	r3, sl, r3
 80070b4:	f8dc a000 	ldr.w	sl, [ip]
 80070b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070bc:	fa1f fa8a 	uxth.w	sl, sl
 80070c0:	4453      	add	r3, sl
 80070c2:	f8dc a000 	ldr.w	sl, [ip]
 80070c6:	b292      	uxth	r2, r2
 80070c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070d6:	4581      	cmp	r9, r0
 80070d8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070dc:	f84c 3b04 	str.w	r3, [ip], #4
 80070e0:	d2db      	bcs.n	800709a <quorem+0x42>
 80070e2:	f855 300b 	ldr.w	r3, [r5, fp]
 80070e6:	b92b      	cbnz	r3, 80070f4 <quorem+0x9c>
 80070e8:	9b01      	ldr	r3, [sp, #4]
 80070ea:	3b04      	subs	r3, #4
 80070ec:	429d      	cmp	r5, r3
 80070ee:	461a      	mov	r2, r3
 80070f0:	d32d      	bcc.n	800714e <quorem+0xf6>
 80070f2:	613c      	str	r4, [r7, #16]
 80070f4:	4638      	mov	r0, r7
 80070f6:	f001 f9df 	bl	80084b8 <__mcmp>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	db23      	blt.n	8007146 <quorem+0xee>
 80070fe:	4629      	mov	r1, r5
 8007100:	2000      	movs	r0, #0
 8007102:	3601      	adds	r6, #1
 8007104:	f858 2b04 	ldr.w	r2, [r8], #4
 8007108:	f8d1 c000 	ldr.w	ip, [r1]
 800710c:	b293      	uxth	r3, r2
 800710e:	1ac3      	subs	r3, r0, r3
 8007110:	0c12      	lsrs	r2, r2, #16
 8007112:	fa1f f08c 	uxth.w	r0, ip
 8007116:	4403      	add	r3, r0
 8007118:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800711c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007120:	b29b      	uxth	r3, r3
 8007122:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007126:	45c1      	cmp	r9, r8
 8007128:	ea4f 4022 	mov.w	r0, r2, asr #16
 800712c:	f841 3b04 	str.w	r3, [r1], #4
 8007130:	d2e8      	bcs.n	8007104 <quorem+0xac>
 8007132:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007136:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800713a:	b922      	cbnz	r2, 8007146 <quorem+0xee>
 800713c:	3b04      	subs	r3, #4
 800713e:	429d      	cmp	r5, r3
 8007140:	461a      	mov	r2, r3
 8007142:	d30a      	bcc.n	800715a <quorem+0x102>
 8007144:	613c      	str	r4, [r7, #16]
 8007146:	4630      	mov	r0, r6
 8007148:	b003      	add	sp, #12
 800714a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714e:	6812      	ldr	r2, [r2, #0]
 8007150:	3b04      	subs	r3, #4
 8007152:	2a00      	cmp	r2, #0
 8007154:	d1cd      	bne.n	80070f2 <quorem+0x9a>
 8007156:	3c01      	subs	r4, #1
 8007158:	e7c8      	b.n	80070ec <quorem+0x94>
 800715a:	6812      	ldr	r2, [r2, #0]
 800715c:	3b04      	subs	r3, #4
 800715e:	2a00      	cmp	r2, #0
 8007160:	d1f0      	bne.n	8007144 <quorem+0xec>
 8007162:	3c01      	subs	r4, #1
 8007164:	e7eb      	b.n	800713e <quorem+0xe6>
 8007166:	2000      	movs	r0, #0
 8007168:	e7ee      	b.n	8007148 <quorem+0xf0>
 800716a:	0000      	movs	r0, r0
 800716c:	0000      	movs	r0, r0
	...

08007170 <_dtoa_r>:
 8007170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007174:	4616      	mov	r6, r2
 8007176:	461f      	mov	r7, r3
 8007178:	69c4      	ldr	r4, [r0, #28]
 800717a:	b099      	sub	sp, #100	; 0x64
 800717c:	4605      	mov	r5, r0
 800717e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007182:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007186:	b974      	cbnz	r4, 80071a6 <_dtoa_r+0x36>
 8007188:	2010      	movs	r0, #16
 800718a:	f000 fe1d 	bl	8007dc8 <malloc>
 800718e:	4602      	mov	r2, r0
 8007190:	61e8      	str	r0, [r5, #28]
 8007192:	b920      	cbnz	r0, 800719e <_dtoa_r+0x2e>
 8007194:	21ef      	movs	r1, #239	; 0xef
 8007196:	4bac      	ldr	r3, [pc, #688]	; (8007448 <_dtoa_r+0x2d8>)
 8007198:	48ac      	ldr	r0, [pc, #688]	; (800744c <_dtoa_r+0x2dc>)
 800719a:	f002 fe2d 	bl	8009df8 <__assert_func>
 800719e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071a2:	6004      	str	r4, [r0, #0]
 80071a4:	60c4      	str	r4, [r0, #12]
 80071a6:	69eb      	ldr	r3, [r5, #28]
 80071a8:	6819      	ldr	r1, [r3, #0]
 80071aa:	b151      	cbz	r1, 80071c2 <_dtoa_r+0x52>
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	2301      	movs	r3, #1
 80071b0:	4093      	lsls	r3, r2
 80071b2:	604a      	str	r2, [r1, #4]
 80071b4:	608b      	str	r3, [r1, #8]
 80071b6:	4628      	mov	r0, r5
 80071b8:	f000 fefa 	bl	8007fb0 <_Bfree>
 80071bc:	2200      	movs	r2, #0
 80071be:	69eb      	ldr	r3, [r5, #28]
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	1e3b      	subs	r3, r7, #0
 80071c4:	bfaf      	iteee	ge
 80071c6:	2300      	movge	r3, #0
 80071c8:	2201      	movlt	r2, #1
 80071ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071ce:	9305      	strlt	r3, [sp, #20]
 80071d0:	bfa8      	it	ge
 80071d2:	f8c8 3000 	strge.w	r3, [r8]
 80071d6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80071da:	4b9d      	ldr	r3, [pc, #628]	; (8007450 <_dtoa_r+0x2e0>)
 80071dc:	bfb8      	it	lt
 80071de:	f8c8 2000 	strlt.w	r2, [r8]
 80071e2:	ea33 0309 	bics.w	r3, r3, r9
 80071e6:	d119      	bne.n	800721c <_dtoa_r+0xac>
 80071e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80071ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80071ee:	6013      	str	r3, [r2, #0]
 80071f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071f4:	4333      	orrs	r3, r6
 80071f6:	f000 8589 	beq.w	8007d0c <_dtoa_r+0xb9c>
 80071fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071fc:	b953      	cbnz	r3, 8007214 <_dtoa_r+0xa4>
 80071fe:	4b95      	ldr	r3, [pc, #596]	; (8007454 <_dtoa_r+0x2e4>)
 8007200:	e023      	b.n	800724a <_dtoa_r+0xda>
 8007202:	4b95      	ldr	r3, [pc, #596]	; (8007458 <_dtoa_r+0x2e8>)
 8007204:	9303      	str	r3, [sp, #12]
 8007206:	3308      	adds	r3, #8
 8007208:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	9803      	ldr	r0, [sp, #12]
 800720e:	b019      	add	sp, #100	; 0x64
 8007210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007214:	4b8f      	ldr	r3, [pc, #572]	; (8007454 <_dtoa_r+0x2e4>)
 8007216:	9303      	str	r3, [sp, #12]
 8007218:	3303      	adds	r3, #3
 800721a:	e7f5      	b.n	8007208 <_dtoa_r+0x98>
 800721c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007220:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007224:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007228:	2200      	movs	r2, #0
 800722a:	2300      	movs	r3, #0
 800722c:	f7f9 fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8007230:	4680      	mov	r8, r0
 8007232:	b160      	cbz	r0, 800724e <_dtoa_r+0xde>
 8007234:	2301      	movs	r3, #1
 8007236:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007238:	6013      	str	r3, [r2, #0]
 800723a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 8562 	beq.w	8007d06 <_dtoa_r+0xb96>
 8007242:	4b86      	ldr	r3, [pc, #536]	; (800745c <_dtoa_r+0x2ec>)
 8007244:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007246:	6013      	str	r3, [r2, #0]
 8007248:	3b01      	subs	r3, #1
 800724a:	9303      	str	r3, [sp, #12]
 800724c:	e7de      	b.n	800720c <_dtoa_r+0x9c>
 800724e:	ab16      	add	r3, sp, #88	; 0x58
 8007250:	9301      	str	r3, [sp, #4]
 8007252:	ab17      	add	r3, sp, #92	; 0x5c
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	4628      	mov	r0, r5
 8007258:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800725c:	f001 fa3c 	bl	80086d8 <__d2b>
 8007260:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007264:	4682      	mov	sl, r0
 8007266:	2c00      	cmp	r4, #0
 8007268:	d07e      	beq.n	8007368 <_dtoa_r+0x1f8>
 800726a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800726e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007270:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007278:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800727c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007280:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007284:	4619      	mov	r1, r3
 8007286:	2200      	movs	r2, #0
 8007288:	4b75      	ldr	r3, [pc, #468]	; (8007460 <_dtoa_r+0x2f0>)
 800728a:	f7f8 ff6d 	bl	8000168 <__aeabi_dsub>
 800728e:	a368      	add	r3, pc, #416	; (adr r3, 8007430 <_dtoa_r+0x2c0>)
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f7f9 f920 	bl	80004d8 <__aeabi_dmul>
 8007298:	a367      	add	r3, pc, #412	; (adr r3, 8007438 <_dtoa_r+0x2c8>)
 800729a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729e:	f7f8 ff65 	bl	800016c <__adddf3>
 80072a2:	4606      	mov	r6, r0
 80072a4:	4620      	mov	r0, r4
 80072a6:	460f      	mov	r7, r1
 80072a8:	f7f9 f8ac 	bl	8000404 <__aeabi_i2d>
 80072ac:	a364      	add	r3, pc, #400	; (adr r3, 8007440 <_dtoa_r+0x2d0>)
 80072ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b2:	f7f9 f911 	bl	80004d8 <__aeabi_dmul>
 80072b6:	4602      	mov	r2, r0
 80072b8:	460b      	mov	r3, r1
 80072ba:	4630      	mov	r0, r6
 80072bc:	4639      	mov	r1, r7
 80072be:	f7f8 ff55 	bl	800016c <__adddf3>
 80072c2:	4606      	mov	r6, r0
 80072c4:	460f      	mov	r7, r1
 80072c6:	f7f9 fbb7 	bl	8000a38 <__aeabi_d2iz>
 80072ca:	2200      	movs	r2, #0
 80072cc:	4683      	mov	fp, r0
 80072ce:	2300      	movs	r3, #0
 80072d0:	4630      	mov	r0, r6
 80072d2:	4639      	mov	r1, r7
 80072d4:	f7f9 fb72 	bl	80009bc <__aeabi_dcmplt>
 80072d8:	b148      	cbz	r0, 80072ee <_dtoa_r+0x17e>
 80072da:	4658      	mov	r0, fp
 80072dc:	f7f9 f892 	bl	8000404 <__aeabi_i2d>
 80072e0:	4632      	mov	r2, r6
 80072e2:	463b      	mov	r3, r7
 80072e4:	f7f9 fb60 	bl	80009a8 <__aeabi_dcmpeq>
 80072e8:	b908      	cbnz	r0, 80072ee <_dtoa_r+0x17e>
 80072ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072ee:	f1bb 0f16 	cmp.w	fp, #22
 80072f2:	d857      	bhi.n	80073a4 <_dtoa_r+0x234>
 80072f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072f8:	4b5a      	ldr	r3, [pc, #360]	; (8007464 <_dtoa_r+0x2f4>)
 80072fa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	f7f9 fb5b 	bl	80009bc <__aeabi_dcmplt>
 8007306:	2800      	cmp	r0, #0
 8007308:	d04e      	beq.n	80073a8 <_dtoa_r+0x238>
 800730a:	2300      	movs	r3, #0
 800730c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007310:	930f      	str	r3, [sp, #60]	; 0x3c
 8007312:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007314:	1b1b      	subs	r3, r3, r4
 8007316:	1e5a      	subs	r2, r3, #1
 8007318:	bf46      	itte	mi
 800731a:	f1c3 0901 	rsbmi	r9, r3, #1
 800731e:	2300      	movmi	r3, #0
 8007320:	f04f 0900 	movpl.w	r9, #0
 8007324:	9209      	str	r2, [sp, #36]	; 0x24
 8007326:	bf48      	it	mi
 8007328:	9309      	strmi	r3, [sp, #36]	; 0x24
 800732a:	f1bb 0f00 	cmp.w	fp, #0
 800732e:	db3d      	blt.n	80073ac <_dtoa_r+0x23c>
 8007330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007332:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007336:	445b      	add	r3, fp
 8007338:	9309      	str	r3, [sp, #36]	; 0x24
 800733a:	2300      	movs	r3, #0
 800733c:	930a      	str	r3, [sp, #40]	; 0x28
 800733e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007340:	2b09      	cmp	r3, #9
 8007342:	d867      	bhi.n	8007414 <_dtoa_r+0x2a4>
 8007344:	2b05      	cmp	r3, #5
 8007346:	bfc4      	itt	gt
 8007348:	3b04      	subgt	r3, #4
 800734a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800734c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800734e:	bfc8      	it	gt
 8007350:	2400      	movgt	r4, #0
 8007352:	f1a3 0302 	sub.w	r3, r3, #2
 8007356:	bfd8      	it	le
 8007358:	2401      	movle	r4, #1
 800735a:	2b03      	cmp	r3, #3
 800735c:	f200 8086 	bhi.w	800746c <_dtoa_r+0x2fc>
 8007360:	e8df f003 	tbb	[pc, r3]
 8007364:	5637392c 	.word	0x5637392c
 8007368:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800736c:	441c      	add	r4, r3
 800736e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007372:	2b20      	cmp	r3, #32
 8007374:	bfc1      	itttt	gt
 8007376:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800737a:	fa09 f903 	lslgt.w	r9, r9, r3
 800737e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007382:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007386:	bfd6      	itet	le
 8007388:	f1c3 0320 	rsble	r3, r3, #32
 800738c:	ea49 0003 	orrgt.w	r0, r9, r3
 8007390:	fa06 f003 	lslle.w	r0, r6, r3
 8007394:	f7f9 f826 	bl	80003e4 <__aeabi_ui2d>
 8007398:	2201      	movs	r2, #1
 800739a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800739e:	3c01      	subs	r4, #1
 80073a0:	9213      	str	r2, [sp, #76]	; 0x4c
 80073a2:	e76f      	b.n	8007284 <_dtoa_r+0x114>
 80073a4:	2301      	movs	r3, #1
 80073a6:	e7b3      	b.n	8007310 <_dtoa_r+0x1a0>
 80073a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80073aa:	e7b2      	b.n	8007312 <_dtoa_r+0x1a2>
 80073ac:	f1cb 0300 	rsb	r3, fp, #0
 80073b0:	930a      	str	r3, [sp, #40]	; 0x28
 80073b2:	2300      	movs	r3, #0
 80073b4:	eba9 090b 	sub.w	r9, r9, fp
 80073b8:	930e      	str	r3, [sp, #56]	; 0x38
 80073ba:	e7c0      	b.n	800733e <_dtoa_r+0x1ce>
 80073bc:	2300      	movs	r3, #0
 80073be:	930b      	str	r3, [sp, #44]	; 0x2c
 80073c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	dc55      	bgt.n	8007472 <_dtoa_r+0x302>
 80073c6:	2301      	movs	r3, #1
 80073c8:	461a      	mov	r2, r3
 80073ca:	9306      	str	r3, [sp, #24]
 80073cc:	9308      	str	r3, [sp, #32]
 80073ce:	9223      	str	r2, [sp, #140]	; 0x8c
 80073d0:	e00b      	b.n	80073ea <_dtoa_r+0x27a>
 80073d2:	2301      	movs	r3, #1
 80073d4:	e7f3      	b.n	80073be <_dtoa_r+0x24e>
 80073d6:	2300      	movs	r3, #0
 80073d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80073da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073dc:	445b      	add	r3, fp
 80073de:	9306      	str	r3, [sp, #24]
 80073e0:	3301      	adds	r3, #1
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	9308      	str	r3, [sp, #32]
 80073e6:	bfb8      	it	lt
 80073e8:	2301      	movlt	r3, #1
 80073ea:	2100      	movs	r1, #0
 80073ec:	2204      	movs	r2, #4
 80073ee:	69e8      	ldr	r0, [r5, #28]
 80073f0:	f102 0614 	add.w	r6, r2, #20
 80073f4:	429e      	cmp	r6, r3
 80073f6:	d940      	bls.n	800747a <_dtoa_r+0x30a>
 80073f8:	6041      	str	r1, [r0, #4]
 80073fa:	4628      	mov	r0, r5
 80073fc:	f000 fd98 	bl	8007f30 <_Balloc>
 8007400:	9003      	str	r0, [sp, #12]
 8007402:	2800      	cmp	r0, #0
 8007404:	d13c      	bne.n	8007480 <_dtoa_r+0x310>
 8007406:	4602      	mov	r2, r0
 8007408:	f240 11af 	movw	r1, #431	; 0x1af
 800740c:	4b16      	ldr	r3, [pc, #88]	; (8007468 <_dtoa_r+0x2f8>)
 800740e:	e6c3      	b.n	8007198 <_dtoa_r+0x28>
 8007410:	2301      	movs	r3, #1
 8007412:	e7e1      	b.n	80073d8 <_dtoa_r+0x268>
 8007414:	2401      	movs	r4, #1
 8007416:	2300      	movs	r3, #0
 8007418:	940b      	str	r4, [sp, #44]	; 0x2c
 800741a:	9322      	str	r3, [sp, #136]	; 0x88
 800741c:	f04f 33ff 	mov.w	r3, #4294967295
 8007420:	2200      	movs	r2, #0
 8007422:	9306      	str	r3, [sp, #24]
 8007424:	9308      	str	r3, [sp, #32]
 8007426:	2312      	movs	r3, #18
 8007428:	e7d1      	b.n	80073ce <_dtoa_r+0x25e>
 800742a:	bf00      	nop
 800742c:	f3af 8000 	nop.w
 8007430:	636f4361 	.word	0x636f4361
 8007434:	3fd287a7 	.word	0x3fd287a7
 8007438:	8b60c8b3 	.word	0x8b60c8b3
 800743c:	3fc68a28 	.word	0x3fc68a28
 8007440:	509f79fb 	.word	0x509f79fb
 8007444:	3fd34413 	.word	0x3fd34413
 8007448:	0800a828 	.word	0x0800a828
 800744c:	0800a83f 	.word	0x0800a83f
 8007450:	7ff00000 	.word	0x7ff00000
 8007454:	0800a824 	.word	0x0800a824
 8007458:	0800a81b 	.word	0x0800a81b
 800745c:	0800a7f3 	.word	0x0800a7f3
 8007460:	3ff80000 	.word	0x3ff80000
 8007464:	0800a930 	.word	0x0800a930
 8007468:	0800a897 	.word	0x0800a897
 800746c:	2301      	movs	r3, #1
 800746e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007470:	e7d4      	b.n	800741c <_dtoa_r+0x2ac>
 8007472:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007474:	9306      	str	r3, [sp, #24]
 8007476:	9308      	str	r3, [sp, #32]
 8007478:	e7b7      	b.n	80073ea <_dtoa_r+0x27a>
 800747a:	3101      	adds	r1, #1
 800747c:	0052      	lsls	r2, r2, #1
 800747e:	e7b7      	b.n	80073f0 <_dtoa_r+0x280>
 8007480:	69eb      	ldr	r3, [r5, #28]
 8007482:	9a03      	ldr	r2, [sp, #12]
 8007484:	601a      	str	r2, [r3, #0]
 8007486:	9b08      	ldr	r3, [sp, #32]
 8007488:	2b0e      	cmp	r3, #14
 800748a:	f200 80a8 	bhi.w	80075de <_dtoa_r+0x46e>
 800748e:	2c00      	cmp	r4, #0
 8007490:	f000 80a5 	beq.w	80075de <_dtoa_r+0x46e>
 8007494:	f1bb 0f00 	cmp.w	fp, #0
 8007498:	dd34      	ble.n	8007504 <_dtoa_r+0x394>
 800749a:	4b9a      	ldr	r3, [pc, #616]	; (8007704 <_dtoa_r+0x594>)
 800749c:	f00b 020f 	and.w	r2, fp, #15
 80074a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80074ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80074b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80074b4:	d016      	beq.n	80074e4 <_dtoa_r+0x374>
 80074b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80074ba:	4b93      	ldr	r3, [pc, #588]	; (8007708 <_dtoa_r+0x598>)
 80074bc:	2703      	movs	r7, #3
 80074be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074c2:	f7f9 f933 	bl	800072c <__aeabi_ddiv>
 80074c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074ca:	f004 040f 	and.w	r4, r4, #15
 80074ce:	4e8e      	ldr	r6, [pc, #568]	; (8007708 <_dtoa_r+0x598>)
 80074d0:	b954      	cbnz	r4, 80074e8 <_dtoa_r+0x378>
 80074d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074da:	f7f9 f927 	bl	800072c <__aeabi_ddiv>
 80074de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074e2:	e029      	b.n	8007538 <_dtoa_r+0x3c8>
 80074e4:	2702      	movs	r7, #2
 80074e6:	e7f2      	b.n	80074ce <_dtoa_r+0x35e>
 80074e8:	07e1      	lsls	r1, r4, #31
 80074ea:	d508      	bpl.n	80074fe <_dtoa_r+0x38e>
 80074ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074f4:	f7f8 fff0 	bl	80004d8 <__aeabi_dmul>
 80074f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074fc:	3701      	adds	r7, #1
 80074fe:	1064      	asrs	r4, r4, #1
 8007500:	3608      	adds	r6, #8
 8007502:	e7e5      	b.n	80074d0 <_dtoa_r+0x360>
 8007504:	f000 80a5 	beq.w	8007652 <_dtoa_r+0x4e2>
 8007508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800750c:	f1cb 0400 	rsb	r4, fp, #0
 8007510:	4b7c      	ldr	r3, [pc, #496]	; (8007704 <_dtoa_r+0x594>)
 8007512:	f004 020f 	and.w	r2, r4, #15
 8007516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800751a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751e:	f7f8 ffdb 	bl	80004d8 <__aeabi_dmul>
 8007522:	2702      	movs	r7, #2
 8007524:	2300      	movs	r3, #0
 8007526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752a:	4e77      	ldr	r6, [pc, #476]	; (8007708 <_dtoa_r+0x598>)
 800752c:	1124      	asrs	r4, r4, #4
 800752e:	2c00      	cmp	r4, #0
 8007530:	f040 8084 	bne.w	800763c <_dtoa_r+0x4cc>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1d2      	bne.n	80074de <_dtoa_r+0x36e>
 8007538:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800753c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007540:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007542:	2b00      	cmp	r3, #0
 8007544:	f000 8087 	beq.w	8007656 <_dtoa_r+0x4e6>
 8007548:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800754c:	2200      	movs	r2, #0
 800754e:	4b6f      	ldr	r3, [pc, #444]	; (800770c <_dtoa_r+0x59c>)
 8007550:	f7f9 fa34 	bl	80009bc <__aeabi_dcmplt>
 8007554:	2800      	cmp	r0, #0
 8007556:	d07e      	beq.n	8007656 <_dtoa_r+0x4e6>
 8007558:	9b08      	ldr	r3, [sp, #32]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d07b      	beq.n	8007656 <_dtoa_r+0x4e6>
 800755e:	9b06      	ldr	r3, [sp, #24]
 8007560:	2b00      	cmp	r3, #0
 8007562:	dd38      	ble.n	80075d6 <_dtoa_r+0x466>
 8007564:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007568:	2200      	movs	r2, #0
 800756a:	4b69      	ldr	r3, [pc, #420]	; (8007710 <_dtoa_r+0x5a0>)
 800756c:	f7f8 ffb4 	bl	80004d8 <__aeabi_dmul>
 8007570:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007574:	9c06      	ldr	r4, [sp, #24]
 8007576:	f10b 38ff 	add.w	r8, fp, #4294967295
 800757a:	3701      	adds	r7, #1
 800757c:	4638      	mov	r0, r7
 800757e:	f7f8 ff41 	bl	8000404 <__aeabi_i2d>
 8007582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007586:	f7f8 ffa7 	bl	80004d8 <__aeabi_dmul>
 800758a:	2200      	movs	r2, #0
 800758c:	4b61      	ldr	r3, [pc, #388]	; (8007714 <_dtoa_r+0x5a4>)
 800758e:	f7f8 fded 	bl	800016c <__adddf3>
 8007592:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007596:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800759a:	9611      	str	r6, [sp, #68]	; 0x44
 800759c:	2c00      	cmp	r4, #0
 800759e:	d15d      	bne.n	800765c <_dtoa_r+0x4ec>
 80075a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075a4:	2200      	movs	r2, #0
 80075a6:	4b5c      	ldr	r3, [pc, #368]	; (8007718 <_dtoa_r+0x5a8>)
 80075a8:	f7f8 fdde 	bl	8000168 <__aeabi_dsub>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075b4:	4633      	mov	r3, r6
 80075b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80075b8:	f7f9 fa1e 	bl	80009f8 <__aeabi_dcmpgt>
 80075bc:	2800      	cmp	r0, #0
 80075be:	f040 8295 	bne.w	8007aec <_dtoa_r+0x97c>
 80075c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80075c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80075cc:	f7f9 f9f6 	bl	80009bc <__aeabi_dcmplt>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	f040 8289 	bne.w	8007ae8 <_dtoa_r+0x978>
 80075d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80075da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80075de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f2c0 8151 	blt.w	8007888 <_dtoa_r+0x718>
 80075e6:	f1bb 0f0e 	cmp.w	fp, #14
 80075ea:	f300 814d 	bgt.w	8007888 <_dtoa_r+0x718>
 80075ee:	4b45      	ldr	r3, [pc, #276]	; (8007704 <_dtoa_r+0x594>)
 80075f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80075f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80075fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f280 80da 	bge.w	80077b8 <_dtoa_r+0x648>
 8007604:	9b08      	ldr	r3, [sp, #32]
 8007606:	2b00      	cmp	r3, #0
 8007608:	f300 80d6 	bgt.w	80077b8 <_dtoa_r+0x648>
 800760c:	f040 826b 	bne.w	8007ae6 <_dtoa_r+0x976>
 8007610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007614:	2200      	movs	r2, #0
 8007616:	4b40      	ldr	r3, [pc, #256]	; (8007718 <_dtoa_r+0x5a8>)
 8007618:	f7f8 ff5e 	bl	80004d8 <__aeabi_dmul>
 800761c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007620:	f7f9 f9e0 	bl	80009e4 <__aeabi_dcmpge>
 8007624:	9c08      	ldr	r4, [sp, #32]
 8007626:	4626      	mov	r6, r4
 8007628:	2800      	cmp	r0, #0
 800762a:	f040 8241 	bne.w	8007ab0 <_dtoa_r+0x940>
 800762e:	2331      	movs	r3, #49	; 0x31
 8007630:	9f03      	ldr	r7, [sp, #12]
 8007632:	f10b 0b01 	add.w	fp, fp, #1
 8007636:	f807 3b01 	strb.w	r3, [r7], #1
 800763a:	e23d      	b.n	8007ab8 <_dtoa_r+0x948>
 800763c:	07e2      	lsls	r2, r4, #31
 800763e:	d505      	bpl.n	800764c <_dtoa_r+0x4dc>
 8007640:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007644:	f7f8 ff48 	bl	80004d8 <__aeabi_dmul>
 8007648:	2301      	movs	r3, #1
 800764a:	3701      	adds	r7, #1
 800764c:	1064      	asrs	r4, r4, #1
 800764e:	3608      	adds	r6, #8
 8007650:	e76d      	b.n	800752e <_dtoa_r+0x3be>
 8007652:	2702      	movs	r7, #2
 8007654:	e770      	b.n	8007538 <_dtoa_r+0x3c8>
 8007656:	46d8      	mov	r8, fp
 8007658:	9c08      	ldr	r4, [sp, #32]
 800765a:	e78f      	b.n	800757c <_dtoa_r+0x40c>
 800765c:	9903      	ldr	r1, [sp, #12]
 800765e:	4b29      	ldr	r3, [pc, #164]	; (8007704 <_dtoa_r+0x594>)
 8007660:	4421      	add	r1, r4
 8007662:	9112      	str	r1, [sp, #72]	; 0x48
 8007664:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007666:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800766a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800766e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007672:	2900      	cmp	r1, #0
 8007674:	d054      	beq.n	8007720 <_dtoa_r+0x5b0>
 8007676:	2000      	movs	r0, #0
 8007678:	4928      	ldr	r1, [pc, #160]	; (800771c <_dtoa_r+0x5ac>)
 800767a:	f7f9 f857 	bl	800072c <__aeabi_ddiv>
 800767e:	463b      	mov	r3, r7
 8007680:	4632      	mov	r2, r6
 8007682:	f7f8 fd71 	bl	8000168 <__aeabi_dsub>
 8007686:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800768a:	9f03      	ldr	r7, [sp, #12]
 800768c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007690:	f7f9 f9d2 	bl	8000a38 <__aeabi_d2iz>
 8007694:	4604      	mov	r4, r0
 8007696:	f7f8 feb5 	bl	8000404 <__aeabi_i2d>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076a2:	f7f8 fd61 	bl	8000168 <__aeabi_dsub>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	3430      	adds	r4, #48	; 0x30
 80076ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076b4:	f807 4b01 	strb.w	r4, [r7], #1
 80076b8:	f7f9 f980 	bl	80009bc <__aeabi_dcmplt>
 80076bc:	2800      	cmp	r0, #0
 80076be:	d173      	bne.n	80077a8 <_dtoa_r+0x638>
 80076c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076c4:	2000      	movs	r0, #0
 80076c6:	4911      	ldr	r1, [pc, #68]	; (800770c <_dtoa_r+0x59c>)
 80076c8:	f7f8 fd4e 	bl	8000168 <__aeabi_dsub>
 80076cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076d0:	f7f9 f974 	bl	80009bc <__aeabi_dcmplt>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	f040 80b6 	bne.w	8007846 <_dtoa_r+0x6d6>
 80076da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076dc:	429f      	cmp	r7, r3
 80076de:	f43f af7a 	beq.w	80075d6 <_dtoa_r+0x466>
 80076e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076e6:	2200      	movs	r2, #0
 80076e8:	4b09      	ldr	r3, [pc, #36]	; (8007710 <_dtoa_r+0x5a0>)
 80076ea:	f7f8 fef5 	bl	80004d8 <__aeabi_dmul>
 80076ee:	2200      	movs	r2, #0
 80076f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076f8:	4b05      	ldr	r3, [pc, #20]	; (8007710 <_dtoa_r+0x5a0>)
 80076fa:	f7f8 feed 	bl	80004d8 <__aeabi_dmul>
 80076fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007702:	e7c3      	b.n	800768c <_dtoa_r+0x51c>
 8007704:	0800a930 	.word	0x0800a930
 8007708:	0800a908 	.word	0x0800a908
 800770c:	3ff00000 	.word	0x3ff00000
 8007710:	40240000 	.word	0x40240000
 8007714:	401c0000 	.word	0x401c0000
 8007718:	40140000 	.word	0x40140000
 800771c:	3fe00000 	.word	0x3fe00000
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f8 fed8 	bl	80004d8 <__aeabi_dmul>
 8007728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800772a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800772e:	9c03      	ldr	r4, [sp, #12]
 8007730:	9314      	str	r3, [sp, #80]	; 0x50
 8007732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007736:	f7f9 f97f 	bl	8000a38 <__aeabi_d2iz>
 800773a:	9015      	str	r0, [sp, #84]	; 0x54
 800773c:	f7f8 fe62 	bl	8000404 <__aeabi_i2d>
 8007740:	4602      	mov	r2, r0
 8007742:	460b      	mov	r3, r1
 8007744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007748:	f7f8 fd0e 	bl	8000168 <__aeabi_dsub>
 800774c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800774e:	4606      	mov	r6, r0
 8007750:	3330      	adds	r3, #48	; 0x30
 8007752:	f804 3b01 	strb.w	r3, [r4], #1
 8007756:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007758:	460f      	mov	r7, r1
 800775a:	429c      	cmp	r4, r3
 800775c:	f04f 0200 	mov.w	r2, #0
 8007760:	d124      	bne.n	80077ac <_dtoa_r+0x63c>
 8007762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007766:	4baf      	ldr	r3, [pc, #700]	; (8007a24 <_dtoa_r+0x8b4>)
 8007768:	f7f8 fd00 	bl	800016c <__adddf3>
 800776c:	4602      	mov	r2, r0
 800776e:	460b      	mov	r3, r1
 8007770:	4630      	mov	r0, r6
 8007772:	4639      	mov	r1, r7
 8007774:	f7f9 f940 	bl	80009f8 <__aeabi_dcmpgt>
 8007778:	2800      	cmp	r0, #0
 800777a:	d163      	bne.n	8007844 <_dtoa_r+0x6d4>
 800777c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007780:	2000      	movs	r0, #0
 8007782:	49a8      	ldr	r1, [pc, #672]	; (8007a24 <_dtoa_r+0x8b4>)
 8007784:	f7f8 fcf0 	bl	8000168 <__aeabi_dsub>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4630      	mov	r0, r6
 800778e:	4639      	mov	r1, r7
 8007790:	f7f9 f914 	bl	80009bc <__aeabi_dcmplt>
 8007794:	2800      	cmp	r0, #0
 8007796:	f43f af1e 	beq.w	80075d6 <_dtoa_r+0x466>
 800779a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800779c:	1e7b      	subs	r3, r7, #1
 800779e:	9314      	str	r3, [sp, #80]	; 0x50
 80077a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80077a4:	2b30      	cmp	r3, #48	; 0x30
 80077a6:	d0f8      	beq.n	800779a <_dtoa_r+0x62a>
 80077a8:	46c3      	mov	fp, r8
 80077aa:	e03b      	b.n	8007824 <_dtoa_r+0x6b4>
 80077ac:	4b9e      	ldr	r3, [pc, #632]	; (8007a28 <_dtoa_r+0x8b8>)
 80077ae:	f7f8 fe93 	bl	80004d8 <__aeabi_dmul>
 80077b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077b6:	e7bc      	b.n	8007732 <_dtoa_r+0x5c2>
 80077b8:	9f03      	ldr	r7, [sp, #12]
 80077ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80077be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077c2:	4640      	mov	r0, r8
 80077c4:	4649      	mov	r1, r9
 80077c6:	f7f8 ffb1 	bl	800072c <__aeabi_ddiv>
 80077ca:	f7f9 f935 	bl	8000a38 <__aeabi_d2iz>
 80077ce:	4604      	mov	r4, r0
 80077d0:	f7f8 fe18 	bl	8000404 <__aeabi_i2d>
 80077d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077d8:	f7f8 fe7e 	bl	80004d8 <__aeabi_dmul>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	4640      	mov	r0, r8
 80077e2:	4649      	mov	r1, r9
 80077e4:	f7f8 fcc0 	bl	8000168 <__aeabi_dsub>
 80077e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80077ec:	f807 6b01 	strb.w	r6, [r7], #1
 80077f0:	9e03      	ldr	r6, [sp, #12]
 80077f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80077f6:	1bbe      	subs	r6, r7, r6
 80077f8:	45b4      	cmp	ip, r6
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	d136      	bne.n	800786e <_dtoa_r+0x6fe>
 8007800:	f7f8 fcb4 	bl	800016c <__adddf3>
 8007804:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007808:	4680      	mov	r8, r0
 800780a:	4689      	mov	r9, r1
 800780c:	f7f9 f8f4 	bl	80009f8 <__aeabi_dcmpgt>
 8007810:	bb58      	cbnz	r0, 800786a <_dtoa_r+0x6fa>
 8007812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007816:	4640      	mov	r0, r8
 8007818:	4649      	mov	r1, r9
 800781a:	f7f9 f8c5 	bl	80009a8 <__aeabi_dcmpeq>
 800781e:	b108      	cbz	r0, 8007824 <_dtoa_r+0x6b4>
 8007820:	07e3      	lsls	r3, r4, #31
 8007822:	d422      	bmi.n	800786a <_dtoa_r+0x6fa>
 8007824:	4651      	mov	r1, sl
 8007826:	4628      	mov	r0, r5
 8007828:	f000 fbc2 	bl	8007fb0 <_Bfree>
 800782c:	2300      	movs	r3, #0
 800782e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007830:	703b      	strb	r3, [r7, #0]
 8007832:	f10b 0301 	add.w	r3, fp, #1
 8007836:	6013      	str	r3, [r2, #0]
 8007838:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800783a:	2b00      	cmp	r3, #0
 800783c:	f43f ace6 	beq.w	800720c <_dtoa_r+0x9c>
 8007840:	601f      	str	r7, [r3, #0]
 8007842:	e4e3      	b.n	800720c <_dtoa_r+0x9c>
 8007844:	4627      	mov	r7, r4
 8007846:	463b      	mov	r3, r7
 8007848:	461f      	mov	r7, r3
 800784a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800784e:	2a39      	cmp	r2, #57	; 0x39
 8007850:	d107      	bne.n	8007862 <_dtoa_r+0x6f2>
 8007852:	9a03      	ldr	r2, [sp, #12]
 8007854:	429a      	cmp	r2, r3
 8007856:	d1f7      	bne.n	8007848 <_dtoa_r+0x6d8>
 8007858:	2230      	movs	r2, #48	; 0x30
 800785a:	9903      	ldr	r1, [sp, #12]
 800785c:	f108 0801 	add.w	r8, r8, #1
 8007860:	700a      	strb	r2, [r1, #0]
 8007862:	781a      	ldrb	r2, [r3, #0]
 8007864:	3201      	adds	r2, #1
 8007866:	701a      	strb	r2, [r3, #0]
 8007868:	e79e      	b.n	80077a8 <_dtoa_r+0x638>
 800786a:	46d8      	mov	r8, fp
 800786c:	e7eb      	b.n	8007846 <_dtoa_r+0x6d6>
 800786e:	2200      	movs	r2, #0
 8007870:	4b6d      	ldr	r3, [pc, #436]	; (8007a28 <_dtoa_r+0x8b8>)
 8007872:	f7f8 fe31 	bl	80004d8 <__aeabi_dmul>
 8007876:	2200      	movs	r2, #0
 8007878:	2300      	movs	r3, #0
 800787a:	4680      	mov	r8, r0
 800787c:	4689      	mov	r9, r1
 800787e:	f7f9 f893 	bl	80009a8 <__aeabi_dcmpeq>
 8007882:	2800      	cmp	r0, #0
 8007884:	d09b      	beq.n	80077be <_dtoa_r+0x64e>
 8007886:	e7cd      	b.n	8007824 <_dtoa_r+0x6b4>
 8007888:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800788a:	2a00      	cmp	r2, #0
 800788c:	f000 80c4 	beq.w	8007a18 <_dtoa_r+0x8a8>
 8007890:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007892:	2a01      	cmp	r2, #1
 8007894:	f300 80a8 	bgt.w	80079e8 <_dtoa_r+0x878>
 8007898:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800789a:	2a00      	cmp	r2, #0
 800789c:	f000 80a0 	beq.w	80079e0 <_dtoa_r+0x870>
 80078a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078a4:	464f      	mov	r7, r9
 80078a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80078a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078aa:	2101      	movs	r1, #1
 80078ac:	441a      	add	r2, r3
 80078ae:	4628      	mov	r0, r5
 80078b0:	4499      	add	r9, r3
 80078b2:	9209      	str	r2, [sp, #36]	; 0x24
 80078b4:	f000 fc7c 	bl	80081b0 <__i2b>
 80078b8:	4606      	mov	r6, r0
 80078ba:	b15f      	cbz	r7, 80078d4 <_dtoa_r+0x764>
 80078bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078be:	2b00      	cmp	r3, #0
 80078c0:	dd08      	ble.n	80078d4 <_dtoa_r+0x764>
 80078c2:	42bb      	cmp	r3, r7
 80078c4:	bfa8      	it	ge
 80078c6:	463b      	movge	r3, r7
 80078c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ca:	eba9 0903 	sub.w	r9, r9, r3
 80078ce:	1aff      	subs	r7, r7, r3
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	9309      	str	r3, [sp, #36]	; 0x24
 80078d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d6:	b1f3      	cbz	r3, 8007916 <_dtoa_r+0x7a6>
 80078d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 80a0 	beq.w	8007a20 <_dtoa_r+0x8b0>
 80078e0:	2c00      	cmp	r4, #0
 80078e2:	dd10      	ble.n	8007906 <_dtoa_r+0x796>
 80078e4:	4631      	mov	r1, r6
 80078e6:	4622      	mov	r2, r4
 80078e8:	4628      	mov	r0, r5
 80078ea:	f000 fd1f 	bl	800832c <__pow5mult>
 80078ee:	4652      	mov	r2, sl
 80078f0:	4601      	mov	r1, r0
 80078f2:	4606      	mov	r6, r0
 80078f4:	4628      	mov	r0, r5
 80078f6:	f000 fc71 	bl	80081dc <__multiply>
 80078fa:	4680      	mov	r8, r0
 80078fc:	4651      	mov	r1, sl
 80078fe:	4628      	mov	r0, r5
 8007900:	f000 fb56 	bl	8007fb0 <_Bfree>
 8007904:	46c2      	mov	sl, r8
 8007906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007908:	1b1a      	subs	r2, r3, r4
 800790a:	d004      	beq.n	8007916 <_dtoa_r+0x7a6>
 800790c:	4651      	mov	r1, sl
 800790e:	4628      	mov	r0, r5
 8007910:	f000 fd0c 	bl	800832c <__pow5mult>
 8007914:	4682      	mov	sl, r0
 8007916:	2101      	movs	r1, #1
 8007918:	4628      	mov	r0, r5
 800791a:	f000 fc49 	bl	80081b0 <__i2b>
 800791e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007920:	4604      	mov	r4, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	f340 8082 	ble.w	8007a2c <_dtoa_r+0x8bc>
 8007928:	461a      	mov	r2, r3
 800792a:	4601      	mov	r1, r0
 800792c:	4628      	mov	r0, r5
 800792e:	f000 fcfd 	bl	800832c <__pow5mult>
 8007932:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007934:	4604      	mov	r4, r0
 8007936:	2b01      	cmp	r3, #1
 8007938:	dd7b      	ble.n	8007a32 <_dtoa_r+0x8c2>
 800793a:	f04f 0800 	mov.w	r8, #0
 800793e:	6923      	ldr	r3, [r4, #16]
 8007940:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007944:	6918      	ldr	r0, [r3, #16]
 8007946:	f000 fbe5 	bl	8008114 <__hi0bits>
 800794a:	f1c0 0020 	rsb	r0, r0, #32
 800794e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007950:	4418      	add	r0, r3
 8007952:	f010 001f 	ands.w	r0, r0, #31
 8007956:	f000 8092 	beq.w	8007a7e <_dtoa_r+0x90e>
 800795a:	f1c0 0320 	rsb	r3, r0, #32
 800795e:	2b04      	cmp	r3, #4
 8007960:	f340 8085 	ble.w	8007a6e <_dtoa_r+0x8fe>
 8007964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007966:	f1c0 001c 	rsb	r0, r0, #28
 800796a:	4403      	add	r3, r0
 800796c:	4481      	add	r9, r0
 800796e:	4407      	add	r7, r0
 8007970:	9309      	str	r3, [sp, #36]	; 0x24
 8007972:	f1b9 0f00 	cmp.w	r9, #0
 8007976:	dd05      	ble.n	8007984 <_dtoa_r+0x814>
 8007978:	4651      	mov	r1, sl
 800797a:	464a      	mov	r2, r9
 800797c:	4628      	mov	r0, r5
 800797e:	f000 fd2f 	bl	80083e0 <__lshift>
 8007982:	4682      	mov	sl, r0
 8007984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007986:	2b00      	cmp	r3, #0
 8007988:	dd05      	ble.n	8007996 <_dtoa_r+0x826>
 800798a:	4621      	mov	r1, r4
 800798c:	461a      	mov	r2, r3
 800798e:	4628      	mov	r0, r5
 8007990:	f000 fd26 	bl	80083e0 <__lshift>
 8007994:	4604      	mov	r4, r0
 8007996:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d072      	beq.n	8007a82 <_dtoa_r+0x912>
 800799c:	4621      	mov	r1, r4
 800799e:	4650      	mov	r0, sl
 80079a0:	f000 fd8a 	bl	80084b8 <__mcmp>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	da6c      	bge.n	8007a82 <_dtoa_r+0x912>
 80079a8:	2300      	movs	r3, #0
 80079aa:	4651      	mov	r1, sl
 80079ac:	220a      	movs	r2, #10
 80079ae:	4628      	mov	r0, r5
 80079b0:	f000 fb20 	bl	8007ff4 <__multadd>
 80079b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079b6:	4682      	mov	sl, r0
 80079b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 81ac 	beq.w	8007d1a <_dtoa_r+0xbaa>
 80079c2:	2300      	movs	r3, #0
 80079c4:	4631      	mov	r1, r6
 80079c6:	220a      	movs	r2, #10
 80079c8:	4628      	mov	r0, r5
 80079ca:	f000 fb13 	bl	8007ff4 <__multadd>
 80079ce:	9b06      	ldr	r3, [sp, #24]
 80079d0:	4606      	mov	r6, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f300 8093 	bgt.w	8007afe <_dtoa_r+0x98e>
 80079d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079da:	2b02      	cmp	r3, #2
 80079dc:	dc59      	bgt.n	8007a92 <_dtoa_r+0x922>
 80079de:	e08e      	b.n	8007afe <_dtoa_r+0x98e>
 80079e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80079e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079e6:	e75d      	b.n	80078a4 <_dtoa_r+0x734>
 80079e8:	9b08      	ldr	r3, [sp, #32]
 80079ea:	1e5c      	subs	r4, r3, #1
 80079ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ee:	42a3      	cmp	r3, r4
 80079f0:	bfbf      	itttt	lt
 80079f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80079f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80079f6:	1ae3      	sublt	r3, r4, r3
 80079f8:	18d2      	addlt	r2, r2, r3
 80079fa:	bfa8      	it	ge
 80079fc:	1b1c      	subge	r4, r3, r4
 80079fe:	9b08      	ldr	r3, [sp, #32]
 8007a00:	bfbe      	ittt	lt
 8007a02:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007a04:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007a06:	2400      	movlt	r4, #0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bfb5      	itete	lt
 8007a0c:	eba9 0703 	sublt.w	r7, r9, r3
 8007a10:	464f      	movge	r7, r9
 8007a12:	2300      	movlt	r3, #0
 8007a14:	9b08      	ldrge	r3, [sp, #32]
 8007a16:	e747      	b.n	80078a8 <_dtoa_r+0x738>
 8007a18:	464f      	mov	r7, r9
 8007a1a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007a1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007a1e:	e74c      	b.n	80078ba <_dtoa_r+0x74a>
 8007a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a22:	e773      	b.n	800790c <_dtoa_r+0x79c>
 8007a24:	3fe00000 	.word	0x3fe00000
 8007a28:	40240000 	.word	0x40240000
 8007a2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	dc18      	bgt.n	8007a64 <_dtoa_r+0x8f4>
 8007a32:	9b04      	ldr	r3, [sp, #16]
 8007a34:	b9b3      	cbnz	r3, 8007a64 <_dtoa_r+0x8f4>
 8007a36:	9b05      	ldr	r3, [sp, #20]
 8007a38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a3c:	b993      	cbnz	r3, 8007a64 <_dtoa_r+0x8f4>
 8007a3e:	9b05      	ldr	r3, [sp, #20]
 8007a40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a44:	0d1b      	lsrs	r3, r3, #20
 8007a46:	051b      	lsls	r3, r3, #20
 8007a48:	b17b      	cbz	r3, 8007a6a <_dtoa_r+0x8fa>
 8007a4a:	f04f 0801 	mov.w	r8, #1
 8007a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a50:	f109 0901 	add.w	r9, r9, #1
 8007a54:	3301      	adds	r3, #1
 8007a56:	9309      	str	r3, [sp, #36]	; 0x24
 8007a58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f47f af6f 	bne.w	800793e <_dtoa_r+0x7ce>
 8007a60:	2001      	movs	r0, #1
 8007a62:	e774      	b.n	800794e <_dtoa_r+0x7de>
 8007a64:	f04f 0800 	mov.w	r8, #0
 8007a68:	e7f6      	b.n	8007a58 <_dtoa_r+0x8e8>
 8007a6a:	4698      	mov	r8, r3
 8007a6c:	e7f4      	b.n	8007a58 <_dtoa_r+0x8e8>
 8007a6e:	d080      	beq.n	8007972 <_dtoa_r+0x802>
 8007a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a72:	331c      	adds	r3, #28
 8007a74:	441a      	add	r2, r3
 8007a76:	4499      	add	r9, r3
 8007a78:	441f      	add	r7, r3
 8007a7a:	9209      	str	r2, [sp, #36]	; 0x24
 8007a7c:	e779      	b.n	8007972 <_dtoa_r+0x802>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	e7f6      	b.n	8007a70 <_dtoa_r+0x900>
 8007a82:	9b08      	ldr	r3, [sp, #32]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	dc34      	bgt.n	8007af2 <_dtoa_r+0x982>
 8007a88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	dd31      	ble.n	8007af2 <_dtoa_r+0x982>
 8007a8e:	9b08      	ldr	r3, [sp, #32]
 8007a90:	9306      	str	r3, [sp, #24]
 8007a92:	9b06      	ldr	r3, [sp, #24]
 8007a94:	b963      	cbnz	r3, 8007ab0 <_dtoa_r+0x940>
 8007a96:	4621      	mov	r1, r4
 8007a98:	2205      	movs	r2, #5
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 faaa 	bl	8007ff4 <__multadd>
 8007aa0:	4601      	mov	r1, r0
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	4650      	mov	r0, sl
 8007aa6:	f000 fd07 	bl	80084b8 <__mcmp>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	f73f adbf 	bgt.w	800762e <_dtoa_r+0x4be>
 8007ab0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ab2:	9f03      	ldr	r7, [sp, #12]
 8007ab4:	ea6f 0b03 	mvn.w	fp, r3
 8007ab8:	f04f 0800 	mov.w	r8, #0
 8007abc:	4621      	mov	r1, r4
 8007abe:	4628      	mov	r0, r5
 8007ac0:	f000 fa76 	bl	8007fb0 <_Bfree>
 8007ac4:	2e00      	cmp	r6, #0
 8007ac6:	f43f aead 	beq.w	8007824 <_dtoa_r+0x6b4>
 8007aca:	f1b8 0f00 	cmp.w	r8, #0
 8007ace:	d005      	beq.n	8007adc <_dtoa_r+0x96c>
 8007ad0:	45b0      	cmp	r8, r6
 8007ad2:	d003      	beq.n	8007adc <_dtoa_r+0x96c>
 8007ad4:	4641      	mov	r1, r8
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	f000 fa6a 	bl	8007fb0 <_Bfree>
 8007adc:	4631      	mov	r1, r6
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f000 fa66 	bl	8007fb0 <_Bfree>
 8007ae4:	e69e      	b.n	8007824 <_dtoa_r+0x6b4>
 8007ae6:	2400      	movs	r4, #0
 8007ae8:	4626      	mov	r6, r4
 8007aea:	e7e1      	b.n	8007ab0 <_dtoa_r+0x940>
 8007aec:	46c3      	mov	fp, r8
 8007aee:	4626      	mov	r6, r4
 8007af0:	e59d      	b.n	800762e <_dtoa_r+0x4be>
 8007af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	f000 80c8 	beq.w	8007c8a <_dtoa_r+0xb1a>
 8007afa:	9b08      	ldr	r3, [sp, #32]
 8007afc:	9306      	str	r3, [sp, #24]
 8007afe:	2f00      	cmp	r7, #0
 8007b00:	dd05      	ble.n	8007b0e <_dtoa_r+0x99e>
 8007b02:	4631      	mov	r1, r6
 8007b04:	463a      	mov	r2, r7
 8007b06:	4628      	mov	r0, r5
 8007b08:	f000 fc6a 	bl	80083e0 <__lshift>
 8007b0c:	4606      	mov	r6, r0
 8007b0e:	f1b8 0f00 	cmp.w	r8, #0
 8007b12:	d05b      	beq.n	8007bcc <_dtoa_r+0xa5c>
 8007b14:	4628      	mov	r0, r5
 8007b16:	6871      	ldr	r1, [r6, #4]
 8007b18:	f000 fa0a 	bl	8007f30 <_Balloc>
 8007b1c:	4607      	mov	r7, r0
 8007b1e:	b928      	cbnz	r0, 8007b2c <_dtoa_r+0x9bc>
 8007b20:	4602      	mov	r2, r0
 8007b22:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007b26:	4b81      	ldr	r3, [pc, #516]	; (8007d2c <_dtoa_r+0xbbc>)
 8007b28:	f7ff bb36 	b.w	8007198 <_dtoa_r+0x28>
 8007b2c:	6932      	ldr	r2, [r6, #16]
 8007b2e:	f106 010c 	add.w	r1, r6, #12
 8007b32:	3202      	adds	r2, #2
 8007b34:	0092      	lsls	r2, r2, #2
 8007b36:	300c      	adds	r0, #12
 8007b38:	f002 f94a 	bl	8009dd0 <memcpy>
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	4639      	mov	r1, r7
 8007b40:	4628      	mov	r0, r5
 8007b42:	f000 fc4d 	bl	80083e0 <__lshift>
 8007b46:	46b0      	mov	r8, r6
 8007b48:	4606      	mov	r6, r0
 8007b4a:	9b03      	ldr	r3, [sp, #12]
 8007b4c:	9a03      	ldr	r2, [sp, #12]
 8007b4e:	3301      	adds	r3, #1
 8007b50:	9308      	str	r3, [sp, #32]
 8007b52:	9b06      	ldr	r3, [sp, #24]
 8007b54:	4413      	add	r3, r2
 8007b56:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b58:	9b04      	ldr	r3, [sp, #16]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b60:	9b08      	ldr	r3, [sp, #32]
 8007b62:	4621      	mov	r1, r4
 8007b64:	3b01      	subs	r3, #1
 8007b66:	4650      	mov	r0, sl
 8007b68:	9304      	str	r3, [sp, #16]
 8007b6a:	f7ff fa75 	bl	8007058 <quorem>
 8007b6e:	4641      	mov	r1, r8
 8007b70:	9006      	str	r0, [sp, #24]
 8007b72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b76:	4650      	mov	r0, sl
 8007b78:	f000 fc9e 	bl	80084b8 <__mcmp>
 8007b7c:	4632      	mov	r2, r6
 8007b7e:	9009      	str	r0, [sp, #36]	; 0x24
 8007b80:	4621      	mov	r1, r4
 8007b82:	4628      	mov	r0, r5
 8007b84:	f000 fcb4 	bl	80084f0 <__mdiff>
 8007b88:	68c2      	ldr	r2, [r0, #12]
 8007b8a:	4607      	mov	r7, r0
 8007b8c:	bb02      	cbnz	r2, 8007bd0 <_dtoa_r+0xa60>
 8007b8e:	4601      	mov	r1, r0
 8007b90:	4650      	mov	r0, sl
 8007b92:	f000 fc91 	bl	80084b8 <__mcmp>
 8007b96:	4602      	mov	r2, r0
 8007b98:	4639      	mov	r1, r7
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	920c      	str	r2, [sp, #48]	; 0x30
 8007b9e:	f000 fa07 	bl	8007fb0 <_Bfree>
 8007ba2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ba4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ba6:	9f08      	ldr	r7, [sp, #32]
 8007ba8:	ea43 0102 	orr.w	r1, r3, r2
 8007bac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bae:	4319      	orrs	r1, r3
 8007bb0:	d110      	bne.n	8007bd4 <_dtoa_r+0xa64>
 8007bb2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bb6:	d029      	beq.n	8007c0c <_dtoa_r+0xa9c>
 8007bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	dd02      	ble.n	8007bc4 <_dtoa_r+0xa54>
 8007bbe:	9b06      	ldr	r3, [sp, #24]
 8007bc0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007bc4:	9b04      	ldr	r3, [sp, #16]
 8007bc6:	f883 9000 	strb.w	r9, [r3]
 8007bca:	e777      	b.n	8007abc <_dtoa_r+0x94c>
 8007bcc:	4630      	mov	r0, r6
 8007bce:	e7ba      	b.n	8007b46 <_dtoa_r+0x9d6>
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	e7e1      	b.n	8007b98 <_dtoa_r+0xa28>
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	db04      	blt.n	8007be4 <_dtoa_r+0xa74>
 8007bda:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007bdc:	430b      	orrs	r3, r1
 8007bde:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007be0:	430b      	orrs	r3, r1
 8007be2:	d120      	bne.n	8007c26 <_dtoa_r+0xab6>
 8007be4:	2a00      	cmp	r2, #0
 8007be6:	dded      	ble.n	8007bc4 <_dtoa_r+0xa54>
 8007be8:	4651      	mov	r1, sl
 8007bea:	2201      	movs	r2, #1
 8007bec:	4628      	mov	r0, r5
 8007bee:	f000 fbf7 	bl	80083e0 <__lshift>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4682      	mov	sl, r0
 8007bf6:	f000 fc5f 	bl	80084b8 <__mcmp>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	dc03      	bgt.n	8007c06 <_dtoa_r+0xa96>
 8007bfe:	d1e1      	bne.n	8007bc4 <_dtoa_r+0xa54>
 8007c00:	f019 0f01 	tst.w	r9, #1
 8007c04:	d0de      	beq.n	8007bc4 <_dtoa_r+0xa54>
 8007c06:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c0a:	d1d8      	bne.n	8007bbe <_dtoa_r+0xa4e>
 8007c0c:	2339      	movs	r3, #57	; 0x39
 8007c0e:	9a04      	ldr	r2, [sp, #16]
 8007c10:	7013      	strb	r3, [r2, #0]
 8007c12:	463b      	mov	r3, r7
 8007c14:	461f      	mov	r7, r3
 8007c16:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	2a39      	cmp	r2, #57	; 0x39
 8007c1e:	d06b      	beq.n	8007cf8 <_dtoa_r+0xb88>
 8007c20:	3201      	adds	r2, #1
 8007c22:	701a      	strb	r2, [r3, #0]
 8007c24:	e74a      	b.n	8007abc <_dtoa_r+0x94c>
 8007c26:	2a00      	cmp	r2, #0
 8007c28:	dd07      	ble.n	8007c3a <_dtoa_r+0xaca>
 8007c2a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c2e:	d0ed      	beq.n	8007c0c <_dtoa_r+0xa9c>
 8007c30:	9a04      	ldr	r2, [sp, #16]
 8007c32:	f109 0301 	add.w	r3, r9, #1
 8007c36:	7013      	strb	r3, [r2, #0]
 8007c38:	e740      	b.n	8007abc <_dtoa_r+0x94c>
 8007c3a:	9b08      	ldr	r3, [sp, #32]
 8007c3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c3e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d042      	beq.n	8007ccc <_dtoa_r+0xb5c>
 8007c46:	4651      	mov	r1, sl
 8007c48:	2300      	movs	r3, #0
 8007c4a:	220a      	movs	r2, #10
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	f000 f9d1 	bl	8007ff4 <__multadd>
 8007c52:	45b0      	cmp	r8, r6
 8007c54:	4682      	mov	sl, r0
 8007c56:	f04f 0300 	mov.w	r3, #0
 8007c5a:	f04f 020a 	mov.w	r2, #10
 8007c5e:	4641      	mov	r1, r8
 8007c60:	4628      	mov	r0, r5
 8007c62:	d107      	bne.n	8007c74 <_dtoa_r+0xb04>
 8007c64:	f000 f9c6 	bl	8007ff4 <__multadd>
 8007c68:	4680      	mov	r8, r0
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	9b08      	ldr	r3, [sp, #32]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	9308      	str	r3, [sp, #32]
 8007c72:	e775      	b.n	8007b60 <_dtoa_r+0x9f0>
 8007c74:	f000 f9be 	bl	8007ff4 <__multadd>
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	220a      	movs	r2, #10
 8007c80:	4628      	mov	r0, r5
 8007c82:	f000 f9b7 	bl	8007ff4 <__multadd>
 8007c86:	4606      	mov	r6, r0
 8007c88:	e7f0      	b.n	8007c6c <_dtoa_r+0xafc>
 8007c8a:	9b08      	ldr	r3, [sp, #32]
 8007c8c:	9306      	str	r3, [sp, #24]
 8007c8e:	9f03      	ldr	r7, [sp, #12]
 8007c90:	4621      	mov	r1, r4
 8007c92:	4650      	mov	r0, sl
 8007c94:	f7ff f9e0 	bl	8007058 <quorem>
 8007c98:	9b03      	ldr	r3, [sp, #12]
 8007c9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c9e:	f807 9b01 	strb.w	r9, [r7], #1
 8007ca2:	1afa      	subs	r2, r7, r3
 8007ca4:	9b06      	ldr	r3, [sp, #24]
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	dd07      	ble.n	8007cba <_dtoa_r+0xb4a>
 8007caa:	4651      	mov	r1, sl
 8007cac:	2300      	movs	r3, #0
 8007cae:	220a      	movs	r2, #10
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	f000 f99f 	bl	8007ff4 <__multadd>
 8007cb6:	4682      	mov	sl, r0
 8007cb8:	e7ea      	b.n	8007c90 <_dtoa_r+0xb20>
 8007cba:	9b06      	ldr	r3, [sp, #24]
 8007cbc:	f04f 0800 	mov.w	r8, #0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bfcc      	ite	gt
 8007cc4:	461f      	movgt	r7, r3
 8007cc6:	2701      	movle	r7, #1
 8007cc8:	9b03      	ldr	r3, [sp, #12]
 8007cca:	441f      	add	r7, r3
 8007ccc:	4651      	mov	r1, sl
 8007cce:	2201      	movs	r2, #1
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 fb85 	bl	80083e0 <__lshift>
 8007cd6:	4621      	mov	r1, r4
 8007cd8:	4682      	mov	sl, r0
 8007cda:	f000 fbed 	bl	80084b8 <__mcmp>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	dc97      	bgt.n	8007c12 <_dtoa_r+0xaa2>
 8007ce2:	d102      	bne.n	8007cea <_dtoa_r+0xb7a>
 8007ce4:	f019 0f01 	tst.w	r9, #1
 8007ce8:	d193      	bne.n	8007c12 <_dtoa_r+0xaa2>
 8007cea:	463b      	mov	r3, r7
 8007cec:	461f      	mov	r7, r3
 8007cee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cf2:	2a30      	cmp	r2, #48	; 0x30
 8007cf4:	d0fa      	beq.n	8007cec <_dtoa_r+0xb7c>
 8007cf6:	e6e1      	b.n	8007abc <_dtoa_r+0x94c>
 8007cf8:	9a03      	ldr	r2, [sp, #12]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d18a      	bne.n	8007c14 <_dtoa_r+0xaa4>
 8007cfe:	2331      	movs	r3, #49	; 0x31
 8007d00:	f10b 0b01 	add.w	fp, fp, #1
 8007d04:	e797      	b.n	8007c36 <_dtoa_r+0xac6>
 8007d06:	4b0a      	ldr	r3, [pc, #40]	; (8007d30 <_dtoa_r+0xbc0>)
 8007d08:	f7ff ba9f 	b.w	800724a <_dtoa_r+0xda>
 8007d0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f47f aa77 	bne.w	8007202 <_dtoa_r+0x92>
 8007d14:	4b07      	ldr	r3, [pc, #28]	; (8007d34 <_dtoa_r+0xbc4>)
 8007d16:	f7ff ba98 	b.w	800724a <_dtoa_r+0xda>
 8007d1a:	9b06      	ldr	r3, [sp, #24]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	dcb6      	bgt.n	8007c8e <_dtoa_r+0xb1e>
 8007d20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	f73f aeb5 	bgt.w	8007a92 <_dtoa_r+0x922>
 8007d28:	e7b1      	b.n	8007c8e <_dtoa_r+0xb1e>
 8007d2a:	bf00      	nop
 8007d2c:	0800a897 	.word	0x0800a897
 8007d30:	0800a7f2 	.word	0x0800a7f2
 8007d34:	0800a81b 	.word	0x0800a81b

08007d38 <_free_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	2900      	cmp	r1, #0
 8007d3e:	d040      	beq.n	8007dc2 <_free_r+0x8a>
 8007d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d44:	1f0c      	subs	r4, r1, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	bfb8      	it	lt
 8007d4a:	18e4      	addlt	r4, r4, r3
 8007d4c:	f000 f8e4 	bl	8007f18 <__malloc_lock>
 8007d50:	4a1c      	ldr	r2, [pc, #112]	; (8007dc4 <_free_r+0x8c>)
 8007d52:	6813      	ldr	r3, [r2, #0]
 8007d54:	b933      	cbnz	r3, 8007d64 <_free_r+0x2c>
 8007d56:	6063      	str	r3, [r4, #4]
 8007d58:	6014      	str	r4, [r2, #0]
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d60:	f000 b8e0 	b.w	8007f24 <__malloc_unlock>
 8007d64:	42a3      	cmp	r3, r4
 8007d66:	d908      	bls.n	8007d7a <_free_r+0x42>
 8007d68:	6820      	ldr	r0, [r4, #0]
 8007d6a:	1821      	adds	r1, r4, r0
 8007d6c:	428b      	cmp	r3, r1
 8007d6e:	bf01      	itttt	eq
 8007d70:	6819      	ldreq	r1, [r3, #0]
 8007d72:	685b      	ldreq	r3, [r3, #4]
 8007d74:	1809      	addeq	r1, r1, r0
 8007d76:	6021      	streq	r1, [r4, #0]
 8007d78:	e7ed      	b.n	8007d56 <_free_r+0x1e>
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	b10b      	cbz	r3, 8007d84 <_free_r+0x4c>
 8007d80:	42a3      	cmp	r3, r4
 8007d82:	d9fa      	bls.n	8007d7a <_free_r+0x42>
 8007d84:	6811      	ldr	r1, [r2, #0]
 8007d86:	1850      	adds	r0, r2, r1
 8007d88:	42a0      	cmp	r0, r4
 8007d8a:	d10b      	bne.n	8007da4 <_free_r+0x6c>
 8007d8c:	6820      	ldr	r0, [r4, #0]
 8007d8e:	4401      	add	r1, r0
 8007d90:	1850      	adds	r0, r2, r1
 8007d92:	4283      	cmp	r3, r0
 8007d94:	6011      	str	r1, [r2, #0]
 8007d96:	d1e0      	bne.n	8007d5a <_free_r+0x22>
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	4408      	add	r0, r1
 8007d9e:	6010      	str	r0, [r2, #0]
 8007da0:	6053      	str	r3, [r2, #4]
 8007da2:	e7da      	b.n	8007d5a <_free_r+0x22>
 8007da4:	d902      	bls.n	8007dac <_free_r+0x74>
 8007da6:	230c      	movs	r3, #12
 8007da8:	602b      	str	r3, [r5, #0]
 8007daa:	e7d6      	b.n	8007d5a <_free_r+0x22>
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	1821      	adds	r1, r4, r0
 8007db0:	428b      	cmp	r3, r1
 8007db2:	bf01      	itttt	eq
 8007db4:	6819      	ldreq	r1, [r3, #0]
 8007db6:	685b      	ldreq	r3, [r3, #4]
 8007db8:	1809      	addeq	r1, r1, r0
 8007dba:	6021      	streq	r1, [r4, #0]
 8007dbc:	6063      	str	r3, [r4, #4]
 8007dbe:	6054      	str	r4, [r2, #4]
 8007dc0:	e7cb      	b.n	8007d5a <_free_r+0x22>
 8007dc2:	bd38      	pop	{r3, r4, r5, pc}
 8007dc4:	20000604 	.word	0x20000604

08007dc8 <malloc>:
 8007dc8:	4b02      	ldr	r3, [pc, #8]	; (8007dd4 <malloc+0xc>)
 8007dca:	4601      	mov	r1, r0
 8007dcc:	6818      	ldr	r0, [r3, #0]
 8007dce:	f000 b823 	b.w	8007e18 <_malloc_r>
 8007dd2:	bf00      	nop
 8007dd4:	20000064 	.word	0x20000064

08007dd8 <sbrk_aligned>:
 8007dd8:	b570      	push	{r4, r5, r6, lr}
 8007dda:	4e0e      	ldr	r6, [pc, #56]	; (8007e14 <sbrk_aligned+0x3c>)
 8007ddc:	460c      	mov	r4, r1
 8007dde:	6831      	ldr	r1, [r6, #0]
 8007de0:	4605      	mov	r5, r0
 8007de2:	b911      	cbnz	r1, 8007dea <sbrk_aligned+0x12>
 8007de4:	f001 ffe4 	bl	8009db0 <_sbrk_r>
 8007de8:	6030      	str	r0, [r6, #0]
 8007dea:	4621      	mov	r1, r4
 8007dec:	4628      	mov	r0, r5
 8007dee:	f001 ffdf 	bl	8009db0 <_sbrk_r>
 8007df2:	1c43      	adds	r3, r0, #1
 8007df4:	d00a      	beq.n	8007e0c <sbrk_aligned+0x34>
 8007df6:	1cc4      	adds	r4, r0, #3
 8007df8:	f024 0403 	bic.w	r4, r4, #3
 8007dfc:	42a0      	cmp	r0, r4
 8007dfe:	d007      	beq.n	8007e10 <sbrk_aligned+0x38>
 8007e00:	1a21      	subs	r1, r4, r0
 8007e02:	4628      	mov	r0, r5
 8007e04:	f001 ffd4 	bl	8009db0 <_sbrk_r>
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d101      	bne.n	8007e10 <sbrk_aligned+0x38>
 8007e0c:	f04f 34ff 	mov.w	r4, #4294967295
 8007e10:	4620      	mov	r0, r4
 8007e12:	bd70      	pop	{r4, r5, r6, pc}
 8007e14:	20000608 	.word	0x20000608

08007e18 <_malloc_r>:
 8007e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e1c:	1ccd      	adds	r5, r1, #3
 8007e1e:	f025 0503 	bic.w	r5, r5, #3
 8007e22:	3508      	adds	r5, #8
 8007e24:	2d0c      	cmp	r5, #12
 8007e26:	bf38      	it	cc
 8007e28:	250c      	movcc	r5, #12
 8007e2a:	2d00      	cmp	r5, #0
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	db01      	blt.n	8007e34 <_malloc_r+0x1c>
 8007e30:	42a9      	cmp	r1, r5
 8007e32:	d905      	bls.n	8007e40 <_malloc_r+0x28>
 8007e34:	230c      	movs	r3, #12
 8007e36:	2600      	movs	r6, #0
 8007e38:	603b      	str	r3, [r7, #0]
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f14 <_malloc_r+0xfc>
 8007e44:	f000 f868 	bl	8007f18 <__malloc_lock>
 8007e48:	f8d8 3000 	ldr.w	r3, [r8]
 8007e4c:	461c      	mov	r4, r3
 8007e4e:	bb5c      	cbnz	r4, 8007ea8 <_malloc_r+0x90>
 8007e50:	4629      	mov	r1, r5
 8007e52:	4638      	mov	r0, r7
 8007e54:	f7ff ffc0 	bl	8007dd8 <sbrk_aligned>
 8007e58:	1c43      	adds	r3, r0, #1
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	d155      	bne.n	8007f0a <_malloc_r+0xf2>
 8007e5e:	f8d8 4000 	ldr.w	r4, [r8]
 8007e62:	4626      	mov	r6, r4
 8007e64:	2e00      	cmp	r6, #0
 8007e66:	d145      	bne.n	8007ef4 <_malloc_r+0xdc>
 8007e68:	2c00      	cmp	r4, #0
 8007e6a:	d048      	beq.n	8007efe <_malloc_r+0xe6>
 8007e6c:	6823      	ldr	r3, [r4, #0]
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4638      	mov	r0, r7
 8007e72:	eb04 0903 	add.w	r9, r4, r3
 8007e76:	f001 ff9b 	bl	8009db0 <_sbrk_r>
 8007e7a:	4581      	cmp	r9, r0
 8007e7c:	d13f      	bne.n	8007efe <_malloc_r+0xe6>
 8007e7e:	6821      	ldr	r1, [r4, #0]
 8007e80:	4638      	mov	r0, r7
 8007e82:	1a6d      	subs	r5, r5, r1
 8007e84:	4629      	mov	r1, r5
 8007e86:	f7ff ffa7 	bl	8007dd8 <sbrk_aligned>
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	d037      	beq.n	8007efe <_malloc_r+0xe6>
 8007e8e:	6823      	ldr	r3, [r4, #0]
 8007e90:	442b      	add	r3, r5
 8007e92:	6023      	str	r3, [r4, #0]
 8007e94:	f8d8 3000 	ldr.w	r3, [r8]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d038      	beq.n	8007f0e <_malloc_r+0xf6>
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	42a2      	cmp	r2, r4
 8007ea0:	d12b      	bne.n	8007efa <_malloc_r+0xe2>
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	605a      	str	r2, [r3, #4]
 8007ea6:	e00f      	b.n	8007ec8 <_malloc_r+0xb0>
 8007ea8:	6822      	ldr	r2, [r4, #0]
 8007eaa:	1b52      	subs	r2, r2, r5
 8007eac:	d41f      	bmi.n	8007eee <_malloc_r+0xd6>
 8007eae:	2a0b      	cmp	r2, #11
 8007eb0:	d917      	bls.n	8007ee2 <_malloc_r+0xca>
 8007eb2:	1961      	adds	r1, r4, r5
 8007eb4:	42a3      	cmp	r3, r4
 8007eb6:	6025      	str	r5, [r4, #0]
 8007eb8:	bf18      	it	ne
 8007eba:	6059      	strne	r1, [r3, #4]
 8007ebc:	6863      	ldr	r3, [r4, #4]
 8007ebe:	bf08      	it	eq
 8007ec0:	f8c8 1000 	streq.w	r1, [r8]
 8007ec4:	5162      	str	r2, [r4, r5]
 8007ec6:	604b      	str	r3, [r1, #4]
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f104 060b 	add.w	r6, r4, #11
 8007ece:	f000 f829 	bl	8007f24 <__malloc_unlock>
 8007ed2:	f026 0607 	bic.w	r6, r6, #7
 8007ed6:	1d23      	adds	r3, r4, #4
 8007ed8:	1af2      	subs	r2, r6, r3
 8007eda:	d0ae      	beq.n	8007e3a <_malloc_r+0x22>
 8007edc:	1b9b      	subs	r3, r3, r6
 8007ede:	50a3      	str	r3, [r4, r2]
 8007ee0:	e7ab      	b.n	8007e3a <_malloc_r+0x22>
 8007ee2:	42a3      	cmp	r3, r4
 8007ee4:	6862      	ldr	r2, [r4, #4]
 8007ee6:	d1dd      	bne.n	8007ea4 <_malloc_r+0x8c>
 8007ee8:	f8c8 2000 	str.w	r2, [r8]
 8007eec:	e7ec      	b.n	8007ec8 <_malloc_r+0xb0>
 8007eee:	4623      	mov	r3, r4
 8007ef0:	6864      	ldr	r4, [r4, #4]
 8007ef2:	e7ac      	b.n	8007e4e <_malloc_r+0x36>
 8007ef4:	4634      	mov	r4, r6
 8007ef6:	6876      	ldr	r6, [r6, #4]
 8007ef8:	e7b4      	b.n	8007e64 <_malloc_r+0x4c>
 8007efa:	4613      	mov	r3, r2
 8007efc:	e7cc      	b.n	8007e98 <_malloc_r+0x80>
 8007efe:	230c      	movs	r3, #12
 8007f00:	4638      	mov	r0, r7
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	f000 f80e 	bl	8007f24 <__malloc_unlock>
 8007f08:	e797      	b.n	8007e3a <_malloc_r+0x22>
 8007f0a:	6025      	str	r5, [r4, #0]
 8007f0c:	e7dc      	b.n	8007ec8 <_malloc_r+0xb0>
 8007f0e:	605b      	str	r3, [r3, #4]
 8007f10:	deff      	udf	#255	; 0xff
 8007f12:	bf00      	nop
 8007f14:	20000604 	.word	0x20000604

08007f18 <__malloc_lock>:
 8007f18:	4801      	ldr	r0, [pc, #4]	; (8007f20 <__malloc_lock+0x8>)
 8007f1a:	f7ff b888 	b.w	800702e <__retarget_lock_acquire_recursive>
 8007f1e:	bf00      	nop
 8007f20:	20000600 	.word	0x20000600

08007f24 <__malloc_unlock>:
 8007f24:	4801      	ldr	r0, [pc, #4]	; (8007f2c <__malloc_unlock+0x8>)
 8007f26:	f7ff b883 	b.w	8007030 <__retarget_lock_release_recursive>
 8007f2a:	bf00      	nop
 8007f2c:	20000600 	.word	0x20000600

08007f30 <_Balloc>:
 8007f30:	b570      	push	{r4, r5, r6, lr}
 8007f32:	69c6      	ldr	r6, [r0, #28]
 8007f34:	4604      	mov	r4, r0
 8007f36:	460d      	mov	r5, r1
 8007f38:	b976      	cbnz	r6, 8007f58 <_Balloc+0x28>
 8007f3a:	2010      	movs	r0, #16
 8007f3c:	f7ff ff44 	bl	8007dc8 <malloc>
 8007f40:	4602      	mov	r2, r0
 8007f42:	61e0      	str	r0, [r4, #28]
 8007f44:	b920      	cbnz	r0, 8007f50 <_Balloc+0x20>
 8007f46:	216b      	movs	r1, #107	; 0x6b
 8007f48:	4b17      	ldr	r3, [pc, #92]	; (8007fa8 <_Balloc+0x78>)
 8007f4a:	4818      	ldr	r0, [pc, #96]	; (8007fac <_Balloc+0x7c>)
 8007f4c:	f001 ff54 	bl	8009df8 <__assert_func>
 8007f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f54:	6006      	str	r6, [r0, #0]
 8007f56:	60c6      	str	r6, [r0, #12]
 8007f58:	69e6      	ldr	r6, [r4, #28]
 8007f5a:	68f3      	ldr	r3, [r6, #12]
 8007f5c:	b183      	cbz	r3, 8007f80 <_Balloc+0x50>
 8007f5e:	69e3      	ldr	r3, [r4, #28]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f66:	b9b8      	cbnz	r0, 8007f98 <_Balloc+0x68>
 8007f68:	2101      	movs	r1, #1
 8007f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007f6e:	1d72      	adds	r2, r6, #5
 8007f70:	4620      	mov	r0, r4
 8007f72:	0092      	lsls	r2, r2, #2
 8007f74:	f001 ff5e 	bl	8009e34 <_calloc_r>
 8007f78:	b160      	cbz	r0, 8007f94 <_Balloc+0x64>
 8007f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f7e:	e00e      	b.n	8007f9e <_Balloc+0x6e>
 8007f80:	2221      	movs	r2, #33	; 0x21
 8007f82:	2104      	movs	r1, #4
 8007f84:	4620      	mov	r0, r4
 8007f86:	f001 ff55 	bl	8009e34 <_calloc_r>
 8007f8a:	69e3      	ldr	r3, [r4, #28]
 8007f8c:	60f0      	str	r0, [r6, #12]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e4      	bne.n	8007f5e <_Balloc+0x2e>
 8007f94:	2000      	movs	r0, #0
 8007f96:	bd70      	pop	{r4, r5, r6, pc}
 8007f98:	6802      	ldr	r2, [r0, #0]
 8007f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fa4:	e7f7      	b.n	8007f96 <_Balloc+0x66>
 8007fa6:	bf00      	nop
 8007fa8:	0800a828 	.word	0x0800a828
 8007fac:	0800a8a8 	.word	0x0800a8a8

08007fb0 <_Bfree>:
 8007fb0:	b570      	push	{r4, r5, r6, lr}
 8007fb2:	69c6      	ldr	r6, [r0, #28]
 8007fb4:	4605      	mov	r5, r0
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	b976      	cbnz	r6, 8007fd8 <_Bfree+0x28>
 8007fba:	2010      	movs	r0, #16
 8007fbc:	f7ff ff04 	bl	8007dc8 <malloc>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	61e8      	str	r0, [r5, #28]
 8007fc4:	b920      	cbnz	r0, 8007fd0 <_Bfree+0x20>
 8007fc6:	218f      	movs	r1, #143	; 0x8f
 8007fc8:	4b08      	ldr	r3, [pc, #32]	; (8007fec <_Bfree+0x3c>)
 8007fca:	4809      	ldr	r0, [pc, #36]	; (8007ff0 <_Bfree+0x40>)
 8007fcc:	f001 ff14 	bl	8009df8 <__assert_func>
 8007fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fd4:	6006      	str	r6, [r0, #0]
 8007fd6:	60c6      	str	r6, [r0, #12]
 8007fd8:	b13c      	cbz	r4, 8007fea <_Bfree+0x3a>
 8007fda:	69eb      	ldr	r3, [r5, #28]
 8007fdc:	6862      	ldr	r2, [r4, #4]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fe4:	6021      	str	r1, [r4, #0]
 8007fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fea:	bd70      	pop	{r4, r5, r6, pc}
 8007fec:	0800a828 	.word	0x0800a828
 8007ff0:	0800a8a8 	.word	0x0800a8a8

08007ff4 <__multadd>:
 8007ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff8:	4607      	mov	r7, r0
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	461e      	mov	r6, r3
 8007ffe:	2000      	movs	r0, #0
 8008000:	690d      	ldr	r5, [r1, #16]
 8008002:	f101 0c14 	add.w	ip, r1, #20
 8008006:	f8dc 3000 	ldr.w	r3, [ip]
 800800a:	3001      	adds	r0, #1
 800800c:	b299      	uxth	r1, r3
 800800e:	fb02 6101 	mla	r1, r2, r1, r6
 8008012:	0c1e      	lsrs	r6, r3, #16
 8008014:	0c0b      	lsrs	r3, r1, #16
 8008016:	fb02 3306 	mla	r3, r2, r6, r3
 800801a:	b289      	uxth	r1, r1
 800801c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008020:	4285      	cmp	r5, r0
 8008022:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008026:	f84c 1b04 	str.w	r1, [ip], #4
 800802a:	dcec      	bgt.n	8008006 <__multadd+0x12>
 800802c:	b30e      	cbz	r6, 8008072 <__multadd+0x7e>
 800802e:	68a3      	ldr	r3, [r4, #8]
 8008030:	42ab      	cmp	r3, r5
 8008032:	dc19      	bgt.n	8008068 <__multadd+0x74>
 8008034:	6861      	ldr	r1, [r4, #4]
 8008036:	4638      	mov	r0, r7
 8008038:	3101      	adds	r1, #1
 800803a:	f7ff ff79 	bl	8007f30 <_Balloc>
 800803e:	4680      	mov	r8, r0
 8008040:	b928      	cbnz	r0, 800804e <__multadd+0x5a>
 8008042:	4602      	mov	r2, r0
 8008044:	21ba      	movs	r1, #186	; 0xba
 8008046:	4b0c      	ldr	r3, [pc, #48]	; (8008078 <__multadd+0x84>)
 8008048:	480c      	ldr	r0, [pc, #48]	; (800807c <__multadd+0x88>)
 800804a:	f001 fed5 	bl	8009df8 <__assert_func>
 800804e:	6922      	ldr	r2, [r4, #16]
 8008050:	f104 010c 	add.w	r1, r4, #12
 8008054:	3202      	adds	r2, #2
 8008056:	0092      	lsls	r2, r2, #2
 8008058:	300c      	adds	r0, #12
 800805a:	f001 feb9 	bl	8009dd0 <memcpy>
 800805e:	4621      	mov	r1, r4
 8008060:	4638      	mov	r0, r7
 8008062:	f7ff ffa5 	bl	8007fb0 <_Bfree>
 8008066:	4644      	mov	r4, r8
 8008068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800806c:	3501      	adds	r5, #1
 800806e:	615e      	str	r6, [r3, #20]
 8008070:	6125      	str	r5, [r4, #16]
 8008072:	4620      	mov	r0, r4
 8008074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008078:	0800a897 	.word	0x0800a897
 800807c:	0800a8a8 	.word	0x0800a8a8

08008080 <__s2b>:
 8008080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008084:	4615      	mov	r5, r2
 8008086:	2209      	movs	r2, #9
 8008088:	461f      	mov	r7, r3
 800808a:	3308      	adds	r3, #8
 800808c:	460c      	mov	r4, r1
 800808e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008092:	4606      	mov	r6, r0
 8008094:	2201      	movs	r2, #1
 8008096:	2100      	movs	r1, #0
 8008098:	429a      	cmp	r2, r3
 800809a:	db09      	blt.n	80080b0 <__s2b+0x30>
 800809c:	4630      	mov	r0, r6
 800809e:	f7ff ff47 	bl	8007f30 <_Balloc>
 80080a2:	b940      	cbnz	r0, 80080b6 <__s2b+0x36>
 80080a4:	4602      	mov	r2, r0
 80080a6:	21d3      	movs	r1, #211	; 0xd3
 80080a8:	4b18      	ldr	r3, [pc, #96]	; (800810c <__s2b+0x8c>)
 80080aa:	4819      	ldr	r0, [pc, #100]	; (8008110 <__s2b+0x90>)
 80080ac:	f001 fea4 	bl	8009df8 <__assert_func>
 80080b0:	0052      	lsls	r2, r2, #1
 80080b2:	3101      	adds	r1, #1
 80080b4:	e7f0      	b.n	8008098 <__s2b+0x18>
 80080b6:	9b08      	ldr	r3, [sp, #32]
 80080b8:	2d09      	cmp	r5, #9
 80080ba:	6143      	str	r3, [r0, #20]
 80080bc:	f04f 0301 	mov.w	r3, #1
 80080c0:	6103      	str	r3, [r0, #16]
 80080c2:	dd16      	ble.n	80080f2 <__s2b+0x72>
 80080c4:	f104 0909 	add.w	r9, r4, #9
 80080c8:	46c8      	mov	r8, r9
 80080ca:	442c      	add	r4, r5
 80080cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080d0:	4601      	mov	r1, r0
 80080d2:	220a      	movs	r2, #10
 80080d4:	4630      	mov	r0, r6
 80080d6:	3b30      	subs	r3, #48	; 0x30
 80080d8:	f7ff ff8c 	bl	8007ff4 <__multadd>
 80080dc:	45a0      	cmp	r8, r4
 80080de:	d1f5      	bne.n	80080cc <__s2b+0x4c>
 80080e0:	f1a5 0408 	sub.w	r4, r5, #8
 80080e4:	444c      	add	r4, r9
 80080e6:	1b2d      	subs	r5, r5, r4
 80080e8:	1963      	adds	r3, r4, r5
 80080ea:	42bb      	cmp	r3, r7
 80080ec:	db04      	blt.n	80080f8 <__s2b+0x78>
 80080ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f2:	2509      	movs	r5, #9
 80080f4:	340a      	adds	r4, #10
 80080f6:	e7f6      	b.n	80080e6 <__s2b+0x66>
 80080f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80080fc:	4601      	mov	r1, r0
 80080fe:	220a      	movs	r2, #10
 8008100:	4630      	mov	r0, r6
 8008102:	3b30      	subs	r3, #48	; 0x30
 8008104:	f7ff ff76 	bl	8007ff4 <__multadd>
 8008108:	e7ee      	b.n	80080e8 <__s2b+0x68>
 800810a:	bf00      	nop
 800810c:	0800a897 	.word	0x0800a897
 8008110:	0800a8a8 	.word	0x0800a8a8

08008114 <__hi0bits>:
 8008114:	0c02      	lsrs	r2, r0, #16
 8008116:	0412      	lsls	r2, r2, #16
 8008118:	4603      	mov	r3, r0
 800811a:	b9ca      	cbnz	r2, 8008150 <__hi0bits+0x3c>
 800811c:	0403      	lsls	r3, r0, #16
 800811e:	2010      	movs	r0, #16
 8008120:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008124:	bf04      	itt	eq
 8008126:	021b      	lsleq	r3, r3, #8
 8008128:	3008      	addeq	r0, #8
 800812a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800812e:	bf04      	itt	eq
 8008130:	011b      	lsleq	r3, r3, #4
 8008132:	3004      	addeq	r0, #4
 8008134:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008138:	bf04      	itt	eq
 800813a:	009b      	lsleq	r3, r3, #2
 800813c:	3002      	addeq	r0, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	db05      	blt.n	800814e <__hi0bits+0x3a>
 8008142:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008146:	f100 0001 	add.w	r0, r0, #1
 800814a:	bf08      	it	eq
 800814c:	2020      	moveq	r0, #32
 800814e:	4770      	bx	lr
 8008150:	2000      	movs	r0, #0
 8008152:	e7e5      	b.n	8008120 <__hi0bits+0xc>

08008154 <__lo0bits>:
 8008154:	6803      	ldr	r3, [r0, #0]
 8008156:	4602      	mov	r2, r0
 8008158:	f013 0007 	ands.w	r0, r3, #7
 800815c:	d00b      	beq.n	8008176 <__lo0bits+0x22>
 800815e:	07d9      	lsls	r1, r3, #31
 8008160:	d421      	bmi.n	80081a6 <__lo0bits+0x52>
 8008162:	0798      	lsls	r0, r3, #30
 8008164:	bf49      	itett	mi
 8008166:	085b      	lsrmi	r3, r3, #1
 8008168:	089b      	lsrpl	r3, r3, #2
 800816a:	2001      	movmi	r0, #1
 800816c:	6013      	strmi	r3, [r2, #0]
 800816e:	bf5c      	itt	pl
 8008170:	2002      	movpl	r0, #2
 8008172:	6013      	strpl	r3, [r2, #0]
 8008174:	4770      	bx	lr
 8008176:	b299      	uxth	r1, r3
 8008178:	b909      	cbnz	r1, 800817e <__lo0bits+0x2a>
 800817a:	2010      	movs	r0, #16
 800817c:	0c1b      	lsrs	r3, r3, #16
 800817e:	b2d9      	uxtb	r1, r3
 8008180:	b909      	cbnz	r1, 8008186 <__lo0bits+0x32>
 8008182:	3008      	adds	r0, #8
 8008184:	0a1b      	lsrs	r3, r3, #8
 8008186:	0719      	lsls	r1, r3, #28
 8008188:	bf04      	itt	eq
 800818a:	091b      	lsreq	r3, r3, #4
 800818c:	3004      	addeq	r0, #4
 800818e:	0799      	lsls	r1, r3, #30
 8008190:	bf04      	itt	eq
 8008192:	089b      	lsreq	r3, r3, #2
 8008194:	3002      	addeq	r0, #2
 8008196:	07d9      	lsls	r1, r3, #31
 8008198:	d403      	bmi.n	80081a2 <__lo0bits+0x4e>
 800819a:	085b      	lsrs	r3, r3, #1
 800819c:	f100 0001 	add.w	r0, r0, #1
 80081a0:	d003      	beq.n	80081aa <__lo0bits+0x56>
 80081a2:	6013      	str	r3, [r2, #0]
 80081a4:	4770      	bx	lr
 80081a6:	2000      	movs	r0, #0
 80081a8:	4770      	bx	lr
 80081aa:	2020      	movs	r0, #32
 80081ac:	4770      	bx	lr
	...

080081b0 <__i2b>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	460c      	mov	r4, r1
 80081b4:	2101      	movs	r1, #1
 80081b6:	f7ff febb 	bl	8007f30 <_Balloc>
 80081ba:	4602      	mov	r2, r0
 80081bc:	b928      	cbnz	r0, 80081ca <__i2b+0x1a>
 80081be:	f240 1145 	movw	r1, #325	; 0x145
 80081c2:	4b04      	ldr	r3, [pc, #16]	; (80081d4 <__i2b+0x24>)
 80081c4:	4804      	ldr	r0, [pc, #16]	; (80081d8 <__i2b+0x28>)
 80081c6:	f001 fe17 	bl	8009df8 <__assert_func>
 80081ca:	2301      	movs	r3, #1
 80081cc:	6144      	str	r4, [r0, #20]
 80081ce:	6103      	str	r3, [r0, #16]
 80081d0:	bd10      	pop	{r4, pc}
 80081d2:	bf00      	nop
 80081d4:	0800a897 	.word	0x0800a897
 80081d8:	0800a8a8 	.word	0x0800a8a8

080081dc <__multiply>:
 80081dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e0:	4691      	mov	r9, r2
 80081e2:	690a      	ldr	r2, [r1, #16]
 80081e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081e8:	460c      	mov	r4, r1
 80081ea:	429a      	cmp	r2, r3
 80081ec:	bfbe      	ittt	lt
 80081ee:	460b      	movlt	r3, r1
 80081f0:	464c      	movlt	r4, r9
 80081f2:	4699      	movlt	r9, r3
 80081f4:	6927      	ldr	r7, [r4, #16]
 80081f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081fa:	68a3      	ldr	r3, [r4, #8]
 80081fc:	6861      	ldr	r1, [r4, #4]
 80081fe:	eb07 060a 	add.w	r6, r7, sl
 8008202:	42b3      	cmp	r3, r6
 8008204:	b085      	sub	sp, #20
 8008206:	bfb8      	it	lt
 8008208:	3101      	addlt	r1, #1
 800820a:	f7ff fe91 	bl	8007f30 <_Balloc>
 800820e:	b930      	cbnz	r0, 800821e <__multiply+0x42>
 8008210:	4602      	mov	r2, r0
 8008212:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008216:	4b43      	ldr	r3, [pc, #268]	; (8008324 <__multiply+0x148>)
 8008218:	4843      	ldr	r0, [pc, #268]	; (8008328 <__multiply+0x14c>)
 800821a:	f001 fded 	bl	8009df8 <__assert_func>
 800821e:	f100 0514 	add.w	r5, r0, #20
 8008222:	462b      	mov	r3, r5
 8008224:	2200      	movs	r2, #0
 8008226:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800822a:	4543      	cmp	r3, r8
 800822c:	d321      	bcc.n	8008272 <__multiply+0x96>
 800822e:	f104 0314 	add.w	r3, r4, #20
 8008232:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008236:	f109 0314 	add.w	r3, r9, #20
 800823a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800823e:	9202      	str	r2, [sp, #8]
 8008240:	1b3a      	subs	r2, r7, r4
 8008242:	3a15      	subs	r2, #21
 8008244:	f022 0203 	bic.w	r2, r2, #3
 8008248:	3204      	adds	r2, #4
 800824a:	f104 0115 	add.w	r1, r4, #21
 800824e:	428f      	cmp	r7, r1
 8008250:	bf38      	it	cc
 8008252:	2204      	movcc	r2, #4
 8008254:	9201      	str	r2, [sp, #4]
 8008256:	9a02      	ldr	r2, [sp, #8]
 8008258:	9303      	str	r3, [sp, #12]
 800825a:	429a      	cmp	r2, r3
 800825c:	d80c      	bhi.n	8008278 <__multiply+0x9c>
 800825e:	2e00      	cmp	r6, #0
 8008260:	dd03      	ble.n	800826a <__multiply+0x8e>
 8008262:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008266:	2b00      	cmp	r3, #0
 8008268:	d05a      	beq.n	8008320 <__multiply+0x144>
 800826a:	6106      	str	r6, [r0, #16]
 800826c:	b005      	add	sp, #20
 800826e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008272:	f843 2b04 	str.w	r2, [r3], #4
 8008276:	e7d8      	b.n	800822a <__multiply+0x4e>
 8008278:	f8b3 a000 	ldrh.w	sl, [r3]
 800827c:	f1ba 0f00 	cmp.w	sl, #0
 8008280:	d023      	beq.n	80082ca <__multiply+0xee>
 8008282:	46a9      	mov	r9, r5
 8008284:	f04f 0c00 	mov.w	ip, #0
 8008288:	f104 0e14 	add.w	lr, r4, #20
 800828c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008290:	f8d9 1000 	ldr.w	r1, [r9]
 8008294:	fa1f fb82 	uxth.w	fp, r2
 8008298:	b289      	uxth	r1, r1
 800829a:	fb0a 110b 	mla	r1, sl, fp, r1
 800829e:	4461      	add	r1, ip
 80082a0:	f8d9 c000 	ldr.w	ip, [r9]
 80082a4:	0c12      	lsrs	r2, r2, #16
 80082a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80082aa:	fb0a c202 	mla	r2, sl, r2, ip
 80082ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082b2:	b289      	uxth	r1, r1
 80082b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082b8:	4577      	cmp	r7, lr
 80082ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082be:	f849 1b04 	str.w	r1, [r9], #4
 80082c2:	d8e3      	bhi.n	800828c <__multiply+0xb0>
 80082c4:	9a01      	ldr	r2, [sp, #4]
 80082c6:	f845 c002 	str.w	ip, [r5, r2]
 80082ca:	9a03      	ldr	r2, [sp, #12]
 80082cc:	3304      	adds	r3, #4
 80082ce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082d2:	f1b9 0f00 	cmp.w	r9, #0
 80082d6:	d021      	beq.n	800831c <__multiply+0x140>
 80082d8:	46ae      	mov	lr, r5
 80082da:	f04f 0a00 	mov.w	sl, #0
 80082de:	6829      	ldr	r1, [r5, #0]
 80082e0:	f104 0c14 	add.w	ip, r4, #20
 80082e4:	f8bc b000 	ldrh.w	fp, [ip]
 80082e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082ec:	b289      	uxth	r1, r1
 80082ee:	fb09 220b 	mla	r2, r9, fp, r2
 80082f2:	4452      	add	r2, sl
 80082f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082f8:	f84e 1b04 	str.w	r1, [lr], #4
 80082fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008300:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008304:	f8be 1000 	ldrh.w	r1, [lr]
 8008308:	4567      	cmp	r7, ip
 800830a:	fb09 110a 	mla	r1, r9, sl, r1
 800830e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008312:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008316:	d8e5      	bhi.n	80082e4 <__multiply+0x108>
 8008318:	9a01      	ldr	r2, [sp, #4]
 800831a:	50a9      	str	r1, [r5, r2]
 800831c:	3504      	adds	r5, #4
 800831e:	e79a      	b.n	8008256 <__multiply+0x7a>
 8008320:	3e01      	subs	r6, #1
 8008322:	e79c      	b.n	800825e <__multiply+0x82>
 8008324:	0800a897 	.word	0x0800a897
 8008328:	0800a8a8 	.word	0x0800a8a8

0800832c <__pow5mult>:
 800832c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008330:	4615      	mov	r5, r2
 8008332:	f012 0203 	ands.w	r2, r2, #3
 8008336:	4606      	mov	r6, r0
 8008338:	460f      	mov	r7, r1
 800833a:	d007      	beq.n	800834c <__pow5mult+0x20>
 800833c:	4c25      	ldr	r4, [pc, #148]	; (80083d4 <__pow5mult+0xa8>)
 800833e:	3a01      	subs	r2, #1
 8008340:	2300      	movs	r3, #0
 8008342:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008346:	f7ff fe55 	bl	8007ff4 <__multadd>
 800834a:	4607      	mov	r7, r0
 800834c:	10ad      	asrs	r5, r5, #2
 800834e:	d03d      	beq.n	80083cc <__pow5mult+0xa0>
 8008350:	69f4      	ldr	r4, [r6, #28]
 8008352:	b97c      	cbnz	r4, 8008374 <__pow5mult+0x48>
 8008354:	2010      	movs	r0, #16
 8008356:	f7ff fd37 	bl	8007dc8 <malloc>
 800835a:	4602      	mov	r2, r0
 800835c:	61f0      	str	r0, [r6, #28]
 800835e:	b928      	cbnz	r0, 800836c <__pow5mult+0x40>
 8008360:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008364:	4b1c      	ldr	r3, [pc, #112]	; (80083d8 <__pow5mult+0xac>)
 8008366:	481d      	ldr	r0, [pc, #116]	; (80083dc <__pow5mult+0xb0>)
 8008368:	f001 fd46 	bl	8009df8 <__assert_func>
 800836c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008370:	6004      	str	r4, [r0, #0]
 8008372:	60c4      	str	r4, [r0, #12]
 8008374:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008378:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800837c:	b94c      	cbnz	r4, 8008392 <__pow5mult+0x66>
 800837e:	f240 2171 	movw	r1, #625	; 0x271
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ff14 	bl	80081b0 <__i2b>
 8008388:	2300      	movs	r3, #0
 800838a:	4604      	mov	r4, r0
 800838c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008390:	6003      	str	r3, [r0, #0]
 8008392:	f04f 0900 	mov.w	r9, #0
 8008396:	07eb      	lsls	r3, r5, #31
 8008398:	d50a      	bpl.n	80083b0 <__pow5mult+0x84>
 800839a:	4639      	mov	r1, r7
 800839c:	4622      	mov	r2, r4
 800839e:	4630      	mov	r0, r6
 80083a0:	f7ff ff1c 	bl	80081dc <__multiply>
 80083a4:	4680      	mov	r8, r0
 80083a6:	4639      	mov	r1, r7
 80083a8:	4630      	mov	r0, r6
 80083aa:	f7ff fe01 	bl	8007fb0 <_Bfree>
 80083ae:	4647      	mov	r7, r8
 80083b0:	106d      	asrs	r5, r5, #1
 80083b2:	d00b      	beq.n	80083cc <__pow5mult+0xa0>
 80083b4:	6820      	ldr	r0, [r4, #0]
 80083b6:	b938      	cbnz	r0, 80083c8 <__pow5mult+0x9c>
 80083b8:	4622      	mov	r2, r4
 80083ba:	4621      	mov	r1, r4
 80083bc:	4630      	mov	r0, r6
 80083be:	f7ff ff0d 	bl	80081dc <__multiply>
 80083c2:	6020      	str	r0, [r4, #0]
 80083c4:	f8c0 9000 	str.w	r9, [r0]
 80083c8:	4604      	mov	r4, r0
 80083ca:	e7e4      	b.n	8008396 <__pow5mult+0x6a>
 80083cc:	4638      	mov	r0, r7
 80083ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083d2:	bf00      	nop
 80083d4:	0800a9f8 	.word	0x0800a9f8
 80083d8:	0800a828 	.word	0x0800a828
 80083dc:	0800a8a8 	.word	0x0800a8a8

080083e0 <__lshift>:
 80083e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083e4:	460c      	mov	r4, r1
 80083e6:	4607      	mov	r7, r0
 80083e8:	4691      	mov	r9, r2
 80083ea:	6923      	ldr	r3, [r4, #16]
 80083ec:	6849      	ldr	r1, [r1, #4]
 80083ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083f2:	68a3      	ldr	r3, [r4, #8]
 80083f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083f8:	f108 0601 	add.w	r6, r8, #1
 80083fc:	42b3      	cmp	r3, r6
 80083fe:	db0b      	blt.n	8008418 <__lshift+0x38>
 8008400:	4638      	mov	r0, r7
 8008402:	f7ff fd95 	bl	8007f30 <_Balloc>
 8008406:	4605      	mov	r5, r0
 8008408:	b948      	cbnz	r0, 800841e <__lshift+0x3e>
 800840a:	4602      	mov	r2, r0
 800840c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008410:	4b27      	ldr	r3, [pc, #156]	; (80084b0 <__lshift+0xd0>)
 8008412:	4828      	ldr	r0, [pc, #160]	; (80084b4 <__lshift+0xd4>)
 8008414:	f001 fcf0 	bl	8009df8 <__assert_func>
 8008418:	3101      	adds	r1, #1
 800841a:	005b      	lsls	r3, r3, #1
 800841c:	e7ee      	b.n	80083fc <__lshift+0x1c>
 800841e:	2300      	movs	r3, #0
 8008420:	f100 0114 	add.w	r1, r0, #20
 8008424:	f100 0210 	add.w	r2, r0, #16
 8008428:	4618      	mov	r0, r3
 800842a:	4553      	cmp	r3, sl
 800842c:	db33      	blt.n	8008496 <__lshift+0xb6>
 800842e:	6920      	ldr	r0, [r4, #16]
 8008430:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008434:	f104 0314 	add.w	r3, r4, #20
 8008438:	f019 091f 	ands.w	r9, r9, #31
 800843c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008440:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008444:	d02b      	beq.n	800849e <__lshift+0xbe>
 8008446:	468a      	mov	sl, r1
 8008448:	2200      	movs	r2, #0
 800844a:	f1c9 0e20 	rsb	lr, r9, #32
 800844e:	6818      	ldr	r0, [r3, #0]
 8008450:	fa00 f009 	lsl.w	r0, r0, r9
 8008454:	4310      	orrs	r0, r2
 8008456:	f84a 0b04 	str.w	r0, [sl], #4
 800845a:	f853 2b04 	ldr.w	r2, [r3], #4
 800845e:	459c      	cmp	ip, r3
 8008460:	fa22 f20e 	lsr.w	r2, r2, lr
 8008464:	d8f3      	bhi.n	800844e <__lshift+0x6e>
 8008466:	ebac 0304 	sub.w	r3, ip, r4
 800846a:	3b15      	subs	r3, #21
 800846c:	f023 0303 	bic.w	r3, r3, #3
 8008470:	3304      	adds	r3, #4
 8008472:	f104 0015 	add.w	r0, r4, #21
 8008476:	4584      	cmp	ip, r0
 8008478:	bf38      	it	cc
 800847a:	2304      	movcc	r3, #4
 800847c:	50ca      	str	r2, [r1, r3]
 800847e:	b10a      	cbz	r2, 8008484 <__lshift+0xa4>
 8008480:	f108 0602 	add.w	r6, r8, #2
 8008484:	3e01      	subs	r6, #1
 8008486:	4638      	mov	r0, r7
 8008488:	4621      	mov	r1, r4
 800848a:	612e      	str	r6, [r5, #16]
 800848c:	f7ff fd90 	bl	8007fb0 <_Bfree>
 8008490:	4628      	mov	r0, r5
 8008492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008496:	f842 0f04 	str.w	r0, [r2, #4]!
 800849a:	3301      	adds	r3, #1
 800849c:	e7c5      	b.n	800842a <__lshift+0x4a>
 800849e:	3904      	subs	r1, #4
 80084a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80084a4:	459c      	cmp	ip, r3
 80084a6:	f841 2f04 	str.w	r2, [r1, #4]!
 80084aa:	d8f9      	bhi.n	80084a0 <__lshift+0xc0>
 80084ac:	e7ea      	b.n	8008484 <__lshift+0xa4>
 80084ae:	bf00      	nop
 80084b0:	0800a897 	.word	0x0800a897
 80084b4:	0800a8a8 	.word	0x0800a8a8

080084b8 <__mcmp>:
 80084b8:	4603      	mov	r3, r0
 80084ba:	690a      	ldr	r2, [r1, #16]
 80084bc:	6900      	ldr	r0, [r0, #16]
 80084be:	b530      	push	{r4, r5, lr}
 80084c0:	1a80      	subs	r0, r0, r2
 80084c2:	d10d      	bne.n	80084e0 <__mcmp+0x28>
 80084c4:	3314      	adds	r3, #20
 80084c6:	3114      	adds	r1, #20
 80084c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084d8:	4295      	cmp	r5, r2
 80084da:	d002      	beq.n	80084e2 <__mcmp+0x2a>
 80084dc:	d304      	bcc.n	80084e8 <__mcmp+0x30>
 80084de:	2001      	movs	r0, #1
 80084e0:	bd30      	pop	{r4, r5, pc}
 80084e2:	42a3      	cmp	r3, r4
 80084e4:	d3f4      	bcc.n	80084d0 <__mcmp+0x18>
 80084e6:	e7fb      	b.n	80084e0 <__mcmp+0x28>
 80084e8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ec:	e7f8      	b.n	80084e0 <__mcmp+0x28>
	...

080084f0 <__mdiff>:
 80084f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f4:	460d      	mov	r5, r1
 80084f6:	4607      	mov	r7, r0
 80084f8:	4611      	mov	r1, r2
 80084fa:	4628      	mov	r0, r5
 80084fc:	4614      	mov	r4, r2
 80084fe:	f7ff ffdb 	bl	80084b8 <__mcmp>
 8008502:	1e06      	subs	r6, r0, #0
 8008504:	d111      	bne.n	800852a <__mdiff+0x3a>
 8008506:	4631      	mov	r1, r6
 8008508:	4638      	mov	r0, r7
 800850a:	f7ff fd11 	bl	8007f30 <_Balloc>
 800850e:	4602      	mov	r2, r0
 8008510:	b928      	cbnz	r0, 800851e <__mdiff+0x2e>
 8008512:	f240 2137 	movw	r1, #567	; 0x237
 8008516:	4b3a      	ldr	r3, [pc, #232]	; (8008600 <__mdiff+0x110>)
 8008518:	483a      	ldr	r0, [pc, #232]	; (8008604 <__mdiff+0x114>)
 800851a:	f001 fc6d 	bl	8009df8 <__assert_func>
 800851e:	2301      	movs	r3, #1
 8008520:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008524:	4610      	mov	r0, r2
 8008526:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852a:	bfa4      	itt	ge
 800852c:	4623      	movge	r3, r4
 800852e:	462c      	movge	r4, r5
 8008530:	4638      	mov	r0, r7
 8008532:	6861      	ldr	r1, [r4, #4]
 8008534:	bfa6      	itte	ge
 8008536:	461d      	movge	r5, r3
 8008538:	2600      	movge	r6, #0
 800853a:	2601      	movlt	r6, #1
 800853c:	f7ff fcf8 	bl	8007f30 <_Balloc>
 8008540:	4602      	mov	r2, r0
 8008542:	b918      	cbnz	r0, 800854c <__mdiff+0x5c>
 8008544:	f240 2145 	movw	r1, #581	; 0x245
 8008548:	4b2d      	ldr	r3, [pc, #180]	; (8008600 <__mdiff+0x110>)
 800854a:	e7e5      	b.n	8008518 <__mdiff+0x28>
 800854c:	f102 0814 	add.w	r8, r2, #20
 8008550:	46c2      	mov	sl, r8
 8008552:	f04f 0c00 	mov.w	ip, #0
 8008556:	6927      	ldr	r7, [r4, #16]
 8008558:	60c6      	str	r6, [r0, #12]
 800855a:	692e      	ldr	r6, [r5, #16]
 800855c:	f104 0014 	add.w	r0, r4, #20
 8008560:	f105 0914 	add.w	r9, r5, #20
 8008564:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008568:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800856c:	3410      	adds	r4, #16
 800856e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008572:	f859 3b04 	ldr.w	r3, [r9], #4
 8008576:	fa1f f18b 	uxth.w	r1, fp
 800857a:	4461      	add	r1, ip
 800857c:	fa1f fc83 	uxth.w	ip, r3
 8008580:	0c1b      	lsrs	r3, r3, #16
 8008582:	eba1 010c 	sub.w	r1, r1, ip
 8008586:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800858a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800858e:	b289      	uxth	r1, r1
 8008590:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008594:	454e      	cmp	r6, r9
 8008596:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800859a:	f84a 1b04 	str.w	r1, [sl], #4
 800859e:	d8e6      	bhi.n	800856e <__mdiff+0x7e>
 80085a0:	1b73      	subs	r3, r6, r5
 80085a2:	3b15      	subs	r3, #21
 80085a4:	f023 0303 	bic.w	r3, r3, #3
 80085a8:	3515      	adds	r5, #21
 80085aa:	3304      	adds	r3, #4
 80085ac:	42ae      	cmp	r6, r5
 80085ae:	bf38      	it	cc
 80085b0:	2304      	movcc	r3, #4
 80085b2:	4418      	add	r0, r3
 80085b4:	4443      	add	r3, r8
 80085b6:	461e      	mov	r6, r3
 80085b8:	4605      	mov	r5, r0
 80085ba:	4575      	cmp	r5, lr
 80085bc:	d30e      	bcc.n	80085dc <__mdiff+0xec>
 80085be:	f10e 0103 	add.w	r1, lr, #3
 80085c2:	1a09      	subs	r1, r1, r0
 80085c4:	f021 0103 	bic.w	r1, r1, #3
 80085c8:	3803      	subs	r0, #3
 80085ca:	4586      	cmp	lr, r0
 80085cc:	bf38      	it	cc
 80085ce:	2100      	movcc	r1, #0
 80085d0:	440b      	add	r3, r1
 80085d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085d6:	b189      	cbz	r1, 80085fc <__mdiff+0x10c>
 80085d8:	6117      	str	r7, [r2, #16]
 80085da:	e7a3      	b.n	8008524 <__mdiff+0x34>
 80085dc:	f855 8b04 	ldr.w	r8, [r5], #4
 80085e0:	fa1f f188 	uxth.w	r1, r8
 80085e4:	4461      	add	r1, ip
 80085e6:	140c      	asrs	r4, r1, #16
 80085e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085ec:	b289      	uxth	r1, r1
 80085ee:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80085f2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80085f6:	f846 1b04 	str.w	r1, [r6], #4
 80085fa:	e7de      	b.n	80085ba <__mdiff+0xca>
 80085fc:	3f01      	subs	r7, #1
 80085fe:	e7e8      	b.n	80085d2 <__mdiff+0xe2>
 8008600:	0800a897 	.word	0x0800a897
 8008604:	0800a8a8 	.word	0x0800a8a8

08008608 <__ulp>:
 8008608:	4b0e      	ldr	r3, [pc, #56]	; (8008644 <__ulp+0x3c>)
 800860a:	400b      	ands	r3, r1
 800860c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008610:	2b00      	cmp	r3, #0
 8008612:	dc08      	bgt.n	8008626 <__ulp+0x1e>
 8008614:	425b      	negs	r3, r3
 8008616:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800861a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800861e:	da04      	bge.n	800862a <__ulp+0x22>
 8008620:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008624:	4113      	asrs	r3, r2
 8008626:	2200      	movs	r2, #0
 8008628:	e008      	b.n	800863c <__ulp+0x34>
 800862a:	f1a2 0314 	sub.w	r3, r2, #20
 800862e:	2b1e      	cmp	r3, #30
 8008630:	bfd6      	itet	le
 8008632:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008636:	2201      	movgt	r2, #1
 8008638:	40da      	lsrle	r2, r3
 800863a:	2300      	movs	r3, #0
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	7ff00000 	.word	0x7ff00000

08008648 <__b2d>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	6905      	ldr	r5, [r0, #16]
 800864c:	f100 0714 	add.w	r7, r0, #20
 8008650:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008654:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008658:	1f2e      	subs	r6, r5, #4
 800865a:	4620      	mov	r0, r4
 800865c:	f7ff fd5a 	bl	8008114 <__hi0bits>
 8008660:	f1c0 0220 	rsb	r2, r0, #32
 8008664:	280a      	cmp	r0, #10
 8008666:	4603      	mov	r3, r0
 8008668:	f8df c068 	ldr.w	ip, [pc, #104]	; 80086d4 <__b2d+0x8c>
 800866c:	600a      	str	r2, [r1, #0]
 800866e:	dc12      	bgt.n	8008696 <__b2d+0x4e>
 8008670:	f1c0 0e0b 	rsb	lr, r0, #11
 8008674:	fa24 f20e 	lsr.w	r2, r4, lr
 8008678:	42b7      	cmp	r7, r6
 800867a:	ea42 010c 	orr.w	r1, r2, ip
 800867e:	bf2c      	ite	cs
 8008680:	2200      	movcs	r2, #0
 8008682:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008686:	3315      	adds	r3, #21
 8008688:	fa04 f303 	lsl.w	r3, r4, r3
 800868c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008690:	431a      	orrs	r2, r3
 8008692:	4610      	mov	r0, r2
 8008694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008696:	42b7      	cmp	r7, r6
 8008698:	bf2e      	itee	cs
 800869a:	2200      	movcs	r2, #0
 800869c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80086a0:	f1a5 0608 	subcc.w	r6, r5, #8
 80086a4:	3b0b      	subs	r3, #11
 80086a6:	d012      	beq.n	80086ce <__b2d+0x86>
 80086a8:	f1c3 0520 	rsb	r5, r3, #32
 80086ac:	fa22 f105 	lsr.w	r1, r2, r5
 80086b0:	409c      	lsls	r4, r3
 80086b2:	430c      	orrs	r4, r1
 80086b4:	42be      	cmp	r6, r7
 80086b6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80086ba:	bf94      	ite	ls
 80086bc:	2400      	movls	r4, #0
 80086be:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80086c2:	409a      	lsls	r2, r3
 80086c4:	40ec      	lsrs	r4, r5
 80086c6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80086ca:	4322      	orrs	r2, r4
 80086cc:	e7e1      	b.n	8008692 <__b2d+0x4a>
 80086ce:	ea44 010c 	orr.w	r1, r4, ip
 80086d2:	e7de      	b.n	8008692 <__b2d+0x4a>
 80086d4:	3ff00000 	.word	0x3ff00000

080086d8 <__d2b>:
 80086d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086da:	2101      	movs	r1, #1
 80086dc:	4617      	mov	r7, r2
 80086de:	461c      	mov	r4, r3
 80086e0:	9e08      	ldr	r6, [sp, #32]
 80086e2:	f7ff fc25 	bl	8007f30 <_Balloc>
 80086e6:	4605      	mov	r5, r0
 80086e8:	b930      	cbnz	r0, 80086f8 <__d2b+0x20>
 80086ea:	4602      	mov	r2, r0
 80086ec:	f240 310f 	movw	r1, #783	; 0x30f
 80086f0:	4b22      	ldr	r3, [pc, #136]	; (800877c <__d2b+0xa4>)
 80086f2:	4823      	ldr	r0, [pc, #140]	; (8008780 <__d2b+0xa8>)
 80086f4:	f001 fb80 	bl	8009df8 <__assert_func>
 80086f8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80086fc:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008700:	bb24      	cbnz	r4, 800874c <__d2b+0x74>
 8008702:	2f00      	cmp	r7, #0
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	d026      	beq.n	8008756 <__d2b+0x7e>
 8008708:	4668      	mov	r0, sp
 800870a:	9700      	str	r7, [sp, #0]
 800870c:	f7ff fd22 	bl	8008154 <__lo0bits>
 8008710:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008714:	b1e8      	cbz	r0, 8008752 <__d2b+0x7a>
 8008716:	f1c0 0320 	rsb	r3, r0, #32
 800871a:	fa02 f303 	lsl.w	r3, r2, r3
 800871e:	430b      	orrs	r3, r1
 8008720:	40c2      	lsrs	r2, r0
 8008722:	616b      	str	r3, [r5, #20]
 8008724:	9201      	str	r2, [sp, #4]
 8008726:	9b01      	ldr	r3, [sp, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	bf14      	ite	ne
 800872c:	2102      	movne	r1, #2
 800872e:	2101      	moveq	r1, #1
 8008730:	61ab      	str	r3, [r5, #24]
 8008732:	6129      	str	r1, [r5, #16]
 8008734:	b1bc      	cbz	r4, 8008766 <__d2b+0x8e>
 8008736:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800873a:	4404      	add	r4, r0
 800873c:	6034      	str	r4, [r6, #0]
 800873e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008744:	6018      	str	r0, [r3, #0]
 8008746:	4628      	mov	r0, r5
 8008748:	b003      	add	sp, #12
 800874a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800874c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008750:	e7d7      	b.n	8008702 <__d2b+0x2a>
 8008752:	6169      	str	r1, [r5, #20]
 8008754:	e7e7      	b.n	8008726 <__d2b+0x4e>
 8008756:	a801      	add	r0, sp, #4
 8008758:	f7ff fcfc 	bl	8008154 <__lo0bits>
 800875c:	9b01      	ldr	r3, [sp, #4]
 800875e:	2101      	movs	r1, #1
 8008760:	616b      	str	r3, [r5, #20]
 8008762:	3020      	adds	r0, #32
 8008764:	e7e5      	b.n	8008732 <__d2b+0x5a>
 8008766:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800876a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800876e:	6030      	str	r0, [r6, #0]
 8008770:	6918      	ldr	r0, [r3, #16]
 8008772:	f7ff fccf 	bl	8008114 <__hi0bits>
 8008776:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800877a:	e7e2      	b.n	8008742 <__d2b+0x6a>
 800877c:	0800a897 	.word	0x0800a897
 8008780:	0800a8a8 	.word	0x0800a8a8

08008784 <__ratio>:
 8008784:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	4688      	mov	r8, r1
 800878a:	4669      	mov	r1, sp
 800878c:	4681      	mov	r9, r0
 800878e:	f7ff ff5b 	bl	8008648 <__b2d>
 8008792:	460f      	mov	r7, r1
 8008794:	4604      	mov	r4, r0
 8008796:	460d      	mov	r5, r1
 8008798:	4640      	mov	r0, r8
 800879a:	a901      	add	r1, sp, #4
 800879c:	f7ff ff54 	bl	8008648 <__b2d>
 80087a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80087a8:	468b      	mov	fp, r1
 80087aa:	eba3 0c02 	sub.w	ip, r3, r2
 80087ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 80087b2:	1a9b      	subs	r3, r3, r2
 80087b4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	bfd5      	itete	le
 80087bc:	460a      	movle	r2, r1
 80087be:	462a      	movgt	r2, r5
 80087c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80087c4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80087c8:	bfd8      	it	le
 80087ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80087ce:	465b      	mov	r3, fp
 80087d0:	4602      	mov	r2, r0
 80087d2:	4639      	mov	r1, r7
 80087d4:	4620      	mov	r0, r4
 80087d6:	f7f7 ffa9 	bl	800072c <__aeabi_ddiv>
 80087da:	b003      	add	sp, #12
 80087dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087e0 <__copybits>:
 80087e0:	3901      	subs	r1, #1
 80087e2:	b570      	push	{r4, r5, r6, lr}
 80087e4:	1149      	asrs	r1, r1, #5
 80087e6:	6914      	ldr	r4, [r2, #16]
 80087e8:	3101      	adds	r1, #1
 80087ea:	f102 0314 	add.w	r3, r2, #20
 80087ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80087f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80087f6:	1f05      	subs	r5, r0, #4
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	d30c      	bcc.n	8008816 <__copybits+0x36>
 80087fc:	1aa3      	subs	r3, r4, r2
 80087fe:	3b11      	subs	r3, #17
 8008800:	f023 0303 	bic.w	r3, r3, #3
 8008804:	3211      	adds	r2, #17
 8008806:	42a2      	cmp	r2, r4
 8008808:	bf88      	it	hi
 800880a:	2300      	movhi	r3, #0
 800880c:	4418      	add	r0, r3
 800880e:	2300      	movs	r3, #0
 8008810:	4288      	cmp	r0, r1
 8008812:	d305      	bcc.n	8008820 <__copybits+0x40>
 8008814:	bd70      	pop	{r4, r5, r6, pc}
 8008816:	f853 6b04 	ldr.w	r6, [r3], #4
 800881a:	f845 6f04 	str.w	r6, [r5, #4]!
 800881e:	e7eb      	b.n	80087f8 <__copybits+0x18>
 8008820:	f840 3b04 	str.w	r3, [r0], #4
 8008824:	e7f4      	b.n	8008810 <__copybits+0x30>

08008826 <__any_on>:
 8008826:	f100 0214 	add.w	r2, r0, #20
 800882a:	6900      	ldr	r0, [r0, #16]
 800882c:	114b      	asrs	r3, r1, #5
 800882e:	4298      	cmp	r0, r3
 8008830:	b510      	push	{r4, lr}
 8008832:	db11      	blt.n	8008858 <__any_on+0x32>
 8008834:	dd0a      	ble.n	800884c <__any_on+0x26>
 8008836:	f011 011f 	ands.w	r1, r1, #31
 800883a:	d007      	beq.n	800884c <__any_on+0x26>
 800883c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008840:	fa24 f001 	lsr.w	r0, r4, r1
 8008844:	fa00 f101 	lsl.w	r1, r0, r1
 8008848:	428c      	cmp	r4, r1
 800884a:	d10b      	bne.n	8008864 <__any_on+0x3e>
 800884c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008850:	4293      	cmp	r3, r2
 8008852:	d803      	bhi.n	800885c <__any_on+0x36>
 8008854:	2000      	movs	r0, #0
 8008856:	bd10      	pop	{r4, pc}
 8008858:	4603      	mov	r3, r0
 800885a:	e7f7      	b.n	800884c <__any_on+0x26>
 800885c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008860:	2900      	cmp	r1, #0
 8008862:	d0f5      	beq.n	8008850 <__any_on+0x2a>
 8008864:	2001      	movs	r0, #1
 8008866:	e7f6      	b.n	8008856 <__any_on+0x30>

08008868 <sulp>:
 8008868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800886c:	460f      	mov	r7, r1
 800886e:	4690      	mov	r8, r2
 8008870:	f7ff feca 	bl	8008608 <__ulp>
 8008874:	4604      	mov	r4, r0
 8008876:	460d      	mov	r5, r1
 8008878:	f1b8 0f00 	cmp.w	r8, #0
 800887c:	d011      	beq.n	80088a2 <sulp+0x3a>
 800887e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008882:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008886:	2b00      	cmp	r3, #0
 8008888:	dd0b      	ble.n	80088a2 <sulp+0x3a>
 800888a:	2400      	movs	r4, #0
 800888c:	051b      	lsls	r3, r3, #20
 800888e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008892:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008896:	4622      	mov	r2, r4
 8008898:	462b      	mov	r3, r5
 800889a:	f7f7 fe1d 	bl	80004d8 <__aeabi_dmul>
 800889e:	4604      	mov	r4, r0
 80088a0:	460d      	mov	r5, r1
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088aa:	0000      	movs	r0, r0
 80088ac:	0000      	movs	r0, r0
	...

080088b0 <_strtod_l>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	b09f      	sub	sp, #124	; 0x7c
 80088b6:	9217      	str	r2, [sp, #92]	; 0x5c
 80088b8:	2200      	movs	r2, #0
 80088ba:	4604      	mov	r4, r0
 80088bc:	921a      	str	r2, [sp, #104]	; 0x68
 80088be:	460d      	mov	r5, r1
 80088c0:	f04f 0800 	mov.w	r8, #0
 80088c4:	f04f 0900 	mov.w	r9, #0
 80088c8:	460a      	mov	r2, r1
 80088ca:	9219      	str	r2, [sp, #100]	; 0x64
 80088cc:	7811      	ldrb	r1, [r2, #0]
 80088ce:	292b      	cmp	r1, #43	; 0x2b
 80088d0:	d04a      	beq.n	8008968 <_strtod_l+0xb8>
 80088d2:	d838      	bhi.n	8008946 <_strtod_l+0x96>
 80088d4:	290d      	cmp	r1, #13
 80088d6:	d832      	bhi.n	800893e <_strtod_l+0x8e>
 80088d8:	2908      	cmp	r1, #8
 80088da:	d832      	bhi.n	8008942 <_strtod_l+0x92>
 80088dc:	2900      	cmp	r1, #0
 80088de:	d03b      	beq.n	8008958 <_strtod_l+0xa8>
 80088e0:	2200      	movs	r2, #0
 80088e2:	920e      	str	r2, [sp, #56]	; 0x38
 80088e4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80088e6:	7832      	ldrb	r2, [r6, #0]
 80088e8:	2a30      	cmp	r2, #48	; 0x30
 80088ea:	f040 80b2 	bne.w	8008a52 <_strtod_l+0x1a2>
 80088ee:	7872      	ldrb	r2, [r6, #1]
 80088f0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80088f4:	2a58      	cmp	r2, #88	; 0x58
 80088f6:	d16e      	bne.n	80089d6 <_strtod_l+0x126>
 80088f8:	9302      	str	r3, [sp, #8]
 80088fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088fc:	4620      	mov	r0, r4
 80088fe:	9301      	str	r3, [sp, #4]
 8008900:	ab1a      	add	r3, sp, #104	; 0x68
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	4a8c      	ldr	r2, [pc, #560]	; (8008b38 <_strtod_l+0x288>)
 8008906:	ab1b      	add	r3, sp, #108	; 0x6c
 8008908:	a919      	add	r1, sp, #100	; 0x64
 800890a:	f001 fb0f 	bl	8009f2c <__gethex>
 800890e:	f010 070f 	ands.w	r7, r0, #15
 8008912:	4605      	mov	r5, r0
 8008914:	d005      	beq.n	8008922 <_strtod_l+0x72>
 8008916:	2f06      	cmp	r7, #6
 8008918:	d128      	bne.n	800896c <_strtod_l+0xbc>
 800891a:	2300      	movs	r3, #0
 800891c:	3601      	adds	r6, #1
 800891e:	9619      	str	r6, [sp, #100]	; 0x64
 8008920:	930e      	str	r3, [sp, #56]	; 0x38
 8008922:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008924:	2b00      	cmp	r3, #0
 8008926:	f040 85a0 	bne.w	800946a <_strtod_l+0xbba>
 800892a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800892c:	b1cb      	cbz	r3, 8008962 <_strtod_l+0xb2>
 800892e:	4642      	mov	r2, r8
 8008930:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008934:	4610      	mov	r0, r2
 8008936:	4619      	mov	r1, r3
 8008938:	b01f      	add	sp, #124	; 0x7c
 800893a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893e:	2920      	cmp	r1, #32
 8008940:	d1ce      	bne.n	80088e0 <_strtod_l+0x30>
 8008942:	3201      	adds	r2, #1
 8008944:	e7c1      	b.n	80088ca <_strtod_l+0x1a>
 8008946:	292d      	cmp	r1, #45	; 0x2d
 8008948:	d1ca      	bne.n	80088e0 <_strtod_l+0x30>
 800894a:	2101      	movs	r1, #1
 800894c:	910e      	str	r1, [sp, #56]	; 0x38
 800894e:	1c51      	adds	r1, r2, #1
 8008950:	9119      	str	r1, [sp, #100]	; 0x64
 8008952:	7852      	ldrb	r2, [r2, #1]
 8008954:	2a00      	cmp	r2, #0
 8008956:	d1c5      	bne.n	80088e4 <_strtod_l+0x34>
 8008958:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800895a:	9519      	str	r5, [sp, #100]	; 0x64
 800895c:	2b00      	cmp	r3, #0
 800895e:	f040 8582 	bne.w	8009466 <_strtod_l+0xbb6>
 8008962:	4642      	mov	r2, r8
 8008964:	464b      	mov	r3, r9
 8008966:	e7e5      	b.n	8008934 <_strtod_l+0x84>
 8008968:	2100      	movs	r1, #0
 800896a:	e7ef      	b.n	800894c <_strtod_l+0x9c>
 800896c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800896e:	b13a      	cbz	r2, 8008980 <_strtod_l+0xd0>
 8008970:	2135      	movs	r1, #53	; 0x35
 8008972:	a81c      	add	r0, sp, #112	; 0x70
 8008974:	f7ff ff34 	bl	80087e0 <__copybits>
 8008978:	4620      	mov	r0, r4
 800897a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800897c:	f7ff fb18 	bl	8007fb0 <_Bfree>
 8008980:	3f01      	subs	r7, #1
 8008982:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008984:	2f04      	cmp	r7, #4
 8008986:	d806      	bhi.n	8008996 <_strtod_l+0xe6>
 8008988:	e8df f007 	tbb	[pc, r7]
 800898c:	201d0314 	.word	0x201d0314
 8008990:	14          	.byte	0x14
 8008991:	00          	.byte	0x00
 8008992:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8008996:	05e9      	lsls	r1, r5, #23
 8008998:	bf48      	it	mi
 800899a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800899e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80089a2:	0d1b      	lsrs	r3, r3, #20
 80089a4:	051b      	lsls	r3, r3, #20
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1bb      	bne.n	8008922 <_strtod_l+0x72>
 80089aa:	f7fe fb15 	bl	8006fd8 <__errno>
 80089ae:	2322      	movs	r3, #34	; 0x22
 80089b0:	6003      	str	r3, [r0, #0]
 80089b2:	e7b6      	b.n	8008922 <_strtod_l+0x72>
 80089b4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80089b8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80089bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80089c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80089c4:	e7e7      	b.n	8008996 <_strtod_l+0xe6>
 80089c6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8008b3c <_strtod_l+0x28c>
 80089ca:	e7e4      	b.n	8008996 <_strtod_l+0xe6>
 80089cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80089d0:	f04f 38ff 	mov.w	r8, #4294967295
 80089d4:	e7df      	b.n	8008996 <_strtod_l+0xe6>
 80089d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089d8:	1c5a      	adds	r2, r3, #1
 80089da:	9219      	str	r2, [sp, #100]	; 0x64
 80089dc:	785b      	ldrb	r3, [r3, #1]
 80089de:	2b30      	cmp	r3, #48	; 0x30
 80089e0:	d0f9      	beq.n	80089d6 <_strtod_l+0x126>
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d09d      	beq.n	8008922 <_strtod_l+0x72>
 80089e6:	2301      	movs	r3, #1
 80089e8:	f04f 0a00 	mov.w	sl, #0
 80089ec:	220a      	movs	r2, #10
 80089ee:	46d3      	mov	fp, sl
 80089f0:	9305      	str	r3, [sp, #20]
 80089f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089f4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80089f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80089fa:	9819      	ldr	r0, [sp, #100]	; 0x64
 80089fc:	7806      	ldrb	r6, [r0, #0]
 80089fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a02:	b2d9      	uxtb	r1, r3
 8008a04:	2909      	cmp	r1, #9
 8008a06:	d926      	bls.n	8008a56 <_strtod_l+0x1a6>
 8008a08:	2201      	movs	r2, #1
 8008a0a:	494d      	ldr	r1, [pc, #308]	; (8008b40 <_strtod_l+0x290>)
 8008a0c:	f001 f9be 	bl	8009d8c <strncmp>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d030      	beq.n	8008a76 <_strtod_l+0x1c6>
 8008a14:	2000      	movs	r0, #0
 8008a16:	4632      	mov	r2, r6
 8008a18:	4603      	mov	r3, r0
 8008a1a:	465e      	mov	r6, fp
 8008a1c:	9008      	str	r0, [sp, #32]
 8008a1e:	2a65      	cmp	r2, #101	; 0x65
 8008a20:	d001      	beq.n	8008a26 <_strtod_l+0x176>
 8008a22:	2a45      	cmp	r2, #69	; 0x45
 8008a24:	d113      	bne.n	8008a4e <_strtod_l+0x19e>
 8008a26:	b91e      	cbnz	r6, 8008a30 <_strtod_l+0x180>
 8008a28:	9a05      	ldr	r2, [sp, #20]
 8008a2a:	4302      	orrs	r2, r0
 8008a2c:	d094      	beq.n	8008958 <_strtod_l+0xa8>
 8008a2e:	2600      	movs	r6, #0
 8008a30:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008a32:	1c6a      	adds	r2, r5, #1
 8008a34:	9219      	str	r2, [sp, #100]	; 0x64
 8008a36:	786a      	ldrb	r2, [r5, #1]
 8008a38:	2a2b      	cmp	r2, #43	; 0x2b
 8008a3a:	d074      	beq.n	8008b26 <_strtod_l+0x276>
 8008a3c:	2a2d      	cmp	r2, #45	; 0x2d
 8008a3e:	d078      	beq.n	8008b32 <_strtod_l+0x282>
 8008a40:	f04f 0c00 	mov.w	ip, #0
 8008a44:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008a48:	2909      	cmp	r1, #9
 8008a4a:	d97f      	bls.n	8008b4c <_strtod_l+0x29c>
 8008a4c:	9519      	str	r5, [sp, #100]	; 0x64
 8008a4e:	2700      	movs	r7, #0
 8008a50:	e09e      	b.n	8008b90 <_strtod_l+0x2e0>
 8008a52:	2300      	movs	r3, #0
 8008a54:	e7c8      	b.n	80089e8 <_strtod_l+0x138>
 8008a56:	f1bb 0f08 	cmp.w	fp, #8
 8008a5a:	bfd8      	it	le
 8008a5c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8008a5e:	f100 0001 	add.w	r0, r0, #1
 8008a62:	bfd6      	itet	le
 8008a64:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a68:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008a6c:	930a      	strle	r3, [sp, #40]	; 0x28
 8008a6e:	f10b 0b01 	add.w	fp, fp, #1
 8008a72:	9019      	str	r0, [sp, #100]	; 0x64
 8008a74:	e7c1      	b.n	80089fa <_strtod_l+0x14a>
 8008a76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	9219      	str	r2, [sp, #100]	; 0x64
 8008a7c:	785a      	ldrb	r2, [r3, #1]
 8008a7e:	f1bb 0f00 	cmp.w	fp, #0
 8008a82:	d037      	beq.n	8008af4 <_strtod_l+0x244>
 8008a84:	465e      	mov	r6, fp
 8008a86:	9008      	str	r0, [sp, #32]
 8008a88:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008a8c:	2b09      	cmp	r3, #9
 8008a8e:	d912      	bls.n	8008ab6 <_strtod_l+0x206>
 8008a90:	2301      	movs	r3, #1
 8008a92:	e7c4      	b.n	8008a1e <_strtod_l+0x16e>
 8008a94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a96:	3001      	adds	r0, #1
 8008a98:	1c5a      	adds	r2, r3, #1
 8008a9a:	9219      	str	r2, [sp, #100]	; 0x64
 8008a9c:	785a      	ldrb	r2, [r3, #1]
 8008a9e:	2a30      	cmp	r2, #48	; 0x30
 8008aa0:	d0f8      	beq.n	8008a94 <_strtod_l+0x1e4>
 8008aa2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008aa6:	2b08      	cmp	r3, #8
 8008aa8:	f200 84e4 	bhi.w	8009474 <_strtod_l+0xbc4>
 8008aac:	9008      	str	r0, [sp, #32]
 8008aae:	2000      	movs	r0, #0
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ab4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ab6:	3a30      	subs	r2, #48	; 0x30
 8008ab8:	f100 0301 	add.w	r3, r0, #1
 8008abc:	d014      	beq.n	8008ae8 <_strtod_l+0x238>
 8008abe:	9908      	ldr	r1, [sp, #32]
 8008ac0:	eb00 0c06 	add.w	ip, r0, r6
 8008ac4:	4419      	add	r1, r3
 8008ac6:	9108      	str	r1, [sp, #32]
 8008ac8:	4633      	mov	r3, r6
 8008aca:	210a      	movs	r1, #10
 8008acc:	4563      	cmp	r3, ip
 8008ace:	d113      	bne.n	8008af8 <_strtod_l+0x248>
 8008ad0:	1833      	adds	r3, r6, r0
 8008ad2:	2b08      	cmp	r3, #8
 8008ad4:	f106 0601 	add.w	r6, r6, #1
 8008ad8:	4406      	add	r6, r0
 8008ada:	dc1a      	bgt.n	8008b12 <_strtod_l+0x262>
 8008adc:	230a      	movs	r3, #10
 8008ade:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ae0:	fb03 2301 	mla	r3, r3, r1, r2
 8008ae4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008aea:	4618      	mov	r0, r3
 8008aec:	1c51      	adds	r1, r2, #1
 8008aee:	9119      	str	r1, [sp, #100]	; 0x64
 8008af0:	7852      	ldrb	r2, [r2, #1]
 8008af2:	e7c9      	b.n	8008a88 <_strtod_l+0x1d8>
 8008af4:	4658      	mov	r0, fp
 8008af6:	e7d2      	b.n	8008a9e <_strtod_l+0x1ee>
 8008af8:	2b08      	cmp	r3, #8
 8008afa:	f103 0301 	add.w	r3, r3, #1
 8008afe:	dc03      	bgt.n	8008b08 <_strtod_l+0x258>
 8008b00:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008b02:	434f      	muls	r7, r1
 8008b04:	970a      	str	r7, [sp, #40]	; 0x28
 8008b06:	e7e1      	b.n	8008acc <_strtod_l+0x21c>
 8008b08:	2b10      	cmp	r3, #16
 8008b0a:	bfd8      	it	le
 8008b0c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008b10:	e7dc      	b.n	8008acc <_strtod_l+0x21c>
 8008b12:	2e10      	cmp	r6, #16
 8008b14:	bfdc      	itt	le
 8008b16:	230a      	movle	r3, #10
 8008b18:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008b1c:	e7e3      	b.n	8008ae6 <_strtod_l+0x236>
 8008b1e:	2300      	movs	r3, #0
 8008b20:	9308      	str	r3, [sp, #32]
 8008b22:	2301      	movs	r3, #1
 8008b24:	e780      	b.n	8008a28 <_strtod_l+0x178>
 8008b26:	f04f 0c00 	mov.w	ip, #0
 8008b2a:	1caa      	adds	r2, r5, #2
 8008b2c:	9219      	str	r2, [sp, #100]	; 0x64
 8008b2e:	78aa      	ldrb	r2, [r5, #2]
 8008b30:	e788      	b.n	8008a44 <_strtod_l+0x194>
 8008b32:	f04f 0c01 	mov.w	ip, #1
 8008b36:	e7f8      	b.n	8008b2a <_strtod_l+0x27a>
 8008b38:	0800aa08 	.word	0x0800aa08
 8008b3c:	7ff00000 	.word	0x7ff00000
 8008b40:	0800aa04 	.word	0x0800aa04
 8008b44:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b46:	1c51      	adds	r1, r2, #1
 8008b48:	9119      	str	r1, [sp, #100]	; 0x64
 8008b4a:	7852      	ldrb	r2, [r2, #1]
 8008b4c:	2a30      	cmp	r2, #48	; 0x30
 8008b4e:	d0f9      	beq.n	8008b44 <_strtod_l+0x294>
 8008b50:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008b54:	2908      	cmp	r1, #8
 8008b56:	f63f af7a 	bhi.w	8008a4e <_strtod_l+0x19e>
 8008b5a:	3a30      	subs	r2, #48	; 0x30
 8008b5c:	9209      	str	r2, [sp, #36]	; 0x24
 8008b5e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b60:	920c      	str	r2, [sp, #48]	; 0x30
 8008b62:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b64:	1c57      	adds	r7, r2, #1
 8008b66:	9719      	str	r7, [sp, #100]	; 0x64
 8008b68:	7852      	ldrb	r2, [r2, #1]
 8008b6a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008b6e:	f1be 0f09 	cmp.w	lr, #9
 8008b72:	d938      	bls.n	8008be6 <_strtod_l+0x336>
 8008b74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008b76:	1a7f      	subs	r7, r7, r1
 8008b78:	2f08      	cmp	r7, #8
 8008b7a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008b7e:	dc03      	bgt.n	8008b88 <_strtod_l+0x2d8>
 8008b80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b82:	428f      	cmp	r7, r1
 8008b84:	bfa8      	it	ge
 8008b86:	460f      	movge	r7, r1
 8008b88:	f1bc 0f00 	cmp.w	ip, #0
 8008b8c:	d000      	beq.n	8008b90 <_strtod_l+0x2e0>
 8008b8e:	427f      	negs	r7, r7
 8008b90:	2e00      	cmp	r6, #0
 8008b92:	d14f      	bne.n	8008c34 <_strtod_l+0x384>
 8008b94:	9905      	ldr	r1, [sp, #20]
 8008b96:	4301      	orrs	r1, r0
 8008b98:	f47f aec3 	bne.w	8008922 <_strtod_l+0x72>
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f47f aedb 	bne.w	8008958 <_strtod_l+0xa8>
 8008ba2:	2a69      	cmp	r2, #105	; 0x69
 8008ba4:	d029      	beq.n	8008bfa <_strtod_l+0x34a>
 8008ba6:	dc26      	bgt.n	8008bf6 <_strtod_l+0x346>
 8008ba8:	2a49      	cmp	r2, #73	; 0x49
 8008baa:	d026      	beq.n	8008bfa <_strtod_l+0x34a>
 8008bac:	2a4e      	cmp	r2, #78	; 0x4e
 8008bae:	f47f aed3 	bne.w	8008958 <_strtod_l+0xa8>
 8008bb2:	499a      	ldr	r1, [pc, #616]	; (8008e1c <_strtod_l+0x56c>)
 8008bb4:	a819      	add	r0, sp, #100	; 0x64
 8008bb6:	f001 fbfb 	bl	800a3b0 <__match>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f43f aecc 	beq.w	8008958 <_strtod_l+0xa8>
 8008bc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	2b28      	cmp	r3, #40	; 0x28
 8008bc6:	d12f      	bne.n	8008c28 <_strtod_l+0x378>
 8008bc8:	4995      	ldr	r1, [pc, #596]	; (8008e20 <_strtod_l+0x570>)
 8008bca:	aa1c      	add	r2, sp, #112	; 0x70
 8008bcc:	a819      	add	r0, sp, #100	; 0x64
 8008bce:	f001 fc03 	bl	800a3d8 <__hexnan>
 8008bd2:	2805      	cmp	r0, #5
 8008bd4:	d128      	bne.n	8008c28 <_strtod_l+0x378>
 8008bd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008bd8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008bdc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008be0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008be4:	e69d      	b.n	8008922 <_strtod_l+0x72>
 8008be6:	210a      	movs	r1, #10
 8008be8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008bea:	fb01 2107 	mla	r1, r1, r7, r2
 8008bee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008bf2:	9209      	str	r2, [sp, #36]	; 0x24
 8008bf4:	e7b5      	b.n	8008b62 <_strtod_l+0x2b2>
 8008bf6:	2a6e      	cmp	r2, #110	; 0x6e
 8008bf8:	e7d9      	b.n	8008bae <_strtod_l+0x2fe>
 8008bfa:	498a      	ldr	r1, [pc, #552]	; (8008e24 <_strtod_l+0x574>)
 8008bfc:	a819      	add	r0, sp, #100	; 0x64
 8008bfe:	f001 fbd7 	bl	800a3b0 <__match>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	f43f aea8 	beq.w	8008958 <_strtod_l+0xa8>
 8008c08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c0a:	4987      	ldr	r1, [pc, #540]	; (8008e28 <_strtod_l+0x578>)
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	a819      	add	r0, sp, #100	; 0x64
 8008c10:	9319      	str	r3, [sp, #100]	; 0x64
 8008c12:	f001 fbcd 	bl	800a3b0 <__match>
 8008c16:	b910      	cbnz	r0, 8008c1e <_strtod_l+0x36e>
 8008c18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	9319      	str	r3, [sp, #100]	; 0x64
 8008c1e:	f04f 0800 	mov.w	r8, #0
 8008c22:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008e2c <_strtod_l+0x57c>
 8008c26:	e67c      	b.n	8008922 <_strtod_l+0x72>
 8008c28:	4881      	ldr	r0, [pc, #516]	; (8008e30 <_strtod_l+0x580>)
 8008c2a:	f001 f8df 	bl	8009dec <nan>
 8008c2e:	4680      	mov	r8, r0
 8008c30:	4689      	mov	r9, r1
 8008c32:	e676      	b.n	8008922 <_strtod_l+0x72>
 8008c34:	9b08      	ldr	r3, [sp, #32]
 8008c36:	f1bb 0f00 	cmp.w	fp, #0
 8008c3a:	bf08      	it	eq
 8008c3c:	46b3      	moveq	fp, r6
 8008c3e:	1afb      	subs	r3, r7, r3
 8008c40:	2e10      	cmp	r6, #16
 8008c42:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c44:	4635      	mov	r5, r6
 8008c46:	9309      	str	r3, [sp, #36]	; 0x24
 8008c48:	bfa8      	it	ge
 8008c4a:	2510      	movge	r5, #16
 8008c4c:	f7f7 fbca 	bl	80003e4 <__aeabi_ui2d>
 8008c50:	2e09      	cmp	r6, #9
 8008c52:	4680      	mov	r8, r0
 8008c54:	4689      	mov	r9, r1
 8008c56:	dd13      	ble.n	8008c80 <_strtod_l+0x3d0>
 8008c58:	4b76      	ldr	r3, [pc, #472]	; (8008e34 <_strtod_l+0x584>)
 8008c5a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008c5e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008c62:	f7f7 fc39 	bl	80004d8 <__aeabi_dmul>
 8008c66:	4680      	mov	r8, r0
 8008c68:	4650      	mov	r0, sl
 8008c6a:	4689      	mov	r9, r1
 8008c6c:	f7f7 fbba 	bl	80003e4 <__aeabi_ui2d>
 8008c70:	4602      	mov	r2, r0
 8008c72:	460b      	mov	r3, r1
 8008c74:	4640      	mov	r0, r8
 8008c76:	4649      	mov	r1, r9
 8008c78:	f7f7 fa78 	bl	800016c <__adddf3>
 8008c7c:	4680      	mov	r8, r0
 8008c7e:	4689      	mov	r9, r1
 8008c80:	2e0f      	cmp	r6, #15
 8008c82:	dc36      	bgt.n	8008cf2 <_strtod_l+0x442>
 8008c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f43f ae4b 	beq.w	8008922 <_strtod_l+0x72>
 8008c8c:	dd22      	ble.n	8008cd4 <_strtod_l+0x424>
 8008c8e:	2b16      	cmp	r3, #22
 8008c90:	dc09      	bgt.n	8008ca6 <_strtod_l+0x3f6>
 8008c92:	4968      	ldr	r1, [pc, #416]	; (8008e34 <_strtod_l+0x584>)
 8008c94:	4642      	mov	r2, r8
 8008c96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c9a:	464b      	mov	r3, r9
 8008c9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ca0:	f7f7 fc1a 	bl	80004d8 <__aeabi_dmul>
 8008ca4:	e7c3      	b.n	8008c2e <_strtod_l+0x37e>
 8008ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ca8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008cac:	4293      	cmp	r3, r2
 8008cae:	db20      	blt.n	8008cf2 <_strtod_l+0x442>
 8008cb0:	4c60      	ldr	r4, [pc, #384]	; (8008e34 <_strtod_l+0x584>)
 8008cb2:	f1c6 060f 	rsb	r6, r6, #15
 8008cb6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008cba:	4642      	mov	r2, r8
 8008cbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cc0:	464b      	mov	r3, r9
 8008cc2:	f7f7 fc09 	bl	80004d8 <__aeabi_dmul>
 8008cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc8:	1b9e      	subs	r6, r3, r6
 8008cca:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008cce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008cd2:	e7e5      	b.n	8008ca0 <_strtod_l+0x3f0>
 8008cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd6:	3316      	adds	r3, #22
 8008cd8:	db0b      	blt.n	8008cf2 <_strtod_l+0x442>
 8008cda:	9b08      	ldr	r3, [sp, #32]
 8008cdc:	4640      	mov	r0, r8
 8008cde:	1bdf      	subs	r7, r3, r7
 8008ce0:	4b54      	ldr	r3, [pc, #336]	; (8008e34 <_strtod_l+0x584>)
 8008ce2:	4649      	mov	r1, r9
 8008ce4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cec:	f7f7 fd1e 	bl	800072c <__aeabi_ddiv>
 8008cf0:	e79d      	b.n	8008c2e <_strtod_l+0x37e>
 8008cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf4:	1b75      	subs	r5, r6, r5
 8008cf6:	441d      	add	r5, r3
 8008cf8:	2d00      	cmp	r5, #0
 8008cfa:	dd70      	ble.n	8008dde <_strtod_l+0x52e>
 8008cfc:	f015 030f 	ands.w	r3, r5, #15
 8008d00:	d00a      	beq.n	8008d18 <_strtod_l+0x468>
 8008d02:	494c      	ldr	r1, [pc, #304]	; (8008e34 <_strtod_l+0x584>)
 8008d04:	4642      	mov	r2, r8
 8008d06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d0e:	464b      	mov	r3, r9
 8008d10:	f7f7 fbe2 	bl	80004d8 <__aeabi_dmul>
 8008d14:	4680      	mov	r8, r0
 8008d16:	4689      	mov	r9, r1
 8008d18:	f035 050f 	bics.w	r5, r5, #15
 8008d1c:	d04d      	beq.n	8008dba <_strtod_l+0x50a>
 8008d1e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008d22:	dd22      	ble.n	8008d6a <_strtod_l+0x4ba>
 8008d24:	2600      	movs	r6, #0
 8008d26:	46b3      	mov	fp, r6
 8008d28:	960b      	str	r6, [sp, #44]	; 0x2c
 8008d2a:	9608      	str	r6, [sp, #32]
 8008d2c:	2322      	movs	r3, #34	; 0x22
 8008d2e:	f04f 0800 	mov.w	r8, #0
 8008d32:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008e2c <_strtod_l+0x57c>
 8008d36:	6023      	str	r3, [r4, #0]
 8008d38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	f43f adf1 	beq.w	8008922 <_strtod_l+0x72>
 8008d40:	4620      	mov	r0, r4
 8008d42:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d44:	f7ff f934 	bl	8007fb0 <_Bfree>
 8008d48:	4620      	mov	r0, r4
 8008d4a:	9908      	ldr	r1, [sp, #32]
 8008d4c:	f7ff f930 	bl	8007fb0 <_Bfree>
 8008d50:	4659      	mov	r1, fp
 8008d52:	4620      	mov	r0, r4
 8008d54:	f7ff f92c 	bl	8007fb0 <_Bfree>
 8008d58:	4620      	mov	r0, r4
 8008d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d5c:	f7ff f928 	bl	8007fb0 <_Bfree>
 8008d60:	4631      	mov	r1, r6
 8008d62:	4620      	mov	r0, r4
 8008d64:	f7ff f924 	bl	8007fb0 <_Bfree>
 8008d68:	e5db      	b.n	8008922 <_strtod_l+0x72>
 8008d6a:	4b33      	ldr	r3, [pc, #204]	; (8008e38 <_strtod_l+0x588>)
 8008d6c:	4640      	mov	r0, r8
 8008d6e:	9305      	str	r3, [sp, #20]
 8008d70:	2300      	movs	r3, #0
 8008d72:	4649      	mov	r1, r9
 8008d74:	469a      	mov	sl, r3
 8008d76:	112d      	asrs	r5, r5, #4
 8008d78:	2d01      	cmp	r5, #1
 8008d7a:	dc21      	bgt.n	8008dc0 <_strtod_l+0x510>
 8008d7c:	b10b      	cbz	r3, 8008d82 <_strtod_l+0x4d2>
 8008d7e:	4680      	mov	r8, r0
 8008d80:	4689      	mov	r9, r1
 8008d82:	492d      	ldr	r1, [pc, #180]	; (8008e38 <_strtod_l+0x588>)
 8008d84:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008d88:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008d8c:	4642      	mov	r2, r8
 8008d8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d92:	464b      	mov	r3, r9
 8008d94:	f7f7 fba0 	bl	80004d8 <__aeabi_dmul>
 8008d98:	4b24      	ldr	r3, [pc, #144]	; (8008e2c <_strtod_l+0x57c>)
 8008d9a:	460a      	mov	r2, r1
 8008d9c:	400b      	ands	r3, r1
 8008d9e:	4927      	ldr	r1, [pc, #156]	; (8008e3c <_strtod_l+0x58c>)
 8008da0:	4680      	mov	r8, r0
 8008da2:	428b      	cmp	r3, r1
 8008da4:	d8be      	bhi.n	8008d24 <_strtod_l+0x474>
 8008da6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008daa:	428b      	cmp	r3, r1
 8008dac:	bf86      	itte	hi
 8008dae:	f04f 38ff 	movhi.w	r8, #4294967295
 8008db2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008e40 <_strtod_l+0x590>
 8008db6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008dba:	2300      	movs	r3, #0
 8008dbc:	9305      	str	r3, [sp, #20]
 8008dbe:	e07b      	b.n	8008eb8 <_strtod_l+0x608>
 8008dc0:	07ea      	lsls	r2, r5, #31
 8008dc2:	d505      	bpl.n	8008dd0 <_strtod_l+0x520>
 8008dc4:	9b05      	ldr	r3, [sp, #20]
 8008dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dca:	f7f7 fb85 	bl	80004d8 <__aeabi_dmul>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	9a05      	ldr	r2, [sp, #20]
 8008dd2:	f10a 0a01 	add.w	sl, sl, #1
 8008dd6:	3208      	adds	r2, #8
 8008dd8:	106d      	asrs	r5, r5, #1
 8008dda:	9205      	str	r2, [sp, #20]
 8008ddc:	e7cc      	b.n	8008d78 <_strtod_l+0x4c8>
 8008dde:	d0ec      	beq.n	8008dba <_strtod_l+0x50a>
 8008de0:	426d      	negs	r5, r5
 8008de2:	f015 020f 	ands.w	r2, r5, #15
 8008de6:	d00a      	beq.n	8008dfe <_strtod_l+0x54e>
 8008de8:	4b12      	ldr	r3, [pc, #72]	; (8008e34 <_strtod_l+0x584>)
 8008dea:	4640      	mov	r0, r8
 8008dec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008df0:	4649      	mov	r1, r9
 8008df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df6:	f7f7 fc99 	bl	800072c <__aeabi_ddiv>
 8008dfa:	4680      	mov	r8, r0
 8008dfc:	4689      	mov	r9, r1
 8008dfe:	112d      	asrs	r5, r5, #4
 8008e00:	d0db      	beq.n	8008dba <_strtod_l+0x50a>
 8008e02:	2d1f      	cmp	r5, #31
 8008e04:	dd1e      	ble.n	8008e44 <_strtod_l+0x594>
 8008e06:	2600      	movs	r6, #0
 8008e08:	46b3      	mov	fp, r6
 8008e0a:	960b      	str	r6, [sp, #44]	; 0x2c
 8008e0c:	9608      	str	r6, [sp, #32]
 8008e0e:	2322      	movs	r3, #34	; 0x22
 8008e10:	f04f 0800 	mov.w	r8, #0
 8008e14:	f04f 0900 	mov.w	r9, #0
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	e78d      	b.n	8008d38 <_strtod_l+0x488>
 8008e1c:	0800a7ef 	.word	0x0800a7ef
 8008e20:	0800aa1c 	.word	0x0800aa1c
 8008e24:	0800a7e7 	.word	0x0800a7e7
 8008e28:	0800a81e 	.word	0x0800a81e
 8008e2c:	7ff00000 	.word	0x7ff00000
 8008e30:	0800abad 	.word	0x0800abad
 8008e34:	0800a930 	.word	0x0800a930
 8008e38:	0800a908 	.word	0x0800a908
 8008e3c:	7ca00000 	.word	0x7ca00000
 8008e40:	7fefffff 	.word	0x7fefffff
 8008e44:	f015 0310 	ands.w	r3, r5, #16
 8008e48:	bf18      	it	ne
 8008e4a:	236a      	movne	r3, #106	; 0x6a
 8008e4c:	4640      	mov	r0, r8
 8008e4e:	9305      	str	r3, [sp, #20]
 8008e50:	4649      	mov	r1, r9
 8008e52:	2300      	movs	r3, #0
 8008e54:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8009120 <_strtod_l+0x870>
 8008e58:	07ea      	lsls	r2, r5, #31
 8008e5a:	d504      	bpl.n	8008e66 <_strtod_l+0x5b6>
 8008e5c:	e9da 2300 	ldrd	r2, r3, [sl]
 8008e60:	f7f7 fb3a 	bl	80004d8 <__aeabi_dmul>
 8008e64:	2301      	movs	r3, #1
 8008e66:	106d      	asrs	r5, r5, #1
 8008e68:	f10a 0a08 	add.w	sl, sl, #8
 8008e6c:	d1f4      	bne.n	8008e58 <_strtod_l+0x5a8>
 8008e6e:	b10b      	cbz	r3, 8008e74 <_strtod_l+0x5c4>
 8008e70:	4680      	mov	r8, r0
 8008e72:	4689      	mov	r9, r1
 8008e74:	9b05      	ldr	r3, [sp, #20]
 8008e76:	b1bb      	cbz	r3, 8008ea8 <_strtod_l+0x5f8>
 8008e78:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008e7c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	4649      	mov	r1, r9
 8008e84:	dd10      	ble.n	8008ea8 <_strtod_l+0x5f8>
 8008e86:	2b1f      	cmp	r3, #31
 8008e88:	f340 8128 	ble.w	80090dc <_strtod_l+0x82c>
 8008e8c:	2b34      	cmp	r3, #52	; 0x34
 8008e8e:	bfd8      	it	le
 8008e90:	f04f 33ff 	movle.w	r3, #4294967295
 8008e94:	f04f 0800 	mov.w	r8, #0
 8008e98:	bfcf      	iteee	gt
 8008e9a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008e9e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008ea2:	4093      	lslle	r3, r2
 8008ea4:	ea03 0901 	andle.w	r9, r3, r1
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	2300      	movs	r3, #0
 8008eac:	4640      	mov	r0, r8
 8008eae:	4649      	mov	r1, r9
 8008eb0:	f7f7 fd7a 	bl	80009a8 <__aeabi_dcmpeq>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	d1a6      	bne.n	8008e06 <_strtod_l+0x556>
 8008eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eba:	465a      	mov	r2, fp
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	4633      	mov	r3, r6
 8008ec2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ec4:	f7ff f8dc 	bl	8008080 <__s2b>
 8008ec8:	900b      	str	r0, [sp, #44]	; 0x2c
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	f43f af2a 	beq.w	8008d24 <_strtod_l+0x474>
 8008ed0:	2600      	movs	r6, #0
 8008ed2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ed4:	9b08      	ldr	r3, [sp, #32]
 8008ed6:	2a00      	cmp	r2, #0
 8008ed8:	eba3 0307 	sub.w	r3, r3, r7
 8008edc:	bfa8      	it	ge
 8008ede:	2300      	movge	r3, #0
 8008ee0:	46b3      	mov	fp, r6
 8008ee2:	9312      	str	r3, [sp, #72]	; 0x48
 8008ee4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008ee8:	9316      	str	r3, [sp, #88]	; 0x58
 8008eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eec:	4620      	mov	r0, r4
 8008eee:	6859      	ldr	r1, [r3, #4]
 8008ef0:	f7ff f81e 	bl	8007f30 <_Balloc>
 8008ef4:	9008      	str	r0, [sp, #32]
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	f43f af18 	beq.w	8008d2c <_strtod_l+0x47c>
 8008efc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008efe:	300c      	adds	r0, #12
 8008f00:	691a      	ldr	r2, [r3, #16]
 8008f02:	f103 010c 	add.w	r1, r3, #12
 8008f06:	3202      	adds	r2, #2
 8008f08:	0092      	lsls	r2, r2, #2
 8008f0a:	f000 ff61 	bl	8009dd0 <memcpy>
 8008f0e:	ab1c      	add	r3, sp, #112	; 0x70
 8008f10:	9301      	str	r3, [sp, #4]
 8008f12:	ab1b      	add	r3, sp, #108	; 0x6c
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	4642      	mov	r2, r8
 8008f18:	464b      	mov	r3, r9
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008f20:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008f24:	f7ff fbd8 	bl	80086d8 <__d2b>
 8008f28:	901a      	str	r0, [sp, #104]	; 0x68
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	f43f aefe 	beq.w	8008d2c <_strtod_l+0x47c>
 8008f30:	2101      	movs	r1, #1
 8008f32:	4620      	mov	r0, r4
 8008f34:	f7ff f93c 	bl	80081b0 <__i2b>
 8008f38:	4683      	mov	fp, r0
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f43f aef6 	beq.w	8008d2c <_strtod_l+0x47c>
 8008f40:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008f42:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008f44:	2f00      	cmp	r7, #0
 8008f46:	bfab      	itete	ge
 8008f48:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8008f4a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008f4c:	eb07 0a03 	addge.w	sl, r7, r3
 8008f50:	1bdd      	sublt	r5, r3, r7
 8008f52:	9b05      	ldr	r3, [sp, #20]
 8008f54:	bfa8      	it	ge
 8008f56:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008f58:	eba7 0703 	sub.w	r7, r7, r3
 8008f5c:	4417      	add	r7, r2
 8008f5e:	4b71      	ldr	r3, [pc, #452]	; (8009124 <_strtod_l+0x874>)
 8008f60:	f107 37ff 	add.w	r7, r7, #4294967295
 8008f64:	bfb8      	it	lt
 8008f66:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8008f6a:	429f      	cmp	r7, r3
 8008f6c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008f70:	f280 80c7 	bge.w	8009102 <_strtod_l+0x852>
 8008f74:	1bdb      	subs	r3, r3, r7
 8008f76:	2b1f      	cmp	r3, #31
 8008f78:	f04f 0101 	mov.w	r1, #1
 8008f7c:	eba2 0203 	sub.w	r2, r2, r3
 8008f80:	f300 80b3 	bgt.w	80090ea <_strtod_l+0x83a>
 8008f84:	fa01 f303 	lsl.w	r3, r1, r3
 8008f88:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	9310      	str	r3, [sp, #64]	; 0x40
 8008f8e:	eb0a 0702 	add.w	r7, sl, r2
 8008f92:	9b05      	ldr	r3, [sp, #20]
 8008f94:	45ba      	cmp	sl, r7
 8008f96:	4415      	add	r5, r2
 8008f98:	441d      	add	r5, r3
 8008f9a:	4653      	mov	r3, sl
 8008f9c:	bfa8      	it	ge
 8008f9e:	463b      	movge	r3, r7
 8008fa0:	42ab      	cmp	r3, r5
 8008fa2:	bfa8      	it	ge
 8008fa4:	462b      	movge	r3, r5
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	bfc2      	ittt	gt
 8008faa:	1aff      	subgt	r7, r7, r3
 8008fac:	1aed      	subgt	r5, r5, r3
 8008fae:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008fb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	dd17      	ble.n	8008fe8 <_strtod_l+0x738>
 8008fb8:	4659      	mov	r1, fp
 8008fba:	461a      	mov	r2, r3
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	f7ff f9b5 	bl	800832c <__pow5mult>
 8008fc2:	4683      	mov	fp, r0
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	f43f aeb1 	beq.w	8008d2c <_strtod_l+0x47c>
 8008fca:	4601      	mov	r1, r0
 8008fcc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008fce:	4620      	mov	r0, r4
 8008fd0:	f7ff f904 	bl	80081dc <__multiply>
 8008fd4:	900a      	str	r0, [sp, #40]	; 0x28
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	f43f aea8 	beq.w	8008d2c <_strtod_l+0x47c>
 8008fdc:	4620      	mov	r0, r4
 8008fde:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008fe0:	f7fe ffe6 	bl	8007fb0 <_Bfree>
 8008fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fe6:	931a      	str	r3, [sp, #104]	; 0x68
 8008fe8:	2f00      	cmp	r7, #0
 8008fea:	f300 808f 	bgt.w	800910c <_strtod_l+0x85c>
 8008fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	dd08      	ble.n	8009006 <_strtod_l+0x756>
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008ff8:	9908      	ldr	r1, [sp, #32]
 8008ffa:	f7ff f997 	bl	800832c <__pow5mult>
 8008ffe:	9008      	str	r0, [sp, #32]
 8009000:	2800      	cmp	r0, #0
 8009002:	f43f ae93 	beq.w	8008d2c <_strtod_l+0x47c>
 8009006:	2d00      	cmp	r5, #0
 8009008:	dd08      	ble.n	800901c <_strtod_l+0x76c>
 800900a:	462a      	mov	r2, r5
 800900c:	4620      	mov	r0, r4
 800900e:	9908      	ldr	r1, [sp, #32]
 8009010:	f7ff f9e6 	bl	80083e0 <__lshift>
 8009014:	9008      	str	r0, [sp, #32]
 8009016:	2800      	cmp	r0, #0
 8009018:	f43f ae88 	beq.w	8008d2c <_strtod_l+0x47c>
 800901c:	f1ba 0f00 	cmp.w	sl, #0
 8009020:	dd08      	ble.n	8009034 <_strtod_l+0x784>
 8009022:	4659      	mov	r1, fp
 8009024:	4652      	mov	r2, sl
 8009026:	4620      	mov	r0, r4
 8009028:	f7ff f9da 	bl	80083e0 <__lshift>
 800902c:	4683      	mov	fp, r0
 800902e:	2800      	cmp	r0, #0
 8009030:	f43f ae7c 	beq.w	8008d2c <_strtod_l+0x47c>
 8009034:	4620      	mov	r0, r4
 8009036:	9a08      	ldr	r2, [sp, #32]
 8009038:	991a      	ldr	r1, [sp, #104]	; 0x68
 800903a:	f7ff fa59 	bl	80084f0 <__mdiff>
 800903e:	4606      	mov	r6, r0
 8009040:	2800      	cmp	r0, #0
 8009042:	f43f ae73 	beq.w	8008d2c <_strtod_l+0x47c>
 8009046:	2500      	movs	r5, #0
 8009048:	68c3      	ldr	r3, [r0, #12]
 800904a:	4659      	mov	r1, fp
 800904c:	60c5      	str	r5, [r0, #12]
 800904e:	930a      	str	r3, [sp, #40]	; 0x28
 8009050:	f7ff fa32 	bl	80084b8 <__mcmp>
 8009054:	42a8      	cmp	r0, r5
 8009056:	da6b      	bge.n	8009130 <_strtod_l+0x880>
 8009058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800905a:	ea53 0308 	orrs.w	r3, r3, r8
 800905e:	f040 808f 	bne.w	8009180 <_strtod_l+0x8d0>
 8009062:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009066:	2b00      	cmp	r3, #0
 8009068:	f040 808a 	bne.w	8009180 <_strtod_l+0x8d0>
 800906c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009070:	0d1b      	lsrs	r3, r3, #20
 8009072:	051b      	lsls	r3, r3, #20
 8009074:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009078:	f240 8082 	bls.w	8009180 <_strtod_l+0x8d0>
 800907c:	6973      	ldr	r3, [r6, #20]
 800907e:	b913      	cbnz	r3, 8009086 <_strtod_l+0x7d6>
 8009080:	6933      	ldr	r3, [r6, #16]
 8009082:	2b01      	cmp	r3, #1
 8009084:	dd7c      	ble.n	8009180 <_strtod_l+0x8d0>
 8009086:	4631      	mov	r1, r6
 8009088:	2201      	movs	r2, #1
 800908a:	4620      	mov	r0, r4
 800908c:	f7ff f9a8 	bl	80083e0 <__lshift>
 8009090:	4659      	mov	r1, fp
 8009092:	4606      	mov	r6, r0
 8009094:	f7ff fa10 	bl	80084b8 <__mcmp>
 8009098:	2800      	cmp	r0, #0
 800909a:	dd71      	ble.n	8009180 <_strtod_l+0x8d0>
 800909c:	9905      	ldr	r1, [sp, #20]
 800909e:	464b      	mov	r3, r9
 80090a0:	4a21      	ldr	r2, [pc, #132]	; (8009128 <_strtod_l+0x878>)
 80090a2:	2900      	cmp	r1, #0
 80090a4:	f000 808d 	beq.w	80091c2 <_strtod_l+0x912>
 80090a8:	ea02 0109 	and.w	r1, r2, r9
 80090ac:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090b0:	f300 8087 	bgt.w	80091c2 <_strtod_l+0x912>
 80090b4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090b8:	f77f aea9 	ble.w	8008e0e <_strtod_l+0x55e>
 80090bc:	4640      	mov	r0, r8
 80090be:	4649      	mov	r1, r9
 80090c0:	4b1a      	ldr	r3, [pc, #104]	; (800912c <_strtod_l+0x87c>)
 80090c2:	2200      	movs	r2, #0
 80090c4:	f7f7 fa08 	bl	80004d8 <__aeabi_dmul>
 80090c8:	4b17      	ldr	r3, [pc, #92]	; (8009128 <_strtod_l+0x878>)
 80090ca:	4680      	mov	r8, r0
 80090cc:	400b      	ands	r3, r1
 80090ce:	4689      	mov	r9, r1
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	f47f ae35 	bne.w	8008d40 <_strtod_l+0x490>
 80090d6:	2322      	movs	r3, #34	; 0x22
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	e631      	b.n	8008d40 <_strtod_l+0x490>
 80090dc:	f04f 32ff 	mov.w	r2, #4294967295
 80090e0:	fa02 f303 	lsl.w	r3, r2, r3
 80090e4:	ea03 0808 	and.w	r8, r3, r8
 80090e8:	e6de      	b.n	8008ea8 <_strtod_l+0x5f8>
 80090ea:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80090ee:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80090f2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80090f6:	37e2      	adds	r7, #226	; 0xe2
 80090f8:	fa01 f307 	lsl.w	r3, r1, r7
 80090fc:	9310      	str	r3, [sp, #64]	; 0x40
 80090fe:	9113      	str	r1, [sp, #76]	; 0x4c
 8009100:	e745      	b.n	8008f8e <_strtod_l+0x6de>
 8009102:	2300      	movs	r3, #0
 8009104:	9310      	str	r3, [sp, #64]	; 0x40
 8009106:	2301      	movs	r3, #1
 8009108:	9313      	str	r3, [sp, #76]	; 0x4c
 800910a:	e740      	b.n	8008f8e <_strtod_l+0x6de>
 800910c:	463a      	mov	r2, r7
 800910e:	4620      	mov	r0, r4
 8009110:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009112:	f7ff f965 	bl	80083e0 <__lshift>
 8009116:	901a      	str	r0, [sp, #104]	; 0x68
 8009118:	2800      	cmp	r0, #0
 800911a:	f47f af68 	bne.w	8008fee <_strtod_l+0x73e>
 800911e:	e605      	b.n	8008d2c <_strtod_l+0x47c>
 8009120:	0800aa30 	.word	0x0800aa30
 8009124:	fffffc02 	.word	0xfffffc02
 8009128:	7ff00000 	.word	0x7ff00000
 800912c:	39500000 	.word	0x39500000
 8009130:	46ca      	mov	sl, r9
 8009132:	d165      	bne.n	8009200 <_strtod_l+0x950>
 8009134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009136:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800913a:	b352      	cbz	r2, 8009192 <_strtod_l+0x8e2>
 800913c:	4a9e      	ldr	r2, [pc, #632]	; (80093b8 <_strtod_l+0xb08>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d12a      	bne.n	8009198 <_strtod_l+0x8e8>
 8009142:	9b05      	ldr	r3, [sp, #20]
 8009144:	4641      	mov	r1, r8
 8009146:	b1fb      	cbz	r3, 8009188 <_strtod_l+0x8d8>
 8009148:	4b9c      	ldr	r3, [pc, #624]	; (80093bc <_strtod_l+0xb0c>)
 800914a:	f04f 32ff 	mov.w	r2, #4294967295
 800914e:	ea09 0303 	and.w	r3, r9, r3
 8009152:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009156:	d81a      	bhi.n	800918e <_strtod_l+0x8de>
 8009158:	0d1b      	lsrs	r3, r3, #20
 800915a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800915e:	fa02 f303 	lsl.w	r3, r2, r3
 8009162:	4299      	cmp	r1, r3
 8009164:	d118      	bne.n	8009198 <_strtod_l+0x8e8>
 8009166:	4b96      	ldr	r3, [pc, #600]	; (80093c0 <_strtod_l+0xb10>)
 8009168:	459a      	cmp	sl, r3
 800916a:	d102      	bne.n	8009172 <_strtod_l+0x8c2>
 800916c:	3101      	adds	r1, #1
 800916e:	f43f addd 	beq.w	8008d2c <_strtod_l+0x47c>
 8009172:	f04f 0800 	mov.w	r8, #0
 8009176:	4b91      	ldr	r3, [pc, #580]	; (80093bc <_strtod_l+0xb0c>)
 8009178:	ea0a 0303 	and.w	r3, sl, r3
 800917c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009180:	9b05      	ldr	r3, [sp, #20]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d19a      	bne.n	80090bc <_strtod_l+0x80c>
 8009186:	e5db      	b.n	8008d40 <_strtod_l+0x490>
 8009188:	f04f 33ff 	mov.w	r3, #4294967295
 800918c:	e7e9      	b.n	8009162 <_strtod_l+0x8b2>
 800918e:	4613      	mov	r3, r2
 8009190:	e7e7      	b.n	8009162 <_strtod_l+0x8b2>
 8009192:	ea53 0308 	orrs.w	r3, r3, r8
 8009196:	d081      	beq.n	800909c <_strtod_l+0x7ec>
 8009198:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800919a:	b1e3      	cbz	r3, 80091d6 <_strtod_l+0x926>
 800919c:	ea13 0f0a 	tst.w	r3, sl
 80091a0:	d0ee      	beq.n	8009180 <_strtod_l+0x8d0>
 80091a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a4:	4640      	mov	r0, r8
 80091a6:	4649      	mov	r1, r9
 80091a8:	9a05      	ldr	r2, [sp, #20]
 80091aa:	b1c3      	cbz	r3, 80091de <_strtod_l+0x92e>
 80091ac:	f7ff fb5c 	bl	8008868 <sulp>
 80091b0:	4602      	mov	r2, r0
 80091b2:	460b      	mov	r3, r1
 80091b4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80091b6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80091b8:	f7f6 ffd8 	bl	800016c <__adddf3>
 80091bc:	4680      	mov	r8, r0
 80091be:	4689      	mov	r9, r1
 80091c0:	e7de      	b.n	8009180 <_strtod_l+0x8d0>
 80091c2:	4013      	ands	r3, r2
 80091c4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091c8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80091cc:	f04f 38ff 	mov.w	r8, #4294967295
 80091d0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80091d4:	e7d4      	b.n	8009180 <_strtod_l+0x8d0>
 80091d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091d8:	ea13 0f08 	tst.w	r3, r8
 80091dc:	e7e0      	b.n	80091a0 <_strtod_l+0x8f0>
 80091de:	f7ff fb43 	bl	8008868 <sulp>
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80091e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80091ea:	f7f6 ffbd 	bl	8000168 <__aeabi_dsub>
 80091ee:	2200      	movs	r2, #0
 80091f0:	2300      	movs	r3, #0
 80091f2:	4680      	mov	r8, r0
 80091f4:	4689      	mov	r9, r1
 80091f6:	f7f7 fbd7 	bl	80009a8 <__aeabi_dcmpeq>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	d0c0      	beq.n	8009180 <_strtod_l+0x8d0>
 80091fe:	e606      	b.n	8008e0e <_strtod_l+0x55e>
 8009200:	4659      	mov	r1, fp
 8009202:	4630      	mov	r0, r6
 8009204:	f7ff fabe 	bl	8008784 <__ratio>
 8009208:	4602      	mov	r2, r0
 800920a:	460b      	mov	r3, r1
 800920c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009210:	2200      	movs	r2, #0
 8009212:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009216:	f7f7 fbdb 	bl	80009d0 <__aeabi_dcmple>
 800921a:	2800      	cmp	r0, #0
 800921c:	d06f      	beq.n	80092fe <_strtod_l+0xa4e>
 800921e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009220:	2b00      	cmp	r3, #0
 8009222:	d17c      	bne.n	800931e <_strtod_l+0xa6e>
 8009224:	f1b8 0f00 	cmp.w	r8, #0
 8009228:	d159      	bne.n	80092de <_strtod_l+0xa2e>
 800922a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800922e:	2b00      	cmp	r3, #0
 8009230:	d17b      	bne.n	800932a <_strtod_l+0xa7a>
 8009232:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009236:	2200      	movs	r2, #0
 8009238:	4b62      	ldr	r3, [pc, #392]	; (80093c4 <_strtod_l+0xb14>)
 800923a:	f7f7 fbbf 	bl	80009bc <__aeabi_dcmplt>
 800923e:	2800      	cmp	r0, #0
 8009240:	d15a      	bne.n	80092f8 <_strtod_l+0xa48>
 8009242:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009246:	2200      	movs	r2, #0
 8009248:	4b5f      	ldr	r3, [pc, #380]	; (80093c8 <_strtod_l+0xb18>)
 800924a:	f7f7 f945 	bl	80004d8 <__aeabi_dmul>
 800924e:	4605      	mov	r5, r0
 8009250:	460f      	mov	r7, r1
 8009252:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009256:	9506      	str	r5, [sp, #24]
 8009258:	9307      	str	r3, [sp, #28]
 800925a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800925e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009262:	4b56      	ldr	r3, [pc, #344]	; (80093bc <_strtod_l+0xb0c>)
 8009264:	4a55      	ldr	r2, [pc, #340]	; (80093bc <_strtod_l+0xb0c>)
 8009266:	ea0a 0303 	and.w	r3, sl, r3
 800926a:	9313      	str	r3, [sp, #76]	; 0x4c
 800926c:	4b57      	ldr	r3, [pc, #348]	; (80093cc <_strtod_l+0xb1c>)
 800926e:	ea0a 0202 	and.w	r2, sl, r2
 8009272:	429a      	cmp	r2, r3
 8009274:	f040 80b0 	bne.w	80093d8 <_strtod_l+0xb28>
 8009278:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800927c:	4640      	mov	r0, r8
 800927e:	4649      	mov	r1, r9
 8009280:	f7ff f9c2 	bl	8008608 <__ulp>
 8009284:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009288:	f7f7 f926 	bl	80004d8 <__aeabi_dmul>
 800928c:	4642      	mov	r2, r8
 800928e:	464b      	mov	r3, r9
 8009290:	f7f6 ff6c 	bl	800016c <__adddf3>
 8009294:	f8df a124 	ldr.w	sl, [pc, #292]	; 80093bc <_strtod_l+0xb0c>
 8009298:	4a4d      	ldr	r2, [pc, #308]	; (80093d0 <_strtod_l+0xb20>)
 800929a:	ea01 0a0a 	and.w	sl, r1, sl
 800929e:	4592      	cmp	sl, r2
 80092a0:	4680      	mov	r8, r0
 80092a2:	d948      	bls.n	8009336 <_strtod_l+0xa86>
 80092a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092a6:	4b46      	ldr	r3, [pc, #280]	; (80093c0 <_strtod_l+0xb10>)
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d103      	bne.n	80092b4 <_strtod_l+0xa04>
 80092ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092ae:	3301      	adds	r3, #1
 80092b0:	f43f ad3c 	beq.w	8008d2c <_strtod_l+0x47c>
 80092b4:	f04f 38ff 	mov.w	r8, #4294967295
 80092b8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80093c0 <_strtod_l+0xb10>
 80092bc:	4620      	mov	r0, r4
 80092be:	991a      	ldr	r1, [sp, #104]	; 0x68
 80092c0:	f7fe fe76 	bl	8007fb0 <_Bfree>
 80092c4:	4620      	mov	r0, r4
 80092c6:	9908      	ldr	r1, [sp, #32]
 80092c8:	f7fe fe72 	bl	8007fb0 <_Bfree>
 80092cc:	4659      	mov	r1, fp
 80092ce:	4620      	mov	r0, r4
 80092d0:	f7fe fe6e 	bl	8007fb0 <_Bfree>
 80092d4:	4631      	mov	r1, r6
 80092d6:	4620      	mov	r0, r4
 80092d8:	f7fe fe6a 	bl	8007fb0 <_Bfree>
 80092dc:	e605      	b.n	8008eea <_strtod_l+0x63a>
 80092de:	f1b8 0f01 	cmp.w	r8, #1
 80092e2:	d103      	bne.n	80092ec <_strtod_l+0xa3c>
 80092e4:	f1b9 0f00 	cmp.w	r9, #0
 80092e8:	f43f ad91 	beq.w	8008e0e <_strtod_l+0x55e>
 80092ec:	2200      	movs	r2, #0
 80092ee:	4b39      	ldr	r3, [pc, #228]	; (80093d4 <_strtod_l+0xb24>)
 80092f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80092f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092f6:	e016      	b.n	8009326 <_strtod_l+0xa76>
 80092f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80092fa:	4f33      	ldr	r7, [pc, #204]	; (80093c8 <_strtod_l+0xb18>)
 80092fc:	e7a9      	b.n	8009252 <_strtod_l+0x9a2>
 80092fe:	4b32      	ldr	r3, [pc, #200]	; (80093c8 <_strtod_l+0xb18>)
 8009300:	2200      	movs	r2, #0
 8009302:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009306:	f7f7 f8e7 	bl	80004d8 <__aeabi_dmul>
 800930a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800930c:	4605      	mov	r5, r0
 800930e:	460f      	mov	r7, r1
 8009310:	2b00      	cmp	r3, #0
 8009312:	d09e      	beq.n	8009252 <_strtod_l+0x9a2>
 8009314:	4602      	mov	r2, r0
 8009316:	460b      	mov	r3, r1
 8009318:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800931c:	e79d      	b.n	800925a <_strtod_l+0x9aa>
 800931e:	2200      	movs	r2, #0
 8009320:	4b28      	ldr	r3, [pc, #160]	; (80093c4 <_strtod_l+0xb14>)
 8009322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009326:	4f27      	ldr	r7, [pc, #156]	; (80093c4 <_strtod_l+0xb14>)
 8009328:	e797      	b.n	800925a <_strtod_l+0x9aa>
 800932a:	2200      	movs	r2, #0
 800932c:	4b29      	ldr	r3, [pc, #164]	; (80093d4 <_strtod_l+0xb24>)
 800932e:	4645      	mov	r5, r8
 8009330:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009334:	e7f7      	b.n	8009326 <_strtod_l+0xa76>
 8009336:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800933a:	9b05      	ldr	r3, [sp, #20]
 800933c:	46ca      	mov	sl, r9
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1bc      	bne.n	80092bc <_strtod_l+0xa0c>
 8009342:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009346:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009348:	0d1b      	lsrs	r3, r3, #20
 800934a:	051b      	lsls	r3, r3, #20
 800934c:	429a      	cmp	r2, r3
 800934e:	d1b5      	bne.n	80092bc <_strtod_l+0xa0c>
 8009350:	4628      	mov	r0, r5
 8009352:	4639      	mov	r1, r7
 8009354:	f7f7 fd16 	bl	8000d84 <__aeabi_d2lz>
 8009358:	f7f7 f890 	bl	800047c <__aeabi_l2d>
 800935c:	4602      	mov	r2, r0
 800935e:	460b      	mov	r3, r1
 8009360:	4628      	mov	r0, r5
 8009362:	4639      	mov	r1, r7
 8009364:	f7f6 ff00 	bl	8000168 <__aeabi_dsub>
 8009368:	460b      	mov	r3, r1
 800936a:	4602      	mov	r2, r0
 800936c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8009370:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009376:	ea4a 0a08 	orr.w	sl, sl, r8
 800937a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800937e:	d06c      	beq.n	800945a <_strtod_l+0xbaa>
 8009380:	a309      	add	r3, pc, #36	; (adr r3, 80093a8 <_strtod_l+0xaf8>)
 8009382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009386:	f7f7 fb19 	bl	80009bc <__aeabi_dcmplt>
 800938a:	2800      	cmp	r0, #0
 800938c:	f47f acd8 	bne.w	8008d40 <_strtod_l+0x490>
 8009390:	a307      	add	r3, pc, #28	; (adr r3, 80093b0 <_strtod_l+0xb00>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800939a:	f7f7 fb2d 	bl	80009f8 <__aeabi_dcmpgt>
 800939e:	2800      	cmp	r0, #0
 80093a0:	d08c      	beq.n	80092bc <_strtod_l+0xa0c>
 80093a2:	e4cd      	b.n	8008d40 <_strtod_l+0x490>
 80093a4:	f3af 8000 	nop.w
 80093a8:	94a03595 	.word	0x94a03595
 80093ac:	3fdfffff 	.word	0x3fdfffff
 80093b0:	35afe535 	.word	0x35afe535
 80093b4:	3fe00000 	.word	0x3fe00000
 80093b8:	000fffff 	.word	0x000fffff
 80093bc:	7ff00000 	.word	0x7ff00000
 80093c0:	7fefffff 	.word	0x7fefffff
 80093c4:	3ff00000 	.word	0x3ff00000
 80093c8:	3fe00000 	.word	0x3fe00000
 80093cc:	7fe00000 	.word	0x7fe00000
 80093d0:	7c9fffff 	.word	0x7c9fffff
 80093d4:	bff00000 	.word	0xbff00000
 80093d8:	9b05      	ldr	r3, [sp, #20]
 80093da:	b333      	cbz	r3, 800942a <_strtod_l+0xb7a>
 80093dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80093de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093e2:	d822      	bhi.n	800942a <_strtod_l+0xb7a>
 80093e4:	a328      	add	r3, pc, #160	; (adr r3, 8009488 <_strtod_l+0xbd8>)
 80093e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ea:	4628      	mov	r0, r5
 80093ec:	4639      	mov	r1, r7
 80093ee:	f7f7 faef 	bl	80009d0 <__aeabi_dcmple>
 80093f2:	b1a0      	cbz	r0, 800941e <_strtod_l+0xb6e>
 80093f4:	4639      	mov	r1, r7
 80093f6:	4628      	mov	r0, r5
 80093f8:	f7f7 fb46 	bl	8000a88 <__aeabi_d2uiz>
 80093fc:	2801      	cmp	r0, #1
 80093fe:	bf38      	it	cc
 8009400:	2001      	movcc	r0, #1
 8009402:	f7f6 ffef 	bl	80003e4 <__aeabi_ui2d>
 8009406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009408:	4605      	mov	r5, r0
 800940a:	460f      	mov	r7, r1
 800940c:	bb03      	cbnz	r3, 8009450 <_strtod_l+0xba0>
 800940e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009412:	9014      	str	r0, [sp, #80]	; 0x50
 8009414:	9315      	str	r3, [sp, #84]	; 0x54
 8009416:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800941a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800941e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009420:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009422:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	9311      	str	r3, [sp, #68]	; 0x44
 800942a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800942c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800942e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009432:	f7ff f8e9 	bl	8008608 <__ulp>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	4640      	mov	r0, r8
 800943c:	4649      	mov	r1, r9
 800943e:	f7f7 f84b 	bl	80004d8 <__aeabi_dmul>
 8009442:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009444:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009446:	f7f6 fe91 	bl	800016c <__adddf3>
 800944a:	4680      	mov	r8, r0
 800944c:	4689      	mov	r9, r1
 800944e:	e774      	b.n	800933a <_strtod_l+0xa8a>
 8009450:	4602      	mov	r2, r0
 8009452:	460b      	mov	r3, r1
 8009454:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009458:	e7dd      	b.n	8009416 <_strtod_l+0xb66>
 800945a:	a30d      	add	r3, pc, #52	; (adr r3, 8009490 <_strtod_l+0xbe0>)
 800945c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009460:	f7f7 faac 	bl	80009bc <__aeabi_dcmplt>
 8009464:	e79b      	b.n	800939e <_strtod_l+0xaee>
 8009466:	2300      	movs	r3, #0
 8009468:	930e      	str	r3, [sp, #56]	; 0x38
 800946a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800946c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800946e:	6013      	str	r3, [r2, #0]
 8009470:	f7ff ba5b 	b.w	800892a <_strtod_l+0x7a>
 8009474:	2a65      	cmp	r2, #101	; 0x65
 8009476:	f43f ab52 	beq.w	8008b1e <_strtod_l+0x26e>
 800947a:	2a45      	cmp	r2, #69	; 0x45
 800947c:	f43f ab4f 	beq.w	8008b1e <_strtod_l+0x26e>
 8009480:	2301      	movs	r3, #1
 8009482:	f7ff bb87 	b.w	8008b94 <_strtod_l+0x2e4>
 8009486:	bf00      	nop
 8009488:	ffc00000 	.word	0xffc00000
 800948c:	41dfffff 	.word	0x41dfffff
 8009490:	94a03595 	.word	0x94a03595
 8009494:	3fcfffff 	.word	0x3fcfffff

08009498 <_strtod_r>:
 8009498:	4b01      	ldr	r3, [pc, #4]	; (80094a0 <_strtod_r+0x8>)
 800949a:	f7ff ba09 	b.w	80088b0 <_strtod_l>
 800949e:	bf00      	nop
 80094a0:	20000068 	.word	0x20000068

080094a4 <_strtol_l.constprop.0>:
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094aa:	4686      	mov	lr, r0
 80094ac:	4690      	mov	r8, r2
 80094ae:	d001      	beq.n	80094b4 <_strtol_l.constprop.0+0x10>
 80094b0:	2b24      	cmp	r3, #36	; 0x24
 80094b2:	d906      	bls.n	80094c2 <_strtol_l.constprop.0+0x1e>
 80094b4:	f7fd fd90 	bl	8006fd8 <__errno>
 80094b8:	2316      	movs	r3, #22
 80094ba:	6003      	str	r3, [r0, #0]
 80094bc:	2000      	movs	r0, #0
 80094be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094c2:	460d      	mov	r5, r1
 80094c4:	4835      	ldr	r0, [pc, #212]	; (800959c <_strtol_l.constprop.0+0xf8>)
 80094c6:	462a      	mov	r2, r5
 80094c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094cc:	5d06      	ldrb	r6, [r0, r4]
 80094ce:	f016 0608 	ands.w	r6, r6, #8
 80094d2:	d1f8      	bne.n	80094c6 <_strtol_l.constprop.0+0x22>
 80094d4:	2c2d      	cmp	r4, #45	; 0x2d
 80094d6:	d12e      	bne.n	8009536 <_strtol_l.constprop.0+0x92>
 80094d8:	2601      	movs	r6, #1
 80094da:	782c      	ldrb	r4, [r5, #0]
 80094dc:	1c95      	adds	r5, r2, #2
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d057      	beq.n	8009592 <_strtol_l.constprop.0+0xee>
 80094e2:	2b10      	cmp	r3, #16
 80094e4:	d109      	bne.n	80094fa <_strtol_l.constprop.0+0x56>
 80094e6:	2c30      	cmp	r4, #48	; 0x30
 80094e8:	d107      	bne.n	80094fa <_strtol_l.constprop.0+0x56>
 80094ea:	782a      	ldrb	r2, [r5, #0]
 80094ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80094f0:	2a58      	cmp	r2, #88	; 0x58
 80094f2:	d149      	bne.n	8009588 <_strtol_l.constprop.0+0xe4>
 80094f4:	2310      	movs	r3, #16
 80094f6:	786c      	ldrb	r4, [r5, #1]
 80094f8:	3502      	adds	r5, #2
 80094fa:	2200      	movs	r2, #0
 80094fc:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8009500:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009504:	fbbc f9f3 	udiv	r9, ip, r3
 8009508:	4610      	mov	r0, r2
 800950a:	fb03 ca19 	mls	sl, r3, r9, ip
 800950e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009512:	2f09      	cmp	r7, #9
 8009514:	d814      	bhi.n	8009540 <_strtol_l.constprop.0+0x9c>
 8009516:	463c      	mov	r4, r7
 8009518:	42a3      	cmp	r3, r4
 800951a:	dd20      	ble.n	800955e <_strtol_l.constprop.0+0xba>
 800951c:	1c57      	adds	r7, r2, #1
 800951e:	d007      	beq.n	8009530 <_strtol_l.constprop.0+0x8c>
 8009520:	4581      	cmp	r9, r0
 8009522:	d319      	bcc.n	8009558 <_strtol_l.constprop.0+0xb4>
 8009524:	d101      	bne.n	800952a <_strtol_l.constprop.0+0x86>
 8009526:	45a2      	cmp	sl, r4
 8009528:	db16      	blt.n	8009558 <_strtol_l.constprop.0+0xb4>
 800952a:	2201      	movs	r2, #1
 800952c:	fb00 4003 	mla	r0, r0, r3, r4
 8009530:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009534:	e7eb      	b.n	800950e <_strtol_l.constprop.0+0x6a>
 8009536:	2c2b      	cmp	r4, #43	; 0x2b
 8009538:	bf04      	itt	eq
 800953a:	782c      	ldrbeq	r4, [r5, #0]
 800953c:	1c95      	addeq	r5, r2, #2
 800953e:	e7ce      	b.n	80094de <_strtol_l.constprop.0+0x3a>
 8009540:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009544:	2f19      	cmp	r7, #25
 8009546:	d801      	bhi.n	800954c <_strtol_l.constprop.0+0xa8>
 8009548:	3c37      	subs	r4, #55	; 0x37
 800954a:	e7e5      	b.n	8009518 <_strtol_l.constprop.0+0x74>
 800954c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009550:	2f19      	cmp	r7, #25
 8009552:	d804      	bhi.n	800955e <_strtol_l.constprop.0+0xba>
 8009554:	3c57      	subs	r4, #87	; 0x57
 8009556:	e7df      	b.n	8009518 <_strtol_l.constprop.0+0x74>
 8009558:	f04f 32ff 	mov.w	r2, #4294967295
 800955c:	e7e8      	b.n	8009530 <_strtol_l.constprop.0+0x8c>
 800955e:	1c53      	adds	r3, r2, #1
 8009560:	d108      	bne.n	8009574 <_strtol_l.constprop.0+0xd0>
 8009562:	2322      	movs	r3, #34	; 0x22
 8009564:	4660      	mov	r0, ip
 8009566:	f8ce 3000 	str.w	r3, [lr]
 800956a:	f1b8 0f00 	cmp.w	r8, #0
 800956e:	d0a6      	beq.n	80094be <_strtol_l.constprop.0+0x1a>
 8009570:	1e69      	subs	r1, r5, #1
 8009572:	e006      	b.n	8009582 <_strtol_l.constprop.0+0xde>
 8009574:	b106      	cbz	r6, 8009578 <_strtol_l.constprop.0+0xd4>
 8009576:	4240      	negs	r0, r0
 8009578:	f1b8 0f00 	cmp.w	r8, #0
 800957c:	d09f      	beq.n	80094be <_strtol_l.constprop.0+0x1a>
 800957e:	2a00      	cmp	r2, #0
 8009580:	d1f6      	bne.n	8009570 <_strtol_l.constprop.0+0xcc>
 8009582:	f8c8 1000 	str.w	r1, [r8]
 8009586:	e79a      	b.n	80094be <_strtol_l.constprop.0+0x1a>
 8009588:	2430      	movs	r4, #48	; 0x30
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1b5      	bne.n	80094fa <_strtol_l.constprop.0+0x56>
 800958e:	2308      	movs	r3, #8
 8009590:	e7b3      	b.n	80094fa <_strtol_l.constprop.0+0x56>
 8009592:	2c30      	cmp	r4, #48	; 0x30
 8009594:	d0a9      	beq.n	80094ea <_strtol_l.constprop.0+0x46>
 8009596:	230a      	movs	r3, #10
 8009598:	e7af      	b.n	80094fa <_strtol_l.constprop.0+0x56>
 800959a:	bf00      	nop
 800959c:	0800aa59 	.word	0x0800aa59

080095a0 <_strtol_r>:
 80095a0:	f7ff bf80 	b.w	80094a4 <_strtol_l.constprop.0>

080095a4 <__ssputs_r>:
 80095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a8:	461f      	mov	r7, r3
 80095aa:	688e      	ldr	r6, [r1, #8]
 80095ac:	4682      	mov	sl, r0
 80095ae:	42be      	cmp	r6, r7
 80095b0:	460c      	mov	r4, r1
 80095b2:	4690      	mov	r8, r2
 80095b4:	680b      	ldr	r3, [r1, #0]
 80095b6:	d82c      	bhi.n	8009612 <__ssputs_r+0x6e>
 80095b8:	898a      	ldrh	r2, [r1, #12]
 80095ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095be:	d026      	beq.n	800960e <__ssputs_r+0x6a>
 80095c0:	6965      	ldr	r5, [r4, #20]
 80095c2:	6909      	ldr	r1, [r1, #16]
 80095c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095c8:	eba3 0901 	sub.w	r9, r3, r1
 80095cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095d0:	1c7b      	adds	r3, r7, #1
 80095d2:	444b      	add	r3, r9
 80095d4:	106d      	asrs	r5, r5, #1
 80095d6:	429d      	cmp	r5, r3
 80095d8:	bf38      	it	cc
 80095da:	461d      	movcc	r5, r3
 80095dc:	0553      	lsls	r3, r2, #21
 80095de:	d527      	bpl.n	8009630 <__ssputs_r+0x8c>
 80095e0:	4629      	mov	r1, r5
 80095e2:	f7fe fc19 	bl	8007e18 <_malloc_r>
 80095e6:	4606      	mov	r6, r0
 80095e8:	b360      	cbz	r0, 8009644 <__ssputs_r+0xa0>
 80095ea:	464a      	mov	r2, r9
 80095ec:	6921      	ldr	r1, [r4, #16]
 80095ee:	f000 fbef 	bl	8009dd0 <memcpy>
 80095f2:	89a3      	ldrh	r3, [r4, #12]
 80095f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095fc:	81a3      	strh	r3, [r4, #12]
 80095fe:	6126      	str	r6, [r4, #16]
 8009600:	444e      	add	r6, r9
 8009602:	6026      	str	r6, [r4, #0]
 8009604:	463e      	mov	r6, r7
 8009606:	6165      	str	r5, [r4, #20]
 8009608:	eba5 0509 	sub.w	r5, r5, r9
 800960c:	60a5      	str	r5, [r4, #8]
 800960e:	42be      	cmp	r6, r7
 8009610:	d900      	bls.n	8009614 <__ssputs_r+0x70>
 8009612:	463e      	mov	r6, r7
 8009614:	4632      	mov	r2, r6
 8009616:	4641      	mov	r1, r8
 8009618:	6820      	ldr	r0, [r4, #0]
 800961a:	f000 fb9d 	bl	8009d58 <memmove>
 800961e:	2000      	movs	r0, #0
 8009620:	68a3      	ldr	r3, [r4, #8]
 8009622:	1b9b      	subs	r3, r3, r6
 8009624:	60a3      	str	r3, [r4, #8]
 8009626:	6823      	ldr	r3, [r4, #0]
 8009628:	4433      	add	r3, r6
 800962a:	6023      	str	r3, [r4, #0]
 800962c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009630:	462a      	mov	r2, r5
 8009632:	f000 ff7e 	bl	800a532 <_realloc_r>
 8009636:	4606      	mov	r6, r0
 8009638:	2800      	cmp	r0, #0
 800963a:	d1e0      	bne.n	80095fe <__ssputs_r+0x5a>
 800963c:	4650      	mov	r0, sl
 800963e:	6921      	ldr	r1, [r4, #16]
 8009640:	f7fe fb7a 	bl	8007d38 <_free_r>
 8009644:	230c      	movs	r3, #12
 8009646:	f8ca 3000 	str.w	r3, [sl]
 800964a:	89a3      	ldrh	r3, [r4, #12]
 800964c:	f04f 30ff 	mov.w	r0, #4294967295
 8009650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009654:	81a3      	strh	r3, [r4, #12]
 8009656:	e7e9      	b.n	800962c <__ssputs_r+0x88>

08009658 <_svfiprintf_r>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	4698      	mov	r8, r3
 800965e:	898b      	ldrh	r3, [r1, #12]
 8009660:	4607      	mov	r7, r0
 8009662:	061b      	lsls	r3, r3, #24
 8009664:	460d      	mov	r5, r1
 8009666:	4614      	mov	r4, r2
 8009668:	b09d      	sub	sp, #116	; 0x74
 800966a:	d50e      	bpl.n	800968a <_svfiprintf_r+0x32>
 800966c:	690b      	ldr	r3, [r1, #16]
 800966e:	b963      	cbnz	r3, 800968a <_svfiprintf_r+0x32>
 8009670:	2140      	movs	r1, #64	; 0x40
 8009672:	f7fe fbd1 	bl	8007e18 <_malloc_r>
 8009676:	6028      	str	r0, [r5, #0]
 8009678:	6128      	str	r0, [r5, #16]
 800967a:	b920      	cbnz	r0, 8009686 <_svfiprintf_r+0x2e>
 800967c:	230c      	movs	r3, #12
 800967e:	603b      	str	r3, [r7, #0]
 8009680:	f04f 30ff 	mov.w	r0, #4294967295
 8009684:	e0d0      	b.n	8009828 <_svfiprintf_r+0x1d0>
 8009686:	2340      	movs	r3, #64	; 0x40
 8009688:	616b      	str	r3, [r5, #20]
 800968a:	2300      	movs	r3, #0
 800968c:	9309      	str	r3, [sp, #36]	; 0x24
 800968e:	2320      	movs	r3, #32
 8009690:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009694:	2330      	movs	r3, #48	; 0x30
 8009696:	f04f 0901 	mov.w	r9, #1
 800969a:	f8cd 800c 	str.w	r8, [sp, #12]
 800969e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009840 <_svfiprintf_r+0x1e8>
 80096a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096a6:	4623      	mov	r3, r4
 80096a8:	469a      	mov	sl, r3
 80096aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096ae:	b10a      	cbz	r2, 80096b4 <_svfiprintf_r+0x5c>
 80096b0:	2a25      	cmp	r2, #37	; 0x25
 80096b2:	d1f9      	bne.n	80096a8 <_svfiprintf_r+0x50>
 80096b4:	ebba 0b04 	subs.w	fp, sl, r4
 80096b8:	d00b      	beq.n	80096d2 <_svfiprintf_r+0x7a>
 80096ba:	465b      	mov	r3, fp
 80096bc:	4622      	mov	r2, r4
 80096be:	4629      	mov	r1, r5
 80096c0:	4638      	mov	r0, r7
 80096c2:	f7ff ff6f 	bl	80095a4 <__ssputs_r>
 80096c6:	3001      	adds	r0, #1
 80096c8:	f000 80a9 	beq.w	800981e <_svfiprintf_r+0x1c6>
 80096cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096ce:	445a      	add	r2, fp
 80096d0:	9209      	str	r2, [sp, #36]	; 0x24
 80096d2:	f89a 3000 	ldrb.w	r3, [sl]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 80a1 	beq.w	800981e <_svfiprintf_r+0x1c6>
 80096dc:	2300      	movs	r3, #0
 80096de:	f04f 32ff 	mov.w	r2, #4294967295
 80096e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096e6:	f10a 0a01 	add.w	sl, sl, #1
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	9307      	str	r3, [sp, #28]
 80096ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096f2:	931a      	str	r3, [sp, #104]	; 0x68
 80096f4:	4654      	mov	r4, sl
 80096f6:	2205      	movs	r2, #5
 80096f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fc:	4850      	ldr	r0, [pc, #320]	; (8009840 <_svfiprintf_r+0x1e8>)
 80096fe:	f7fd fc98 	bl	8007032 <memchr>
 8009702:	9a04      	ldr	r2, [sp, #16]
 8009704:	b9d8      	cbnz	r0, 800973e <_svfiprintf_r+0xe6>
 8009706:	06d0      	lsls	r0, r2, #27
 8009708:	bf44      	itt	mi
 800970a:	2320      	movmi	r3, #32
 800970c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009710:	0711      	lsls	r1, r2, #28
 8009712:	bf44      	itt	mi
 8009714:	232b      	movmi	r3, #43	; 0x2b
 8009716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800971a:	f89a 3000 	ldrb.w	r3, [sl]
 800971e:	2b2a      	cmp	r3, #42	; 0x2a
 8009720:	d015      	beq.n	800974e <_svfiprintf_r+0xf6>
 8009722:	4654      	mov	r4, sl
 8009724:	2000      	movs	r0, #0
 8009726:	f04f 0c0a 	mov.w	ip, #10
 800972a:	9a07      	ldr	r2, [sp, #28]
 800972c:	4621      	mov	r1, r4
 800972e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009732:	3b30      	subs	r3, #48	; 0x30
 8009734:	2b09      	cmp	r3, #9
 8009736:	d94d      	bls.n	80097d4 <_svfiprintf_r+0x17c>
 8009738:	b1b0      	cbz	r0, 8009768 <_svfiprintf_r+0x110>
 800973a:	9207      	str	r2, [sp, #28]
 800973c:	e014      	b.n	8009768 <_svfiprintf_r+0x110>
 800973e:	eba0 0308 	sub.w	r3, r0, r8
 8009742:	fa09 f303 	lsl.w	r3, r9, r3
 8009746:	4313      	orrs	r3, r2
 8009748:	46a2      	mov	sl, r4
 800974a:	9304      	str	r3, [sp, #16]
 800974c:	e7d2      	b.n	80096f4 <_svfiprintf_r+0x9c>
 800974e:	9b03      	ldr	r3, [sp, #12]
 8009750:	1d19      	adds	r1, r3, #4
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	9103      	str	r1, [sp, #12]
 8009756:	2b00      	cmp	r3, #0
 8009758:	bfbb      	ittet	lt
 800975a:	425b      	neglt	r3, r3
 800975c:	f042 0202 	orrlt.w	r2, r2, #2
 8009760:	9307      	strge	r3, [sp, #28]
 8009762:	9307      	strlt	r3, [sp, #28]
 8009764:	bfb8      	it	lt
 8009766:	9204      	strlt	r2, [sp, #16]
 8009768:	7823      	ldrb	r3, [r4, #0]
 800976a:	2b2e      	cmp	r3, #46	; 0x2e
 800976c:	d10c      	bne.n	8009788 <_svfiprintf_r+0x130>
 800976e:	7863      	ldrb	r3, [r4, #1]
 8009770:	2b2a      	cmp	r3, #42	; 0x2a
 8009772:	d134      	bne.n	80097de <_svfiprintf_r+0x186>
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	3402      	adds	r4, #2
 8009778:	1d1a      	adds	r2, r3, #4
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	9203      	str	r2, [sp, #12]
 800977e:	2b00      	cmp	r3, #0
 8009780:	bfb8      	it	lt
 8009782:	f04f 33ff 	movlt.w	r3, #4294967295
 8009786:	9305      	str	r3, [sp, #20]
 8009788:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009844 <_svfiprintf_r+0x1ec>
 800978c:	2203      	movs	r2, #3
 800978e:	4650      	mov	r0, sl
 8009790:	7821      	ldrb	r1, [r4, #0]
 8009792:	f7fd fc4e 	bl	8007032 <memchr>
 8009796:	b138      	cbz	r0, 80097a8 <_svfiprintf_r+0x150>
 8009798:	2240      	movs	r2, #64	; 0x40
 800979a:	9b04      	ldr	r3, [sp, #16]
 800979c:	eba0 000a 	sub.w	r0, r0, sl
 80097a0:	4082      	lsls	r2, r0
 80097a2:	4313      	orrs	r3, r2
 80097a4:	3401      	adds	r4, #1
 80097a6:	9304      	str	r3, [sp, #16]
 80097a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ac:	2206      	movs	r2, #6
 80097ae:	4826      	ldr	r0, [pc, #152]	; (8009848 <_svfiprintf_r+0x1f0>)
 80097b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097b4:	f7fd fc3d 	bl	8007032 <memchr>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d038      	beq.n	800982e <_svfiprintf_r+0x1d6>
 80097bc:	4b23      	ldr	r3, [pc, #140]	; (800984c <_svfiprintf_r+0x1f4>)
 80097be:	bb1b      	cbnz	r3, 8009808 <_svfiprintf_r+0x1b0>
 80097c0:	9b03      	ldr	r3, [sp, #12]
 80097c2:	3307      	adds	r3, #7
 80097c4:	f023 0307 	bic.w	r3, r3, #7
 80097c8:	3308      	adds	r3, #8
 80097ca:	9303      	str	r3, [sp, #12]
 80097cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ce:	4433      	add	r3, r6
 80097d0:	9309      	str	r3, [sp, #36]	; 0x24
 80097d2:	e768      	b.n	80096a6 <_svfiprintf_r+0x4e>
 80097d4:	460c      	mov	r4, r1
 80097d6:	2001      	movs	r0, #1
 80097d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80097dc:	e7a6      	b.n	800972c <_svfiprintf_r+0xd4>
 80097de:	2300      	movs	r3, #0
 80097e0:	f04f 0c0a 	mov.w	ip, #10
 80097e4:	4619      	mov	r1, r3
 80097e6:	3401      	adds	r4, #1
 80097e8:	9305      	str	r3, [sp, #20]
 80097ea:	4620      	mov	r0, r4
 80097ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097f0:	3a30      	subs	r2, #48	; 0x30
 80097f2:	2a09      	cmp	r2, #9
 80097f4:	d903      	bls.n	80097fe <_svfiprintf_r+0x1a6>
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d0c6      	beq.n	8009788 <_svfiprintf_r+0x130>
 80097fa:	9105      	str	r1, [sp, #20]
 80097fc:	e7c4      	b.n	8009788 <_svfiprintf_r+0x130>
 80097fe:	4604      	mov	r4, r0
 8009800:	2301      	movs	r3, #1
 8009802:	fb0c 2101 	mla	r1, ip, r1, r2
 8009806:	e7f0      	b.n	80097ea <_svfiprintf_r+0x192>
 8009808:	ab03      	add	r3, sp, #12
 800980a:	9300      	str	r3, [sp, #0]
 800980c:	462a      	mov	r2, r5
 800980e:	4638      	mov	r0, r7
 8009810:	4b0f      	ldr	r3, [pc, #60]	; (8009850 <_svfiprintf_r+0x1f8>)
 8009812:	a904      	add	r1, sp, #16
 8009814:	f7fc fc86 	bl	8006124 <_printf_float>
 8009818:	1c42      	adds	r2, r0, #1
 800981a:	4606      	mov	r6, r0
 800981c:	d1d6      	bne.n	80097cc <_svfiprintf_r+0x174>
 800981e:	89ab      	ldrh	r3, [r5, #12]
 8009820:	065b      	lsls	r3, r3, #25
 8009822:	f53f af2d 	bmi.w	8009680 <_svfiprintf_r+0x28>
 8009826:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009828:	b01d      	add	sp, #116	; 0x74
 800982a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800982e:	ab03      	add	r3, sp, #12
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	462a      	mov	r2, r5
 8009834:	4638      	mov	r0, r7
 8009836:	4b06      	ldr	r3, [pc, #24]	; (8009850 <_svfiprintf_r+0x1f8>)
 8009838:	a904      	add	r1, sp, #16
 800983a:	f7fc ff13 	bl	8006664 <_printf_i>
 800983e:	e7eb      	b.n	8009818 <_svfiprintf_r+0x1c0>
 8009840:	0800ab59 	.word	0x0800ab59
 8009844:	0800ab5f 	.word	0x0800ab5f
 8009848:	0800ab63 	.word	0x0800ab63
 800984c:	08006125 	.word	0x08006125
 8009850:	080095a5 	.word	0x080095a5

08009854 <__sfputc_r>:
 8009854:	6893      	ldr	r3, [r2, #8]
 8009856:	b410      	push	{r4}
 8009858:	3b01      	subs	r3, #1
 800985a:	2b00      	cmp	r3, #0
 800985c:	6093      	str	r3, [r2, #8]
 800985e:	da07      	bge.n	8009870 <__sfputc_r+0x1c>
 8009860:	6994      	ldr	r4, [r2, #24]
 8009862:	42a3      	cmp	r3, r4
 8009864:	db01      	blt.n	800986a <__sfputc_r+0x16>
 8009866:	290a      	cmp	r1, #10
 8009868:	d102      	bne.n	8009870 <__sfputc_r+0x1c>
 800986a:	bc10      	pop	{r4}
 800986c:	f000 b9de 	b.w	8009c2c <__swbuf_r>
 8009870:	6813      	ldr	r3, [r2, #0]
 8009872:	1c58      	adds	r0, r3, #1
 8009874:	6010      	str	r0, [r2, #0]
 8009876:	7019      	strb	r1, [r3, #0]
 8009878:	4608      	mov	r0, r1
 800987a:	bc10      	pop	{r4}
 800987c:	4770      	bx	lr

0800987e <__sfputs_r>:
 800987e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009880:	4606      	mov	r6, r0
 8009882:	460f      	mov	r7, r1
 8009884:	4614      	mov	r4, r2
 8009886:	18d5      	adds	r5, r2, r3
 8009888:	42ac      	cmp	r4, r5
 800988a:	d101      	bne.n	8009890 <__sfputs_r+0x12>
 800988c:	2000      	movs	r0, #0
 800988e:	e007      	b.n	80098a0 <__sfputs_r+0x22>
 8009890:	463a      	mov	r2, r7
 8009892:	4630      	mov	r0, r6
 8009894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009898:	f7ff ffdc 	bl	8009854 <__sfputc_r>
 800989c:	1c43      	adds	r3, r0, #1
 800989e:	d1f3      	bne.n	8009888 <__sfputs_r+0xa>
 80098a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098a4 <_vfiprintf_r>:
 80098a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a8:	460d      	mov	r5, r1
 80098aa:	4614      	mov	r4, r2
 80098ac:	4698      	mov	r8, r3
 80098ae:	4606      	mov	r6, r0
 80098b0:	b09d      	sub	sp, #116	; 0x74
 80098b2:	b118      	cbz	r0, 80098bc <_vfiprintf_r+0x18>
 80098b4:	6a03      	ldr	r3, [r0, #32]
 80098b6:	b90b      	cbnz	r3, 80098bc <_vfiprintf_r+0x18>
 80098b8:	f7fd fa90 	bl	8006ddc <__sinit>
 80098bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098be:	07d9      	lsls	r1, r3, #31
 80098c0:	d405      	bmi.n	80098ce <_vfiprintf_r+0x2a>
 80098c2:	89ab      	ldrh	r3, [r5, #12]
 80098c4:	059a      	lsls	r2, r3, #22
 80098c6:	d402      	bmi.n	80098ce <_vfiprintf_r+0x2a>
 80098c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098ca:	f7fd fbb0 	bl	800702e <__retarget_lock_acquire_recursive>
 80098ce:	89ab      	ldrh	r3, [r5, #12]
 80098d0:	071b      	lsls	r3, r3, #28
 80098d2:	d501      	bpl.n	80098d8 <_vfiprintf_r+0x34>
 80098d4:	692b      	ldr	r3, [r5, #16]
 80098d6:	b99b      	cbnz	r3, 8009900 <_vfiprintf_r+0x5c>
 80098d8:	4629      	mov	r1, r5
 80098da:	4630      	mov	r0, r6
 80098dc:	f000 f9e4 	bl	8009ca8 <__swsetup_r>
 80098e0:	b170      	cbz	r0, 8009900 <_vfiprintf_r+0x5c>
 80098e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098e4:	07dc      	lsls	r4, r3, #31
 80098e6:	d504      	bpl.n	80098f2 <_vfiprintf_r+0x4e>
 80098e8:	f04f 30ff 	mov.w	r0, #4294967295
 80098ec:	b01d      	add	sp, #116	; 0x74
 80098ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f2:	89ab      	ldrh	r3, [r5, #12]
 80098f4:	0598      	lsls	r0, r3, #22
 80098f6:	d4f7      	bmi.n	80098e8 <_vfiprintf_r+0x44>
 80098f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098fa:	f7fd fb99 	bl	8007030 <__retarget_lock_release_recursive>
 80098fe:	e7f3      	b.n	80098e8 <_vfiprintf_r+0x44>
 8009900:	2300      	movs	r3, #0
 8009902:	9309      	str	r3, [sp, #36]	; 0x24
 8009904:	2320      	movs	r3, #32
 8009906:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800990a:	2330      	movs	r3, #48	; 0x30
 800990c:	f04f 0901 	mov.w	r9, #1
 8009910:	f8cd 800c 	str.w	r8, [sp, #12]
 8009914:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009ac4 <_vfiprintf_r+0x220>
 8009918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800991c:	4623      	mov	r3, r4
 800991e:	469a      	mov	sl, r3
 8009920:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009924:	b10a      	cbz	r2, 800992a <_vfiprintf_r+0x86>
 8009926:	2a25      	cmp	r2, #37	; 0x25
 8009928:	d1f9      	bne.n	800991e <_vfiprintf_r+0x7a>
 800992a:	ebba 0b04 	subs.w	fp, sl, r4
 800992e:	d00b      	beq.n	8009948 <_vfiprintf_r+0xa4>
 8009930:	465b      	mov	r3, fp
 8009932:	4622      	mov	r2, r4
 8009934:	4629      	mov	r1, r5
 8009936:	4630      	mov	r0, r6
 8009938:	f7ff ffa1 	bl	800987e <__sfputs_r>
 800993c:	3001      	adds	r0, #1
 800993e:	f000 80a9 	beq.w	8009a94 <_vfiprintf_r+0x1f0>
 8009942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009944:	445a      	add	r2, fp
 8009946:	9209      	str	r2, [sp, #36]	; 0x24
 8009948:	f89a 3000 	ldrb.w	r3, [sl]
 800994c:	2b00      	cmp	r3, #0
 800994e:	f000 80a1 	beq.w	8009a94 <_vfiprintf_r+0x1f0>
 8009952:	2300      	movs	r3, #0
 8009954:	f04f 32ff 	mov.w	r2, #4294967295
 8009958:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800995c:	f10a 0a01 	add.w	sl, sl, #1
 8009960:	9304      	str	r3, [sp, #16]
 8009962:	9307      	str	r3, [sp, #28]
 8009964:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009968:	931a      	str	r3, [sp, #104]	; 0x68
 800996a:	4654      	mov	r4, sl
 800996c:	2205      	movs	r2, #5
 800996e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009972:	4854      	ldr	r0, [pc, #336]	; (8009ac4 <_vfiprintf_r+0x220>)
 8009974:	f7fd fb5d 	bl	8007032 <memchr>
 8009978:	9a04      	ldr	r2, [sp, #16]
 800997a:	b9d8      	cbnz	r0, 80099b4 <_vfiprintf_r+0x110>
 800997c:	06d1      	lsls	r1, r2, #27
 800997e:	bf44      	itt	mi
 8009980:	2320      	movmi	r3, #32
 8009982:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009986:	0713      	lsls	r3, r2, #28
 8009988:	bf44      	itt	mi
 800998a:	232b      	movmi	r3, #43	; 0x2b
 800998c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009990:	f89a 3000 	ldrb.w	r3, [sl]
 8009994:	2b2a      	cmp	r3, #42	; 0x2a
 8009996:	d015      	beq.n	80099c4 <_vfiprintf_r+0x120>
 8009998:	4654      	mov	r4, sl
 800999a:	2000      	movs	r0, #0
 800999c:	f04f 0c0a 	mov.w	ip, #10
 80099a0:	9a07      	ldr	r2, [sp, #28]
 80099a2:	4621      	mov	r1, r4
 80099a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099a8:	3b30      	subs	r3, #48	; 0x30
 80099aa:	2b09      	cmp	r3, #9
 80099ac:	d94d      	bls.n	8009a4a <_vfiprintf_r+0x1a6>
 80099ae:	b1b0      	cbz	r0, 80099de <_vfiprintf_r+0x13a>
 80099b0:	9207      	str	r2, [sp, #28]
 80099b2:	e014      	b.n	80099de <_vfiprintf_r+0x13a>
 80099b4:	eba0 0308 	sub.w	r3, r0, r8
 80099b8:	fa09 f303 	lsl.w	r3, r9, r3
 80099bc:	4313      	orrs	r3, r2
 80099be:	46a2      	mov	sl, r4
 80099c0:	9304      	str	r3, [sp, #16]
 80099c2:	e7d2      	b.n	800996a <_vfiprintf_r+0xc6>
 80099c4:	9b03      	ldr	r3, [sp, #12]
 80099c6:	1d19      	adds	r1, r3, #4
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	9103      	str	r1, [sp, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	bfbb      	ittet	lt
 80099d0:	425b      	neglt	r3, r3
 80099d2:	f042 0202 	orrlt.w	r2, r2, #2
 80099d6:	9307      	strge	r3, [sp, #28]
 80099d8:	9307      	strlt	r3, [sp, #28]
 80099da:	bfb8      	it	lt
 80099dc:	9204      	strlt	r2, [sp, #16]
 80099de:	7823      	ldrb	r3, [r4, #0]
 80099e0:	2b2e      	cmp	r3, #46	; 0x2e
 80099e2:	d10c      	bne.n	80099fe <_vfiprintf_r+0x15a>
 80099e4:	7863      	ldrb	r3, [r4, #1]
 80099e6:	2b2a      	cmp	r3, #42	; 0x2a
 80099e8:	d134      	bne.n	8009a54 <_vfiprintf_r+0x1b0>
 80099ea:	9b03      	ldr	r3, [sp, #12]
 80099ec:	3402      	adds	r4, #2
 80099ee:	1d1a      	adds	r2, r3, #4
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	9203      	str	r2, [sp, #12]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	bfb8      	it	lt
 80099f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80099fc:	9305      	str	r3, [sp, #20]
 80099fe:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ac8 <_vfiprintf_r+0x224>
 8009a02:	2203      	movs	r2, #3
 8009a04:	4650      	mov	r0, sl
 8009a06:	7821      	ldrb	r1, [r4, #0]
 8009a08:	f7fd fb13 	bl	8007032 <memchr>
 8009a0c:	b138      	cbz	r0, 8009a1e <_vfiprintf_r+0x17a>
 8009a0e:	2240      	movs	r2, #64	; 0x40
 8009a10:	9b04      	ldr	r3, [sp, #16]
 8009a12:	eba0 000a 	sub.w	r0, r0, sl
 8009a16:	4082      	lsls	r2, r0
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	3401      	adds	r4, #1
 8009a1c:	9304      	str	r3, [sp, #16]
 8009a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a22:	2206      	movs	r2, #6
 8009a24:	4829      	ldr	r0, [pc, #164]	; (8009acc <_vfiprintf_r+0x228>)
 8009a26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a2a:	f7fd fb02 	bl	8007032 <memchr>
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d03f      	beq.n	8009ab2 <_vfiprintf_r+0x20e>
 8009a32:	4b27      	ldr	r3, [pc, #156]	; (8009ad0 <_vfiprintf_r+0x22c>)
 8009a34:	bb1b      	cbnz	r3, 8009a7e <_vfiprintf_r+0x1da>
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	3307      	adds	r3, #7
 8009a3a:	f023 0307 	bic.w	r3, r3, #7
 8009a3e:	3308      	adds	r3, #8
 8009a40:	9303      	str	r3, [sp, #12]
 8009a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a44:	443b      	add	r3, r7
 8009a46:	9309      	str	r3, [sp, #36]	; 0x24
 8009a48:	e768      	b.n	800991c <_vfiprintf_r+0x78>
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	2001      	movs	r0, #1
 8009a4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a52:	e7a6      	b.n	80099a2 <_vfiprintf_r+0xfe>
 8009a54:	2300      	movs	r3, #0
 8009a56:	f04f 0c0a 	mov.w	ip, #10
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	3401      	adds	r4, #1
 8009a5e:	9305      	str	r3, [sp, #20]
 8009a60:	4620      	mov	r0, r4
 8009a62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a66:	3a30      	subs	r2, #48	; 0x30
 8009a68:	2a09      	cmp	r2, #9
 8009a6a:	d903      	bls.n	8009a74 <_vfiprintf_r+0x1d0>
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d0c6      	beq.n	80099fe <_vfiprintf_r+0x15a>
 8009a70:	9105      	str	r1, [sp, #20]
 8009a72:	e7c4      	b.n	80099fe <_vfiprintf_r+0x15a>
 8009a74:	4604      	mov	r4, r0
 8009a76:	2301      	movs	r3, #1
 8009a78:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a7c:	e7f0      	b.n	8009a60 <_vfiprintf_r+0x1bc>
 8009a7e:	ab03      	add	r3, sp, #12
 8009a80:	9300      	str	r3, [sp, #0]
 8009a82:	462a      	mov	r2, r5
 8009a84:	4630      	mov	r0, r6
 8009a86:	4b13      	ldr	r3, [pc, #76]	; (8009ad4 <_vfiprintf_r+0x230>)
 8009a88:	a904      	add	r1, sp, #16
 8009a8a:	f7fc fb4b 	bl	8006124 <_printf_float>
 8009a8e:	4607      	mov	r7, r0
 8009a90:	1c78      	adds	r0, r7, #1
 8009a92:	d1d6      	bne.n	8009a42 <_vfiprintf_r+0x19e>
 8009a94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a96:	07d9      	lsls	r1, r3, #31
 8009a98:	d405      	bmi.n	8009aa6 <_vfiprintf_r+0x202>
 8009a9a:	89ab      	ldrh	r3, [r5, #12]
 8009a9c:	059a      	lsls	r2, r3, #22
 8009a9e:	d402      	bmi.n	8009aa6 <_vfiprintf_r+0x202>
 8009aa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009aa2:	f7fd fac5 	bl	8007030 <__retarget_lock_release_recursive>
 8009aa6:	89ab      	ldrh	r3, [r5, #12]
 8009aa8:	065b      	lsls	r3, r3, #25
 8009aaa:	f53f af1d 	bmi.w	80098e8 <_vfiprintf_r+0x44>
 8009aae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ab0:	e71c      	b.n	80098ec <_vfiprintf_r+0x48>
 8009ab2:	ab03      	add	r3, sp, #12
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	462a      	mov	r2, r5
 8009ab8:	4630      	mov	r0, r6
 8009aba:	4b06      	ldr	r3, [pc, #24]	; (8009ad4 <_vfiprintf_r+0x230>)
 8009abc:	a904      	add	r1, sp, #16
 8009abe:	f7fc fdd1 	bl	8006664 <_printf_i>
 8009ac2:	e7e4      	b.n	8009a8e <_vfiprintf_r+0x1ea>
 8009ac4:	0800ab59 	.word	0x0800ab59
 8009ac8:	0800ab5f 	.word	0x0800ab5f
 8009acc:	0800ab63 	.word	0x0800ab63
 8009ad0:	08006125 	.word	0x08006125
 8009ad4:	0800987f 	.word	0x0800987f

08009ad8 <__sflush_r>:
 8009ad8:	898a      	ldrh	r2, [r1, #12]
 8009ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009adc:	4605      	mov	r5, r0
 8009ade:	0710      	lsls	r0, r2, #28
 8009ae0:	460c      	mov	r4, r1
 8009ae2:	d457      	bmi.n	8009b94 <__sflush_r+0xbc>
 8009ae4:	684b      	ldr	r3, [r1, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	dc04      	bgt.n	8009af4 <__sflush_r+0x1c>
 8009aea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	dc01      	bgt.n	8009af4 <__sflush_r+0x1c>
 8009af0:	2000      	movs	r0, #0
 8009af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009af4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009af6:	2e00      	cmp	r6, #0
 8009af8:	d0fa      	beq.n	8009af0 <__sflush_r+0x18>
 8009afa:	2300      	movs	r3, #0
 8009afc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b00:	682f      	ldr	r7, [r5, #0]
 8009b02:	6a21      	ldr	r1, [r4, #32]
 8009b04:	602b      	str	r3, [r5, #0]
 8009b06:	d032      	beq.n	8009b6e <__sflush_r+0x96>
 8009b08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b0a:	89a3      	ldrh	r3, [r4, #12]
 8009b0c:	075a      	lsls	r2, r3, #29
 8009b0e:	d505      	bpl.n	8009b1c <__sflush_r+0x44>
 8009b10:	6863      	ldr	r3, [r4, #4]
 8009b12:	1ac0      	subs	r0, r0, r3
 8009b14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b16:	b10b      	cbz	r3, 8009b1c <__sflush_r+0x44>
 8009b18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b1a:	1ac0      	subs	r0, r0, r3
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	4602      	mov	r2, r0
 8009b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b22:	4628      	mov	r0, r5
 8009b24:	6a21      	ldr	r1, [r4, #32]
 8009b26:	47b0      	blx	r6
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	89a3      	ldrh	r3, [r4, #12]
 8009b2c:	d106      	bne.n	8009b3c <__sflush_r+0x64>
 8009b2e:	6829      	ldr	r1, [r5, #0]
 8009b30:	291d      	cmp	r1, #29
 8009b32:	d82b      	bhi.n	8009b8c <__sflush_r+0xb4>
 8009b34:	4a28      	ldr	r2, [pc, #160]	; (8009bd8 <__sflush_r+0x100>)
 8009b36:	410a      	asrs	r2, r1
 8009b38:	07d6      	lsls	r6, r2, #31
 8009b3a:	d427      	bmi.n	8009b8c <__sflush_r+0xb4>
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	6062      	str	r2, [r4, #4]
 8009b40:	6922      	ldr	r2, [r4, #16]
 8009b42:	04d9      	lsls	r1, r3, #19
 8009b44:	6022      	str	r2, [r4, #0]
 8009b46:	d504      	bpl.n	8009b52 <__sflush_r+0x7a>
 8009b48:	1c42      	adds	r2, r0, #1
 8009b4a:	d101      	bne.n	8009b50 <__sflush_r+0x78>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	b903      	cbnz	r3, 8009b52 <__sflush_r+0x7a>
 8009b50:	6560      	str	r0, [r4, #84]	; 0x54
 8009b52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b54:	602f      	str	r7, [r5, #0]
 8009b56:	2900      	cmp	r1, #0
 8009b58:	d0ca      	beq.n	8009af0 <__sflush_r+0x18>
 8009b5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b5e:	4299      	cmp	r1, r3
 8009b60:	d002      	beq.n	8009b68 <__sflush_r+0x90>
 8009b62:	4628      	mov	r0, r5
 8009b64:	f7fe f8e8 	bl	8007d38 <_free_r>
 8009b68:	2000      	movs	r0, #0
 8009b6a:	6360      	str	r0, [r4, #52]	; 0x34
 8009b6c:	e7c1      	b.n	8009af2 <__sflush_r+0x1a>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	4628      	mov	r0, r5
 8009b72:	47b0      	blx	r6
 8009b74:	1c41      	adds	r1, r0, #1
 8009b76:	d1c8      	bne.n	8009b0a <__sflush_r+0x32>
 8009b78:	682b      	ldr	r3, [r5, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d0c5      	beq.n	8009b0a <__sflush_r+0x32>
 8009b7e:	2b1d      	cmp	r3, #29
 8009b80:	d001      	beq.n	8009b86 <__sflush_r+0xae>
 8009b82:	2b16      	cmp	r3, #22
 8009b84:	d101      	bne.n	8009b8a <__sflush_r+0xb2>
 8009b86:	602f      	str	r7, [r5, #0]
 8009b88:	e7b2      	b.n	8009af0 <__sflush_r+0x18>
 8009b8a:	89a3      	ldrh	r3, [r4, #12]
 8009b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b90:	81a3      	strh	r3, [r4, #12]
 8009b92:	e7ae      	b.n	8009af2 <__sflush_r+0x1a>
 8009b94:	690f      	ldr	r7, [r1, #16]
 8009b96:	2f00      	cmp	r7, #0
 8009b98:	d0aa      	beq.n	8009af0 <__sflush_r+0x18>
 8009b9a:	0793      	lsls	r3, r2, #30
 8009b9c:	bf18      	it	ne
 8009b9e:	2300      	movne	r3, #0
 8009ba0:	680e      	ldr	r6, [r1, #0]
 8009ba2:	bf08      	it	eq
 8009ba4:	694b      	ldreq	r3, [r1, #20]
 8009ba6:	1bf6      	subs	r6, r6, r7
 8009ba8:	600f      	str	r7, [r1, #0]
 8009baa:	608b      	str	r3, [r1, #8]
 8009bac:	2e00      	cmp	r6, #0
 8009bae:	dd9f      	ble.n	8009af0 <__sflush_r+0x18>
 8009bb0:	4633      	mov	r3, r6
 8009bb2:	463a      	mov	r2, r7
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	6a21      	ldr	r1, [r4, #32]
 8009bb8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009bbc:	47e0      	blx	ip
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	dc06      	bgt.n	8009bd0 <__sflush_r+0xf8>
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bcc:	81a3      	strh	r3, [r4, #12]
 8009bce:	e790      	b.n	8009af2 <__sflush_r+0x1a>
 8009bd0:	4407      	add	r7, r0
 8009bd2:	1a36      	subs	r6, r6, r0
 8009bd4:	e7ea      	b.n	8009bac <__sflush_r+0xd4>
 8009bd6:	bf00      	nop
 8009bd8:	dfbffffe 	.word	0xdfbffffe

08009bdc <_fflush_r>:
 8009bdc:	b538      	push	{r3, r4, r5, lr}
 8009bde:	690b      	ldr	r3, [r1, #16]
 8009be0:	4605      	mov	r5, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	b913      	cbnz	r3, 8009bec <_fflush_r+0x10>
 8009be6:	2500      	movs	r5, #0
 8009be8:	4628      	mov	r0, r5
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	b118      	cbz	r0, 8009bf6 <_fflush_r+0x1a>
 8009bee:	6a03      	ldr	r3, [r0, #32]
 8009bf0:	b90b      	cbnz	r3, 8009bf6 <_fflush_r+0x1a>
 8009bf2:	f7fd f8f3 	bl	8006ddc <__sinit>
 8009bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d0f3      	beq.n	8009be6 <_fflush_r+0xa>
 8009bfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c00:	07d0      	lsls	r0, r2, #31
 8009c02:	d404      	bmi.n	8009c0e <_fflush_r+0x32>
 8009c04:	0599      	lsls	r1, r3, #22
 8009c06:	d402      	bmi.n	8009c0e <_fflush_r+0x32>
 8009c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c0a:	f7fd fa10 	bl	800702e <__retarget_lock_acquire_recursive>
 8009c0e:	4628      	mov	r0, r5
 8009c10:	4621      	mov	r1, r4
 8009c12:	f7ff ff61 	bl	8009ad8 <__sflush_r>
 8009c16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c18:	4605      	mov	r5, r0
 8009c1a:	07da      	lsls	r2, r3, #31
 8009c1c:	d4e4      	bmi.n	8009be8 <_fflush_r+0xc>
 8009c1e:	89a3      	ldrh	r3, [r4, #12]
 8009c20:	059b      	lsls	r3, r3, #22
 8009c22:	d4e1      	bmi.n	8009be8 <_fflush_r+0xc>
 8009c24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c26:	f7fd fa03 	bl	8007030 <__retarget_lock_release_recursive>
 8009c2a:	e7dd      	b.n	8009be8 <_fflush_r+0xc>

08009c2c <__swbuf_r>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	460e      	mov	r6, r1
 8009c30:	4614      	mov	r4, r2
 8009c32:	4605      	mov	r5, r0
 8009c34:	b118      	cbz	r0, 8009c3e <__swbuf_r+0x12>
 8009c36:	6a03      	ldr	r3, [r0, #32]
 8009c38:	b90b      	cbnz	r3, 8009c3e <__swbuf_r+0x12>
 8009c3a:	f7fd f8cf 	bl	8006ddc <__sinit>
 8009c3e:	69a3      	ldr	r3, [r4, #24]
 8009c40:	60a3      	str	r3, [r4, #8]
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	071a      	lsls	r2, r3, #28
 8009c46:	d525      	bpl.n	8009c94 <__swbuf_r+0x68>
 8009c48:	6923      	ldr	r3, [r4, #16]
 8009c4a:	b31b      	cbz	r3, 8009c94 <__swbuf_r+0x68>
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	6922      	ldr	r2, [r4, #16]
 8009c50:	b2f6      	uxtb	r6, r6
 8009c52:	1a98      	subs	r0, r3, r2
 8009c54:	6963      	ldr	r3, [r4, #20]
 8009c56:	4637      	mov	r7, r6
 8009c58:	4283      	cmp	r3, r0
 8009c5a:	dc04      	bgt.n	8009c66 <__swbuf_r+0x3a>
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	4628      	mov	r0, r5
 8009c60:	f7ff ffbc 	bl	8009bdc <_fflush_r>
 8009c64:	b9e0      	cbnz	r0, 8009ca0 <__swbuf_r+0x74>
 8009c66:	68a3      	ldr	r3, [r4, #8]
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	1c5a      	adds	r2, r3, #1
 8009c70:	6022      	str	r2, [r4, #0]
 8009c72:	701e      	strb	r6, [r3, #0]
 8009c74:	6962      	ldr	r2, [r4, #20]
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d004      	beq.n	8009c86 <__swbuf_r+0x5a>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	07db      	lsls	r3, r3, #31
 8009c80:	d506      	bpl.n	8009c90 <__swbuf_r+0x64>
 8009c82:	2e0a      	cmp	r6, #10
 8009c84:	d104      	bne.n	8009c90 <__swbuf_r+0x64>
 8009c86:	4621      	mov	r1, r4
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f7ff ffa7 	bl	8009bdc <_fflush_r>
 8009c8e:	b938      	cbnz	r0, 8009ca0 <__swbuf_r+0x74>
 8009c90:	4638      	mov	r0, r7
 8009c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c94:	4621      	mov	r1, r4
 8009c96:	4628      	mov	r0, r5
 8009c98:	f000 f806 	bl	8009ca8 <__swsetup_r>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	d0d5      	beq.n	8009c4c <__swbuf_r+0x20>
 8009ca0:	f04f 37ff 	mov.w	r7, #4294967295
 8009ca4:	e7f4      	b.n	8009c90 <__swbuf_r+0x64>
	...

08009ca8 <__swsetup_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4b2a      	ldr	r3, [pc, #168]	; (8009d54 <__swsetup_r+0xac>)
 8009cac:	4605      	mov	r5, r0
 8009cae:	6818      	ldr	r0, [r3, #0]
 8009cb0:	460c      	mov	r4, r1
 8009cb2:	b118      	cbz	r0, 8009cbc <__swsetup_r+0x14>
 8009cb4:	6a03      	ldr	r3, [r0, #32]
 8009cb6:	b90b      	cbnz	r3, 8009cbc <__swsetup_r+0x14>
 8009cb8:	f7fd f890 	bl	8006ddc <__sinit>
 8009cbc:	89a3      	ldrh	r3, [r4, #12]
 8009cbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cc2:	0718      	lsls	r0, r3, #28
 8009cc4:	d422      	bmi.n	8009d0c <__swsetup_r+0x64>
 8009cc6:	06d9      	lsls	r1, r3, #27
 8009cc8:	d407      	bmi.n	8009cda <__swsetup_r+0x32>
 8009cca:	2309      	movs	r3, #9
 8009ccc:	602b      	str	r3, [r5, #0]
 8009cce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd6:	81a3      	strh	r3, [r4, #12]
 8009cd8:	e034      	b.n	8009d44 <__swsetup_r+0x9c>
 8009cda:	0758      	lsls	r0, r3, #29
 8009cdc:	d512      	bpl.n	8009d04 <__swsetup_r+0x5c>
 8009cde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ce0:	b141      	cbz	r1, 8009cf4 <__swsetup_r+0x4c>
 8009ce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ce6:	4299      	cmp	r1, r3
 8009ce8:	d002      	beq.n	8009cf0 <__swsetup_r+0x48>
 8009cea:	4628      	mov	r0, r5
 8009cec:	f7fe f824 	bl	8007d38 <_free_r>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	6363      	str	r3, [r4, #52]	; 0x34
 8009cf4:	89a3      	ldrh	r3, [r4, #12]
 8009cf6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009cfa:	81a3      	strh	r3, [r4, #12]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	6063      	str	r3, [r4, #4]
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	6023      	str	r3, [r4, #0]
 8009d04:	89a3      	ldrh	r3, [r4, #12]
 8009d06:	f043 0308 	orr.w	r3, r3, #8
 8009d0a:	81a3      	strh	r3, [r4, #12]
 8009d0c:	6923      	ldr	r3, [r4, #16]
 8009d0e:	b94b      	cbnz	r3, 8009d24 <__swsetup_r+0x7c>
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d1a:	d003      	beq.n	8009d24 <__swsetup_r+0x7c>
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f000 fc7b 	bl	800a61a <__smakebuf_r>
 8009d24:	89a0      	ldrh	r0, [r4, #12]
 8009d26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d2a:	f010 0301 	ands.w	r3, r0, #1
 8009d2e:	d00a      	beq.n	8009d46 <__swsetup_r+0x9e>
 8009d30:	2300      	movs	r3, #0
 8009d32:	60a3      	str	r3, [r4, #8]
 8009d34:	6963      	ldr	r3, [r4, #20]
 8009d36:	425b      	negs	r3, r3
 8009d38:	61a3      	str	r3, [r4, #24]
 8009d3a:	6923      	ldr	r3, [r4, #16]
 8009d3c:	b943      	cbnz	r3, 8009d50 <__swsetup_r+0xa8>
 8009d3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d42:	d1c4      	bne.n	8009cce <__swsetup_r+0x26>
 8009d44:	bd38      	pop	{r3, r4, r5, pc}
 8009d46:	0781      	lsls	r1, r0, #30
 8009d48:	bf58      	it	pl
 8009d4a:	6963      	ldrpl	r3, [r4, #20]
 8009d4c:	60a3      	str	r3, [r4, #8]
 8009d4e:	e7f4      	b.n	8009d3a <__swsetup_r+0x92>
 8009d50:	2000      	movs	r0, #0
 8009d52:	e7f7      	b.n	8009d44 <__swsetup_r+0x9c>
 8009d54:	20000064 	.word	0x20000064

08009d58 <memmove>:
 8009d58:	4288      	cmp	r0, r1
 8009d5a:	b510      	push	{r4, lr}
 8009d5c:	eb01 0402 	add.w	r4, r1, r2
 8009d60:	d902      	bls.n	8009d68 <memmove+0x10>
 8009d62:	4284      	cmp	r4, r0
 8009d64:	4623      	mov	r3, r4
 8009d66:	d807      	bhi.n	8009d78 <memmove+0x20>
 8009d68:	1e43      	subs	r3, r0, #1
 8009d6a:	42a1      	cmp	r1, r4
 8009d6c:	d008      	beq.n	8009d80 <memmove+0x28>
 8009d6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d76:	e7f8      	b.n	8009d6a <memmove+0x12>
 8009d78:	4601      	mov	r1, r0
 8009d7a:	4402      	add	r2, r0
 8009d7c:	428a      	cmp	r2, r1
 8009d7e:	d100      	bne.n	8009d82 <memmove+0x2a>
 8009d80:	bd10      	pop	{r4, pc}
 8009d82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d8a:	e7f7      	b.n	8009d7c <memmove+0x24>

08009d8c <strncmp>:
 8009d8c:	b510      	push	{r4, lr}
 8009d8e:	b16a      	cbz	r2, 8009dac <strncmp+0x20>
 8009d90:	3901      	subs	r1, #1
 8009d92:	1884      	adds	r4, r0, r2
 8009d94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d98:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d103      	bne.n	8009da8 <strncmp+0x1c>
 8009da0:	42a0      	cmp	r0, r4
 8009da2:	d001      	beq.n	8009da8 <strncmp+0x1c>
 8009da4:	2a00      	cmp	r2, #0
 8009da6:	d1f5      	bne.n	8009d94 <strncmp+0x8>
 8009da8:	1ad0      	subs	r0, r2, r3
 8009daa:	bd10      	pop	{r4, pc}
 8009dac:	4610      	mov	r0, r2
 8009dae:	e7fc      	b.n	8009daa <strncmp+0x1e>

08009db0 <_sbrk_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	2300      	movs	r3, #0
 8009db4:	4d05      	ldr	r5, [pc, #20]	; (8009dcc <_sbrk_r+0x1c>)
 8009db6:	4604      	mov	r4, r0
 8009db8:	4608      	mov	r0, r1
 8009dba:	602b      	str	r3, [r5, #0]
 8009dbc:	f7f7 fecc 	bl	8001b58 <_sbrk>
 8009dc0:	1c43      	adds	r3, r0, #1
 8009dc2:	d102      	bne.n	8009dca <_sbrk_r+0x1a>
 8009dc4:	682b      	ldr	r3, [r5, #0]
 8009dc6:	b103      	cbz	r3, 8009dca <_sbrk_r+0x1a>
 8009dc8:	6023      	str	r3, [r4, #0]
 8009dca:	bd38      	pop	{r3, r4, r5, pc}
 8009dcc:	200005fc 	.word	0x200005fc

08009dd0 <memcpy>:
 8009dd0:	440a      	add	r2, r1
 8009dd2:	4291      	cmp	r1, r2
 8009dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dd8:	d100      	bne.n	8009ddc <memcpy+0xc>
 8009dda:	4770      	bx	lr
 8009ddc:	b510      	push	{r4, lr}
 8009dde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009de2:	4291      	cmp	r1, r2
 8009de4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009de8:	d1f9      	bne.n	8009dde <memcpy+0xe>
 8009dea:	bd10      	pop	{r4, pc}

08009dec <nan>:
 8009dec:	2000      	movs	r0, #0
 8009dee:	4901      	ldr	r1, [pc, #4]	; (8009df4 <nan+0x8>)
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	7ff80000 	.word	0x7ff80000

08009df8 <__assert_func>:
 8009df8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dfa:	4614      	mov	r4, r2
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <__assert_func+0x2c>)
 8009e00:	4605      	mov	r5, r0
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68d8      	ldr	r0, [r3, #12]
 8009e06:	b14c      	cbz	r4, 8009e1c <__assert_func+0x24>
 8009e08:	4b07      	ldr	r3, [pc, #28]	; (8009e28 <__assert_func+0x30>)
 8009e0a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e0e:	9100      	str	r1, [sp, #0]
 8009e10:	462b      	mov	r3, r5
 8009e12:	4906      	ldr	r1, [pc, #24]	; (8009e2c <__assert_func+0x34>)
 8009e14:	f000 fbca 	bl	800a5ac <fiprintf>
 8009e18:	f000 fc5e 	bl	800a6d8 <abort>
 8009e1c:	4b04      	ldr	r3, [pc, #16]	; (8009e30 <__assert_func+0x38>)
 8009e1e:	461c      	mov	r4, r3
 8009e20:	e7f3      	b.n	8009e0a <__assert_func+0x12>
 8009e22:	bf00      	nop
 8009e24:	20000064 	.word	0x20000064
 8009e28:	0800ab72 	.word	0x0800ab72
 8009e2c:	0800ab7f 	.word	0x0800ab7f
 8009e30:	0800abad 	.word	0x0800abad

08009e34 <_calloc_r>:
 8009e34:	b570      	push	{r4, r5, r6, lr}
 8009e36:	fba1 5402 	umull	r5, r4, r1, r2
 8009e3a:	b934      	cbnz	r4, 8009e4a <_calloc_r+0x16>
 8009e3c:	4629      	mov	r1, r5
 8009e3e:	f7fd ffeb 	bl	8007e18 <_malloc_r>
 8009e42:	4606      	mov	r6, r0
 8009e44:	b928      	cbnz	r0, 8009e52 <_calloc_r+0x1e>
 8009e46:	4630      	mov	r0, r6
 8009e48:	bd70      	pop	{r4, r5, r6, pc}
 8009e4a:	220c      	movs	r2, #12
 8009e4c:	2600      	movs	r6, #0
 8009e4e:	6002      	str	r2, [r0, #0]
 8009e50:	e7f9      	b.n	8009e46 <_calloc_r+0x12>
 8009e52:	462a      	mov	r2, r5
 8009e54:	4621      	mov	r1, r4
 8009e56:	f7fd f86c 	bl	8006f32 <memset>
 8009e5a:	e7f4      	b.n	8009e46 <_calloc_r+0x12>

08009e5c <rshift>:
 8009e5c:	6903      	ldr	r3, [r0, #16]
 8009e5e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e66:	f100 0414 	add.w	r4, r0, #20
 8009e6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e6e:	dd46      	ble.n	8009efe <rshift+0xa2>
 8009e70:	f011 011f 	ands.w	r1, r1, #31
 8009e74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e7c:	d10c      	bne.n	8009e98 <rshift+0x3c>
 8009e7e:	4629      	mov	r1, r5
 8009e80:	f100 0710 	add.w	r7, r0, #16
 8009e84:	42b1      	cmp	r1, r6
 8009e86:	d335      	bcc.n	8009ef4 <rshift+0x98>
 8009e88:	1a9b      	subs	r3, r3, r2
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	1eea      	subs	r2, r5, #3
 8009e8e:	4296      	cmp	r6, r2
 8009e90:	bf38      	it	cc
 8009e92:	2300      	movcc	r3, #0
 8009e94:	4423      	add	r3, r4
 8009e96:	e015      	b.n	8009ec4 <rshift+0x68>
 8009e98:	46a1      	mov	r9, r4
 8009e9a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009e9e:	f1c1 0820 	rsb	r8, r1, #32
 8009ea2:	40cf      	lsrs	r7, r1
 8009ea4:	f105 0e04 	add.w	lr, r5, #4
 8009ea8:	4576      	cmp	r6, lr
 8009eaa:	46f4      	mov	ip, lr
 8009eac:	d816      	bhi.n	8009edc <rshift+0x80>
 8009eae:	1a9a      	subs	r2, r3, r2
 8009eb0:	0092      	lsls	r2, r2, #2
 8009eb2:	3a04      	subs	r2, #4
 8009eb4:	3501      	adds	r5, #1
 8009eb6:	42ae      	cmp	r6, r5
 8009eb8:	bf38      	it	cc
 8009eba:	2200      	movcc	r2, #0
 8009ebc:	18a3      	adds	r3, r4, r2
 8009ebe:	50a7      	str	r7, [r4, r2]
 8009ec0:	b107      	cbz	r7, 8009ec4 <rshift+0x68>
 8009ec2:	3304      	adds	r3, #4
 8009ec4:	42a3      	cmp	r3, r4
 8009ec6:	eba3 0204 	sub.w	r2, r3, r4
 8009eca:	bf08      	it	eq
 8009ecc:	2300      	moveq	r3, #0
 8009ece:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ed2:	6102      	str	r2, [r0, #16]
 8009ed4:	bf08      	it	eq
 8009ed6:	6143      	streq	r3, [r0, #20]
 8009ed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009edc:	f8dc c000 	ldr.w	ip, [ip]
 8009ee0:	fa0c fc08 	lsl.w	ip, ip, r8
 8009ee4:	ea4c 0707 	orr.w	r7, ip, r7
 8009ee8:	f849 7b04 	str.w	r7, [r9], #4
 8009eec:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ef0:	40cf      	lsrs	r7, r1
 8009ef2:	e7d9      	b.n	8009ea8 <rshift+0x4c>
 8009ef4:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ef8:	f847 cf04 	str.w	ip, [r7, #4]!
 8009efc:	e7c2      	b.n	8009e84 <rshift+0x28>
 8009efe:	4623      	mov	r3, r4
 8009f00:	e7e0      	b.n	8009ec4 <rshift+0x68>

08009f02 <__hexdig_fun>:
 8009f02:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009f06:	2b09      	cmp	r3, #9
 8009f08:	d802      	bhi.n	8009f10 <__hexdig_fun+0xe>
 8009f0a:	3820      	subs	r0, #32
 8009f0c:	b2c0      	uxtb	r0, r0
 8009f0e:	4770      	bx	lr
 8009f10:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009f14:	2b05      	cmp	r3, #5
 8009f16:	d801      	bhi.n	8009f1c <__hexdig_fun+0x1a>
 8009f18:	3847      	subs	r0, #71	; 0x47
 8009f1a:	e7f7      	b.n	8009f0c <__hexdig_fun+0xa>
 8009f1c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009f20:	2b05      	cmp	r3, #5
 8009f22:	d801      	bhi.n	8009f28 <__hexdig_fun+0x26>
 8009f24:	3827      	subs	r0, #39	; 0x27
 8009f26:	e7f1      	b.n	8009f0c <__hexdig_fun+0xa>
 8009f28:	2000      	movs	r0, #0
 8009f2a:	4770      	bx	lr

08009f2c <__gethex>:
 8009f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f30:	4681      	mov	r9, r0
 8009f32:	468a      	mov	sl, r1
 8009f34:	4617      	mov	r7, r2
 8009f36:	680a      	ldr	r2, [r1, #0]
 8009f38:	b085      	sub	sp, #20
 8009f3a:	f102 0b02 	add.w	fp, r2, #2
 8009f3e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009f42:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009f46:	9302      	str	r3, [sp, #8]
 8009f48:	32fe      	adds	r2, #254	; 0xfe
 8009f4a:	eb02 030b 	add.w	r3, r2, fp
 8009f4e:	46d8      	mov	r8, fp
 8009f50:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009f54:	9301      	str	r3, [sp, #4]
 8009f56:	2830      	cmp	r0, #48	; 0x30
 8009f58:	d0f7      	beq.n	8009f4a <__gethex+0x1e>
 8009f5a:	f7ff ffd2 	bl	8009f02 <__hexdig_fun>
 8009f5e:	4604      	mov	r4, r0
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d138      	bne.n	8009fd6 <__gethex+0xaa>
 8009f64:	2201      	movs	r2, #1
 8009f66:	4640      	mov	r0, r8
 8009f68:	49a7      	ldr	r1, [pc, #668]	; (800a208 <__gethex+0x2dc>)
 8009f6a:	f7ff ff0f 	bl	8009d8c <strncmp>
 8009f6e:	4606      	mov	r6, r0
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d169      	bne.n	800a048 <__gethex+0x11c>
 8009f74:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009f78:	465d      	mov	r5, fp
 8009f7a:	f7ff ffc2 	bl	8009f02 <__hexdig_fun>
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	d064      	beq.n	800a04c <__gethex+0x120>
 8009f82:	465a      	mov	r2, fp
 8009f84:	7810      	ldrb	r0, [r2, #0]
 8009f86:	4690      	mov	r8, r2
 8009f88:	2830      	cmp	r0, #48	; 0x30
 8009f8a:	f102 0201 	add.w	r2, r2, #1
 8009f8e:	d0f9      	beq.n	8009f84 <__gethex+0x58>
 8009f90:	f7ff ffb7 	bl	8009f02 <__hexdig_fun>
 8009f94:	2301      	movs	r3, #1
 8009f96:	fab0 f480 	clz	r4, r0
 8009f9a:	465e      	mov	r6, fp
 8009f9c:	0964      	lsrs	r4, r4, #5
 8009f9e:	9301      	str	r3, [sp, #4]
 8009fa0:	4642      	mov	r2, r8
 8009fa2:	4615      	mov	r5, r2
 8009fa4:	7828      	ldrb	r0, [r5, #0]
 8009fa6:	3201      	adds	r2, #1
 8009fa8:	f7ff ffab 	bl	8009f02 <__hexdig_fun>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	d1f8      	bne.n	8009fa2 <__gethex+0x76>
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	4994      	ldr	r1, [pc, #592]	; (800a208 <__gethex+0x2dc>)
 8009fb6:	f7ff fee9 	bl	8009d8c <strncmp>
 8009fba:	b978      	cbnz	r0, 8009fdc <__gethex+0xb0>
 8009fbc:	b946      	cbnz	r6, 8009fd0 <__gethex+0xa4>
 8009fbe:	1c6e      	adds	r6, r5, #1
 8009fc0:	4632      	mov	r2, r6
 8009fc2:	4615      	mov	r5, r2
 8009fc4:	7828      	ldrb	r0, [r5, #0]
 8009fc6:	3201      	adds	r2, #1
 8009fc8:	f7ff ff9b 	bl	8009f02 <__hexdig_fun>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d1f8      	bne.n	8009fc2 <__gethex+0x96>
 8009fd0:	1b73      	subs	r3, r6, r5
 8009fd2:	009e      	lsls	r6, r3, #2
 8009fd4:	e004      	b.n	8009fe0 <__gethex+0xb4>
 8009fd6:	2400      	movs	r4, #0
 8009fd8:	4626      	mov	r6, r4
 8009fda:	e7e1      	b.n	8009fa0 <__gethex+0x74>
 8009fdc:	2e00      	cmp	r6, #0
 8009fde:	d1f7      	bne.n	8009fd0 <__gethex+0xa4>
 8009fe0:	782b      	ldrb	r3, [r5, #0]
 8009fe2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009fe6:	2b50      	cmp	r3, #80	; 0x50
 8009fe8:	d13d      	bne.n	800a066 <__gethex+0x13a>
 8009fea:	786b      	ldrb	r3, [r5, #1]
 8009fec:	2b2b      	cmp	r3, #43	; 0x2b
 8009fee:	d02f      	beq.n	800a050 <__gethex+0x124>
 8009ff0:	2b2d      	cmp	r3, #45	; 0x2d
 8009ff2:	d031      	beq.n	800a058 <__gethex+0x12c>
 8009ff4:	f04f 0b00 	mov.w	fp, #0
 8009ff8:	1c69      	adds	r1, r5, #1
 8009ffa:	7808      	ldrb	r0, [r1, #0]
 8009ffc:	f7ff ff81 	bl	8009f02 <__hexdig_fun>
 800a000:	1e42      	subs	r2, r0, #1
 800a002:	b2d2      	uxtb	r2, r2
 800a004:	2a18      	cmp	r2, #24
 800a006:	d82e      	bhi.n	800a066 <__gethex+0x13a>
 800a008:	f1a0 0210 	sub.w	r2, r0, #16
 800a00c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a010:	f7ff ff77 	bl	8009f02 <__hexdig_fun>
 800a014:	f100 3cff 	add.w	ip, r0, #4294967295
 800a018:	fa5f fc8c 	uxtb.w	ip, ip
 800a01c:	f1bc 0f18 	cmp.w	ip, #24
 800a020:	d91d      	bls.n	800a05e <__gethex+0x132>
 800a022:	f1bb 0f00 	cmp.w	fp, #0
 800a026:	d000      	beq.n	800a02a <__gethex+0xfe>
 800a028:	4252      	negs	r2, r2
 800a02a:	4416      	add	r6, r2
 800a02c:	f8ca 1000 	str.w	r1, [sl]
 800a030:	b1dc      	cbz	r4, 800a06a <__gethex+0x13e>
 800a032:	9b01      	ldr	r3, [sp, #4]
 800a034:	2b00      	cmp	r3, #0
 800a036:	bf14      	ite	ne
 800a038:	f04f 0800 	movne.w	r8, #0
 800a03c:	f04f 0806 	moveq.w	r8, #6
 800a040:	4640      	mov	r0, r8
 800a042:	b005      	add	sp, #20
 800a044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a048:	4645      	mov	r5, r8
 800a04a:	4626      	mov	r6, r4
 800a04c:	2401      	movs	r4, #1
 800a04e:	e7c7      	b.n	8009fe0 <__gethex+0xb4>
 800a050:	f04f 0b00 	mov.w	fp, #0
 800a054:	1ca9      	adds	r1, r5, #2
 800a056:	e7d0      	b.n	8009ffa <__gethex+0xce>
 800a058:	f04f 0b01 	mov.w	fp, #1
 800a05c:	e7fa      	b.n	800a054 <__gethex+0x128>
 800a05e:	230a      	movs	r3, #10
 800a060:	fb03 0002 	mla	r0, r3, r2, r0
 800a064:	e7d0      	b.n	800a008 <__gethex+0xdc>
 800a066:	4629      	mov	r1, r5
 800a068:	e7e0      	b.n	800a02c <__gethex+0x100>
 800a06a:	4621      	mov	r1, r4
 800a06c:	eba5 0308 	sub.w	r3, r5, r8
 800a070:	3b01      	subs	r3, #1
 800a072:	2b07      	cmp	r3, #7
 800a074:	dc0a      	bgt.n	800a08c <__gethex+0x160>
 800a076:	4648      	mov	r0, r9
 800a078:	f7fd ff5a 	bl	8007f30 <_Balloc>
 800a07c:	4604      	mov	r4, r0
 800a07e:	b940      	cbnz	r0, 800a092 <__gethex+0x166>
 800a080:	4602      	mov	r2, r0
 800a082:	21e4      	movs	r1, #228	; 0xe4
 800a084:	4b61      	ldr	r3, [pc, #388]	; (800a20c <__gethex+0x2e0>)
 800a086:	4862      	ldr	r0, [pc, #392]	; (800a210 <__gethex+0x2e4>)
 800a088:	f7ff feb6 	bl	8009df8 <__assert_func>
 800a08c:	3101      	adds	r1, #1
 800a08e:	105b      	asrs	r3, r3, #1
 800a090:	e7ef      	b.n	800a072 <__gethex+0x146>
 800a092:	2300      	movs	r3, #0
 800a094:	469b      	mov	fp, r3
 800a096:	f100 0a14 	add.w	sl, r0, #20
 800a09a:	f8cd a004 	str.w	sl, [sp, #4]
 800a09e:	45a8      	cmp	r8, r5
 800a0a0:	d344      	bcc.n	800a12c <__gethex+0x200>
 800a0a2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a0a6:	4658      	mov	r0, fp
 800a0a8:	f848 bb04 	str.w	fp, [r8], #4
 800a0ac:	eba8 080a 	sub.w	r8, r8, sl
 800a0b0:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800a0b4:	6122      	str	r2, [r4, #16]
 800a0b6:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800a0ba:	f7fe f82b 	bl	8008114 <__hi0bits>
 800a0be:	683d      	ldr	r5, [r7, #0]
 800a0c0:	eba8 0800 	sub.w	r8, r8, r0
 800a0c4:	45a8      	cmp	r8, r5
 800a0c6:	dd59      	ble.n	800a17c <__gethex+0x250>
 800a0c8:	eba8 0805 	sub.w	r8, r8, r5
 800a0cc:	4641      	mov	r1, r8
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f7fe fba9 	bl	8008826 <__any_on>
 800a0d4:	4683      	mov	fp, r0
 800a0d6:	b1b8      	cbz	r0, 800a108 <__gethex+0x1dc>
 800a0d8:	f04f 0b01 	mov.w	fp, #1
 800a0dc:	f108 33ff 	add.w	r3, r8, #4294967295
 800a0e0:	1159      	asrs	r1, r3, #5
 800a0e2:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0e6:	f003 021f 	and.w	r2, r3, #31
 800a0ea:	fa0b f202 	lsl.w	r2, fp, r2
 800a0ee:	420a      	tst	r2, r1
 800a0f0:	d00a      	beq.n	800a108 <__gethex+0x1dc>
 800a0f2:	455b      	cmp	r3, fp
 800a0f4:	dd06      	ble.n	800a104 <__gethex+0x1d8>
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	f1a8 0102 	sub.w	r1, r8, #2
 800a0fc:	f7fe fb93 	bl	8008826 <__any_on>
 800a100:	2800      	cmp	r0, #0
 800a102:	d138      	bne.n	800a176 <__gethex+0x24a>
 800a104:	f04f 0b02 	mov.w	fp, #2
 800a108:	4641      	mov	r1, r8
 800a10a:	4620      	mov	r0, r4
 800a10c:	f7ff fea6 	bl	8009e5c <rshift>
 800a110:	4446      	add	r6, r8
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	42b3      	cmp	r3, r6
 800a116:	da41      	bge.n	800a19c <__gethex+0x270>
 800a118:	4621      	mov	r1, r4
 800a11a:	4648      	mov	r0, r9
 800a11c:	f7fd ff48 	bl	8007fb0 <_Bfree>
 800a120:	2300      	movs	r3, #0
 800a122:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a124:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a128:	6013      	str	r3, [r2, #0]
 800a12a:	e789      	b.n	800a040 <__gethex+0x114>
 800a12c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a130:	2a2e      	cmp	r2, #46	; 0x2e
 800a132:	d014      	beq.n	800a15e <__gethex+0x232>
 800a134:	2b20      	cmp	r3, #32
 800a136:	d106      	bne.n	800a146 <__gethex+0x21a>
 800a138:	9b01      	ldr	r3, [sp, #4]
 800a13a:	f843 bb04 	str.w	fp, [r3], #4
 800a13e:	f04f 0b00 	mov.w	fp, #0
 800a142:	9301      	str	r3, [sp, #4]
 800a144:	465b      	mov	r3, fp
 800a146:	7828      	ldrb	r0, [r5, #0]
 800a148:	9303      	str	r3, [sp, #12]
 800a14a:	f7ff feda 	bl	8009f02 <__hexdig_fun>
 800a14e:	9b03      	ldr	r3, [sp, #12]
 800a150:	f000 000f 	and.w	r0, r0, #15
 800a154:	4098      	lsls	r0, r3
 800a156:	ea4b 0b00 	orr.w	fp, fp, r0
 800a15a:	3304      	adds	r3, #4
 800a15c:	e79f      	b.n	800a09e <__gethex+0x172>
 800a15e:	45a8      	cmp	r8, r5
 800a160:	d8e8      	bhi.n	800a134 <__gethex+0x208>
 800a162:	2201      	movs	r2, #1
 800a164:	4628      	mov	r0, r5
 800a166:	4928      	ldr	r1, [pc, #160]	; (800a208 <__gethex+0x2dc>)
 800a168:	9303      	str	r3, [sp, #12]
 800a16a:	f7ff fe0f 	bl	8009d8c <strncmp>
 800a16e:	9b03      	ldr	r3, [sp, #12]
 800a170:	2800      	cmp	r0, #0
 800a172:	d1df      	bne.n	800a134 <__gethex+0x208>
 800a174:	e793      	b.n	800a09e <__gethex+0x172>
 800a176:	f04f 0b03 	mov.w	fp, #3
 800a17a:	e7c5      	b.n	800a108 <__gethex+0x1dc>
 800a17c:	da0b      	bge.n	800a196 <__gethex+0x26a>
 800a17e:	eba5 0808 	sub.w	r8, r5, r8
 800a182:	4621      	mov	r1, r4
 800a184:	4642      	mov	r2, r8
 800a186:	4648      	mov	r0, r9
 800a188:	f7fe f92a 	bl	80083e0 <__lshift>
 800a18c:	4604      	mov	r4, r0
 800a18e:	eba6 0608 	sub.w	r6, r6, r8
 800a192:	f100 0a14 	add.w	sl, r0, #20
 800a196:	f04f 0b00 	mov.w	fp, #0
 800a19a:	e7ba      	b.n	800a112 <__gethex+0x1e6>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	42b3      	cmp	r3, r6
 800a1a0:	dd74      	ble.n	800a28c <__gethex+0x360>
 800a1a2:	1b9e      	subs	r6, r3, r6
 800a1a4:	42b5      	cmp	r5, r6
 800a1a6:	dc35      	bgt.n	800a214 <__gethex+0x2e8>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d023      	beq.n	800a1f6 <__gethex+0x2ca>
 800a1ae:	2b03      	cmp	r3, #3
 800a1b0:	d025      	beq.n	800a1fe <__gethex+0x2d2>
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d115      	bne.n	800a1e2 <__gethex+0x2b6>
 800a1b6:	42b5      	cmp	r5, r6
 800a1b8:	d113      	bne.n	800a1e2 <__gethex+0x2b6>
 800a1ba:	2d01      	cmp	r5, #1
 800a1bc:	d10b      	bne.n	800a1d6 <__gethex+0x2aa>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	9a02      	ldr	r2, [sp, #8]
 800a1c2:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a1c6:	6013      	str	r3, [r2, #0]
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	6123      	str	r3, [r4, #16]
 800a1cc:	f8ca 3000 	str.w	r3, [sl]
 800a1d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1d2:	601c      	str	r4, [r3, #0]
 800a1d4:	e734      	b.n	800a040 <__gethex+0x114>
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	1e69      	subs	r1, r5, #1
 800a1da:	f7fe fb24 	bl	8008826 <__any_on>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d1ed      	bne.n	800a1be <__gethex+0x292>
 800a1e2:	4621      	mov	r1, r4
 800a1e4:	4648      	mov	r0, r9
 800a1e6:	f7fd fee3 	bl	8007fb0 <_Bfree>
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1ee:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a1f2:	6013      	str	r3, [r2, #0]
 800a1f4:	e724      	b.n	800a040 <__gethex+0x114>
 800a1f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1f2      	bne.n	800a1e2 <__gethex+0x2b6>
 800a1fc:	e7df      	b.n	800a1be <__gethex+0x292>
 800a1fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1dc      	bne.n	800a1be <__gethex+0x292>
 800a204:	e7ed      	b.n	800a1e2 <__gethex+0x2b6>
 800a206:	bf00      	nop
 800a208:	0800aa04 	.word	0x0800aa04
 800a20c:	0800a897 	.word	0x0800a897
 800a210:	0800abae 	.word	0x0800abae
 800a214:	f106 38ff 	add.w	r8, r6, #4294967295
 800a218:	f1bb 0f00 	cmp.w	fp, #0
 800a21c:	d133      	bne.n	800a286 <__gethex+0x35a>
 800a21e:	f1b8 0f00 	cmp.w	r8, #0
 800a222:	d004      	beq.n	800a22e <__gethex+0x302>
 800a224:	4641      	mov	r1, r8
 800a226:	4620      	mov	r0, r4
 800a228:	f7fe fafd 	bl	8008826 <__any_on>
 800a22c:	4683      	mov	fp, r0
 800a22e:	2301      	movs	r3, #1
 800a230:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a234:	f008 081f 	and.w	r8, r8, #31
 800a238:	fa03 f308 	lsl.w	r3, r3, r8
 800a23c:	f04f 0802 	mov.w	r8, #2
 800a240:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a244:	4631      	mov	r1, r6
 800a246:	4213      	tst	r3, r2
 800a248:	4620      	mov	r0, r4
 800a24a:	bf18      	it	ne
 800a24c:	f04b 0b02 	orrne.w	fp, fp, #2
 800a250:	1bad      	subs	r5, r5, r6
 800a252:	f7ff fe03 	bl	8009e5c <rshift>
 800a256:	687e      	ldr	r6, [r7, #4]
 800a258:	f1bb 0f00 	cmp.w	fp, #0
 800a25c:	d04a      	beq.n	800a2f4 <__gethex+0x3c8>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2b02      	cmp	r3, #2
 800a262:	d016      	beq.n	800a292 <__gethex+0x366>
 800a264:	2b03      	cmp	r3, #3
 800a266:	d018      	beq.n	800a29a <__gethex+0x36e>
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d109      	bne.n	800a280 <__gethex+0x354>
 800a26c:	f01b 0f02 	tst.w	fp, #2
 800a270:	d006      	beq.n	800a280 <__gethex+0x354>
 800a272:	f8da 3000 	ldr.w	r3, [sl]
 800a276:	ea4b 0b03 	orr.w	fp, fp, r3
 800a27a:	f01b 0f01 	tst.w	fp, #1
 800a27e:	d10f      	bne.n	800a2a0 <__gethex+0x374>
 800a280:	f048 0810 	orr.w	r8, r8, #16
 800a284:	e036      	b.n	800a2f4 <__gethex+0x3c8>
 800a286:	f04f 0b01 	mov.w	fp, #1
 800a28a:	e7d0      	b.n	800a22e <__gethex+0x302>
 800a28c:	f04f 0801 	mov.w	r8, #1
 800a290:	e7e2      	b.n	800a258 <__gethex+0x32c>
 800a292:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a294:	f1c3 0301 	rsb	r3, r3, #1
 800a298:	930f      	str	r3, [sp, #60]	; 0x3c
 800a29a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d0ef      	beq.n	800a280 <__gethex+0x354>
 800a2a0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a2a4:	f104 0214 	add.w	r2, r4, #20
 800a2a8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a2b4:	4694      	mov	ip, r2
 800a2b6:	f852 1b04 	ldr.w	r1, [r2], #4
 800a2ba:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a2be:	d01e      	beq.n	800a2fe <__gethex+0x3d2>
 800a2c0:	3101      	adds	r1, #1
 800a2c2:	f8cc 1000 	str.w	r1, [ip]
 800a2c6:	f1b8 0f02 	cmp.w	r8, #2
 800a2ca:	f104 0214 	add.w	r2, r4, #20
 800a2ce:	d13d      	bne.n	800a34c <__gethex+0x420>
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	42ab      	cmp	r3, r5
 800a2d6:	d10b      	bne.n	800a2f0 <__gethex+0x3c4>
 800a2d8:	2301      	movs	r3, #1
 800a2da:	1169      	asrs	r1, r5, #5
 800a2dc:	f005 051f 	and.w	r5, r5, #31
 800a2e0:	fa03 f505 	lsl.w	r5, r3, r5
 800a2e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2e8:	421d      	tst	r5, r3
 800a2ea:	bf18      	it	ne
 800a2ec:	f04f 0801 	movne.w	r8, #1
 800a2f0:	f048 0820 	orr.w	r8, r8, #32
 800a2f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2f6:	601c      	str	r4, [r3, #0]
 800a2f8:	9b02      	ldr	r3, [sp, #8]
 800a2fa:	601e      	str	r6, [r3, #0]
 800a2fc:	e6a0      	b.n	800a040 <__gethex+0x114>
 800a2fe:	4290      	cmp	r0, r2
 800a300:	f842 3c04 	str.w	r3, [r2, #-4]
 800a304:	d8d6      	bhi.n	800a2b4 <__gethex+0x388>
 800a306:	68a2      	ldr	r2, [r4, #8]
 800a308:	4593      	cmp	fp, r2
 800a30a:	db17      	blt.n	800a33c <__gethex+0x410>
 800a30c:	6861      	ldr	r1, [r4, #4]
 800a30e:	4648      	mov	r0, r9
 800a310:	3101      	adds	r1, #1
 800a312:	f7fd fe0d 	bl	8007f30 <_Balloc>
 800a316:	4682      	mov	sl, r0
 800a318:	b918      	cbnz	r0, 800a322 <__gethex+0x3f6>
 800a31a:	4602      	mov	r2, r0
 800a31c:	2184      	movs	r1, #132	; 0x84
 800a31e:	4b1a      	ldr	r3, [pc, #104]	; (800a388 <__gethex+0x45c>)
 800a320:	e6b1      	b.n	800a086 <__gethex+0x15a>
 800a322:	6922      	ldr	r2, [r4, #16]
 800a324:	f104 010c 	add.w	r1, r4, #12
 800a328:	3202      	adds	r2, #2
 800a32a:	0092      	lsls	r2, r2, #2
 800a32c:	300c      	adds	r0, #12
 800a32e:	f7ff fd4f 	bl	8009dd0 <memcpy>
 800a332:	4621      	mov	r1, r4
 800a334:	4648      	mov	r0, r9
 800a336:	f7fd fe3b 	bl	8007fb0 <_Bfree>
 800a33a:	4654      	mov	r4, sl
 800a33c:	6922      	ldr	r2, [r4, #16]
 800a33e:	1c51      	adds	r1, r2, #1
 800a340:	6121      	str	r1, [r4, #16]
 800a342:	2101      	movs	r1, #1
 800a344:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a348:	6151      	str	r1, [r2, #20]
 800a34a:	e7bc      	b.n	800a2c6 <__gethex+0x39a>
 800a34c:	6921      	ldr	r1, [r4, #16]
 800a34e:	4559      	cmp	r1, fp
 800a350:	dd0b      	ble.n	800a36a <__gethex+0x43e>
 800a352:	2101      	movs	r1, #1
 800a354:	4620      	mov	r0, r4
 800a356:	f7ff fd81 	bl	8009e5c <rshift>
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	3601      	adds	r6, #1
 800a35e:	42b3      	cmp	r3, r6
 800a360:	f6ff aeda 	blt.w	800a118 <__gethex+0x1ec>
 800a364:	f04f 0801 	mov.w	r8, #1
 800a368:	e7c2      	b.n	800a2f0 <__gethex+0x3c4>
 800a36a:	f015 051f 	ands.w	r5, r5, #31
 800a36e:	d0f9      	beq.n	800a364 <__gethex+0x438>
 800a370:	9b01      	ldr	r3, [sp, #4]
 800a372:	f1c5 0520 	rsb	r5, r5, #32
 800a376:	441a      	add	r2, r3
 800a378:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a37c:	f7fd feca 	bl	8008114 <__hi0bits>
 800a380:	42a8      	cmp	r0, r5
 800a382:	dbe6      	blt.n	800a352 <__gethex+0x426>
 800a384:	e7ee      	b.n	800a364 <__gethex+0x438>
 800a386:	bf00      	nop
 800a388:	0800a897 	.word	0x0800a897

0800a38c <L_shift>:
 800a38c:	f1c2 0208 	rsb	r2, r2, #8
 800a390:	0092      	lsls	r2, r2, #2
 800a392:	b570      	push	{r4, r5, r6, lr}
 800a394:	f1c2 0620 	rsb	r6, r2, #32
 800a398:	6843      	ldr	r3, [r0, #4]
 800a39a:	6804      	ldr	r4, [r0, #0]
 800a39c:	fa03 f506 	lsl.w	r5, r3, r6
 800a3a0:	432c      	orrs	r4, r5
 800a3a2:	40d3      	lsrs	r3, r2
 800a3a4:	6004      	str	r4, [r0, #0]
 800a3a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a3aa:	4288      	cmp	r0, r1
 800a3ac:	d3f4      	bcc.n	800a398 <L_shift+0xc>
 800a3ae:	bd70      	pop	{r4, r5, r6, pc}

0800a3b0 <__match>:
 800a3b0:	b530      	push	{r4, r5, lr}
 800a3b2:	6803      	ldr	r3, [r0, #0]
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3ba:	b914      	cbnz	r4, 800a3c2 <__match+0x12>
 800a3bc:	6003      	str	r3, [r0, #0]
 800a3be:	2001      	movs	r0, #1
 800a3c0:	bd30      	pop	{r4, r5, pc}
 800a3c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a3ca:	2d19      	cmp	r5, #25
 800a3cc:	bf98      	it	ls
 800a3ce:	3220      	addls	r2, #32
 800a3d0:	42a2      	cmp	r2, r4
 800a3d2:	d0f0      	beq.n	800a3b6 <__match+0x6>
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	e7f3      	b.n	800a3c0 <__match+0x10>

0800a3d8 <__hexnan>:
 800a3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	2500      	movs	r5, #0
 800a3de:	680b      	ldr	r3, [r1, #0]
 800a3e0:	4682      	mov	sl, r0
 800a3e2:	115e      	asrs	r6, r3, #5
 800a3e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3e8:	f013 031f 	ands.w	r3, r3, #31
 800a3ec:	bf18      	it	ne
 800a3ee:	3604      	addne	r6, #4
 800a3f0:	1f37      	subs	r7, r6, #4
 800a3f2:	4690      	mov	r8, r2
 800a3f4:	46b9      	mov	r9, r7
 800a3f6:	463c      	mov	r4, r7
 800a3f8:	46ab      	mov	fp, r5
 800a3fa:	b087      	sub	sp, #28
 800a3fc:	6801      	ldr	r1, [r0, #0]
 800a3fe:	9301      	str	r3, [sp, #4]
 800a400:	f846 5c04 	str.w	r5, [r6, #-4]
 800a404:	9502      	str	r5, [sp, #8]
 800a406:	784a      	ldrb	r2, [r1, #1]
 800a408:	1c4b      	adds	r3, r1, #1
 800a40a:	9303      	str	r3, [sp, #12]
 800a40c:	b342      	cbz	r2, 800a460 <__hexnan+0x88>
 800a40e:	4610      	mov	r0, r2
 800a410:	9105      	str	r1, [sp, #20]
 800a412:	9204      	str	r2, [sp, #16]
 800a414:	f7ff fd75 	bl	8009f02 <__hexdig_fun>
 800a418:	2800      	cmp	r0, #0
 800a41a:	d14f      	bne.n	800a4bc <__hexnan+0xe4>
 800a41c:	9a04      	ldr	r2, [sp, #16]
 800a41e:	9905      	ldr	r1, [sp, #20]
 800a420:	2a20      	cmp	r2, #32
 800a422:	d818      	bhi.n	800a456 <__hexnan+0x7e>
 800a424:	9b02      	ldr	r3, [sp, #8]
 800a426:	459b      	cmp	fp, r3
 800a428:	dd13      	ble.n	800a452 <__hexnan+0x7a>
 800a42a:	454c      	cmp	r4, r9
 800a42c:	d206      	bcs.n	800a43c <__hexnan+0x64>
 800a42e:	2d07      	cmp	r5, #7
 800a430:	dc04      	bgt.n	800a43c <__hexnan+0x64>
 800a432:	462a      	mov	r2, r5
 800a434:	4649      	mov	r1, r9
 800a436:	4620      	mov	r0, r4
 800a438:	f7ff ffa8 	bl	800a38c <L_shift>
 800a43c:	4544      	cmp	r4, r8
 800a43e:	d950      	bls.n	800a4e2 <__hexnan+0x10a>
 800a440:	2300      	movs	r3, #0
 800a442:	f1a4 0904 	sub.w	r9, r4, #4
 800a446:	f844 3c04 	str.w	r3, [r4, #-4]
 800a44a:	461d      	mov	r5, r3
 800a44c:	464c      	mov	r4, r9
 800a44e:	f8cd b008 	str.w	fp, [sp, #8]
 800a452:	9903      	ldr	r1, [sp, #12]
 800a454:	e7d7      	b.n	800a406 <__hexnan+0x2e>
 800a456:	2a29      	cmp	r2, #41	; 0x29
 800a458:	d155      	bne.n	800a506 <__hexnan+0x12e>
 800a45a:	3102      	adds	r1, #2
 800a45c:	f8ca 1000 	str.w	r1, [sl]
 800a460:	f1bb 0f00 	cmp.w	fp, #0
 800a464:	d04f      	beq.n	800a506 <__hexnan+0x12e>
 800a466:	454c      	cmp	r4, r9
 800a468:	d206      	bcs.n	800a478 <__hexnan+0xa0>
 800a46a:	2d07      	cmp	r5, #7
 800a46c:	dc04      	bgt.n	800a478 <__hexnan+0xa0>
 800a46e:	462a      	mov	r2, r5
 800a470:	4649      	mov	r1, r9
 800a472:	4620      	mov	r0, r4
 800a474:	f7ff ff8a 	bl	800a38c <L_shift>
 800a478:	4544      	cmp	r4, r8
 800a47a:	d934      	bls.n	800a4e6 <__hexnan+0x10e>
 800a47c:	4623      	mov	r3, r4
 800a47e:	f1a8 0204 	sub.w	r2, r8, #4
 800a482:	f853 1b04 	ldr.w	r1, [r3], #4
 800a486:	429f      	cmp	r7, r3
 800a488:	f842 1f04 	str.w	r1, [r2, #4]!
 800a48c:	d2f9      	bcs.n	800a482 <__hexnan+0xaa>
 800a48e:	1b3b      	subs	r3, r7, r4
 800a490:	f023 0303 	bic.w	r3, r3, #3
 800a494:	3304      	adds	r3, #4
 800a496:	3e03      	subs	r6, #3
 800a498:	3401      	adds	r4, #1
 800a49a:	42a6      	cmp	r6, r4
 800a49c:	bf38      	it	cc
 800a49e:	2304      	movcc	r3, #4
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	4443      	add	r3, r8
 800a4a4:	f843 2b04 	str.w	r2, [r3], #4
 800a4a8:	429f      	cmp	r7, r3
 800a4aa:	d2fb      	bcs.n	800a4a4 <__hexnan+0xcc>
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	b91b      	cbnz	r3, 800a4b8 <__hexnan+0xe0>
 800a4b0:	4547      	cmp	r7, r8
 800a4b2:	d126      	bne.n	800a502 <__hexnan+0x12a>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	603b      	str	r3, [r7, #0]
 800a4b8:	2005      	movs	r0, #5
 800a4ba:	e025      	b.n	800a508 <__hexnan+0x130>
 800a4bc:	3501      	adds	r5, #1
 800a4be:	2d08      	cmp	r5, #8
 800a4c0:	f10b 0b01 	add.w	fp, fp, #1
 800a4c4:	dd06      	ble.n	800a4d4 <__hexnan+0xfc>
 800a4c6:	4544      	cmp	r4, r8
 800a4c8:	d9c3      	bls.n	800a452 <__hexnan+0x7a>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	2501      	movs	r5, #1
 800a4ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4d2:	3c04      	subs	r4, #4
 800a4d4:	6822      	ldr	r2, [r4, #0]
 800a4d6:	f000 000f 	and.w	r0, r0, #15
 800a4da:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a4de:	6020      	str	r0, [r4, #0]
 800a4e0:	e7b7      	b.n	800a452 <__hexnan+0x7a>
 800a4e2:	2508      	movs	r5, #8
 800a4e4:	e7b5      	b.n	800a452 <__hexnan+0x7a>
 800a4e6:	9b01      	ldr	r3, [sp, #4]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d0df      	beq.n	800a4ac <__hexnan+0xd4>
 800a4ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f0:	f1c3 0320 	rsb	r3, r3, #32
 800a4f4:	40da      	lsrs	r2, r3
 800a4f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a4fa:	4013      	ands	r3, r2
 800a4fc:	f846 3c04 	str.w	r3, [r6, #-4]
 800a500:	e7d4      	b.n	800a4ac <__hexnan+0xd4>
 800a502:	3f04      	subs	r7, #4
 800a504:	e7d2      	b.n	800a4ac <__hexnan+0xd4>
 800a506:	2004      	movs	r0, #4
 800a508:	b007      	add	sp, #28
 800a50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a50e <__ascii_mbtowc>:
 800a50e:	b082      	sub	sp, #8
 800a510:	b901      	cbnz	r1, 800a514 <__ascii_mbtowc+0x6>
 800a512:	a901      	add	r1, sp, #4
 800a514:	b142      	cbz	r2, 800a528 <__ascii_mbtowc+0x1a>
 800a516:	b14b      	cbz	r3, 800a52c <__ascii_mbtowc+0x1e>
 800a518:	7813      	ldrb	r3, [r2, #0]
 800a51a:	600b      	str	r3, [r1, #0]
 800a51c:	7812      	ldrb	r2, [r2, #0]
 800a51e:	1e10      	subs	r0, r2, #0
 800a520:	bf18      	it	ne
 800a522:	2001      	movne	r0, #1
 800a524:	b002      	add	sp, #8
 800a526:	4770      	bx	lr
 800a528:	4610      	mov	r0, r2
 800a52a:	e7fb      	b.n	800a524 <__ascii_mbtowc+0x16>
 800a52c:	f06f 0001 	mvn.w	r0, #1
 800a530:	e7f8      	b.n	800a524 <__ascii_mbtowc+0x16>

0800a532 <_realloc_r>:
 800a532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a536:	4680      	mov	r8, r0
 800a538:	4614      	mov	r4, r2
 800a53a:	460e      	mov	r6, r1
 800a53c:	b921      	cbnz	r1, 800a548 <_realloc_r+0x16>
 800a53e:	4611      	mov	r1, r2
 800a540:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a544:	f7fd bc68 	b.w	8007e18 <_malloc_r>
 800a548:	b92a      	cbnz	r2, 800a556 <_realloc_r+0x24>
 800a54a:	f7fd fbf5 	bl	8007d38 <_free_r>
 800a54e:	4625      	mov	r5, r4
 800a550:	4628      	mov	r0, r5
 800a552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a556:	f000 f8c6 	bl	800a6e6 <_malloc_usable_size_r>
 800a55a:	4284      	cmp	r4, r0
 800a55c:	4607      	mov	r7, r0
 800a55e:	d802      	bhi.n	800a566 <_realloc_r+0x34>
 800a560:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a564:	d812      	bhi.n	800a58c <_realloc_r+0x5a>
 800a566:	4621      	mov	r1, r4
 800a568:	4640      	mov	r0, r8
 800a56a:	f7fd fc55 	bl	8007e18 <_malloc_r>
 800a56e:	4605      	mov	r5, r0
 800a570:	2800      	cmp	r0, #0
 800a572:	d0ed      	beq.n	800a550 <_realloc_r+0x1e>
 800a574:	42bc      	cmp	r4, r7
 800a576:	4622      	mov	r2, r4
 800a578:	4631      	mov	r1, r6
 800a57a:	bf28      	it	cs
 800a57c:	463a      	movcs	r2, r7
 800a57e:	f7ff fc27 	bl	8009dd0 <memcpy>
 800a582:	4631      	mov	r1, r6
 800a584:	4640      	mov	r0, r8
 800a586:	f7fd fbd7 	bl	8007d38 <_free_r>
 800a58a:	e7e1      	b.n	800a550 <_realloc_r+0x1e>
 800a58c:	4635      	mov	r5, r6
 800a58e:	e7df      	b.n	800a550 <_realloc_r+0x1e>

0800a590 <__ascii_wctomb>:
 800a590:	4603      	mov	r3, r0
 800a592:	4608      	mov	r0, r1
 800a594:	b141      	cbz	r1, 800a5a8 <__ascii_wctomb+0x18>
 800a596:	2aff      	cmp	r2, #255	; 0xff
 800a598:	d904      	bls.n	800a5a4 <__ascii_wctomb+0x14>
 800a59a:	228a      	movs	r2, #138	; 0x8a
 800a59c:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a0:	601a      	str	r2, [r3, #0]
 800a5a2:	4770      	bx	lr
 800a5a4:	2001      	movs	r0, #1
 800a5a6:	700a      	strb	r2, [r1, #0]
 800a5a8:	4770      	bx	lr
	...

0800a5ac <fiprintf>:
 800a5ac:	b40e      	push	{r1, r2, r3}
 800a5ae:	b503      	push	{r0, r1, lr}
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	ab03      	add	r3, sp, #12
 800a5b4:	4805      	ldr	r0, [pc, #20]	; (800a5cc <fiprintf+0x20>)
 800a5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ba:	6800      	ldr	r0, [r0, #0]
 800a5bc:	9301      	str	r3, [sp, #4]
 800a5be:	f7ff f971 	bl	80098a4 <_vfiprintf_r>
 800a5c2:	b002      	add	sp, #8
 800a5c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5c8:	b003      	add	sp, #12
 800a5ca:	4770      	bx	lr
 800a5cc:	20000064 	.word	0x20000064

0800a5d0 <__swhatbuf_r>:
 800a5d0:	b570      	push	{r4, r5, r6, lr}
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d8:	4615      	mov	r5, r2
 800a5da:	2900      	cmp	r1, #0
 800a5dc:	461e      	mov	r6, r3
 800a5de:	b096      	sub	sp, #88	; 0x58
 800a5e0:	da0c      	bge.n	800a5fc <__swhatbuf_r+0x2c>
 800a5e2:	89a3      	ldrh	r3, [r4, #12]
 800a5e4:	2100      	movs	r1, #0
 800a5e6:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a5ea:	bf0c      	ite	eq
 800a5ec:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a5f0:	2340      	movne	r3, #64	; 0x40
 800a5f2:	2000      	movs	r0, #0
 800a5f4:	6031      	str	r1, [r6, #0]
 800a5f6:	602b      	str	r3, [r5, #0]
 800a5f8:	b016      	add	sp, #88	; 0x58
 800a5fa:	bd70      	pop	{r4, r5, r6, pc}
 800a5fc:	466a      	mov	r2, sp
 800a5fe:	f000 f849 	bl	800a694 <_fstat_r>
 800a602:	2800      	cmp	r0, #0
 800a604:	dbed      	blt.n	800a5e2 <__swhatbuf_r+0x12>
 800a606:	9901      	ldr	r1, [sp, #4]
 800a608:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a60c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a610:	4259      	negs	r1, r3
 800a612:	4159      	adcs	r1, r3
 800a614:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a618:	e7eb      	b.n	800a5f2 <__swhatbuf_r+0x22>

0800a61a <__smakebuf_r>:
 800a61a:	898b      	ldrh	r3, [r1, #12]
 800a61c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a61e:	079d      	lsls	r5, r3, #30
 800a620:	4606      	mov	r6, r0
 800a622:	460c      	mov	r4, r1
 800a624:	d507      	bpl.n	800a636 <__smakebuf_r+0x1c>
 800a626:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a62a:	6023      	str	r3, [r4, #0]
 800a62c:	6123      	str	r3, [r4, #16]
 800a62e:	2301      	movs	r3, #1
 800a630:	6163      	str	r3, [r4, #20]
 800a632:	b002      	add	sp, #8
 800a634:	bd70      	pop	{r4, r5, r6, pc}
 800a636:	466a      	mov	r2, sp
 800a638:	ab01      	add	r3, sp, #4
 800a63a:	f7ff ffc9 	bl	800a5d0 <__swhatbuf_r>
 800a63e:	9900      	ldr	r1, [sp, #0]
 800a640:	4605      	mov	r5, r0
 800a642:	4630      	mov	r0, r6
 800a644:	f7fd fbe8 	bl	8007e18 <_malloc_r>
 800a648:	b948      	cbnz	r0, 800a65e <__smakebuf_r+0x44>
 800a64a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a64e:	059a      	lsls	r2, r3, #22
 800a650:	d4ef      	bmi.n	800a632 <__smakebuf_r+0x18>
 800a652:	f023 0303 	bic.w	r3, r3, #3
 800a656:	f043 0302 	orr.w	r3, r3, #2
 800a65a:	81a3      	strh	r3, [r4, #12]
 800a65c:	e7e3      	b.n	800a626 <__smakebuf_r+0xc>
 800a65e:	89a3      	ldrh	r3, [r4, #12]
 800a660:	6020      	str	r0, [r4, #0]
 800a662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a666:	81a3      	strh	r3, [r4, #12]
 800a668:	9b00      	ldr	r3, [sp, #0]
 800a66a:	6120      	str	r0, [r4, #16]
 800a66c:	6163      	str	r3, [r4, #20]
 800a66e:	9b01      	ldr	r3, [sp, #4]
 800a670:	b15b      	cbz	r3, 800a68a <__smakebuf_r+0x70>
 800a672:	4630      	mov	r0, r6
 800a674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a678:	f000 f81e 	bl	800a6b8 <_isatty_r>
 800a67c:	b128      	cbz	r0, 800a68a <__smakebuf_r+0x70>
 800a67e:	89a3      	ldrh	r3, [r4, #12]
 800a680:	f023 0303 	bic.w	r3, r3, #3
 800a684:	f043 0301 	orr.w	r3, r3, #1
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	89a3      	ldrh	r3, [r4, #12]
 800a68c:	431d      	orrs	r5, r3
 800a68e:	81a5      	strh	r5, [r4, #12]
 800a690:	e7cf      	b.n	800a632 <__smakebuf_r+0x18>
	...

0800a694 <_fstat_r>:
 800a694:	b538      	push	{r3, r4, r5, lr}
 800a696:	2300      	movs	r3, #0
 800a698:	4d06      	ldr	r5, [pc, #24]	; (800a6b4 <_fstat_r+0x20>)
 800a69a:	4604      	mov	r4, r0
 800a69c:	4608      	mov	r0, r1
 800a69e:	4611      	mov	r1, r2
 800a6a0:	602b      	str	r3, [r5, #0]
 800a6a2:	f7f7 fa34 	bl	8001b0e <_fstat>
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	d102      	bne.n	800a6b0 <_fstat_r+0x1c>
 800a6aa:	682b      	ldr	r3, [r5, #0]
 800a6ac:	b103      	cbz	r3, 800a6b0 <_fstat_r+0x1c>
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	bd38      	pop	{r3, r4, r5, pc}
 800a6b2:	bf00      	nop
 800a6b4:	200005fc 	.word	0x200005fc

0800a6b8 <_isatty_r>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	4d05      	ldr	r5, [pc, #20]	; (800a6d4 <_isatty_r+0x1c>)
 800a6be:	4604      	mov	r4, r0
 800a6c0:	4608      	mov	r0, r1
 800a6c2:	602b      	str	r3, [r5, #0]
 800a6c4:	f7f7 fa32 	bl	8001b2c <_isatty>
 800a6c8:	1c43      	adds	r3, r0, #1
 800a6ca:	d102      	bne.n	800a6d2 <_isatty_r+0x1a>
 800a6cc:	682b      	ldr	r3, [r5, #0]
 800a6ce:	b103      	cbz	r3, 800a6d2 <_isatty_r+0x1a>
 800a6d0:	6023      	str	r3, [r4, #0]
 800a6d2:	bd38      	pop	{r3, r4, r5, pc}
 800a6d4:	200005fc 	.word	0x200005fc

0800a6d8 <abort>:
 800a6d8:	2006      	movs	r0, #6
 800a6da:	b508      	push	{r3, lr}
 800a6dc:	f000 f834 	bl	800a748 <raise>
 800a6e0:	2001      	movs	r0, #1
 800a6e2:	f7f7 f9c6 	bl	8001a72 <_exit>

0800a6e6 <_malloc_usable_size_r>:
 800a6e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6ea:	1f18      	subs	r0, r3, #4
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	bfbc      	itt	lt
 800a6f0:	580b      	ldrlt	r3, [r1, r0]
 800a6f2:	18c0      	addlt	r0, r0, r3
 800a6f4:	4770      	bx	lr

0800a6f6 <_raise_r>:
 800a6f6:	291f      	cmp	r1, #31
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	460d      	mov	r5, r1
 800a6fe:	d904      	bls.n	800a70a <_raise_r+0x14>
 800a700:	2316      	movs	r3, #22
 800a702:	6003      	str	r3, [r0, #0]
 800a704:	f04f 30ff 	mov.w	r0, #4294967295
 800a708:	bd38      	pop	{r3, r4, r5, pc}
 800a70a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a70c:	b112      	cbz	r2, 800a714 <_raise_r+0x1e>
 800a70e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a712:	b94b      	cbnz	r3, 800a728 <_raise_r+0x32>
 800a714:	4620      	mov	r0, r4
 800a716:	f000 f831 	bl	800a77c <_getpid_r>
 800a71a:	462a      	mov	r2, r5
 800a71c:	4601      	mov	r1, r0
 800a71e:	4620      	mov	r0, r4
 800a720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a724:	f000 b818 	b.w	800a758 <_kill_r>
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d00a      	beq.n	800a742 <_raise_r+0x4c>
 800a72c:	1c59      	adds	r1, r3, #1
 800a72e:	d103      	bne.n	800a738 <_raise_r+0x42>
 800a730:	2316      	movs	r3, #22
 800a732:	6003      	str	r3, [r0, #0]
 800a734:	2001      	movs	r0, #1
 800a736:	e7e7      	b.n	800a708 <_raise_r+0x12>
 800a738:	2400      	movs	r4, #0
 800a73a:	4628      	mov	r0, r5
 800a73c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a740:	4798      	blx	r3
 800a742:	2000      	movs	r0, #0
 800a744:	e7e0      	b.n	800a708 <_raise_r+0x12>
	...

0800a748 <raise>:
 800a748:	4b02      	ldr	r3, [pc, #8]	; (800a754 <raise+0xc>)
 800a74a:	4601      	mov	r1, r0
 800a74c:	6818      	ldr	r0, [r3, #0]
 800a74e:	f7ff bfd2 	b.w	800a6f6 <_raise_r>
 800a752:	bf00      	nop
 800a754:	20000064 	.word	0x20000064

0800a758 <_kill_r>:
 800a758:	b538      	push	{r3, r4, r5, lr}
 800a75a:	2300      	movs	r3, #0
 800a75c:	4d06      	ldr	r5, [pc, #24]	; (800a778 <_kill_r+0x20>)
 800a75e:	4604      	mov	r4, r0
 800a760:	4608      	mov	r0, r1
 800a762:	4611      	mov	r1, r2
 800a764:	602b      	str	r3, [r5, #0]
 800a766:	f7f7 f974 	bl	8001a52 <_kill>
 800a76a:	1c43      	adds	r3, r0, #1
 800a76c:	d102      	bne.n	800a774 <_kill_r+0x1c>
 800a76e:	682b      	ldr	r3, [r5, #0]
 800a770:	b103      	cbz	r3, 800a774 <_kill_r+0x1c>
 800a772:	6023      	str	r3, [r4, #0]
 800a774:	bd38      	pop	{r3, r4, r5, pc}
 800a776:	bf00      	nop
 800a778:	200005fc 	.word	0x200005fc

0800a77c <_getpid_r>:
 800a77c:	f7f7 b962 	b.w	8001a44 <_getpid>

0800a780 <_init>:
 800a780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a782:	bf00      	nop
 800a784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a786:	bc08      	pop	{r3}
 800a788:	469e      	mov	lr, r3
 800a78a:	4770      	bx	lr

0800a78c <_fini>:
 800a78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78e:	bf00      	nop
 800a790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a792:	bc08      	pop	{r3}
 800a794:	469e      	mov	lr, r3
 800a796:	4770      	bx	lr
