
DCMI_TO_LCD_CUSTOM_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000160ac  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e0f4  08016380  08016380  00017380  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08024474  08024474  00025474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802447c  0802447c  0002547c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08024480  08024480  00025480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00002e78  24000000  08024484  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       00009600  24002e78  080272fc  00028e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00024a84  2400c480  080308fc  00032480  2**5
                  ALLOC
  9 ._user_heap_stack 00001000  20000000  20000000  00033000  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00032478  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002747a  00000000  00000000  000324a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005877  00000000  00000000  00059920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001b40  00000000  00000000  0005f198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001469  00000000  00000000  00060cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003c025  00000000  00000000  00062141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002bd98  00000000  00000000  0009e166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00165e6e  00000000  00000000  000c9efe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000086  00000000  00000000  0022fd6c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000721c  00000000  00000000  0022fdf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000073  00000000  00000000  00237010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400c480 	.word	0x2400c480
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08016364 	.word	0x08016364

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400c484 	.word	0x2400c484
 800030c:	08016364 	.word	0x08016364

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <Camera_WriteReg>:
	{1280, 960},  /* 960P      */
	{2592, 1944}, /* 5MP       */
};

int32_t Camera_WriteReg(Camera_HandleTypeDef *hov, uint8_t regAddr, const uint8_t *pData)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b088      	sub	sp, #32
 80003b4:	af02      	add	r7, sp, #8
 80003b6:	60f8      	str	r0, [r7, #12]
 80003b8:	460b      	mov	r3, r1
 80003ba:	607a      	str	r2, [r7, #4]
 80003bc:	72fb      	strb	r3, [r7, #11]
	uint8_t tt[2];
	tt[0] = regAddr;
 80003be:	7afb      	ldrb	r3, [r7, #11]
 80003c0:	753b      	strb	r3, [r7, #20]
	tt[1] = pData[0];
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	757b      	strb	r3, [r7, #21]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	6818      	ldr	r0, [r3, #0]
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	791b      	ldrb	r3, [r3, #4]
 80003d0:	4619      	mov	r1, r3
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	f107 0214 	add.w	r2, r7, #20
 80003da:	9300      	str	r3, [sp, #0]
 80003dc:	2302      	movs	r3, #2
 80003de:	f008 ff61 	bl	80092a4 <HAL_I2C_Master_Transmit>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d101      	bne.n	80003ec <Camera_WriteReg+0x3c>
	{
		return Camera_OK;
 80003e8:	2300      	movs	r3, #0
 80003ea:	e000      	b.n	80003ee <Camera_WriteReg+0x3e>
	}
	else
	{
		return camera_ERROR;
 80003ec:	2301      	movs	r3, #1
	}
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <Camera_ReadReg>:

int32_t Camera_ReadReg(Camera_HandleTypeDef *hov, uint8_t regAddr, uint8_t *pData)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b086      	sub	sp, #24
 80003fa:	af02      	add	r7, sp, #8
 80003fc:	60f8      	str	r0, [r7, #12]
 80003fe:	460b      	mov	r3, r1
 8000400:	607a      	str	r2, [r7, #4]
 8000402:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	6818      	ldr	r0, [r3, #0]
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	3301      	adds	r3, #1
 800040e:	b299      	uxth	r1, r3
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	f107 020b 	add.w	r2, r7, #11
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2301      	movs	r3, #1
 800041c:	f008 ff42 	bl	80092a4 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	6818      	ldr	r0, [r3, #0]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	791b      	ldrb	r3, [r3, #4]
 8000428:	3301      	adds	r3, #1
 800042a:	b299      	uxth	r1, r3
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	689b      	ldr	r3, [r3, #8]
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	2301      	movs	r3, #1
 8000434:	687a      	ldr	r2, [r7, #4]
 8000436:	f009 f829 	bl	800948c <HAL_I2C_Master_Receive>
 800043a:	4603      	mov	r3, r0
 800043c:	2b00      	cmp	r3, #0
 800043e:	d101      	bne.n	8000444 <Camera_ReadReg+0x4e>
	{
		return Camera_OK;
 8000440:	2300      	movs	r3, #0
 8000442:	e000      	b.n	8000446 <Camera_ReadReg+0x50>
	}
	else
	{
		return camera_ERROR;
 8000444:	2301      	movs	r3, #1
	}
}
 8000446:	4618      	mov	r0, r3
 8000448:	3710      	adds	r7, #16
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}

0800044e <Camera_WriteRegb2>:

int32_t Camera_WriteRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t reg_data)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b086      	sub	sp, #24
 8000452:	af04      	add	r7, sp, #16
 8000454:	6078      	str	r0, [r7, #4]
 8000456:	460b      	mov	r3, r1
 8000458:	807b      	strh	r3, [r7, #2]
 800045a:	4613      	mov	r3, r2
 800045c:	707b      	strb	r3, [r7, #1]
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	6818      	ldr	r0, [r3, #0]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	791b      	ldrb	r3, [r3, #4]
 8000466:	3301      	adds	r3, #1
 8000468:	b299      	uxth	r1, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	887a      	ldrh	r2, [r7, #2]
 8000470:	9302      	str	r3, [sp, #8]
 8000472:	2301      	movs	r3, #1
 8000474:	9301      	str	r3, [sp, #4]
 8000476:	1c7b      	adds	r3, r7, #1
 8000478:	9300      	str	r3, [sp, #0]
 800047a:	2302      	movs	r3, #2
 800047c:	f009 f8fc 	bl	8009678 <HAL_I2C_Mem_Write>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d101      	bne.n	800048a <Camera_WriteRegb2+0x3c>
						  I2C_MEMADD_SIZE_16BIT, &reg_data, 1, hov->timeout) == HAL_OK)
	{
		return Camera_OK;
 8000486:	2300      	movs	r3, #0
 8000488:	e000      	b.n	800048c <Camera_WriteRegb2+0x3e>
	}
	else
	{
		return camera_ERROR;
 800048a:	2301      	movs	r3, #1
	}
}
 800048c:	4618      	mov	r0, r3
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <Camera_ReadRegb2>:

int32_t Camera_ReadRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t *reg_data)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b088      	sub	sp, #32
 8000498:	af04      	add	r7, sp, #16
 800049a:	60f8      	str	r0, [r7, #12]
 800049c:	460b      	mov	r3, r1
 800049e:	607a      	str	r2, [r7, #4]
 80004a0:	817b      	strh	r3, [r7, #10]
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	6818      	ldr	r0, [r3, #0]
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	791b      	ldrb	r3, [r3, #4]
 80004aa:	3301      	adds	r3, #1
 80004ac:	b299      	uxth	r1, r3
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	689b      	ldr	r3, [r3, #8]
 80004b2:	897a      	ldrh	r2, [r7, #10]
 80004b4:	9302      	str	r3, [sp, #8]
 80004b6:	2301      	movs	r3, #1
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	2302      	movs	r3, #2
 80004c0:	f009 f9ee 	bl	80098a0 <HAL_I2C_Mem_Read>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d101      	bne.n	80004ce <Camera_ReadRegb2+0x3a>
						 I2C_MEMADD_SIZE_16BIT, reg_data, 1, hov->timeout) == HAL_OK)
	{
		return Camera_OK;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e000      	b.n	80004d0 <Camera_ReadRegb2+0x3c>
	}
	else
	{
		return camera_ERROR;
 80004ce:	2301      	movs	r3, #1
	}
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3710      	adds	r7, #16
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <Camera_read_id>:
	}
	return Camera_OK;
}

int32_t Camera_read_id(Camera_HandleTypeDef *hov)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	uint8_t temp[2];
	temp[0] = 0x01;
 80004e0:	2301      	movs	r3, #1
 80004e2:	733b      	strb	r3, [r7, #12]
	if (hov->addr != OV5640_ADDRESS)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	791b      	ldrb	r3, [r3, #4]
 80004e8:	2b78      	cmp	r3, #120	@ 0x78
 80004ea:	d030      	beq.n	800054e <Camera_read_id+0x76>
	{
		Camera_WriteReg(hov, 0xFF, temp);
 80004ec:	f107 030c 	add.w	r3, r7, #12
 80004f0:	461a      	mov	r2, r3
 80004f2:	21ff      	movs	r1, #255	@ 0xff
 80004f4:	6878      	ldr	r0, [r7, #4]
 80004f6:	f7ff ff5b 	bl	80003b0 <Camera_WriteReg>
		Camera_ReadReg(hov, 0x1C, &temp[0]);
 80004fa:	f107 030c 	add.w	r3, r7, #12
 80004fe:	461a      	mov	r2, r3
 8000500:	211c      	movs	r1, #28
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f7ff ff77 	bl	80003f6 <Camera_ReadReg>
		Camera_ReadReg(hov, 0x1D, &temp[1]);
 8000508:	f107 030c 	add.w	r3, r7, #12
 800050c:	3301      	adds	r3, #1
 800050e:	461a      	mov	r2, r3
 8000510:	211d      	movs	r1, #29
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	f7ff ff6f 	bl	80003f6 <Camera_ReadReg>
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000518:	7b3b      	ldrb	r3, [r7, #12]
 800051a:	b21b      	sxth	r3, r3
 800051c:	021b      	lsls	r3, r3, #8
 800051e:	b21a      	sxth	r2, r3
 8000520:	7b7b      	ldrb	r3, [r7, #13]
 8000522:	b21b      	sxth	r3, r3
 8000524:	4313      	orrs	r3, r2
 8000526:	b21b      	sxth	r3, r3
 8000528:	b29a      	uxth	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	819a      	strh	r2, [r3, #12]
		Camera_ReadReg(hov, 0x0A, &temp[0]);
 800052e:	f107 030c 	add.w	r3, r7, #12
 8000532:	461a      	mov	r2, r3
 8000534:	210a      	movs	r1, #10
 8000536:	6878      	ldr	r0, [r7, #4]
 8000538:	f7ff ff5d 	bl	80003f6 <Camera_ReadReg>
		Camera_ReadReg(hov, 0x0B, &temp[1]);
 800053c:	f107 030c 	add.w	r3, r7, #12
 8000540:	3301      	adds	r3, #1
 8000542:	461a      	mov	r2, r3
 8000544:	210b      	movs	r1, #11
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	f7ff ff55 	bl	80003f6 <Camera_ReadReg>
 800054c:	e013      	b.n	8000576 <Camera_read_id+0x9e>
	}
	else
	{
#define OV5640_CHIP_IDH 0x300A
#define OV5640_CHIP_IDL 0x300B
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
 800054e:	f107 030c 	add.w	r3, r7, #12
 8000552:	461a      	mov	r2, r3
 8000554:	f243 010a 	movw	r1, #12298	@ 0x300a
 8000558:	480f      	ldr	r0, [pc, #60]	@ (8000598 <Camera_read_id+0xc0>)
 800055a:	f7ff ff9b 	bl	8000494 <Camera_ReadRegb2>
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
 800055e:	f107 030c 	add.w	r3, r7, #12
 8000562:	3301      	adds	r3, #1
 8000564:	461a      	mov	r2, r3
 8000566:	f243 010b 	movw	r1, #12299	@ 0x300b
 800056a:	480b      	ldr	r0, [pc, #44]	@ (8000598 <Camera_read_id+0xc0>)
 800056c:	f7ff ff92 	bl	8000494 <Camera_ReadRegb2>
		hov->manuf_id = 0;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2200      	movs	r2, #0
 8000574:	819a      	strh	r2, [r3, #12]
	}
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000576:	7b3b      	ldrb	r3, [r7, #12]
 8000578:	b21b      	sxth	r3, r3
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	b21a      	sxth	r2, r3
 800057e:	7b7b      	ldrb	r3, [r7, #13]
 8000580:	b21b      	sxth	r3, r3
 8000582:	4313      	orrs	r3, r2
 8000584:	b21b      	sxth	r3, r3
 8000586:	b29a      	uxth	r2, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	81da      	strh	r2, [r3, #14]
	return 0;
 800058c:	2300      	movs	r3, #0
}
 800058e:	4618      	mov	r0, r3
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	2400c49c 	.word	0x2400c49c

0800059c <Camera_Init_Device>:
	Camera_WriteReg(hov, 0x12, &temp);
	HAL_Delay(100);
}

void Camera_Init_Device(I2C_HandleTypeDef *hi2c, framesize_t framesize)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	hcamera.hi2c = hi2c;
 80005a8:	4a32      	ldr	r2, [pc, #200]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	6013      	str	r3, [r2, #0]
	hcamera.addr = OV7670_ADDRESS;
 80005ae:	4b31      	ldr	r3, [pc, #196]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005b0:	2242      	movs	r2, #66	@ 0x42
 80005b2:	711a      	strb	r2, [r3, #4]
	hcamera.timeout = 100;
 80005b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005b6:	2264      	movs	r2, #100	@ 0x64
 80005b8:	609a      	str	r2, [r3, #8]

	Camera_read_id(&hcamera);
 80005ba:	482e      	ldr	r0, [pc, #184]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005bc:	f7ff ff8c 	bl	80004d8 <Camera_read_id>
	if (hcamera.manuf_id == 0x7fa2 && hcamera.device_id == 0x7673)
 80005c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005c2:	899b      	ldrh	r3, [r3, #12]
 80005c4:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d108      	bne.n	80005de <Camera_Init_Device+0x42>
 80005cc:	4b29      	ldr	r3, [pc, #164]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005ce:	89db      	ldrh	r3, [r3, #14]
 80005d0:	f247 6273 	movw	r2, #30323	@ 0x7673
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d102      	bne.n	80005de <Camera_Init_Device+0x42>
		OV7670_Config();
 80005d8:	f001 f92e 	bl	8001838 <OV7670_Config>
 80005dc:	e045      	b.n	800066a <Camera_Init_Device+0xce>
	else
	{
		hcamera.addr = OV2640_ADDRESS;
 80005de:	4b25      	ldr	r3, [pc, #148]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005e0:	2260      	movs	r2, #96	@ 0x60
 80005e2:	711a      	strb	r2, [r3, #4]
		Camera_read_id(&hcamera);
 80005e4:	4823      	ldr	r0, [pc, #140]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005e6:	f7ff ff77 	bl	80004d8 <Camera_read_id>
		if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x2641) <= 2))
 80005ea:	4b22      	ldr	r3, [pc, #136]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005ec:	899b      	ldrh	r3, [r3, #12]
 80005ee:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d10a      	bne.n	800060c <Camera_Init_Device+0x70>
 80005f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <Camera_Init_Device+0xd8>)
 80005f8:	89db      	ldrh	r3, [r3, #14]
 80005fa:	f242 6243 	movw	r2, #9795	@ 0x2643
 80005fe:	4293      	cmp	r3, r2
 8000600:	d804      	bhi.n	800060c <Camera_Init_Device+0x70>
		{
			ov2640_init(framesize);
 8000602:	78fb      	ldrb	r3, [r7, #3]
 8000604:	4618      	mov	r0, r3
 8000606:	f000 f9b5 	bl	8000974 <ov2640_init>
 800060a:	e02e      	b.n	800066a <Camera_Init_Device+0xce>
		}
		else
		{
			hcamera.addr = OV7725_ADDRESS;
 800060c:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <Camera_Init_Device+0xd8>)
 800060e:	2242      	movs	r2, #66	@ 0x42
 8000610:	711a      	strb	r2, [r3, #4]
			Camera_read_id(&hcamera);
 8000612:	4818      	ldr	r0, [pc, #96]	@ (8000674 <Camera_Init_Device+0xd8>)
 8000614:	f7ff ff60 	bl	80004d8 <Camera_read_id>
			if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x7721) <= 2))
 8000618:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <Camera_Init_Device+0xd8>)
 800061a:	899b      	ldrh	r3, [r3, #12]
 800061c:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 8000620:	4293      	cmp	r3, r2
 8000622:	d10a      	bne.n	800063a <Camera_Init_Device+0x9e>
 8000624:	4b13      	ldr	r3, [pc, #76]	@ (8000674 <Camera_Init_Device+0xd8>)
 8000626:	89db      	ldrh	r3, [r3, #14]
 8000628:	f247 7223 	movw	r2, #30499	@ 0x7723
 800062c:	4293      	cmp	r3, r2
 800062e:	d804      	bhi.n	800063a <Camera_Init_Device+0x9e>
			{
				ov7725_init(framesize);
 8000630:	78fb      	ldrb	r3, [r7, #3]
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fbe6 	bl	8001e04 <ov7725_init>
 8000638:	e017      	b.n	800066a <Camera_Init_Device+0xce>
			}
			else
			{

				hcamera.addr = OV5640_ADDRESS;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <Camera_Init_Device+0xd8>)
 800063c:	2278      	movs	r2, #120	@ 0x78
 800063e:	711a      	strb	r2, [r3, #4]
				Camera_read_id(&hcamera);
 8000640:	480c      	ldr	r0, [pc, #48]	@ (8000674 <Camera_Init_Device+0xd8>)
 8000642:	f7ff ff49 	bl	80004d8 <Camera_read_id>
				if (hcamera.device_id == 0x5640)
 8000646:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <Camera_Init_Device+0xd8>)
 8000648:	89db      	ldrh	r3, [r3, #14]
 800064a:	f245 6240 	movw	r2, #22080	@ 0x5640
 800064e:	4293      	cmp	r3, r2
 8000650:	d104      	bne.n	800065c <Camera_Init_Device+0xc0>
				{
					// 自动对焦 AF 未实现
					ov5640_init(framesize);
 8000652:	78fb      	ldrb	r3, [r7, #3]
 8000654:	4618      	mov	r0, r3
 8000656:	f001 f83b 	bl	80016d0 <ov5640_init>
					hcamera.device_id = 0;
				}
			}
		}
	}
}
 800065a:	e006      	b.n	800066a <Camera_Init_Device+0xce>
					hcamera.addr = 0;
 800065c:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <Camera_Init_Device+0xd8>)
 800065e:	2200      	movs	r2, #0
 8000660:	711a      	strb	r2, [r3, #4]
					hcamera.device_id = 0;
 8000662:	4b04      	ldr	r3, [pc, #16]	@ (8000674 <Camera_Init_Device+0xd8>)
 8000664:	2200      	movs	r2, #0
 8000666:	81da      	strh	r2, [r3, #14]
}
 8000668:	e7ff      	b.n	800066a <Camera_Init_Device+0xce>
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2400c49c 	.word	0x2400c49c

08000678 <OV2640_WR_Reg>:
    {0x00, 0x80, 0x80}, // Normal
};

//-----------------------------------------------------
static uint8_t OV2640_WR_Reg(uint8_t reg, uint8_t data)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	71bb      	strb	r3, [r7, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8000688:	1dba      	adds	r2, r7, #6
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	4619      	mov	r1, r3
 800068e:	4804      	ldr	r0, [pc, #16]	@ (80006a0 <OV2640_WR_Reg+0x28>)
 8000690:	f7ff fe8e 	bl	80003b0 <Camera_WriteReg>
    return 0;
 8000694:	2300      	movs	r3, #0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2400c49c 	.word	0x2400c49c

080006a4 <OV2640_RD_Reg>:

//---------------------------------------
static uint8_t OV2640_RD_Reg(uint8_t reg)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
  Camera_ReadReg(&hcamera,reg,&data);
 80006ae:	f107 020f 	add.w	r2, r7, #15
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4804      	ldr	r0, [pc, #16]	@ (80006c8 <OV2640_RD_Reg+0x24>)
 80006b8:	f7ff fe9d 	bl	80003f6 <Camera_ReadReg>
    return data;
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3710      	adds	r7, #16
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	2400c49c 	.word	0x2400c49c

080006cc <wrSensorRegs>:

//------------------------------------------------
static void wrSensorRegs(const uint8_t (*regs)[2])
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
    for (int i = 0; regs[i][0]; i++) {
 80006d4:	2300      	movs	r3, #0
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	e010      	b.n	80006fc <wrSensorRegs+0x30>
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	7819      	ldrb	r1, [r3, #0]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	4413      	add	r3, r2
 80006ec:	3301      	adds	r3, #1
 80006ee:	461a      	mov	r2, r3
 80006f0:	4808      	ldr	r0, [pc, #32]	@ (8000714 <wrSensorRegs+0x48>)
 80006f2:	f7ff fe5d 	bl	80003b0 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3301      	adds	r3, #1
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1e7      	bne.n	80006da <wrSensorRegs+0xe>
    }
}
 800070a:	bf00      	nop
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	2400c49c 	.word	0x2400c49c

08000718 <reset>:

//----------------
static int reset()
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	  ov2640_delay(100);
 800071c:	2064      	movs	r0, #100	@ 0x64
 800071e:	f004 ff43 	bl	80055a8 <HAL_Delay>
    // Reset all registers
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000722:	2101      	movs	r1, #1
 8000724:	20ff      	movs	r0, #255	@ 0xff
 8000726:	f7ff ffa7 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(COM7, COM7_SRST);
 800072a:	2180      	movs	r1, #128	@ 0x80
 800072c:	2012      	movs	r0, #18
 800072e:	f7ff ffa3 	bl	8000678 <OV2640_WR_Reg>
    // Delay 5 ms
    ov2640_delay(5);
 8000732:	2005      	movs	r0, #5
 8000734:	f004 ff38 	bl	80055a8 <HAL_Delay>
    wrSensorRegs(ov2640_Slow_regs);
 8000738:	4804      	ldr	r0, [pc, #16]	@ (800074c <reset+0x34>)
 800073a:	f7ff ffc7 	bl	80006cc <wrSensorRegs>
    // 30 ms
    ov2640_delay(30);
 800073e:	201e      	movs	r0, #30
 8000740:	f004 ff32 	bl	80055a8 <HAL_Delay>

    return 0;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	0801650c 	.word	0x0801650c

08000750 <_set_framesize>:
    return ret;
}

//-------------------------------------------
static void _set_framesize(uint8_t framesize)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
    uint8_t cbar, qsreg, com7;

    // save color bar status and qs register
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800075a:	2101      	movs	r1, #1
 800075c:	20ff      	movs	r0, #255	@ 0xff
 800075e:	f7ff ff8b 	bl	8000678 <OV2640_WR_Reg>
    cbar = OV2640_RD_Reg(COM7) & COM7_COLOR_BAR;
 8000762:	2012      	movs	r0, #18
 8000764:	f7ff ff9e 	bl	80006a4 <OV2640_RD_Reg>
 8000768:	4603      	mov	r3, r0
 800076a:	f003 0302 	and.w	r3, r3, #2
 800076e:	74fb      	strb	r3, [r7, #19]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000770:	2100      	movs	r1, #0
 8000772:	20ff      	movs	r0, #255	@ 0xff
 8000774:	f7ff ff80 	bl	8000678 <OV2640_WR_Reg>
    qsreg = OV2640_RD_Reg(QS);
 8000778:	2044      	movs	r0, #68	@ 0x44
 800077a:	f7ff ff93 	bl	80006a4 <OV2640_RD_Reg>
 800077e:	4603      	mov	r3, r0
 8000780:	74bb      	strb	r3, [r7, #18]

    uint16_t w = dvp_cam_resolution[framesize][0];
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	4a35      	ldr	r2, [pc, #212]	@ (800085c <_set_framesize+0x10c>)
 8000786:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800078a:	823b      	strh	r3, [r7, #16]
    uint16_t h = dvp_cam_resolution[framesize][1];
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	4a33      	ldr	r2, [pc, #204]	@ (800085c <_set_framesize+0x10c>)
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	4413      	add	r3, r2
 8000794:	885b      	ldrh	r3, [r3, #2]
 8000796:	81fb      	strh	r3, [r7, #14]
    const uint8_t (*regs)[2];

    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000798:	4b30      	ldr	r3, [pc, #192]	@ (800085c <_set_framesize+0x10c>)
 800079a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800079e:	8a3a      	ldrh	r2, [r7, #16]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d802      	bhi.n	80007aa <_set_framesize+0x5a>
 80007a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000860 <_set_framesize+0x110>)
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	e001      	b.n	80007ae <_set_framesize+0x5e>
    else regs = OV2640_uxga_regs;
 80007aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000864 <_set_framesize+0x114>)
 80007ac:	617b      	str	r3, [r7, #20]

    // Disable DSP
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80007ae:	2100      	movs	r1, #0
 80007b0:	20ff      	movs	r0, #255	@ 0xff
 80007b2:	f7ff ff61 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 80007b6:	2101      	movs	r1, #1
 80007b8:	2005      	movs	r0, #5
 80007ba:	f7ff ff5d 	bl	8000678 <OV2640_WR_Reg>

    // Write output width
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 80007be:	8a3b      	ldrh	r3, [r7, #16]
 80007c0:	089b      	lsrs	r3, r3, #2
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	4619      	mov	r1, r3
 80007c8:	205a      	movs	r0, #90	@ 0x5a
 80007ca:	f7ff ff55 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 80007ce:	89fb      	ldrh	r3, [r7, #14]
 80007d0:	089b      	lsrs	r3, r3, #2
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	4619      	mov	r1, r3
 80007d8:	205b      	movs	r0, #91	@ 0x5b
 80007da:	f7ff ff4d 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 80007de:	89fb      	ldrh	r3, [r7, #14]
 80007e0:	0a1b      	lsrs	r3, r3, #8
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	f003 0304 	and.w	r3, r3, #4
 80007ea:	b25a      	sxtb	r2, r3
 80007ec:	8a3b      	ldrh	r3, [r7, #16]
 80007ee:	0a9b      	lsrs	r3, r3, #10
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	b25b      	sxtb	r3, r3
 80007f4:	f003 0303 	and.w	r3, r3, #3
 80007f8:	b25b      	sxtb	r3, r3
 80007fa:	4313      	orrs	r3, r2
 80007fc:	b25b      	sxtb	r3, r3
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4619      	mov	r1, r3
 8000802:	205c      	movs	r0, #92	@ 0x5c
 8000804:	f7ff ff38 	bl	8000678 <OV2640_WR_Reg>

    // Set CLKRC
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000808:	2101      	movs	r1, #1
 800080a:	20ff      	movs	r0, #255	@ 0xff
 800080c:	f7ff ff34 	bl	8000678 <OV2640_WR_Reg>
    //OV2640_WR_Reg(CLKRC, ov2640_sensor->night_mode);

    // Write DSP input regsiters
    wrSensorRegs(regs);
 8000810:	6978      	ldr	r0, [r7, #20]
 8000812:	f7ff ff5b 	bl	80006cc <wrSensorRegs>

    // restore color bar status
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000816:	2101      	movs	r1, #1
 8000818:	20ff      	movs	r0, #255	@ 0xff
 800081a:	f7ff ff2d 	bl	8000678 <OV2640_WR_Reg>
    com7 = OV2640_RD_Reg(COM7) | cbar;
 800081e:	2012      	movs	r0, #18
 8000820:	f7ff ff40 	bl	80006a4 <OV2640_RD_Reg>
 8000824:	4603      	mov	r3, r0
 8000826:	461a      	mov	r2, r3
 8000828:	7cfb      	ldrb	r3, [r7, #19]
 800082a:	4313      	orrs	r3, r2
 800082c:	737b      	strb	r3, [r7, #13]
    OV2640_WR_Reg(COM7, com7);
 800082e:	7b7b      	ldrb	r3, [r7, #13]
 8000830:	4619      	mov	r1, r3
 8000832:	2012      	movs	r0, #18
 8000834:	f7ff ff20 	bl	8000678 <OV2640_WR_Reg>

    // restore qs register
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000838:	2100      	movs	r1, #0
 800083a:	20ff      	movs	r0, #255	@ 0xff
 800083c:	f7ff ff1c 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(QS, qsreg);
 8000840:	7cbb      	ldrb	r3, [r7, #18]
 8000842:	4619      	mov	r1, r3
 8000844:	2044      	movs	r0, #68	@ 0x44
 8000846:	f7ff ff17 	bl	8000678 <OV2640_WR_Reg>

    // Enable DSP
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 800084a:	2100      	movs	r1, #0
 800084c:	2005      	movs	r0, #5
 800084e:	f7ff ff13 	bl	8000678 <OV2640_WR_Reg>
}
 8000852:	bf00      	nop
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	08016458 	.word	0x08016458
 8000860:	08016680 	.word	0x08016680
 8000864:	080166c8 	.word	0x080166c8

08000868 <set_pixformat>:

//---------------------------------------------
static int set_pixformat(pixformat_t pixformat)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
    // Disable DSP
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000872:	2100      	movs	r1, #0
 8000874:	20ff      	movs	r0, #255	@ 0xff
 8000876:	f7ff feff 	bl	8000678 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 800087a:	2101      	movs	r1, #1
 800087c:	2005      	movs	r0, #5
 800087e:	f7ff fefb 	bl	8000678 <OV2640_WR_Reg>

    switch (pixformat) {
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b03      	cmp	r3, #3
 8000886:	d00e      	beq.n	80008a6 <set_pixformat+0x3e>
 8000888:	2b03      	cmp	r3, #3
 800088a:	dc10      	bgt.n	80008ae <set_pixformat+0x46>
 800088c:	2b01      	cmp	r3, #1
 800088e:	d002      	beq.n	8000896 <set_pixformat+0x2e>
 8000890:	2b02      	cmp	r3, #2
 8000892:	d004      	beq.n	800089e <set_pixformat+0x36>
 8000894:	e00b      	b.n	80008ae <set_pixformat+0x46>
        case PIXFORMAT_RGB565:
            //OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
            //OV2640_WR_Reg(COM8, COM8_SET(COM8_BNDF_EN | COM8_AGC_EN | COM8_AEC_EN));
            wrSensorRegs(rgb565_regs);
 8000896:	4810      	ldr	r0, [pc, #64]	@ (80008d8 <set_pixformat+0x70>)
 8000898:	f7ff ff18 	bl	80006cc <wrSensorRegs>
            break;
 800089c:	e012      	b.n	80008c4 <set_pixformat+0x5c>
        case PIXFORMAT_JPEG:
            //OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
            //OV2640_WR_Reg(COM8, COM8_SET(COM8_BNDF_EN));
            wrSensorRegs(jpeg_regs);
 800089e:	480f      	ldr	r0, [pc, #60]	@ (80008dc <set_pixformat+0x74>)
 80008a0:	f7ff ff14 	bl	80006cc <wrSensorRegs>
            break;
 80008a4:	e00e      	b.n	80008c4 <set_pixformat+0x5c>
				case PIXFORMAT_YUV422:
					 wrSensorRegs(yuyv_regs);
 80008a6:	480e      	ldr	r0, [pc, #56]	@ (80008e0 <set_pixformat+0x78>)
 80008a8:	f7ff ff10 	bl	80006cc <wrSensorRegs>
						break;
 80008ac:	e00a      	b.n	80008c4 <set_pixformat+0x5c>
        default:
            // Enable DSP
            OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80008ae:	2100      	movs	r1, #0
 80008b0:	20ff      	movs	r0, #255	@ 0xff
 80008b2:	f7ff fee1 	bl	8000678 <OV2640_WR_Reg>
            OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 80008b6:	2100      	movs	r1, #0
 80008b8:	2005      	movs	r0, #5
 80008ba:	f7ff fedd 	bl	8000678 <OV2640_WR_Reg>
            return -1;
 80008be:	f04f 33ff 	mov.w	r3, #4294967295
 80008c2:	e005      	b.n	80008d0 <set_pixformat+0x68>
    }
    _set_framesize(hcamera.framesize);
 80008c4:	4b07      	ldr	r3, [pc, #28]	@ (80008e4 <set_pixformat+0x7c>)
 80008c6:	7c1b      	ldrb	r3, [r3, #16]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ff41 	bl	8000750 <_set_framesize>
    //OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
    //OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
    // Delay 30 ms
    //ov2640_delay(30);

    return 0;
 80008ce:	2300      	movs	r3, #0
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	080164d8 	.word	0x080164d8
 80008dc:	080164e8 	.word	0x080164e8
 80008e0:	080164f8 	.word	0x080164f8
 80008e4:	2400c49c 	.word	0x2400c49c

080008e8 <set_hmirror>:
    return OV2640_WR_Reg(COM7, reg);
}

//--------------------------------
static int set_hmirror(int enable)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80008f0:	2101      	movs	r1, #1
 80008f2:	20ff      	movs	r0, #255	@ 0xff
 80008f4:	f7ff fec0 	bl	8000678 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 80008f8:	2004      	movs	r0, #4
 80008fa:	f7ff fed3 	bl	80006a4 <OV2640_RD_Reg>
 80008fe:	4603      	mov	r3, r0
 8000900:	73fb      	strb	r3, [r7, #15]

    if (!enable) { // Already mirrored.
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d104      	bne.n	8000912 <set_hmirror+0x2a>
        reg |= REG04_HFLIP_IMG;
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800090e:	73fb      	strb	r3, [r7, #15]
 8000910:	e003      	b.n	800091a <set_hmirror+0x32>
    }
    else {
        reg &= ~REG04_HFLIP_IMG;
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000918:	73fb      	strb	r3, [r7, #15]
    }

    return OV2640_WR_Reg(REG04, reg);
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	4619      	mov	r1, r3
 800091e:	2004      	movs	r0, #4
 8000920:	f7ff feaa 	bl	8000678 <OV2640_WR_Reg>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <set_vflip>:

//------------------------------
static int set_vflip(int enable)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b084      	sub	sp, #16
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000936:	2101      	movs	r1, #1
 8000938:	20ff      	movs	r0, #255	@ 0xff
 800093a:	f7ff fe9d 	bl	8000678 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 800093e:	2004      	movs	r0, #4
 8000940:	f7ff feb0 	bl	80006a4 <OV2640_RD_Reg>
 8000944:	4603      	mov	r3, r0
 8000946:	73fb      	strb	r3, [r7, #15]

    if (!enable) { // Already flipped.
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d104      	bne.n	8000958 <set_vflip+0x2a>
        reg |= REG04_VFLIP_IMG | REG04_VREF_EN;
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000954:	73fb      	strb	r3, [r7, #15]
 8000956:	e003      	b.n	8000960 <set_vflip+0x32>
    }
    else {
        reg &= ~(REG04_VFLIP_IMG | REG04_VREF_EN);
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800095e:	73fb      	strb	r3, [r7, #15]
    }

    return OV2640_WR_Reg(REG04, reg);
 8000960:	7bfb      	ldrb	r3, [r7, #15]
 8000962:	4619      	mov	r1, r3
 8000964:	2004      	movs	r0, #4
 8000966:	f7ff fe87 	bl	8000678 <OV2640_WR_Reg>
 800096a:	4603      	mov	r3, r0
}
 800096c:	4618      	mov	r0, r3
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <ov2640_init>:
    return 0;
}

//===============================
int ov2640_init(framesize_t framesize)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
	reset();
 800097e:	f7ff fecb 	bl	8000718 <reset>
	hcamera.framesize = framesize;
 8000982:	4a0b      	ldr	r2, [pc, #44]	@ (80009b0 <ov2640_init+0x3c>)
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	7413      	strb	r3, [r2, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <ov2640_init+0x3c>)
 800098a:	2201      	movs	r2, #1
 800098c:	745a      	strb	r2, [r3, #17]
	//set_framesize(FRAMESIZE_QQVGA);
	set_pixformat(hcamera.pixformat);
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <ov2640_init+0x3c>)
 8000990:	7c5b      	ldrb	r3, [r3, #17]
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff68 	bl	8000868 <set_pixformat>
	set_hmirror(0);
 8000998:	2000      	movs	r0, #0
 800099a:	f7ff ffa5 	bl	80008e8 <set_hmirror>
	set_vflip(0);
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff ffc5 	bl	800092e <set_vflip>
  return 0;
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	2400c49c 	.word	0x2400c49c

080009b4 <ov5640_WR_Reg>:

static uint16_t readout_w = ACTIVE_SENSOR_WIDTH;
static uint16_t readout_h = ACTIVE_SENSOR_HEIGHT;

static uint8_t ov5640_WR_Reg(uint16_t reg, uint8_t data)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	460a      	mov	r2, r1
 80009be:	80fb      	strh	r3, [r7, #6]
 80009c0:	4613      	mov	r3, r2
 80009c2:	717b      	strb	r3, [r7, #5]
    Camera_WriteRegb2(&hcamera, reg, data);
 80009c4:	797a      	ldrb	r2, [r7, #5]
 80009c6:	88fb      	ldrh	r3, [r7, #6]
 80009c8:	4619      	mov	r1, r3
 80009ca:	4804      	ldr	r0, [pc, #16]	@ (80009dc <ov5640_WR_Reg+0x28>)
 80009cc:	f7ff fd3f 	bl	800044e <Camera_WriteRegb2>
    return 0;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	2400c49c 	.word	0x2400c49c

080009e0 <ov5640_RD_Reg>:

static uint8_t ov5640_RD_Reg(uint16_t reg, uint8_t *data)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	6039      	str	r1, [r7, #0]
 80009ea:	80fb      	strh	r3, [r7, #6]

    return Camera_ReadRegb2(&hcamera, reg, data);
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	683a      	ldr	r2, [r7, #0]
 80009f0:	4619      	mov	r1, r3
 80009f2:	4804      	ldr	r0, [pc, #16]	@ (8000a04 <ov5640_RD_Reg+0x24>)
 80009f4:	f7ff fd4e 	bl	8000494 <Camera_ReadRegb2>
 80009f8:	4603      	mov	r3, r0
 80009fa:	b2db      	uxtb	r3, r3
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2400c49c 	.word	0x2400c49c

08000a08 <ov5640_reset>:

static int ov5640_reset(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
    // Reset all registers
    int ret = ov5640_WR_Reg(SCCB_SYSTEM_CTRL_1, 0x11);
 8000a0e:	2111      	movs	r1, #17
 8000a10:	f243 1003 	movw	r0, #12547	@ 0x3103
 8000a14:	f7ff ffce 	bl	80009b4 <ov5640_WR_Reg>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	607b      	str	r3, [r7, #4]
    ret |= ov5640_WR_Reg(SYSTEM_CTROL0, 0x82);
 8000a1c:	2182      	movs	r1, #130	@ 0x82
 8000a1e:	f243 0008 	movw	r0, #12296	@ 0x3008
 8000a22:	f7ff ffc7 	bl	80009b4 <ov5640_WR_Reg>
 8000a26:	4603      	mov	r3, r0
 8000a28:	461a      	mov	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	607b      	str	r3, [r7, #4]

    // Delay 5 ms
    Camera_delay(5);
 8000a30:	2005      	movs	r0, #5
 8000a32:	f004 fdb9 	bl	80055a8 <HAL_Delay>

    // Write default regsiters
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	603b      	str	r3, [r7, #0]
 8000a3a:	e028      	b.n	8000a8e <ov5640_reset+0x86>
    {
        ret |= ov5640_WR_Reg((ov5640_default_regs[i][0] << 8) | (ov5640_default_regs[i][1] << 0), ov5640_default_regs[i][2]);
 8000a3c:	491d      	ldr	r1, [pc, #116]	@ (8000ab4 <ov5640_reset+0xac>)
 8000a3e:	683a      	ldr	r2, [r7, #0]
 8000a40:	4613      	mov	r3, r2
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	4413      	add	r3, r2
 8000a46:	440b      	add	r3, r1
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	021b      	lsls	r3, r3, #8
 8000a4e:	b219      	sxth	r1, r3
 8000a50:	4818      	ldr	r0, [pc, #96]	@ (8000ab4 <ov5640_reset+0xac>)
 8000a52:	683a      	ldr	r2, [r7, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	4403      	add	r3, r0
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b21b      	sxth	r3, r3
 8000a62:	430b      	orrs	r3, r1
 8000a64:	b21b      	sxth	r3, r3
 8000a66:	b298      	uxth	r0, r3
 8000a68:	4912      	ldr	r1, [pc, #72]	@ (8000ab4 <ov5640_reset+0xac>)
 8000a6a:	683a      	ldr	r2, [r7, #0]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	4413      	add	r3, r2
 8000a72:	440b      	add	r3, r1
 8000a74:	3302      	adds	r3, #2
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	f7ff ff9b 	bl	80009b4 <ov5640_WR_Reg>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	461a      	mov	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	607b      	str	r3, [r7, #4]
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	4909      	ldr	r1, [pc, #36]	@ (8000ab4 <ov5640_reset+0xac>)
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	4613      	mov	r3, r2
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	4413      	add	r3, r2
 8000a98:	440b      	add	r3, r1
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d1cd      	bne.n	8000a3c <ov5640_reset+0x34>
    }

    // Delay 300 ms
    Camera_delay(300);
 8000aa0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000aa4:	f004 fd80 	bl	80055a8 <HAL_Delay>

    return ret;
 8000aa8:	687b      	ldr	r3, [r7, #4]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	08016710 	.word	0x08016710

08000ab8 <calculate_hts>:
// Additionally, when the image width gets too large we need to slow down the line transfer rate by
// increasing HTS so that DCMI_DMAConvCpltUser() can keep up with the data rate.
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_hts(uint16_t width)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b08b      	sub	sp, #44	@ 0x2c
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	80fb      	strh	r3, [r7, #6]
    uint16_t hts = hts_target;
 8000ac2:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <calculate_hts+0x90>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8000ac8:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <calculate_hts+0x94>)
 8000aca:	7c5b      	ldrb	r3, [r3, #17]
 8000acc:	2b04      	cmp	r3, #4
 8000ace:	d007      	beq.n	8000ae0 <calculate_hts+0x28>
 8000ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b4c <calculate_hts+0x94>)
 8000ad2:	7c5b      	ldrb	r3, [r3, #17]
 8000ad4:	2b05      	cmp	r3, #5
 8000ad6:	d003      	beq.n	8000ae0 <calculate_hts+0x28>
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <calculate_hts+0x94>)
 8000ada:	7c5b      	ldrb	r3, [r3, #17]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d111      	bne.n	8000b04 <calculate_hts+0x4c>
    {
        if (width <= 1280)
 8000ae0:	88fb      	ldrh	r3, [r7, #6]
 8000ae2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8000ae6:	d81e      	bhi.n	8000b26 <calculate_hts+0x6e>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8000ae8:	88fb      	ldrh	r3, [r7, #6]
 8000aea:	3304      	adds	r3, #4
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	61bb      	str	r3, [r7, #24]
 8000af0:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <calculate_hts+0x90>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	82fb      	strh	r3, [r7, #22]
 8000af6:	8afa      	ldrh	r2, [r7, #22]
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	4293      	cmp	r3, r2
 8000afc:	bfb8      	it	lt
 8000afe:	4613      	movlt	r3, r2
 8000b00:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (width <= 1280)
 8000b02:	e010      	b.n	8000b26 <calculate_hts+0x6e>
    }
    else
    {
        if (width > 640)
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8000b0a:	d90c      	bls.n	8000b26 <calculate_hts+0x6e>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8000b0c:	88fb      	ldrh	r3, [r7, #6]
 8000b0e:	3304      	adds	r3, #4
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	623b      	str	r3, [r7, #32]
 8000b14:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <calculate_hts+0x90>)
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	83fb      	strh	r3, [r7, #30]
 8000b1a:	8bfa      	ldrh	r2, [r7, #30]
 8000b1c:	6a3b      	ldr	r3, [r7, #32]
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	bfb8      	it	lt
 8000b22:	4613      	movlt	r3, r2
 8000b24:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 8000b26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b28:	33fc      	adds	r3, #252	@ 0xfc
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	f240 539e 	movw	r3, #1438	@ 0x59e
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	4293      	cmp	r3, r2
 8000b38:	bfb8      	it	lt
 8000b3a:	4613      	movlt	r3, r2
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	372c      	adds	r7, #44	@ 0x2c
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	2400c4b0 	.word	0x2400c4b0
 8000b4c:	2400c49c 	.word	0x2400c49c

08000b50 <calculate_vts>:
// VTS (Vertical Time) is the readout height plus the VYSNC_TIME time. However, if this value gets
// too low the OV5640 will crash. The minimum was determined empirically with testing...
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_vts(uint16_t readout_height)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	80fb      	strh	r3, [r7, #6]
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 8000b5a:	88fb      	ldrh	r3, [r7, #6]
 8000b5c:	3318      	adds	r3, #24
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	23f8      	movs	r3, #248	@ 0xf8
 8000b62:	60bb      	str	r3, [r7, #8]
 8000b64:	68ba      	ldr	r2, [r7, #8]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	bfb8      	it	lt
 8000b6c:	4613      	movlt	r3, r2
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3714      	adds	r7, #20
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
	...

08000b7c <ov5640_set_pixformat>:

static int ov5640_set_pixformat(pixformat_t pixformat)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((pixformat == PIXFORMAT_JPEG) && ((dvp_cam_resolution[hcamera.framesize][0] % 8) || (dvp_cam_resolution[hcamera.framesize][1] % 8)))
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d118      	bne.n	8000bc2 <ov5640_set_pixformat+0x46>
 8000b90:	4ba5      	ldr	r3, [pc, #660]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000b92:	7c1b      	ldrb	r3, [r3, #16]
 8000b94:	461a      	mov	r2, r3
 8000b96:	4ba5      	ldr	r3, [pc, #660]	@ (8000e2c <ov5640_set_pixformat+0x2b0>)
 8000b98:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8000b9c:	f003 0307 	and.w	r3, r3, #7
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d10a      	bne.n	8000bbc <ov5640_set_pixformat+0x40>
 8000ba6:	4ba0      	ldr	r3, [pc, #640]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000ba8:	7c1b      	ldrb	r3, [r3, #16]
 8000baa:	4aa0      	ldr	r2, [pc, #640]	@ (8000e2c <ov5640_set_pixformat+0x2b0>)
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	4413      	add	r3, r2
 8000bb0:	885b      	ldrh	r3, [r3, #2]
 8000bb2:	f003 0307 	and.w	r3, r3, #7
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <ov5640_set_pixformat+0x46>
    {
        return -1;
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc0:	e12e      	b.n	8000e20 <ov5640_set_pixformat+0x2a4>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((pixformat == PIXFORMAT_GRAYSCALE) || (pixformat == PIXFORMAT_BAYER) || (pixformat == PIXFORMAT_JPEG)) && ((hcamera.framesize == FRAMESIZE_QQCIF) || (hcamera.framesize == FRAMESIZE_QQSIF) || (hcamera.framesize == FRAMESIZE_HQQQVGA) || (hcamera.framesize == FRAMESIZE_HQQVGA)))
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	2b04      	cmp	r3, #4
 8000bc6:	d005      	beq.n	8000bd4 <ov5640_set_pixformat+0x58>
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	2b05      	cmp	r3, #5
 8000bcc:	d002      	beq.n	8000bd4 <ov5640_set_pixformat+0x58>
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d112      	bne.n	8000bfa <ov5640_set_pixformat+0x7e>
 8000bd4:	4b94      	ldr	r3, [pc, #592]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000bd6:	7c1b      	ldrb	r3, [r3, #16]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d00b      	beq.n	8000bf4 <ov5640_set_pixformat+0x78>
 8000bdc:	4b92      	ldr	r3, [pc, #584]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000bde:	7c1b      	ldrb	r3, [r3, #16]
 8000be0:	2b04      	cmp	r3, #4
 8000be2:	d007      	beq.n	8000bf4 <ov5640_set_pixformat+0x78>
 8000be4:	4b90      	ldr	r3, [pc, #576]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000be6:	7c1b      	ldrb	r3, [r3, #16]
 8000be8:	2b0c      	cmp	r3, #12
 8000bea:	d003      	beq.n	8000bf4 <ov5640_set_pixformat+0x78>
 8000bec:	4b8e      	ldr	r3, [pc, #568]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000bee:	7c1b      	ldrb	r3, [r3, #16]
 8000bf0:	2b0d      	cmp	r3, #13
 8000bf2:	d102      	bne.n	8000bfa <ov5640_set_pixformat+0x7e>
    {
        return -1;
 8000bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf8:	e112      	b.n	8000e20 <ov5640_set_pixformat+0x2a4>
    }

    switch (pixformat)
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d875      	bhi.n	8000cee <ov5640_set_pixformat+0x172>
 8000c02:	a201      	add	r2, pc, #4	@ (adr r2, 8000c08 <ov5640_set_pixformat+0x8c>)
 8000c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c08:	08000c47 	.word	0x08000c47
 8000c0c:	08000cc5 	.word	0x08000cc5
 8000c10:	08000c71 	.word	0x08000c71
 8000c14:	08000c1d 	.word	0x08000c1d
 8000c18:	08000c9b 	.word	0x08000c9b
    {
    case PIXFORMAT_GRAYSCALE:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x10);
 8000c1c:	2110      	movs	r1, #16
 8000c1e:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000c22:	f7ff fec7 	bl	80009b4 <ov5640_WR_Reg>
 8000c26:	4603      	mov	r3, r0
 8000c28:	461a      	mov	r2, r3
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000c30:	2100      	movs	r1, #0
 8000c32:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000c36:	f7ff febd 	bl	80009b4 <ov5640_WR_Reg>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
        break;
 8000c44:	e056      	b.n	8000cf4 <ov5640_set_pixformat+0x178>
    case PIXFORMAT_RGB565:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x61);
 8000c46:	2161      	movs	r1, #97	@ 0x61
 8000c48:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000c4c:	f7ff feb2 	bl	80009b4 <ov5640_WR_Reg>
 8000c50:	4603      	mov	r3, r0
 8000c52:	461a      	mov	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000c60:	f7ff fea8 	bl	80009b4 <ov5640_WR_Reg>
 8000c64:	4603      	mov	r3, r0
 8000c66:	461a      	mov	r2, r3
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	60fb      	str	r3, [r7, #12]
        break;
 8000c6e:	e041      	b.n	8000cf4 <ov5640_set_pixformat+0x178>
    case PIXFORMAT_YUV422:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000c70:	2130      	movs	r1, #48	@ 0x30
 8000c72:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000c76:	f7ff fe9d 	bl	80009b4 <ov5640_WR_Reg>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000c84:	2100      	movs	r1, #0
 8000c86:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000c8a:	f7ff fe93 	bl	80009b4 <ov5640_WR_Reg>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	461a      	mov	r2, r3
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]
        break;
 8000c98:	e02c      	b.n	8000cf4 <ov5640_set_pixformat+0x178>
    case PIXFORMAT_BAYER:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x00);
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000ca0:	f7ff fe88 	bl	80009b4 <ov5640_WR_Reg>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000cae:	2101      	movs	r1, #1
 8000cb0:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000cb4:	f7ff fe7e 	bl	80009b4 <ov5640_WR_Reg>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]
        break;
 8000cc2:	e017      	b.n	8000cf4 <ov5640_set_pixformat+0x178>
    case PIXFORMAT_JPEG:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000cc4:	2130      	movs	r1, #48	@ 0x30
 8000cc6:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000cca:	f7ff fe73 	bl	80009b4 <ov5640_WR_Reg>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000cd8:	2100      	movs	r1, #0
 8000cda:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000cde:	f7ff fe69 	bl	80009b4 <ov5640_WR_Reg>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]
        break;
 8000cec:	e002      	b.n	8000cf4 <ov5640_set_pixformat+0x178>
    default:
        return -1;
 8000cee:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf2:	e095      	b.n	8000e20 <ov5640_set_pixformat+0x2a4>
    }

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8000cf4:	f107 0309 	add.w	r3, r7, #9
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f643 0021 	movw	r0, #14369	@ 0x3821
 8000cfe:	f7ff fe6f 	bl	80009e0 <ov5640_RD_Reg>
 8000d02:	4603      	mov	r3, r0
 8000d04:	461a      	mov	r2, r3
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xDF) | ((pixformat == PIXFORMAT_JPEG) ? 0x20 : 0x00));
 8000d0c:	7a7b      	ldrb	r3, [r7, #9]
 8000d0e:	b25b      	sxtb	r3, r3
 8000d10:	f023 0320 	bic.w	r3, r3, #32
 8000d14:	b25b      	sxtb	r3, r3
 8000d16:	79fa      	ldrb	r2, [r7, #7]
 8000d18:	2a02      	cmp	r2, #2
 8000d1a:	d101      	bne.n	8000d20 <ov5640_set_pixformat+0x1a4>
 8000d1c:	2220      	movs	r2, #32
 8000d1e:	e000      	b.n	8000d22 <ov5640_set_pixformat+0x1a6>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4313      	orrs	r3, r2
 8000d24:	b25b      	sxtb	r3, r3
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f643 0021 	movw	r0, #14369	@ 0x3821
 8000d2e:	f7ff fe41 	bl	80009b4 <ov5640_WR_Reg>
 8000d32:	4603      	mov	r3, r0
 8000d34:	461a      	mov	r2, r3
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	60fb      	str	r3, [r7, #12]

    ret |= ov5640_RD_Reg(SYSTEM_RESET_02, &reg);
 8000d3c:	f107 0309 	add.w	r3, r7, #9
 8000d40:	4619      	mov	r1, r3
 8000d42:	f243 0002 	movw	r0, #12290	@ 0x3002
 8000d46:	f7ff fe4b 	bl	80009e0 <ov5640_RD_Reg>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8000d54:	7a7b      	ldrb	r3, [r7, #9]
 8000d56:	b25b      	sxtb	r3, r3
 8000d58:	f023 031c 	bic.w	r3, r3, #28
 8000d5c:	b25b      	sxtb	r3, r3
 8000d5e:	79fa      	ldrb	r2, [r7, #7]
 8000d60:	2a02      	cmp	r2, #2
 8000d62:	d101      	bne.n	8000d68 <ov5640_set_pixformat+0x1ec>
 8000d64:	2200      	movs	r2, #0
 8000d66:	e000      	b.n	8000d6a <ov5640_set_pixformat+0x1ee>
 8000d68:	221c      	movs	r2, #28
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	b25b      	sxtb	r3, r3
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	4619      	mov	r1, r3
 8000d72:	f243 0002 	movw	r0, #12290	@ 0x3002
 8000d76:	f7ff fe1d 	bl	80009b4 <ov5640_WR_Reg>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]

    ret |= ov5640_RD_Reg(CLOCK_ENABLE_02, &reg);
 8000d84:	f107 0309 	add.w	r3, r7, #9
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f243 0006 	movw	r0, #12294	@ 0x3006
 8000d8e:	f7ff fe27 	bl	80009e0 <ov5640_RD_Reg>
 8000d92:	4603      	mov	r3, r0
 8000d94:	461a      	mov	r2, r3
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(CLOCK_ENABLE_02, (reg & 0xD7) | ((pixformat == PIXFORMAT_JPEG) ? 0x28 : 0x00));
 8000d9c:	7a7b      	ldrb	r3, [r7, #9]
 8000d9e:	b25b      	sxtb	r3, r3
 8000da0:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	79fa      	ldrb	r2, [r7, #7]
 8000da8:	2a02      	cmp	r2, #2
 8000daa:	d101      	bne.n	8000db0 <ov5640_set_pixformat+0x234>
 8000dac:	2228      	movs	r2, #40	@ 0x28
 8000dae:	e000      	b.n	8000db2 <ov5640_set_pixformat+0x236>
 8000db0:	2200      	movs	r2, #0
 8000db2:	4313      	orrs	r3, r2
 8000db4:	b25b      	sxtb	r3, r3
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	4619      	mov	r1, r3
 8000dba:	f243 0006 	movw	r0, #12294	@ 0x3006
 8000dbe:	f7ff fdf9 	bl	80009b4 <ov5640_WR_Reg>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	60fb      	str	r3, [r7, #12]

    if (hts_target)
 8000dcc:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <ov5640_set_pixformat+0x2b4>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d024      	beq.n	8000e1e <ov5640_set_pixformat+0x2a2>
    {
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <ov5640_set_pixformat+0x2ac>)
 8000dd6:	7c1b      	ldrb	r3, [r3, #16]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <ov5640_set_pixformat+0x2b0>)
 8000ddc:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fe69 	bl	8000ab8 <calculate_hts>
 8000de6:	4603      	mov	r3, r0
 8000de8:	817b      	strh	r3, [r7, #10]

        ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 8000dea:	897b      	ldrh	r3, [r7, #10]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4619      	mov	r1, r3
 8000df4:	f643 000c 	movw	r0, #14348	@ 0x380c
 8000df8:	f7ff fddc 	bl	80009b4 <ov5640_WR_Reg>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	461a      	mov	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 8000e06:	897b      	ldrh	r3, [r7, #10]
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	f643 000d 	movw	r0, #14349	@ 0x380d
 8000e10:	f7ff fdd0 	bl	80009b4 <ov5640_WR_Reg>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	2400c49c 	.word	0x2400c49c
 8000e2c:	08016458 	.word	0x08016458
 8000e30:	2400c4b0 	.word	0x2400c4b0

08000e34 <ov5640_set_framesize>:

static int ov5640_set_framesize(framesize_t framesize)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b0a4      	sub	sp, #144	@ 0x90
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	4a67      	ldr	r2, [pc, #412]	@ (8000fe4 <ov5640_set_framesize+0x1b0>)
 8000e48:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000e4c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4a64      	ldr	r2, [pc, #400]	@ (8000fe4 <ov5640_set_framesize+0x1b0>)
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	885b      	ldrh	r3, [r3, #2]
 8000e5a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 8000e5e:	4b62      	ldr	r3, [pc, #392]	@ (8000fe8 <ov5640_set_framesize+0x1b4>)
 8000e60:	7c5b      	ldrb	r3, [r3, #17]
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d110      	bne.n	8000e88 <ov5640_set_framesize+0x54>
 8000e66:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d106      	bne.n	8000e82 <ov5640_set_framesize+0x4e>
 8000e74:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000e78:	f003 0307 	and.w	r3, r3, #7
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d002      	beq.n	8000e88 <ov5640_set_framesize+0x54>
    {
        return -1;
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295
 8000e86:	e3bb      	b.n	8001600 <ov5640_set_framesize+0x7cc>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 8000e88:	4b57      	ldr	r3, [pc, #348]	@ (8000fe8 <ov5640_set_framesize+0x1b4>)
 8000e8a:	7c5b      	ldrb	r3, [r3, #17]
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	d007      	beq.n	8000ea0 <ov5640_set_framesize+0x6c>
 8000e90:	4b55      	ldr	r3, [pc, #340]	@ (8000fe8 <ov5640_set_framesize+0x1b4>)
 8000e92:	7c5b      	ldrb	r3, [r3, #17]
 8000e94:	2b05      	cmp	r3, #5
 8000e96:	d003      	beq.n	8000ea0 <ov5640_set_framesize+0x6c>
 8000e98:	4b53      	ldr	r3, [pc, #332]	@ (8000fe8 <ov5640_set_framesize+0x1b4>)
 8000e9a:	7c5b      	ldrb	r3, [r3, #17]
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d10e      	bne.n	8000ebe <ov5640_set_framesize+0x8a>
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d008      	beq.n	8000eb8 <ov5640_set_framesize+0x84>
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b04      	cmp	r3, #4
 8000eaa:	d005      	beq.n	8000eb8 <ov5640_set_framesize+0x84>
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	2b0c      	cmp	r3, #12
 8000eb0:	d002      	beq.n	8000eb8 <ov5640_set_framesize+0x84>
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2b0d      	cmp	r3, #13
 8000eb6:	d102      	bne.n	8000ebe <ov5640_set_framesize+0x8a>
    {
        return -1;
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	e3a0      	b.n	8001600 <ov5640_set_framesize+0x7cc>
    }

    // Generally doesn't work for anything.
    if (framesize == FRAMESIZE_QQQQVGA)
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2b07      	cmp	r3, #7
 8000ec2:	d102      	bne.n	8000eca <ov5640_set_framesize+0x96>
    {
        return -1;
 8000ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec8:	e39a      	b.n	8001600 <ov5640_set_framesize+0x7cc>
    }

    // Invalid resolution.
    if ((w > ACTIVE_SENSOR_WIDTH) || (h > ACTIVE_SENSOR_HEIGHT))
 8000eca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000ece:	f5b3 6f22 	cmp.w	r3, #2592	@ 0xa20
 8000ed2:	d804      	bhi.n	8000ede <ov5640_set_framesize+0xaa>
 8000ed4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000ed8:	f5b3 6ff3 	cmp.w	r3, #1944	@ 0x798
 8000edc:	d902      	bls.n	8000ee4 <ov5640_set_framesize+0xb0>
    {
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e38d      	b.n	8001600 <ov5640_set_framesize+0x7cc>
    }

    // Step 0: Clamp readout settings.

    readout_w = IM_MAX(readout_w, w);
 8000ee4:	4b41      	ldr	r3, [pc, #260]	@ (8000fec <ov5640_set_framesize+0x1b8>)
 8000ee6:	881b      	ldrh	r3, [r3, #0]
 8000ee8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8000eec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000ef0:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
 8000ef4:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8000ef8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000efc:	4293      	cmp	r3, r2
 8000efe:	bf38      	it	cc
 8000f00:	4613      	movcc	r3, r2
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	4b39      	ldr	r3, [pc, #228]	@ (8000fec <ov5640_set_framesize+0x1b8>)
 8000f08:	801a      	strh	r2, [r3, #0]
    readout_h = IM_MAX(readout_h, h);
 8000f0a:	4b39      	ldr	r3, [pc, #228]	@ (8000ff0 <ov5640_set_framesize+0x1bc>)
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8000f12:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000f16:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8000f1a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8000f1e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8000f22:	4293      	cmp	r3, r2
 8000f24:	bf38      	it	cc
 8000f26:	4613      	movcc	r3, r2
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	4b30      	ldr	r3, [pc, #192]	@ (8000ff0 <ov5640_set_framesize+0x1bc>)
 8000f2e:	801a      	strh	r2, [r3, #0]

    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8000f30:	4b2e      	ldr	r3, [pc, #184]	@ (8000fec <ov5640_set_framesize+0x1b8>)
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	da00      	bge.n	8000f3e <ov5640_set_framesize+0x10a>
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	105b      	asrs	r3, r3, #1
 8000f40:	67bb      	str	r3, [r7, #120]	@ 0x78
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8000f42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff0 <ov5640_set_framesize+0x1bc>)
 8000f44:	881b      	ldrh	r3, [r3, #0]
 8000f46:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	da00      	bge.n	8000f50 <ov5640_set_framesize+0x11c>
 8000f4e:	3301      	adds	r3, #1
 8000f50:	105b      	asrs	r3, r3, #1
 8000f52:	677b      	str	r3, [r7, #116]	@ 0x74
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 8000f54:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <ov5640_set_framesize+0x1c0>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8000f5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f60:	f9b7 2072 	ldrsh.w	r2, [r7, #114]	@ 0x72
 8000f64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f66:	4293      	cmp	r3, r2
 8000f68:	bfa8      	it	ge
 8000f6a:	4613      	movge	r3, r2
 8000f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000f6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f70:	425b      	negs	r3, r3
 8000f72:	667b      	str	r3, [r7, #100]	@ 0x64
 8000f74:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000f76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	bfb8      	it	lt
 8000f7c:	4613      	movlt	r3, r2
 8000f7e:	b21a      	sxth	r2, r3
 8000f80:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <ov5640_set_framesize+0x1c0>)
 8000f82:	801a      	strh	r2, [r3, #0]
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8000f84:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff8 <ov5640_set_framesize+0x1c4>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8000f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000f90:	f9b7 2062 	ldrsh.w	r2, [r7, #98]	@ 0x62
 8000f94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f96:	4293      	cmp	r3, r2
 8000f98:	bfa8      	it	ge
 8000f9a:	4613      	movge	r3, r2
 8000f9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000f9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fa0:	425b      	negs	r3, r3
 8000fa2:	657b      	str	r3, [r7, #84]	@ 0x54
 8000fa4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	bfb8      	it	lt
 8000fac:	4613      	movlt	r3, r2
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <ov5640_set_framesize+0x1c4>)
 8000fb2:	801a      	strh	r2, [r3, #0]

    // Step 1: Determine readout area and subsampling amount.

    uint16_t sensor_div = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8000fba:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <ov5640_set_framesize+0x1b8>)
 8000fbc:	881b      	ldrh	r3, [r3, #0]
 8000fbe:	085b      	lsrs	r3, r3, #1
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d807      	bhi.n	8000fda <ov5640_set_framesize+0x1a6>
 8000fca:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <ov5640_set_framesize+0x1bc>)
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	085b      	lsrs	r3, r3, #1
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d910      	bls.n	8000ffc <ov5640_set_framesize+0x1c8>
    {
        sensor_div = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8000fe0:	e00f      	b.n	8001002 <ov5640_set_framesize+0x1ce>
 8000fe2:	bf00      	nop
 8000fe4:	08016458 	.word	0x08016458
 8000fe8:	2400c49c 	.word	0x2400c49c
 8000fec:	24000000 	.word	0x24000000
 8000ff0:	24000002 	.word	0x24000002
 8000ff4:	2400c4b2 	.word	0x2400c4b2
 8000ff8:	2400c4b4 	.word	0x2400c4b4
    }
    else
    {
        sensor_div = 2;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    }

    // Step 2: Determine horizontal and vertical start and end points.

    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8001002:	4b50      	ldr	r3, [pc, #320]	@ (8001144 <ov5640_set_framesize+0x310>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	3310      	adds	r3, #16
 8001008:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 800100c:	4b4e      	ldr	r3, [pc, #312]	@ (8001148 <ov5640_set_framesize+0x314>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	3308      	adds	r3, #8
 8001012:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001016:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800101a:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 800101e:	2b00      	cmp	r3, #0
 8001020:	da00      	bge.n	8001024 <ov5640_set_framesize+0x1f0>
 8001022:	3303      	adds	r3, #3
 8001024:	109b      	asrs	r3, r3, #2
 8001026:	461a      	mov	r2, r3
 8001028:	4b48      	ldr	r3, [pc, #288]	@ (800114c <ov5640_set_framesize+0x318>)
 800102a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102e:	2b00      	cmp	r3, #0
 8001030:	da00      	bge.n	8001034 <ov5640_set_framesize+0x200>
 8001032:	3301      	adds	r3, #1
 8001034:	105b      	asrs	r3, r3, #1
 8001036:	b21b      	sxth	r3, r3
 8001038:	4413      	add	r3, r2
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800103e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001042:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 8001046:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001048:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800104a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800104c:	4293      	cmp	r3, r2
 800104e:	bfa8      	it	ge
 8001050:	4613      	movge	r3, r2
 8001052:	647b      	str	r3, [r7, #68]	@ 0x44
 8001054:	f06f 0307 	mvn.w	r3, #7
 8001058:	643b      	str	r3, [r7, #64]	@ 0x40
 800105a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800105c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800105e:	4293      	cmp	r3, r2
 8001060:	bfb8      	it	lt
 8001062:	4613      	movlt	r3, r2
 8001064:	b29b      	uxth	r3, r3
 8001066:	3310      	adds	r3, #16
 8001068:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 800106a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800106c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001070:	4413      	add	r3, r2
 8001072:	b29b      	uxth	r3, r3
 8001074:	3b01      	subs	r3, #1
 8001076:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001078:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800107c:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 8001080:	2b00      	cmp	r3, #0
 8001082:	da00      	bge.n	8001086 <ov5640_set_framesize+0x252>
 8001084:	3303      	adds	r3, #3
 8001086:	109b      	asrs	r3, r3, #2
 8001088:	461a      	mov	r2, r3
 800108a:	4b31      	ldr	r3, [pc, #196]	@ (8001150 <ov5640_set_framesize+0x31c>)
 800108c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001090:	2b00      	cmp	r3, #0
 8001092:	da00      	bge.n	8001096 <ov5640_set_framesize+0x262>
 8001094:	3301      	adds	r3, #1
 8001096:	105b      	asrs	r3, r3, #1
 8001098:	b21b      	sxth	r3, r3
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80010a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80010a4:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 80010a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80010aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010ae:	4293      	cmp	r3, r2
 80010b0:	bfa8      	it	ge
 80010b2:	4613      	movge	r3, r2
 80010b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80010b6:	f06f 0303 	mvn.w	r3, #3
 80010ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c0:	4293      	cmp	r3, r2
 80010c2:	bfb8      	it	lt
 80010c4:	4613      	movlt	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	3306      	adds	r3, #6
 80010ca:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 80010cc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80010ce:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80010d2:	4413      	add	r3, r2
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	3b01      	subs	r3, #1
 80010d8:	853b      	strh	r3, [r7, #40]	@ 0x28

    // Step 3: Determine scaling window offset.

    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <ov5640_set_framesize+0x310>)
 80010dc:	881a      	ldrh	r2, [r3, #0]
 80010de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80010e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010f0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80010f4:	ee07 3a90 	vmov	s15, r3
 80010f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001100:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <ov5640_set_framesize+0x314>)
 8001106:	881a      	ldrh	r2, [r3, #0]
 8001108:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800110c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001110:	b29b      	uxth	r3, r3
 8001112:	ee07 3a90 	vmov	s15, r3
 8001116:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800111a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001126:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800112a:	edc7 7a08 	vstr	s15, [r7, #32]
 800112e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001132:	edd7 7a08 	vldr	s15, [r7, #32]
 8001136:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800113a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113e:	d509      	bpl.n	8001154 <ov5640_set_framesize+0x320>
 8001140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001142:	e008      	b.n	8001156 <ov5640_set_framesize+0x322>
 8001144:	24000000 	.word	0x24000000
 8001148:	24000002 	.word	0x24000002
 800114c:	2400c4b2 	.word	0x2400c4b2
 8001150:	2400c4b4 	.word	0x2400c4b4
 8001154:	6a3b      	ldr	r3, [r7, #32]
 8001156:	61fb      	str	r3, [r7, #28]

    uint16_t w_mul = w * ratio;
 8001158:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001164:	edd7 7a07 	vldr	s15, [r7, #28]
 8001168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800116c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001170:	ee17 3a90 	vmov	r3, s15
 8001174:	837b      	strh	r3, [r7, #26]
    uint16_t h_mul = h * ratio;
 8001176:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001182:	edd7 7a07 	vldr	s15, [r7, #28]
 8001186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800118e:	ee17 3a90 	vmov	r3, s15
 8001192:	833b      	strh	r3, [r7, #24]
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001194:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001198:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800119c:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	461a      	mov	r2, r3
 80011a4:	8b7b      	ldrh	r3, [r7, #26]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	da00      	bge.n	80011ae <ov5640_set_framesize+0x37a>
 80011ac:	3301      	adds	r3, #1
 80011ae:	105b      	asrs	r3, r3, #1
 80011b0:	82fb      	strh	r3, [r7, #22]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 80011b2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80011b6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80011ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80011be:	b29b      	uxth	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	8b3b      	ldrh	r3, [r7, #24]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da00      	bge.n	80011cc <ov5640_set_framesize+0x398>
 80011ca:	3301      	adds	r3, #1
 80011cc:	105b      	asrs	r3, r3, #1
 80011ce:	82bb      	strh	r3, [r7, #20]

    // Step 4: Compute total frame time.

    hts_target = sensor_w / sensor_div;
 80011d0:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80011d4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80011d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011dc:	b29a      	uxth	r2, r3
 80011de:	4bd9      	ldr	r3, [pc, #868]	@ (8001544 <ov5640_set_framesize+0x710>)
 80011e0:	801a      	strh	r2, [r3, #0]

    uint16_t sensor_hts = calculate_hts(w);
 80011e2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fc66 	bl	8000ab8 <calculate_hts>
 80011ec:	4603      	mov	r3, r0
 80011ee:	827b      	strh	r3, [r7, #18]
    uint16_t sensor_vts = calculate_vts(sensor_h / sensor_div);
 80011f0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80011f4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80011f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fca6 	bl	8000b50 <calculate_vts>
 8001204:	4603      	mov	r3, r0
 8001206:	823b      	strh	r3, [r7, #16]

    uint16_t sensor_x_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern
 8001208:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	3b01      	subs	r3, #1
 8001210:	b21b      	sxth	r3, r3
 8001212:	011b      	lsls	r3, r3, #4
 8001214:	b21b      	sxth	r3, r3
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	b21b      	sxth	r3, r3
 800121c:	81fb      	strh	r3, [r7, #14]
    uint16_t sensor_y_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern
 800121e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	3b01      	subs	r3, #1
 8001226:	b21b      	sxth	r3, r3
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	b21b      	sxth	r3, r3
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	b21b      	sxth	r3, r3
 8001232:	81bb      	strh	r3, [r7, #12]

    // Step 5: Write regs.

    ret |= ov5640_WR_Reg(TIMING_HS_H, sensor_ws >> 8);
 8001234:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001236:	0a1b      	lsrs	r3, r3, #8
 8001238:	b29b      	uxth	r3, r3
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	f44f 5060 	mov.w	r0, #14336	@ 0x3800
 8001242:	f7ff fbb7 	bl	80009b4 <ov5640_WR_Reg>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800124e:	4313      	orrs	r3, r2
 8001250:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HS_L, sensor_ws);
 8001254:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001256:	b2db      	uxtb	r3, r3
 8001258:	4619      	mov	r1, r3
 800125a:	f643 0001 	movw	r0, #14337	@ 0x3801
 800125e:	f7ff fba9 	bl	80009b4 <ov5640_WR_Reg>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800126a:	4313      	orrs	r3, r2
 800126c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VS_H, sensor_hs >> 8);
 8001270:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4619      	mov	r1, r3
 800127a:	f643 0002 	movw	r0, #14338	@ 0x3802
 800127e:	f7ff fb99 	bl	80009b4 <ov5640_WR_Reg>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800128a:	4313      	orrs	r3, r2
 800128c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VS_L, sensor_hs);
 8001290:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001292:	b2db      	uxtb	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	f643 0003 	movw	r0, #14339	@ 0x3803
 800129a:	f7ff fb8b 	bl	80009b4 <ov5640_WR_Reg>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012a6:	4313      	orrs	r3, r2
 80012a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HW_H, sensor_we >> 8);
 80012ac:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80012ae:	0a1b      	lsrs	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	4619      	mov	r1, r3
 80012b6:	f643 0004 	movw	r0, #14340	@ 0x3804
 80012ba:	f7ff fb7b 	bl	80009b4 <ov5640_WR_Reg>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012c6:	4313      	orrs	r3, r2
 80012c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HW_L, sensor_we);
 80012cc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	4619      	mov	r1, r3
 80012d2:	f643 0005 	movw	r0, #14341	@ 0x3805
 80012d6:	f7ff fb6d 	bl	80009b4 <ov5640_WR_Reg>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012e2:	4313      	orrs	r3, r2
 80012e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VH_H, sensor_he >> 8);
 80012e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012ea:	0a1b      	lsrs	r3, r3, #8
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	f643 0006 	movw	r0, #14342	@ 0x3806
 80012f6:	f7ff fb5d 	bl	80009b4 <ov5640_WR_Reg>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001302:	4313      	orrs	r3, r2
 8001304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VH_L, sensor_he);
 8001308:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800130a:	b2db      	uxtb	r3, r3
 800130c:	4619      	mov	r1, r3
 800130e:	f643 0007 	movw	r0, #14343	@ 0x3807
 8001312:	f7ff fb4f 	bl	80009b4 <ov5640_WR_Reg>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800131e:	4313      	orrs	r3, r2
 8001320:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_DVPHO_H, w >> 8);
 8001324:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8001328:	0a1b      	lsrs	r3, r3, #8
 800132a:	b29b      	uxth	r3, r3
 800132c:	b2db      	uxtb	r3, r3
 800132e:	4619      	mov	r1, r3
 8001330:	f643 0008 	movw	r0, #14344	@ 0x3808
 8001334:	f7ff fb3e 	bl	80009b4 <ov5640_WR_Reg>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001340:	4313      	orrs	r3, r2
 8001342:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_DVPHO_L, w);
 8001346:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4619      	mov	r1, r3
 800134e:	f643 0009 	movw	r0, #14345	@ 0x3809
 8001352:	f7ff fb2f 	bl	80009b4 <ov5640_WR_Reg>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800135e:	4313      	orrs	r3, r2
 8001360:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_DVPVO_H, h >> 8);
 8001364:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	b29b      	uxth	r3, r3
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4619      	mov	r1, r3
 8001370:	f643 000a 	movw	r0, #14346	@ 0x380a
 8001374:	f7ff fb1e 	bl	80009b4 <ov5640_WR_Reg>
 8001378:	4603      	mov	r3, r0
 800137a:	461a      	mov	r2, r3
 800137c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001380:	4313      	orrs	r3, r2
 8001382:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_DVPVO_L, h);
 8001386:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800138a:	b2db      	uxtb	r3, r3
 800138c:	4619      	mov	r1, r3
 800138e:	f643 000b 	movw	r0, #14347	@ 0x380b
 8001392:	f7ff fb0f 	bl	80009b4 <ov5640_WR_Reg>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800139e:	4313      	orrs	r3, r2
 80013a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 80013a4:	8a7b      	ldrh	r3, [r7, #18]
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	4619      	mov	r1, r3
 80013ae:	f643 000c 	movw	r0, #14348	@ 0x380c
 80013b2:	f7ff faff 	bl	80009b4 <ov5640_WR_Reg>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013be:	4313      	orrs	r3, r2
 80013c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 80013c4:	8a7b      	ldrh	r3, [r7, #18]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	4619      	mov	r1, r3
 80013ca:	f643 000d 	movw	r0, #14349	@ 0x380d
 80013ce:	f7ff faf1 	bl	80009b4 <ov5640_WR_Reg>
 80013d2:	4603      	mov	r3, r0
 80013d4:	461a      	mov	r2, r3
 80013d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013da:	4313      	orrs	r3, r2
 80013dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VTS_H, sensor_vts >> 8);
 80013e0:	8a3b      	ldrh	r3, [r7, #16]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	f643 000e 	movw	r0, #14350	@ 0x380e
 80013ee:	f7ff fae1 	bl	80009b4 <ov5640_WR_Reg>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013fa:	4313      	orrs	r3, r2
 80013fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VTS_L, sensor_vts);
 8001400:	8a3b      	ldrh	r3, [r7, #16]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	4619      	mov	r1, r3
 8001406:	f643 000f 	movw	r0, #14351	@ 0x380f
 800140a:	f7ff fad3 	bl	80009b4 <ov5640_WR_Reg>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001416:	4313      	orrs	r3, r2
 8001418:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HOFFSET_H, x_off >> 8);
 800141c:	8afb      	ldrh	r3, [r7, #22]
 800141e:	0a1b      	lsrs	r3, r3, #8
 8001420:	b29b      	uxth	r3, r3
 8001422:	b2db      	uxtb	r3, r3
 8001424:	4619      	mov	r1, r3
 8001426:	f643 0010 	movw	r0, #14352	@ 0x3810
 800142a:	f7ff fac3 	bl	80009b4 <ov5640_WR_Reg>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001436:	4313      	orrs	r3, r2
 8001438:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HOFFSET_L, x_off);
 800143c:	8afb      	ldrh	r3, [r7, #22]
 800143e:	b2db      	uxtb	r3, r3
 8001440:	4619      	mov	r1, r3
 8001442:	f643 0011 	movw	r0, #14353	@ 0x3811
 8001446:	f7ff fab5 	bl	80009b4 <ov5640_WR_Reg>
 800144a:	4603      	mov	r3, r0
 800144c:	461a      	mov	r2, r3
 800144e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001452:	4313      	orrs	r3, r2
 8001454:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VOFFSET_H, y_off >> 8);
 8001458:	8abb      	ldrh	r3, [r7, #20]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	b29b      	uxth	r3, r3
 800145e:	b2db      	uxtb	r3, r3
 8001460:	4619      	mov	r1, r3
 8001462:	f643 0012 	movw	r0, #14354	@ 0x3812
 8001466:	f7ff faa5 	bl	80009b4 <ov5640_WR_Reg>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001472:	4313      	orrs	r3, r2
 8001474:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VOFFSET_L, y_off);
 8001478:	8abb      	ldrh	r3, [r7, #20]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	4619      	mov	r1, r3
 800147e:	f643 0013 	movw	r0, #14355	@ 0x3813
 8001482:	f7ff fa97 	bl	80009b4 <ov5640_WR_Reg>
 8001486:	4603      	mov	r3, r0
 8001488:	461a      	mov	r2, r3
 800148a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800148e:	4313      	orrs	r3, r2
 8001490:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_X_INC, sensor_x_inc);
 8001494:	89fb      	ldrh	r3, [r7, #14]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	4619      	mov	r1, r3
 800149a:	f643 0014 	movw	r0, #14356	@ 0x3814
 800149e:	f7ff fa89 	bl	80009b4 <ov5640_WR_Reg>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014aa:	4313      	orrs	r3, r2
 80014ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_Y_INC, sensor_y_inc);
 80014b0:	89bb      	ldrh	r3, [r7, #12]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	4619      	mov	r1, r3
 80014b6:	f643 0015 	movw	r0, #14357	@ 0x3815
 80014ba:	f7ff fa7b 	bl	80009b4 <ov5640_WR_Reg>
 80014be:	4603      	mov	r3, r0
 80014c0:	461a      	mov	r2, r3
 80014c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014c6:	4313      	orrs	r3, r2
 80014c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 80014cc:	f107 030b 	add.w	r3, r7, #11
 80014d0:	4619      	mov	r1, r3
 80014d2:	f643 0020 	movw	r0, #14368	@ 0x3820
 80014d6:	f7ff fa83 	bl	80009e0 <ov5640_RD_Reg>
 80014da:	4603      	mov	r3, r0
 80014dc:	461a      	mov	r2, r3
 80014de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014e2:	4313      	orrs	r3, r2
 80014e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	f023 0301 	bic.w	r3, r3, #1
 80014f0:	b25a      	sxtb	r2, r3
 80014f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	bf8c      	ite	hi
 80014fa:	2301      	movhi	r3, #1
 80014fc:	2300      	movls	r3, #0
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	b25b      	sxtb	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b25b      	sxtb	r3, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	4619      	mov	r1, r3
 800150a:	f643 0020 	movw	r0, #14368	@ 0x3820
 800150e:	f7ff fa51 	bl	80009b4 <ov5640_WR_Reg>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800151a:	4313      	orrs	r3, r2
 800151c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8001520:	f107 030b 	add.w	r3, r7, #11
 8001524:	4619      	mov	r1, r3
 8001526:	f643 0021 	movw	r0, #14369	@ 0x3821
 800152a:	f7ff fa59 	bl	80009e0 <ov5640_RD_Reg>
 800152e:	4603      	mov	r3, r0
 8001530:	461a      	mov	r2, r3
 8001532:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001536:	4313      	orrs	r3, r2
 8001538:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 800153c:	7afb      	ldrb	r3, [r7, #11]
 800153e:	b25b      	sxtb	r3, r3
 8001540:	e002      	b.n	8001548 <ov5640_set_framesize+0x714>
 8001542:	bf00      	nop
 8001544:	2400c4b0 	.word	0x2400c4b0
 8001548:	f023 0301 	bic.w	r3, r3, #1
 800154c:	b25a      	sxtb	r2, r3
 800154e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001552:	2b01      	cmp	r3, #1
 8001554:	bf8c      	ite	hi
 8001556:	2301      	movhi	r3, #1
 8001558:	2300      	movls	r3, #0
 800155a:	b2db      	uxtb	r3, r3
 800155c:	b25b      	sxtb	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b25b      	sxtb	r3, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	4619      	mov	r1, r3
 8001566:	f643 0021 	movw	r0, #14369	@ 0x3821
 800156a:	f7ff fa23 	bl	80009b4 <ov5640_WR_Reg>
 800156e:	4603      	mov	r3, r0
 8001570:	461a      	mov	r2, r3
 8001572:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001576:	4313      	orrs	r3, r2
 8001578:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(VFIFO_HSIZE_H, w >> 8);
 800157c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	b29b      	uxth	r3, r3
 8001584:	b2db      	uxtb	r3, r3
 8001586:	4619      	mov	r1, r3
 8001588:	f244 6002 	movw	r0, #17922	@ 0x4602
 800158c:	f7ff fa12 	bl	80009b4 <ov5640_WR_Reg>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001598:	4313      	orrs	r3, r2
 800159a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(VFIFO_HSIZE_L, w);
 800159e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	f244 6003 	movw	r0, #17923	@ 0x4603
 80015aa:	f7ff fa03 	bl	80009b4 <ov5640_WR_Reg>
 80015ae:	4603      	mov	r3, r0
 80015b0:	461a      	mov	r2, r3
 80015b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015b6:	4313      	orrs	r3, r2
 80015b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(VFIFO_VSIZE_H, h >> 8);
 80015bc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4619      	mov	r1, r3
 80015c8:	f244 6004 	movw	r0, #17924	@ 0x4604
 80015cc:	f7ff f9f2 	bl	80009b4 <ov5640_WR_Reg>
 80015d0:	4603      	mov	r3, r0
 80015d2:	461a      	mov	r2, r3
 80015d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015d8:	4313      	orrs	r3, r2
 80015da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(VFIFO_VSIZE_L, h);
 80015de:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	4619      	mov	r1, r3
 80015e6:	f244 6005 	movw	r0, #17925	@ 0x4605
 80015ea:	f7ff f9e3 	bl	80009b4 <ov5640_WR_Reg>
 80015ee:	4603      	mov	r3, r0
 80015f0:	461a      	mov	r2, r3
 80015f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015f6:	4313      	orrs	r3, r2
 80015f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    return ret;
 80015fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001600:	4618      	mov	r0, r3
 8001602:	3790      	adds	r7, #144	@ 0x90
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <ov5640_set_hmirror>:

static int ov5640_set_hmirror(int enable)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8001610:	f107 030b 	add.w	r3, r7, #11
 8001614:	4619      	mov	r1, r3
 8001616:	f643 0021 	movw	r0, #14369	@ 0x3821
 800161a:	f7ff f9e1 	bl	80009e0 <ov5640_RD_Reg>
 800161e:	4603      	mov	r3, r0
 8001620:	60fb      	str	r3, [r7, #12]
    if (enable)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00e      	beq.n	8001646 <ov5640_set_hmirror+0x3e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg | 0x06);
 8001628:	7afb      	ldrb	r3, [r7, #11]
 800162a:	f043 0306 	orr.w	r3, r3, #6
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4619      	mov	r1, r3
 8001632:	f643 0021 	movw	r0, #14369	@ 0x3821
 8001636:	f7ff f9bd 	bl	80009b4 <ov5640_WR_Reg>
 800163a:	4603      	mov	r3, r0
 800163c:	461a      	mov	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4313      	orrs	r3, r2
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	e00d      	b.n	8001662 <ov5640_set_hmirror+0x5a>
    }
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
 8001646:	7afb      	ldrb	r3, [r7, #11]
 8001648:	f023 0306 	bic.w	r3, r3, #6
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4619      	mov	r1, r3
 8001650:	f643 0021 	movw	r0, #14369	@ 0x3821
 8001654:	f7ff f9ae 	bl	80009b4 <ov5640_WR_Reg>
 8001658:	4603      	mov	r3, r0
 800165a:	461a      	mov	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 8001662:	68fb      	ldr	r3, [r7, #12]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <ov5640_set_vflip>:

static int ov5640_set_vflip(int enable)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 8001674:	f107 030b 	add.w	r3, r7, #11
 8001678:	4619      	mov	r1, r3
 800167a:	f643 0020 	movw	r0, #14368	@ 0x3820
 800167e:	f7ff f9af 	bl	80009e0 <ov5640_RD_Reg>
 8001682:	4603      	mov	r3, r0
 8001684:	60fb      	str	r3, [r7, #12]
    if (!enable)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10e      	bne.n	80016aa <ov5640_set_vflip+0x3e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg | 0x06);
 800168c:	7afb      	ldrb	r3, [r7, #11]
 800168e:	f043 0306 	orr.w	r3, r3, #6
 8001692:	b2db      	uxtb	r3, r3
 8001694:	4619      	mov	r1, r3
 8001696:	f643 0020 	movw	r0, #14368	@ 0x3820
 800169a:	f7ff f98b 	bl	80009b4 <ov5640_WR_Reg>
 800169e:	4603      	mov	r3, r0
 80016a0:	461a      	mov	r2, r3
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e00d      	b.n	80016c6 <ov5640_set_vflip+0x5a>
    }
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg & 0xF9);
 80016aa:	7afb      	ldrb	r3, [r7, #11]
 80016ac:	f023 0306 	bic.w	r3, r3, #6
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	4619      	mov	r1, r3
 80016b4:	f643 0020 	movw	r0, #14368	@ 0x3820
 80016b8:	f7ff f97c 	bl	80009b4 <ov5640_WR_Reg>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <ov5640_init>:

int ov5640_init(framesize_t framesize)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
    ov5640_reset();
 80016da:	f7ff f995 	bl	8000a08 <ov5640_reset>
    hcamera.framesize = framesize;
 80016de:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <ov5640_init+0x44>)
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	7413      	strb	r3, [r2, #16]
    hcamera.pixformat = PIXFORMAT_RGB565;
 80016e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <ov5640_init+0x44>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	745a      	strb	r2, [r3, #17]
    ov5640_set_pixformat(hcamera.pixformat);
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <ov5640_init+0x44>)
 80016ec:	7c5b      	ldrb	r3, [r3, #17]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fa44 	bl	8000b7c <ov5640_set_pixformat>
    ov5640_set_framesize(hcamera.framesize);
 80016f4:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <ov5640_init+0x44>)
 80016f6:	7c1b      	ldrb	r3, [r3, #16]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fb9b 	bl	8000e34 <ov5640_set_framesize>
    ov5640_set_hmirror(0);
 80016fe:	2000      	movs	r0, #0
 8001700:	f7ff ff82 	bl	8001608 <ov5640_set_hmirror>
    ov5640_set_vflip(0);
 8001704:	2000      	movs	r0, #0
 8001706:	f7ff ffb1 	bl	800166c <ov5640_set_vflip>

    return 1;
 800170a:	2301      	movs	r3, #1
}
 800170c:	4618      	mov	r0, r3
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	2400c49c 	.word	0x2400c49c

08001718 <OV7670_WriteReg>:
#include "ov7670.h"
#include "ov7670_regs.h"

int OV7670_WriteReg(uint8_t regAddr, const uint8_t *pData)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af02      	add	r7, sp, #8
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
	uint8_t tt[2];
	tt[0] = regAddr;
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	733b      	strb	r3, [r7, #12]
	tt[1] = pData[0];
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800172e:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <OV7670_WriteReg+0x44>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <OV7670_WriteReg+0x44>)
 8001734:	791b      	ldrb	r3, [r3, #4]
 8001736:	4619      	mov	r1, r3
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <OV7670_WriteReg+0x44>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f107 020c 	add.w	r2, r7, #12
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2302      	movs	r3, #2
 8001744:	f007 fdae 	bl	80092a4 <HAL_I2C_Master_Transmit>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <OV7670_WriteReg+0x3a>
	{
		return OV7670_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	e000      	b.n	8001754 <OV7670_WriteReg+0x3c>
	}
	else
	{
		return OV7670_ERROR;
 8001752:	2301      	movs	r3, #1
	}
}
 8001754:	4618      	mov	r0, r3
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	2400c49c 	.word	0x2400c49c

08001760 <OV7670_ReadReg>:

int OV7670_ReadReg(uint8_t regAddr, uint8_t *pData)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af02      	add	r7, sp, #8
 8001766:	4603      	mov	r3, r0
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <OV7670_ReadReg+0x54>)
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <OV7670_ReadReg+0x54>)
 8001772:	791b      	ldrb	r3, [r3, #4]
 8001774:	3301      	adds	r3, #1
 8001776:	b299      	uxth	r1, r3
 8001778:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <OV7670_ReadReg+0x54>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	1dfa      	adds	r2, r7, #7
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	2301      	movs	r3, #1
 8001782:	f007 fd8f 	bl	80092a4 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 8001786:	4b0b      	ldr	r3, [pc, #44]	@ (80017b4 <OV7670_ReadReg+0x54>)
 8001788:	6818      	ldr	r0, [r3, #0]
 800178a:	4b0a      	ldr	r3, [pc, #40]	@ (80017b4 <OV7670_ReadReg+0x54>)
 800178c:	791b      	ldrb	r3, [r3, #4]
 800178e:	3301      	adds	r3, #1
 8001790:	b299      	uxth	r1, r3
 8001792:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <OV7670_ReadReg+0x54>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	2301      	movs	r3, #1
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	f007 fe76 	bl	800948c <HAL_I2C_Master_Receive>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <OV7670_ReadReg+0x4a>
	{
		return OV7670_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	e000      	b.n	80017ac <OV7670_ReadReg+0x4c>
	}
	else
	{
		return OV7670_ERROR;
 80017aa:	2301      	movs	r3, #1
	}
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	2400c49c 	.word	0x2400c49c

080017b8 <OV7670_Reset>:

int OV7670_Reset(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80017be:	2064      	movs	r0, #100	@ 0x64
 80017c0:	f003 fef2 	bl	80055a8 <HAL_Delay>
	uint8_t data = COM7_RESET;
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	71fb      	strb	r3, [r7, #7]
	if (OV7670_WriteReg(REG_COM7, &data) != OV7670_OK)
 80017c8:	1dfb      	adds	r3, r7, #7
 80017ca:	4619      	mov	r1, r3
 80017cc:	2012      	movs	r0, #18
 80017ce:	f7ff ffa3 	bl	8001718 <OV7670_WriteReg>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <OV7670_Reset+0x24>
	{
		return OV7670_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e003      	b.n	80017e4 <OV7670_Reset+0x2c>
	}
	HAL_Delay(100);
 80017dc:	2064      	movs	r0, #100	@ 0x64
 80017de:	f003 fee3 	bl	80055a8 <HAL_Delay>
	return OV7670_OK;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <OV7670_WriteRegList>:

int OV7670_WriteRegList(const struct regval_t *reg_list)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	const struct regval_t *pReg = reg_list;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	60fb      	str	r3, [r7, #12]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80017f8:	e010      	b.n	800181c <OV7670_WriteRegList+0x30>
	{
		int write_result = OV7670_WriteReg( pReg->reg_addr, &(pReg->value));
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	781a      	ldrb	r2, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	3301      	adds	r3, #1
 8001802:	4619      	mov	r1, r3
 8001804:	4610      	mov	r0, r2
 8001806:	f7ff ff87 	bl	8001718 <OV7670_WriteReg>
 800180a:	60b8      	str	r0, [r7, #8]
		if (write_result != OV7670_OK)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <OV7670_WriteRegList+0x2a>
		{
			return write_result;
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	e00b      	b.n	800182e <OV7670_WriteRegList+0x42>
		}
		pReg++;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3302      	adds	r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2bff      	cmp	r3, #255	@ 0xff
 8001822:	d003      	beq.n	800182c <OV7670_WriteRegList+0x40>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	785b      	ldrb	r3, [r3, #1]
 8001828:	2bff      	cmp	r3, #255	@ 0xff
 800182a:	d1e6      	bne.n	80017fa <OV7670_WriteRegList+0xe>
	}
	return OV7670_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <OV7670_Config>:
	endy = (endy>>3)&0xFF;
	OV7670_WriteReg(0X18,(uint8_t *)&endy);			//Hrefendĸ8λ
}

int OV7670_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
	int ov_reset_result = OV7670_Reset();
 800183e:	f7ff ffbb 	bl	80017b8 <OV7670_Reset>
 8001842:	60f8      	str	r0, [r7, #12]
	if (ov_reset_result != OV7670_OK)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <OV7670_Config+0x16>
	{
		return ov_reset_result;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	e073      	b.n	8001936 <OV7670_Config+0xfe>
	}
	int ov_read_reg_result = OV7670_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	60bb      	str	r3, [r7, #8]
	int ov_write_reg_result = OV7670_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	607b      	str	r3, [r7, #4]

	ov_write_reg_result = OV7670_WriteRegList( ov7670_default_regs);
 8001856:	483a      	ldr	r0, [pc, #232]	@ (8001940 <OV7670_Config+0x108>)
 8001858:	f7ff ffc8 	bl	80017ec <OV7670_WriteRegList>
 800185c:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <OV7670_Config+0x30>
	{
		return ov_write_reg_result;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	e066      	b.n	8001936 <OV7670_Config+0xfe>
	}

	uint8_t ov_com3 = 0x04; // REG_COM3 enable scaling
 8001868:	2304      	movs	r3, #4
 800186a:	70fb      	strb	r3, [r7, #3]
	ov_write_reg_result = OV7670_WriteReg( REG_COM3, &ov_com3);
 800186c:	1cfb      	adds	r3, r7, #3
 800186e:	4619      	mov	r1, r3
 8001870:	200c      	movs	r0, #12
 8001872:	f7ff ff51 	bl	8001718 <OV7670_WriteReg>
 8001876:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <OV7670_Config+0x4a>
	{
		return ov_write_reg_result;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	e059      	b.n	8001936 <OV7670_Config+0xfe>
	}

	ov_write_reg_result = OV7670_WriteRegList( qqvga_ov7670);
 8001882:	4830      	ldr	r0, [pc, #192]	@ (8001944 <OV7670_Config+0x10c>)
 8001884:	f7ff ffb2 	bl	80017ec <OV7670_WriteRegList>
 8001888:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <OV7670_Config+0x5c>
	{
		return ov_write_reg_result;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	e050      	b.n	8001936 <OV7670_Config+0xfe>
	}

	ov_write_reg_result = OV7670_WriteRegList( rgb565_ov7670);
 8001894:	482c      	ldr	r0, [pc, #176]	@ (8001948 <OV7670_Config+0x110>)
 8001896:	f7ff ffa9 	bl	80017ec <OV7670_WriteRegList>
 800189a:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <OV7670_Config+0x6e>
	{
		return ov_write_reg_result;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	e047      	b.n	8001936 <OV7670_Config+0xfe>
	}
	
	// configure PCLK to 24MHz, input clk 12MHz

	uint8_t ov_clk_rc = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	70bb      	strb	r3, [r7, #2]
	ov_read_reg_result = OV7670_ReadReg( REG_CLKRC, &ov_clk_rc);
 80018aa:	1cbb      	adds	r3, r7, #2
 80018ac:	4619      	mov	r1, r3
 80018ae:	2011      	movs	r0, #17
 80018b0:	f7ff ff56 	bl	8001760 <OV7670_ReadReg>
 80018b4:	60b8      	str	r0, [r7, #8]
	if (ov_read_reg_result != OV7670_OK)
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <OV7670_Config+0x88>
	{
		return ov_read_reg_result;
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	e03a      	b.n	8001936 <OV7670_Config+0xfe>
	}
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 80018c0:	78bb      	ldrb	r3, [r7, #2]
 80018c2:	b25b      	sxtb	r3, r3
 80018c4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80018c8:	b25b      	sxtb	r3, r3
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	70bb      	strb	r3, [r7, #2]
	ov_write_reg_result = OV7670_WriteReg( REG_CLKRC, &ov_clk_rc);
 80018d4:	1cbb      	adds	r3, r7, #2
 80018d6:	4619      	mov	r1, r3
 80018d8:	2011      	movs	r0, #17
 80018da:	f7ff ff1d 	bl	8001718 <OV7670_WriteReg>
 80018de:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <OV7670_Config+0xb2>
	{
		return ov_write_reg_result;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	e025      	b.n	8001936 <OV7670_Config+0xfe>
	}

	uint8_t ov_dblv = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	707b      	strb	r3, [r7, #1]
	ov_read_reg_result = OV7670_ReadReg( REG_DBLV, &ov_dblv);
 80018ee:	1c7b      	adds	r3, r7, #1
 80018f0:	4619      	mov	r1, r3
 80018f2:	206b      	movs	r0, #107	@ 0x6b
 80018f4:	f7ff ff34 	bl	8001760 <OV7670_ReadReg>
 80018f8:	60b8      	str	r0, [r7, #8]
	if (ov_read_reg_result != OV7670_OK)
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <OV7670_Config+0xcc>
	{
		return ov_read_reg_result;
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	e018      	b.n	8001936 <OV7670_Config+0xfe>
	}
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 8001904:	787b      	ldrb	r3, [r7, #1]
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800190c:	b25b      	sxtb	r3, r3
 800190e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001912:	b25b      	sxtb	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	707b      	strb	r3, [r7, #1]
	ov_write_reg_result = OV7670_WriteReg( REG_DBLV, &ov_dblv);
 8001918:	1c7b      	adds	r3, r7, #1
 800191a:	4619      	mov	r1, r3
 800191c:	206b      	movs	r0, #107	@ 0x6b
 800191e:	f7ff fefb 	bl	8001718 <OV7670_WriteReg>
 8001922:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <OV7670_Config+0xf6>
	{
		return ov_write_reg_result;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	e003      	b.n	8001936 <OV7670_Config+0xfe>
	}
	
	HAL_Delay(100);
 800192e:	2064      	movs	r0, #100	@ 0x64
 8001930:	f003 fe3a 	bl	80055a8 <HAL_Delay>
//	OV7670_Brightness(2);
//	OV7670_Contrast(2);
//	OV7670_Special_Effects(0);
//	ov7670_Window_Set(0,320,160,120);
	
	return OV7670_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	08016a98 	.word	0x08016a98
 8001944:	08016a68 	.word	0x08016a68
 8001948:	08016a7c 	.word	0x08016a7c

0800194c <ov7725_WR_Reg>:
#include "ov7725.h"
#include "ov7725_regs.h"
#include <stdbool.h>

static uint8_t ov7725_WR_Reg(uint8_t reg, uint8_t data)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	460a      	mov	r2, r1
 8001956:	71fb      	strb	r3, [r7, #7]
 8001958:	4613      	mov	r3, r2
 800195a:	71bb      	strb	r3, [r7, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 800195c:	1dba      	adds	r2, r7, #6
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	4619      	mov	r1, r3
 8001962:	4804      	ldr	r0, [pc, #16]	@ (8001974 <ov7725_WR_Reg+0x28>)
 8001964:	f7fe fd24 	bl	80003b0 <Camera_WriteReg>
    return 0;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	2400c49c 	.word	0x2400c49c

08001978 <ov7725_RD_Reg>:

static uint8_t ov7725_RD_Reg(uint8_t reg,uint8_t *data)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
    return Camera_ReadReg(&hcamera,reg,data);
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	4804      	ldr	r0, [pc, #16]	@ (800199c <ov7725_RD_Reg+0x24>)
 800198c:	f7fe fd33 	bl	80003f6 <Camera_ReadReg>
 8001990:	4603      	mov	r3, r0
 8001992:	b2db      	uxtb	r3, r3
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	2400c49c 	.word	0x2400c49c

080019a0 <ov7725_reset>:

static int ov7725_reset(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
    // Reset all registers
    int ret = ov7725_WR_Reg( COM7, COM7_RESET);
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	2012      	movs	r0, #18
 80019aa:	f7ff ffcf 	bl	800194c <ov7725_WR_Reg>
 80019ae:	4603      	mov	r3, r0
 80019b0:	607b      	str	r3, [r7, #4]

    // Delay 2 ms
    Camera_delay(2);
 80019b2:	2002      	movs	r0, #2
 80019b4:	f003 fdf8 	bl	80055a8 <HAL_Delay>

    // Write default regsiters
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 80019b8:	2300      	movs	r3, #0
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	e014      	b.n	80019e8 <ov7725_reset+0x48>
        ret |= ov7725_WR_Reg(ov7725_default_regs[i][0], ov7725_default_regs[i][1]);
 80019be:	4a12      	ldr	r2, [pc, #72]	@ (8001a08 <ov7725_reset+0x68>)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80019c6:	4910      	ldr	r1, [pc, #64]	@ (8001a08 <ov7725_reset+0x68>)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	440b      	add	r3, r1
 80019ce:	785b      	ldrb	r3, [r3, #1]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4610      	mov	r0, r2
 80019d4:	f7ff ffba 	bl	800194c <ov7725_WR_Reg>
 80019d8:	4603      	mov	r3, r0
 80019da:	461a      	mov	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4313      	orrs	r3, r2
 80019e0:	607b      	str	r3, [r7, #4]
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	4a07      	ldr	r2, [pc, #28]	@ (8001a08 <ov7725_reset+0x68>)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1e4      	bne.n	80019be <ov7725_reset+0x1e>
    }

    // Delay 300 ms
    Camera_delay(300);
 80019f4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80019f8:	f003 fdd6 	bl	80055a8 <HAL_Delay>

    return ret;
 80019fc:	687b      	ldr	r3, [r7, #4]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	08016bb4 	.word	0x08016bb4

08001a0c <ov7725_set_pixformat>:

static int ov7725_set_pixformat(pixformat_t pixformat)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = ov7725_RD_Reg( COM7, &reg);
 8001a16:	f107 030b 	add.w	r3, r7, #11
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	2012      	movs	r0, #18
 8001a1e:	f7ff ffab 	bl	8001978 <ov7725_RD_Reg>
 8001a22:	4603      	mov	r3, r0
 8001a24:	60fb      	str	r3, [r7, #12]

    switch (pixformat) {
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	d02c      	beq.n	8001a86 <ov7725_set_pixformat+0x7a>
 8001a2c:	2b05      	cmp	r3, #5
 8001a2e:	dc3e      	bgt.n	8001aae <ov7725_set_pixformat+0xa2>
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d005      	beq.n	8001a40 <ov7725_set_pixformat+0x34>
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	dd3a      	ble.n	8001aae <ov7725_set_pixformat+0xa2>
 8001a38:	3b03      	subs	r3, #3
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d837      	bhi.n	8001aae <ov7725_set_pixformat+0xa2>
 8001a3e:	e013      	b.n	8001a68 <ov7725_set_pixformat+0x5c>
        case PIXFORMAT_RGB565:
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 8001a40:	7afb      	ldrb	r3, [r7, #11]
 8001a42:	b25b      	sxtb	r3, r3
 8001a44:	f023 0303 	bic.w	r3, r3, #3
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	f043 0302 	orr.w	r3, r3, #2
 8001a4e:	b25b      	sxtb	r3, r3
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg( DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 8001a54:	2100      	movs	r1, #0
 8001a56:	2067      	movs	r0, #103	@ 0x67
 8001a58:	f7ff ff78 	bl	800194c <ov7725_WR_Reg>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
            break;
 8001a66:	e025      	b.n	8001ab4 <ov7725_set_pixformat+0xa8>
        case PIXFORMAT_YUV422:
        case PIXFORMAT_GRAYSCALE:
            reg = COM7_SET_FMT(reg, COM7_FMT_YUV);
 8001a68:	7afb      	ldrb	r3, [r7, #11]
 8001a6a:	f023 0303 	bic.w	r3, r3, #3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 8001a72:	2100      	movs	r1, #0
 8001a74:	2067      	movs	r0, #103	@ 0x67
 8001a76:	f7ff ff69 	bl	800194c <ov7725_WR_Reg>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]
            break;
 8001a84:	e016      	b.n	8001ab4 <ov7725_set_pixformat+0xa8>
        case PIXFORMAT_BAYER:
            reg = COM7_SET_FMT(reg, COM7_FMT_P_BAYER);
 8001a86:	7afb      	ldrb	r3, [r7, #11]
 8001a88:	b25b      	sxtb	r3, r3
 8001a8a:	f023 0303 	bic.w	r3, r3, #3
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_RAW8);
 8001a9a:	2102      	movs	r1, #2
 8001a9c:	2067      	movs	r0, #103	@ 0x67
 8001a9e:	f7ff ff55 	bl	800194c <ov7725_WR_Reg>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]
            break;
 8001aac:	e002      	b.n	8001ab4 <ov7725_set_pixformat+0xa8>
        default:
            return -1;
 8001aae:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab2:	e008      	b.n	8001ac6 <ov7725_set_pixformat+0xba>
    }

    // Write back register
    return ov7725_WR_Reg(COM7, reg) | ret;
 8001ab4:	7afb      	ldrb	r3, [r7, #11]
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	2012      	movs	r0, #18
 8001aba:	f7ff ff47 	bl	800194c <ov7725_WR_Reg>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4313      	orrs	r3, r2
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <ov7725_set_framesize>:

static int ov7725_set_framesize(framesize_t framesize)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret=0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
    uint16_t w = dvp_cam_resolution[framesize][0];
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	4a99      	ldr	r2, [pc, #612]	@ (8001d48 <ov7725_set_framesize+0x278>)
 8001ae2:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001ae6:	837b      	strh	r3, [r7, #26]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	4a97      	ldr	r2, [pc, #604]	@ (8001d48 <ov7725_set_framesize+0x278>)
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	885b      	ldrh	r3, [r3, #2]
 8001af2:	833b      	strh	r3, [r7, #24]
    bool vflip;

    if ((w > 640) || (h > 480)) {
 8001af4:	8b7b      	ldrh	r3, [r7, #26]
 8001af6:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8001afa:	d803      	bhi.n	8001b04 <ov7725_set_framesize+0x34>
 8001afc:	8b3b      	ldrh	r3, [r7, #24]
 8001afe:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001b02:	d902      	bls.n	8001b0a <ov7725_set_framesize+0x3a>
        return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
 8001b08:	e11a      	b.n	8001d40 <ov7725_set_framesize+0x270>
    }

    // Write MSBs
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 8001b0a:	8b7b      	ldrh	r3, [r7, #26]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	4619      	mov	r1, r3
 8001b14:	2029      	movs	r0, #41	@ 0x29
 8001b16:	f7ff ff19 	bl	800194c <ov7725_WR_Reg>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61fb      	str	r3, [r7, #28]
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 8001b24:	8b3b      	ldrh	r3, [r7, #24]
 8001b26:	085b      	lsrs	r3, r3, #1
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	202c      	movs	r0, #44	@ 0x2c
 8001b30:	f7ff ff0c 	bl	800194c <ov7725_WR_Reg>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61fb      	str	r3, [r7, #28]

    // Write LSBs
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 8001b3e:	8b7b      	ldrh	r3, [r7, #26]
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	f003 0303 	and.w	r3, r3, #3
 8001b46:	b25a      	sxtb	r2, r3
 8001b48:	8b3b      	ldrh	r3, [r7, #24]
 8001b4a:	b25b      	sxtb	r3, r3
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	b25b      	sxtb	r3, r3
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	b25b      	sxtb	r3, r3
 8001b56:	4313      	orrs	r3, r2
 8001b58:	b25b      	sxtb	r3, r3
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	202a      	movs	r0, #42	@ 0x2a
 8001b60:	f7ff fef4 	bl	800194c <ov7725_WR_Reg>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61fb      	str	r3, [r7, #28]

    // Sample VFLIP
    ret |= ov7725_RD_Reg(COM3, &reg);
 8001b6e:	f107 030b 	add.w	r3, r7, #11
 8001b72:	4619      	mov	r1, r3
 8001b74:	200c      	movs	r0, #12
 8001b76:	f7ff feff 	bl	8001978 <ov7725_RD_Reg>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	61fb      	str	r3, [r7, #28]
    vflip = reg & COM3_VFLIP;
 8001b84:	7afb      	ldrb	r3, [r7, #11]
 8001b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	bf14      	ite	ne
 8001b8e:	2301      	movne	r3, #1
 8001b90:	2300      	moveq	r3, #0
 8001b92:	75fb      	strb	r3, [r7, #23]
    ret |= ov7725_RD_Reg(HREF, &reg);
 8001b94:	f107 030b 	add.w	r3, r7, #11
 8001b98:	4619      	mov	r1, r3
 8001b9a:	2032      	movs	r0, #50	@ 0x32
 8001b9c:	f7ff feec 	bl	8001978 <ov7725_RD_Reg>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61fb      	str	r3, [r7, #28]
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 8001baa:	7afb      	ldrb	r3, [r7, #11]
 8001bac:	b25b      	sxtb	r3, r3
 8001bae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	7dfa      	ldrb	r2, [r7, #23]
 8001bb6:	2a00      	cmp	r2, #0
 8001bb8:	d001      	beq.n	8001bbe <ov7725_set_framesize+0xee>
 8001bba:	2240      	movs	r2, #64	@ 0x40
 8001bbc:	e000      	b.n	8001bc0 <ov7725_set_framesize+0xf0>
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	2032      	movs	r0, #50	@ 0x32
 8001bca:	f7ff febf 	bl	800194c <ov7725_WR_Reg>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	61fb      	str	r3, [r7, #28]

    if ((w <= 320) && (h <= 240)) {
 8001bd8:	8b7b      	ldrh	r3, [r7, #26]
 8001bda:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001bde:	d84b      	bhi.n	8001c78 <ov7725_set_framesize+0x1a8>
 8001be0:	8b3b      	ldrh	r3, [r7, #24]
 8001be2:	2bf0      	cmp	r3, #240	@ 0xf0
 8001be4:	d848      	bhi.n	8001c78 <ov7725_set_framesize+0x1a8>
        // Set QVGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
 8001be6:	f107 030a 	add.w	r3, r7, #10
 8001bea:	4619      	mov	r1, r3
 8001bec:	2012      	movs	r0, #18
 8001bee:	f7ff fec3 	bl	8001978 <ov7725_RD_Reg>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	613b      	str	r3, [r7, #16]
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 8001bf6:	7abb      	ldrb	r3, [r7, #10]
 8001bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	72bb      	strb	r3, [r7, #10]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001c00:	7abb      	ldrb	r3, [r7, #10]
 8001c02:	4619      	mov	r1, r3
 8001c04:	2012      	movs	r0, #18
 8001c06:	f7ff fea1 	bl	800194c <ov7725_WR_Reg>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]

        // Set QVGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
 8001c14:	213f      	movs	r1, #63	@ 0x3f
 8001c16:	2017      	movs	r0, #23
 8001c18:	f7ff fe98 	bl	800194c <ov7725_WR_Reg>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
 8001c26:	2150      	movs	r1, #80	@ 0x50
 8001c28:	2018      	movs	r0, #24
 8001c2a:	f7ff fe8f 	bl	800194c <ov7725_WR_Reg>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	461a      	mov	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(VSTART, 0x03 - vflip);
 8001c38:	7dfb      	ldrb	r3, [r7, #23]
 8001c3a:	f1c3 0303 	rsb	r3, r3, #3
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	4619      	mov	r1, r3
 8001c42:	2019      	movs	r0, #25
 8001c44:	f7ff fe82 	bl	800194c <ov7725_WR_Reg>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(VSIZE,  0x78);
 8001c52:	2178      	movs	r1, #120	@ 0x78
 8001c54:	201a      	movs	r0, #26
 8001c56:	f7ff fe79 	bl	800194c <ov7725_WR_Reg>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]

        // Enable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xFF);
 8001c64:	21ff      	movs	r1, #255	@ 0xff
 8001c66:	20ac      	movs	r0, #172	@ 0xac
 8001c68:	f7ff fe70 	bl	800194c <ov7725_WR_Reg>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	461a      	mov	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
    if ((w <= 320) && (h <= 240)) {
 8001c76:	e062      	b.n	8001d3e <ov7725_set_framesize+0x26e>
    } else {
        // Set VGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
 8001c78:	f107 0309 	add.w	r3, r7, #9
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	2012      	movs	r0, #18
 8001c80:	f7ff fe7a 	bl	8001978 <ov7725_RD_Reg>
 8001c84:	4603      	mov	r3, r0
 8001c86:	60fb      	str	r3, [r7, #12]
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001c88:	7a7b      	ldrb	r3, [r7, #9]
 8001c8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	727b      	strb	r3, [r7, #9]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001c92:	7a7b      	ldrb	r3, [r7, #9]
 8001c94:	4619      	mov	r1, r3
 8001c96:	2012      	movs	r0, #18
 8001c98:	f7ff fe58 	bl	800194c <ov7725_WR_Reg>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]

        // Set VGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x23);
 8001ca6:	2123      	movs	r1, #35	@ 0x23
 8001ca8:	2017      	movs	r0, #23
 8001caa:	f7ff fe4f 	bl	800194c <ov7725_WR_Reg>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(HSIZE,  0xA0);
 8001cb8:	21a0      	movs	r1, #160	@ 0xa0
 8001cba:	2018      	movs	r0, #24
 8001cbc:	f7ff fe46 	bl	800194c <ov7725_WR_Reg>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(VSTART, 0x07 - vflip);
 8001cca:	7dfb      	ldrb	r3, [r7, #23]
 8001ccc:	f1c3 0307 	rsb	r3, r3, #7
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	2019      	movs	r0, #25
 8001cd6:	f7ff fe39 	bl	800194c <ov7725_WR_Reg>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	461a      	mov	r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(VSIZE,  0xF0);
 8001ce4:	21f0      	movs	r1, #240	@ 0xf0
 8001ce6:	201a      	movs	r0, #26
 8001ce8:	f7ff fe30 	bl	800194c <ov7725_WR_Reg>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]

        // Disable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xF3);
 8001cf6:	21f3      	movs	r1, #243	@ 0xf3
 8001cf8:	20ac      	movs	r0, #172	@ 0xac
 8001cfa:	f7ff fe27 	bl	800194c <ov7725_WR_Reg>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	461a      	mov	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

        // Clear auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(SCAL0, 0x00);
 8001d08:	2100      	movs	r1, #0
 8001d0a:	20a0      	movs	r0, #160	@ 0xa0
 8001d0c:	f7ff fe1e 	bl	800194c <ov7725_WR_Reg>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
 8001d1a:	2140      	movs	r1, #64	@ 0x40
 8001d1c:	20a1      	movs	r0, #161	@ 0xa1
 8001d1e:	f7ff fe15 	bl	800194c <ov7725_WR_Reg>
 8001d22:	4603      	mov	r3, r0
 8001d24:	461a      	mov	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
 8001d2c:	2140      	movs	r1, #64	@ 0x40
 8001d2e:	20a2      	movs	r0, #162	@ 0xa2
 8001d30:	f7ff fe0c 	bl	800194c <ov7725_WR_Reg>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 8001d3e:	69fb      	ldr	r3, [r7, #28]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	08016458 	.word	0x08016458

08001d4c <ov7725_set_hmirror>:
static int ov7725_set_hmirror(int enable)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 8001d54:	f107 030b 	add.w	r3, r7, #11
 8001d58:	4619      	mov	r1, r3
 8001d5a:	200c      	movs	r0, #12
 8001d5c:	f7ff fe0c 	bl	8001978 <ov7725_RD_Reg>
 8001d60:	4603      	mov	r3, r0
 8001d62:	60fb      	str	r3, [r7, #12]
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 8001d64:	7afb      	ldrb	r3, [r7, #11]
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d6c:	b25a      	sxtb	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	019b      	lsls	r3, r3, #6
 8001d74:	b25b      	sxtb	r3, r3
 8001d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d7a:	b25b      	sxtb	r3, r3
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	b25b      	sxtb	r3, r3
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	4619      	mov	r1, r3
 8001d84:	200c      	movs	r0, #12
 8001d86:	f7ff fde1 	bl	800194c <ov7725_WR_Reg>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

    return ret;
 8001d94:	68fb      	ldr	r3, [r7, #12]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <ov7725_set_vflip>:

static int ov7725_set_vflip(int enable)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 8001da8:	f107 030b 	add.w	r3, r7, #11
 8001dac:	4619      	mov	r1, r3
 8001dae:	200c      	movs	r0, #12
 8001db0:	f7ff fde2 	bl	8001978 <ov7725_RD_Reg>
 8001db4:	4603      	mov	r3, r0
 8001db6:	60fb      	str	r3, [r7, #12]
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 8001db8:	7afb      	ldrb	r3, [r7, #11]
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001dc0:	b25a      	sxtb	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	b25b      	sxtb	r3, r3
 8001dc6:	01db      	lsls	r3, r3, #7
 8001dc8:	b25b      	sxtb	r3, r3
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	b25b      	sxtb	r3, r3
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	200c      	movs	r0, #12
 8001dd4:	f7ff fdba 	bl	800194c <ov7725_WR_Reg>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]
    // Apply new vertical flip setting.
    ret |= ov7725_set_framesize(hcamera.framesize);
 8001de2:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <ov7725_set_vflip+0x60>)
 8001de4:	7c1b      	ldrb	r3, [r3, #16]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fe72 	bl	8001ad0 <ov7725_set_framesize>
 8001dec:	4602      	mov	r2, r0
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]

    return ret;
 8001df4:	68fb      	ldr	r3, [r7, #12]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2400c49c 	.word	0x2400c49c

08001e04 <ov7725_init>:

int ov7725_init(framesize_t framesize)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
	ov7725_reset();
 8001e0e:	f7ff fdc7 	bl	80019a0 <ov7725_reset>
	hcamera.framesize = framesize;
 8001e12:	4a0d      	ldr	r2, [pc, #52]	@ (8001e48 <ov7725_init+0x44>)
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	7413      	strb	r3, [r2, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <ov7725_init+0x44>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	745a      	strb	r2, [r3, #17]
	ov7725_set_pixformat(hcamera.pixformat);
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <ov7725_init+0x44>)
 8001e20:	7c5b      	ldrb	r3, [r3, #17]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fdf2 	bl	8001a0c <ov7725_set_pixformat>
	ov7725_set_framesize(hcamera.framesize);
 8001e28:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <ov7725_init+0x44>)
 8001e2a:	7c1b      	ldrb	r3, [r3, #16]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff fe4f 	bl	8001ad0 <ov7725_set_framesize>
	ov7725_set_hmirror(1);
 8001e32:	2001      	movs	r0, #1
 8001e34:	f7ff ff8a 	bl	8001d4c <ov7725_set_hmirror>
	ov7725_set_vflip(1);
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7ff ffb1 	bl	8001da0 <ov7725_set_vflip>
	
	return 1;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	2400c49c 	.word	0x2400c49c

08001e4c <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af02      	add	r7, sp, #8
	uint8_t text[20];
	
	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001e52:	4b7d      	ldr	r3, [pc, #500]	@ (8002048 <LCD_Test+0x1fc>)
 8001e54:	2203      	movs	r2, #3
 8001e56:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8001e58:	4b7b      	ldr	r3, [pc, #492]	@ (8002048 <LCD_Test+0x1fc>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8001e5e:	4b7a      	ldr	r3, [pc, #488]	@ (8002048 <LCD_Test+0x1fc>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	735a      	strb	r2, [r3, #13]
	#else
	#error "Unknown Screen"
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001e64:	4979      	ldr	r1, [pc, #484]	@ (800204c <LCD_Test+0x200>)
 8001e66:	487a      	ldr	r0, [pc, #488]	@ (8002050 <LCD_Test+0x204>)
 8001e68:	f000 fcfe 	bl	8002868 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001e6c:	4b79      	ldr	r3, [pc, #484]	@ (8002054 <LCD_Test+0x208>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a75      	ldr	r2, [pc, #468]	@ (8002048 <LCD_Test+0x1fc>)
 8001e72:	2105      	movs	r1, #5
 8001e74:	4876      	ldr	r0, [pc, #472]	@ (8002050 <LCD_Test+0x204>)
 8001e76:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8001e78:	4b76      	ldr	r3, [pc, #472]	@ (8002054 <LCD_Test+0x208>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	4976      	ldr	r1, [pc, #472]	@ (8002058 <LCD_Test+0x20c>)
 8001e7e:	4874      	ldr	r0, [pc, #464]	@ (8002050 <LCD_Test+0x204>)
 8001e80:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f000 f8fa 	bl	800207c <LCD_SetBrightness>
	
	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 8001e88:	4b72      	ldr	r3, [pc, #456]	@ (8002054 <LCD_Test+0x208>)
 8001e8a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8001e8c:	4b73      	ldr	r3, [pc, #460]	@ (800205c <LCD_Test+0x210>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	486f      	ldr	r0, [pc, #444]	@ (8002050 <LCD_Test+0x204>)
 8001e94:	47a0      	blx	r4
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 8001e96:	f003 fb7b 	bl	8005590 <HAL_GetTick>
 8001e9a:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001e9c:	e06a      	b.n	8001f74 <LCD_Test+0x128>
	{
		delay_ms(10);
 8001e9e:	200a      	movs	r0, #10
 8001ea0:	f003 fb82 	bl	80055a8 <HAL_Delay>

		if (get_tick() - tick <= 1000)
 8001ea4:	f003 fb74 	bl	8005590 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eb2:	d80f      	bhi.n	8001ed4 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001eb4:	f003 fb6c 	bl	8005590 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2264      	movs	r2, #100	@ 0x64
 8001ec0:	fb02 f303 	mul.w	r3, r2, r3
 8001ec4:	4a66      	ldr	r2, [pc, #408]	@ (8002060 <LCD_Test+0x214>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	099b      	lsrs	r3, r3, #6
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 f8d5 	bl	800207c <LCD_SetBrightness>
 8001ed2:	e04f      	b.n	8001f74 <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 8001ed4:	f003 fb5c 	bl	8005590 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d83d      	bhi.n	8001f62 <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03lu", (get_tick() - tick - 1000) / 10);
 8001ee6:	f003 fb53 	bl	8005590 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001ef4:	4a5b      	ldr	r2, [pc, #364]	@ (8002064 <LCD_Test+0x218>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	08da      	lsrs	r2, r3, #3
 8001efc:	463b      	mov	r3, r7
 8001efe:	495a      	ldr	r1, [pc, #360]	@ (8002068 <LCD_Test+0x21c>)
 8001f00:	4618      	mov	r0, r3
 8001f02:	f013 fe6b 	bl	8015bdc <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8001f06:	4b50      	ldr	r3, [pc, #320]	@ (8002048 <LCD_Test+0x1fc>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	3b1e      	subs	r3, #30
 8001f0e:	b298      	uxth	r0, r3
 8001f10:	4b4d      	ldr	r3, [pc, #308]	@ (8002048 <LCD_Test+0x1fc>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	463b      	mov	r3, r7
 8001f18:	9301      	str	r3, [sp, #4]
 8001f1a:	2310      	movs	r3, #16
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	2310      	movs	r3, #16
 8001f20:	2101      	movs	r1, #1
 8001f22:	f000 fb53 	bl	80025cc <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001f26:	4b4b      	ldr	r3, [pc, #300]	@ (8002054 <LCD_Test+0x208>)
 8001f28:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001f2a:	4b47      	ldr	r3, [pc, #284]	@ (8002048 <LCD_Test+0x1fc>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	1edd      	subs	r5, r3, #3
 8001f30:	f003 fb2e 	bl	8005590 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001f3e:	4a42      	ldr	r2, [pc, #264]	@ (8002048 <LCD_Test+0x1fc>)
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	4a46      	ldr	r2, [pc, #280]	@ (8002060 <LCD_Test+0x214>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	09db      	lsrs	r3, r3, #7
 8001f4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f52:	9201      	str	r2, [sp, #4]
 8001f54:	2203      	movs	r2, #3
 8001f56:	9200      	str	r2, [sp, #0]
 8001f58:	462a      	mov	r2, r5
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	483c      	ldr	r0, [pc, #240]	@ (8002050 <LCD_Test+0x204>)
 8001f5e:	47a0      	blx	r4
 8001f60:	e008      	b.n	8001f74 <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 8001f62:	f003 fb15 	bl	8005590 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d808      	bhi.n	8001f86 <LCD_Test+0x13a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001f74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f78:	483c      	ldr	r0, [pc, #240]	@ (800206c <LCD_Test+0x220>)
 8001f7a:	f007 f8d1 	bl	8009120 <HAL_GPIO_ReadPin>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d18c      	bne.n	8001e9e <LCD_Test+0x52>
 8001f84:	e004      	b.n	8001f90 <LCD_Test+0x144>
			break;
 8001f86:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001f88:	e002      	b.n	8001f90 <LCD_Test+0x144>
	{
		delay_ms(10);
 8001f8a:	200a      	movs	r0, #10
 8001f8c:	f003 fb0c 	bl	80055a8 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001f90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f94:	4835      	ldr	r0, [pc, #212]	@ (800206c <LCD_Test+0x220>)
 8001f96:	f007 f8c3 	bl	8009120 <HAL_GPIO_ReadPin>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d0f4      	beq.n	8001f8a <LCD_Test+0x13e>
	}
	LCD_Light(0, 300);
 8001fa0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f000 f885 	bl	80020b4 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 8001faa:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <LCD_Test+0x208>)
 8001fac:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001fae:	4b26      	ldr	r3, [pc, #152]	@ (8002048 <LCD_Test+0x1fc>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	4b25      	ldr	r3, [pc, #148]	@ (8002048 <LCD_Test+0x1fc>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	9101      	str	r1, [sp, #4]
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4823      	ldr	r0, [pc, #140]	@ (8002050 <LCD_Test+0x204>)
 8001fc4:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4929      	ldr	r1, [pc, #164]	@ (8002070 <LCD_Test+0x224>)
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f013 fe06 	bl	8015bdc <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <LCD_Test+0x1fc>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	463b      	mov	r3, r7
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	2310      	movs	r3, #16
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	2310      	movs	r3, #16
 8001fe0:	2104      	movs	r1, #4
 8001fe2:	2004      	movs	r0, #4
 8001fe4:	f000 faf2 	bl	80025cc <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%lX", HAL_GetDEVID());
 8001fe8:	f003 fb02 	bl	80055f0 <HAL_GetDEVID>
 8001fec:	4602      	mov	r2, r0
 8001fee:	463b      	mov	r3, r7
 8001ff0:	4920      	ldr	r1, [pc, #128]	@ (8002074 <LCD_Test+0x228>)
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f013 fdf2 	bl	8015bdc <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8001ff8:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <LCD_Test+0x1fc>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	463b      	mov	r3, r7
 8002000:	9301      	str	r3, [sp, #4]
 8002002:	2310      	movs	r3, #16
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	2310      	movs	r3, #16
 8002008:	2116      	movs	r1, #22
 800200a:	2004      	movs	r0, #4
 800200c:	f000 fade 	bl	80025cc <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%lX", st7735_id);
 8002010:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <LCD_Test+0x20c>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	463b      	mov	r3, r7
 8002016:	4918      	ldr	r1, [pc, #96]	@ (8002078 <LCD_Test+0x22c>)
 8002018:	4618      	mov	r0, r3
 800201a:	f013 fddf 	bl	8015bdc <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <LCD_Test+0x1fc>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	b29a      	uxth	r2, r3
 8002024:	463b      	mov	r3, r7
 8002026:	9301      	str	r3, [sp, #4]
 8002028:	2310      	movs	r3, #16
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	2310      	movs	r3, #16
 800202e:	2128      	movs	r1, #40	@ 0x28
 8002030:	2004      	movs	r0, #4
 8002032:	f000 facb 	bl	80025cc <LCD_ShowString>

	LCD_Light(100, 200);
 8002036:	21c8      	movs	r1, #200	@ 0xc8
 8002038:	2064      	movs	r0, #100	@ 0x64
 800203a:	f000 f83b 	bl	80020b4 <LCD_Light>
}
 800203e:	bf00      	nop
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bdb0      	pop	{r4, r5, r7, pc}
 8002046:	bf00      	nop
 8002048:	2400c4f8 	.word	0x2400c4f8
 800204c:	24000004 	.word	0x24000004
 8002050:	2400c4b8 	.word	0x2400c4b8
 8002054:	24000028 	.word	0x24000028
 8002058:	2400c4f0 	.word	0x2400c4f0
 800205c:	080176a8 	.word	0x080176a8
 8002060:	10624dd3 	.word	0x10624dd3
 8002064:	cccccccd 	.word	0xcccccccd
 8002068:	08016380 	.word	0x08016380
 800206c:	58020800 	.word	0x58020800
 8002070:	08016388 	.word	0x08016388
 8002074:	08016398 	.word	0x08016398
 8002078:	080163a8 	.word	0x080163a8

0800207c <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002084:	4b04      	ldr	r3, [pc, #16]	@ (8002098 <LCD_SetBrightness+0x1c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	24030b70 	.word	0x24030b70

0800209c <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80020a0:	4b03      	ldr	r3, [pc, #12]	@ (80020b0 <LCD_GetBrightness+0x14>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	24030b70 	.word	0x24030b70

080020b4 <LCD_Light>:

// ��Ļ�𽥱������߱䰵
// Brightness_Dis: Ŀ��ֵ
// time: �ﵽĿ��ֵ��ʱ��,��λ: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 80020be:	f7ff ffed 	bl	800209c <LCD_GetBrightness>
 80020c2:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 80020c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d05e      	beq.n	800218e <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d05c      	beq.n	8002192 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020e2:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	ee07 3a90 	vmov	s15, r3
 80020ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80020f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020f8:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 80020fc:	6a3b      	ldr	r3, [r7, #32]
 80020fe:	ee07 3a90 	vmov	s15, r3
 8002102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002106:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002114:	ed97 7a06 	vldr	s14, [r7, #24]
 8002118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800211c:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8002120:	edd7 6a07 	vldr	s13, [r7, #28]
 8002124:	ed97 7a06 	vldr	s14, [r7, #24]
 8002128:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800212c:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8002130:	f003 fa2e 	bl	8005590 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8002136:	2001      	movs	r0, #1
 8002138:	f003 fa36 	bl	80055a8 <HAL_Delay>
		
		time_now = get_tick()-tick;
 800213c:	f003 fa28 	bl	8005590 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8002148:	6a3b      	ldr	r3, [r7, #32]
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002152:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8002156:	ed97 7a06 	vldr	s14, [r7, #24]
 800215a:	edd7 7a05 	vldr	s15, [r7, #20]
 800215e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	ee07 3a90 	vmov	s15, r3
 8002168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002170:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 8002174:	edd7 7a03 	vldr	s15, [r7, #12]
 8002178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800217c:	ee17 0a90 	vmov	r0, s15
 8002180:	f7ff ff7c 	bl	800207c <LCD_SetBrightness>
		
		if(time_now >= time) break;
 8002184:	6a3a      	ldr	r2, [r7, #32]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d204      	bcs.n	8002196 <LCD_Light+0xe2>
		delay_ms(1);
 800218c:	e7d3      	b.n	8002136 <LCD_Light+0x82>
		return;
 800218e:	bf00      	nop
 8002190:	e002      	b.n	8002198 <LCD_Light+0xe4>
		return;
 8002192:	bf00      	nop
 8002194:	e000      	b.n	8002198 <LCD_Light+0xe4>
		if(time_now >= time) break;
 8002196:	bf00      	nop
		
	}
}
 8002198:	3728      	adds	r7, #40	@ 0x28
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <LCD_ShowChar>:
//num:Ҫ��ʾ���ַ�:" "--->"~"
//size:�����С 12/16
//mode:���ӷ�ʽ(1)���Ƿǵ��ӷ�ʽ(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 80021a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021a4:	b097      	sub	sp, #92	@ 0x5c
 80021a6:	af02      	add	r7, sp, #8
 80021a8:	461e      	mov	r6, r3
 80021aa:	4603      	mov	r3, r0
 80021ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80021ae:	460b      	mov	r3, r1
 80021b0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80021b2:	4613      	mov	r3, r2
 80021b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021b8:	4633      	mov	r3, r6
 80021ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80021be:	466b      	mov	r3, sp
 80021c0:	607b      	str	r3, [r7, #4]
  uint8_t temp,t1,t;
	uint16_t y0=y;
 80021c2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80021c4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0=x;
 80021c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp=POINT_COLOR; 
 80021ce:	4bb0      	ldr	r3, [pc, #704]	@ (8002490 <LCD_ShowChar+0x2f0>)
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 80021d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80021da:	2b0c      	cmp	r3, #12
 80021dc:	d101      	bne.n	80021e2 <LCD_ShowChar+0x42>
 80021de:	2106      	movs	r1, #6
 80021e0:	e000      	b.n	80021e4 <LCD_ShowChar+0x44>
 80021e2:	2108      	movs	r1, #8
 80021e4:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 80021e8:	1e4b      	subs	r3, r1, #1
 80021ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80021ec:	460a      	mov	r2, r1
 80021ee:	2300      	movs	r3, #0
 80021f0:	4692      	mov	sl, r2
 80021f2:	469b      	mov	fp, r3
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8002200:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8002204:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8002208:	460b      	mov	r3, r1
 800220a:	005e      	lsls	r6, r3, #1
 800220c:	4603      	mov	r3, r0
 800220e:	3b01      	subs	r3, #1
 8002210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002212:	460a      	mov	r2, r1
 8002214:	2300      	movs	r3, #0
 8002216:	61ba      	str	r2, [r7, #24]
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	b2c3      	uxtb	r3, r0
 800221c:	2200      	movs	r2, #0
 800221e:	623b      	str	r3, [r7, #32]
 8002220:	627a      	str	r2, [r7, #36]	@ 0x24
 8002222:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002226:	465b      	mov	r3, fp
 8002228:	6a3a      	ldr	r2, [r7, #32]
 800222a:	fb02 fc03 	mul.w	ip, r2, r3
 800222e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002230:	4652      	mov	r2, sl
 8002232:	fb02 f303 	mul.w	r3, r2, r3
 8002236:	449c      	add	ip, r3
 8002238:	4652      	mov	r2, sl
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	fba2 8903 	umull	r8, r9, r2, r3
 8002240:	eb0c 0309 	add.w	r3, ip, r9
 8002244:	4699      	mov	r9, r3
 8002246:	f04f 0200 	mov.w	r2, #0
 800224a:	f04f 0300 	mov.w	r3, #0
 800224e:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8002252:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8002256:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800225a:	460a      	mov	r2, r1
 800225c:	2300      	movs	r3, #0
 800225e:	613a      	str	r2, [r7, #16]
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	b2c3      	uxtb	r3, r0
 8002264:	2200      	movs	r2, #0
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	60fa      	str	r2, [r7, #12]
 800226a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800226e:	464b      	mov	r3, r9
 8002270:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002274:	4652      	mov	r2, sl
 8002276:	fb02 fc03 	mul.w	ip, r2, r3
 800227a:	465b      	mov	r3, fp
 800227c:	4642      	mov	r2, r8
 800227e:	fb02 f303 	mul.w	r3, r2, r3
 8002282:	449c      	add	ip, r3
 8002284:	4642      	mov	r2, r8
 8002286:	4653      	mov	r3, sl
 8002288:	fba2 4503 	umull	r4, r5, r2, r3
 800228c:	eb0c 0305 	add.w	r3, ip, r5
 8002290:	461d      	mov	r5, r3
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	f04f 0300 	mov.w	r3, #0
 800229a:	012b      	lsls	r3, r5, #4
 800229c:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80022a0:	0122      	lsls	r2, r4, #4
 80022a2:	460b      	mov	r3, r1
 80022a4:	4602      	mov	r2, r0
 80022a6:	fb02 f303 	mul.w	r3, r2, r3
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	3307      	adds	r3, #7
 80022ae:	08db      	lsrs	r3, r3, #3
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	ebad 0d03 	sub.w	sp, sp, r3
 80022b6:	ab02      	add	r3, sp, #8
 80022b8:	3301      	adds	r3, #1
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 80022c0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80022c4:	4619      	mov	r1, r3
 80022c6:	4873      	ldr	r0, [pc, #460]	@ (8002494 <LCD_ShowChar+0x2f4>)
 80022c8:	f001 fc2a 	bl	8003b20 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 80022cc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022d0:	4619      	mov	r1, r3
 80022d2:	4870      	ldr	r0, [pc, #448]	@ (8002494 <LCD_ShowChar+0x2f4>)
 80022d4:	f001 fc36 	bl	8003b44 <ST7735_GetYSize>
	
	//���ô���		   
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 80022d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80022dc:	3b20      	subs	r3, #32
 80022de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	
	if(!mode) //�ǵ��ӷ�ʽ
 80022e8:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f040 80a8 	bne.w	8002442 <LCD_ShowChar+0x2a2>
	{
		for(t=0;t<size;t++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80022f8:	e09b      	b.n	8002432 <LCD_ShowChar+0x292>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 80022fa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d10e      	bne.n	8002320 <LCD_ShowChar+0x180>
 8002302:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002306:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 800230a:	4863      	ldr	r0, [pc, #396]	@ (8002498 <LCD_ShowChar+0x2f8>)
 800230c:	4613      	mov	r3, r2
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	4413      	add	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4403      	add	r3, r0
 8002316:	440b      	add	r3, r1
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800231e:	e00a      	b.n	8002336 <LCD_ShowChar+0x196>
			else temp=asc2_1608[num][t];		 //����1608����
 8002320:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002324:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002328:	495c      	ldr	r1, [pc, #368]	@ (800249c <LCD_ShowChar+0x2fc>)
 800232a:	0112      	lsls	r2, r2, #4
 800232c:	440a      	add	r2, r1
 800232e:	4413      	add	r3, r2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			
			for(t1=0;t1<8;t1++)
 8002336:	2300      	movs	r3, #0
 8002338:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800233c:	e06e      	b.n	800241c <LCD_ShowChar+0x27c>
			{			    
				if(temp&0x80)
 800233e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002342:	2b00      	cmp	r3, #0
 8002344:	da0e      	bge.n	8002364 <LCD_ShowChar+0x1c4>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8002346:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 800234a:	021b      	lsls	r3, r3, #8
 800234c:	b21a      	sxth	r2, r3
 800234e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002352:	0a1b      	lsrs	r3, r3, #8
 8002354:	b29b      	uxth	r3, r3
 8002356:	b21b      	sxth	r3, r3
 8002358:	4313      	orrs	r3, r2
 800235a:	b21b      	sxth	r3, r3
 800235c:	b29a      	uxth	r2, r3
 800235e:	4b4c      	ldr	r3, [pc, #304]	@ (8002490 <LCD_ShowChar+0x2f0>)
 8002360:	801a      	strh	r2, [r3, #0]
 8002362:	e00e      	b.n	8002382 <LCD_ShowChar+0x1e2>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002364:	4b4e      	ldr	r3, [pc, #312]	@ (80024a0 <LCD_ShowChar+0x300>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	b21b      	sxth	r3, r3
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	b21a      	sxth	r2, r3
 800236e:	4b4c      	ldr	r3, [pc, #304]	@ (80024a0 <LCD_ShowChar+0x300>)
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b29b      	uxth	r3, r3
 8002376:	b21b      	sxth	r3, r3
 8002378:	4313      	orrs	r3, r2
 800237a:	b21b      	sxth	r3, r3
 800237c:	b29a      	uxth	r2, r3
 800237e:	4b44      	ldr	r3, [pc, #272]	@ (8002490 <LCD_ShowChar+0x2f0>)
 8002380:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8002382:	0872      	lsrs	r2, r6, #1
 8002384:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8002388:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800238c:	085b      	lsrs	r3, r3, #1
 800238e:	b2db      	uxtb	r3, r3
 8002390:	461c      	mov	r4, r3
 8002392:	4b3f      	ldr	r3, [pc, #252]	@ (8002490 <LCD_ShowChar+0x2f0>)
 8002394:	8818      	ldrh	r0, [r3, #0]
 8002396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002398:	fb01 f202 	mul.w	r2, r1, r2
 800239c:	4422      	add	r2, r4
 800239e:	4601      	mov	r1, r0
 80023a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 80023a4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023a8:	3301      	adds	r3, #1
 80023aa:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 80023ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d302      	bcc.n	80023c2 <LCD_ShowChar+0x222>
 80023bc:	2300      	movs	r3, #0
 80023be:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 80023c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 80023cc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80023ce:	3301      	adds	r3, #1
 80023d0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023d2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80023d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d304      	bcc.n	80023e4 <LCD_ShowChar+0x244>
 80023da:	4a2d      	ldr	r2, [pc, #180]	@ (8002490 <LCD_ShowChar+0x2f0>)
 80023dc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80023e0:	8013      	strh	r3, [r2, #0]
 80023e2:	e0e8      	b.n	80025b6 <LCD_ShowChar+0x416>
				if((y-y0)==size)
 80023e4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80023e6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80023ea:	1ad2      	subs	r2, r2, r3
 80023ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d10e      	bne.n	8002412 <LCD_ShowChar+0x272>
				{
					y=y0;
 80023f4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80023f8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 80023fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80023fc:	3301      	adds	r3, #1
 80023fe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8002400:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002404:	429a      	cmp	r2, r3
 8002406:	d30e      	bcc.n	8002426 <LCD_ShowChar+0x286>
 8002408:	4a21      	ldr	r2, [pc, #132]	@ (8002490 <LCD_ShowChar+0x2f0>)
 800240a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800240e:	8013      	strh	r3, [r2, #0]
 8002410:	e0d1      	b.n	80025b6 <LCD_ShowChar+0x416>
			for(t1=0;t1<8;t1++)
 8002412:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002416:	3301      	adds	r3, #1
 8002418:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800241c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002420:	2b07      	cmp	r3, #7
 8002422:	d98c      	bls.n	800233e <LCD_ShowChar+0x19e>
 8002424:	e000      	b.n	8002428 <LCD_ShowChar+0x288>
					break;
 8002426:	bf00      	nop
		for(t=0;t<size;t++)
 8002428:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800242c:	3301      	adds	r3, #1
 800242e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8002432:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002436:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800243a:	429a      	cmp	r2, r3
 800243c:	f4ff af5d 	bcc.w	80022fa <LCD_ShowChar+0x15a>
 8002440:	e09e      	b.n	8002580 <LCD_ShowChar+0x3e0>
			}
		}
	}
	else//���ӷ�ʽ
	{
		for(t=0;t<size;t++)
 8002442:	2300      	movs	r3, #0
 8002444:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8002448:	e093      	b.n	8002572 <LCD_ShowChar+0x3d2>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 800244a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800244e:	2b0c      	cmp	r3, #12
 8002450:	d10e      	bne.n	8002470 <LCD_ShowChar+0x2d0>
 8002452:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002456:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 800245a:	480f      	ldr	r0, [pc, #60]	@ (8002498 <LCD_ShowChar+0x2f8>)
 800245c:	4613      	mov	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	4413      	add	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4403      	add	r3, r0
 8002466:	440b      	add	r3, r1
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800246e:	e00a      	b.n	8002486 <LCD_ShowChar+0x2e6>
			else temp=asc2_1608[num][t];		 //����1608���� 	                          
 8002470:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002474:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002478:	4908      	ldr	r1, [pc, #32]	@ (800249c <LCD_ShowChar+0x2fc>)
 800247a:	0112      	lsls	r2, r2, #4
 800247c:	440a      	add	r2, r1
 800247e:	4413      	add	r3, r2
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for(t1=0;t1<8;t1++)
 8002486:	2300      	movs	r3, #0
 8002488:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800248c:	e066      	b.n	800255c <LCD_ShowChar+0x3bc>
 800248e:	bf00      	nop
 8002490:	24000024 	.word	0x24000024
 8002494:	2400c4b8 	.word	0x2400c4b8
 8002498:	08016c44 	.word	0x08016c44
 800249c:	080170b8 	.word	0x080170b8
 80024a0:	2400c4f4 	.word	0x2400c4f4
			{			    
				if(temp&0x80)
 80024a4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	da1b      	bge.n	80024e4 <LCD_ShowChar+0x344>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 80024ac:	4b45      	ldr	r3, [pc, #276]	@ (80025c4 <LCD_ShowChar+0x424>)
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	b21b      	sxth	r3, r3
 80024b2:	021b      	lsls	r3, r3, #8
 80024b4:	b21a      	sxth	r2, r3
 80024b6:	4b43      	ldr	r3, [pc, #268]	@ (80025c4 <LCD_ShowChar+0x424>)
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	0a1b      	lsrs	r3, r3, #8
 80024bc:	b29b      	uxth	r3, r3
 80024be:	b21b      	sxth	r3, r3
 80024c0:	4313      	orrs	r3, r2
 80024c2:	b218      	sxth	r0, r3
 80024c4:	0872      	lsrs	r2, r6, #1
 80024c6:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80024ca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024ce:	085b      	lsrs	r3, r3, #1
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461c      	mov	r4, r3
 80024d4:	b280      	uxth	r0, r0
 80024d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024d8:	fb01 f202 	mul.w	r2, r1, r2
 80024dc:	4422      	add	r2, r4
 80024de:	4601      	mov	r1, r0
 80024e0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 80024e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024e8:	3301      	adds	r3, #1
 80024ea:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 80024ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d302      	bcc.n	8002502 <LCD_ShowChar+0x362>
 80024fc:	2300      	movs	r3, #0
 80024fe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 8002502:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 800250c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800250e:	3301      	adds	r3, #1
 8002510:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002512:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002516:	429a      	cmp	r2, r3
 8002518:	d304      	bcc.n	8002524 <LCD_ShowChar+0x384>
 800251a:	4a2a      	ldr	r2, [pc, #168]	@ (80025c4 <LCD_ShowChar+0x424>)
 800251c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002520:	8013      	strh	r3, [r2, #0]
 8002522:	e048      	b.n	80025b6 <LCD_ShowChar+0x416>
				if((y-y0)==size)
 8002524:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002526:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800252a:	1ad2      	subs	r2, r2, r3
 800252c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002530:	429a      	cmp	r2, r3
 8002532:	d10e      	bne.n	8002552 <LCD_ShowChar+0x3b2>
				{
					y=y0;
 8002534:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002538:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 800253a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800253c:	3301      	adds	r3, #1
 800253e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8002540:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002544:	429a      	cmp	r2, r3
 8002546:	d30e      	bcc.n	8002566 <LCD_ShowChar+0x3c6>
 8002548:	4a1e      	ldr	r2, [pc, #120]	@ (80025c4 <LCD_ShowChar+0x424>)
 800254a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800254e:	8013      	strh	r3, [r2, #0]
 8002550:	e031      	b.n	80025b6 <LCD_ShowChar+0x416>
			for(t1=0;t1<8;t1++)
 8002552:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002556:	3301      	adds	r3, #1
 8002558:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800255c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002560:	2b07      	cmp	r3, #7
 8002562:	d99f      	bls.n	80024a4 <LCD_ShowChar+0x304>
 8002564:	e000      	b.n	8002568 <LCD_ShowChar+0x3c8>
					break;
 8002566:	bf00      	nop
		for(t=0;t<size;t++)
 8002568:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800256c:	3301      	adds	r3, #1
 800256e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8002572:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002576:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800257a:	429a      	cmp	r2, r3
 800257c:	f4ff af65 	bcc.w	800244a <LCD_ShowChar+0x2aa>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8002580:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8002584:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8002588:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d101      	bne.n	8002594 <LCD_ShowChar+0x3f4>
 8002590:	2306      	movs	r3, #6
 8002592:	e000      	b.n	8002596 <LCD_ShowChar+0x3f6>
 8002594:	2308      	movs	r3, #8
 8002596:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800259a:	9201      	str	r2, [sp, #4]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a0:	4602      	mov	r2, r0
 80025a2:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <LCD_ShowChar+0x428>)
 80025a4:	f001 f90e 	bl	80037c4 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 80025a8:	4a06      	ldr	r2, [pc, #24]	@ (80025c4 <LCD_ShowChar+0x424>)
 80025aa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80025ae:	8013      	strh	r3, [r2, #0]
 80025b0:	f8d7 d004 	ldr.w	sp, [r7, #4]
 80025b4:	e001      	b.n	80025ba <LCD_ShowChar+0x41a>
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025b6:	f8d7 d004 	ldr.w	sp, [r7, #4]
}   
 80025ba:	3754      	adds	r7, #84	@ 0x54
 80025bc:	46bd      	mov	sp, r7
 80025be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025c2:	bf00      	nop
 80025c4:	24000024 	.word	0x24000024
 80025c8:	2400c4b8 	.word	0x2400c4b8

080025cc <LCD_ShowString>:
//x,y:�������
//width,height:�����С  
//size:�����С
//*p:�ַ�����ʼ��ַ
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 80025cc:	b590      	push	{r4, r7, lr}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af02      	add	r7, sp, #8
 80025d2:	4604      	mov	r4, r0
 80025d4:	4608      	mov	r0, r1
 80025d6:	4611      	mov	r1, r2
 80025d8:	461a      	mov	r2, r3
 80025da:	4623      	mov	r3, r4
 80025dc:	80fb      	strh	r3, [r7, #6]
 80025de:	4603      	mov	r3, r0
 80025e0:	80bb      	strh	r3, [r7, #4]
 80025e2:	460b      	mov	r3, r1
 80025e4:	807b      	strh	r3, [r7, #2]
 80025e6:	4613      	mov	r3, r2
 80025e8:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	73fb      	strb	r3, [r7, #15]
	width+=x;
 80025ee:	887a      	ldrh	r2, [r7, #2]
 80025f0:	88fb      	ldrh	r3, [r7, #6]
 80025f2:	4413      	add	r3, r2
 80025f4:	807b      	strh	r3, [r7, #2]
	height+=y;
 80025f6:	883a      	ldrh	r2, [r7, #0]
 80025f8:	88bb      	ldrh	r3, [r7, #4]
 80025fa:	4413      	add	r3, r2
 80025fc:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80025fe:	e024      	b.n	800264a <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	887b      	ldrh	r3, [r7, #2]
 8002604:	429a      	cmp	r2, r3
 8002606:	d307      	bcc.n	8002618 <LCD_ShowString+0x4c>
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	80fb      	strh	r3, [r7, #6]
 800260c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002610:	b29a      	uxth	r2, r3
 8002612:	88bb      	ldrh	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//�˳�
 8002618:	88ba      	ldrh	r2, [r7, #4]
 800261a:	883b      	ldrh	r3, [r7, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d21d      	bcs.n	800265c <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8002620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002628:	88b9      	ldrh	r1, [r7, #4]
 800262a:	88f8      	ldrh	r0, [r7, #6]
 800262c:	2400      	movs	r4, #0
 800262e:	9400      	str	r4, [sp, #0]
 8002630:	f7ff fdb6 	bl	80021a0 <LCD_ShowChar>
        x+=size/2;
 8002634:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002638:	085b      	lsrs	r3, r3, #1
 800263a:	b2db      	uxtb	r3, r3
 800263c:	461a      	mov	r2, r3
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	4413      	add	r3, r2
 8002642:	80fb      	strh	r3, [r7, #6]
        p++;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	3301      	adds	r3, #1
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002650:	d805      	bhi.n	800265e <LCD_ShowString+0x92>
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b1f      	cmp	r3, #31
 8002658:	d8d2      	bhi.n	8002600 <LCD_ShowString+0x34>
    }  
}
 800265a:	e000      	b.n	800265e <LCD_ShowString+0x92>
        if(y>=height)break;//�˳�
 800265c:	bf00      	nop
}
 800265e:	bf00      	nop
 8002660:	3714      	adds	r7, #20
 8002662:	46bd      	mov	sp, r7
 8002664:	bd90      	pop	{r4, r7, pc}
	...

08002668 <lcd_init>:

static int32_t lcd_init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8002672:	2104      	movs	r1, #4
 8002674:	4803      	ldr	r0, [pc, #12]	@ (8002684 <lcd_init+0x1c>)
 8002676:	f00b fd9f 	bl	800e1b8 <HAL_TIMEx_PWMN_Start>
	return result;
 800267a:	687b      	ldr	r3, [r7, #4]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	24030b70 	.word	0x24030b70

08002688 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800268c:	f002 ff80 	bl	8005590 <HAL_GetTick>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 80026a6:	2200      	movs	r2, #0
 80026a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80026ac:	481d      	ldr	r0, [pc, #116]	@ (8002724 <lcd_writereg+0x8c>)
 80026ae:	f006 fd4f 	bl	8009150 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80026b2:	2200      	movs	r2, #0
 80026b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026b8:	481a      	ldr	r0, [pc, #104]	@ (8002724 <lcd_writereg+0x8c>)
 80026ba:	f006 fd49 	bl	8009150 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80026be:	f107 010f 	add.w	r1, r7, #15
 80026c2:	2364      	movs	r3, #100	@ 0x64
 80026c4:	2201      	movs	r2, #1
 80026c6:	4818      	ldr	r0, [pc, #96]	@ (8002728 <lcd_writereg+0x90>)
 80026c8:	f00a fc1a 	bl	800cf00 <HAL_SPI_Transmit>
 80026cc:	4603      	mov	r3, r0
 80026ce:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 80026d0:	2201      	movs	r2, #1
 80026d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026d6:	4813      	ldr	r0, [pc, #76]	@ (8002724 <lcd_writereg+0x8c>)
 80026d8:	f006 fd3a 	bl	8009150 <HAL_GPIO_WritePin>
	if(length > 0)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00c      	beq.n	80026fc <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80026ea:	68b9      	ldr	r1, [r7, #8]
 80026ec:	480e      	ldr	r0, [pc, #56]	@ (8002728 <lcd_writereg+0x90>)
 80026ee:	f00a fc07 	bl	800cf00 <HAL_SPI_Transmit>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 80026fc:	2201      	movs	r2, #1
 80026fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002702:	4808      	ldr	r0, [pc, #32]	@ (8002724 <lcd_writereg+0x8c>)
 8002704:	f006 fd24 	bl	8009150 <HAL_GPIO_WritePin>
	if(result>0){
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b00      	cmp	r3, #0
 800270c:	dd03      	ble.n	8002716 <lcd_writereg+0x7e>
		result = -1;}
 800270e:	f04f 33ff 	mov.w	r3, #4294967295
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	e001      	b.n	800271a <lcd_writereg+0x82>
	else{
		result = 0;}
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
	return result;
 800271a:	697b      	ldr	r3, [r7, #20]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	58021000 	.word	0x58021000
 8002728:	24030ae4 	.word	0x24030ae4

0800272c <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8002738:	2200      	movs	r2, #0
 800273a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800273e:	481b      	ldr	r0, [pc, #108]	@ (80027ac <lcd_readreg+0x80>)
 8002740:	f006 fd06 	bl	8009150 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8002744:	2200      	movs	r2, #0
 8002746:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800274a:	4818      	ldr	r0, [pc, #96]	@ (80027ac <lcd_readreg+0x80>)
 800274c:	f006 fd00 	bl	8009150 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8002750:	1df9      	adds	r1, r7, #7
 8002752:	2364      	movs	r3, #100	@ 0x64
 8002754:	2201      	movs	r2, #1
 8002756:	4816      	ldr	r0, [pc, #88]	@ (80027b0 <lcd_readreg+0x84>)
 8002758:	f00a fbd2 	bl	800cf00 <HAL_SPI_Transmit>
 800275c:	4603      	mov	r3, r0
 800275e:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8002760:	2201      	movs	r2, #1
 8002762:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002766:	4811      	ldr	r0, [pc, #68]	@ (80027ac <lcd_readreg+0x80>)
 8002768:	f006 fcf2 	bl	8009150 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 800276c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002770:	2201      	movs	r2, #1
 8002772:	6839      	ldr	r1, [r7, #0]
 8002774:	480e      	ldr	r0, [pc, #56]	@ (80027b0 <lcd_readreg+0x84>)
 8002776:	f00a fdbf 	bl	800d2f8 <HAL_SPI_Receive>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4413      	add	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8002784:	2201      	movs	r2, #1
 8002786:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800278a:	4808      	ldr	r0, [pc, #32]	@ (80027ac <lcd_readreg+0x80>)
 800278c:	f006 fce0 	bl	8009150 <HAL_GPIO_WritePin>
	if(result>0){
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2b00      	cmp	r3, #0
 8002794:	dd03      	ble.n	800279e <lcd_readreg+0x72>
		result = -1;}
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	e001      	b.n	80027a2 <lcd_readreg+0x76>
	else{
		result = 0;}
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
	return result;
 80027a2:	68fb      	ldr	r3, [r7, #12]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	58021000 	.word	0x58021000
 80027b0:	24030ae4 	.word	0x24030ae4

080027b4 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 80027be:	2200      	movs	r2, #0
 80027c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027c4:	480f      	ldr	r0, [pc, #60]	@ (8002804 <lcd_senddata+0x50>)
 80027c6:	f006 fcc3 	bl	8009150 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	2364      	movs	r3, #100	@ 0x64
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	480d      	ldr	r0, [pc, #52]	@ (8002808 <lcd_senddata+0x54>)
 80027d4:	f00a fb94 	bl	800cf00 <HAL_SPI_Transmit>
 80027d8:	4603      	mov	r3, r0
 80027da:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80027dc:	2201      	movs	r2, #1
 80027de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027e2:	4808      	ldr	r0, [pc, #32]	@ (8002804 <lcd_senddata+0x50>)
 80027e4:	f006 fcb4 	bl	8009150 <HAL_GPIO_WritePin>
	if(result>0){
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	dd03      	ble.n	80027f6 <lcd_senddata+0x42>
		result = -1;}
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	e001      	b.n	80027fa <lcd_senddata+0x46>
	else{
		result = 0;}
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
	return result;
 80027fa:	68fb      	ldr	r3, [r7, #12]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	58021000 	.word	0x58021000
 8002808:	24030ae4 	.word	0x24030ae4

0800280c <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8002816:	2200      	movs	r2, #0
 8002818:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800281c:	4810      	ldr	r0, [pc, #64]	@ (8002860 <lcd_recvdata+0x54>)
 800281e:	f006 fc97 	bl	8009150 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	b29a      	uxth	r2, r3
 8002826:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800282a:	6879      	ldr	r1, [r7, #4]
 800282c:	480d      	ldr	r0, [pc, #52]	@ (8002864 <lcd_recvdata+0x58>)
 800282e:	f00a fd63 	bl	800d2f8 <HAL_SPI_Receive>
 8002832:	4603      	mov	r3, r0
 8002834:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8002836:	2201      	movs	r2, #1
 8002838:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800283c:	4808      	ldr	r0, [pc, #32]	@ (8002860 <lcd_recvdata+0x54>)
 800283e:	f006 fc87 	bl	8009150 <HAL_GPIO_WritePin>
	if(result>0){
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	dd03      	ble.n	8002850 <lcd_recvdata+0x44>
		result = -1;}
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	e001      	b.n	8002854 <lcd_recvdata+0x48>
	else{
		result = 0;}
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
	return result;
 8002854:	68fb      	ldr	r3, [r7, #12]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	58021000 	.word	0x58021000
 8002864:	24030ae4 	.word	0x24030ae4

08002868 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d103      	bne.n	8002880 <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	e03a      	b.n	80028f6 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	891a      	ldrh	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	691a      	ldr	r2, [r3, #16]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	695a      	ldr	r2, [r3, #20]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	69da      	ldr	r2, [r3, #28]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002900 <ST7735_RegisterBusIO+0x98>)
 80028c4:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002904 <ST7735_RegisterBusIO+0x9c>)
 80028ca:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002908 <ST7735_RegisterBusIO+0xa0>)
 80028d0:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a0d      	ldr	r2, [pc, #52]	@ (800290c <ST7735_RegisterBusIO+0xa4>)
 80028d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    pObj->Ctx.handle    = pObj;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	631a      	str	r2, [r3, #48]	@ 0x30

    if(pObj->IO.Init != NULL)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d004      	beq.n	80028f0 <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4798      	blx	r3
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	e002      	b.n	80028f6 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
 80028f4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80028f6:	68fb      	ldr	r3, [r7, #12]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	08003d71 	.word	0x08003d71
 8002904:	08003d99 	.word	0x08003d99
 8002908:	08003dc3 	.word	0x08003dc3
 800290c:	08003de7 	.word	0x08003de7

08002910 <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d103      	bne.n	800292a <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
 8002926:	617b      	str	r3, [r7, #20]
 8002928:	e3a6      	b.n	8003078 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f103 0020 	add.w	r0, r3, #32
 8002934:	f107 0213 	add.w	r2, r7, #19
 8002938:	2300      	movs	r3, #0
 800293a:	2101      	movs	r1, #1
 800293c:	f001 fa92 	bl	8003e64 <st7735_write_reg>
 8002940:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8002942:	2178      	movs	r1, #120	@ 0x78
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f001 fa60 	bl	8003e0a <ST7735_IO_Delay>
		
		tmp = 0x00U;
 800294a:	2300      	movs	r3, #0
 800294c:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f103 0020 	add.w	r0, r3, #32
 8002954:	f107 0213 	add.w	r2, r7, #19
 8002958:	2300      	movs	r3, #0
 800295a:	2101      	movs	r1, #1
 800295c:	f001 fa82 	bl	8003e64 <st7735_write_reg>
 8002960:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8002962:	2178      	movs	r1, #120	@ 0x78
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f001 fa50 	bl	8003e0a <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 800296a:	2300      	movs	r3, #0
 800296c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f103 0020 	add.w	r0, r3, #32
 8002974:	f107 0213 	add.w	r2, r7, #19
 8002978:	2301      	movs	r3, #1
 800297a:	2111      	movs	r1, #17
 800297c:	f001 fa72 	bl	8003e64 <st7735_write_reg>
 8002980:	4602      	mov	r2, r0
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	4413      	add	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f103 0020 	add.w	r0, r3, #32
 800298e:	f107 0213 	add.w	r2, r7, #19
 8002992:	2300      	movs	r3, #0
 8002994:	21b1      	movs	r1, #177	@ 0xb1
 8002996:	f001 fa65 	bl	8003e64 <st7735_write_reg>
 800299a:	4602      	mov	r2, r0
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	4413      	add	r3, r2
 80029a0:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 80029a2:	2301      	movs	r3, #1
 80029a4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3320      	adds	r3, #32
 80029aa:	f107 0113 	add.w	r1, r7, #19
 80029ae:	2201      	movs	r2, #1
 80029b0:	4618      	mov	r0, r3
 80029b2:	f001 fa6c 	bl	8003e8e <st7735_send_data>
 80029b6:	4602      	mov	r2, r0
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	4413      	add	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80029be:	232c      	movs	r3, #44	@ 0x2c
 80029c0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3320      	adds	r3, #32
 80029c6:	f107 0113 	add.w	r1, r7, #19
 80029ca:	2201      	movs	r2, #1
 80029cc:	4618      	mov	r0, r3
 80029ce:	f001 fa5e 	bl	8003e8e <st7735_send_data>
 80029d2:	4602      	mov	r2, r0
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	4413      	add	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80029da:	232d      	movs	r3, #45	@ 0x2d
 80029dc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	3320      	adds	r3, #32
 80029e2:	f107 0113 	add.w	r1, r7, #19
 80029e6:	2201      	movs	r2, #1
 80029e8:	4618      	mov	r0, r3
 80029ea:	f001 fa50 	bl	8003e8e <st7735_send_data>
 80029ee:	4602      	mov	r2, r0
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	4413      	add	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 80029f6:	2301      	movs	r3, #1
 80029f8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f103 0020 	add.w	r0, r3, #32
 8002a00:	f107 0213 	add.w	r2, r7, #19
 8002a04:	2301      	movs	r3, #1
 8002a06:	21b2      	movs	r1, #178	@ 0xb2
 8002a08:	f001 fa2c 	bl	8003e64 <st7735_write_reg>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	4413      	add	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002a14:	232c      	movs	r3, #44	@ 0x2c
 8002a16:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3320      	adds	r3, #32
 8002a1c:	f107 0113 	add.w	r1, r7, #19
 8002a20:	2201      	movs	r2, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f001 fa33 	bl	8003e8e <st7735_send_data>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002a30:	232d      	movs	r3, #45	@ 0x2d
 8002a32:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3320      	adds	r3, #32
 8002a38:	f107 0113 	add.w	r1, r7, #19
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f001 fa25 	bl	8003e8e <st7735_send_data>
 8002a44:	4602      	mov	r2, r0
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	4413      	add	r3, r2
 8002a4a:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f103 0020 	add.w	r0, r3, #32
 8002a56:	f107 0213 	add.w	r2, r7, #19
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	21b3      	movs	r1, #179	@ 0xb3
 8002a5e:	f001 fa01 	bl	8003e64 <st7735_write_reg>
 8002a62:	4602      	mov	r2, r0
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	4413      	add	r3, r2
 8002a68:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002a6a:	232c      	movs	r3, #44	@ 0x2c
 8002a6c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	3320      	adds	r3, #32
 8002a72:	f107 0113 	add.w	r1, r7, #19
 8002a76:	2201      	movs	r2, #1
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f001 fa08 	bl	8003e8e <st7735_send_data>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	4413      	add	r3, r2
 8002a84:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002a86:	232d      	movs	r3, #45	@ 0x2d
 8002a88:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3320      	adds	r3, #32
 8002a8e:	f107 0113 	add.w	r1, r7, #19
 8002a92:	2201      	movs	r2, #1
 8002a94:	4618      	mov	r0, r3
 8002a96:	f001 f9fa 	bl	8003e8e <st7735_send_data>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3320      	adds	r3, #32
 8002aaa:	f107 0113 	add.w	r1, r7, #19
 8002aae:	2201      	movs	r2, #1
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f001 f9ec 	bl	8003e8e <st7735_send_data>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	4413      	add	r3, r2
 8002abc:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002abe:	232c      	movs	r3, #44	@ 0x2c
 8002ac0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	3320      	adds	r3, #32
 8002ac6:	f107 0113 	add.w	r1, r7, #19
 8002aca:	2201      	movs	r2, #1
 8002acc:	4618      	mov	r0, r3
 8002ace:	f001 f9de 	bl	8003e8e <st7735_send_data>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002ada:	232d      	movs	r3, #45	@ 0x2d
 8002adc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3320      	adds	r3, #32
 8002ae2:	f107 0113 	add.w	r1, r7, #19
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f001 f9d0 	bl	8003e8e <st7735_send_data>
 8002aee:	4602      	mov	r2, r0
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4413      	add	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8002af6:	2307      	movs	r3, #7
 8002af8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f103 0020 	add.w	r0, r3, #32
 8002b00:	f107 0213 	add.w	r2, r7, #19
 8002b04:	2301      	movs	r3, #1
 8002b06:	21b4      	movs	r1, #180	@ 0xb4
 8002b08:	f001 f9ac 	bl	8003e64 <st7735_write_reg>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	4413      	add	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8002b14:	23a2      	movs	r3, #162	@ 0xa2
 8002b16:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f103 0020 	add.w	r0, r3, #32
 8002b1e:	f107 0213 	add.w	r2, r7, #19
 8002b22:	2301      	movs	r3, #1
 8002b24:	21c0      	movs	r1, #192	@ 0xc0
 8002b26:	f001 f99d 	bl	8003e64 <st7735_write_reg>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	4413      	add	r3, r2
 8002b30:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002b32:	2302      	movs	r3, #2
 8002b34:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3320      	adds	r3, #32
 8002b3a:	f107 0113 	add.w	r1, r7, #19
 8002b3e:	2201      	movs	r2, #1
 8002b40:	4618      	mov	r0, r3
 8002b42:	f001 f9a4 	bl	8003e8e <st7735_send_data>
 8002b46:	4602      	mov	r2, r0
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8002b4e:	2384      	movs	r3, #132	@ 0x84
 8002b50:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	3320      	adds	r3, #32
 8002b56:	f107 0113 	add.w	r1, r7, #19
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f001 f996 	bl	8003e8e <st7735_send_data>
 8002b62:	4602      	mov	r2, r0
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	4413      	add	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8002b6a:	23c5      	movs	r3, #197	@ 0xc5
 8002b6c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f103 0020 	add.w	r0, r3, #32
 8002b74:	f107 0213 	add.w	r2, r7, #19
 8002b78:	2301      	movs	r3, #1
 8002b7a:	21c1      	movs	r1, #193	@ 0xc1
 8002b7c:	f001 f972 	bl	8003e64 <st7735_write_reg>
 8002b80:	4602      	mov	r2, r0
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	4413      	add	r3, r2
 8002b86:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8002b88:	230a      	movs	r3, #10
 8002b8a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f103 0020 	add.w	r0, r3, #32
 8002b92:	f107 0213 	add.w	r2, r7, #19
 8002b96:	2301      	movs	r3, #1
 8002b98:	21c2      	movs	r1, #194	@ 0xc2
 8002b9a:	f001 f963 	bl	8003e64 <st7735_write_reg>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3320      	adds	r3, #32
 8002bae:	f107 0113 	add.w	r1, r7, #19
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f001 f96a 	bl	8003e8e <st7735_send_data>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8002bc2:	238a      	movs	r3, #138	@ 0x8a
 8002bc4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f103 0020 	add.w	r0, r3, #32
 8002bcc:	f107 0213 	add.w	r2, r7, #19
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	21c3      	movs	r1, #195	@ 0xc3
 8002bd4:	f001 f946 	bl	8003e64 <st7735_write_reg>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	4413      	add	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8002be0:	232a      	movs	r3, #42	@ 0x2a
 8002be2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	3320      	adds	r3, #32
 8002be8:	f107 0113 	add.w	r1, r7, #19
 8002bec:	2201      	movs	r2, #1
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f001 f94d 	bl	8003e8e <st7735_send_data>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8002bfc:	238a      	movs	r3, #138	@ 0x8a
 8002bfe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f103 0020 	add.w	r0, r3, #32
 8002c06:	f107 0213 	add.w	r2, r7, #19
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	21c4      	movs	r1, #196	@ 0xc4
 8002c0e:	f001 f929 	bl	8003e64 <st7735_write_reg>
 8002c12:	4602      	mov	r2, r0
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	4413      	add	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8002c1a:	23ee      	movs	r3, #238	@ 0xee
 8002c1c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	3320      	adds	r3, #32
 8002c22:	f107 0113 	add.w	r1, r7, #19
 8002c26:	2201      	movs	r2, #1
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f001 f930 	bl	8003e8e <st7735_send_data>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	4413      	add	r3, r2
 8002c34:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8002c36:	230e      	movs	r3, #14
 8002c38:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f103 0020 	add.w	r0, r3, #32
 8002c40:	f107 0213 	add.w	r2, r7, #19
 8002c44:	2301      	movs	r3, #1
 8002c46:	21c5      	movs	r1, #197	@ 0xc5
 8002c48:	f001 f90c 	bl	8003e64 <st7735_write_reg>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	4413      	add	r3, r2
 8002c52:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	7b1b      	ldrb	r3, [r3, #12]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10d      	bne.n	8002c78 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f103 0020 	add.w	r0, r3, #32
 8002c62:	f107 0213 	add.w	r2, r7, #19
 8002c66:	2300      	movs	r3, #0
 8002c68:	2121      	movs	r1, #33	@ 0x21
 8002c6a:	f001 f8fb 	bl	8003e64 <st7735_write_reg>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	4413      	add	r3, r2
 8002c74:	617b      	str	r3, [r7, #20]
 8002c76:	e00c      	b.n	8002c92 <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f103 0020 	add.w	r0, r3, #32
 8002c7e:	f107 0213 	add.w	r2, r7, #19
 8002c82:	2300      	movs	r3, #0
 8002c84:	2120      	movs	r1, #32
 8002c86:	f001 f8ed 	bl	8003e64 <st7735_write_reg>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	4413      	add	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f103 0020 	add.w	r0, r3, #32
 8002c98:	f107 0208 	add.w	r2, r7, #8
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	213a      	movs	r1, #58	@ 0x3a
 8002ca0:	f001 f8e0 	bl	8003e64 <st7735_write_reg>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	4413      	add	r3, r2
 8002caa:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 8002cac:	2302      	movs	r3, #2
 8002cae:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f103 0020 	add.w	r0, r3, #32
 8002cb6:	f107 0213 	add.w	r2, r7, #19
 8002cba:	2301      	movs	r3, #1
 8002cbc:	21e0      	movs	r1, #224	@ 0xe0
 8002cbe:	f001 f8d1 	bl	8003e64 <st7735_write_reg>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 8002cca:	231c      	movs	r3, #28
 8002ccc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	3320      	adds	r3, #32
 8002cd2:	f107 0113 	add.w	r1, r7, #19
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f001 f8d8 	bl	8003e8e <st7735_send_data>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8002ce6:	2307      	movs	r3, #7
 8002ce8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3320      	adds	r3, #32
 8002cee:	f107 0113 	add.w	r1, r7, #19
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f001 f8ca 	bl	8003e8e <st7735_send_data>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	4413      	add	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8002d02:	2312      	movs	r3, #18
 8002d04:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	3320      	adds	r3, #32
 8002d0a:	f107 0113 	add.w	r1, r7, #19
 8002d0e:	2201      	movs	r2, #1
 8002d10:	4618      	mov	r0, r3
 8002d12:	f001 f8bc 	bl	8003e8e <st7735_send_data>
 8002d16:	4602      	mov	r2, r0
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002d1e:	2337      	movs	r3, #55	@ 0x37
 8002d20:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3320      	adds	r3, #32
 8002d26:	f107 0113 	add.w	r1, r7, #19
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f001 f8ae 	bl	8003e8e <st7735_send_data>
 8002d32:	4602      	mov	r2, r0
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	4413      	add	r3, r2
 8002d38:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8002d3a:	2332      	movs	r3, #50	@ 0x32
 8002d3c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	3320      	adds	r3, #32
 8002d42:	f107 0113 	add.w	r1, r7, #19
 8002d46:	2201      	movs	r2, #1
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f001 f8a0 	bl	8003e8e <st7735_send_data>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	4413      	add	r3, r2
 8002d54:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002d56:	2329      	movs	r3, #41	@ 0x29
 8002d58:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3320      	adds	r3, #32
 8002d5e:	f107 0113 	add.w	r1, r7, #19
 8002d62:	2201      	movs	r2, #1
 8002d64:	4618      	mov	r0, r3
 8002d66:	f001 f892 	bl	8003e8e <st7735_send_data>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	4413      	add	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002d72:	232d      	movs	r3, #45	@ 0x2d
 8002d74:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	3320      	adds	r3, #32
 8002d7a:	f107 0113 	add.w	r1, r7, #19
 8002d7e:	2201      	movs	r2, #1
 8002d80:	4618      	mov	r0, r3
 8002d82:	f001 f884 	bl	8003e8e <st7735_send_data>
 8002d86:	4602      	mov	r2, r0
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002d8e:	2329      	movs	r3, #41	@ 0x29
 8002d90:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3320      	adds	r3, #32
 8002d96:	f107 0113 	add.w	r1, r7, #19
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f001 f876 	bl	8003e8e <st7735_send_data>
 8002da2:	4602      	mov	r2, r0
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	4413      	add	r3, r2
 8002da8:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8002daa:	2325      	movs	r3, #37	@ 0x25
 8002dac:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	3320      	adds	r3, #32
 8002db2:	f107 0113 	add.w	r1, r7, #19
 8002db6:	2201      	movs	r2, #1
 8002db8:	4618      	mov	r0, r3
 8002dba:	f001 f868 	bl	8003e8e <st7735_send_data>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8002dc6:	232b      	movs	r3, #43	@ 0x2b
 8002dc8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	3320      	adds	r3, #32
 8002dce:	f107 0113 	add.w	r1, r7, #19
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f001 f85a 	bl	8003e8e <st7735_send_data>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	4413      	add	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8002de2:	2339      	movs	r3, #57	@ 0x39
 8002de4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	3320      	adds	r3, #32
 8002dea:	f107 0113 	add.w	r1, r7, #19
 8002dee:	2201      	movs	r2, #1
 8002df0:	4618      	mov	r0, r3
 8002df2:	f001 f84c 	bl	8003e8e <st7735_send_data>
 8002df6:	4602      	mov	r2, r0
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	3320      	adds	r3, #32
 8002e06:	f107 0113 	add.w	r1, r7, #19
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f001 f83e 	bl	8003e8e <st7735_send_data>
 8002e12:	4602      	mov	r2, r0
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	4413      	add	r3, r2
 8002e18:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3320      	adds	r3, #32
 8002e22:	f107 0113 	add.w	r1, r7, #19
 8002e26:	2201      	movs	r2, #1
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f001 f830 	bl	8003e8e <st7735_send_data>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	4413      	add	r3, r2
 8002e34:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8002e36:	2303      	movs	r3, #3
 8002e38:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	3320      	adds	r3, #32
 8002e3e:	f107 0113 	add.w	r1, r7, #19
 8002e42:	2201      	movs	r2, #1
 8002e44:	4618      	mov	r0, r3
 8002e46:	f001 f822 	bl	8003e8e <st7735_send_data>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	4413      	add	r3, r2
 8002e50:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002e52:	2310      	movs	r3, #16
 8002e54:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	3320      	adds	r3, #32
 8002e5a:	f107 0113 	add.w	r1, r7, #19
 8002e5e:	2201      	movs	r2, #1
 8002e60:	4618      	mov	r0, r3
 8002e62:	f001 f814 	bl	8003e8e <st7735_send_data>
 8002e66:	4602      	mov	r2, r0
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f103 0020 	add.w	r0, r3, #32
 8002e78:	f107 0213 	add.w	r2, r7, #19
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	21e1      	movs	r1, #225	@ 0xe1
 8002e80:	f000 fff0 	bl	8003e64 <st7735_write_reg>
 8002e84:	4602      	mov	r2, r0
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	4413      	add	r3, r2
 8002e8a:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8002e8c:	231d      	movs	r3, #29
 8002e8e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3320      	adds	r3, #32
 8002e94:	f107 0113 	add.w	r1, r7, #19
 8002e98:	2201      	movs	r2, #1
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 fff7 	bl	8003e8e <st7735_send_data>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8002ea8:	2307      	movs	r3, #7
 8002eaa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	3320      	adds	r3, #32
 8002eb0:	f107 0113 	add.w	r1, r7, #19
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 ffe9 	bl	8003e8e <st7735_send_data>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8002ec4:	2306      	movs	r3, #6
 8002ec6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	3320      	adds	r3, #32
 8002ecc:	f107 0113 	add.w	r1, r7, #19
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 ffdb 	bl	8003e8e <st7735_send_data>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	4413      	add	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002ee0:	232e      	movs	r3, #46	@ 0x2e
 8002ee2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3320      	adds	r3, #32
 8002ee8:	f107 0113 	add.w	r1, r7, #19
 8002eec:	2201      	movs	r2, #1
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 ffcd 	bl	8003e8e <st7735_send_data>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	4413      	add	r3, r2
 8002efa:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002efc:	232c      	movs	r3, #44	@ 0x2c
 8002efe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	3320      	adds	r3, #32
 8002f04:	f107 0113 	add.w	r1, r7, #19
 8002f08:	2201      	movs	r2, #1
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 ffbf 	bl	8003e8e <st7735_send_data>
 8002f10:	4602      	mov	r2, r0
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	4413      	add	r3, r2
 8002f16:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002f18:	2329      	movs	r3, #41	@ 0x29
 8002f1a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	3320      	adds	r3, #32
 8002f20:	f107 0113 	add.w	r1, r7, #19
 8002f24:	2201      	movs	r2, #1
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 ffb1 	bl	8003e8e <st7735_send_data>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	4413      	add	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002f34:	232d      	movs	r3, #45	@ 0x2d
 8002f36:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	f107 0113 	add.w	r1, r7, #19
 8002f40:	2201      	movs	r2, #1
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 ffa3 	bl	8003e8e <st7735_send_data>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002f50:	232e      	movs	r3, #46	@ 0x2e
 8002f52:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	3320      	adds	r3, #32
 8002f58:	f107 0113 	add.w	r1, r7, #19
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 ff95 	bl	8003e8e <st7735_send_data>
 8002f64:	4602      	mov	r2, r0
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	4413      	add	r3, r2
 8002f6a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002f6c:	232e      	movs	r3, #46	@ 0x2e
 8002f6e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3320      	adds	r3, #32
 8002f74:	f107 0113 	add.w	r1, r7, #19
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 ff87 	bl	8003e8e <st7735_send_data>
 8002f80:	4602      	mov	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	4413      	add	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002f88:	2337      	movs	r3, #55	@ 0x37
 8002f8a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	3320      	adds	r3, #32
 8002f90:	f107 0113 	add.w	r1, r7, #19
 8002f94:	2201      	movs	r2, #1
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 ff79 	bl	8003e8e <st7735_send_data>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8002fa4:	233f      	movs	r3, #63	@ 0x3f
 8002fa6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	3320      	adds	r3, #32
 8002fac:	f107 0113 	add.w	r1, r7, #19
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 ff6b 	bl	8003e8e <st7735_send_data>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	3320      	adds	r3, #32
 8002fc8:	f107 0113 	add.w	r1, r7, #19
 8002fcc:	2201      	movs	r2, #1
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 ff5d 	bl	8003e8e <st7735_send_data>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	4413      	add	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	3320      	adds	r3, #32
 8002fe4:	f107 0113 	add.w	r1, r7, #19
 8002fe8:	2201      	movs	r2, #1
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 ff4f 	bl	8003e8e <st7735_send_data>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	3320      	adds	r3, #32
 8003000:	f107 0113 	add.w	r1, r7, #19
 8003004:	2201      	movs	r2, #1
 8003006:	4618      	mov	r0, r3
 8003008:	f000 ff41 	bl	8003e8e <st7735_send_data>
 800300c:	4602      	mov	r2, r0
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	4413      	add	r3, r2
 8003012:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8003014:	2310      	movs	r3, #16
 8003016:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3320      	adds	r3, #32
 800301c:	f107 0113 	add.w	r1, r7, #19
 8003020:	2201      	movs	r2, #1
 8003022:	4618      	mov	r0, r3
 8003024:	f000 ff33 	bl	8003e8e <st7735_send_data>
 8003028:	4602      	mov	r2, r0
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	4413      	add	r3, r2
 800302e:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 8003030:	2300      	movs	r3, #0
 8003032:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f103 0020 	add.w	r0, r3, #32
 800303a:	f107 0213 	add.w	r2, r7, #19
 800303e:	2301      	movs	r3, #1
 8003040:	2113      	movs	r1, #19
 8003042:	f000 ff0f 	bl	8003e64 <st7735_write_reg>
 8003046:	4602      	mov	r2, r0
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	4413      	add	r3, r2
 800304c:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f103 0020 	add.w	r0, r3, #32
 8003054:	f107 0213 	add.w	r2, r7, #19
 8003058:	2301      	movs	r3, #1
 800305a:	2129      	movs	r1, #41	@ 0x29
 800305c:	f000 ff02 	bl	8003e64 <st7735_write_reg>
 8003060:	4602      	mov	r2, r0
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	4413      	add	r3, r2
 8003066:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f944 	bl	80032f8 <ST7735_SetOrientation>
 8003070:	4602      	mov	r2, r0
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	4413      	add	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 800307e:	f04f 33ff 	mov.w	r3, #4294967295
 8003082:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003084:	697b      	ldr	r3, [r7, #20]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3320      	adds	r3, #32
 80030b2:	f107 0208 	add.w	r2, r7, #8
 80030b6:	21da      	movs	r1, #218	@ 0xda
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fec0 	bl	8003e3e <st7735_read_reg>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 80030c4:	f04f 33ff 	mov.w	r3, #4294967295
 80030c8:	60fb      	str	r3, [r7, #12]
 80030ca:	e02d      	b.n	8003128 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f103 0020 	add.w	r0, r3, #32
 80030d2:	f107 0308 	add.w	r3, r7, #8
 80030d6:	3301      	adds	r3, #1
 80030d8:	461a      	mov	r2, r3
 80030da:	21db      	movs	r1, #219	@ 0xdb
 80030dc:	f000 feaf 	bl	8003e3e <st7735_read_reg>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 80030e6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	e01c      	b.n	8003128 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f103 0020 	add.w	r0, r3, #32
 80030f4:	f107 0308 	add.w	r3, r7, #8
 80030f8:	3302      	adds	r3, #2
 80030fa:	461a      	mov	r2, r3
 80030fc:	21dc      	movs	r1, #220	@ 0xdc
 80030fe:	f000 fe9e 	bl	8003e3e <st7735_read_reg>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8003108:	f04f 33ff 	mov.w	r3, #4294967295
 800310c:	60fb      	str	r3, [r7, #12]
 800310e:	e00b      	b.n	8003128 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8003110:	7abb      	ldrb	r3, [r7, #10]
 8003112:	461a      	mov	r2, r3
 8003114:	7a7b      	ldrb	r3, [r7, #9]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	431a      	orrs	r2, r3
 800311a:	7a3b      	ldrb	r3, [r7, #8]
 800311c:	041b      	lsls	r3, r3, #16
 800311e:	431a      	orrs	r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003128:	68fb      	ldr	r3, [r7, #12]
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 800313c:	2300      	movs	r3, #0
 800313e:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f103 0020 	add.w	r0, r3, #32
 8003146:	f107 020b 	add.w	r2, r7, #11
 800314a:	2300      	movs	r3, #0
 800314c:	2113      	movs	r1, #19
 800314e:	f000 fe89 	bl	8003e64 <st7735_write_reg>
 8003152:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003154:	210a      	movs	r1, #10
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fe57 	bl	8003e0a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f103 0020 	add.w	r0, r3, #32
 8003162:	f107 020b 	add.w	r2, r7, #11
 8003166:	2300      	movs	r3, #0
 8003168:	2129      	movs	r1, #41	@ 0x29
 800316a:	f000 fe7b 	bl	8003e64 <st7735_write_reg>
 800316e:	4602      	mov	r2, r0
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4413      	add	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003176:	210a      	movs	r1, #10
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 fe46 	bl	8003e0a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f103 0020 	add.w	r0, r3, #32
 8003184:	f107 020b 	add.w	r2, r7, #11
 8003188:	2300      	movs	r3, #0
 800318a:	2136      	movs	r1, #54	@ 0x36
 800318c:	f000 fe6a 	bl	8003e64 <st7735_write_reg>
 8003190:	4602      	mov	r2, r0
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	4413      	add	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003198:	4b16      	ldr	r3, [pc, #88]	@ (80031f4 <ST7735_DisplayOn+0xc0>)
 800319a:	7b1b      	ldrb	r3, [r3, #12]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80031a0:	4b14      	ldr	r3, [pc, #80]	@ (80031f4 <ST7735_DisplayOn+0xc0>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a14      	ldr	r2, [pc, #80]	@ (80031f8 <ST7735_DisplayOn+0xc4>)
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4413      	add	r3, r2
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80031ae:	f043 0308 	orr.w	r3, r3, #8
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	e006      	b.n	80031c4 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80031b6:	4b0f      	ldr	r3, [pc, #60]	@ (80031f4 <ST7735_DisplayOn+0xc0>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	4a0f      	ldr	r2, [pc, #60]	@ (80031f8 <ST7735_DisplayOn+0xc4>)
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	4413      	add	r3, r2
 80031c0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3320      	adds	r3, #32
 80031ca:	f107 010b 	add.w	r1, r7, #11
 80031ce:	2201      	movs	r2, #1
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fe5c 	bl	8003e8e <st7735_send_data>
 80031d6:	4602      	mov	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 80031e4:	f04f 33ff 	mov.w	r3, #4294967295
 80031e8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80031ea:	68fb      	ldr	r3, [r7, #12]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	2400c4f8 	.word	0x2400c4f8
 80031f8:	24000074 	.word	0x24000074

080031fc <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8003204:	2300      	movs	r3, #0
 8003206:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f103 0020 	add.w	r0, r3, #32
 800320e:	f107 020b 	add.w	r2, r7, #11
 8003212:	2300      	movs	r3, #0
 8003214:	2113      	movs	r1, #19
 8003216:	f000 fe25 	bl	8003e64 <st7735_write_reg>
 800321a:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 800321c:	210a      	movs	r1, #10
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 fdf3 	bl	8003e0a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f103 0020 	add.w	r0, r3, #32
 800322a:	f107 020b 	add.w	r2, r7, #11
 800322e:	2300      	movs	r3, #0
 8003230:	2128      	movs	r1, #40	@ 0x28
 8003232:	f000 fe17 	bl	8003e64 <st7735_write_reg>
 8003236:	4602      	mov	r2, r0
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4413      	add	r3, r2
 800323c:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 800323e:	210a      	movs	r1, #10
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 fde2 	bl	8003e0a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f103 0020 	add.w	r0, r3, #32
 800324c:	f107 020b 	add.w	r2, r7, #11
 8003250:	2300      	movs	r3, #0
 8003252:	2136      	movs	r1, #54	@ 0x36
 8003254:	f000 fe06 	bl	8003e64 <st7735_write_reg>
 8003258:	4602      	mov	r2, r0
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4413      	add	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003260:	4b16      	ldr	r3, [pc, #88]	@ (80032bc <ST7735_DisplayOff+0xc0>)
 8003262:	7b1b      	ldrb	r3, [r3, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10a      	bne.n	800327e <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003268:	4b14      	ldr	r3, [pc, #80]	@ (80032bc <ST7735_DisplayOff+0xc0>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	4a14      	ldr	r2, [pc, #80]	@ (80032c0 <ST7735_DisplayOff+0xc4>)
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	4413      	add	r3, r2
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003276:	f043 0308 	orr.w	r3, r3, #8
 800327a:	b2db      	uxtb	r3, r3
 800327c:	e006      	b.n	800328c <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800327e:	4b0f      	ldr	r3, [pc, #60]	@ (80032bc <ST7735_DisplayOff+0xc0>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	4a0f      	ldr	r2, [pc, #60]	@ (80032c0 <ST7735_DisplayOff+0xc4>)
 8003284:	00db      	lsls	r3, r3, #3
 8003286:	4413      	add	r3, r2
 8003288:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800328a:	b2db      	uxtb	r3, r3
 800328c:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3320      	adds	r3, #32
 8003292:	f107 010b 	add.w	r1, r7, #11
 8003296:	2201      	movs	r2, #1
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fdf8 	bl	8003e8e <st7735_send_data>
 800329e:	4602      	mov	r2, r0
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 80032ac:	f04f 33ff 	mov.w	r3, #4294967295
 80032b0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80032b2:	68fb      	ldr	r3, [r7, #12]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	2400c4f8 	.word	0x2400c4f8
 80032c0:	24000074 	.word	0x24000074

080032c4 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 80032ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <ST7735_SetOrientation+0x1a>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d119      	bne.n	8003346 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	7b5b      	ldrb	r3, [r3, #13]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d106      	bne.n	8003328 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 800331a:	4b3c      	ldr	r3, [pc, #240]	@ (800340c <ST7735_SetOrientation+0x114>)
 800331c:	2250      	movs	r2, #80	@ 0x50
 800331e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8003320:	4b3a      	ldr	r3, [pc, #232]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003322:	22a0      	movs	r2, #160	@ 0xa0
 8003324:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8003326:	e028      	b.n	800337a <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	7b5b      	ldrb	r3, [r3, #13]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d003      	beq.n	8003338 <ST7735_SetOrientation+0x40>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	7b5b      	ldrb	r3, [r3, #13]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d120      	bne.n	800337a <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8003338:	4b34      	ldr	r3, [pc, #208]	@ (800340c <ST7735_SetOrientation+0x114>)
 800333a:	2280      	movs	r2, #128	@ 0x80
 800333c:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 800333e:	4b33      	ldr	r3, [pc, #204]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003340:	22a0      	movs	r2, #160	@ 0xa0
 8003342:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8003344:	e019      	b.n	800337a <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	7b5b      	ldrb	r3, [r3, #13]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d106      	bne.n	800335c <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 800334e:	4b2f      	ldr	r3, [pc, #188]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003350:	22a0      	movs	r2, #160	@ 0xa0
 8003352:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8003354:	4b2d      	ldr	r3, [pc, #180]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003356:	2250      	movs	r2, #80	@ 0x50
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	e00f      	b.n	800337c <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	7b5b      	ldrb	r3, [r3, #13]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <ST7735_SetOrientation+0x74>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	7b5b      	ldrb	r3, [r3, #13]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d107      	bne.n	800337c <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 800336c:	4b27      	ldr	r3, [pc, #156]	@ (800340c <ST7735_SetOrientation+0x114>)
 800336e:	22a0      	movs	r2, #160	@ 0xa0
 8003370:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8003372:	4b26      	ldr	r3, [pc, #152]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003374:	2280      	movs	r2, #128	@ 0x80
 8003376:	605a      	str	r2, [r3, #4]
 8003378:	e000      	b.n	800337c <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800337a:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4a22      	ldr	r2, [pc, #136]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003382:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	7b1a      	ldrb	r2, [r3, #12]
 8003388:	4b20      	ldr	r3, [pc, #128]	@ (800340c <ST7735_SetOrientation+0x114>)
 800338a:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	7b5a      	ldrb	r2, [r3, #13]
 8003390:	4b1e      	ldr	r3, [pc, #120]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003392:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8003394:	4b1d      	ldr	r3, [pc, #116]	@ (800340c <ST7735_SetOrientation+0x114>)
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b1c      	ldr	r3, [pc, #112]	@ (800340c <ST7735_SetOrientation+0x114>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	4613      	mov	r3, r2
 80033a0:	2200      	movs	r2, #0
 80033a2:	2100      	movs	r1, #0
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fbdf 	bl	8003b68 <ST7735_SetDisplayWindow>
 80033aa:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80033ac:	4b17      	ldr	r3, [pc, #92]	@ (800340c <ST7735_SetOrientation+0x114>)
 80033ae:	7b1b      	ldrb	r3, [r3, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10a      	bne.n	80033ca <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80033b4:	4b15      	ldr	r3, [pc, #84]	@ (800340c <ST7735_SetOrientation+0x114>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <ST7735_SetOrientation+0x118>)
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4413      	add	r3, r2
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80033c2:	f043 0308 	orr.w	r3, r3, #8
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	e006      	b.n	80033d8 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80033ca:	4b10      	ldr	r3, [pc, #64]	@ (800340c <ST7735_SetOrientation+0x114>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	4a10      	ldr	r2, [pc, #64]	@ (8003410 <ST7735_SetOrientation+0x118>)
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f103 0020 	add.w	r0, r3, #32
 80033e0:	f107 020b 	add.w	r2, r7, #11
 80033e4:	2301      	movs	r3, #1
 80033e6:	2136      	movs	r1, #54	@ 0x36
 80033e8:	f000 fd3c 	bl	8003e64 <st7735_write_reg>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	4413      	add	r3, r2
 80033f2:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d002      	beq.n	8003400 <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 80033fa:	f04f 33ff 	mov.w	r3, #4294967295
 80033fe:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003400:	68fb      	ldr	r3, [r7, #12]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	2400c4f8 	.word	0x2400c4f8
 8003410:	24000074 	.word	0x24000074

08003414 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800341e:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <ST7735_GetOrientation+0x20>)
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr
 8003434:	2400c4f8 	.word	0x2400c4f8

08003438 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003444:	4b59      	ldr	r3, [pc, #356]	@ (80035ac <ST7735_SetCursor+0x174>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d821      	bhi.n	8003490 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800344c:	4b57      	ldr	r3, [pc, #348]	@ (80035ac <ST7735_SetCursor+0x174>)
 800344e:	7b5b      	ldrb	r3, [r3, #13]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d10e      	bne.n	8003472 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8003454:	4b55      	ldr	r3, [pc, #340]	@ (80035ac <ST7735_SetCursor+0x174>)
 8003456:	7b1b      	ldrb	r3, [r3, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <ST7735_SetCursor+0x32>
				Xpos += 26;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	331a      	adds	r3, #26
 8003460:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3301      	adds	r3, #1
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	e033      	b.n	80034d2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3318      	adds	r3, #24
 800346e:	60bb      	str	r3, [r7, #8]
 8003470:	e02f      	b.n	80034d2 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8003472:	4b4e      	ldr	r3, [pc, #312]	@ (80035ac <ST7735_SetCursor+0x174>)
 8003474:	7b5b      	ldrb	r3, [r3, #13]
 8003476:	2b02      	cmp	r3, #2
 8003478:	d12b      	bne.n	80034d2 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800347a:	4b4c      	ldr	r3, [pc, #304]	@ (80035ac <ST7735_SetCursor+0x174>)
 800347c:	7b1b      	ldrb	r3, [r3, #12]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d127      	bne.n	80034d2 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	3302      	adds	r3, #2
 8003486:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3301      	adds	r3, #1
 800348c:	607b      	str	r3, [r7, #4]
 800348e:	e020      	b.n	80034d2 <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8003490:	4b46      	ldr	r3, [pc, #280]	@ (80035ac <ST7735_SetCursor+0x174>)
 8003492:	7b5b      	ldrb	r3, [r3, #13]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d10e      	bne.n	80034b6 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8003498:	4b44      	ldr	r3, [pc, #272]	@ (80035ac <ST7735_SetCursor+0x174>)
 800349a:	7b1b      	ldrb	r3, [r3, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d106      	bne.n	80034ae <ST7735_SetCursor+0x76>
				Xpos += 1;
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	331a      	adds	r3, #26
 80034aa:	607b      	str	r3, [r7, #4]
 80034ac:	e011      	b.n	80034d2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	3318      	adds	r3, #24
 80034b2:	607b      	str	r3, [r7, #4]
 80034b4:	e00d      	b.n	80034d2 <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80034b6:	4b3d      	ldr	r3, [pc, #244]	@ (80035ac <ST7735_SetCursor+0x174>)
 80034b8:	7b5b      	ldrb	r3, [r3, #13]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d109      	bne.n	80034d2 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80034be:	4b3b      	ldr	r3, [pc, #236]	@ (80035ac <ST7735_SetCursor+0x174>)
 80034c0:	7b1b      	ldrb	r3, [r3, #12]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d105      	bne.n	80034d2 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	3301      	adds	r3, #1
 80034ca:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3302      	adds	r3, #2
 80034d0:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f103 0020 	add.w	r0, r3, #32
 80034d8:	f107 0213 	add.w	r2, r7, #19
 80034dc:	2300      	movs	r3, #0
 80034de:	212a      	movs	r1, #42	@ 0x2a
 80034e0:	f000 fcc0 	bl	8003e64 <st7735_write_reg>
 80034e4:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	0a1b      	lsrs	r3, r3, #8
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	3320      	adds	r3, #32
 80034f2:	f107 0113 	add.w	r1, r7, #19
 80034f6:	2201      	movs	r2, #1
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 fcc8 	bl	8003e8e <st7735_send_data>
 80034fe:	4602      	mov	r2, r0
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	4413      	add	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	3320      	adds	r3, #32
 8003510:	f107 0113 	add.w	r1, r7, #19
 8003514:	2201      	movs	r2, #1
 8003516:	4618      	mov	r0, r3
 8003518:	f000 fcb9 	bl	8003e8e <st7735_send_data>
 800351c:	4602      	mov	r2, r0
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	4413      	add	r3, r2
 8003522:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f103 0020 	add.w	r0, r3, #32
 800352a:	f107 0213 	add.w	r2, r7, #19
 800352e:	2300      	movs	r3, #0
 8003530:	212b      	movs	r1, #43	@ 0x2b
 8003532:	f000 fc97 	bl	8003e64 <st7735_write_reg>
 8003536:	4602      	mov	r2, r0
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	4413      	add	r3, r2
 800353c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	0a1b      	lsrs	r3, r3, #8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3320      	adds	r3, #32
 800354a:	f107 0113 	add.w	r1, r7, #19
 800354e:	2201      	movs	r2, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fc9c 	bl	8003e8e <st7735_send_data>
 8003556:	4602      	mov	r2, r0
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	4413      	add	r3, r2
 800355c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	3320      	adds	r3, #32
 8003568:	f107 0113 	add.w	r1, r7, #19
 800356c:	2201      	movs	r2, #1
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fc8d 	bl	8003e8e <st7735_send_data>
 8003574:	4602      	mov	r2, r0
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	4413      	add	r3, r2
 800357a:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f103 0020 	add.w	r0, r3, #32
 8003582:	f107 0213 	add.w	r2, r7, #19
 8003586:	2300      	movs	r3, #0
 8003588:	212c      	movs	r1, #44	@ 0x2c
 800358a:	f000 fc6b 	bl	8003e64 <st7735_write_reg>
 800358e:	4602      	mov	r2, r0
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	4413      	add	r3, r2
 8003594:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 800359c:	f04f 33ff 	mov.w	r3, #4294967295
 80035a0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80035a2:	697b      	ldr	r3, [r7, #20]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	2400c4f8 	.word	0x2400c4f8

080035b0 <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b090      	sub	sp, #64	@ 0x40
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	330a      	adds	r3, #10
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	461a      	mov	r2, r3
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	330b      	adds	r3, #11
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	021b      	lsls	r3, r3, #8
 80035d6:	441a      	add	r2, r3
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	330c      	adds	r3, #12
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	041b      	lsls	r3, r3, #16
 80035e0:	441a      	add	r2, r3
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	330d      	adds	r3, #13
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	061b      	lsls	r3, r3, #24
 80035ea:	4413      	add	r3, r2
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	3312      	adds	r3, #18
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	461a      	mov	r2, r3
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	3313      	adds	r3, #19
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	021b      	lsls	r3, r3, #8
 80035fe:	441a      	add	r2, r3
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	3314      	adds	r3, #20
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	041b      	lsls	r3, r3, #16
 8003608:	441a      	add	r2, r3
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	3315      	adds	r3, #21
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	061b      	lsls	r3, r3, #24
 8003612:	4413      	add	r3, r2
 8003614:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	3316      	adds	r3, #22
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	3317      	adds	r3, #23
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	021b      	lsls	r3, r3, #8
 8003626:	441a      	add	r2, r3
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	3318      	adds	r3, #24
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	041b      	lsls	r3, r3, #16
 8003630:	441a      	add	r2, r3
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	3319      	adds	r3, #25
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	061b      	lsls	r3, r3, #24
 800363a:	4413      	add	r3, r2
 800363c:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	3302      	adds	r3, #2
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	3303      	adds	r3, #3
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	441a      	add	r2, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	3304      	adds	r3, #4
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	041b      	lsls	r3, r3, #16
 8003658:	441a      	add	r2, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	3305      	adds	r3, #5
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	061b      	lsls	r3, r3, #24
 8003662:	4413      	add	r3, r2
 8003664:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8003666:	69fa      	ldr	r2, [r7, #28]
 8003668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003672:	4413      	add	r3, r2
 8003674:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003676:	4b51      	ldr	r3, [pc, #324]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	1ad2      	subs	r2, r2, r3
 800367e:	6a3b      	ldr	r3, [r7, #32]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa6a 	bl	8003b68 <ST7735_SetDisplayWindow>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	637b      	str	r3, [r7, #52]	@ 0x34
 80036a0:	e087      	b.n	80037b2 <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80036a2:	4b46      	ldr	r3, [pc, #280]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 80036a4:	7b1b      	ldrb	r3, [r3, #12]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80036aa:	4b44      	ldr	r3, [pc, #272]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	4a44      	ldr	r2, [pc, #272]	@ (80037c0 <ST7735_DrawBitmap+0x210>)
 80036b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036b4:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80036b6:	f043 0308 	orr.w	r3, r3, #8
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	e005      	b.n	80036ca <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80036be:	4b3f      	ldr	r3, [pc, #252]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4a3f      	ldr	r2, [pc, #252]	@ (80037c0 <ST7735_DrawBitmap+0x210>)
 80036c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f103 0020 	add.w	r0, r3, #32
 80036d2:	f107 0213 	add.w	r2, r7, #19
 80036d6:	2301      	movs	r3, #1
 80036d8:	2136      	movs	r1, #54	@ 0x36
 80036da:	f000 fbc3 	bl	8003e64 <st7735_write_reg>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 80036e4:	f04f 33ff 	mov.w	r3, #4294967295
 80036e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ea:	e062      	b.n	80037b2 <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f7ff fea1 	bl	8003438 <ST7735_SetCursor>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 80036fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003700:	637b      	str	r3, [r7, #52]	@ 0x34
 8003702:	e056      	b.n	80037b2 <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8003704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003706:	785b      	ldrb	r3, [r3, #1]
 8003708:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 800370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	3320      	adds	r3, #32
 8003714:	f107 0114 	add.w	r1, r7, #20
 8003718:	2202      	movs	r2, #2
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fbb7 	bl	8003e8e <st7735_send_data>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8003726:	f04f 33ff 	mov.w	r3, #4294967295
 800372a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800372c:	e009      	b.n	8003742 <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 800372e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003730:	3302      	adds	r3, #2
 8003732:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pbmp += 2;
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	3302      	adds	r3, #2
 8003738:	633b      	str	r3, [r7, #48]	@ 0x30
      }while(counter < size);
 800373a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	429a      	cmp	r2, r3
 8003740:	d3e0      	bcc.n	8003704 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003742:	4b1e      	ldr	r3, [pc, #120]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 8003744:	7b1b      	ldrb	r3, [r3, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10a      	bne.n	8003760 <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800374a:	4b1c      	ldr	r3, [pc, #112]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	4a1c      	ldr	r2, [pc, #112]	@ (80037c0 <ST7735_DrawBitmap+0x210>)
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	4413      	add	r3, r2
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003758:	f043 0308 	orr.w	r3, r3, #8
 800375c:	b2db      	uxtb	r3, r3
 800375e:	e006      	b.n	800376e <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8003760:	4b16      	ldr	r3, [pc, #88]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	4a16      	ldr	r2, [pc, #88]	@ (80037c0 <ST7735_DrawBitmap+0x210>)
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4413      	add	r3, r2
 800376a:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800376c:	b2db      	uxtb	r3, r3
 800376e:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f103 0020 	add.w	r0, r3, #32
 8003776:	f107 0213 	add.w	r2, r7, #19
 800377a:	2301      	movs	r3, #1
 800377c:	2136      	movs	r1, #54	@ 0x36
 800377e:	f000 fb71 	bl	8003e64 <st7735_write_reg>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8003788:	f04f 33ff 	mov.w	r3, #4294967295
 800378c:	637b      	str	r3, [r7, #52]	@ 0x34
 800378e:	e010      	b.n	80037b2 <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 8003790:	4b0a      	ldr	r3, [pc, #40]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <ST7735_DrawBitmap+0x20c>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	4613      	mov	r3, r2
 800379c:	2200      	movs	r2, #0
 800379e:	2100      	movs	r1, #0
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 f9e1 	bl	8003b68 <ST7735_SetDisplayWindow>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 80037ac:	f04f 33ff 	mov.w	r3, #4294967295
 80037b0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
    }
  }

  return ret;
 80037b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3738      	adds	r7, #56	@ 0x38
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	2400c4f8 	.word	0x2400c4f8
 80037c0:	24000074 	.word	0x24000074

080037c4 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037de:	441a      	add	r2, r3
 80037e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003890 <ST7735_FillRGBRect+0xcc>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d806      	bhi.n	80037f6 <ST7735_FillRGBRect+0x32>
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ec:	441a      	add	r2, r3
 80037ee:	4b28      	ldr	r3, [pc, #160]	@ (8003890 <ST7735_FillRGBRect+0xcc>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d903      	bls.n	80037fe <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 80037f6:	f04f 33ff 	mov.w	r3, #4294967295
 80037fa:	61fb      	str	r3, [r7, #28]
 80037fc:	e042      	b.n	8003884 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 80037fe:	2300      	movs	r3, #0
 8003800:	613b      	str	r3, [r7, #16]
 8003802:	e03b      	b.n	800387c <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4413      	add	r3, r2
 800380a:	461a      	mov	r2, r3
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f7ff fe12 	bl	8003438 <ST7735_SetCursor>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	61fb      	str	r3, [r7, #28]
 8003820:	e029      	b.n	8003876 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 8003822:	2300      	movs	r3, #0
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	e013      	b.n	8003850 <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	7811      	ldrb	r1, [r2, #0]
 8003830:	4a18      	ldr	r2, [pc, #96]	@ (8003894 <ST7735_FillRGBRect+0xd0>)
 8003832:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	1c5a      	adds	r2, r3, #1
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	3301      	adds	r3, #1
 800383e:	7811      	ldrb	r1, [r2, #0]
 8003840:	4a14      	ldr	r2, [pc, #80]	@ (8003894 <ST7735_FillRGBRect+0xd0>)
 8003842:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	3302      	adds	r3, #2
 8003848:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	3301      	adds	r3, #1
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003854:	429a      	cmp	r2, r3
 8003856:	d3e7      	bcc.n	8003828 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f103 0020 	add.w	r0, r3, #32
 800385e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	461a      	mov	r2, r3
 8003864:	490b      	ldr	r1, [pc, #44]	@ (8003894 <ST7735_FillRGBRect+0xd0>)
 8003866:	f000 fb12 	bl	8003e8e <st7735_send_data>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 8003870:	f04f 33ff 	mov.w	r3, #4294967295
 8003874:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	3301      	adds	r3, #1
 800387a:	613b      	str	r3, [r7, #16]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003880:	429a      	cmp	r2, r3
 8003882:	d3bf      	bcc.n	8003804 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8003884:	69fb      	ldr	r3, [r7, #28]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3720      	adds	r7, #32
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	2400c4f8 	.word	0x2400c4f8
 8003894:	2400c508 	.word	0x2400c508

08003898 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	441a      	add	r2, r3
 80038b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003930 <ST7735_DrawHLine+0x98>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d903      	bls.n	80038c0 <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 80038b8:	f04f 33ff 	mov.w	r3, #4294967295
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	e032      	b.n	8003926 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	68b9      	ldr	r1, [r7, #8]
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f7ff fdb7 	bl	8003438 <ST7735_SetCursor>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 80038d0:	f04f 33ff 	mov.w	r3, #4294967295
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e026      	b.n	8003926 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 80038d8:	2300      	movs	r3, #0
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	e010      	b.n	8003900 <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80038de:	6a3b      	ldr	r3, [r7, #32]
 80038e0:	0a1a      	lsrs	r2, r3, #8
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	b2d1      	uxtb	r1, r2
 80038e8:	4a12      	ldr	r2, [pc, #72]	@ (8003934 <ST7735_DrawHLine+0x9c>)
 80038ea:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	3301      	adds	r3, #1
 80038f2:	6a3a      	ldr	r2, [r7, #32]
 80038f4:	b2d1      	uxtb	r1, r2
 80038f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003934 <ST7735_DrawHLine+0x9c>)
 80038f8:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	3301      	adds	r3, #1
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d3ea      	bcc.n	80038de <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f103 0020 	add.w	r0, r3, #32
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	461a      	mov	r2, r3
 8003914:	4907      	ldr	r1, [pc, #28]	@ (8003934 <ST7735_DrawHLine+0x9c>)
 8003916:	f000 faba 	bl	8003e8e <st7735_send_data>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 8003920:	f04f 33ff 	mov.w	r3, #4294967295
 8003924:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8003926:	697b      	ldr	r3, [r7, #20]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	2400c4f8 	.word	0x2400c4f8
 8003934:	2400c788 	.word	0x2400c788

08003938 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
 8003944:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	441a      	add	r2, r3
 8003950:	4b12      	ldr	r3, [pc, #72]	@ (800399c <ST7735_DrawVLine+0x64>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	429a      	cmp	r2, r3
 8003956:	d903      	bls.n	8003960 <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8003958:	f04f 33ff 	mov.w	r3, #4294967295
 800395c:	617b      	str	r3, [r7, #20]
 800395e:	e018      	b.n	8003992 <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 8003960:	2300      	movs	r3, #0
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	e011      	b.n	800398a <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	441a      	add	r2, r3
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	68b9      	ldr	r1, [r7, #8]
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f841 	bl	80039f8 <ST7735_SetPixel>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 800397c:	f04f 33ff 	mov.w	r3, #4294967295
 8003980:	617b      	str	r3, [r7, #20]
        break;
 8003982:	e006      	b.n	8003992 <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	3301      	adds	r3, #1
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d3e9      	bcc.n	8003966 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 8003992:	697b      	ldr	r3, [r7, #20]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	2400c4f8 	.word	0x2400c4f8

080039a0 <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	@ 0x28
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 80039b6:	2300      	movs	r3, #0
 80039b8:	61bb      	str	r3, [r7, #24]
 80039ba:	e014      	b.n	80039e6 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 80039bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f7ff ff66 	bl	8003898 <ST7735_DrawHLine>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 80039d2:	f04f 33ff 	mov.w	r3, #4294967295
 80039d6:	61fb      	str	r3, [r7, #28]
      break;
 80039d8:	e009      	b.n	80039ee <ST7735_FillRect+0x4e>
    }
    y_pos++;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3301      	adds	r3, #1
 80039de:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	3301      	adds	r3, #1
 80039e4:	61bb      	str	r3, [r7, #24]
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d3e6      	bcc.n	80039bc <ST7735_FillRect+0x1c>
  }

  return ret;
 80039ee:	69fb      	ldr	r3, [r7, #28]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3720      	adds	r7, #32
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	021b      	lsls	r3, r3, #8
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	8a7b      	ldrh	r3, [r7, #18]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003a22:	4b16      	ldr	r3, [pc, #88]	@ (8003a7c <ST7735_SetPixel+0x84>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d204      	bcs.n	8003a36 <ST7735_SetPixel+0x3e>
 8003a2c:	4b13      	ldr	r3, [pc, #76]	@ (8003a7c <ST7735_SetPixel+0x84>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d303      	bcc.n	8003a3e <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8003a36:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	e019      	b.n	8003a72 <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	68b9      	ldr	r1, [r7, #8]
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff fcf8 	bl	8003438 <ST7735_SetCursor>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8003a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	e00d      	b.n	8003a72 <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	3320      	adds	r3, #32
 8003a5a:	f107 0112 	add.w	r1, r7, #18
 8003a5e:	2202      	movs	r2, #2
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 fa14 	bl	8003e8e <st7735_send_data>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a70:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8003a72:	697b      	ldr	r3, [r7, #20]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	2400c4f8 	.word	0x2400c4f8

08003a80 <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff fcd0 	bl	8003438 <ST7735_SetCursor>
 8003a98:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	3320      	adds	r3, #32
 8003a9e:	f107 0211 	add.w	r2, r7, #17
 8003aa2:	212e      	movs	r1, #46	@ 0x2e
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 f9ca 	bl	8003e3e <st7735_read_reg>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	4413      	add	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	3320      	adds	r3, #32
 8003ab6:	f107 0111 	add.w	r1, r7, #17
 8003aba:	2201      	movs	r2, #1
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 f9f8 	bl	8003eb2 <st7735_recv_data>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	3320      	adds	r3, #32
 8003ace:	f107 0113 	add.w	r1, r7, #19
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 f9ec 	bl	8003eb2 <st7735_recv_data>
 8003ada:	4602      	mov	r2, r0
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	4413      	add	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	3320      	adds	r3, #32
 8003ae6:	f107 0112 	add.w	r1, r7, #18
 8003aea:	2201      	movs	r2, #1
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 f9e0 	bl	8003eb2 <st7735_recv_data>
 8003af2:	4602      	mov	r2, r0
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	4413      	add	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8003afa:	7cfb      	ldrb	r3, [r7, #19]
 8003afc:	461a      	mov	r2, r3
 8003afe:	7cbb      	ldrb	r3, [r7, #18]
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	441a      	add	r2, r3
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d002      	beq.n	8003b14 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8003b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b12:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003b14:	697b      	ldr	r3, [r7, #20]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
	...

08003b20 <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8003b2a:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <ST7735_GetXSize+0x20>)
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	2400c4f8 	.word	0x2400c4f8

08003b44 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8003b4e:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <ST7735_GetYSize+0x20>)
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	2400c4f8 	.word	0x2400c4f8

08003b68 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
 8003b74:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003b76:	4b7d      	ldr	r3, [pc, #500]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d821      	bhi.n	8003bc2 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003b80:	7b5b      	ldrb	r3, [r3, #13]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d10e      	bne.n	8003ba4 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8003b86:	4b79      	ldr	r3, [pc, #484]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003b88:	7b1b      	ldrb	r3, [r3, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	331a      	adds	r3, #26
 8003b92:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3301      	adds	r3, #1
 8003b98:	607b      	str	r3, [r7, #4]
 8003b9a:	e036      	b.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3318      	adds	r3, #24
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	e032      	b.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8003ba4:	4b71      	ldr	r3, [pc, #452]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003ba6:	7b5b      	ldrb	r3, [r3, #13]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d12e      	bne.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003bac:	4b6f      	ldr	r3, [pc, #444]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003bae:	7b1b      	ldrb	r3, [r3, #12]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d12a      	bne.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	3302      	adds	r3, #2
 8003bb8:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	607b      	str	r3, [r7, #4]
 8003bc0:	e023      	b.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8003bc2:	4b6a      	ldr	r3, [pc, #424]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003bc4:	7b5b      	ldrb	r3, [r3, #13]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d111      	bne.n	8003bee <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8003bca:	4b68      	ldr	r3, [pc, #416]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003bcc:	7b1b      	ldrb	r3, [r3, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d106      	bne.n	8003be0 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	331a      	adds	r3, #26
 8003bdc:	607b      	str	r3, [r7, #4]
 8003bde:	e014      	b.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	3301      	adds	r3, #1
 8003be4:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3318      	adds	r3, #24
 8003bea:	607b      	str	r3, [r7, #4]
 8003bec:	e00d      	b.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8003bee:	4b5f      	ldr	r3, [pc, #380]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003bf0:	7b5b      	ldrb	r3, [r3, #13]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d109      	bne.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8003d6c <ST7735_SetDisplayWindow+0x204>)
 8003bf8:	7b1b      	ldrb	r3, [r3, #12]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d105      	bne.n	8003c0a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	3301      	adds	r3, #1
 8003c02:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3302      	adds	r3, #2
 8003c08:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f103 0020 	add.w	r0, r3, #32
 8003c10:	f107 0213 	add.w	r2, r7, #19
 8003c14:	2300      	movs	r3, #0
 8003c16:	212a      	movs	r1, #42	@ 0x2a
 8003c18:	f000 f924 	bl	8003e64 <st7735_write_reg>
 8003c1c:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	0a1b      	lsrs	r3, r3, #8
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3320      	adds	r3, #32
 8003c2a:	f107 0113 	add.w	r1, r7, #19
 8003c2e:	2201      	movs	r2, #1
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 f92c 	bl	8003e8e <st7735_send_data>
 8003c36:	4602      	mov	r2, r0
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3320      	adds	r3, #32
 8003c48:	f107 0113 	add.w	r1, r7, #19
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f000 f91d 	bl	8003e8e <st7735_send_data>
 8003c54:	4602      	mov	r2, r0
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	4413      	add	r3, r2
 8003c5a:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	4413      	add	r3, r2
 8003c62:	3b01      	subs	r3, #1
 8003c64:	0a1b      	lsrs	r3, r3, #8
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	3320      	adds	r3, #32
 8003c6e:	f107 0113 	add.w	r1, r7, #19
 8003c72:	2201      	movs	r2, #1
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 f90a 	bl	8003e8e <st7735_send_data>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	4413      	add	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3320      	adds	r3, #32
 8003c98:	f107 0113 	add.w	r1, r7, #19
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 f8f5 	bl	8003e8e <st7735_send_data>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	4413      	add	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f103 0020 	add.w	r0, r3, #32
 8003cb2:	f107 0213 	add.w	r2, r7, #19
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	212b      	movs	r1, #43	@ 0x2b
 8003cba:	f000 f8d3 	bl	8003e64 <st7735_write_reg>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	0a1b      	lsrs	r3, r3, #8
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	3320      	adds	r3, #32
 8003cd2:	f107 0113 	add.w	r1, r7, #19
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 f8d8 	bl	8003e8e <st7735_send_data>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3320      	adds	r3, #32
 8003cf0:	f107 0113 	add.w	r1, r7, #19
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f8c9 	bl	8003e8e <st7735_send_data>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	4413      	add	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	4413      	add	r3, r2
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	0a1b      	lsrs	r3, r3, #8
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3320      	adds	r3, #32
 8003d16:	f107 0113 	add.w	r1, r7, #19
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 f8b6 	bl	8003e8e <st7735_send_data>
 8003d22:	4602      	mov	r2, r0
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	4413      	add	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4413      	add	r3, r2
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	3320      	adds	r3, #32
 8003d40:	f107 0113 	add.w	r1, r7, #19
 8003d44:	2201      	movs	r2, #1
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 f8a1 	bl	8003e8e <st7735_send_data>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	4413      	add	r3, r2
 8003d52:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8003d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d5e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003d60:	697b      	ldr	r3, [r7, #20]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	2400c4f8 	.word	0x2400c4f8

08003d70 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	7afa      	ldrb	r2, [r7, #11]
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4610      	mov	r0, r2
 8003d8c:	4798      	blx	r3
 8003d8e:	4603      	mov	r3, r0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	603b      	str	r3, [r7, #0]
 8003da4:	460b      	mov	r3, r1
 8003da6:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	7af8      	ldrb	r0, [r7, #11]
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	6879      	ldr	r1, [r7, #4]
 8003db6:	4798      	blx	r3
 8003db8:	4603      	mov	r3, r0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b086      	sub	sp, #24
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	68b8      	ldr	r0, [r7, #8]
 8003dda:	4798      	blx	r3
 8003ddc:	4603      	mov	r3, r0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b086      	sub	sp, #24
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	60f8      	str	r0, [r7, #12]
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	68b8      	ldr	r0, [r7, #8]
 8003dfe:	4798      	blx	r3
 8003e00:	4603      	mov	r3, r0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b084      	sub	sp, #16
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
 8003e12:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	4798      	blx	r3
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8003e1e:	bf00      	nop
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	4798      	blx	r3
 8003e26:	4603      	mov	r3, r0
 8003e28:	461a      	mov	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d8f5      	bhi.n	8003e20 <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b084      	sub	sp, #16
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	460b      	mov	r3, r1
 8003e48:	607a      	str	r2, [r7, #4]
 8003e4a:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	6910      	ldr	r0, [r2, #16]
 8003e54:	7af9      	ldrb	r1, [r7, #11]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	4798      	blx	r3
 8003e5a:	4603      	mov	r3, r0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8003e64:	b590      	push	{r4, r7, lr}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	607a      	str	r2, [r7, #4]
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	460b      	mov	r3, r1
 8003e72:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681c      	ldr	r4, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6918      	ldr	r0, [r3, #16]
 8003e7c:	7af9      	ldrb	r1, [r7, #11]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	47a0      	blx	r4
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd90      	pop	{r4, r7, pc}

08003e8e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b084      	sub	sp, #16
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	6910      	ldr	r0, [r2, #16]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	4798      	blx	r3
 8003ea8:	4603      	mov	r3, r0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b084      	sub	sp, #16
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	60f8      	str	r0, [r7, #12]
 8003eba:	60b9      	str	r1, [r7, #8]
 8003ebc:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	6910      	ldr	r0, [r2, #16]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	68b9      	ldr	r1, [r7, #8]
 8003eca:	4798      	blx	r3
 8003ecc:	4603      	mov	r3, r0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <board_button_init>:
---------------------------------------*/

#include "board.h"

void board_button_init(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ede:	1d3b      	adds	r3, r7, #4
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eec:	4b0f      	ldr	r3, [pc, #60]	@ (8003f2c <board_button_init+0x54>)
 8003eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ef2:	4a0e      	ldr	r2, [pc, #56]	@ (8003f2c <board_button_init+0x54>)
 8003ef4:	f043 0304 	orr.w	r3, r3, #4
 8003ef8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003efc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <board_button_init+0x54>)
 8003efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8003f0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f14:	2302      	movs	r3, #2
 8003f16:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8003f18:	1d3b      	adds	r3, r7, #4
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4804      	ldr	r0, [pc, #16]	@ (8003f30 <board_button_init+0x58>)
 8003f1e:	f004 ff57 	bl	8008dd0 <HAL_GPIO_Init>
}
 8003f22:	bf00      	nop
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	58024400 	.word	0x58024400
 8003f30:	58020800 	.word	0x58020800

08003f34 <board_led_init>:
{
  return HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin)==GPIO_PIN_SET?1:0;
}

void board_led_init(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	609a      	str	r2, [r3, #8]
 8003f44:	60da      	str	r2, [r3, #12]
 8003f46:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f48:	4b12      	ldr	r3, [pc, #72]	@ (8003f94 <board_led_init+0x60>)
 8003f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f4e:	4a11      	ldr	r2, [pc, #68]	@ (8003f94 <board_led_init+0x60>)
 8003f50:	f043 0310 	orr.w	r3, r3, #16
 8003f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f58:	4b0e      	ldr	r3, [pc, #56]	@ (8003f94 <board_led_init+0x60>)
 8003f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f5e:	f003 0310 	and.w	r3, r3, #16
 8003f62:	603b      	str	r3, [r7, #0]
 8003f64:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003f66:	2200      	movs	r2, #0
 8003f68:	2108      	movs	r1, #8
 8003f6a:	480b      	ldr	r0, [pc, #44]	@ (8003f98 <board_led_init+0x64>)
 8003f6c:	f005 f8f0 	bl	8009150 <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003f70:	2308      	movs	r3, #8
 8003f72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f74:	2301      	movs	r3, #1
 8003f76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003f80:	1d3b      	adds	r3, r7, #4
 8003f82:	4619      	mov	r1, r3
 8003f84:	4804      	ldr	r0, [pc, #16]	@ (8003f98 <board_led_init+0x64>)
 8003f86:	f004 ff23 	bl	8008dd0 <HAL_GPIO_Init>
}
 8003f8a:	bf00      	nop
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	58024400 	.word	0x58024400
 8003f98:	58021000 	.word	0x58021000

08003f9c <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8003fa0:	4b16      	ldr	r3, [pc, #88]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fa2:	4a17      	ldr	r2, [pc, #92]	@ (8004000 <MX_DCMI_Init+0x64>)
 8003fa4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8003fa6:	4b15      	ldr	r3, [pc, #84]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8003fac:	4b13      	ldr	r3, [pc, #76]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fae:	2220      	movs	r2, #32
 8003fb0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8003fb8:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8003fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8003fca:	4b0c      	ldr	r3, [pc, #48]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8003fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8003fe2:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8003fe8:	4804      	ldr	r0, [pc, #16]	@ (8003ffc <MX_DCMI_Init+0x60>)
 8003fea:	f001 fc9b 	bl	8005924 <HAL_DCMI_Init>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8003ff4:	f000 fece 	bl	8004d94 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8003ff8:	bf00      	nop
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	2400ca08 	.word	0x2400ca08
 8004000:	48020000 	.word	0x48020000

08004004 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b08e      	sub	sp, #56	@ 0x38
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	605a      	str	r2, [r3, #4]
 8004016:	609a      	str	r2, [r3, #8]
 8004018:	60da      	str	r2, [r3, #12]
 800401a:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a75      	ldr	r2, [pc, #468]	@ (80041f8 <HAL_DCMI_MspInit+0x1f4>)
 8004022:	4293      	cmp	r3, r2
 8004024:	f040 80e3 	bne.w	80041ee <HAL_DCMI_MspInit+0x1ea>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8004028:	4b74      	ldr	r3, [pc, #464]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 800402a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800402e:	4a73      	ldr	r2, [pc, #460]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004038:	4b70      	ldr	r3, [pc, #448]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 800403a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	623b      	str	r3, [r7, #32]
 8004044:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004046:	4b6d      	ldr	r3, [pc, #436]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800404c:	4a6b      	ldr	r2, [pc, #428]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 800404e:	f043 0310 	orr.w	r3, r3, #16
 8004052:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004056:	4b69      	ldr	r3, [pc, #420]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800405c:	f003 0310 	and.w	r3, r3, #16
 8004060:	61fb      	str	r3, [r7, #28]
 8004062:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004064:	4b65      	ldr	r3, [pc, #404]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800406a:	4a64      	ldr	r2, [pc, #400]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004074:	4b61      	ldr	r3, [pc, #388]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	61bb      	str	r3, [r7, #24]
 8004080:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004082:	4b5e      	ldr	r3, [pc, #376]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004088:	4a5c      	ldr	r2, [pc, #368]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 800408a:	f043 0304 	orr.w	r3, r3, #4
 800408e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004092:	4b5a      	ldr	r3, [pc, #360]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 8004094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040a0:	4b56      	ldr	r3, [pc, #344]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a6:	4a55      	ldr	r2, [pc, #340]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040a8:	f043 0308 	orr.w	r3, r3, #8
 80040ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040b0:	4b52      	ldr	r3, [pc, #328]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040b6:	f003 0308 	and.w	r3, r3, #8
 80040ba:	613b      	str	r3, [r7, #16]
 80040bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040be:	4b4f      	ldr	r3, [pc, #316]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040c4:	4a4d      	ldr	r2, [pc, #308]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040c6:	f043 0302 	orr.w	r3, r3, #2
 80040ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040ce:	4b4b      	ldr	r3, [pc, #300]	@ (80041fc <HAL_DCMI_MspInit+0x1f8>)
 80040d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	60fb      	str	r3, [r7, #12]
 80040da:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 80040dc:	2373      	movs	r3, #115	@ 0x73
 80040de:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e0:	2302      	movs	r3, #2
 80040e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040e8:	2300      	movs	r3, #0
 80040ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80040ec:	230d      	movs	r3, #13
 80040ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040f4:	4619      	mov	r1, r3
 80040f6:	4842      	ldr	r0, [pc, #264]	@ (8004200 <HAL_DCMI_MspInit+0x1fc>)
 80040f8:	f004 fe6a 	bl	8008dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80040fc:	2350      	movs	r3, #80	@ 0x50
 80040fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004100:	2302      	movs	r3, #2
 8004102:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004104:	2300      	movs	r3, #0
 8004106:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004108:	2300      	movs	r3, #0
 800410a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800410c:	230d      	movs	r3, #13
 800410e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004114:	4619      	mov	r1, r3
 8004116:	483b      	ldr	r0, [pc, #236]	@ (8004204 <HAL_DCMI_MspInit+0x200>)
 8004118:	f004 fe5a 	bl	8008dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800411c:	23c0      	movs	r3, #192	@ 0xc0
 800411e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004120:	2302      	movs	r3, #2
 8004122:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004124:	2300      	movs	r3, #0
 8004126:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004128:	2300      	movs	r3, #0
 800412a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800412c:	230d      	movs	r3, #13
 800412e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004134:	4619      	mov	r1, r3
 8004136:	4834      	ldr	r0, [pc, #208]	@ (8004208 <HAL_DCMI_MspInit+0x204>)
 8004138:	f004 fe4a 	bl	8008dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800413c:	2308      	movs	r3, #8
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004140:	2302      	movs	r3, #2
 8004142:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	2300      	movs	r3, #0
 8004146:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004148:	2300      	movs	r3, #0
 800414a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800414c:	230d      	movs	r3, #13
 800414e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004154:	4619      	mov	r1, r3
 8004156:	482d      	ldr	r0, [pc, #180]	@ (800420c <HAL_DCMI_MspInit+0x208>)
 8004158:	f004 fe3a 	bl	8008dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800415c:	2380      	movs	r3, #128	@ 0x80
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004160:	2302      	movs	r3, #2
 8004162:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004164:	2300      	movs	r3, #0
 8004166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004168:	2300      	movs	r3, #0
 800416a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800416c:	230d      	movs	r3, #13
 800416e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004174:	4619      	mov	r1, r3
 8004176:	4826      	ldr	r0, [pc, #152]	@ (8004210 <HAL_DCMI_MspInit+0x20c>)
 8004178:	f004 fe2a 	bl	8008dd0 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA1_Stream0;
 800417c:	4b25      	ldr	r3, [pc, #148]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 800417e:	4a26      	ldr	r2, [pc, #152]	@ (8004218 <HAL_DCMI_MspInit+0x214>)
 8004180:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI_PSSI;
 8004182:	4b24      	ldr	r3, [pc, #144]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 8004184:	224b      	movs	r2, #75	@ 0x4b
 8004186:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004188:	4b22      	ldr	r3, [pc, #136]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 800418a:	2200      	movs	r2, #0
 800418c:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800418e:	4b21      	ldr	r3, [pc, #132]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 8004190:	2200      	movs	r2, #0
 8004192:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8004194:	4b1f      	ldr	r3, [pc, #124]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 8004196:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800419a:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800419c:	4b1d      	ldr	r3, [pc, #116]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 800419e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80041a2:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80041a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80041aa:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 80041ac:	4b19      	ldr	r3, [pc, #100]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041b2:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_MEDIUM;
 80041b4:	4b17      	ldr	r3, [pc, #92]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80041ba:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041bc:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041be:	2200      	movs	r2, #0
 80041c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 80041c2:	4814      	ldr	r0, [pc, #80]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041c4:	f001 fe3a 	bl	8005e3c <HAL_DMA_Init>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_DCMI_MspInit+0x1ce>
    {
      Error_Handler();
 80041ce:	f000 fde1 	bl	8004d94 <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a0f      	ldr	r2, [pc, #60]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041d6:	649a      	str	r2, [r3, #72]	@ 0x48
 80041d8:	4a0e      	ldr	r2, [pc, #56]	@ (8004214 <HAL_DCMI_MspInit+0x210>)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 0, 0);
 80041de:	2200      	movs	r2, #0
 80041e0:	2100      	movs	r1, #0
 80041e2:	204e      	movs	r0, #78	@ 0x4e
 80041e4:	f001 faed 	bl	80057c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 80041e8:	204e      	movs	r0, #78	@ 0x4e
 80041ea:	f001 fb04 	bl	80057f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80041ee:	bf00      	nop
 80041f0:	3738      	adds	r7, #56	@ 0x38
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	48020000 	.word	0x48020000
 80041fc:	58024400 	.word	0x58024400
 8004200:	58021000 	.word	0x58021000
 8004204:	58020000 	.word	0x58020000
 8004208:	58020800 	.word	0x58020800
 800420c:	58020c00 	.word	0x58020c00
 8004210:	58020400 	.word	0x58020400
 8004214:	2400ca58 	.word	0x2400ca58
 8004218:	40020010 	.word	0x40020010

0800421c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004222:	4b0d      	ldr	r3, [pc, #52]	@ (8004258 <MX_DMA_Init+0x3c>)
 8004224:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004228:	4a0b      	ldr	r2, [pc, #44]	@ (8004258 <MX_DMA_Init+0x3c>)
 800422a:	f043 0301 	orr.w	r3, r3, #1
 800422e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004232:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <MX_DMA_Init+0x3c>)
 8004234:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	607b      	str	r3, [r7, #4]
 800423e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004240:	2200      	movs	r2, #0
 8004242:	2100      	movs	r1, #0
 8004244:	200b      	movs	r0, #11
 8004246:	f001 fabc 	bl	80057c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800424a:	200b      	movs	r0, #11
 800424c:	f001 fad3 	bl	80057f6 <HAL_NVIC_EnableIRQ>

}
 8004250:	bf00      	nop
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	58024400 	.word	0x58024400

0800425c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08c      	sub	sp, #48	@ 0x30
 8004260:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004262:	f107 031c 	add.w	r3, r7, #28
 8004266:	2200      	movs	r2, #0
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	605a      	str	r2, [r3, #4]
 800426c:	609a      	str	r2, [r3, #8]
 800426e:	60da      	str	r2, [r3, #12]
 8004270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004272:	4b4c      	ldr	r3, [pc, #304]	@ (80043a4 <MX_GPIO_Init+0x148>)
 8004274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004278:	4a4a      	ldr	r2, [pc, #296]	@ (80043a4 <MX_GPIO_Init+0x148>)
 800427a:	f043 0310 	orr.w	r3, r3, #16
 800427e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004282:	4b48      	ldr	r3, [pc, #288]	@ (80043a4 <MX_GPIO_Init+0x148>)
 8004284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004288:	f003 0310 	and.w	r3, r3, #16
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004290:	4b44      	ldr	r3, [pc, #272]	@ (80043a4 <MX_GPIO_Init+0x148>)
 8004292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004296:	4a43      	ldr	r2, [pc, #268]	@ (80043a4 <MX_GPIO_Init+0x148>)
 8004298:	f043 0304 	orr.w	r3, r3, #4
 800429c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042a0:	4b40      	ldr	r3, [pc, #256]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042ae:	4b3d      	ldr	r3, [pc, #244]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042b4:	4a3b      	ldr	r2, [pc, #236]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042be:	4b39      	ldr	r3, [pc, #228]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c8:	613b      	str	r3, [r7, #16]
 80042ca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042cc:	4b35      	ldr	r3, [pc, #212]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042d2:	4a34      	ldr	r2, [pc, #208]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042d4:	f043 0301 	orr.w	r3, r3, #1
 80042d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042dc:	4b31      	ldr	r3, [pc, #196]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ea:	4b2e      	ldr	r3, [pc, #184]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042f0:	4a2c      	ldr	r2, [pc, #176]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042f2:	f043 0302 	orr.w	r3, r3, #2
 80042f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042fa:	4b2a      	ldr	r3, [pc, #168]	@ (80043a4 <MX_GPIO_Init+0x148>)
 80042fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004308:	4b26      	ldr	r3, [pc, #152]	@ (80043a4 <MX_GPIO_Init+0x148>)
 800430a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800430e:	4a25      	ldr	r2, [pc, #148]	@ (80043a4 <MX_GPIO_Init+0x148>)
 8004310:	f043 0308 	orr.w	r3, r3, #8
 8004314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004318:	4b22      	ldr	r3, [pc, #136]	@ (80043a4 <MX_GPIO_Init+0x148>)
 800431a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	607b      	str	r3, [r7, #4]
 8004324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_RESET);
 8004326:	2200      	movs	r2, #0
 8004328:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800432c:	481e      	ldr	r0, [pc, #120]	@ (80043a8 <MX_GPIO_Init+0x14c>)
 800432e:	f004 ff0f 	bl	8009150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BIKE_KILL_SWITCH_GPIO_Port, BIKE_KILL_SWITCH_Pin, GPIO_PIN_RESET);
 8004332:	2200      	movs	r2, #0
 8004334:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004338:	481c      	ldr	r0, [pc, #112]	@ (80043ac <MX_GPIO_Init+0x150>)
 800433a:	f004 ff09 	bl	8009150 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800433e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8004342:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004344:	2301      	movs	r3, #1
 8004346:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004348:	2300      	movs	r3, #0
 800434a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800434c:	2301      	movs	r3, #1
 800434e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004350:	f107 031c 	add.w	r3, r7, #28
 8004354:	4619      	mov	r1, r3
 8004356:	4814      	ldr	r0, [pc, #80]	@ (80043a8 <MX_GPIO_Init+0x14c>)
 8004358:	f004 fd3a 	bl	8008dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BIKE_KILL_SWITCH_Pin;
 800435c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004362:	2301      	movs	r3, #1
 8004364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004366:	2300      	movs	r3, #0
 8004368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800436a:	2300      	movs	r3, #0
 800436c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BIKE_KILL_SWITCH_GPIO_Port, &GPIO_InitStruct);
 800436e:	f107 031c 	add.w	r3, r7, #28
 8004372:	4619      	mov	r1, r3
 8004374:	480d      	ldr	r0, [pc, #52]	@ (80043ac <MX_GPIO_Init+0x150>)
 8004376:	f004 fd2b 	bl	8008dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800437a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800437e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004380:	2302      	movs	r3, #2
 8004382:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004384:	2300      	movs	r3, #0
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004388:	2303      	movs	r3, #3
 800438a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800438c:	2300      	movs	r3, #0
 800438e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004390:	f107 031c 	add.w	r3, r7, #28
 8004394:	4619      	mov	r1, r3
 8004396:	4806      	ldr	r0, [pc, #24]	@ (80043b0 <MX_GPIO_Init+0x154>)
 8004398:	f004 fd1a 	bl	8008dd0 <HAL_GPIO_Init>

}
 800439c:	bf00      	nop
 800439e:	3730      	adds	r7, #48	@ 0x30
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	58024400 	.word	0x58024400
 80043a8:	58021000 	.word	0x58021000
 80043ac:	58020400 	.word	0x58020400
 80043b0:	58020000 	.word	0x58020000

080043b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80043b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043ba:	4a1c      	ldr	r2, [pc, #112]	@ (800442c <MX_I2C1_Init+0x78>)
 80043bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60404E72;
 80043be:	4b1a      	ldr	r3, [pc, #104]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004430 <MX_I2C1_Init+0x7c>)
 80043c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80043c4:	4b18      	ldr	r3, [pc, #96]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043ca:	4b17      	ldr	r3, [pc, #92]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043cc:	2201      	movs	r2, #1
 80043ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80043d0:	4b15      	ldr	r3, [pc, #84]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80043d6:	4b14      	ldr	r3, [pc, #80]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043d8:	2200      	movs	r2, #0
 80043da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80043dc:	4b12      	ldr	r3, [pc, #72]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043de:	2200      	movs	r2, #0
 80043e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80043e2:	4b11      	ldr	r3, [pc, #68]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80043e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80043ee:	480e      	ldr	r0, [pc, #56]	@ (8004428 <MX_I2C1_Init+0x74>)
 80043f0:	f004 fec8 	bl	8009184 <HAL_I2C_Init>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80043fa:	f000 fccb 	bl	8004d94 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80043fe:	2100      	movs	r1, #0
 8004400:	4809      	ldr	r0, [pc, #36]	@ (8004428 <MX_I2C1_Init+0x74>)
 8004402:	f005 fea1 	bl	800a148 <HAL_I2CEx_ConfigAnalogFilter>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800440c:	f000 fcc2 	bl	8004d94 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004410:	2100      	movs	r1, #0
 8004412:	4805      	ldr	r0, [pc, #20]	@ (8004428 <MX_I2C1_Init+0x74>)
 8004414:	f005 fee3 	bl	800a1de <HAL_I2CEx_ConfigDigitalFilter>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800441e:	f000 fcb9 	bl	8004d94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004422:	bf00      	nop
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	2400cad0 	.word	0x2400cad0
 800442c:	40005400 	.word	0x40005400
 8004430:	60404e72 	.word	0x60404e72

08004434 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b0b8      	sub	sp, #224	@ 0xe0
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800443c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800444c:	f107 0310 	add.w	r3, r7, #16
 8004450:	22b8      	movs	r2, #184	@ 0xb8
 8004452:	2100      	movs	r1, #0
 8004454:	4618      	mov	r0, r3
 8004456:	f011 fbfd 	bl	8015c54 <memset>
  if(i2cHandle->Instance==I2C1)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a27      	ldr	r2, [pc, #156]	@ (80044fc <HAL_I2C_MspInit+0xc8>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d146      	bne.n	80044f2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004464:	f04f 0208 	mov.w	r2, #8
 8004468:	f04f 0300 	mov.w	r3, #0
 800446c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8004470:	2300      	movs	r3, #0
 8004472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004476:	f107 0310 	add.w	r3, r7, #16
 800447a:	4618      	mov	r0, r3
 800447c:	f006 feba 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004486:	f000 fc85 	bl	8004d94 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800448a:	4b1d      	ldr	r3, [pc, #116]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 800448c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004490:	4a1b      	ldr	r2, [pc, #108]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 8004492:	f043 0302 	orr.w	r3, r3, #2
 8004496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800449a:	4b19      	ldr	r3, [pc, #100]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 800449c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80044a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80044ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044b0:	2312      	movs	r3, #18
 80044b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044bc:	2300      	movs	r3, #0
 80044be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044c2:	2304      	movs	r3, #4
 80044c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80044cc:	4619      	mov	r1, r3
 80044ce:	480d      	ldr	r0, [pc, #52]	@ (8004504 <HAL_I2C_MspInit+0xd0>)
 80044d0:	f004 fc7e 	bl	8008dd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80044d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 80044d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044da:	4a09      	ldr	r2, [pc, #36]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 80044dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044e4:	4b06      	ldr	r3, [pc, #24]	@ (8004500 <HAL_I2C_MspInit+0xcc>)
 80044e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044ee:	60bb      	str	r3, [r7, #8]
 80044f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80044f2:	bf00      	nop
 80044f4:	37e0      	adds	r7, #224	@ 0xe0
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40005400 	.word	0x40005400
 8004500:	58024400 	.word	0x58024400
 8004504:	58020400 	.word	0x58020400

08004508 <MPU_Config>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// THIS IS THE ONE AND ONLY, CORRECT MPU CONFIG
static void MPU_Config(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800450e:	463b      	mov	r3, r7
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	605a      	str	r2, [r3, #4]
 8004516:	609a      	str	r2, [r3, #8]
 8004518:	60da      	str	r2, [r3, #12]
  HAL_MPU_Disable();
 800451a:	f001 f987 	bl	800582c <HAL_MPU_Disable>

  // Configure AXI SRAM as cacheable
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800451e:	2301      	movs	r3, #1
 8004520:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress      = 0x24000000;
 8004522:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8004526:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 8004528:	2312      	movs	r3, #18
 800452a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800452c:	2303      	movs	r3, #3
 800452e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8004530:	2301      	movs	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 8004534:	2301      	movs	r3, #1
 8004536:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8004538:	2300      	movs	r3, #0
 800453a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 800453c:	2300      	movs	r3, #0
 800453e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8004540:	2301      	movs	r3, #1
 8004542:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8004544:	2300      	movs	r3, #0
 8004546:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004548:	2301      	movs	r3, #1
 800454a:	733b      	strb	r3, [r7, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800454c:	463b      	mov	r3, r7
 800454e:	4618      	mov	r0, r3
 8004550:	f001 f9a4 	bl	800589c <HAL_MPU_ConfigRegion>

  // Configure D2 RAM (where 'pic' buffer is) as NON-CACHEABLE
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8004554:	2301      	movs	r3, #1
 8004556:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8004558:	2301      	movs	r3, #1
 800455a:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x30000000;
 800455c:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8004560:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256KB;
 8004562:	2311      	movs	r3, #17
 8004564:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8004566:	2303      	movs	r3, #3
 8004568:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 800456a:	2301      	movs	r3, #1
 800456c:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE; // The magic line
 800456e:	2300      	movs	r3, #0
 8004570:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8004572:	2300      	movs	r3, #0
 8004574:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8004576:	2300      	movs	r3, #0
 8004578:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 800457a:	2300      	movs	r3, #0
 800457c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 800457e:	2301      	movs	r3, #1
 8004580:	733b      	strb	r3, [r7, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004582:	463b      	mov	r3, r7
 8004584:	4618      	mov	r0, r3
 8004586:	f001 f989 	bl	800589c <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800458a:	2004      	movs	r0, #4
 800458c:	f001 f966 	bl	800585c <HAL_MPU_Enable>
}
 8004590:	bf00      	nop
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <Preprocess_Image>:

// This is our new function to prepare the camera image for the AI model
// This is our final, corrected function to prepare the camera image for the AI model
// FINAL VERSION: Pre-processes a center-cropped, RGB image for your model
void Preprocess_Image(uint16_t* input_buf_rgb565, int8_t* output_buf_rgb888)
{
 8004598:	b480      	push	{r7}
 800459a:	b08b      	sub	sp, #44	@ 0x2c
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
    // Camera frame dimensions
    uint16_t const input_w = 160;
 80045a2:	23a0      	movs	r3, #160	@ 0xa0
 80045a4:	83fb      	strh	r3, [r7, #30]
    uint16_t const input_h = 120;
 80045a6:	2378      	movs	r3, #120	@ 0x78
 80045a8:	83bb      	strh	r3, [r7, #28]

    // Model input dimensions
    uint16_t const model_w = 96;
 80045aa:	2360      	movs	r3, #96	@ 0x60
 80045ac:	837b      	strh	r3, [r7, #26]
    uint16_t const model_h = 96;
 80045ae:	2360      	movs	r3, #96	@ 0x60
 80045b0:	833b      	strh	r3, [r7, #24]

    // --- Calculate the offsets for a center crop ---
    uint16_t const x_offset = (input_w - model_w) / 2; // (160 - 96) / 2 = 32
 80045b2:	8bfa      	ldrh	r2, [r7, #30]
 80045b4:	8b7b      	ldrh	r3, [r7, #26]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	da00      	bge.n	80045be <Preprocess_Image+0x26>
 80045bc:	3301      	adds	r3, #1
 80045be:	105b      	asrs	r3, r3, #1
 80045c0:	82fb      	strh	r3, [r7, #22]
    uint16_t const y_offset = (input_h - model_h) / 2; // (120 - 96) / 2 = 12
 80045c2:	8bba      	ldrh	r2, [r7, #28]
 80045c4:	8b3b      	ldrh	r3, [r7, #24]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	da00      	bge.n	80045ce <Preprocess_Image+0x36>
 80045cc:	3301      	adds	r3, #1
 80045ce:	105b      	asrs	r3, r3, #1
 80045d0:	82bb      	strh	r3, [r7, #20]

    uint32_t out_idx = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24

    // Loop through the dimensions of the model's input
    for (uint16_t y = 0; y < model_h; y++)
 80045d6:	2300      	movs	r3, #0
 80045d8:	847b      	strh	r3, [r7, #34]	@ 0x22
 80045da:	e067      	b.n	80046ac <Preprocess_Image+0x114>
    {
        for (uint16_t x = 0; x < model_w; x++)
 80045dc:	2300      	movs	r3, #0
 80045de:	843b      	strh	r3, [r7, #32]
 80045e0:	e05d      	b.n	800469e <Preprocess_Image+0x106>
        {
            // Get the pixel from the *center* of the camera buffer
            uint16_t pixel = input_buf_rgb565[(y + y_offset) * input_w + (x + x_offset)];
 80045e2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80045e4:	8abb      	ldrh	r3, [r7, #20]
 80045e6:	4413      	add	r3, r2
 80045e8:	8bfa      	ldrh	r2, [r7, #30]
 80045ea:	fb03 f202 	mul.w	r2, r3, r2
 80045ee:	8c39      	ldrh	r1, [r7, #32]
 80045f0:	8afb      	ldrh	r3, [r7, #22]
 80045f2:	440b      	add	r3, r1
 80045f4:	4413      	add	r3, r2
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4413      	add	r3, r2
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	827b      	strh	r3, [r7, #18]

            // Convert from 16-bit RGB565 to 8-bit R, G, B
            uint8_t r = (((pixel >> 11) & 0x1F) * 255) / 31;
 8004600:	8a7b      	ldrh	r3, [r7, #18]
 8004602:	0adb      	lsrs	r3, r3, #11
 8004604:	b29b      	uxth	r3, r3
 8004606:	f003 021f 	and.w	r2, r3, #31
 800460a:	4613      	mov	r3, r2
 800460c:	021b      	lsls	r3, r3, #8
 800460e:	1a9b      	subs	r3, r3, r2
 8004610:	4a2c      	ldr	r2, [pc, #176]	@ (80046c4 <Preprocess_Image+0x12c>)
 8004612:	fb82 1203 	smull	r1, r2, r2, r3
 8004616:	441a      	add	r2, r3
 8004618:	1112      	asrs	r2, r2, #4
 800461a:	17db      	asrs	r3, r3, #31
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	747b      	strb	r3, [r7, #17]
            uint8_t g = (((pixel >> 5)  & 0x3F) * 255) / 63;
 8004620:	8a7b      	ldrh	r3, [r7, #18]
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	b29b      	uxth	r3, r3
 8004626:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800462a:	4613      	mov	r3, r2
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	1a9b      	subs	r3, r3, r2
 8004630:	4a25      	ldr	r2, [pc, #148]	@ (80046c8 <Preprocess_Image+0x130>)
 8004632:	fb82 1203 	smull	r1, r2, r2, r3
 8004636:	441a      	add	r2, r3
 8004638:	1152      	asrs	r2, r2, #5
 800463a:	17db      	asrs	r3, r3, #31
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	743b      	strb	r3, [r7, #16]
            uint8_t b = ((pixel & 0x1F) * 255) / 31;
 8004640:	8a7b      	ldrh	r3, [r7, #18]
 8004642:	f003 021f 	and.w	r2, r3, #31
 8004646:	4613      	mov	r3, r2
 8004648:	021b      	lsls	r3, r3, #8
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	4a1d      	ldr	r2, [pc, #116]	@ (80046c4 <Preprocess_Image+0x12c>)
 800464e:	fb82 1203 	smull	r1, r2, r2, r3
 8004652:	441a      	add	r2, r3
 8004654:	1112      	asrs	r2, r2, #4
 8004656:	17db      	asrs	r3, r3, #31
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	73fb      	strb	r3, [r7, #15]

            // Store the 3 color channels in the AI model's input buffer
            // and shift the range from 0-255 to the int8 range of -128 to +127
            output_buf_rgb888[out_idx++] = (int8_t)(r - 128);
 800465c:	7c7b      	ldrb	r3, [r7, #17]
 800465e:	3b80      	subs	r3, #128	@ 0x80
 8004660:	b2d9      	uxtb	r1, r3
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	627a      	str	r2, [r7, #36]	@ 0x24
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	4413      	add	r3, r2
 800466c:	b24a      	sxtb	r2, r1
 800466e:	701a      	strb	r2, [r3, #0]
            output_buf_rgb888[out_idx++] = (int8_t)(g - 128);
 8004670:	7c3b      	ldrb	r3, [r7, #16]
 8004672:	3b80      	subs	r3, #128	@ 0x80
 8004674:	b2d9      	uxtb	r1, r3
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	627a      	str	r2, [r7, #36]	@ 0x24
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	4413      	add	r3, r2
 8004680:	b24a      	sxtb	r2, r1
 8004682:	701a      	strb	r2, [r3, #0]
            output_buf_rgb888[out_idx++] = (int8_t)(b - 128);
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	3b80      	subs	r3, #128	@ 0x80
 8004688:	b2d9      	uxtb	r1, r3
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	4413      	add	r3, r2
 8004694:	b24a      	sxtb	r2, r1
 8004696:	701a      	strb	r2, [r3, #0]
        for (uint16_t x = 0; x < model_w; x++)
 8004698:	8c3b      	ldrh	r3, [r7, #32]
 800469a:	3301      	adds	r3, #1
 800469c:	843b      	strh	r3, [r7, #32]
 800469e:	8c3a      	ldrh	r2, [r7, #32]
 80046a0:	8b7b      	ldrh	r3, [r7, #26]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d39d      	bcc.n	80045e2 <Preprocess_Image+0x4a>
    for (uint16_t y = 0; y < model_h; y++)
 80046a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80046a8:	3301      	adds	r3, #1
 80046aa:	847b      	strh	r3, [r7, #34]	@ 0x22
 80046ac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80046ae:	8b3b      	ldrh	r3, [r7, #24]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d393      	bcc.n	80045dc <Preprocess_Image+0x44>
        }
    }
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	372c      	adds	r7, #44	@ 0x2c
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	84210843 	.word	0x84210843
 80046c8:	82082083 	.word	0x82082083

080046cc <AI_Init>:


static void AI_Init(void) {
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b090      	sub	sp, #64	@ 0x40
 80046d0:	af00      	add	r7, sp, #0
    ai_error err;

    // Create an instance of the network
    err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 80046d2:	2100      	movs	r1, #0
 80046d4:	4815      	ldr	r0, [pc, #84]	@ (800472c <AI_Init+0x60>)
 80046d6:	f00a fe41 	bl	800f35c <ai_network_create>
 80046da:	4603      	mov	r3, r0
 80046dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (err.type != AI_ERROR_NONE) {
 80046de:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <AI_Init+0x1e>
        // Handle error
        while(1);
 80046e6:	bf00      	nop
 80046e8:	e7fd      	b.n	80046e6 <AI_Init+0x1a>
    }

    // CORRECTED: Use the suggested function name and the dedicated activation buffer
        const ai_network_params params = AI_NETWORK_PARAMS_INIT(
 80046ea:	f00a ff37 	bl	800f55c <ai_network_data_weights_get>
 80046ee:	4602      	mov	r2, r0
 80046f0:	1d3b      	adds	r3, r7, #4
 80046f2:	4611      	mov	r1, r2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f00a fefd 	bl	800f4f4 <ai_network_data_weights_buffer_get>
 80046fa:	f107 0320 	add.w	r3, r7, #32
 80046fe:	490c      	ldr	r1, [pc, #48]	@ (8004730 <AI_Init+0x64>)
 8004700:	4618      	mov	r0, r3
 8004702:	f00a fec1 	bl	800f488 <ai_network_data_activations_buffer_get>
            AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
            AI_NETWORK_DATA_ACTIVATIONS(ai_activation_buffer)
        );

    if (!ai_network_init(network, &params)) {
 8004706:	4b09      	ldr	r3, [pc, #36]	@ (800472c <AI_Init+0x60>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	1d3a      	adds	r2, r7, #4
 800470c:	4611      	mov	r1, r2
 800470e:	4618      	mov	r0, r3
 8004710:	f00a fe6e 	bl	800f3f0 <ai_network_init>
 8004714:	4603      	mov	r3, r0
 8004716:	f083 0301 	eor.w	r3, r3, #1
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <AI_Init+0x58>

        // Handle error
        while(1);
 8004720:	bf00      	nop
 8004722:	e7fd      	b.n	8004720 <AI_Init+0x54>
    }
}
 8004724:	bf00      	nop
 8004726:	3740      	adds	r7, #64	@ 0x40
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	24030ab0 	.word	0x24030ab0
 8004730:	2400cb40 	.word	0x2400cb40

08004734 <AI_Run>:

static void AI_Run(const void *in_data, void *out_data) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
	ai_buffer* ai_input = ai_network_inputs_get(network, NULL);
 800473e:	4b0f      	ldr	r3, [pc, #60]	@ (800477c <AI_Run+0x48>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2100      	movs	r1, #0
 8004744:	4618      	mov	r0, r3
 8004746:	f00a fe1f 	bl	800f388 <ai_network_inputs_get>
 800474a:	60f8      	str	r0, [r7, #12]
    ai_buffer* ai_output = ai_network_outputs_get(network, NULL);
 800474c:	4b0b      	ldr	r3, [pc, #44]	@ (800477c <AI_Run+0x48>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f00a fe32 	bl	800f3bc <ai_network_outputs_get>
 8004758:	60b8      	str	r0, [r7, #8]
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	605a      	str	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	605a      	str	r2, [r3, #4]
    ai_network_run(network, ai_input, ai_output);
 8004766:	4b05      	ldr	r3, [pc, #20]	@ (800477c <AI_Run+0x48>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	68f9      	ldr	r1, [r7, #12]
 800476e:	4618      	mov	r0, r3
 8004770:	f00a fe7a 	bl	800f468 <ai_network_run>
}
 8004774:	bf00      	nop
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	24030ab0 	.word	0x24030ab0

08004780 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004780:	b5b0      	push	{r4, r5, r7, lr}
 8004782:	b0b8      	sub	sp, #224	@ 0xe0
 8004784:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  MPU_Config();
 8004786:	f7ff febf 	bl	8004508 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800478a:	4ba3      	ldr	r3, [pc, #652]	@ (8004a18 <main+0x298>)
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d11b      	bne.n	80047ce <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004796:	f3bf 8f4f 	dsb	sy
}
 800479a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800479c:	f3bf 8f6f 	isb	sy
}
 80047a0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80047a2:	4b9d      	ldr	r3, [pc, #628]	@ (8004a18 <main+0x298>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80047aa:	f3bf 8f4f 	dsb	sy
}
 80047ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80047b0:	f3bf 8f6f 	isb	sy
}
 80047b4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80047b6:	4b98      	ldr	r3, [pc, #608]	@ (8004a18 <main+0x298>)
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	4a97      	ldr	r2, [pc, #604]	@ (8004a18 <main+0x298>)
 80047bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80047c2:	f3bf 8f4f 	dsb	sy
}
 80047c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80047c8:	f3bf 8f6f 	isb	sy
}
 80047cc:	e000      	b.n	80047d0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80047ce:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80047d0:	4b91      	ldr	r3, [pc, #580]	@ (8004a18 <main+0x298>)
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d143      	bne.n	8004864 <main+0xe4>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80047dc:	4b8e      	ldr	r3, [pc, #568]	@ (8004a18 <main+0x298>)
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80047e4:	f3bf 8f4f 	dsb	sy
}
 80047e8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80047ea:	4b8b      	ldr	r3, [pc, #556]	@ (8004a18 <main+0x298>)
 80047ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80047f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80047f8:	0b5b      	lsrs	r3, r3, #13
 80047fa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80047fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8004802:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004806:	08db      	lsrs	r3, r3, #3
 8004808:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800480c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004814:	015a      	lsls	r2, r3, #5
 8004816:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800481a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800481c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8004820:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004822:	497d      	ldr	r1, [pc, #500]	@ (8004a18 <main+0x298>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800482a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800482e:	1e5a      	subs	r2, r3, #1
 8004830:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1eb      	bne.n	8004810 <main+0x90>
    } while(sets-- != 0U);
 8004838:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800483c:	1e5a      	subs	r2, r3, #1
 800483e:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1dd      	bne.n	8004802 <main+0x82>
  __ASM volatile ("dsb 0xF":::"memory");
 8004846:	f3bf 8f4f 	dsb	sy
}
 800484a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800484c:	4b72      	ldr	r3, [pc, #456]	@ (8004a18 <main+0x298>)
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	4a71      	ldr	r2, [pc, #452]	@ (8004a18 <main+0x298>)
 8004852:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004856:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004858:	f3bf 8f4f 	dsb	sy
}
 800485c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800485e:	f3bf 8f6f 	isb	sy
}
 8004862:	e000      	b.n	8004866 <main+0xe6>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8004864:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004866:	f000 fe0d 	bl	8005484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800486a:	f000 f9e1 	bl	8004c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800486e:	f7ff fcf5 	bl	800425c <MX_GPIO_Init>
  MX_DMA_Init();
 8004872:	f7ff fcd3 	bl	800421c <MX_DMA_Init>
  MX_DCMI_Init();
 8004876:	f7ff fb91 	bl	8003f9c <MX_DCMI_Init>
  MX_I2C1_Init();
 800487a:	f7ff fd9b 	bl	80043b4 <MX_I2C1_Init>
  MX_RTC_Init();
 800487e:	f000 fa8f 	bl	8004da0 <MX_RTC_Init>
  MX_SPI4_Init();
 8004882:	f000 fb1b 	bl	8004ebc <MX_SPI4_Init>
  MX_TIM1_Init();
 8004886:	f000 fce5 	bl	8005254 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  board_button_init();
 800488a:	f7ff fb25 	bl	8003ed8 <board_button_init>
  board_led_init();
 800488e:	f7ff fb51 	bl	8003f34 <board_led_init>

  LCD_Test();
 8004892:	f7fd fadb 	bl	8001e4c <LCD_Test>
  LCD_SetBrightness(100);
 8004896:	2064      	movs	r0, #100	@ 0x64
 8004898:	f7fd fbf0 	bl	800207c <LCD_SetBrightness>

  // Initialize the AI Model
  AI_Init();
 800489c:	f7ff ff16 	bl	80046cc <AI_Init>

  uint8_t text[30];

  #ifdef TFT96
  Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 80048a0:	2109      	movs	r1, #9
 80048a2:	485e      	ldr	r0, [pc, #376]	@ (8004a1c <main+0x29c>)
 80048a4:	f7fb fe7a 	bl	800059c <Camera_Init_Device>
  #elif TFT18
  Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA2);
  #endif
  //clean Ypos 58
  // Clear the area for the FPS counter BEFORE writing the new one
  ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width, ST7735Ctx.Height, BLACK);
 80048a8:	4b5d      	ldr	r3, [pc, #372]	@ (8004a20 <main+0x2a0>)
 80048aa:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80048ac:	4b5d      	ldr	r3, [pc, #372]	@ (8004a24 <main+0x2a4>)
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b5c      	ldr	r3, [pc, #368]	@ (8004a24 <main+0x2a4>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2100      	movs	r1, #0
 80048b6:	9101      	str	r1, [sp, #4]
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	4613      	mov	r3, r2
 80048bc:	2200      	movs	r2, #0
 80048be:	2100      	movs	r1, #0
 80048c0:	4859      	ldr	r0, [pc, #356]	@ (8004a28 <main+0x2a8>)
 80048c2:	47a0      	blx	r4


  uint8_t text_buffer[50];
  if (ov2640_init(FRAMESIZE_QQVGA) == Camera_OK)
 80048c4:	2009      	movs	r0, #9
 80048c6:	f7fc f855 	bl	8000974 <ov2640_init>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d11c      	bne.n	800490a <main+0x18a>
  {
   sprintf((char *)text_buffer, "System Online..");
 80048d0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80048d4:	4955      	ldr	r1, [pc, #340]	@ (8004a2c <main+0x2ac>)
 80048d6:	4618      	mov	r0, r3
 80048d8:	f011 f980 	bl	8015bdc <siprintf>
   LCD_ShowString(10, 30, 200, 16, 16, text_buffer);
 80048dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80048e0:	9301      	str	r3, [sp, #4]
 80048e2:	2310      	movs	r3, #16
 80048e4:	9300      	str	r3, [sp, #0]
 80048e6:	2310      	movs	r3, #16
 80048e8:	22c8      	movs	r2, #200	@ 0xc8
 80048ea:	211e      	movs	r1, #30
 80048ec:	200a      	movs	r0, #10
 80048ee:	f7fd fe6d 	bl	80025cc <LCD_ShowString>
   HAL_Delay(1000);
 80048f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80048f6:	f000 fe57 	bl	80055a8 <HAL_Delay>
//    sprintf((char *)&text, "LongPress K1 to Run");
//    LCD_ShowString(4, 58, ST7735Ctx.Width, 16, 12, text);
//
//  	HAL_Delay(500);
//  }
  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)&pic, FrameWidth * FrameHeight * 2 / 4);
 80048fa:	4a4d      	ldr	r2, [pc, #308]	@ (8004a30 <main+0x2b0>)
 80048fc:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8004900:	2100      	movs	r1, #0
 8004902:	484c      	ldr	r0, [pc, #304]	@ (8004a34 <main+0x2b4>)
 8004904:	f001 f888 	bl	8005a18 <HAL_DCMI_Start_DMA>
 8004908:	e012      	b.n	8004930 <main+0x1b0>
   sprintf((char *)text_buffer, "No camera found.");
 800490a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800490e:	494a      	ldr	r1, [pc, #296]	@ (8004a38 <main+0x2b8>)
 8004910:	4618      	mov	r0, r3
 8004912:	f011 f963 	bl	8015bdc <siprintf>
   LCD_ShowString(10, 30, 200, 16, 16, text_buffer);
 8004916:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800491a:	9301      	str	r3, [sp, #4]
 800491c:	2310      	movs	r3, #16
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	2310      	movs	r3, #16
 8004922:	22c8      	movs	r2, #200	@ 0xc8
 8004924:	211e      	movs	r1, #30
 8004926:	200a      	movs	r0, #10
 8004928:	f7fd fe50 	bl	80025cc <LCD_ShowString>
   while(1);
 800492c:	bf00      	nop
 800492e:	e7fd      	b.n	800492c <main+0x1ac>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (DCMI_FrameIsReady)
 8004930:	4b42      	ldr	r3, [pc, #264]	@ (8004a3c <main+0x2bc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0fb      	beq.n	8004930 <main+0x1b0>
	      {
	          DCMI_FrameIsReady = 0;
 8004938:	4b40      	ldr	r3, [pc, #256]	@ (8004a3c <main+0x2bc>)
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]
 800493e:	4b3c      	ldr	r3, [pc, #240]	@ (8004a30 <main+0x2b0>)
 8004940:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004944:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8004948:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800494c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004950:	2b00      	cmp	r3, #0
 8004952:	dd28      	ble.n	80049a6 <main+0x226>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004954:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004958:	f003 021f 	and.w	r2, r3, #31
 800495c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004960:	4413      	add	r3, r2
 8004962:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004966:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800496a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  __ASM volatile ("dsb 0xF":::"memory");
 800496e:	f3bf 8f4f 	dsb	sy
}
 8004972:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004974:	4a28      	ldr	r2, [pc, #160]	@ (8004a18 <main+0x298>)
 8004976:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800497a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800497e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004982:	3320      	adds	r3, #32
 8004984:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004988:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800498c:	3b20      	subs	r3, #32
 800498e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      } while ( op_size > 0 );
 8004992:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004996:	2b00      	cmp	r3, #0
 8004998:	dcec      	bgt.n	8004974 <main+0x1f4>
  __ASM volatile ("dsb 0xF":::"memory");
 800499a:	f3bf 8f4f 	dsb	sy
}
 800499e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80049a0:	f3bf 8f6f 	isb	sy
}
 80049a4:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80049a6:	bf00      	nop
	          // Manually invalidate the D-Cache for the pic buffer.
	          // This forces the CPU to fetch the fresh data written by the DMA from RAM.
	          SCB_InvalidateDCache_by_Addr((uint32_t*)pic, sizeof(pic));

	          #ifdef TFT96
	          ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 80049a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004a24 <main+0x2a4>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2250      	movs	r2, #80	@ 0x50
 80049ae:	9201      	str	r2, [sp, #4]
 80049b0:	9300      	str	r3, [sp, #0]
 80049b2:	4b23      	ldr	r3, [pc, #140]	@ (8004a40 <main+0x2c0>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	2100      	movs	r1, #0
 80049b8:	481b      	ldr	r0, [pc, #108]	@ (8004a28 <main+0x2a8>)
 80049ba:	f7fe ff03 	bl	80037c4 <ST7735_FillRGBRect>
	          #elif TFT18
	          ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[0][0], ST7735Ctx.Width, ST7735Ctx.Height);
  	          #endif

	          // --- 1. PRE-PROCESS ---
	          Preprocess_Image((uint16_t*)pic, (int8_t*)ai_input_buffer);
 80049be:	4921      	ldr	r1, [pc, #132]	@ (8004a44 <main+0x2c4>)
 80049c0:	481b      	ldr	r0, [pc, #108]	@ (8004a30 <main+0x2b0>)
 80049c2:	f7ff fde9 	bl	8004598 <Preprocess_Image>

	          // --- 2. INFERENCE ---
	          AI_Run(ai_input_buffer, ai_output_buffer);
 80049c6:	4920      	ldr	r1, [pc, #128]	@ (8004a48 <main+0x2c8>)
 80049c8:	481e      	ldr	r0, [pc, #120]	@ (8004a44 <main+0x2c4>)
 80049ca:	f7ff feb3 	bl	8004734 <AI_Run>

	          // --- 3. POST-PROCESSING AND DRAW RESULTS ---
//	          Postprocess_And_Draw();
	          // --- FOMO Post-Processing Logic ---
	              // The output is a grid. These values come directly from your network.h!
	          bool helmet_found = false;
 80049ce:	2300      	movs	r3, #0
 80049d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	          const int8_t confidence_threshold = 115;
 80049d4:	2373      	movs	r3, #115	@ 0x73
 80049d6:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
	          const int grid_w = AI_NETWORK_OUT_1_WIDTH;    // Should be 12
 80049da:	230c      	movs	r3, #12
 80049dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	          const int grid_h = AI_NETWORK_OUT_1_HEIGHT;   // Should be 12
 80049e0:	230c      	movs	r3, #12
 80049e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	          const int num_classes = AI_NETWORK_OUT_1_CHANNEL; // Should be 3
 80049e6:	2303      	movs	r3, #3
 80049e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

	          int8_t* out_ptr = (int8_t*)ai_output_buffer;
 80049ec:	4b16      	ldr	r3, [pc, #88]	@ (8004a48 <main+0x2c8>)
 80049ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

	          // Display the raw camera feed as the background
	          //ST7735_FillRGBRect(&st7735_pObj, 0, 0, (uint8_t *)&pic[20][0], 160, 80);

	          for (int y = 0; y < grid_h; y++) {
 80049f2:	2300      	movs	r3, #0
 80049f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049f8:	e093      	b.n	8004b22 <main+0x3a2>
	        	  for (int x = 0; x < grid_w; x++) {
 80049fa:	2300      	movs	r3, #0
 80049fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a00:	e083      	b.n	8004b0a <main+0x38a>
	        		  // Find the winning class for this cell
	                  int8_t max_score_int = -128;
 8004a02:	2380      	movs	r3, #128	@ 0x80
 8004a04:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
	                  int winning_class_index = -1;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

	                  for (int c = 0; c < num_classes; c++) {
 8004a10:	2300      	movs	r3, #0
 8004a12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004a16:	e035      	b.n	8004a84 <main+0x304>
 8004a18:	e000ed00 	.word	0xe000ed00
 8004a1c:	2400cad0 	.word	0x2400cad0
 8004a20:	24000028 	.word	0x24000028
 8004a24:	2400c4f8 	.word	0x2400c4f8
 8004a28:	2400c4b8 	.word	0x2400c4b8
 8004a2c:	080163d4 	.word	0x080163d4
 8004a30:	24002e78 	.word	0x24002e78
 8004a34:	2400ca08 	.word	0x2400ca08
 8004a38:	080163e4 	.word	0x080163e4
 8004a3c:	2400cb24 	.word	0x2400cb24
 8004a40:	24004778 	.word	0x24004778
 8004a44:	24029d00 	.word	0x24029d00
 8004a48:	24030900 	.word	0x24030900
	                	  if (out_ptr[c] > max_score_int) {
 8004a4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a50:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a54:	4413      	add	r3, r2
 8004a56:	f993 3000 	ldrsb.w	r3, [r3]
 8004a5a:	f997 20c7 	ldrsb.w	r2, [r7, #199]	@ 0xc7
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	da0b      	bge.n	8004a7a <main+0x2fa>
	                		  max_score_int = out_ptr[c];
 8004a62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a6a:	4413      	add	r3, r2
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
	                          winning_class_index = c;
 8004a72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a76:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	                  for (int c = 0; c < num_classes; c++) {
 8004a7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a7e:	3301      	adds	r3, #1
 8004a80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004a84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004a88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	dbdd      	blt.n	8004a4c <main+0x2cc>

	                  // NOTE: The label order is alphabetical.
	                  // In Edge Impulse: "With Helmet" is 0, "Without Helmet" is 1.
	                  // Cube.AI adds a "background" class, often at the end.
	                  // Let's assume for now 0="With Helmet", 1="Without Helmet", 2="background"
	                  if (winning_class_index == 1 && max_score_int > confidence_threshold) // Threshold on int8 score
 8004a90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d12c      	bne.n	8004af2 <main+0x372>
 8004a98:	f997 20c7 	ldrsb.w	r2, [r7, #199]	@ 0xc7
 8004a9c:	f997 30bb 	ldrsb.w	r3, [r7, #187]	@ 0xbb
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	dd26      	ble.n	8004af2 <main+0x372>
	                  {
	                       helmet_found = true;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	                       int box_size = 160 / grid_w;
 8004aaa:	22a0      	movs	r2, #160	@ 0xa0
 8004aac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ab0:	fb92 f3f3 	sdiv	r3, r2, r3
 8004ab4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
	                       ST7735_LCD_Driver.FillRect(&st7735_pObj, x * box_size, y * box_size, box_size, box_size, GREEN);
 8004ab8:	4b55      	ldr	r3, [pc, #340]	@ (8004c10 <main+0x490>)
 8004aba:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8004abc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ac0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ace:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ad2:	fb02 f303 	mul.w	r3, r2, r3
 8004ad6:	461d      	mov	r5, r3
 8004ad8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004adc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ae0:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8004ae4:	9101      	str	r1, [sp, #4]
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	462a      	mov	r2, r5
 8004aec:	4601      	mov	r1, r0
 8004aee:	4849      	ldr	r0, [pc, #292]	@ (8004c14 <main+0x494>)
 8004af0:	47a0      	blx	r4
	                  }

	                  out_ptr += num_classes;
 8004af2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004af6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004afa:	4413      	add	r3, r2
 8004afc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	        	  for (int x = 0; x < grid_w; x++) {
 8004b00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b04:	3301      	adds	r3, #1
 8004b06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004b0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004b12:	429a      	cmp	r2, r3
 8004b14:	f6ff af75 	blt.w	8004a02 <main+0x282>
	          for (int y = 0; y < grid_h; y++) {
 8004b18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b22:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8004b26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	f6ff af65 	blt.w	80049fa <main+0x27a>


	          // 4. Control the kill switch GPIO
	          // --- NON-BLOCKING LOGIC ---
	          uint8_t text_buffer[50];
	          		if (helmet_found)
 8004b30:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d01a      	beq.n	8004b6e <main+0x3ee>
	          		{
	          			// A helmet was found! Set the pin HIGH and start/reset the 10-second timer.
	          			HAL_GPIO_WritePin(BIKE_KILL_SWITCH_GPIO_Port, BIKE_KILL_SWITCH_Pin, GPIO_PIN_RESET);
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b3e:	4836      	ldr	r0, [pc, #216]	@ (8004c18 <main+0x498>)
 8004b40:	f004 fb06 	bl	8009150 <HAL_GPIO_WritePin>
	          			helmet_on_timestamp = HAL_GetTick();
 8004b44:	f000 fd24 	bl	8005590 <HAL_GetTick>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	4a34      	ldr	r2, [pc, #208]	@ (8004c1c <main+0x49c>)
 8004b4c:	6013      	str	r3, [r2, #0]

	                      // Display the "Helmet Detected" message
	          			sprintf((char *)text_buffer,"Helmet Detected");
 8004b4e:	1d3b      	adds	r3, r7, #4
 8004b50:	4933      	ldr	r1, [pc, #204]	@ (8004c20 <main+0x4a0>)
 8004b52:	4618      	mov	r0, r3
 8004b54:	f011 f842 	bl	8015bdc <siprintf>
	          			LCD_ShowString(70, 65, 90, 12, 12, text_buffer); // Bottom right
 8004b58:	1d3b      	adds	r3, r7, #4
 8004b5a:	9301      	str	r3, [sp, #4]
 8004b5c:	230c      	movs	r3, #12
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	230c      	movs	r3, #12
 8004b62:	225a      	movs	r2, #90	@ 0x5a
 8004b64:	2141      	movs	r1, #65	@ 0x41
 8004b66:	2046      	movs	r0, #70	@ 0x46
 8004b68:	f7fd fd30 	bl	80025cc <LCD_ShowString>
 8004b6c:	e031      	b.n	8004bd2 <main+0x452>
	          		}
	          		else if (helmet_on_timestamp > 0)
 8004b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8004c1c <main+0x49c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d02d      	beq.n	8004bd2 <main+0x452>
	          		{
	          			// No helmet was found, but the timer is active. Check if 10s have passed.
	          			if (HAL_GetTick() - helmet_on_timestamp > 10000) // Every 5 seconds
 8004b76:	f000 fd0b 	bl	8005590 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	4b27      	ldr	r3, [pc, #156]	@ (8004c1c <main+0x49c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d914      	bls.n	8004bb4 <main+0x434>
	          			{
	          				// 10 seconds are up! Turn the pin LOW and stop the timer.
	          				HAL_GPIO_WritePin(BIKE_KILL_SWITCH_GPIO_Port, BIKE_KILL_SWITCH_Pin, GPIO_PIN_SET);
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b90:	4821      	ldr	r0, [pc, #132]	@ (8004c18 <main+0x498>)
 8004b92:	f004 fadd 	bl	8009150 <HAL_GPIO_WritePin>
	          				helmet_on_timestamp = 0;
 8004b96:	4b21      	ldr	r3, [pc, #132]	@ (8004c1c <main+0x49c>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]

	                          // Also clear the message from the screen
	                          ST7735_LCD_Driver.FillRect(&st7735_pObj, 70, 65, 90, 12, BLACK);
 8004b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004c10 <main+0x490>)
 8004b9e:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	9301      	str	r3, [sp, #4]
 8004ba4:	230c      	movs	r3, #12
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	235a      	movs	r3, #90	@ 0x5a
 8004baa:	2241      	movs	r2, #65	@ 0x41
 8004bac:	2146      	movs	r1, #70	@ 0x46
 8004bae:	4819      	ldr	r0, [pc, #100]	@ (8004c14 <main+0x494>)
 8004bb0:	47a0      	blx	r4
 8004bb2:	e00e      	b.n	8004bd2 <main+0x452>
	          			}
	          			else
	          			{
	          				// Timer is still running, so keep the message on screen
	          				sprintf((char *)text_buffer,"Has Helmet Detected..");
 8004bb4:	1d3b      	adds	r3, r7, #4
 8004bb6:	491b      	ldr	r1, [pc, #108]	@ (8004c24 <main+0x4a4>)
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f011 f80f 	bl	8015bdc <siprintf>
	          				LCD_ShowString(70, 65, 90, 12, 12, text_buffer);
 8004bbe:	1d3b      	adds	r3, r7, #4
 8004bc0:	9301      	str	r3, [sp, #4]
 8004bc2:	230c      	movs	r3, #12
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	230c      	movs	r3, #12
 8004bc8:	225a      	movs	r2, #90	@ 0x5a
 8004bca:	2141      	movs	r1, #65	@ 0x41
 8004bcc:	2046      	movs	r0, #70	@ 0x46
 8004bce:	f7fd fcfd 	bl	80025cc <LCD_ShowString>
	          			}
	          		}
	          		// If no helmet is found and the timer is off, the pin is already LOW and the screen is clear.

	          // --- Update UI Elements like FPS counter ---
	          ST7735_LCD_Driver.FillRect(&st7735_pObj, 5, 5, 60, 12, BLACK);
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8004c10 <main+0x490>)
 8004bd4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	9301      	str	r3, [sp, #4]
 8004bda:	230c      	movs	r3, #12
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	233c      	movs	r3, #60	@ 0x3c
 8004be0:	2205      	movs	r2, #5
 8004be2:	2105      	movs	r1, #5
 8004be4:	480b      	ldr	r0, [pc, #44]	@ (8004c14 <main+0x494>)
 8004be6:	47a0      	blx	r4
	          sprintf((char *)&text,"%luFPS",Camera_FPS);
 8004be8:	4b0f      	ldr	r3, [pc, #60]	@ (8004c28 <main+0x4a8>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004bf0:	490e      	ldr	r1, [pc, #56]	@ (8004c2c <main+0x4ac>)
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f010 fff2 	bl	8015bdc <siprintf>
	          LCD_ShowString(5,5,60,16,12,text);
 8004bf8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	230c      	movs	r3, #12
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	2310      	movs	r3, #16
 8004c04:	223c      	movs	r2, #60	@ 0x3c
 8004c06:	2105      	movs	r1, #5
 8004c08:	2005      	movs	r0, #5
 8004c0a:	f7fd fcdf 	bl	80025cc <LCD_ShowString>
	  if (DCMI_FrameIsReady)
 8004c0e:	e68f      	b.n	8004930 <main+0x1b0>
 8004c10:	24000028 	.word	0x24000028
 8004c14:	2400c4b8 	.word	0x2400c4b8
 8004c18:	58020400 	.word	0x58020400
 8004c1c:	24030ab4 	.word	0x24030ab4
 8004c20:	080163f8 	.word	0x080163f8
 8004c24:	08016408 	.word	0x08016408
 8004c28:	2400cb28 	.word	0x2400cb28
 8004c2c:	08016420 	.word	0x08016420

08004c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b09c      	sub	sp, #112	@ 0x70
 8004c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c3a:	224c      	movs	r2, #76	@ 0x4c
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f011 f808 	bl	8015c54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c44:	1d3b      	adds	r3, r7, #4
 8004c46:	2220      	movs	r2, #32
 8004c48:	2100      	movs	r1, #0
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f011 f802 	bl	8015c54 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004c50:	2002      	movs	r0, #2
 8004c52:	f005 fb21 	bl	800a298 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004c56:	2300      	movs	r3, #0
 8004c58:	603b      	str	r3, [r7, #0]
 8004c5a:	4b34      	ldr	r3, [pc, #208]	@ (8004d2c <SystemClock_Config+0xfc>)
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	4a33      	ldr	r2, [pc, #204]	@ (8004d2c <SystemClock_Config+0xfc>)
 8004c60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004c64:	6193      	str	r3, [r2, #24]
 8004c66:	4b31      	ldr	r3, [pc, #196]	@ (8004d2c <SystemClock_Config+0xfc>)
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004c72:	bf00      	nop
 8004c74:	4b2d      	ldr	r3, [pc, #180]	@ (8004d2c <SystemClock_Config+0xfc>)
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c80:	d1f8      	bne.n	8004c74 <SystemClock_Config+0x44>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004c82:	f005 faf9 	bl	800a278 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004c86:	4b2a      	ldr	r3, [pc, #168]	@ (8004d30 <SystemClock_Config+0x100>)
 8004c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8a:	4a29      	ldr	r2, [pc, #164]	@ (8004d30 <SystemClock_Config+0x100>)
 8004c8c:	f023 0318 	bic.w	r3, r3, #24
 8004c90:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8004c92:	2325      	movs	r3, #37	@ 0x25
 8004c94:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ca8:	2302      	movs	r3, #2
 8004caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8004cac:	2302      	movs	r3, #2
 8004cae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8004cb0:	232c      	movs	r3, #44	@ 0x2c
 8004cb2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 46;
 8004cb8:	232e      	movs	r3, #46	@ 0x2e
 8004cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004cc0:	230c      	movs	r3, #12
 8004cc2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ccc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f005 fb1b 	bl	800a30c <HAL_RCC_OscConfig>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8004cdc:	f000 f85a 	bl	8004d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ce0:	233f      	movs	r3, #63	@ 0x3f
 8004ce2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8004cec:	2308      	movs	r3, #8
 8004cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8004cf0:	2340      	movs	r3, #64	@ 0x40
 8004cf2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004cf4:	2340      	movs	r3, #64	@ 0x40
 8004cf6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cfc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004cfe:	2340      	movs	r3, #64	@ 0x40
 8004d00:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004d02:	1d3b      	adds	r3, r7, #4
 8004d04:	2103      	movs	r1, #3
 8004d06:	4618      	mov	r0, r3
 8004d08:	f005 feda 	bl	800aac0 <HAL_RCC_ClockConfig>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8004d12:	f000 f83f 	bl	8004d94 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
 8004d16:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d1a:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8004d1e:	2000      	movs	r0, #0
 8004d20:	f006 f884 	bl	800ae2c <HAL_RCC_MCOConfig>
}
 8004d24:	bf00      	nop
 8004d26:	3770      	adds	r7, #112	@ 0x70
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	58024800 	.word	0x58024800
 8004d30:	58024400 	.word	0x58024400

08004d34 <HAL_DCMI_FrameEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
	static uint32_t count = 0,tick = 0;

	if(HAL_GetTick() - tick >= 1000)
 8004d3c:	f000 fc28 	bl	8005590 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_DCMI_FrameEventCallback+0x50>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d4c:	d30b      	bcc.n	8004d66 <HAL_DCMI_FrameEventCallback+0x32>
	{
		tick = HAL_GetTick();
 8004d4e:	f000 fc1f 	bl	8005590 <HAL_GetTick>
 8004d52:	4603      	mov	r3, r0
 8004d54:	4a0b      	ldr	r2, [pc, #44]	@ (8004d84 <HAL_DCMI_FrameEventCallback+0x50>)
 8004d56:	6013      	str	r3, [r2, #0]
		Camera_FPS = count;
 8004d58:	4b0b      	ldr	r3, [pc, #44]	@ (8004d88 <HAL_DCMI_FrameEventCallback+0x54>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a0b      	ldr	r2, [pc, #44]	@ (8004d8c <HAL_DCMI_FrameEventCallback+0x58>)
 8004d5e:	6013      	str	r3, [r2, #0]
		count = 0;
 8004d60:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <HAL_DCMI_FrameEventCallback+0x54>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
	}
	count ++;
 8004d66:	4b08      	ldr	r3, [pc, #32]	@ (8004d88 <HAL_DCMI_FrameEventCallback+0x54>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	4a06      	ldr	r2, [pc, #24]	@ (8004d88 <HAL_DCMI_FrameEventCallback+0x54>)
 8004d6e:	6013      	str	r3, [r2, #0]

  DCMI_FrameIsReady ++;
 8004d70:	4b07      	ldr	r3, [pc, #28]	@ (8004d90 <HAL_DCMI_FrameEventCallback+0x5c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3301      	adds	r3, #1
 8004d76:	4a06      	ldr	r2, [pc, #24]	@ (8004d90 <HAL_DCMI_FrameEventCallback+0x5c>)
 8004d78:	6013      	str	r3, [r2, #0]
}
 8004d7a:	bf00      	nop
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	24030ab8 	.word	0x24030ab8
 8004d88:	24030abc 	.word	0x24030abc
 8004d8c:	2400cb28 	.word	0x2400cb28
 8004d90:	2400cb24 	.word	0x2400cb24

08004d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004d98:	b672      	cpsid	i
}
 8004d9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d9c:	bf00      	nop
 8004d9e:	e7fd      	b.n	8004d9c <Error_Handler+0x8>

08004da0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004da6:	1d3b      	adds	r3, r7, #4
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	605a      	str	r2, [r3, #4]
 8004dae:	609a      	str	r2, [r3, #8]
 8004db0:	60da      	str	r2, [r3, #12]
 8004db2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004db4:	2300      	movs	r3, #0
 8004db6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004db8:	4b25      	ldr	r3, [pc, #148]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dba:	4a26      	ldr	r2, [pc, #152]	@ (8004e54 <MX_RTC_Init+0xb4>)
 8004dbc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004dbe:	4b24      	ldr	r3, [pc, #144]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004dc4:	4b22      	ldr	r3, [pc, #136]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dc6:	227f      	movs	r2, #127	@ 0x7f
 8004dc8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004dca:	4b21      	ldr	r3, [pc, #132]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dcc:	22ff      	movs	r2, #255	@ 0xff
 8004dce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004de2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004de8:	4819      	ldr	r0, [pc, #100]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004dea:	f007 fd07 	bl	800c7fc <HAL_RTC_Init>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8004df4:	f7ff ffce 	bl	8004d94 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8004e00:	2300      	movs	r3, #0
 8004e02:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004e0c:	1d3b      	adds	r3, r7, #4
 8004e0e:	2201      	movs	r2, #1
 8004e10:	4619      	mov	r1, r3
 8004e12:	480f      	ldr	r0, [pc, #60]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004e14:	f007 fd74 	bl	800c900 <HAL_RTC_SetTime>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8004e1e:	f7ff ffb9 	bl	8004d94 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004e22:	2301      	movs	r3, #1
 8004e24:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004e26:	2301      	movs	r3, #1
 8004e28:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004e32:	463b      	mov	r3, r7
 8004e34:	2201      	movs	r2, #1
 8004e36:	4619      	mov	r1, r3
 8004e38:	4805      	ldr	r0, [pc, #20]	@ (8004e50 <MX_RTC_Init+0xb0>)
 8004e3a:	f007 fdff 	bl	800ca3c <HAL_RTC_SetDate>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8004e44:	f7ff ffa6 	bl	8004d94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004e48:	bf00      	nop
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	24030ac0 	.word	0x24030ac0
 8004e54:	58004000 	.word	0x58004000

08004e58 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b0b0      	sub	sp, #192	@ 0xc0
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e60:	f107 0308 	add.w	r3, r7, #8
 8004e64:	22b8      	movs	r2, #184	@ 0xb8
 8004e66:	2100      	movs	r1, #0
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f010 fef3 	bl	8015c54 <memset>
  if(rtcHandle->Instance==RTC)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a10      	ldr	r2, [pc, #64]	@ (8004eb4 <HAL_RTC_MspInit+0x5c>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d119      	bne.n	8004eac <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004e78:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004e84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e8c:	f107 0308 	add.w	r3, r7, #8
 8004e90:	4618      	mov	r0, r3
 8004e92:	f006 f9af 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8004e9c:	f7ff ff7a 	bl	8004d94 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004ea0:	4b05      	ldr	r3, [pc, #20]	@ (8004eb8 <HAL_RTC_MspInit+0x60>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea4:	4a04      	ldr	r2, [pc, #16]	@ (8004eb8 <HAL_RTC_MspInit+0x60>)
 8004ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eaa:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004eac:	bf00      	nop
 8004eae:	37c0      	adds	r7, #192	@ 0xc0
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	58004000 	.word	0x58004000
 8004eb8:	58024400 	.word	0x58024400

08004ebc <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004ec0:	4b28      	ldr	r3, [pc, #160]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ec2:	4a29      	ldr	r2, [pc, #164]	@ (8004f68 <MX_SPI4_Init+0xac>)
 8004ec4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004ec6:	4b27      	ldr	r3, [pc, #156]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ec8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004ecc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8004ece:	4b25      	ldr	r3, [pc, #148]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ed0:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8004ed4:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ed6:	4b23      	ldr	r3, [pc, #140]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ed8:	2207      	movs	r2, #7
 8004eda:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004edc:	4b21      	ldr	r3, [pc, #132]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ee2:	4b20      	ldr	r3, [pc, #128]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004eea:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004eee:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004ef2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004ef6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004efe:	4b19      	ldr	r3, [pc, #100]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f04:	4b17      	ldr	r3, [pc, #92]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8004f0a:	4b16      	ldr	r3, [pc, #88]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004f10:	4b14      	ldr	r3, [pc, #80]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004f16:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8004f18:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004f1e:	4b11      	ldr	r3, [pc, #68]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004f24:	4b0f      	ldr	r3, [pc, #60]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004f30:	4b0c      	ldr	r3, [pc, #48]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8004f36:	4b0b      	ldr	r3, [pc, #44]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004f3c:	4b09      	ldr	r3, [pc, #36]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8004f42:	4b08      	ldr	r3, [pc, #32]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004f48:	4b06      	ldr	r3, [pc, #24]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004f4e:	4805      	ldr	r0, [pc, #20]	@ (8004f64 <MX_SPI4_Init+0xa8>)
 8004f50:	f007 feb2 	bl	800ccb8 <HAL_SPI_Init>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8004f5a:	f7ff ff1b 	bl	8004d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004f5e:	bf00      	nop
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	24030ae4 	.word	0x24030ae4
 8004f68:	40013400 	.word	0x40013400

08004f6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b0b8      	sub	sp, #224	@ 0xe0
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f74:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004f78:	2200      	movs	r2, #0
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	605a      	str	r2, [r3, #4]
 8004f7e:	609a      	str	r2, [r3, #8]
 8004f80:	60da      	str	r2, [r3, #12]
 8004f82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f84:	f107 0310 	add.w	r3, r7, #16
 8004f88:	22b8      	movs	r2, #184	@ 0xb8
 8004f8a:	2100      	movs	r1, #0
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f010 fe61 	bl	8015c54 <memset>
  if(spiHandle->Instance==SPI4)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a26      	ldr	r2, [pc, #152]	@ (8005030 <HAL_SPI_MspInit+0xc4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d145      	bne.n	8005028 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8004f9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fa0:	f04f 0300 	mov.w	r3, #0
 8004fa4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004fac:	f107 0310 	add.w	r3, r7, #16
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f006 f91f 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004fbc:	f7ff feea 	bl	8004d94 <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004fc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004fc8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fcc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004fd0:	4b18      	ldr	r3, [pc, #96]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004fd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004fde:	4b15      	ldr	r3, [pc, #84]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fe4:	4a13      	ldr	r2, [pc, #76]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004fe6:	f043 0310 	orr.w	r3, r3, #16
 8004fea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004fee:	4b11      	ldr	r3, [pc, #68]	@ (8005034 <HAL_SPI_MspInit+0xc8>)
 8004ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	60bb      	str	r3, [r7, #8]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8004ffc:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005000:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005004:	2302      	movs	r3, #2
 8005006:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500a:	2300      	movs	r3, #0
 800500c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005010:	2301      	movs	r3, #1
 8005012:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8005016:	2305      	movs	r3, #5
 8005018:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800501c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005020:	4619      	mov	r1, r3
 8005022:	4805      	ldr	r0, [pc, #20]	@ (8005038 <HAL_SPI_MspInit+0xcc>)
 8005024:	f003 fed4 	bl	8008dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8005028:	bf00      	nop
 800502a:	37e0      	adds	r7, #224	@ 0xe0
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40013400 	.word	0x40013400
 8005034:	58024400 	.word	0x58024400
 8005038:	58021000 	.word	0x58021000

0800503c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005042:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <HAL_MspInit+0x30>)
 8005044:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005048:	4a08      	ldr	r2, [pc, #32]	@ (800506c <HAL_MspInit+0x30>)
 800504a:	f043 0302 	orr.w	r3, r3, #2
 800504e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005052:	4b06      	ldr	r3, [pc, #24]	@ (800506c <HAL_MspInit+0x30>)
 8005054:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	607b      	str	r3, [r7, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	58024400 	.word	0x58024400

08005070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005074:	bf00      	nop
 8005076:	e7fd      	b.n	8005074 <NMI_Handler+0x4>

08005078 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <HardFault_Handler+0x4>

08005080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <MemManage_Handler+0x4>

08005088 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <BusFault_Handler+0x4>

08005090 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <UsageFault_Handler+0x4>

08005098 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800509c:	bf00      	nop
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050a6:	b480      	push	{r7}
 80050a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050aa:	bf00      	nop
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050c6:	f000 fa4f 	bl	8005568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050ca:	bf00      	nop
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 80050d4:	4802      	ldr	r0, [pc, #8]	@ (80050e0 <DMA1_Stream0_IRQHandler+0x10>)
 80050d6:	f001 feb9 	bl	8006e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80050da:	bf00      	nop
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	2400ca58 	.word	0x2400ca58

080050e4 <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI and PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 80050e8:	4802      	ldr	r0, [pc, #8]	@ (80050f4 <DCMI_PSSI_IRQHandler+0x10>)
 80050ea:	f000 fd57 	bl	8005b9c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 80050ee:	bf00      	nop
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	2400ca08 	.word	0x2400ca08

080050f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005100:	4a14      	ldr	r2, [pc, #80]	@ (8005154 <_sbrk+0x5c>)
 8005102:	4b15      	ldr	r3, [pc, #84]	@ (8005158 <_sbrk+0x60>)
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800510c:	4b13      	ldr	r3, [pc, #76]	@ (800515c <_sbrk+0x64>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d102      	bne.n	800511a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005114:	4b11      	ldr	r3, [pc, #68]	@ (800515c <_sbrk+0x64>)
 8005116:	4a12      	ldr	r2, [pc, #72]	@ (8005160 <_sbrk+0x68>)
 8005118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800511a:	4b10      	ldr	r3, [pc, #64]	@ (800515c <_sbrk+0x64>)
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4413      	add	r3, r2
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	429a      	cmp	r2, r3
 8005126:	d207      	bcs.n	8005138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005128:	f010 fdac 	bl	8015c84 <__errno>
 800512c:	4603      	mov	r3, r0
 800512e:	220c      	movs	r2, #12
 8005130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005132:	f04f 33ff 	mov.w	r3, #4294967295
 8005136:	e009      	b.n	800514c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005138:	4b08      	ldr	r3, [pc, #32]	@ (800515c <_sbrk+0x64>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800513e:	4b07      	ldr	r3, [pc, #28]	@ (800515c <_sbrk+0x64>)
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4413      	add	r3, r2
 8005146:	4a05      	ldr	r2, [pc, #20]	@ (800515c <_sbrk+0x64>)
 8005148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800514a:	68fb      	ldr	r3, [r7, #12]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	24050000 	.word	0x24050000
 8005158:	00000800 	.word	0x00000800
 800515c:	24030b6c 	.word	0x24030b6c
 8005160:	20000000 	.word	0x20000000

08005164 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005168:	4b32      	ldr	r3, [pc, #200]	@ (8005234 <SystemInit+0xd0>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	4a31      	ldr	r2, [pc, #196]	@ (8005234 <SystemInit+0xd0>)
 8005170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005178:	4b2f      	ldr	r3, [pc, #188]	@ (8005238 <SystemInit+0xd4>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 030f 	and.w	r3, r3, #15
 8005180:	2b06      	cmp	r3, #6
 8005182:	d807      	bhi.n	8005194 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005184:	4b2c      	ldr	r3, [pc, #176]	@ (8005238 <SystemInit+0xd4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f023 030f 	bic.w	r3, r3, #15
 800518c:	4a2a      	ldr	r2, [pc, #168]	@ (8005238 <SystemInit+0xd4>)
 800518e:	f043 0307 	orr.w	r3, r3, #7
 8005192:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005194:	4b29      	ldr	r3, [pc, #164]	@ (800523c <SystemInit+0xd8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a28      	ldr	r2, [pc, #160]	@ (800523c <SystemInit+0xd8>)
 800519a:	f043 0301 	orr.w	r3, r3, #1
 800519e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80051a0:	4b26      	ldr	r3, [pc, #152]	@ (800523c <SystemInit+0xd8>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80051a6:	4b25      	ldr	r3, [pc, #148]	@ (800523c <SystemInit+0xd8>)
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	4924      	ldr	r1, [pc, #144]	@ (800523c <SystemInit+0xd8>)
 80051ac:	4b24      	ldr	r3, [pc, #144]	@ (8005240 <SystemInit+0xdc>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80051b2:	4b21      	ldr	r3, [pc, #132]	@ (8005238 <SystemInit+0xd4>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d007      	beq.n	80051ce <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80051be:	4b1e      	ldr	r3, [pc, #120]	@ (8005238 <SystemInit+0xd4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f023 030f 	bic.w	r3, r3, #15
 80051c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005238 <SystemInit+0xd4>)
 80051c8:	f043 0307 	orr.w	r3, r3, #7
 80051cc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80051ce:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <SystemInit+0xd8>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80051d4:	4b19      	ldr	r3, [pc, #100]	@ (800523c <SystemInit+0xd8>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80051da:	4b18      	ldr	r3, [pc, #96]	@ (800523c <SystemInit+0xd8>)
 80051dc:	2200      	movs	r2, #0
 80051de:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80051e0:	4b16      	ldr	r3, [pc, #88]	@ (800523c <SystemInit+0xd8>)
 80051e2:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <SystemInit+0xe0>)
 80051e4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80051e6:	4b15      	ldr	r3, [pc, #84]	@ (800523c <SystemInit+0xd8>)
 80051e8:	4a17      	ldr	r2, [pc, #92]	@ (8005248 <SystemInit+0xe4>)
 80051ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80051ec:	4b13      	ldr	r3, [pc, #76]	@ (800523c <SystemInit+0xd8>)
 80051ee:	4a17      	ldr	r2, [pc, #92]	@ (800524c <SystemInit+0xe8>)
 80051f0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80051f2:	4b12      	ldr	r3, [pc, #72]	@ (800523c <SystemInit+0xd8>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80051f8:	4b10      	ldr	r3, [pc, #64]	@ (800523c <SystemInit+0xd8>)
 80051fa:	4a14      	ldr	r2, [pc, #80]	@ (800524c <SystemInit+0xe8>)
 80051fc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80051fe:	4b0f      	ldr	r3, [pc, #60]	@ (800523c <SystemInit+0xd8>)
 8005200:	2200      	movs	r2, #0
 8005202:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005204:	4b0d      	ldr	r3, [pc, #52]	@ (800523c <SystemInit+0xd8>)
 8005206:	4a11      	ldr	r2, [pc, #68]	@ (800524c <SystemInit+0xe8>)
 8005208:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800520a:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <SystemInit+0xd8>)
 800520c:	2200      	movs	r2, #0
 800520e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005210:	4b0a      	ldr	r3, [pc, #40]	@ (800523c <SystemInit+0xd8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a09      	ldr	r2, [pc, #36]	@ (800523c <SystemInit+0xd8>)
 8005216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800521a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800521c:	4b07      	ldr	r3, [pc, #28]	@ (800523c <SystemInit+0xd8>)
 800521e:	2200      	movs	r2, #0
 8005220:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005222:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <SystemInit+0xec>)
 8005224:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005228:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800522a:	bf00      	nop
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	e000ed00 	.word	0xe000ed00
 8005238:	52002000 	.word	0x52002000
 800523c:	58024400 	.word	0x58024400
 8005240:	eaf6ed7f 	.word	0xeaf6ed7f
 8005244:	02020200 	.word	0x02020200
 8005248:	01ff0000 	.word	0x01ff0000
 800524c:	01010280 	.word	0x01010280
 8005250:	52004000 	.word	0x52004000

08005254 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b098      	sub	sp, #96	@ 0x60
 8005258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800525a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	605a      	str	r2, [r3, #4]
 8005264:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005266:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	605a      	str	r2, [r3, #4]
 8005270:	609a      	str	r2, [r3, #8]
 8005272:	60da      	str	r2, [r3, #12]
 8005274:	611a      	str	r2, [r3, #16]
 8005276:	615a      	str	r2, [r3, #20]
 8005278:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800527a:	1d3b      	adds	r3, r7, #4
 800527c:	2234      	movs	r2, #52	@ 0x34
 800527e:	2100      	movs	r1, #0
 8005280:	4618      	mov	r0, r3
 8005282:	f010 fce7 	bl	8015c54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005286:	4b39      	ldr	r3, [pc, #228]	@ (800536c <MX_TIM1_Init+0x118>)
 8005288:	4a39      	ldr	r2, [pc, #228]	@ (8005370 <MX_TIM1_Init+0x11c>)
 800528a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14-1;
 800528c:	4b37      	ldr	r3, [pc, #220]	@ (800536c <MX_TIM1_Init+0x118>)
 800528e:	220d      	movs	r2, #13
 8005290:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005292:	4b36      	ldr	r3, [pc, #216]	@ (800536c <MX_TIM1_Init+0x118>)
 8005294:	2200      	movs	r2, #0
 8005296:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8005298:	4b34      	ldr	r3, [pc, #208]	@ (800536c <MX_TIM1_Init+0x118>)
 800529a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800529e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052a0:	4b32      	ldr	r3, [pc, #200]	@ (800536c <MX_TIM1_Init+0x118>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80052a6:	4b31      	ldr	r3, [pc, #196]	@ (800536c <MX_TIM1_Init+0x118>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052ac:	4b2f      	ldr	r3, [pc, #188]	@ (800536c <MX_TIM1_Init+0x118>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80052b2:	482e      	ldr	r0, [pc, #184]	@ (800536c <MX_TIM1_Init+0x118>)
 80052b4:	f008 fa99 	bl	800d7ea <HAL_TIM_PWM_Init>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80052be:	f7ff fd69 	bl	8004d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052c2:	2300      	movs	r3, #0
 80052c4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80052c6:	2300      	movs	r3, #0
 80052c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052ca:	2300      	movs	r3, #0
 80052cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80052ce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80052d2:	4619      	mov	r1, r3
 80052d4:	4825      	ldr	r0, [pc, #148]	@ (800536c <MX_TIM1_Init+0x118>)
 80052d6:	f009 f83f 	bl	800e358 <HAL_TIMEx_MasterConfigSynchronization>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80052e0:	f7ff fd58 	bl	8004d94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052e4:	2360      	movs	r3, #96	@ 0x60
 80052e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052ec:	2300      	movs	r3, #0
 80052ee:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80052f0:	2308      	movs	r3, #8
 80052f2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80052f8:	2300      	movs	r3, #0
 80052fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80052fc:	2300      	movs	r3, #0
 80052fe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005300:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005304:	2204      	movs	r2, #4
 8005306:	4619      	mov	r1, r3
 8005308:	4818      	ldr	r0, [pc, #96]	@ (800536c <MX_TIM1_Init+0x118>)
 800530a:	f008 fac5 	bl	800d898 <HAL_TIM_PWM_ConfigChannel>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8005314:	f7ff fd3e 	bl	8004d94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005318:	2300      	movs	r3, #0
 800531a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800531c:	2300      	movs	r3, #0
 800531e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005328:	2300      	movs	r3, #0
 800532a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800532c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005330:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005332:	2300      	movs	r3, #0
 8005334:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005336:	2300      	movs	r3, #0
 8005338:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800533a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800533e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005340:	2300      	movs	r3, #0
 8005342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005344:	2300      	movs	r3, #0
 8005346:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005348:	1d3b      	adds	r3, r7, #4
 800534a:	4619      	mov	r1, r3
 800534c:	4807      	ldr	r0, [pc, #28]	@ (800536c <MX_TIM1_Init+0x118>)
 800534e:	f009 f89f 	bl	800e490 <HAL_TIMEx_ConfigBreakDeadTime>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8005358:	f7ff fd1c 	bl	8004d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800535c:	4803      	ldr	r0, [pc, #12]	@ (800536c <MX_TIM1_Init+0x118>)
 800535e:	f000 f82b 	bl	80053b8 <HAL_TIM_MspPostInit>

}
 8005362:	bf00      	nop
 8005364:	3760      	adds	r7, #96	@ 0x60
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	24030b70 	.word	0x24030b70
 8005370:	40010000 	.word	0x40010000

08005374 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a0b      	ldr	r2, [pc, #44]	@ (80053b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d10e      	bne.n	80053a4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005386:	4b0b      	ldr	r3, [pc, #44]	@ (80053b4 <HAL_TIM_PWM_MspInit+0x40>)
 8005388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800538c:	4a09      	ldr	r2, [pc, #36]	@ (80053b4 <HAL_TIM_PWM_MspInit+0x40>)
 800538e:	f043 0301 	orr.w	r3, r3, #1
 8005392:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005396:	4b07      	ldr	r3, [pc, #28]	@ (80053b4 <HAL_TIM_PWM_MspInit+0x40>)
 8005398:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800539c:	f003 0301 	and.w	r3, r3, #1
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80053a4:	bf00      	nop
 80053a6:	3714      	adds	r7, #20
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	40010000 	.word	0x40010000
 80053b4:	58024400 	.word	0x58024400

080053b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053c0:	f107 030c 	add.w	r3, r7, #12
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	605a      	str	r2, [r3, #4]
 80053ca:	609a      	str	r2, [r3, #8]
 80053cc:	60da      	str	r2, [r3, #12]
 80053ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a13      	ldr	r2, [pc, #76]	@ (8005424 <HAL_TIM_MspPostInit+0x6c>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d11f      	bne.n	800541a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80053da:	4b13      	ldr	r3, [pc, #76]	@ (8005428 <HAL_TIM_MspPostInit+0x70>)
 80053dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053e0:	4a11      	ldr	r2, [pc, #68]	@ (8005428 <HAL_TIM_MspPostInit+0x70>)
 80053e2:	f043 0310 	orr.w	r3, r3, #16
 80053e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80053ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005428 <HAL_TIM_MspPostInit+0x70>)
 80053ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	60bb      	str	r3, [r7, #8]
 80053f6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80053f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053fe:	2302      	movs	r3, #2
 8005400:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005406:	2300      	movs	r3, #0
 8005408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800540a:	2301      	movs	r3, #1
 800540c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800540e:	f107 030c 	add.w	r3, r7, #12
 8005412:	4619      	mov	r1, r3
 8005414:	4805      	ldr	r0, [pc, #20]	@ (800542c <HAL_TIM_MspPostInit+0x74>)
 8005416:	f003 fcdb 	bl	8008dd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800541a:	bf00      	nop
 800541c:	3720      	adds	r7, #32
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40010000 	.word	0x40010000
 8005428:	58024400 	.word	0x58024400
 800542c:	58021000 	.word	0x58021000

08005430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005430:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005468 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005434:	f7ff fe96 	bl	8005164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005438:	480c      	ldr	r0, [pc, #48]	@ (800546c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800543a:	490d      	ldr	r1, [pc, #52]	@ (8005470 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800543c:	4a0d      	ldr	r2, [pc, #52]	@ (8005474 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800543e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005440:	e002      	b.n	8005448 <LoopCopyDataInit>

08005442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005446:	3304      	adds	r3, #4

08005448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800544a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800544c:	d3f9      	bcc.n	8005442 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800544e:	4a0a      	ldr	r2, [pc, #40]	@ (8005478 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005450:	4c0a      	ldr	r4, [pc, #40]	@ (800547c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005454:	e001      	b.n	800545a <LoopFillZerobss>

08005456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005458:	3204      	adds	r2, #4

0800545a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800545a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800545c:	d3fb      	bcc.n	8005456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800545e:	f010 fc17 	bl	8015c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005462:	f7ff f98d 	bl	8004780 <main>
  bx  lr
 8005466:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005468:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800546c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005470:	24002e78 	.word	0x24002e78
  ldr r2, =_sidata
 8005474:	08024484 	.word	0x08024484
  ldr r2, =_sbss
 8005478:	2400c480 	.word	0x2400c480
  ldr r4, =_ebss
 800547c:	24030f04 	.word	0x24030f04

08005480 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005480:	e7fe      	b.n	8005480 <ADC3_IRQHandler>
	...

08005484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800548a:	2003      	movs	r0, #3
 800548c:	f000 f98e 	bl	80057ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005490:	f005 fd36 	bl	800af00 <HAL_RCC_GetSysClockFreq>
 8005494:	4602      	mov	r2, r0
 8005496:	4b15      	ldr	r3, [pc, #84]	@ (80054ec <HAL_Init+0x68>)
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	0a1b      	lsrs	r3, r3, #8
 800549c:	f003 030f 	and.w	r3, r3, #15
 80054a0:	4913      	ldr	r1, [pc, #76]	@ (80054f0 <HAL_Init+0x6c>)
 80054a2:	5ccb      	ldrb	r3, [r1, r3]
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
 80054ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054ae:	4b0f      	ldr	r3, [pc, #60]	@ (80054ec <HAL_Init+0x68>)
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	4a0e      	ldr	r2, [pc, #56]	@ (80054f0 <HAL_Init+0x6c>)
 80054b8:	5cd3      	ldrb	r3, [r2, r3]
 80054ba:	f003 031f 	and.w	r3, r3, #31
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	fa22 f303 	lsr.w	r3, r2, r3
 80054c4:	4a0b      	ldr	r2, [pc, #44]	@ (80054f4 <HAL_Init+0x70>)
 80054c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80054c8:	4a0b      	ldr	r2, [pc, #44]	@ (80054f8 <HAL_Init+0x74>)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80054ce:	200f      	movs	r0, #15
 80054d0:	f000 f814 	bl	80054fc <HAL_InitTick>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e002      	b.n	80054e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80054de:	f7ff fdad 	bl	800503c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3708      	adds	r7, #8
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	58024400 	.word	0x58024400
 80054f0:	0801daf4 	.word	0x0801daf4
 80054f4:	24000098 	.word	0x24000098
 80054f8:	24000094 	.word	0x24000094

080054fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005504:	4b15      	ldr	r3, [pc, #84]	@ (800555c <HAL_InitTick+0x60>)
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e021      	b.n	8005554 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005510:	4b13      	ldr	r3, [pc, #76]	@ (8005560 <HAL_InitTick+0x64>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	4b11      	ldr	r3, [pc, #68]	@ (800555c <HAL_InitTick+0x60>)
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	4619      	mov	r1, r3
 800551a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800551e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005522:	fbb2 f3f3 	udiv	r3, r2, r3
 8005526:	4618      	mov	r0, r3
 8005528:	f000 f973 	bl	8005812 <HAL_SYSTICK_Config>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e00e      	b.n	8005554 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b0f      	cmp	r3, #15
 800553a:	d80a      	bhi.n	8005552 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800553c:	2200      	movs	r2, #0
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	f04f 30ff 	mov.w	r0, #4294967295
 8005544:	f000 f93d 	bl	80057c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005548:	4a06      	ldr	r2, [pc, #24]	@ (8005564 <HAL_InitTick+0x68>)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	e000      	b.n	8005554 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
}
 8005554:	4618      	mov	r0, r3
 8005556:	3708      	adds	r7, #8
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	240000a0 	.word	0x240000a0
 8005560:	24000094 	.word	0x24000094
 8005564:	2400009c 	.word	0x2400009c

08005568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800556c:	4b06      	ldr	r3, [pc, #24]	@ (8005588 <HAL_IncTick+0x20>)
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	461a      	mov	r2, r3
 8005572:	4b06      	ldr	r3, [pc, #24]	@ (800558c <HAL_IncTick+0x24>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4413      	add	r3, r2
 8005578:	4a04      	ldr	r2, [pc, #16]	@ (800558c <HAL_IncTick+0x24>)
 800557a:	6013      	str	r3, [r2, #0]
}
 800557c:	bf00      	nop
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	240000a0 	.word	0x240000a0
 800558c:	24030bbc 	.word	0x24030bbc

08005590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
  return uwTick;
 8005594:	4b03      	ldr	r3, [pc, #12]	@ (80055a4 <HAL_GetTick+0x14>)
 8005596:	681b      	ldr	r3, [r3, #0]
}
 8005598:	4618      	mov	r0, r3
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	24030bbc 	.word	0x24030bbc

080055a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055b0:	f7ff ffee 	bl	8005590 <HAL_GetTick>
 80055b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c0:	d005      	beq.n	80055ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055c2:	4b0a      	ldr	r3, [pc, #40]	@ (80055ec <HAL_Delay+0x44>)
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	461a      	mov	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4413      	add	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80055ce:	bf00      	nop
 80055d0:	f7ff ffde 	bl	8005590 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d8f7      	bhi.n	80055d0 <HAL_Delay+0x28>
  {
  }
}
 80055e0:	bf00      	nop
 80055e2:	bf00      	nop
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	240000a0 	.word	0x240000a0

080055f0 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80055f0:	b480      	push	{r7}
 80055f2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80055f4:	4b04      	ldr	r3, [pc, #16]	@ (8005608 <HAL_GetDEVID+0x18>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	5c001000 	.word	0x5c001000

0800560c <__NVIC_SetPriorityGrouping>:
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800561c:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <__NVIC_SetPriorityGrouping+0x40>)
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005628:	4013      	ands	r3, r2
 800562a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005634:	4b06      	ldr	r3, [pc, #24]	@ (8005650 <__NVIC_SetPriorityGrouping+0x44>)
 8005636:	4313      	orrs	r3, r2
 8005638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800563a:	4a04      	ldr	r2, [pc, #16]	@ (800564c <__NVIC_SetPriorityGrouping+0x40>)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	60d3      	str	r3, [r2, #12]
}
 8005640:	bf00      	nop
 8005642:	3714      	adds	r7, #20
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	e000ed00 	.word	0xe000ed00
 8005650:	05fa0000 	.word	0x05fa0000

08005654 <__NVIC_GetPriorityGrouping>:
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005658:	4b04      	ldr	r3, [pc, #16]	@ (800566c <__NVIC_GetPriorityGrouping+0x18>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	0a1b      	lsrs	r3, r3, #8
 800565e:	f003 0307 	and.w	r3, r3, #7
}
 8005662:	4618      	mov	r0, r3
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	e000ed00 	.word	0xe000ed00

08005670 <__NVIC_EnableIRQ>:
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800567a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800567e:	2b00      	cmp	r3, #0
 8005680:	db0b      	blt.n	800569a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005682:	88fb      	ldrh	r3, [r7, #6]
 8005684:	f003 021f 	and.w	r2, r3, #31
 8005688:	4907      	ldr	r1, [pc, #28]	@ (80056a8 <__NVIC_EnableIRQ+0x38>)
 800568a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	2001      	movs	r0, #1
 8005692:	fa00 f202 	lsl.w	r2, r0, r2
 8005696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	e000e100 	.word	0xe000e100

080056ac <__NVIC_SetPriority>:
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	4603      	mov	r3, r0
 80056b4:	6039      	str	r1, [r7, #0]
 80056b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80056b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	db0a      	blt.n	80056d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	490c      	ldr	r1, [pc, #48]	@ (80056f8 <__NVIC_SetPriority+0x4c>)
 80056c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056ca:	0112      	lsls	r2, r2, #4
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	440b      	add	r3, r1
 80056d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80056d4:	e00a      	b.n	80056ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	4908      	ldr	r1, [pc, #32]	@ (80056fc <__NVIC_SetPriority+0x50>)
 80056dc:	88fb      	ldrh	r3, [r7, #6]
 80056de:	f003 030f 	and.w	r3, r3, #15
 80056e2:	3b04      	subs	r3, #4
 80056e4:	0112      	lsls	r2, r2, #4
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	440b      	add	r3, r1
 80056ea:	761a      	strb	r2, [r3, #24]
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	e000e100 	.word	0xe000e100
 80056fc:	e000ed00 	.word	0xe000ed00

08005700 <NVIC_EncodePriority>:
{
 8005700:	b480      	push	{r7}
 8005702:	b089      	sub	sp, #36	@ 0x24
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f1c3 0307 	rsb	r3, r3, #7
 800571a:	2b04      	cmp	r3, #4
 800571c:	bf28      	it	cs
 800571e:	2304      	movcs	r3, #4
 8005720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	3304      	adds	r3, #4
 8005726:	2b06      	cmp	r3, #6
 8005728:	d902      	bls.n	8005730 <NVIC_EncodePriority+0x30>
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3b03      	subs	r3, #3
 800572e:	e000      	b.n	8005732 <NVIC_EncodePriority+0x32>
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005734:	f04f 32ff 	mov.w	r2, #4294967295
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	fa02 f303 	lsl.w	r3, r2, r3
 800573e:	43da      	mvns	r2, r3
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	401a      	ands	r2, r3
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005748:	f04f 31ff 	mov.w	r1, #4294967295
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	fa01 f303 	lsl.w	r3, r1, r3
 8005752:	43d9      	mvns	r1, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005758:	4313      	orrs	r3, r2
}
 800575a:	4618      	mov	r0, r3
 800575c:	3724      	adds	r7, #36	@ 0x24
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
	...

08005768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3b01      	subs	r3, #1
 8005774:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005778:	d301      	bcc.n	800577e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800577a:	2301      	movs	r3, #1
 800577c:	e00f      	b.n	800579e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800577e:	4a0a      	ldr	r2, [pc, #40]	@ (80057a8 <SysTick_Config+0x40>)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3b01      	subs	r3, #1
 8005784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005786:	210f      	movs	r1, #15
 8005788:	f04f 30ff 	mov.w	r0, #4294967295
 800578c:	f7ff ff8e 	bl	80056ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005790:	4b05      	ldr	r3, [pc, #20]	@ (80057a8 <SysTick_Config+0x40>)
 8005792:	2200      	movs	r2, #0
 8005794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005796:	4b04      	ldr	r3, [pc, #16]	@ (80057a8 <SysTick_Config+0x40>)
 8005798:	2207      	movs	r2, #7
 800579a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	e000e010 	.word	0xe000e010

080057ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7ff ff29 	bl	800560c <__NVIC_SetPriorityGrouping>
}
 80057ba:	bf00      	nop
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b086      	sub	sp, #24
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	4603      	mov	r3, r0
 80057ca:	60b9      	str	r1, [r7, #8]
 80057cc:	607a      	str	r2, [r7, #4]
 80057ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057d0:	f7ff ff40 	bl	8005654 <__NVIC_GetPriorityGrouping>
 80057d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	68b9      	ldr	r1, [r7, #8]
 80057da:	6978      	ldr	r0, [r7, #20]
 80057dc:	f7ff ff90 	bl	8005700 <NVIC_EncodePriority>
 80057e0:	4602      	mov	r2, r0
 80057e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80057e6:	4611      	mov	r1, r2
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff ff5f 	bl	80056ac <__NVIC_SetPriority>
}
 80057ee:	bf00      	nop
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	4603      	mov	r3, r0
 80057fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005800:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff ff33 	bl	8005670 <__NVIC_EnableIRQ>
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b082      	sub	sp, #8
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff ffa4 	bl	8005768 <SysTick_Config>
 8005820:	4603      	mov	r3, r0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005830:	f3bf 8f5f 	dmb	sy
}
 8005834:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005836:	4b07      	ldr	r3, [pc, #28]	@ (8005854 <HAL_MPU_Disable+0x28>)
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	4a06      	ldr	r2, [pc, #24]	@ (8005854 <HAL_MPU_Disable+0x28>)
 800583c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005840:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005842:	4b05      	ldr	r3, [pc, #20]	@ (8005858 <HAL_MPU_Disable+0x2c>)
 8005844:	2200      	movs	r2, #0
 8005846:	605a      	str	r2, [r3, #4]
}
 8005848:	bf00      	nop
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	e000ed00 	.word	0xe000ed00
 8005858:	e000ed90 	.word	0xe000ed90

0800585c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005864:	4a0b      	ldr	r2, [pc, #44]	@ (8005894 <HAL_MPU_Enable+0x38>)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f043 0301 	orr.w	r3, r3, #1
 800586c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800586e:	4b0a      	ldr	r3, [pc, #40]	@ (8005898 <HAL_MPU_Enable+0x3c>)
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	4a09      	ldr	r2, [pc, #36]	@ (8005898 <HAL_MPU_Enable+0x3c>)
 8005874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005878:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800587a:	f3bf 8f4f 	dsb	sy
}
 800587e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005880:	f3bf 8f6f 	isb	sy
}
 8005884:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005886:	bf00      	nop
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	e000ed90 	.word	0xe000ed90
 8005898:	e000ed00 	.word	0xe000ed00

0800589c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	785a      	ldrb	r2, [r3, #1]
 80058a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005920 <HAL_MPU_ConfigRegion+0x84>)
 80058aa:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d029      	beq.n	8005908 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80058b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005920 <HAL_MPU_ConfigRegion+0x84>)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	7b1b      	ldrb	r3, [r3, #12]
 80058c0:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	7adb      	ldrb	r3, [r3, #11]
 80058c6:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058c8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	7a9b      	ldrb	r3, [r3, #10]
 80058ce:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80058d0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	7b5b      	ldrb	r3, [r3, #13]
 80058d6:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80058d8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	7b9b      	ldrb	r3, [r3, #14]
 80058de:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80058e0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7bdb      	ldrb	r3, [r3, #15]
 80058e6:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80058e8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	7a5b      	ldrb	r3, [r3, #9]
 80058ee:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80058f0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	7a1b      	ldrb	r3, [r3, #8]
 80058f6:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80058f8:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005900:	4a07      	ldr	r2, [pc, #28]	@ (8005920 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005902:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005904:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8005906:	e005      	b.n	8005914 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8005908:	4b05      	ldr	r3, [pc, #20]	@ (8005920 <HAL_MPU_ConfigRegion+0x84>)
 800590a:	2200      	movs	r2, #0
 800590c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800590e:	4b04      	ldr	r3, [pc, #16]	@ (8005920 <HAL_MPU_ConfigRegion+0x84>)
 8005910:	2200      	movs	r2, #0
 8005912:	611a      	str	r2, [r3, #16]
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	e000ed90 	.word	0xe000ed90

08005924 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e069      	b.n	8005a0a <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d102      	bne.n	8005948 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fe fb5e 	bl	8004004 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6819      	ldr	r1, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	4b2a      	ldr	r3, [pc, #168]	@ (8005a14 <HAL_DCMI_Init+0xf0>)
 800596a:	400b      	ands	r3, r1
 800596c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6819      	ldr	r1, [r3, #0]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005982:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800598e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800599a:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a0:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80059a6:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ac:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059b2:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d112      	bne.n	80059ea <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	7f1b      	ldrb	r3, [r3, #28]
 80059c8:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	7f5b      	ldrb	r3, [r3, #29]
 80059ce:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059d0:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	7f9b      	ldrb	r3, [r3, #30]
 80059d6:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80059d8:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	7fdb      	ldrb	r3, [r3, #31]
 80059e0:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80059e6:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059e8:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68da      	ldr	r2, [r3, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f042 021e 	orr.w	r2, r2, #30
 80059f8:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	ffe0f007 	.word	0xffe0f007

08005a18 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
 8005a24:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d101      	bne.n	8005a34 <HAL_DCMI_Start_DMA+0x1c>
 8005a30:	2302      	movs	r3, #2
 8005a32:	e0ab      	b.n	8005b8c <HAL_DCMI_Start_DMA+0x174>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a52:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f022 0202 	bic.w	r2, r2, #2
 8005a62:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6819      	ldr	r1, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a78:	4a46      	ldr	r2, [pc, #280]	@ (8005b94 <HAL_DCMI_Start_DMA+0x17c>)
 8005a7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a80:	4a45      	ldr	r2, [pc, #276]	@ (8005b98 <HAL_DCMI_Start_DMA+0x180>)
 8005a82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a88:	2200      	movs	r2, #0
 8005a8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	641a      	str	r2, [r3, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	645a      	str	r2, [r3, #68]	@ 0x44

  if (Length <= 0xFFFFU)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aaa:	d219      	bcs.n	8005ae0 <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3328      	adds	r3, #40	@ 0x28
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	f000 fd16 	bl	80064ec <HAL_DMA_Start_IT>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d055      	beq.n	8005b72 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2240      	movs	r2, #64	@ 0x40
 8005aca:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e055      	b.n	8005b8c <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8005b94 <HAL_DCMI_Start_DMA+0x17c>)
 8005ae6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2201      	movs	r2, #1
 8005aec:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8005afa:	e009      	b.n	8005b10 <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b00:	085a      	lsrs	r2, r3, #1
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0a:	005a      	lsls	r2, r3, #1
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	639a      	str	r2, [r3, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b18:	d2f0      	bcs.n	8005afc <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1e:	1e9a      	subs	r2, r3, #2
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	4413      	add	r3, r2
 8005b36:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3328      	adds	r3, #40	@ 0x28
 8005b42:	4619      	mov	r1, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	f002 fc8f 	bl	8008470 <HAL_DMAEx_MultiBufferStart_IT>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00c      	beq.n	8005b72 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2240      	movs	r2, #64	@ 0x40
 8005b5c:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e00c      	b.n	8005b8c <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 0201 	orr.w	r2, r2, #1
 8005b80:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	08005cdd 	.word	0x08005cdd
 8005b98:	08005e03 	.word	0x08005e03

08005b9c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d016      	beq.n	8005be4 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2204      	movs	r2, #4
 8005bbc:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bc2:	f043 0202 	orr.w	r2, r3, #2
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2204      	movs	r2, #4
 8005bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bd6:	4a31      	ldr	r2, [pc, #196]	@ (8005c9c <HAL_DCMI_IRQHandler+0x100>)
 8005bd8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bde:	4618      	mov	r0, r3
 8005be0:	f000 feee 	bl	80069c0 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d016      	beq.n	8005c1c <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bfa:	f043 0201 	orr.w	r2, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2204      	movs	r2, #4
 8005c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c0e:	4a23      	ldr	r2, [pc, #140]	@ (8005c9c <HAL_DCMI_IRQHandler+0x100>)
 8005c10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 fed2 	bl	80069c0 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 0310 	and.w	r3, r3, #16
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2210      	movs	r2, #16
 8005c2c:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f840 	bl	8005cb4 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d006      	beq.n	8005c4c <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2208      	movs	r2, #8
 8005c44:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f83e 	bl	8005cc8 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d01d      	beq.n	8005c92 <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0302 	and.w	r3, r3, #2
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d107      	bne.n	8005c74 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 021e 	bic.w	r2, r2, #30
 8005c72:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0201 	bic.w	r2, r2, #1
 8005c82:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f7ff f851 	bl	8004d34 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8005c92:	bf00      	nop
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	08005e03 	.word	0x08005e03

08005ca0 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce8:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d043      	beq.n	8005d7a <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005cfe:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d118      	bne.n	8005d3e <DCMI_DMAXferCplt+0x62>
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d015      	beq.n	8005d3e <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d24:	00da      	lsls	r2, r3, #3
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4413      	add	r3, r2
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	f002 fefd 	bl	8008b2c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d36:	1e5a      	subs	r2, r3, #1
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d3c:	e044      	b.n	8005dc8 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d13c      	bne.n	8005dc8 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d60:	00da      	lsls	r2, r3, #3
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	4413      	add	r3, r2
 8005d66:	2201      	movs	r2, #1
 8005d68:	4619      	mov	r1, r3
 8005d6a:	f002 fedf 	bl	8008b2c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d72:	1e5a      	subs	r2, r3, #1
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d78:	e026      	b.n	8005dc8 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d006      	beq.n	8005d98 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005d94:	60da      	str	r2, [r3, #12]
 8005d96:	e017      	b.n	8005dc8 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10f      	bne.n	8005dc8 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dac:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db2:	0099      	lsls	r1, r3, #2
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	440a      	add	r2, r1
 8005dbe:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	639a      	str	r2, [r3, #56]	@ 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d112      	bne.n	8005dfa <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d103      	bne.n	8005dfa <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 8005dfa:	bf00      	nop
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b084      	sub	sp, #16
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0e:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d009      	beq.n	8005e2e <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8005e2e:	68f8      	ldr	r0, [r7, #12]
 8005e30:	f7ff ff36 	bl	8005ca0 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8005e34:	bf00      	nop
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005e44:	f7ff fba4 	bl	8005590 <HAL_GetTick>
 8005e48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e312      	b.n	800647a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a66      	ldr	r2, [pc, #408]	@ (8005ff4 <HAL_DMA_Init+0x1b8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d04a      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a65      	ldr	r2, [pc, #404]	@ (8005ff8 <HAL_DMA_Init+0x1bc>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d045      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a63      	ldr	r2, [pc, #396]	@ (8005ffc <HAL_DMA_Init+0x1c0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d040      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a62      	ldr	r2, [pc, #392]	@ (8006000 <HAL_DMA_Init+0x1c4>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d03b      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a60      	ldr	r2, [pc, #384]	@ (8006004 <HAL_DMA_Init+0x1c8>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d036      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a5f      	ldr	r2, [pc, #380]	@ (8006008 <HAL_DMA_Init+0x1cc>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d031      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a5d      	ldr	r2, [pc, #372]	@ (800600c <HAL_DMA_Init+0x1d0>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d02c      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a5c      	ldr	r2, [pc, #368]	@ (8006010 <HAL_DMA_Init+0x1d4>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d027      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a5a      	ldr	r2, [pc, #360]	@ (8006014 <HAL_DMA_Init+0x1d8>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d022      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a59      	ldr	r2, [pc, #356]	@ (8006018 <HAL_DMA_Init+0x1dc>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d01d      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a57      	ldr	r2, [pc, #348]	@ (800601c <HAL_DMA_Init+0x1e0>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d018      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a56      	ldr	r2, [pc, #344]	@ (8006020 <HAL_DMA_Init+0x1e4>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d013      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a54      	ldr	r2, [pc, #336]	@ (8006024 <HAL_DMA_Init+0x1e8>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d00e      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a53      	ldr	r2, [pc, #332]	@ (8006028 <HAL_DMA_Init+0x1ec>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d009      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a51      	ldr	r2, [pc, #324]	@ (800602c <HAL_DMA_Init+0x1f0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d004      	beq.n	8005ef4 <HAL_DMA_Init+0xb8>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a50      	ldr	r2, [pc, #320]	@ (8006030 <HAL_DMA_Init+0x1f4>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d101      	bne.n	8005ef8 <HAL_DMA_Init+0xbc>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e000      	b.n	8005efa <HAL_DMA_Init+0xbe>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 813c 	beq.w	8006178 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a37      	ldr	r2, [pc, #220]	@ (8005ff4 <HAL_DMA_Init+0x1b8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d04a      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a36      	ldr	r2, [pc, #216]	@ (8005ff8 <HAL_DMA_Init+0x1bc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d045      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a34      	ldr	r2, [pc, #208]	@ (8005ffc <HAL_DMA_Init+0x1c0>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d040      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a33      	ldr	r2, [pc, #204]	@ (8006000 <HAL_DMA_Init+0x1c4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d03b      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a31      	ldr	r2, [pc, #196]	@ (8006004 <HAL_DMA_Init+0x1c8>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d036      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a30      	ldr	r2, [pc, #192]	@ (8006008 <HAL_DMA_Init+0x1cc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d031      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a2e      	ldr	r2, [pc, #184]	@ (800600c <HAL_DMA_Init+0x1d0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d02c      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8006010 <HAL_DMA_Init+0x1d4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d027      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a2b      	ldr	r2, [pc, #172]	@ (8006014 <HAL_DMA_Init+0x1d8>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d022      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a2a      	ldr	r2, [pc, #168]	@ (8006018 <HAL_DMA_Init+0x1dc>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d01d      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a28      	ldr	r2, [pc, #160]	@ (800601c <HAL_DMA_Init+0x1e0>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d018      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a27      	ldr	r2, [pc, #156]	@ (8006020 <HAL_DMA_Init+0x1e4>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d013      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a25      	ldr	r2, [pc, #148]	@ (8006024 <HAL_DMA_Init+0x1e8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d00e      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a24      	ldr	r2, [pc, #144]	@ (8006028 <HAL_DMA_Init+0x1ec>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d009      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a22      	ldr	r2, [pc, #136]	@ (800602c <HAL_DMA_Init+0x1f0>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d004      	beq.n	8005fb0 <HAL_DMA_Init+0x174>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a21      	ldr	r2, [pc, #132]	@ (8006030 <HAL_DMA_Init+0x1f4>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d108      	bne.n	8005fc2 <HAL_DMA_Init+0x186>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0201 	bic.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	e007      	b.n	8005fd2 <HAL_DMA_Init+0x196>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0201 	bic.w	r2, r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005fd2:	e02f      	b.n	8006034 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fd4:	f7ff fadc 	bl	8005590 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	2b05      	cmp	r3, #5
 8005fe0:	d928      	bls.n	8006034 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2203      	movs	r2, #3
 8005fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e242      	b.n	800647a <HAL_DMA_Init+0x63e>
 8005ff4:	40020010 	.word	0x40020010
 8005ff8:	40020028 	.word	0x40020028
 8005ffc:	40020040 	.word	0x40020040
 8006000:	40020058 	.word	0x40020058
 8006004:	40020070 	.word	0x40020070
 8006008:	40020088 	.word	0x40020088
 800600c:	400200a0 	.word	0x400200a0
 8006010:	400200b8 	.word	0x400200b8
 8006014:	40020410 	.word	0x40020410
 8006018:	40020428 	.word	0x40020428
 800601c:	40020440 	.word	0x40020440
 8006020:	40020458 	.word	0x40020458
 8006024:	40020470 	.word	0x40020470
 8006028:	40020488 	.word	0x40020488
 800602c:	400204a0 	.word	0x400204a0
 8006030:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1c8      	bne.n	8005fd4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4b83      	ldr	r3, [pc, #524]	@ (800625c <HAL_DMA_Init+0x420>)
 800604e:	4013      	ands	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800605a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006066:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006072:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006084:	2b04      	cmp	r3, #4
 8006086:	d107      	bne.n	8006098 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006090:	4313      	orrs	r3, r2
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	4313      	orrs	r3, r2
 8006096:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	2b28      	cmp	r3, #40	@ 0x28
 800609e:	d903      	bls.n	80060a8 <HAL_DMA_Init+0x26c>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80060a6:	d91f      	bls.n	80060e8 <HAL_DMA_Init+0x2ac>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80060ae:	d903      	bls.n	80060b8 <HAL_DMA_Init+0x27c>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	2b42      	cmp	r3, #66	@ 0x42
 80060b6:	d917      	bls.n	80060e8 <HAL_DMA_Init+0x2ac>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	2b46      	cmp	r3, #70	@ 0x46
 80060be:	d903      	bls.n	80060c8 <HAL_DMA_Init+0x28c>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	2b48      	cmp	r3, #72	@ 0x48
 80060c6:	d90f      	bls.n	80060e8 <HAL_DMA_Init+0x2ac>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b4e      	cmp	r3, #78	@ 0x4e
 80060ce:	d903      	bls.n	80060d8 <HAL_DMA_Init+0x29c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2b52      	cmp	r3, #82	@ 0x52
 80060d6:	d907      	bls.n	80060e8 <HAL_DMA_Init+0x2ac>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	2b73      	cmp	r3, #115	@ 0x73
 80060de:	d905      	bls.n	80060ec <HAL_DMA_Init+0x2b0>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b77      	cmp	r3, #119	@ 0x77
 80060e6:	d801      	bhi.n	80060ec <HAL_DMA_Init+0x2b0>
 80060e8:	2301      	movs	r3, #1
 80060ea:	e000      	b.n	80060ee <HAL_DMA_Init+0x2b2>
 80060ec:	2300      	movs	r3, #0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060f8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f023 0307 	bic.w	r3, r3, #7
 8006110:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	2b04      	cmp	r3, #4
 8006122:	d117      	bne.n	8006154 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00e      	beq.n	8006154 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f002 f810 	bl	800815c <DMA_CheckFifoParam>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d008      	beq.n	8006154 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2240      	movs	r2, #64	@ 0x40
 8006146:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e192      	b.n	800647a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f001 ff4b 	bl	8007ff8 <DMA_CalcBaseAndBitshift>
 8006162:	4603      	mov	r3, r0
 8006164:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800616a:	f003 031f 	and.w	r3, r3, #31
 800616e:	223f      	movs	r2, #63	@ 0x3f
 8006170:	409a      	lsls	r2, r3
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	609a      	str	r2, [r3, #8]
 8006176:	e0c8      	b.n	800630a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a38      	ldr	r2, [pc, #224]	@ (8006260 <HAL_DMA_Init+0x424>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d022      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a37      	ldr	r2, [pc, #220]	@ (8006264 <HAL_DMA_Init+0x428>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d01d      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a35      	ldr	r2, [pc, #212]	@ (8006268 <HAL_DMA_Init+0x42c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d018      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a34      	ldr	r2, [pc, #208]	@ (800626c <HAL_DMA_Init+0x430>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d013      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a32      	ldr	r2, [pc, #200]	@ (8006270 <HAL_DMA_Init+0x434>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00e      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a31      	ldr	r2, [pc, #196]	@ (8006274 <HAL_DMA_Init+0x438>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d009      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a2f      	ldr	r2, [pc, #188]	@ (8006278 <HAL_DMA_Init+0x43c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d004      	beq.n	80061c8 <HAL_DMA_Init+0x38c>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a2e      	ldr	r2, [pc, #184]	@ (800627c <HAL_DMA_Init+0x440>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d101      	bne.n	80061cc <HAL_DMA_Init+0x390>
 80061c8:	2301      	movs	r3, #1
 80061ca:	e000      	b.n	80061ce <HAL_DMA_Init+0x392>
 80061cc:	2300      	movs	r3, #0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8092 	beq.w	80062f8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a21      	ldr	r2, [pc, #132]	@ (8006260 <HAL_DMA_Init+0x424>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d021      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a20      	ldr	r2, [pc, #128]	@ (8006264 <HAL_DMA_Init+0x428>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d01c      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006268 <HAL_DMA_Init+0x42c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d017      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a1d      	ldr	r2, [pc, #116]	@ (800626c <HAL_DMA_Init+0x430>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d012      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a1b      	ldr	r2, [pc, #108]	@ (8006270 <HAL_DMA_Init+0x434>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d00d      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a1a      	ldr	r2, [pc, #104]	@ (8006274 <HAL_DMA_Init+0x438>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d008      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a18      	ldr	r2, [pc, #96]	@ (8006278 <HAL_DMA_Init+0x43c>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d003      	beq.n	8006222 <HAL_DMA_Init+0x3e6>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a17      	ldr	r2, [pc, #92]	@ (800627c <HAL_DMA_Init+0x440>)
 8006220:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2202      	movs	r2, #2
 8006226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4b10      	ldr	r3, [pc, #64]	@ (8006280 <HAL_DMA_Init+0x444>)
 800623e:	4013      	ands	r3, r2
 8006240:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	2b40      	cmp	r3, #64	@ 0x40
 8006248:	d01c      	beq.n	8006284 <HAL_DMA_Init+0x448>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	2b80      	cmp	r3, #128	@ 0x80
 8006250:	d102      	bne.n	8006258 <HAL_DMA_Init+0x41c>
 8006252:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006256:	e016      	b.n	8006286 <HAL_DMA_Init+0x44a>
 8006258:	2300      	movs	r3, #0
 800625a:	e014      	b.n	8006286 <HAL_DMA_Init+0x44a>
 800625c:	fe10803f 	.word	0xfe10803f
 8006260:	58025408 	.word	0x58025408
 8006264:	5802541c 	.word	0x5802541c
 8006268:	58025430 	.word	0x58025430
 800626c:	58025444 	.word	0x58025444
 8006270:	58025458 	.word	0x58025458
 8006274:	5802546c 	.word	0x5802546c
 8006278:	58025480 	.word	0x58025480
 800627c:	58025494 	.word	0x58025494
 8006280:	fffe000f 	.word	0xfffe000f
 8006284:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	68d2      	ldr	r2, [r2, #12]
 800628a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800628c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006294:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800629c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80062a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80062ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80062b4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	461a      	mov	r2, r3
 80062ca:	4b6e      	ldr	r3, [pc, #440]	@ (8006484 <HAL_DMA_Init+0x648>)
 80062cc:	4413      	add	r3, r2
 80062ce:	4a6e      	ldr	r2, [pc, #440]	@ (8006488 <HAL_DMA_Init+0x64c>)
 80062d0:	fba2 2303 	umull	r2, r3, r2, r3
 80062d4:	091b      	lsrs	r3, r3, #4
 80062d6:	009a      	lsls	r2, r3, #2
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f001 fe8b 	bl	8007ff8 <DMA_CalcBaseAndBitshift>
 80062e2:	4603      	mov	r3, r0
 80062e4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ea:	f003 031f 	and.w	r3, r3, #31
 80062ee:	2201      	movs	r2, #1
 80062f0:	409a      	lsls	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	605a      	str	r2, [r3, #4]
 80062f6:	e008      	b.n	800630a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2240      	movs	r2, #64	@ 0x40
 80062fc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2203      	movs	r2, #3
 8006302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e0b7      	b.n	800647a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a5f      	ldr	r2, [pc, #380]	@ (800648c <HAL_DMA_Init+0x650>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d072      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a5d      	ldr	r2, [pc, #372]	@ (8006490 <HAL_DMA_Init+0x654>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d06d      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a5c      	ldr	r2, [pc, #368]	@ (8006494 <HAL_DMA_Init+0x658>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d068      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a5a      	ldr	r2, [pc, #360]	@ (8006498 <HAL_DMA_Init+0x65c>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d063      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a59      	ldr	r2, [pc, #356]	@ (800649c <HAL_DMA_Init+0x660>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d05e      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a57      	ldr	r2, [pc, #348]	@ (80064a0 <HAL_DMA_Init+0x664>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d059      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a56      	ldr	r2, [pc, #344]	@ (80064a4 <HAL_DMA_Init+0x668>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d054      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a54      	ldr	r2, [pc, #336]	@ (80064a8 <HAL_DMA_Init+0x66c>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d04f      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a53      	ldr	r2, [pc, #332]	@ (80064ac <HAL_DMA_Init+0x670>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d04a      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a51      	ldr	r2, [pc, #324]	@ (80064b0 <HAL_DMA_Init+0x674>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d045      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a50      	ldr	r2, [pc, #320]	@ (80064b4 <HAL_DMA_Init+0x678>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d040      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a4e      	ldr	r2, [pc, #312]	@ (80064b8 <HAL_DMA_Init+0x67c>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d03b      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a4d      	ldr	r2, [pc, #308]	@ (80064bc <HAL_DMA_Init+0x680>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d036      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a4b      	ldr	r2, [pc, #300]	@ (80064c0 <HAL_DMA_Init+0x684>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d031      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a4a      	ldr	r2, [pc, #296]	@ (80064c4 <HAL_DMA_Init+0x688>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d02c      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a48      	ldr	r2, [pc, #288]	@ (80064c8 <HAL_DMA_Init+0x68c>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d027      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a47      	ldr	r2, [pc, #284]	@ (80064cc <HAL_DMA_Init+0x690>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d022      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a45      	ldr	r2, [pc, #276]	@ (80064d0 <HAL_DMA_Init+0x694>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d01d      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a44      	ldr	r2, [pc, #272]	@ (80064d4 <HAL_DMA_Init+0x698>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d018      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a42      	ldr	r2, [pc, #264]	@ (80064d8 <HAL_DMA_Init+0x69c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a41      	ldr	r2, [pc, #260]	@ (80064dc <HAL_DMA_Init+0x6a0>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00e      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a3f      	ldr	r2, [pc, #252]	@ (80064e0 <HAL_DMA_Init+0x6a4>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d009      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a3e      	ldr	r2, [pc, #248]	@ (80064e4 <HAL_DMA_Init+0x6a8>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d004      	beq.n	80063fa <HAL_DMA_Init+0x5be>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a3c      	ldr	r2, [pc, #240]	@ (80064e8 <HAL_DMA_Init+0x6ac>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d101      	bne.n	80063fe <HAL_DMA_Init+0x5c2>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e000      	b.n	8006400 <HAL_DMA_Init+0x5c4>
 80063fe:	2300      	movs	r3, #0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d032      	beq.n	800646a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f001 ff25 	bl	8008254 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	2b80      	cmp	r3, #128	@ 0x80
 8006410:	d102      	bne.n	8006418 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006420:	b2d2      	uxtb	r2, r2
 8006422:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800642c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d010      	beq.n	8006458 <HAL_DMA_Init+0x61c>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	2b08      	cmp	r3, #8
 800643c:	d80c      	bhi.n	8006458 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f001 ffa2 	bl	8008388 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006448:	2200      	movs	r2, #0
 800644a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006454:	605a      	str	r2, [r3, #4]
 8006456:	e008      	b.n	800646a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	a7fdabf8 	.word	0xa7fdabf8
 8006488:	cccccccd 	.word	0xcccccccd
 800648c:	40020010 	.word	0x40020010
 8006490:	40020028 	.word	0x40020028
 8006494:	40020040 	.word	0x40020040
 8006498:	40020058 	.word	0x40020058
 800649c:	40020070 	.word	0x40020070
 80064a0:	40020088 	.word	0x40020088
 80064a4:	400200a0 	.word	0x400200a0
 80064a8:	400200b8 	.word	0x400200b8
 80064ac:	40020410 	.word	0x40020410
 80064b0:	40020428 	.word	0x40020428
 80064b4:	40020440 	.word	0x40020440
 80064b8:	40020458 	.word	0x40020458
 80064bc:	40020470 	.word	0x40020470
 80064c0:	40020488 	.word	0x40020488
 80064c4:	400204a0 	.word	0x400204a0
 80064c8:	400204b8 	.word	0x400204b8
 80064cc:	58025408 	.word	0x58025408
 80064d0:	5802541c 	.word	0x5802541c
 80064d4:	58025430 	.word	0x58025430
 80064d8:	58025444 	.word	0x58025444
 80064dc:	58025458 	.word	0x58025458
 80064e0:	5802546c 	.word	0x5802546c
 80064e4:	58025480 	.word	0x58025480
 80064e8:	58025494 	.word	0x58025494

080064ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064fa:	2300      	movs	r3, #0
 80064fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e226      	b.n	8006956 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800650e:	2b01      	cmp	r3, #1
 8006510:	d101      	bne.n	8006516 <HAL_DMA_Start_IT+0x2a>
 8006512:	2302      	movs	r3, #2
 8006514:	e21f      	b.n	8006956 <HAL_DMA_Start_IT+0x46a>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b01      	cmp	r3, #1
 8006528:	f040 820a 	bne.w	8006940 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a68      	ldr	r2, [pc, #416]	@ (80066e0 <HAL_DMA_Start_IT+0x1f4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d04a      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a66      	ldr	r2, [pc, #408]	@ (80066e4 <HAL_DMA_Start_IT+0x1f8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d045      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a65      	ldr	r2, [pc, #404]	@ (80066e8 <HAL_DMA_Start_IT+0x1fc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d040      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a63      	ldr	r2, [pc, #396]	@ (80066ec <HAL_DMA_Start_IT+0x200>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d03b      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a62      	ldr	r2, [pc, #392]	@ (80066f0 <HAL_DMA_Start_IT+0x204>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d036      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a60      	ldr	r2, [pc, #384]	@ (80066f4 <HAL_DMA_Start_IT+0x208>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d031      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a5f      	ldr	r2, [pc, #380]	@ (80066f8 <HAL_DMA_Start_IT+0x20c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d02c      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a5d      	ldr	r2, [pc, #372]	@ (80066fc <HAL_DMA_Start_IT+0x210>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d027      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a5c      	ldr	r2, [pc, #368]	@ (8006700 <HAL_DMA_Start_IT+0x214>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d022      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a5a      	ldr	r2, [pc, #360]	@ (8006704 <HAL_DMA_Start_IT+0x218>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d01d      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a59      	ldr	r2, [pc, #356]	@ (8006708 <HAL_DMA_Start_IT+0x21c>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d018      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a57      	ldr	r2, [pc, #348]	@ (800670c <HAL_DMA_Start_IT+0x220>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d013      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a56      	ldr	r2, [pc, #344]	@ (8006710 <HAL_DMA_Start_IT+0x224>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d00e      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a54      	ldr	r2, [pc, #336]	@ (8006714 <HAL_DMA_Start_IT+0x228>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d009      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a53      	ldr	r2, [pc, #332]	@ (8006718 <HAL_DMA_Start_IT+0x22c>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d004      	beq.n	80065da <HAL_DMA_Start_IT+0xee>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a51      	ldr	r2, [pc, #324]	@ (800671c <HAL_DMA_Start_IT+0x230>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d108      	bne.n	80065ec <HAL_DMA_Start_IT+0x100>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0201 	bic.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	e007      	b.n	80065fc <HAL_DMA_Start_IT+0x110>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0201 	bic.w	r2, r2, #1
 80065fa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	68b9      	ldr	r1, [r7, #8]
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f001 fb4c 	bl	8007ca0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a34      	ldr	r2, [pc, #208]	@ (80066e0 <HAL_DMA_Start_IT+0x1f4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d04a      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a33      	ldr	r2, [pc, #204]	@ (80066e4 <HAL_DMA_Start_IT+0x1f8>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d045      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a31      	ldr	r2, [pc, #196]	@ (80066e8 <HAL_DMA_Start_IT+0x1fc>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d040      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a30      	ldr	r2, [pc, #192]	@ (80066ec <HAL_DMA_Start_IT+0x200>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d03b      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a2e      	ldr	r2, [pc, #184]	@ (80066f0 <HAL_DMA_Start_IT+0x204>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d036      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a2d      	ldr	r2, [pc, #180]	@ (80066f4 <HAL_DMA_Start_IT+0x208>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d031      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a2b      	ldr	r2, [pc, #172]	@ (80066f8 <HAL_DMA_Start_IT+0x20c>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d02c      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a2a      	ldr	r2, [pc, #168]	@ (80066fc <HAL_DMA_Start_IT+0x210>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d027      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a28      	ldr	r2, [pc, #160]	@ (8006700 <HAL_DMA_Start_IT+0x214>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d022      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a27      	ldr	r2, [pc, #156]	@ (8006704 <HAL_DMA_Start_IT+0x218>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d01d      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a25      	ldr	r2, [pc, #148]	@ (8006708 <HAL_DMA_Start_IT+0x21c>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d018      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a24      	ldr	r2, [pc, #144]	@ (800670c <HAL_DMA_Start_IT+0x220>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d013      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a22      	ldr	r2, [pc, #136]	@ (8006710 <HAL_DMA_Start_IT+0x224>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00e      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a21      	ldr	r2, [pc, #132]	@ (8006714 <HAL_DMA_Start_IT+0x228>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d009      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a1f      	ldr	r2, [pc, #124]	@ (8006718 <HAL_DMA_Start_IT+0x22c>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d004      	beq.n	80066a8 <HAL_DMA_Start_IT+0x1bc>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a1e      	ldr	r2, [pc, #120]	@ (800671c <HAL_DMA_Start_IT+0x230>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d101      	bne.n	80066ac <HAL_DMA_Start_IT+0x1c0>
 80066a8:	2301      	movs	r3, #1
 80066aa:	e000      	b.n	80066ae <HAL_DMA_Start_IT+0x1c2>
 80066ac:	2300      	movs	r3, #0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d036      	beq.n	8006720 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f023 021e 	bic.w	r2, r3, #30
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f042 0216 	orr.w	r2, r2, #22
 80066c4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d03e      	beq.n	800674c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f042 0208 	orr.w	r2, r2, #8
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	e035      	b.n	800674c <HAL_DMA_Start_IT+0x260>
 80066e0:	40020010 	.word	0x40020010
 80066e4:	40020028 	.word	0x40020028
 80066e8:	40020040 	.word	0x40020040
 80066ec:	40020058 	.word	0x40020058
 80066f0:	40020070 	.word	0x40020070
 80066f4:	40020088 	.word	0x40020088
 80066f8:	400200a0 	.word	0x400200a0
 80066fc:	400200b8 	.word	0x400200b8
 8006700:	40020410 	.word	0x40020410
 8006704:	40020428 	.word	0x40020428
 8006708:	40020440 	.word	0x40020440
 800670c:	40020458 	.word	0x40020458
 8006710:	40020470 	.word	0x40020470
 8006714:	40020488 	.word	0x40020488
 8006718:	400204a0 	.word	0x400204a0
 800671c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f023 020e 	bic.w	r2, r3, #14
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 020a 	orr.w	r2, r2, #10
 8006732:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0204 	orr.w	r2, r2, #4
 800674a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a83      	ldr	r2, [pc, #524]	@ (8006960 <HAL_DMA_Start_IT+0x474>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d072      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a82      	ldr	r2, [pc, #520]	@ (8006964 <HAL_DMA_Start_IT+0x478>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d06d      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a80      	ldr	r2, [pc, #512]	@ (8006968 <HAL_DMA_Start_IT+0x47c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d068      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a7f      	ldr	r2, [pc, #508]	@ (800696c <HAL_DMA_Start_IT+0x480>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d063      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a7d      	ldr	r2, [pc, #500]	@ (8006970 <HAL_DMA_Start_IT+0x484>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d05e      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a7c      	ldr	r2, [pc, #496]	@ (8006974 <HAL_DMA_Start_IT+0x488>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d059      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a7a      	ldr	r2, [pc, #488]	@ (8006978 <HAL_DMA_Start_IT+0x48c>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d054      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a79      	ldr	r2, [pc, #484]	@ (800697c <HAL_DMA_Start_IT+0x490>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d04f      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a77      	ldr	r2, [pc, #476]	@ (8006980 <HAL_DMA_Start_IT+0x494>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d04a      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a76      	ldr	r2, [pc, #472]	@ (8006984 <HAL_DMA_Start_IT+0x498>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d045      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a74      	ldr	r2, [pc, #464]	@ (8006988 <HAL_DMA_Start_IT+0x49c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d040      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a73      	ldr	r2, [pc, #460]	@ (800698c <HAL_DMA_Start_IT+0x4a0>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d03b      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a71      	ldr	r2, [pc, #452]	@ (8006990 <HAL_DMA_Start_IT+0x4a4>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d036      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a70      	ldr	r2, [pc, #448]	@ (8006994 <HAL_DMA_Start_IT+0x4a8>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d031      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a6e      	ldr	r2, [pc, #440]	@ (8006998 <HAL_DMA_Start_IT+0x4ac>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d02c      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a6d      	ldr	r2, [pc, #436]	@ (800699c <HAL_DMA_Start_IT+0x4b0>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d027      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a6b      	ldr	r2, [pc, #428]	@ (80069a0 <HAL_DMA_Start_IT+0x4b4>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d022      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a6a      	ldr	r2, [pc, #424]	@ (80069a4 <HAL_DMA_Start_IT+0x4b8>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d01d      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a68      	ldr	r2, [pc, #416]	@ (80069a8 <HAL_DMA_Start_IT+0x4bc>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d018      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a67      	ldr	r2, [pc, #412]	@ (80069ac <HAL_DMA_Start_IT+0x4c0>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d013      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a65      	ldr	r2, [pc, #404]	@ (80069b0 <HAL_DMA_Start_IT+0x4c4>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d00e      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a64      	ldr	r2, [pc, #400]	@ (80069b4 <HAL_DMA_Start_IT+0x4c8>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d009      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a62      	ldr	r2, [pc, #392]	@ (80069b8 <HAL_DMA_Start_IT+0x4cc>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d004      	beq.n	800683c <HAL_DMA_Start_IT+0x350>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a61      	ldr	r2, [pc, #388]	@ (80069bc <HAL_DMA_Start_IT+0x4d0>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d101      	bne.n	8006840 <HAL_DMA_Start_IT+0x354>
 800683c:	2301      	movs	r3, #1
 800683e:	e000      	b.n	8006842 <HAL_DMA_Start_IT+0x356>
 8006840:	2300      	movs	r3, #0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d01a      	beq.n	800687c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d007      	beq.n	8006864 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800685e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006862:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d007      	beq.n	800687c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006876:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800687a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a37      	ldr	r2, [pc, #220]	@ (8006960 <HAL_DMA_Start_IT+0x474>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d04a      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a36      	ldr	r2, [pc, #216]	@ (8006964 <HAL_DMA_Start_IT+0x478>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d045      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a34      	ldr	r2, [pc, #208]	@ (8006968 <HAL_DMA_Start_IT+0x47c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d040      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a33      	ldr	r2, [pc, #204]	@ (800696c <HAL_DMA_Start_IT+0x480>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d03b      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a31      	ldr	r2, [pc, #196]	@ (8006970 <HAL_DMA_Start_IT+0x484>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d036      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a30      	ldr	r2, [pc, #192]	@ (8006974 <HAL_DMA_Start_IT+0x488>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d031      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a2e      	ldr	r2, [pc, #184]	@ (8006978 <HAL_DMA_Start_IT+0x48c>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d02c      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a2d      	ldr	r2, [pc, #180]	@ (800697c <HAL_DMA_Start_IT+0x490>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d027      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006980 <HAL_DMA_Start_IT+0x494>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d022      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a2a      	ldr	r2, [pc, #168]	@ (8006984 <HAL_DMA_Start_IT+0x498>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d01d      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a28      	ldr	r2, [pc, #160]	@ (8006988 <HAL_DMA_Start_IT+0x49c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d018      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a27      	ldr	r2, [pc, #156]	@ (800698c <HAL_DMA_Start_IT+0x4a0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d013      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a25      	ldr	r2, [pc, #148]	@ (8006990 <HAL_DMA_Start_IT+0x4a4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00e      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a24      	ldr	r2, [pc, #144]	@ (8006994 <HAL_DMA_Start_IT+0x4a8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d009      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a22      	ldr	r2, [pc, #136]	@ (8006998 <HAL_DMA_Start_IT+0x4ac>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d004      	beq.n	800691c <HAL_DMA_Start_IT+0x430>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a21      	ldr	r2, [pc, #132]	@ (800699c <HAL_DMA_Start_IT+0x4b0>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d108      	bne.n	800692e <HAL_DMA_Start_IT+0x442>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f042 0201 	orr.w	r2, r2, #1
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	e012      	b.n	8006954 <HAL_DMA_Start_IT+0x468>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f042 0201 	orr.w	r2, r2, #1
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	e009      	b.n	8006954 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006946:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006954:	7dfb      	ldrb	r3, [r7, #23]
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40020010 	.word	0x40020010
 8006964:	40020028 	.word	0x40020028
 8006968:	40020040 	.word	0x40020040
 800696c:	40020058 	.word	0x40020058
 8006970:	40020070 	.word	0x40020070
 8006974:	40020088 	.word	0x40020088
 8006978:	400200a0 	.word	0x400200a0
 800697c:	400200b8 	.word	0x400200b8
 8006980:	40020410 	.word	0x40020410
 8006984:	40020428 	.word	0x40020428
 8006988:	40020440 	.word	0x40020440
 800698c:	40020458 	.word	0x40020458
 8006990:	40020470 	.word	0x40020470
 8006994:	40020488 	.word	0x40020488
 8006998:	400204a0 	.word	0x400204a0
 800699c:	400204b8 	.word	0x400204b8
 80069a0:	58025408 	.word	0x58025408
 80069a4:	5802541c 	.word	0x5802541c
 80069a8:	58025430 	.word	0x58025430
 80069ac:	58025444 	.word	0x58025444
 80069b0:	58025458 	.word	0x58025458
 80069b4:	5802546c 	.word	0x5802546c
 80069b8:	58025480 	.word	0x58025480
 80069bc:	58025494 	.word	0x58025494

080069c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e237      	b.n	8006e42 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d004      	beq.n	80069e8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2280      	movs	r2, #128	@ 0x80
 80069e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e22c      	b.n	8006e42 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a5c      	ldr	r2, [pc, #368]	@ (8006b60 <HAL_DMA_Abort_IT+0x1a0>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d04a      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a5b      	ldr	r2, [pc, #364]	@ (8006b64 <HAL_DMA_Abort_IT+0x1a4>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d045      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a59      	ldr	r2, [pc, #356]	@ (8006b68 <HAL_DMA_Abort_IT+0x1a8>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d040      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a58      	ldr	r2, [pc, #352]	@ (8006b6c <HAL_DMA_Abort_IT+0x1ac>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d03b      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a56      	ldr	r2, [pc, #344]	@ (8006b70 <HAL_DMA_Abort_IT+0x1b0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d036      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a55      	ldr	r2, [pc, #340]	@ (8006b74 <HAL_DMA_Abort_IT+0x1b4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d031      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a53      	ldr	r2, [pc, #332]	@ (8006b78 <HAL_DMA_Abort_IT+0x1b8>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d02c      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a52      	ldr	r2, [pc, #328]	@ (8006b7c <HAL_DMA_Abort_IT+0x1bc>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d027      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a50      	ldr	r2, [pc, #320]	@ (8006b80 <HAL_DMA_Abort_IT+0x1c0>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d022      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a4f      	ldr	r2, [pc, #316]	@ (8006b84 <HAL_DMA_Abort_IT+0x1c4>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d01d      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a4d      	ldr	r2, [pc, #308]	@ (8006b88 <HAL_DMA_Abort_IT+0x1c8>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d018      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a4c      	ldr	r2, [pc, #304]	@ (8006b8c <HAL_DMA_Abort_IT+0x1cc>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d013      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a4a      	ldr	r2, [pc, #296]	@ (8006b90 <HAL_DMA_Abort_IT+0x1d0>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d00e      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a49      	ldr	r2, [pc, #292]	@ (8006b94 <HAL_DMA_Abort_IT+0x1d4>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d009      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a47      	ldr	r2, [pc, #284]	@ (8006b98 <HAL_DMA_Abort_IT+0x1d8>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d004      	beq.n	8006a88 <HAL_DMA_Abort_IT+0xc8>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a46      	ldr	r2, [pc, #280]	@ (8006b9c <HAL_DMA_Abort_IT+0x1dc>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d101      	bne.n	8006a8c <HAL_DMA_Abort_IT+0xcc>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e000      	b.n	8006a8e <HAL_DMA_Abort_IT+0xce>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f000 8086 	beq.w	8006ba0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2204      	movs	r2, #4
 8006a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a2f      	ldr	r2, [pc, #188]	@ (8006b60 <HAL_DMA_Abort_IT+0x1a0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d04a      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a2e      	ldr	r2, [pc, #184]	@ (8006b64 <HAL_DMA_Abort_IT+0x1a4>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d045      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a2c      	ldr	r2, [pc, #176]	@ (8006b68 <HAL_DMA_Abort_IT+0x1a8>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d040      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a2b      	ldr	r2, [pc, #172]	@ (8006b6c <HAL_DMA_Abort_IT+0x1ac>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d03b      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a29      	ldr	r2, [pc, #164]	@ (8006b70 <HAL_DMA_Abort_IT+0x1b0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d036      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a28      	ldr	r2, [pc, #160]	@ (8006b74 <HAL_DMA_Abort_IT+0x1b4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d031      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a26      	ldr	r2, [pc, #152]	@ (8006b78 <HAL_DMA_Abort_IT+0x1b8>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d02c      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a25      	ldr	r2, [pc, #148]	@ (8006b7c <HAL_DMA_Abort_IT+0x1bc>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d027      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a23      	ldr	r2, [pc, #140]	@ (8006b80 <HAL_DMA_Abort_IT+0x1c0>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d022      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a22      	ldr	r2, [pc, #136]	@ (8006b84 <HAL_DMA_Abort_IT+0x1c4>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d01d      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a20      	ldr	r2, [pc, #128]	@ (8006b88 <HAL_DMA_Abort_IT+0x1c8>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d018      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006b8c <HAL_DMA_Abort_IT+0x1cc>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d013      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1d      	ldr	r2, [pc, #116]	@ (8006b90 <HAL_DMA_Abort_IT+0x1d0>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00e      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a1c      	ldr	r2, [pc, #112]	@ (8006b94 <HAL_DMA_Abort_IT+0x1d4>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d009      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8006b98 <HAL_DMA_Abort_IT+0x1d8>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d004      	beq.n	8006b3c <HAL_DMA_Abort_IT+0x17c>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a19      	ldr	r2, [pc, #100]	@ (8006b9c <HAL_DMA_Abort_IT+0x1dc>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d108      	bne.n	8006b4e <HAL_DMA_Abort_IT+0x18e>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0201 	bic.w	r2, r2, #1
 8006b4a:	601a      	str	r2, [r3, #0]
 8006b4c:	e178      	b.n	8006e40 <HAL_DMA_Abort_IT+0x480>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0201 	bic.w	r2, r2, #1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e16f      	b.n	8006e40 <HAL_DMA_Abort_IT+0x480>
 8006b60:	40020010 	.word	0x40020010
 8006b64:	40020028 	.word	0x40020028
 8006b68:	40020040 	.word	0x40020040
 8006b6c:	40020058 	.word	0x40020058
 8006b70:	40020070 	.word	0x40020070
 8006b74:	40020088 	.word	0x40020088
 8006b78:	400200a0 	.word	0x400200a0
 8006b7c:	400200b8 	.word	0x400200b8
 8006b80:	40020410 	.word	0x40020410
 8006b84:	40020428 	.word	0x40020428
 8006b88:	40020440 	.word	0x40020440
 8006b8c:	40020458 	.word	0x40020458
 8006b90:	40020470 	.word	0x40020470
 8006b94:	40020488 	.word	0x40020488
 8006b98:	400204a0 	.word	0x400204a0
 8006b9c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 020e 	bic.w	r2, r2, #14
 8006bae:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a6c      	ldr	r2, [pc, #432]	@ (8006d68 <HAL_DMA_Abort_IT+0x3a8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d04a      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a6b      	ldr	r2, [pc, #428]	@ (8006d6c <HAL_DMA_Abort_IT+0x3ac>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d045      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a69      	ldr	r2, [pc, #420]	@ (8006d70 <HAL_DMA_Abort_IT+0x3b0>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d040      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a68      	ldr	r2, [pc, #416]	@ (8006d74 <HAL_DMA_Abort_IT+0x3b4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d03b      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a66      	ldr	r2, [pc, #408]	@ (8006d78 <HAL_DMA_Abort_IT+0x3b8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d036      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a65      	ldr	r2, [pc, #404]	@ (8006d7c <HAL_DMA_Abort_IT+0x3bc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d031      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a63      	ldr	r2, [pc, #396]	@ (8006d80 <HAL_DMA_Abort_IT+0x3c0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d02c      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a62      	ldr	r2, [pc, #392]	@ (8006d84 <HAL_DMA_Abort_IT+0x3c4>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d027      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a60      	ldr	r2, [pc, #384]	@ (8006d88 <HAL_DMA_Abort_IT+0x3c8>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d022      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a5f      	ldr	r2, [pc, #380]	@ (8006d8c <HAL_DMA_Abort_IT+0x3cc>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d01d      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a5d      	ldr	r2, [pc, #372]	@ (8006d90 <HAL_DMA_Abort_IT+0x3d0>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d018      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a5c      	ldr	r2, [pc, #368]	@ (8006d94 <HAL_DMA_Abort_IT+0x3d4>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d013      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a5a      	ldr	r2, [pc, #360]	@ (8006d98 <HAL_DMA_Abort_IT+0x3d8>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00e      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a59      	ldr	r2, [pc, #356]	@ (8006d9c <HAL_DMA_Abort_IT+0x3dc>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d009      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a57      	ldr	r2, [pc, #348]	@ (8006da0 <HAL_DMA_Abort_IT+0x3e0>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d004      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x290>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a56      	ldr	r2, [pc, #344]	@ (8006da4 <HAL_DMA_Abort_IT+0x3e4>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d108      	bne.n	8006c62 <HAL_DMA_Abort_IT+0x2a2>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f022 0201 	bic.w	r2, r2, #1
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	e007      	b.n	8006c72 <HAL_DMA_Abort_IT+0x2b2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0201 	bic.w	r2, r2, #1
 8006c70:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a3c      	ldr	r2, [pc, #240]	@ (8006d68 <HAL_DMA_Abort_IT+0x3a8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d072      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a3a      	ldr	r2, [pc, #232]	@ (8006d6c <HAL_DMA_Abort_IT+0x3ac>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d06d      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a39      	ldr	r2, [pc, #228]	@ (8006d70 <HAL_DMA_Abort_IT+0x3b0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d068      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a37      	ldr	r2, [pc, #220]	@ (8006d74 <HAL_DMA_Abort_IT+0x3b4>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d063      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a36      	ldr	r2, [pc, #216]	@ (8006d78 <HAL_DMA_Abort_IT+0x3b8>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d05e      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a34      	ldr	r2, [pc, #208]	@ (8006d7c <HAL_DMA_Abort_IT+0x3bc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d059      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a33      	ldr	r2, [pc, #204]	@ (8006d80 <HAL_DMA_Abort_IT+0x3c0>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d054      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a31      	ldr	r2, [pc, #196]	@ (8006d84 <HAL_DMA_Abort_IT+0x3c4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d04f      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a30      	ldr	r2, [pc, #192]	@ (8006d88 <HAL_DMA_Abort_IT+0x3c8>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d04a      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a2e      	ldr	r2, [pc, #184]	@ (8006d8c <HAL_DMA_Abort_IT+0x3cc>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d045      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a2d      	ldr	r2, [pc, #180]	@ (8006d90 <HAL_DMA_Abort_IT+0x3d0>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d040      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a2b      	ldr	r2, [pc, #172]	@ (8006d94 <HAL_DMA_Abort_IT+0x3d4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d03b      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a2a      	ldr	r2, [pc, #168]	@ (8006d98 <HAL_DMA_Abort_IT+0x3d8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d036      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a28      	ldr	r2, [pc, #160]	@ (8006d9c <HAL_DMA_Abort_IT+0x3dc>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d031      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a27      	ldr	r2, [pc, #156]	@ (8006da0 <HAL_DMA_Abort_IT+0x3e0>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d02c      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a25      	ldr	r2, [pc, #148]	@ (8006da4 <HAL_DMA_Abort_IT+0x3e4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d027      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a24      	ldr	r2, [pc, #144]	@ (8006da8 <HAL_DMA_Abort_IT+0x3e8>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d022      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a22      	ldr	r2, [pc, #136]	@ (8006dac <HAL_DMA_Abort_IT+0x3ec>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d01d      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a21      	ldr	r2, [pc, #132]	@ (8006db0 <HAL_DMA_Abort_IT+0x3f0>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d018      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a1f      	ldr	r2, [pc, #124]	@ (8006db4 <HAL_DMA_Abort_IT+0x3f4>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d013      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a1e      	ldr	r2, [pc, #120]	@ (8006db8 <HAL_DMA_Abort_IT+0x3f8>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d00e      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a1c      	ldr	r2, [pc, #112]	@ (8006dbc <HAL_DMA_Abort_IT+0x3fc>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d009      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc0 <HAL_DMA_Abort_IT+0x400>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d004      	beq.n	8006d62 <HAL_DMA_Abort_IT+0x3a2>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a19      	ldr	r2, [pc, #100]	@ (8006dc4 <HAL_DMA_Abort_IT+0x404>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d132      	bne.n	8006dc8 <HAL_DMA_Abort_IT+0x408>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e031      	b.n	8006dca <HAL_DMA_Abort_IT+0x40a>
 8006d66:	bf00      	nop
 8006d68:	40020010 	.word	0x40020010
 8006d6c:	40020028 	.word	0x40020028
 8006d70:	40020040 	.word	0x40020040
 8006d74:	40020058 	.word	0x40020058
 8006d78:	40020070 	.word	0x40020070
 8006d7c:	40020088 	.word	0x40020088
 8006d80:	400200a0 	.word	0x400200a0
 8006d84:	400200b8 	.word	0x400200b8
 8006d88:	40020410 	.word	0x40020410
 8006d8c:	40020428 	.word	0x40020428
 8006d90:	40020440 	.word	0x40020440
 8006d94:	40020458 	.word	0x40020458
 8006d98:	40020470 	.word	0x40020470
 8006d9c:	40020488 	.word	0x40020488
 8006da0:	400204a0 	.word	0x400204a0
 8006da4:	400204b8 	.word	0x400204b8
 8006da8:	58025408 	.word	0x58025408
 8006dac:	5802541c 	.word	0x5802541c
 8006db0:	58025430 	.word	0x58025430
 8006db4:	58025444 	.word	0x58025444
 8006db8:	58025458 	.word	0x58025458
 8006dbc:	5802546c 	.word	0x5802546c
 8006dc0:	58025480 	.word	0x58025480
 8006dc4:	58025494 	.word	0x58025494
 8006dc8:	2300      	movs	r3, #0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d028      	beq.n	8006e20 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ddc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de8:	f003 031f 	and.w	r3, r3, #31
 8006dec:	2201      	movs	r2, #1
 8006dee:	409a      	lsls	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006dfc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00c      	beq.n	8006e20 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e14:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006e1e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop

08006e4c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08a      	sub	sp, #40	@ 0x28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006e54:	2300      	movs	r3, #0
 8006e56:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006e58:	4b67      	ldr	r3, [pc, #412]	@ (8006ff8 <HAL_DMA_IRQHandler+0x1ac>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a67      	ldr	r2, [pc, #412]	@ (8006ffc <HAL_DMA_IRQHandler+0x1b0>)
 8006e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e62:	0a9b      	lsrs	r3, r3, #10
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e6a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e70:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006e72:	6a3b      	ldr	r3, [r7, #32]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a5f      	ldr	r2, [pc, #380]	@ (8007000 <HAL_DMA_IRQHandler+0x1b4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d04a      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a5d      	ldr	r2, [pc, #372]	@ (8007004 <HAL_DMA_IRQHandler+0x1b8>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d045      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a5c      	ldr	r2, [pc, #368]	@ (8007008 <HAL_DMA_IRQHandler+0x1bc>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d040      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a5a      	ldr	r2, [pc, #360]	@ (800700c <HAL_DMA_IRQHandler+0x1c0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d03b      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a59      	ldr	r2, [pc, #356]	@ (8007010 <HAL_DMA_IRQHandler+0x1c4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d036      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a57      	ldr	r2, [pc, #348]	@ (8007014 <HAL_DMA_IRQHandler+0x1c8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d031      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a56      	ldr	r2, [pc, #344]	@ (8007018 <HAL_DMA_IRQHandler+0x1cc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d02c      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a54      	ldr	r2, [pc, #336]	@ (800701c <HAL_DMA_IRQHandler+0x1d0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d027      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a53      	ldr	r2, [pc, #332]	@ (8007020 <HAL_DMA_IRQHandler+0x1d4>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d022      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a51      	ldr	r2, [pc, #324]	@ (8007024 <HAL_DMA_IRQHandler+0x1d8>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d01d      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a50      	ldr	r2, [pc, #320]	@ (8007028 <HAL_DMA_IRQHandler+0x1dc>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d018      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a4e      	ldr	r2, [pc, #312]	@ (800702c <HAL_DMA_IRQHandler+0x1e0>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d013      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a4d      	ldr	r2, [pc, #308]	@ (8007030 <HAL_DMA_IRQHandler+0x1e4>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00e      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a4b      	ldr	r2, [pc, #300]	@ (8007034 <HAL_DMA_IRQHandler+0x1e8>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d009      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a4a      	ldr	r2, [pc, #296]	@ (8007038 <HAL_DMA_IRQHandler+0x1ec>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d004      	beq.n	8006f1e <HAL_DMA_IRQHandler+0xd2>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a48      	ldr	r2, [pc, #288]	@ (800703c <HAL_DMA_IRQHandler+0x1f0>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d101      	bne.n	8006f22 <HAL_DMA_IRQHandler+0xd6>
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e000      	b.n	8006f24 <HAL_DMA_IRQHandler+0xd8>
 8006f22:	2300      	movs	r3, #0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f000 842b 	beq.w	8007780 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f2e:	f003 031f 	and.w	r3, r3, #31
 8006f32:	2208      	movs	r2, #8
 8006f34:	409a      	lsls	r2, r3
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	4013      	ands	r3, r2
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 80a2 	beq.w	8007084 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a2e      	ldr	r2, [pc, #184]	@ (8007000 <HAL_DMA_IRQHandler+0x1b4>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d04a      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a2d      	ldr	r2, [pc, #180]	@ (8007004 <HAL_DMA_IRQHandler+0x1b8>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d045      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a2b      	ldr	r2, [pc, #172]	@ (8007008 <HAL_DMA_IRQHandler+0x1bc>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d040      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a2a      	ldr	r2, [pc, #168]	@ (800700c <HAL_DMA_IRQHandler+0x1c0>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d03b      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a28      	ldr	r2, [pc, #160]	@ (8007010 <HAL_DMA_IRQHandler+0x1c4>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d036      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a27      	ldr	r2, [pc, #156]	@ (8007014 <HAL_DMA_IRQHandler+0x1c8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d031      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a25      	ldr	r2, [pc, #148]	@ (8007018 <HAL_DMA_IRQHandler+0x1cc>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d02c      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a24      	ldr	r2, [pc, #144]	@ (800701c <HAL_DMA_IRQHandler+0x1d0>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d027      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a22      	ldr	r2, [pc, #136]	@ (8007020 <HAL_DMA_IRQHandler+0x1d4>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d022      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a21      	ldr	r2, [pc, #132]	@ (8007024 <HAL_DMA_IRQHandler+0x1d8>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d01d      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a1f      	ldr	r2, [pc, #124]	@ (8007028 <HAL_DMA_IRQHandler+0x1dc>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d018      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800702c <HAL_DMA_IRQHandler+0x1e0>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d013      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8007030 <HAL_DMA_IRQHandler+0x1e4>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d00e      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8007034 <HAL_DMA_IRQHandler+0x1e8>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d009      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a19      	ldr	r2, [pc, #100]	@ (8007038 <HAL_DMA_IRQHandler+0x1ec>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d004      	beq.n	8006fe0 <HAL_DMA_IRQHandler+0x194>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a18      	ldr	r2, [pc, #96]	@ (800703c <HAL_DMA_IRQHandler+0x1f0>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d12f      	bne.n	8007040 <HAL_DMA_IRQHandler+0x1f4>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 0304 	and.w	r3, r3, #4
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	bf14      	ite	ne
 8006fee:	2301      	movne	r3, #1
 8006ff0:	2300      	moveq	r3, #0
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	e02e      	b.n	8007054 <HAL_DMA_IRQHandler+0x208>
 8006ff6:	bf00      	nop
 8006ff8:	24000094 	.word	0x24000094
 8006ffc:	1b4e81b5 	.word	0x1b4e81b5
 8007000:	40020010 	.word	0x40020010
 8007004:	40020028 	.word	0x40020028
 8007008:	40020040 	.word	0x40020040
 800700c:	40020058 	.word	0x40020058
 8007010:	40020070 	.word	0x40020070
 8007014:	40020088 	.word	0x40020088
 8007018:	400200a0 	.word	0x400200a0
 800701c:	400200b8 	.word	0x400200b8
 8007020:	40020410 	.word	0x40020410
 8007024:	40020428 	.word	0x40020428
 8007028:	40020440 	.word	0x40020440
 800702c:	40020458 	.word	0x40020458
 8007030:	40020470 	.word	0x40020470
 8007034:	40020488 	.word	0x40020488
 8007038:	400204a0 	.word	0x400204a0
 800703c:	400204b8 	.word	0x400204b8
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f003 0308 	and.w	r3, r3, #8
 800704a:	2b00      	cmp	r3, #0
 800704c:	bf14      	ite	ne
 800704e:	2301      	movne	r3, #1
 8007050:	2300      	moveq	r3, #0
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	d015      	beq.n	8007084 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0204 	bic.w	r2, r2, #4
 8007066:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706c:	f003 031f 	and.w	r3, r3, #31
 8007070:	2208      	movs	r2, #8
 8007072:	409a      	lsls	r2, r3
 8007074:	6a3b      	ldr	r3, [r7, #32]
 8007076:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800707c:	f043 0201 	orr.w	r2, r3, #1
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007088:	f003 031f 	and.w	r3, r3, #31
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	fa22 f303 	lsr.w	r3, r2, r3
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b00      	cmp	r3, #0
 8007098:	d06e      	beq.n	8007178 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a69      	ldr	r2, [pc, #420]	@ (8007244 <HAL_DMA_IRQHandler+0x3f8>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d04a      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a67      	ldr	r2, [pc, #412]	@ (8007248 <HAL_DMA_IRQHandler+0x3fc>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d045      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a66      	ldr	r2, [pc, #408]	@ (800724c <HAL_DMA_IRQHandler+0x400>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d040      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a64      	ldr	r2, [pc, #400]	@ (8007250 <HAL_DMA_IRQHandler+0x404>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d03b      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a63      	ldr	r2, [pc, #396]	@ (8007254 <HAL_DMA_IRQHandler+0x408>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d036      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a61      	ldr	r2, [pc, #388]	@ (8007258 <HAL_DMA_IRQHandler+0x40c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d031      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a60      	ldr	r2, [pc, #384]	@ (800725c <HAL_DMA_IRQHandler+0x410>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d02c      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a5e      	ldr	r2, [pc, #376]	@ (8007260 <HAL_DMA_IRQHandler+0x414>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d027      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a5d      	ldr	r2, [pc, #372]	@ (8007264 <HAL_DMA_IRQHandler+0x418>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d022      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a5b      	ldr	r2, [pc, #364]	@ (8007268 <HAL_DMA_IRQHandler+0x41c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d01d      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a5a      	ldr	r2, [pc, #360]	@ (800726c <HAL_DMA_IRQHandler+0x420>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d018      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a58      	ldr	r2, [pc, #352]	@ (8007270 <HAL_DMA_IRQHandler+0x424>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d013      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a57      	ldr	r2, [pc, #348]	@ (8007274 <HAL_DMA_IRQHandler+0x428>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d00e      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a55      	ldr	r2, [pc, #340]	@ (8007278 <HAL_DMA_IRQHandler+0x42c>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d009      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a54      	ldr	r2, [pc, #336]	@ (800727c <HAL_DMA_IRQHandler+0x430>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d004      	beq.n	800713a <HAL_DMA_IRQHandler+0x2ee>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a52      	ldr	r2, [pc, #328]	@ (8007280 <HAL_DMA_IRQHandler+0x434>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d10a      	bne.n	8007150 <HAL_DMA_IRQHandler+0x304>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	695b      	ldr	r3, [r3, #20]
 8007140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007144:	2b00      	cmp	r3, #0
 8007146:	bf14      	ite	ne
 8007148:	2301      	movne	r3, #1
 800714a:	2300      	moveq	r3, #0
 800714c:	b2db      	uxtb	r3, r3
 800714e:	e003      	b.n	8007158 <HAL_DMA_IRQHandler+0x30c>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2300      	movs	r3, #0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00d      	beq.n	8007178 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007160:	f003 031f 	and.w	r3, r3, #31
 8007164:	2201      	movs	r2, #1
 8007166:	409a      	lsls	r2, r3
 8007168:	6a3b      	ldr	r3, [r7, #32]
 800716a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007170:	f043 0202 	orr.w	r2, r3, #2
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800717c:	f003 031f 	and.w	r3, r3, #31
 8007180:	2204      	movs	r2, #4
 8007182:	409a      	lsls	r2, r3
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	4013      	ands	r3, r2
 8007188:	2b00      	cmp	r3, #0
 800718a:	f000 808f 	beq.w	80072ac <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a2c      	ldr	r2, [pc, #176]	@ (8007244 <HAL_DMA_IRQHandler+0x3f8>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d04a      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a2a      	ldr	r2, [pc, #168]	@ (8007248 <HAL_DMA_IRQHandler+0x3fc>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d045      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a29      	ldr	r2, [pc, #164]	@ (800724c <HAL_DMA_IRQHandler+0x400>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d040      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a27      	ldr	r2, [pc, #156]	@ (8007250 <HAL_DMA_IRQHandler+0x404>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d03b      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a26      	ldr	r2, [pc, #152]	@ (8007254 <HAL_DMA_IRQHandler+0x408>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d036      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a24      	ldr	r2, [pc, #144]	@ (8007258 <HAL_DMA_IRQHandler+0x40c>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d031      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a23      	ldr	r2, [pc, #140]	@ (800725c <HAL_DMA_IRQHandler+0x410>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d02c      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a21      	ldr	r2, [pc, #132]	@ (8007260 <HAL_DMA_IRQHandler+0x414>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d027      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a20      	ldr	r2, [pc, #128]	@ (8007264 <HAL_DMA_IRQHandler+0x418>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d022      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007268 <HAL_DMA_IRQHandler+0x41c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d01d      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a1d      	ldr	r2, [pc, #116]	@ (800726c <HAL_DMA_IRQHandler+0x420>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d018      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a1b      	ldr	r2, [pc, #108]	@ (8007270 <HAL_DMA_IRQHandler+0x424>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d013      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a1a      	ldr	r2, [pc, #104]	@ (8007274 <HAL_DMA_IRQHandler+0x428>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d00e      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a18      	ldr	r2, [pc, #96]	@ (8007278 <HAL_DMA_IRQHandler+0x42c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d009      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a17      	ldr	r2, [pc, #92]	@ (800727c <HAL_DMA_IRQHandler+0x430>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d004      	beq.n	800722e <HAL_DMA_IRQHandler+0x3e2>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a15      	ldr	r2, [pc, #84]	@ (8007280 <HAL_DMA_IRQHandler+0x434>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d12a      	bne.n	8007284 <HAL_DMA_IRQHandler+0x438>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b00      	cmp	r3, #0
 800723a:	bf14      	ite	ne
 800723c:	2301      	movne	r3, #1
 800723e:	2300      	moveq	r3, #0
 8007240:	b2db      	uxtb	r3, r3
 8007242:	e023      	b.n	800728c <HAL_DMA_IRQHandler+0x440>
 8007244:	40020010 	.word	0x40020010
 8007248:	40020028 	.word	0x40020028
 800724c:	40020040 	.word	0x40020040
 8007250:	40020058 	.word	0x40020058
 8007254:	40020070 	.word	0x40020070
 8007258:	40020088 	.word	0x40020088
 800725c:	400200a0 	.word	0x400200a0
 8007260:	400200b8 	.word	0x400200b8
 8007264:	40020410 	.word	0x40020410
 8007268:	40020428 	.word	0x40020428
 800726c:	40020440 	.word	0x40020440
 8007270:	40020458 	.word	0x40020458
 8007274:	40020470 	.word	0x40020470
 8007278:	40020488 	.word	0x40020488
 800727c:	400204a0 	.word	0x400204a0
 8007280:	400204b8 	.word	0x400204b8
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2300      	movs	r3, #0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00d      	beq.n	80072ac <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007294:	f003 031f 	and.w	r3, r3, #31
 8007298:	2204      	movs	r2, #4
 800729a:	409a      	lsls	r2, r3
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072a4:	f043 0204 	orr.w	r2, r3, #4
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072b0:	f003 031f 	and.w	r3, r3, #31
 80072b4:	2210      	movs	r2, #16
 80072b6:	409a      	lsls	r2, r3
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	4013      	ands	r3, r2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f000 80a6 	beq.w	800740e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a85      	ldr	r2, [pc, #532]	@ (80074dc <HAL_DMA_IRQHandler+0x690>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d04a      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a83      	ldr	r2, [pc, #524]	@ (80074e0 <HAL_DMA_IRQHandler+0x694>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d045      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a82      	ldr	r2, [pc, #520]	@ (80074e4 <HAL_DMA_IRQHandler+0x698>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d040      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a80      	ldr	r2, [pc, #512]	@ (80074e8 <HAL_DMA_IRQHandler+0x69c>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d03b      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a7f      	ldr	r2, [pc, #508]	@ (80074ec <HAL_DMA_IRQHandler+0x6a0>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d036      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a7d      	ldr	r2, [pc, #500]	@ (80074f0 <HAL_DMA_IRQHandler+0x6a4>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d031      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a7c      	ldr	r2, [pc, #496]	@ (80074f4 <HAL_DMA_IRQHandler+0x6a8>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d02c      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a7a      	ldr	r2, [pc, #488]	@ (80074f8 <HAL_DMA_IRQHandler+0x6ac>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d027      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a79      	ldr	r2, [pc, #484]	@ (80074fc <HAL_DMA_IRQHandler+0x6b0>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d022      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a77      	ldr	r2, [pc, #476]	@ (8007500 <HAL_DMA_IRQHandler+0x6b4>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d01d      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a76      	ldr	r2, [pc, #472]	@ (8007504 <HAL_DMA_IRQHandler+0x6b8>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d018      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a74      	ldr	r2, [pc, #464]	@ (8007508 <HAL_DMA_IRQHandler+0x6bc>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d013      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a73      	ldr	r2, [pc, #460]	@ (800750c <HAL_DMA_IRQHandler+0x6c0>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d00e      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a71      	ldr	r2, [pc, #452]	@ (8007510 <HAL_DMA_IRQHandler+0x6c4>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d009      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a70      	ldr	r2, [pc, #448]	@ (8007514 <HAL_DMA_IRQHandler+0x6c8>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d004      	beq.n	8007362 <HAL_DMA_IRQHandler+0x516>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a6e      	ldr	r2, [pc, #440]	@ (8007518 <HAL_DMA_IRQHandler+0x6cc>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d10a      	bne.n	8007378 <HAL_DMA_IRQHandler+0x52c>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0308 	and.w	r3, r3, #8
 800736c:	2b00      	cmp	r3, #0
 800736e:	bf14      	ite	ne
 8007370:	2301      	movne	r3, #1
 8007372:	2300      	moveq	r3, #0
 8007374:	b2db      	uxtb	r3, r3
 8007376:	e009      	b.n	800738c <HAL_DMA_IRQHandler+0x540>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0304 	and.w	r3, r3, #4
 8007382:	2b00      	cmp	r3, #0
 8007384:	bf14      	ite	ne
 8007386:	2301      	movne	r3, #1
 8007388:	2300      	moveq	r3, #0
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	d03e      	beq.n	800740e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007394:	f003 031f 	and.w	r3, r3, #31
 8007398:	2210      	movs	r2, #16
 800739a:	409a      	lsls	r2, r3
 800739c:	6a3b      	ldr	r3, [r7, #32]
 800739e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d018      	beq.n	80073e0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d108      	bne.n	80073ce <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d024      	beq.n	800740e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	4798      	blx	r3
 80073cc:	e01f      	b.n	800740e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d01b      	beq.n	800740e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	4798      	blx	r3
 80073de:	e016      	b.n	800740e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d107      	bne.n	80073fe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f022 0208 	bic.w	r2, r2, #8
 80073fc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007412:	f003 031f 	and.w	r3, r3, #31
 8007416:	2220      	movs	r2, #32
 8007418:	409a      	lsls	r2, r3
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	4013      	ands	r3, r2
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 8110 	beq.w	8007644 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a2c      	ldr	r2, [pc, #176]	@ (80074dc <HAL_DMA_IRQHandler+0x690>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d04a      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a2b      	ldr	r2, [pc, #172]	@ (80074e0 <HAL_DMA_IRQHandler+0x694>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d045      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a29      	ldr	r2, [pc, #164]	@ (80074e4 <HAL_DMA_IRQHandler+0x698>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d040      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a28      	ldr	r2, [pc, #160]	@ (80074e8 <HAL_DMA_IRQHandler+0x69c>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d03b      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a26      	ldr	r2, [pc, #152]	@ (80074ec <HAL_DMA_IRQHandler+0x6a0>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d036      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a25      	ldr	r2, [pc, #148]	@ (80074f0 <HAL_DMA_IRQHandler+0x6a4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d031      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a23      	ldr	r2, [pc, #140]	@ (80074f4 <HAL_DMA_IRQHandler+0x6a8>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d02c      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a22      	ldr	r2, [pc, #136]	@ (80074f8 <HAL_DMA_IRQHandler+0x6ac>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d027      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a20      	ldr	r2, [pc, #128]	@ (80074fc <HAL_DMA_IRQHandler+0x6b0>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d022      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a1f      	ldr	r2, [pc, #124]	@ (8007500 <HAL_DMA_IRQHandler+0x6b4>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d01d      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a1d      	ldr	r2, [pc, #116]	@ (8007504 <HAL_DMA_IRQHandler+0x6b8>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d018      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a1c      	ldr	r2, [pc, #112]	@ (8007508 <HAL_DMA_IRQHandler+0x6bc>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d013      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a1a      	ldr	r2, [pc, #104]	@ (800750c <HAL_DMA_IRQHandler+0x6c0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00e      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a19      	ldr	r2, [pc, #100]	@ (8007510 <HAL_DMA_IRQHandler+0x6c4>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d009      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a17      	ldr	r2, [pc, #92]	@ (8007514 <HAL_DMA_IRQHandler+0x6c8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d004      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x678>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a16      	ldr	r2, [pc, #88]	@ (8007518 <HAL_DMA_IRQHandler+0x6cc>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d12b      	bne.n	800751c <HAL_DMA_IRQHandler+0x6d0>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 0310 	and.w	r3, r3, #16
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	bf14      	ite	ne
 80074d2:	2301      	movne	r3, #1
 80074d4:	2300      	moveq	r3, #0
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	e02a      	b.n	8007530 <HAL_DMA_IRQHandler+0x6e4>
 80074da:	bf00      	nop
 80074dc:	40020010 	.word	0x40020010
 80074e0:	40020028 	.word	0x40020028
 80074e4:	40020040 	.word	0x40020040
 80074e8:	40020058 	.word	0x40020058
 80074ec:	40020070 	.word	0x40020070
 80074f0:	40020088 	.word	0x40020088
 80074f4:	400200a0 	.word	0x400200a0
 80074f8:	400200b8 	.word	0x400200b8
 80074fc:	40020410 	.word	0x40020410
 8007500:	40020428 	.word	0x40020428
 8007504:	40020440 	.word	0x40020440
 8007508:	40020458 	.word	0x40020458
 800750c:	40020470 	.word	0x40020470
 8007510:	40020488 	.word	0x40020488
 8007514:	400204a0 	.word	0x400204a0
 8007518:	400204b8 	.word	0x400204b8
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	bf14      	ite	ne
 800752a:	2301      	movne	r3, #1
 800752c:	2300      	moveq	r3, #0
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 8087 	beq.w	8007644 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800753a:	f003 031f 	and.w	r3, r3, #31
 800753e:	2220      	movs	r2, #32
 8007540:	409a      	lsls	r2, r3
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b04      	cmp	r3, #4
 8007550:	d139      	bne.n	80075c6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f022 0216 	bic.w	r2, r2, #22
 8007560:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007570:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007576:	2b00      	cmp	r3, #0
 8007578:	d103      	bne.n	8007582 <HAL_DMA_IRQHandler+0x736>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800757e:	2b00      	cmp	r3, #0
 8007580:	d007      	beq.n	8007592 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f022 0208 	bic.w	r2, r2, #8
 8007590:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007596:	f003 031f 	and.w	r3, r3, #31
 800759a:	223f      	movs	r2, #63	@ 0x3f
 800759c:	409a      	lsls	r2, r3
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f000 834a 	beq.w	8007c50 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	4798      	blx	r3
          }
          return;
 80075c4:	e344      	b.n	8007c50 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d018      	beq.n	8007606 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d108      	bne.n	80075f4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d02c      	beq.n	8007644 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	4798      	blx	r3
 80075f2:	e027      	b.n	8007644 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d023      	beq.n	8007644 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	4798      	blx	r3
 8007604:	e01e      	b.n	8007644 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10f      	bne.n	8007634 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f022 0210 	bic.w	r2, r2, #16
 8007622:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 8306 	beq.w	8007c5a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	f000 8088 	beq.w	800776c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2204      	movs	r2, #4
 8007660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a7a      	ldr	r2, [pc, #488]	@ (8007854 <HAL_DMA_IRQHandler+0xa08>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d04a      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a79      	ldr	r2, [pc, #484]	@ (8007858 <HAL_DMA_IRQHandler+0xa0c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d045      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a77      	ldr	r2, [pc, #476]	@ (800785c <HAL_DMA_IRQHandler+0xa10>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d040      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a76      	ldr	r2, [pc, #472]	@ (8007860 <HAL_DMA_IRQHandler+0xa14>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d03b      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a74      	ldr	r2, [pc, #464]	@ (8007864 <HAL_DMA_IRQHandler+0xa18>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d036      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a73      	ldr	r2, [pc, #460]	@ (8007868 <HAL_DMA_IRQHandler+0xa1c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d031      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a71      	ldr	r2, [pc, #452]	@ (800786c <HAL_DMA_IRQHandler+0xa20>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d02c      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a70      	ldr	r2, [pc, #448]	@ (8007870 <HAL_DMA_IRQHandler+0xa24>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d027      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a6e      	ldr	r2, [pc, #440]	@ (8007874 <HAL_DMA_IRQHandler+0xa28>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d022      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a6d      	ldr	r2, [pc, #436]	@ (8007878 <HAL_DMA_IRQHandler+0xa2c>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d01d      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a6b      	ldr	r2, [pc, #428]	@ (800787c <HAL_DMA_IRQHandler+0xa30>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d018      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a6a      	ldr	r2, [pc, #424]	@ (8007880 <HAL_DMA_IRQHandler+0xa34>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d013      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a68      	ldr	r2, [pc, #416]	@ (8007884 <HAL_DMA_IRQHandler+0xa38>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d00e      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a67      	ldr	r2, [pc, #412]	@ (8007888 <HAL_DMA_IRQHandler+0xa3c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d009      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a65      	ldr	r2, [pc, #404]	@ (800788c <HAL_DMA_IRQHandler+0xa40>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d004      	beq.n	8007704 <HAL_DMA_IRQHandler+0x8b8>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a64      	ldr	r2, [pc, #400]	@ (8007890 <HAL_DMA_IRQHandler+0xa44>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d108      	bne.n	8007716 <HAL_DMA_IRQHandler+0x8ca>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f022 0201 	bic.w	r2, r2, #1
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	e007      	b.n	8007726 <HAL_DMA_IRQHandler+0x8da>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 0201 	bic.w	r2, r2, #1
 8007724:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	3301      	adds	r3, #1
 800772a:	60fb      	str	r3, [r7, #12]
 800772c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800772e:	429a      	cmp	r2, r3
 8007730:	d307      	bcc.n	8007742 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0301 	and.w	r3, r3, #1
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1f2      	bne.n	8007726 <HAL_DMA_IRQHandler+0x8da>
 8007740:	e000      	b.n	8007744 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007742:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d004      	beq.n	800775c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2203      	movs	r2, #3
 8007756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800775a:	e003      	b.n	8007764 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007770:	2b00      	cmp	r3, #0
 8007772:	f000 8272 	beq.w	8007c5a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	4798      	blx	r3
 800777e:	e26c      	b.n	8007c5a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a43      	ldr	r2, [pc, #268]	@ (8007894 <HAL_DMA_IRQHandler+0xa48>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d022      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a42      	ldr	r2, [pc, #264]	@ (8007898 <HAL_DMA_IRQHandler+0xa4c>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d01d      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a40      	ldr	r2, [pc, #256]	@ (800789c <HAL_DMA_IRQHandler+0xa50>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d018      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a3f      	ldr	r2, [pc, #252]	@ (80078a0 <HAL_DMA_IRQHandler+0xa54>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d013      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a3d      	ldr	r2, [pc, #244]	@ (80078a4 <HAL_DMA_IRQHandler+0xa58>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d00e      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a3c      	ldr	r2, [pc, #240]	@ (80078a8 <HAL_DMA_IRQHandler+0xa5c>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d009      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a3a      	ldr	r2, [pc, #232]	@ (80078ac <HAL_DMA_IRQHandler+0xa60>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d004      	beq.n	80077d0 <HAL_DMA_IRQHandler+0x984>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a39      	ldr	r2, [pc, #228]	@ (80078b0 <HAL_DMA_IRQHandler+0xa64>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d101      	bne.n	80077d4 <HAL_DMA_IRQHandler+0x988>
 80077d0:	2301      	movs	r3, #1
 80077d2:	e000      	b.n	80077d6 <HAL_DMA_IRQHandler+0x98a>
 80077d4:	2300      	movs	r3, #0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f000 823f 	beq.w	8007c5a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077e8:	f003 031f 	and.w	r3, r3, #31
 80077ec:	2204      	movs	r2, #4
 80077ee:	409a      	lsls	r2, r3
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	4013      	ands	r3, r2
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 80cd 	beq.w	8007994 <HAL_DMA_IRQHandler+0xb48>
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f003 0304 	and.w	r3, r3, #4
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 80c7 	beq.w	8007994 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800780a:	f003 031f 	and.w	r3, r3, #31
 800780e:	2204      	movs	r2, #4
 8007810:	409a      	lsls	r2, r3
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800781c:	2b00      	cmp	r3, #0
 800781e:	d049      	beq.n	80078b4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007826:	2b00      	cmp	r3, #0
 8007828:	d109      	bne.n	800783e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800782e:	2b00      	cmp	r3, #0
 8007830:	f000 8210 	beq.w	8007c54 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800783c:	e20a      	b.n	8007c54 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 8206 	beq.w	8007c54 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007850:	e200      	b.n	8007c54 <HAL_DMA_IRQHandler+0xe08>
 8007852:	bf00      	nop
 8007854:	40020010 	.word	0x40020010
 8007858:	40020028 	.word	0x40020028
 800785c:	40020040 	.word	0x40020040
 8007860:	40020058 	.word	0x40020058
 8007864:	40020070 	.word	0x40020070
 8007868:	40020088 	.word	0x40020088
 800786c:	400200a0 	.word	0x400200a0
 8007870:	400200b8 	.word	0x400200b8
 8007874:	40020410 	.word	0x40020410
 8007878:	40020428 	.word	0x40020428
 800787c:	40020440 	.word	0x40020440
 8007880:	40020458 	.word	0x40020458
 8007884:	40020470 	.word	0x40020470
 8007888:	40020488 	.word	0x40020488
 800788c:	400204a0 	.word	0x400204a0
 8007890:	400204b8 	.word	0x400204b8
 8007894:	58025408 	.word	0x58025408
 8007898:	5802541c 	.word	0x5802541c
 800789c:	58025430 	.word	0x58025430
 80078a0:	58025444 	.word	0x58025444
 80078a4:	58025458 	.word	0x58025458
 80078a8:	5802546c 	.word	0x5802546c
 80078ac:	58025480 	.word	0x58025480
 80078b0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	f003 0320 	and.w	r3, r3, #32
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d160      	bne.n	8007980 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a7f      	ldr	r2, [pc, #508]	@ (8007ac0 <HAL_DMA_IRQHandler+0xc74>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d04a      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a7d      	ldr	r2, [pc, #500]	@ (8007ac4 <HAL_DMA_IRQHandler+0xc78>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d045      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a7c      	ldr	r2, [pc, #496]	@ (8007ac8 <HAL_DMA_IRQHandler+0xc7c>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d040      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a7a      	ldr	r2, [pc, #488]	@ (8007acc <HAL_DMA_IRQHandler+0xc80>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d03b      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a79      	ldr	r2, [pc, #484]	@ (8007ad0 <HAL_DMA_IRQHandler+0xc84>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d036      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a77      	ldr	r2, [pc, #476]	@ (8007ad4 <HAL_DMA_IRQHandler+0xc88>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d031      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a76      	ldr	r2, [pc, #472]	@ (8007ad8 <HAL_DMA_IRQHandler+0xc8c>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d02c      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a74      	ldr	r2, [pc, #464]	@ (8007adc <HAL_DMA_IRQHandler+0xc90>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d027      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a73      	ldr	r2, [pc, #460]	@ (8007ae0 <HAL_DMA_IRQHandler+0xc94>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d022      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a71      	ldr	r2, [pc, #452]	@ (8007ae4 <HAL_DMA_IRQHandler+0xc98>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d01d      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a70      	ldr	r2, [pc, #448]	@ (8007ae8 <HAL_DMA_IRQHandler+0xc9c>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d018      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a6e      	ldr	r2, [pc, #440]	@ (8007aec <HAL_DMA_IRQHandler+0xca0>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d013      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a6d      	ldr	r2, [pc, #436]	@ (8007af0 <HAL_DMA_IRQHandler+0xca4>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d00e      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a6b      	ldr	r2, [pc, #428]	@ (8007af4 <HAL_DMA_IRQHandler+0xca8>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d009      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a6a      	ldr	r2, [pc, #424]	@ (8007af8 <HAL_DMA_IRQHandler+0xcac>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d004      	beq.n	800795e <HAL_DMA_IRQHandler+0xb12>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a68      	ldr	r2, [pc, #416]	@ (8007afc <HAL_DMA_IRQHandler+0xcb0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d108      	bne.n	8007970 <HAL_DMA_IRQHandler+0xb24>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 0208 	bic.w	r2, r2, #8
 800796c:	601a      	str	r2, [r3, #0]
 800796e:	e007      	b.n	8007980 <HAL_DMA_IRQHandler+0xb34>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f022 0204 	bic.w	r2, r2, #4
 800797e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 8165 	beq.w	8007c54 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007992:	e15f      	b.n	8007c54 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007998:	f003 031f 	and.w	r3, r3, #31
 800799c:	2202      	movs	r2, #2
 800799e:	409a      	lsls	r2, r3
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	4013      	ands	r3, r2
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 80c5 	beq.w	8007b34 <HAL_DMA_IRQHandler+0xce8>
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f003 0302 	and.w	r3, r3, #2
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 80bf 	beq.w	8007b34 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	2202      	movs	r2, #2
 80079c0:	409a      	lsls	r2, r3
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d018      	beq.n	8007a02 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d109      	bne.n	80079ee <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 813a 	beq.w	8007c58 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079ec:	e134      	b.n	8007c58 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 8130 	beq.w	8007c58 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a00:	e12a      	b.n	8007c58 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	f003 0320 	and.w	r3, r3, #32
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f040 8089 	bne.w	8007b20 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a2b      	ldr	r2, [pc, #172]	@ (8007ac0 <HAL_DMA_IRQHandler+0xc74>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d04a      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a29      	ldr	r2, [pc, #164]	@ (8007ac4 <HAL_DMA_IRQHandler+0xc78>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d045      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a28      	ldr	r2, [pc, #160]	@ (8007ac8 <HAL_DMA_IRQHandler+0xc7c>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d040      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a26      	ldr	r2, [pc, #152]	@ (8007acc <HAL_DMA_IRQHandler+0xc80>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d03b      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a25      	ldr	r2, [pc, #148]	@ (8007ad0 <HAL_DMA_IRQHandler+0xc84>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d036      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a23      	ldr	r2, [pc, #140]	@ (8007ad4 <HAL_DMA_IRQHandler+0xc88>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d031      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a22      	ldr	r2, [pc, #136]	@ (8007ad8 <HAL_DMA_IRQHandler+0xc8c>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d02c      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a20      	ldr	r2, [pc, #128]	@ (8007adc <HAL_DMA_IRQHandler+0xc90>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d027      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a1f      	ldr	r2, [pc, #124]	@ (8007ae0 <HAL_DMA_IRQHandler+0xc94>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d022      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ae4 <HAL_DMA_IRQHandler+0xc98>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d01d      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a1c      	ldr	r2, [pc, #112]	@ (8007ae8 <HAL_DMA_IRQHandler+0xc9c>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d018      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a1a      	ldr	r2, [pc, #104]	@ (8007aec <HAL_DMA_IRQHandler+0xca0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d013      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a19      	ldr	r2, [pc, #100]	@ (8007af0 <HAL_DMA_IRQHandler+0xca4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d00e      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a17      	ldr	r2, [pc, #92]	@ (8007af4 <HAL_DMA_IRQHandler+0xca8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d009      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a16      	ldr	r2, [pc, #88]	@ (8007af8 <HAL_DMA_IRQHandler+0xcac>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d004      	beq.n	8007aae <HAL_DMA_IRQHandler+0xc62>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a14      	ldr	r2, [pc, #80]	@ (8007afc <HAL_DMA_IRQHandler+0xcb0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d128      	bne.n	8007b00 <HAL_DMA_IRQHandler+0xcb4>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 0214 	bic.w	r2, r2, #20
 8007abc:	601a      	str	r2, [r3, #0]
 8007abe:	e027      	b.n	8007b10 <HAL_DMA_IRQHandler+0xcc4>
 8007ac0:	40020010 	.word	0x40020010
 8007ac4:	40020028 	.word	0x40020028
 8007ac8:	40020040 	.word	0x40020040
 8007acc:	40020058 	.word	0x40020058
 8007ad0:	40020070 	.word	0x40020070
 8007ad4:	40020088 	.word	0x40020088
 8007ad8:	400200a0 	.word	0x400200a0
 8007adc:	400200b8 	.word	0x400200b8
 8007ae0:	40020410 	.word	0x40020410
 8007ae4:	40020428 	.word	0x40020428
 8007ae8:	40020440 	.word	0x40020440
 8007aec:	40020458 	.word	0x40020458
 8007af0:	40020470 	.word	0x40020470
 8007af4:	40020488 	.word	0x40020488
 8007af8:	400204a0 	.word	0x400204a0
 8007afc:	400204b8 	.word	0x400204b8
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 020a 	bic.w	r2, r2, #10
 8007b0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 8097 	beq.w	8007c58 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b32:	e091      	b.n	8007c58 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b38:	f003 031f 	and.w	r3, r3, #31
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	409a      	lsls	r2, r3
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	4013      	ands	r3, r2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f000 8088 	beq.w	8007c5a <HAL_DMA_IRQHandler+0xe0e>
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	f003 0308 	and.w	r3, r3, #8
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 8082 	beq.w	8007c5a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a41      	ldr	r2, [pc, #260]	@ (8007c60 <HAL_DMA_IRQHandler+0xe14>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d04a      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a3f      	ldr	r2, [pc, #252]	@ (8007c64 <HAL_DMA_IRQHandler+0xe18>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d045      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a3e      	ldr	r2, [pc, #248]	@ (8007c68 <HAL_DMA_IRQHandler+0xe1c>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d040      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a3c      	ldr	r2, [pc, #240]	@ (8007c6c <HAL_DMA_IRQHandler+0xe20>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d03b      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a3b      	ldr	r2, [pc, #236]	@ (8007c70 <HAL_DMA_IRQHandler+0xe24>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d036      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a39      	ldr	r2, [pc, #228]	@ (8007c74 <HAL_DMA_IRQHandler+0xe28>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d031      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a38      	ldr	r2, [pc, #224]	@ (8007c78 <HAL_DMA_IRQHandler+0xe2c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d02c      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a36      	ldr	r2, [pc, #216]	@ (8007c7c <HAL_DMA_IRQHandler+0xe30>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d027      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a35      	ldr	r2, [pc, #212]	@ (8007c80 <HAL_DMA_IRQHandler+0xe34>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d022      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a33      	ldr	r2, [pc, #204]	@ (8007c84 <HAL_DMA_IRQHandler+0xe38>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d01d      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a32      	ldr	r2, [pc, #200]	@ (8007c88 <HAL_DMA_IRQHandler+0xe3c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d018      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a30      	ldr	r2, [pc, #192]	@ (8007c8c <HAL_DMA_IRQHandler+0xe40>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d013      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8007c90 <HAL_DMA_IRQHandler+0xe44>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d00e      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a2d      	ldr	r2, [pc, #180]	@ (8007c94 <HAL_DMA_IRQHandler+0xe48>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d009      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a2c      	ldr	r2, [pc, #176]	@ (8007c98 <HAL_DMA_IRQHandler+0xe4c>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d004      	beq.n	8007bf6 <HAL_DMA_IRQHandler+0xdaa>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a2a      	ldr	r2, [pc, #168]	@ (8007c9c <HAL_DMA_IRQHandler+0xe50>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d108      	bne.n	8007c08 <HAL_DMA_IRQHandler+0xdbc>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 021c 	bic.w	r2, r2, #28
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	e007      	b.n	8007c18 <HAL_DMA_IRQHandler+0xdcc>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 020e 	bic.w	r2, r2, #14
 8007c16:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c1c:	f003 031f 	and.w	r3, r3, #31
 8007c20:	2201      	movs	r2, #1
 8007c22:	409a      	lsls	r2, r3
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d009      	beq.n	8007c5a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	4798      	blx	r3
 8007c4e:	e004      	b.n	8007c5a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007c50:	bf00      	nop
 8007c52:	e002      	b.n	8007c5a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c54:	bf00      	nop
 8007c56:	e000      	b.n	8007c5a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c58:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007c5a:	3728      	adds	r7, #40	@ 0x28
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	40020010 	.word	0x40020010
 8007c64:	40020028 	.word	0x40020028
 8007c68:	40020040 	.word	0x40020040
 8007c6c:	40020058 	.word	0x40020058
 8007c70:	40020070 	.word	0x40020070
 8007c74:	40020088 	.word	0x40020088
 8007c78:	400200a0 	.word	0x400200a0
 8007c7c:	400200b8 	.word	0x400200b8
 8007c80:	40020410 	.word	0x40020410
 8007c84:	40020428 	.word	0x40020428
 8007c88:	40020440 	.word	0x40020440
 8007c8c:	40020458 	.word	0x40020458
 8007c90:	40020470 	.word	0x40020470
 8007c94:	40020488 	.word	0x40020488
 8007c98:	400204a0 	.word	0x400204a0
 8007c9c:	400204b8 	.word	0x400204b8

08007ca0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b087      	sub	sp, #28
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cb2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cb8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a7f      	ldr	r2, [pc, #508]	@ (8007ebc <DMA_SetConfig+0x21c>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d072      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a7d      	ldr	r2, [pc, #500]	@ (8007ec0 <DMA_SetConfig+0x220>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d06d      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a7c      	ldr	r2, [pc, #496]	@ (8007ec4 <DMA_SetConfig+0x224>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d068      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a7a      	ldr	r2, [pc, #488]	@ (8007ec8 <DMA_SetConfig+0x228>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d063      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a79      	ldr	r2, [pc, #484]	@ (8007ecc <DMA_SetConfig+0x22c>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d05e      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a77      	ldr	r2, [pc, #476]	@ (8007ed0 <DMA_SetConfig+0x230>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d059      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a76      	ldr	r2, [pc, #472]	@ (8007ed4 <DMA_SetConfig+0x234>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d054      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a74      	ldr	r2, [pc, #464]	@ (8007ed8 <DMA_SetConfig+0x238>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d04f      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a73      	ldr	r2, [pc, #460]	@ (8007edc <DMA_SetConfig+0x23c>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d04a      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a71      	ldr	r2, [pc, #452]	@ (8007ee0 <DMA_SetConfig+0x240>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d045      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a70      	ldr	r2, [pc, #448]	@ (8007ee4 <DMA_SetConfig+0x244>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d040      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a6e      	ldr	r2, [pc, #440]	@ (8007ee8 <DMA_SetConfig+0x248>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d03b      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a6d      	ldr	r2, [pc, #436]	@ (8007eec <DMA_SetConfig+0x24c>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d036      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a6b      	ldr	r2, [pc, #428]	@ (8007ef0 <DMA_SetConfig+0x250>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d031      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a6a      	ldr	r2, [pc, #424]	@ (8007ef4 <DMA_SetConfig+0x254>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d02c      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a68      	ldr	r2, [pc, #416]	@ (8007ef8 <DMA_SetConfig+0x258>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d027      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a67      	ldr	r2, [pc, #412]	@ (8007efc <DMA_SetConfig+0x25c>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d022      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a65      	ldr	r2, [pc, #404]	@ (8007f00 <DMA_SetConfig+0x260>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d01d      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a64      	ldr	r2, [pc, #400]	@ (8007f04 <DMA_SetConfig+0x264>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d018      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a62      	ldr	r2, [pc, #392]	@ (8007f08 <DMA_SetConfig+0x268>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d013      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a61      	ldr	r2, [pc, #388]	@ (8007f0c <DMA_SetConfig+0x26c>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d00e      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a5f      	ldr	r2, [pc, #380]	@ (8007f10 <DMA_SetConfig+0x270>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d009      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a5e      	ldr	r2, [pc, #376]	@ (8007f14 <DMA_SetConfig+0x274>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d004      	beq.n	8007daa <DMA_SetConfig+0x10a>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a5c      	ldr	r2, [pc, #368]	@ (8007f18 <DMA_SetConfig+0x278>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d101      	bne.n	8007dae <DMA_SetConfig+0x10e>
 8007daa:	2301      	movs	r3, #1
 8007dac:	e000      	b.n	8007db0 <DMA_SetConfig+0x110>
 8007dae:	2300      	movs	r3, #0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00d      	beq.n	8007dd0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007dbc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d004      	beq.n	8007dd0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007dce:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a39      	ldr	r2, [pc, #228]	@ (8007ebc <DMA_SetConfig+0x21c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d04a      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a38      	ldr	r2, [pc, #224]	@ (8007ec0 <DMA_SetConfig+0x220>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d045      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a36      	ldr	r2, [pc, #216]	@ (8007ec4 <DMA_SetConfig+0x224>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d040      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a35      	ldr	r2, [pc, #212]	@ (8007ec8 <DMA_SetConfig+0x228>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d03b      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a33      	ldr	r2, [pc, #204]	@ (8007ecc <DMA_SetConfig+0x22c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d036      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a32      	ldr	r2, [pc, #200]	@ (8007ed0 <DMA_SetConfig+0x230>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d031      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a30      	ldr	r2, [pc, #192]	@ (8007ed4 <DMA_SetConfig+0x234>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d02c      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a2f      	ldr	r2, [pc, #188]	@ (8007ed8 <DMA_SetConfig+0x238>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d027      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a2d      	ldr	r2, [pc, #180]	@ (8007edc <DMA_SetConfig+0x23c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d022      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee0 <DMA_SetConfig+0x240>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d01d      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a2a      	ldr	r2, [pc, #168]	@ (8007ee4 <DMA_SetConfig+0x244>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d018      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a29      	ldr	r2, [pc, #164]	@ (8007ee8 <DMA_SetConfig+0x248>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d013      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a27      	ldr	r2, [pc, #156]	@ (8007eec <DMA_SetConfig+0x24c>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d00e      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a26      	ldr	r2, [pc, #152]	@ (8007ef0 <DMA_SetConfig+0x250>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d009      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a24      	ldr	r2, [pc, #144]	@ (8007ef4 <DMA_SetConfig+0x254>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d004      	beq.n	8007e70 <DMA_SetConfig+0x1d0>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a23      	ldr	r2, [pc, #140]	@ (8007ef8 <DMA_SetConfig+0x258>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d101      	bne.n	8007e74 <DMA_SetConfig+0x1d4>
 8007e70:	2301      	movs	r3, #1
 8007e72:	e000      	b.n	8007e76 <DMA_SetConfig+0x1d6>
 8007e74:	2300      	movs	r3, #0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d059      	beq.n	8007f2e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e7e:	f003 031f 	and.w	r3, r3, #31
 8007e82:	223f      	movs	r2, #63	@ 0x3f
 8007e84:	409a      	lsls	r2, r3
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007e98:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	683a      	ldr	r2, [r7, #0]
 8007ea0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	2b40      	cmp	r3, #64	@ 0x40
 8007ea8:	d138      	bne.n	8007f1c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68ba      	ldr	r2, [r7, #8]
 8007eb8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007eba:	e086      	b.n	8007fca <DMA_SetConfig+0x32a>
 8007ebc:	40020010 	.word	0x40020010
 8007ec0:	40020028 	.word	0x40020028
 8007ec4:	40020040 	.word	0x40020040
 8007ec8:	40020058 	.word	0x40020058
 8007ecc:	40020070 	.word	0x40020070
 8007ed0:	40020088 	.word	0x40020088
 8007ed4:	400200a0 	.word	0x400200a0
 8007ed8:	400200b8 	.word	0x400200b8
 8007edc:	40020410 	.word	0x40020410
 8007ee0:	40020428 	.word	0x40020428
 8007ee4:	40020440 	.word	0x40020440
 8007ee8:	40020458 	.word	0x40020458
 8007eec:	40020470 	.word	0x40020470
 8007ef0:	40020488 	.word	0x40020488
 8007ef4:	400204a0 	.word	0x400204a0
 8007ef8:	400204b8 	.word	0x400204b8
 8007efc:	58025408 	.word	0x58025408
 8007f00:	5802541c 	.word	0x5802541c
 8007f04:	58025430 	.word	0x58025430
 8007f08:	58025444 	.word	0x58025444
 8007f0c:	58025458 	.word	0x58025458
 8007f10:	5802546c 	.word	0x5802546c
 8007f14:	58025480 	.word	0x58025480
 8007f18:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	60da      	str	r2, [r3, #12]
}
 8007f2c:	e04d      	b.n	8007fca <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a29      	ldr	r2, [pc, #164]	@ (8007fd8 <DMA_SetConfig+0x338>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d022      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a27      	ldr	r2, [pc, #156]	@ (8007fdc <DMA_SetConfig+0x33c>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d01d      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a26      	ldr	r2, [pc, #152]	@ (8007fe0 <DMA_SetConfig+0x340>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d018      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a24      	ldr	r2, [pc, #144]	@ (8007fe4 <DMA_SetConfig+0x344>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d013      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a23      	ldr	r2, [pc, #140]	@ (8007fe8 <DMA_SetConfig+0x348>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d00e      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a21      	ldr	r2, [pc, #132]	@ (8007fec <DMA_SetConfig+0x34c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d009      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a20      	ldr	r2, [pc, #128]	@ (8007ff0 <DMA_SetConfig+0x350>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d004      	beq.n	8007f7e <DMA_SetConfig+0x2de>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff4 <DMA_SetConfig+0x354>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d101      	bne.n	8007f82 <DMA_SetConfig+0x2e2>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e000      	b.n	8007f84 <DMA_SetConfig+0x2e4>
 8007f82:	2300      	movs	r3, #0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d020      	beq.n	8007fca <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f8c:	f003 031f 	and.w	r3, r3, #31
 8007f90:	2201      	movs	r2, #1
 8007f92:	409a      	lsls	r2, r3
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	683a      	ldr	r2, [r7, #0]
 8007f9e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	2b40      	cmp	r3, #64	@ 0x40
 8007fa6:	d108      	bne.n	8007fba <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	60da      	str	r2, [r3, #12]
}
 8007fb8:	e007      	b.n	8007fca <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68ba      	ldr	r2, [r7, #8]
 8007fc0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	60da      	str	r2, [r3, #12]
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	58025408 	.word	0x58025408
 8007fdc:	5802541c 	.word	0x5802541c
 8007fe0:	58025430 	.word	0x58025430
 8007fe4:	58025444 	.word	0x58025444
 8007fe8:	58025458 	.word	0x58025458
 8007fec:	5802546c 	.word	0x5802546c
 8007ff0:	58025480 	.word	0x58025480
 8007ff4:	58025494 	.word	0x58025494

08007ff8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a42      	ldr	r2, [pc, #264]	@ (8008110 <DMA_CalcBaseAndBitshift+0x118>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d04a      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a41      	ldr	r2, [pc, #260]	@ (8008114 <DMA_CalcBaseAndBitshift+0x11c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d045      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a3f      	ldr	r2, [pc, #252]	@ (8008118 <DMA_CalcBaseAndBitshift+0x120>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d040      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a3e      	ldr	r2, [pc, #248]	@ (800811c <DMA_CalcBaseAndBitshift+0x124>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d03b      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a3c      	ldr	r2, [pc, #240]	@ (8008120 <DMA_CalcBaseAndBitshift+0x128>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d036      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a3b      	ldr	r2, [pc, #236]	@ (8008124 <DMA_CalcBaseAndBitshift+0x12c>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d031      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a39      	ldr	r2, [pc, #228]	@ (8008128 <DMA_CalcBaseAndBitshift+0x130>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d02c      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a38      	ldr	r2, [pc, #224]	@ (800812c <DMA_CalcBaseAndBitshift+0x134>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d027      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a36      	ldr	r2, [pc, #216]	@ (8008130 <DMA_CalcBaseAndBitshift+0x138>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d022      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a35      	ldr	r2, [pc, #212]	@ (8008134 <DMA_CalcBaseAndBitshift+0x13c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d01d      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a33      	ldr	r2, [pc, #204]	@ (8008138 <DMA_CalcBaseAndBitshift+0x140>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d018      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a32      	ldr	r2, [pc, #200]	@ (800813c <DMA_CalcBaseAndBitshift+0x144>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d013      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a30      	ldr	r2, [pc, #192]	@ (8008140 <DMA_CalcBaseAndBitshift+0x148>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d00e      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a2f      	ldr	r2, [pc, #188]	@ (8008144 <DMA_CalcBaseAndBitshift+0x14c>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d009      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a2d      	ldr	r2, [pc, #180]	@ (8008148 <DMA_CalcBaseAndBitshift+0x150>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d004      	beq.n	80080a0 <DMA_CalcBaseAndBitshift+0xa8>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a2c      	ldr	r2, [pc, #176]	@ (800814c <DMA_CalcBaseAndBitshift+0x154>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d101      	bne.n	80080a4 <DMA_CalcBaseAndBitshift+0xac>
 80080a0:	2301      	movs	r3, #1
 80080a2:	e000      	b.n	80080a6 <DMA_CalcBaseAndBitshift+0xae>
 80080a4:	2300      	movs	r3, #0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d024      	beq.n	80080f4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	3b10      	subs	r3, #16
 80080b2:	4a27      	ldr	r2, [pc, #156]	@ (8008150 <DMA_CalcBaseAndBitshift+0x158>)
 80080b4:	fba2 2303 	umull	r2, r3, r2, r3
 80080b8:	091b      	lsrs	r3, r3, #4
 80080ba:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f003 0307 	and.w	r3, r3, #7
 80080c2:	4a24      	ldr	r2, [pc, #144]	@ (8008154 <DMA_CalcBaseAndBitshift+0x15c>)
 80080c4:	5cd3      	ldrb	r3, [r2, r3]
 80080c6:	461a      	mov	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2b03      	cmp	r3, #3
 80080d0:	d908      	bls.n	80080e4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	4b1f      	ldr	r3, [pc, #124]	@ (8008158 <DMA_CalcBaseAndBitshift+0x160>)
 80080da:	4013      	ands	r3, r2
 80080dc:	1d1a      	adds	r2, r3, #4
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80080e2:	e00d      	b.n	8008100 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	461a      	mov	r2, r3
 80080ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008158 <DMA_CalcBaseAndBitshift+0x160>)
 80080ec:	4013      	ands	r3, r2
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80080f2:	e005      	b.n	8008100 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008104:	4618      	mov	r0, r3
 8008106:	3714      	adds	r7, #20
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr
 8008110:	40020010 	.word	0x40020010
 8008114:	40020028 	.word	0x40020028
 8008118:	40020040 	.word	0x40020040
 800811c:	40020058 	.word	0x40020058
 8008120:	40020070 	.word	0x40020070
 8008124:	40020088 	.word	0x40020088
 8008128:	400200a0 	.word	0x400200a0
 800812c:	400200b8 	.word	0x400200b8
 8008130:	40020410 	.word	0x40020410
 8008134:	40020428 	.word	0x40020428
 8008138:	40020440 	.word	0x40020440
 800813c:	40020458 	.word	0x40020458
 8008140:	40020470 	.word	0x40020470
 8008144:	40020488 	.word	0x40020488
 8008148:	400204a0 	.word	0x400204a0
 800814c:	400204b8 	.word	0x400204b8
 8008150:	aaaaaaab 	.word	0xaaaaaaab
 8008154:	0801db04 	.word	0x0801db04
 8008158:	fffffc00 	.word	0xfffffc00

0800815c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008164:	2300      	movs	r3, #0
 8008166:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d120      	bne.n	80081b2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008174:	2b03      	cmp	r3, #3
 8008176:	d858      	bhi.n	800822a <DMA_CheckFifoParam+0xce>
 8008178:	a201      	add	r2, pc, #4	@ (adr r2, 8008180 <DMA_CheckFifoParam+0x24>)
 800817a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817e:	bf00      	nop
 8008180:	08008191 	.word	0x08008191
 8008184:	080081a3 	.word	0x080081a3
 8008188:	08008191 	.word	0x08008191
 800818c:	0800822b 	.word	0x0800822b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008194:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008198:	2b00      	cmp	r3, #0
 800819a:	d048      	beq.n	800822e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081a0:	e045      	b.n	800822e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80081aa:	d142      	bne.n	8008232 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081b0:	e03f      	b.n	8008232 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081ba:	d123      	bne.n	8008204 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c0:	2b03      	cmp	r3, #3
 80081c2:	d838      	bhi.n	8008236 <DMA_CheckFifoParam+0xda>
 80081c4:	a201      	add	r2, pc, #4	@ (adr r2, 80081cc <DMA_CheckFifoParam+0x70>)
 80081c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ca:	bf00      	nop
 80081cc:	080081dd 	.word	0x080081dd
 80081d0:	080081e3 	.word	0x080081e3
 80081d4:	080081dd 	.word	0x080081dd
 80081d8:	080081f5 	.word	0x080081f5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	73fb      	strb	r3, [r7, #15]
        break;
 80081e0:	e030      	b.n	8008244 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d025      	beq.n	800823a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081f2:	e022      	b.n	800823a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80081fc:	d11f      	bne.n	800823e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008202:	e01c      	b.n	800823e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008208:	2b02      	cmp	r3, #2
 800820a:	d902      	bls.n	8008212 <DMA_CheckFifoParam+0xb6>
 800820c:	2b03      	cmp	r3, #3
 800820e:	d003      	beq.n	8008218 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008210:	e018      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	73fb      	strb	r3, [r7, #15]
        break;
 8008216:	e015      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008220:	2b00      	cmp	r3, #0
 8008222:	d00e      	beq.n	8008242 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	73fb      	strb	r3, [r7, #15]
    break;
 8008228:	e00b      	b.n	8008242 <DMA_CheckFifoParam+0xe6>
        break;
 800822a:	bf00      	nop
 800822c:	e00a      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        break;
 800822e:	bf00      	nop
 8008230:	e008      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        break;
 8008232:	bf00      	nop
 8008234:	e006      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        break;
 8008236:	bf00      	nop
 8008238:	e004      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        break;
 800823a:	bf00      	nop
 800823c:	e002      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
        break;
 800823e:	bf00      	nop
 8008240:	e000      	b.n	8008244 <DMA_CheckFifoParam+0xe8>
    break;
 8008242:	bf00      	nop
    }
  }

  return status;
 8008244:	7bfb      	ldrb	r3, [r7, #15]
}
 8008246:	4618      	mov	r0, r3
 8008248:	3714      	adds	r7, #20
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop

08008254 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a38      	ldr	r2, [pc, #224]	@ (8008348 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d022      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a36      	ldr	r2, [pc, #216]	@ (800834c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d01d      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a35      	ldr	r2, [pc, #212]	@ (8008350 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d018      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a33      	ldr	r2, [pc, #204]	@ (8008354 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d013      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a32      	ldr	r2, [pc, #200]	@ (8008358 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00e      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a30      	ldr	r2, [pc, #192]	@ (800835c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d009      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a2f      	ldr	r2, [pc, #188]	@ (8008360 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d004      	beq.n	80082b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a2d      	ldr	r2, [pc, #180]	@ (8008364 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d101      	bne.n	80082b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e000      	b.n	80082b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80082b6:	2300      	movs	r3, #0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d01a      	beq.n	80082f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	3b08      	subs	r3, #8
 80082c4:	4a28      	ldr	r2, [pc, #160]	@ (8008368 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80082c6:	fba2 2303 	umull	r2, r3, r2, r3
 80082ca:	091b      	lsrs	r3, r3, #4
 80082cc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4b26      	ldr	r3, [pc, #152]	@ (800836c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80082d2:	4413      	add	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	461a      	mov	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a24      	ldr	r2, [pc, #144]	@ (8008370 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80082e0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f003 031f 	and.w	r3, r3, #31
 80082e8:	2201      	movs	r2, #1
 80082ea:	409a      	lsls	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80082f0:	e024      	b.n	800833c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	3b10      	subs	r3, #16
 80082fa:	4a1e      	ldr	r2, [pc, #120]	@ (8008374 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80082fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008300:	091b      	lsrs	r3, r3, #4
 8008302:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	4a1c      	ldr	r2, [pc, #112]	@ (8008378 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d806      	bhi.n	800831a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	4a1b      	ldr	r2, [pc, #108]	@ (800837c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d902      	bls.n	800831a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	3308      	adds	r3, #8
 8008318:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4b18      	ldr	r3, [pc, #96]	@ (8008380 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800831e:	4413      	add	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	461a      	mov	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	4a16      	ldr	r2, [pc, #88]	@ (8008384 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800832c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f003 031f 	and.w	r3, r3, #31
 8008334:	2201      	movs	r2, #1
 8008336:	409a      	lsls	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800833c:	bf00      	nop
 800833e:	3714      	adds	r7, #20
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr
 8008348:	58025408 	.word	0x58025408
 800834c:	5802541c 	.word	0x5802541c
 8008350:	58025430 	.word	0x58025430
 8008354:	58025444 	.word	0x58025444
 8008358:	58025458 	.word	0x58025458
 800835c:	5802546c 	.word	0x5802546c
 8008360:	58025480 	.word	0x58025480
 8008364:	58025494 	.word	0x58025494
 8008368:	cccccccd 	.word	0xcccccccd
 800836c:	16009600 	.word	0x16009600
 8008370:	58025880 	.word	0x58025880
 8008374:	aaaaaaab 	.word	0xaaaaaaab
 8008378:	400204b8 	.word	0x400204b8
 800837c:	4002040f 	.word	0x4002040f
 8008380:	10008200 	.word	0x10008200
 8008384:	40020880 	.word	0x40020880

08008388 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	b2db      	uxtb	r3, r3
 8008396:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d04a      	beq.n	8008434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	d847      	bhi.n	8008434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a25      	ldr	r2, [pc, #148]	@ (8008440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d022      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a24      	ldr	r2, [pc, #144]	@ (8008444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d01d      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a22      	ldr	r2, [pc, #136]	@ (8008448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d018      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a21      	ldr	r2, [pc, #132]	@ (800844c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d013      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a1f      	ldr	r2, [pc, #124]	@ (8008450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d00e      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a1e      	ldr	r2, [pc, #120]	@ (8008454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d009      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a1c      	ldr	r2, [pc, #112]	@ (8008458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d004      	beq.n	80083f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a1b      	ldr	r2, [pc, #108]	@ (800845c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d101      	bne.n	80083f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80083f4:	2301      	movs	r3, #1
 80083f6:	e000      	b.n	80083fa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80083f8:	2300      	movs	r3, #0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00a      	beq.n	8008414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	4b17      	ldr	r3, [pc, #92]	@ (8008460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	461a      	mov	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a15      	ldr	r2, [pc, #84]	@ (8008464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008410:	671a      	str	r2, [r3, #112]	@ 0x70
 8008412:	e009      	b.n	8008428 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	4b14      	ldr	r3, [pc, #80]	@ (8008468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008418:	4413      	add	r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	461a      	mov	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	4a11      	ldr	r2, [pc, #68]	@ (800846c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008426:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	3b01      	subs	r3, #1
 800842c:	2201      	movs	r2, #1
 800842e:	409a      	lsls	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008434:	bf00      	nop
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	58025408 	.word	0x58025408
 8008444:	5802541c 	.word	0x5802541c
 8008448:	58025430 	.word	0x58025430
 800844c:	58025444 	.word	0x58025444
 8008450:	58025458 	.word	0x58025458
 8008454:	5802546c 	.word	0x5802546c
 8008458:	58025480 	.word	0x58025480
 800845c:	58025494 	.word	0x58025494
 8008460:	1600963f 	.word	0x1600963f
 8008464:	58025940 	.word	0x58025940
 8008468:	1000823f 	.word	0x1000823f
 800846c:	40020940 	.word	0x40020940

08008470 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
 800847c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	2b80      	cmp	r3, #128	@ 0x80
 8008488:	d105      	bne.n	8008496 <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008490:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e315      	b.n	8008ac2 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800849c:	2b01      	cmp	r3, #1
 800849e:	d101      	bne.n	80084a4 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 80084a0:	2302      	movs	r3, #2
 80084a2:	e30e      	b.n	8008ac2 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	f040 82fd 	bne.w	8008ab4 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2202      	movs	r2, #2
 80084be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	655a      	str	r2, [r3, #84]	@ 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a82      	ldr	r2, [pc, #520]	@ (80086d8 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d04a      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a81      	ldr	r2, [pc, #516]	@ (80086dc <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d045      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a7f      	ldr	r2, [pc, #508]	@ (80086e0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d040      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a7e      	ldr	r2, [pc, #504]	@ (80086e4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d03b      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a7c      	ldr	r2, [pc, #496]	@ (80086e8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d036      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a7b      	ldr	r2, [pc, #492]	@ (80086ec <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d031      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a79      	ldr	r2, [pc, #484]	@ (80086f0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d02c      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a78      	ldr	r2, [pc, #480]	@ (80086f4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d027      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a76      	ldr	r2, [pc, #472]	@ (80086f8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d022      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a75      	ldr	r2, [pc, #468]	@ (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d01d      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a73      	ldr	r2, [pc, #460]	@ (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d018      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a72      	ldr	r2, [pc, #456]	@ (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d013      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a70      	ldr	r2, [pc, #448]	@ (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d00e      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a6f      	ldr	r2, [pc, #444]	@ (800870c <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d009      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a6d      	ldr	r2, [pc, #436]	@ (8008710 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d004      	beq.n	8008568 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a6c      	ldr	r2, [pc, #432]	@ (8008714 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d101      	bne.n	800856c <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 8008568:	2301      	movs	r3, #1
 800856a:	e000      	b.n	800856e <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 800856c:	2300      	movs	r3, #0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d018      	beq.n	80085a4 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008580:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800858e:	3308      	adds	r3, #8
 8008590:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008596:	f003 031f 	and.w	r3, r3, #31
 800859a:	223f      	movs	r2, #63	@ 0x3f
 800859c:	409a      	lsls	r2, r3
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	e018      	b.n	80085d6 <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6819      	ldr	r1, [r3, #0]
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	f248 0320 	movw	r3, #32800	@ 0x8020
 80085b2:	430b      	orrs	r3, r1
 80085b4:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085c2:	3304      	adds	r3, #4
 80085c4:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085ca:	f003 031f 	and.w	r3, r3, #31
 80085ce:	2201      	movs	r2, #1
 80085d0:	409a      	lsls	r2, r3
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	68b9      	ldr	r1, [r7, #8]
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 fb41 	bl	8008c64 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a3c      	ldr	r2, [pc, #240]	@ (80086d8 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d072      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a3a      	ldr	r2, [pc, #232]	@ (80086dc <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d06d      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a39      	ldr	r2, [pc, #228]	@ (80086e0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d068      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a37      	ldr	r2, [pc, #220]	@ (80086e4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d063      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a36      	ldr	r2, [pc, #216]	@ (80086e8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d05e      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a34      	ldr	r2, [pc, #208]	@ (80086ec <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d059      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a33      	ldr	r2, [pc, #204]	@ (80086f0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d054      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a31      	ldr	r2, [pc, #196]	@ (80086f4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d04f      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a30      	ldr	r2, [pc, #192]	@ (80086f8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d04a      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a2e      	ldr	r2, [pc, #184]	@ (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d045      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a2d      	ldr	r2, [pc, #180]	@ (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d040      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a2b      	ldr	r2, [pc, #172]	@ (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d03b      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a2a      	ldr	r2, [pc, #168]	@ (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d036      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a28      	ldr	r2, [pc, #160]	@ (800870c <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d031      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a27      	ldr	r2, [pc, #156]	@ (8008710 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d02c      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a25      	ldr	r2, [pc, #148]	@ (8008714 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d027      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a24      	ldr	r2, [pc, #144]	@ (8008718 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d022      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a22      	ldr	r2, [pc, #136]	@ (800871c <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d01d      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a21      	ldr	r2, [pc, #132]	@ (8008720 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d018      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008724 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d013      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008728 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d00e      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a1c      	ldr	r2, [pc, #112]	@ (800872c <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d009      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a1b      	ldr	r2, [pc, #108]	@ (8008730 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d004      	beq.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a19      	ldr	r2, [pc, #100]	@ (8008734 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d132      	bne.n	8008738 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 80086d2:	2301      	movs	r3, #1
 80086d4:	e031      	b.n	800873a <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 80086d6:	bf00      	nop
 80086d8:	40020010 	.word	0x40020010
 80086dc:	40020028 	.word	0x40020028
 80086e0:	40020040 	.word	0x40020040
 80086e4:	40020058 	.word	0x40020058
 80086e8:	40020070 	.word	0x40020070
 80086ec:	40020088 	.word	0x40020088
 80086f0:	400200a0 	.word	0x400200a0
 80086f4:	400200b8 	.word	0x400200b8
 80086f8:	40020410 	.word	0x40020410
 80086fc:	40020428 	.word	0x40020428
 8008700:	40020440 	.word	0x40020440
 8008704:	40020458 	.word	0x40020458
 8008708:	40020470 	.word	0x40020470
 800870c:	40020488 	.word	0x40020488
 8008710:	400204a0 	.word	0x400204a0
 8008714:	400204b8 	.word	0x400204b8
 8008718:	58025408 	.word	0x58025408
 800871c:	5802541c 	.word	0x5802541c
 8008720:	58025430 	.word	0x58025430
 8008724:	58025444 	.word	0x58025444
 8008728:	58025458 	.word	0x58025458
 800872c:	5802546c 	.word	0x5802546c
 8008730:	58025480 	.word	0x58025480
 8008734:	58025494 	.word	0x58025494
 8008738:	2300      	movs	r3, #0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00d      	beq.n	800875a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008746:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800874c:	2b00      	cmp	r3, #0
 800874e:	d004      	beq.n	800875a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008758:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a3b      	ldr	r2, [pc, #236]	@ (800884c <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d04a      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a39      	ldr	r2, [pc, #228]	@ (8008850 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d045      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a38      	ldr	r2, [pc, #224]	@ (8008854 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d040      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a36      	ldr	r2, [pc, #216]	@ (8008858 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d03b      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a35      	ldr	r2, [pc, #212]	@ (800885c <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d036      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a33      	ldr	r2, [pc, #204]	@ (8008860 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d031      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a32      	ldr	r2, [pc, #200]	@ (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d02c      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a30      	ldr	r2, [pc, #192]	@ (8008868 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d027      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a2f      	ldr	r2, [pc, #188]	@ (800886c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d022      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a2d      	ldr	r2, [pc, #180]	@ (8008870 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d01d      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a2c      	ldr	r2, [pc, #176]	@ (8008874 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d018      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a2a      	ldr	r2, [pc, #168]	@ (8008878 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d013      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a29      	ldr	r2, [pc, #164]	@ (800887c <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d00e      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a27      	ldr	r2, [pc, #156]	@ (8008880 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d009      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a26      	ldr	r2, [pc, #152]	@ (8008884 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d004      	beq.n	80087fa <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a24      	ldr	r2, [pc, #144]	@ (8008888 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d101      	bne.n	80087fe <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 80087fa:	2301      	movs	r3, #1
 80087fc:	e000      	b.n	8008800 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 80087fe:	2300      	movs	r3, #0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d043      	beq.n	800888c <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f023 021e 	bic.w	r2, r3, #30
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0216 	orr.w	r2, r2, #22
 8008816:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	695a      	ldr	r2, [r3, #20]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008826:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882c:	2b00      	cmp	r3, #0
 800882e:	d103      	bne.n	8008838 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008834:	2b00      	cmp	r3, #0
 8008836:	d043      	beq.n	80088c0 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f042 0208 	orr.w	r2, r2, #8
 8008846:	601a      	str	r2, [r3, #0]
 8008848:	e03a      	b.n	80088c0 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 800884a:	bf00      	nop
 800884c:	40020010 	.word	0x40020010
 8008850:	40020028 	.word	0x40020028
 8008854:	40020040 	.word	0x40020040
 8008858:	40020058 	.word	0x40020058
 800885c:	40020070 	.word	0x40020070
 8008860:	40020088 	.word	0x40020088
 8008864:	400200a0 	.word	0x400200a0
 8008868:	400200b8 	.word	0x400200b8
 800886c:	40020410 	.word	0x40020410
 8008870:	40020428 	.word	0x40020428
 8008874:	40020440 	.word	0x40020440
 8008878:	40020458 	.word	0x40020458
 800887c:	40020470 	.word	0x40020470
 8008880:	40020488 	.word	0x40020488
 8008884:	400204a0 	.word	0x400204a0
 8008888:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f023 020e 	bic.w	r2, r3, #14
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f042 020a 	orr.w	r2, r2, #10
 800889e:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d103      	bne.n	80088b0 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d007      	beq.n	80088c0 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f042 0204 	orr.w	r2, r2, #4
 80088be:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a81      	ldr	r2, [pc, #516]	@ (8008acc <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d072      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a80      	ldr	r2, [pc, #512]	@ (8008ad0 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d06d      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a7e      	ldr	r2, [pc, #504]	@ (8008ad4 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d068      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a7d      	ldr	r2, [pc, #500]	@ (8008ad8 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d063      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a7b      	ldr	r2, [pc, #492]	@ (8008adc <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d05e      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a7a      	ldr	r2, [pc, #488]	@ (8008ae0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d059      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a78      	ldr	r2, [pc, #480]	@ (8008ae4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d054      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a77      	ldr	r2, [pc, #476]	@ (8008ae8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d04f      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a75      	ldr	r2, [pc, #468]	@ (8008aec <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d04a      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a74      	ldr	r2, [pc, #464]	@ (8008af0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d045      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a72      	ldr	r2, [pc, #456]	@ (8008af4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d040      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a71      	ldr	r2, [pc, #452]	@ (8008af8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d03b      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a6f      	ldr	r2, [pc, #444]	@ (8008afc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d036      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a6e      	ldr	r2, [pc, #440]	@ (8008b00 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d031      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a6c      	ldr	r2, [pc, #432]	@ (8008b04 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d02c      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a6b      	ldr	r2, [pc, #428]	@ (8008b08 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d027      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a69      	ldr	r2, [pc, #420]	@ (8008b0c <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d022      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a68      	ldr	r2, [pc, #416]	@ (8008b10 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d01d      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a66      	ldr	r2, [pc, #408]	@ (8008b14 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d018      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a65      	ldr	r2, [pc, #404]	@ (8008b18 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d013      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a63      	ldr	r2, [pc, #396]	@ (8008b1c <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d00e      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a62      	ldr	r2, [pc, #392]	@ (8008b20 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d009      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a60      	ldr	r2, [pc, #384]	@ (8008b24 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d004      	beq.n	80089b0 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a5f      	ldr	r2, [pc, #380]	@ (8008b28 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d101      	bne.n	80089b4 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 80089b0:	2301      	movs	r3, #1
 80089b2:	e000      	b.n	80089b6 <HAL_DMAEx_MultiBufferStart_IT+0x546>
 80089b4:	2300      	movs	r3, #0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d01a      	beq.n	80089f0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d007      	beq.n	80089d8 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089d6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d007      	beq.n	80089f0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089ee:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a35      	ldr	r2, [pc, #212]	@ (8008acc <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d04a      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a34      	ldr	r2, [pc, #208]	@ (8008ad0 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d045      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a32      	ldr	r2, [pc, #200]	@ (8008ad4 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d040      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a31      	ldr	r2, [pc, #196]	@ (8008ad8 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d03b      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a2f      	ldr	r2, [pc, #188]	@ (8008adc <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d036      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a2e      	ldr	r2, [pc, #184]	@ (8008ae0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d031      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a2c      	ldr	r2, [pc, #176]	@ (8008ae4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d02c      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a2b      	ldr	r2, [pc, #172]	@ (8008ae8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d027      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a29      	ldr	r2, [pc, #164]	@ (8008aec <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d022      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a28      	ldr	r2, [pc, #160]	@ (8008af0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d01d      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a26      	ldr	r2, [pc, #152]	@ (8008af4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d018      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a25      	ldr	r2, [pc, #148]	@ (8008af8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d013      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a23      	ldr	r2, [pc, #140]	@ (8008afc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d00e      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a22      	ldr	r2, [pc, #136]	@ (8008b00 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d009      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a20      	ldr	r2, [pc, #128]	@ (8008b04 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d004      	beq.n	8008a90 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8008b08 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d108      	bne.n	8008aa2 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f042 0201 	orr.w	r2, r2, #1
 8008a9e:	601a      	str	r2, [r3, #0]
 8008aa0:	e00e      	b.n	8008ac0 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f042 0201 	orr.w	r2, r2, #1
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	e005      	b.n	8008ac0 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008aba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    status = HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008ac0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3718      	adds	r7, #24
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	40020010 	.word	0x40020010
 8008ad0:	40020028 	.word	0x40020028
 8008ad4:	40020040 	.word	0x40020040
 8008ad8:	40020058 	.word	0x40020058
 8008adc:	40020070 	.word	0x40020070
 8008ae0:	40020088 	.word	0x40020088
 8008ae4:	400200a0 	.word	0x400200a0
 8008ae8:	400200b8 	.word	0x400200b8
 8008aec:	40020410 	.word	0x40020410
 8008af0:	40020428 	.word	0x40020428
 8008af4:	40020440 	.word	0x40020440
 8008af8:	40020458 	.word	0x40020458
 8008afc:	40020470 	.word	0x40020470
 8008b00:	40020488 	.word	0x40020488
 8008b04:	400204a0 	.word	0x400204a0
 8008b08:	400204b8 	.word	0x400204b8
 8008b0c:	58025408 	.word	0x58025408
 8008b10:	5802541c 	.word	0x5802541c
 8008b14:	58025430 	.word	0x58025430
 8008b18:	58025444 	.word	0x58025444
 8008b1c:	58025458 	.word	0x58025458
 8008b20:	5802546c 	.word	0x5802546c
 8008b24:	58025480 	.word	0x58025480
 8008b28:	58025494 	.word	0x58025494

08008b2c <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	4613      	mov	r3, r2
 8008b38:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4a39      	ldr	r2, [pc, #228]	@ (8008c24 <HAL_DMAEx_ChangeMemory+0xf8>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d04a      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a37      	ldr	r2, [pc, #220]	@ (8008c28 <HAL_DMAEx_ChangeMemory+0xfc>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d045      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a36      	ldr	r2, [pc, #216]	@ (8008c2c <HAL_DMAEx_ChangeMemory+0x100>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d040      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a34      	ldr	r2, [pc, #208]	@ (8008c30 <HAL_DMAEx_ChangeMemory+0x104>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d03b      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a33      	ldr	r2, [pc, #204]	@ (8008c34 <HAL_DMAEx_ChangeMemory+0x108>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d036      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a31      	ldr	r2, [pc, #196]	@ (8008c38 <HAL_DMAEx_ChangeMemory+0x10c>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d031      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a30      	ldr	r2, [pc, #192]	@ (8008c3c <HAL_DMAEx_ChangeMemory+0x110>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d02c      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a2e      	ldr	r2, [pc, #184]	@ (8008c40 <HAL_DMAEx_ChangeMemory+0x114>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d027      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8008c44 <HAL_DMAEx_ChangeMemory+0x118>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d022      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a2b      	ldr	r2, [pc, #172]	@ (8008c48 <HAL_DMAEx_ChangeMemory+0x11c>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d01d      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a2a      	ldr	r2, [pc, #168]	@ (8008c4c <HAL_DMAEx_ChangeMemory+0x120>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d018      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a28      	ldr	r2, [pc, #160]	@ (8008c50 <HAL_DMAEx_ChangeMemory+0x124>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d013      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a27      	ldr	r2, [pc, #156]	@ (8008c54 <HAL_DMAEx_ChangeMemory+0x128>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d00e      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a25      	ldr	r2, [pc, #148]	@ (8008c58 <HAL_DMAEx_ChangeMemory+0x12c>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d009      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a24      	ldr	r2, [pc, #144]	@ (8008c5c <HAL_DMAEx_ChangeMemory+0x130>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d004      	beq.n	8008bda <HAL_DMAEx_ChangeMemory+0xae>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a22      	ldr	r2, [pc, #136]	@ (8008c60 <HAL_DMAEx_ChangeMemory+0x134>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d101      	bne.n	8008bde <HAL_DMAEx_ChangeMemory+0xb2>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e000      	b.n	8008be0 <HAL_DMAEx_ChangeMemory+0xb4>
 8008bde:	2300      	movs	r3, #0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00c      	beq.n	8008bfe <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8008be4:	79fb      	ldrb	r3, [r7, #7]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d104      	bne.n	8008bf4 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	60da      	str	r2, [r3, #12]
 8008bf2:	e010      	b.n	8008c16 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68ba      	ldr	r2, [r7, #8]
 8008bfa:	611a      	str	r2, [r3, #16]
 8008bfc:	e00b      	b.n	8008c16 <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8008bfe:	79fb      	ldrb	r3, [r7, #7]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d104      	bne.n	8008c0e <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	60da      	str	r2, [r3, #12]
 8008c0c:	e003      	b.n	8008c16 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3714      	adds	r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr
 8008c24:	40020010 	.word	0x40020010
 8008c28:	40020028 	.word	0x40020028
 8008c2c:	40020040 	.word	0x40020040
 8008c30:	40020058 	.word	0x40020058
 8008c34:	40020070 	.word	0x40020070
 8008c38:	40020088 	.word	0x40020088
 8008c3c:	400200a0 	.word	0x400200a0
 8008c40:	400200b8 	.word	0x400200b8
 8008c44:	40020410 	.word	0x40020410
 8008c48:	40020428 	.word	0x40020428
 8008c4c:	40020440 	.word	0x40020440
 8008c50:	40020458 	.word	0x40020458
 8008c54:	40020470 	.word	0x40020470
 8008c58:	40020488 	.word	0x40020488
 8008c5c:	400204a0 	.word	0x400204a0
 8008c60:	400204b8 	.word	0x400204b8

08008c64 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
 8008c70:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a46      	ldr	r2, [pc, #280]	@ (8008d90 <DMA_MultiBufferSetConfig+0x12c>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d04a      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a44      	ldr	r2, [pc, #272]	@ (8008d94 <DMA_MultiBufferSetConfig+0x130>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d045      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a43      	ldr	r2, [pc, #268]	@ (8008d98 <DMA_MultiBufferSetConfig+0x134>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d040      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a41      	ldr	r2, [pc, #260]	@ (8008d9c <DMA_MultiBufferSetConfig+0x138>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d03b      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a40      	ldr	r2, [pc, #256]	@ (8008da0 <DMA_MultiBufferSetConfig+0x13c>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d036      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a3e      	ldr	r2, [pc, #248]	@ (8008da4 <DMA_MultiBufferSetConfig+0x140>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d031      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8008da8 <DMA_MultiBufferSetConfig+0x144>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d02c      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a3b      	ldr	r2, [pc, #236]	@ (8008dac <DMA_MultiBufferSetConfig+0x148>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d027      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a3a      	ldr	r2, [pc, #232]	@ (8008db0 <DMA_MultiBufferSetConfig+0x14c>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d022      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a38      	ldr	r2, [pc, #224]	@ (8008db4 <DMA_MultiBufferSetConfig+0x150>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d01d      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a37      	ldr	r2, [pc, #220]	@ (8008db8 <DMA_MultiBufferSetConfig+0x154>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d018      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a35      	ldr	r2, [pc, #212]	@ (8008dbc <DMA_MultiBufferSetConfig+0x158>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d013      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a34      	ldr	r2, [pc, #208]	@ (8008dc0 <DMA_MultiBufferSetConfig+0x15c>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d00e      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a32      	ldr	r2, [pc, #200]	@ (8008dc4 <DMA_MultiBufferSetConfig+0x160>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d009      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a31      	ldr	r2, [pc, #196]	@ (8008dc8 <DMA_MultiBufferSetConfig+0x164>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d004      	beq.n	8008d12 <DMA_MultiBufferSetConfig+0xae>
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a2f      	ldr	r2, [pc, #188]	@ (8008dcc <DMA_MultiBufferSetConfig+0x168>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d101      	bne.n	8008d16 <DMA_MultiBufferSetConfig+0xb2>
 8008d12:	2301      	movs	r3, #1
 8008d14:	e000      	b.n	8008d18 <DMA_MultiBufferSetConfig+0xb4>
 8008d16:	2300      	movs	r3, #0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d019      	beq.n	8008d50 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	2b40      	cmp	r3, #64	@ 0x40
 8008d2a:	d108      	bne.n	8008d3e <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68ba      	ldr	r2, [r7, #8]
 8008d3a:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8008d3c:	e021      	b.n	8008d82 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68ba      	ldr	r2, [r7, #8]
 8008d44:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	60da      	str	r2, [r3, #12]
}
 8008d4e:	e018      	b.n	8008d82 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	683a      	ldr	r2, [r7, #0]
 8008d56:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	2b40      	cmp	r3, #64	@ 0x40
 8008d5e:	d108      	bne.n	8008d72 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	68ba      	ldr	r2, [r7, #8]
 8008d6e:	60da      	str	r2, [r3, #12]
}
 8008d70:	e007      	b.n	8008d82 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68ba      	ldr	r2, [r7, #8]
 8008d78:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	60da      	str	r2, [r3, #12]
}
 8008d82:	bf00      	nop
 8008d84:	3714      	adds	r7, #20
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	40020010 	.word	0x40020010
 8008d94:	40020028 	.word	0x40020028
 8008d98:	40020040 	.word	0x40020040
 8008d9c:	40020058 	.word	0x40020058
 8008da0:	40020070 	.word	0x40020070
 8008da4:	40020088 	.word	0x40020088
 8008da8:	400200a0 	.word	0x400200a0
 8008dac:	400200b8 	.word	0x400200b8
 8008db0:	40020410 	.word	0x40020410
 8008db4:	40020428 	.word	0x40020428
 8008db8:	40020440 	.word	0x40020440
 8008dbc:	40020458 	.word	0x40020458
 8008dc0:	40020470 	.word	0x40020470
 8008dc4:	40020488 	.word	0x40020488
 8008dc8:	400204a0 	.word	0x400204a0
 8008dcc:	400204b8 	.word	0x400204b8

08008dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b089      	sub	sp, #36	@ 0x24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008dde:	4b86      	ldr	r3, [pc, #536]	@ (8008ff8 <HAL_GPIO_Init+0x228>)
 8008de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008de2:	e18c      	b.n	80090fe <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	2101      	movs	r1, #1
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	fa01 f303 	lsl.w	r3, r1, r3
 8008df0:	4013      	ands	r3, r2
 8008df2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f000 817e 	beq.w	80090f8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f003 0303 	and.w	r3, r3, #3
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d005      	beq.n	8008e14 <HAL_GPIO_Init+0x44>
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	f003 0303 	and.w	r3, r3, #3
 8008e10:	2b02      	cmp	r3, #2
 8008e12:	d130      	bne.n	8008e76 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008e1a:	69fb      	ldr	r3, [r7, #28]
 8008e1c:	005b      	lsls	r3, r3, #1
 8008e1e:	2203      	movs	r2, #3
 8008e20:	fa02 f303 	lsl.w	r3, r2, r3
 8008e24:	43db      	mvns	r3, r3
 8008e26:	69ba      	ldr	r2, [r7, #24]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	68da      	ldr	r2, [r3, #12]
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	005b      	lsls	r3, r3, #1
 8008e34:	fa02 f303 	lsl.w	r3, r2, r3
 8008e38:	69ba      	ldr	r2, [r7, #24]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e52:	43db      	mvns	r3, r3
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	4013      	ands	r3, r2
 8008e58:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	091b      	lsrs	r3, r3, #4
 8008e60:	f003 0201 	and.w	r2, r3, #1
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	fa02 f303 	lsl.w	r3, r2, r3
 8008e6a:	69ba      	ldr	r2, [r7, #24]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	69ba      	ldr	r2, [r7, #24]
 8008e74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	f003 0303 	and.w	r3, r3, #3
 8008e7e:	2b03      	cmp	r3, #3
 8008e80:	d017      	beq.n	8008eb2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	005b      	lsls	r3, r3, #1
 8008e8c:	2203      	movs	r2, #3
 8008e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e92:	43db      	mvns	r3, r3
 8008e94:	69ba      	ldr	r2, [r7, #24]
 8008e96:	4013      	ands	r3, r2
 8008e98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	689a      	ldr	r2, [r3, #8]
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	005b      	lsls	r3, r3, #1
 8008ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea6:	69ba      	ldr	r2, [r7, #24]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	69ba      	ldr	r2, [r7, #24]
 8008eb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f003 0303 	and.w	r3, r3, #3
 8008eba:	2b02      	cmp	r3, #2
 8008ebc:	d123      	bne.n	8008f06 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ebe:	69fb      	ldr	r3, [r7, #28]
 8008ec0:	08da      	lsrs	r2, r3, #3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	3208      	adds	r2, #8
 8008ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008ecc:	69fb      	ldr	r3, [r7, #28]
 8008ece:	f003 0307 	and.w	r3, r3, #7
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	220f      	movs	r2, #15
 8008ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eda:	43db      	mvns	r3, r3
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	4013      	ands	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	691a      	ldr	r2, [r3, #16]
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef2:	69ba      	ldr	r2, [r7, #24]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	08da      	lsrs	r2, r3, #3
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	3208      	adds	r2, #8
 8008f00:	69b9      	ldr	r1, [r7, #24]
 8008f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008f0c:	69fb      	ldr	r3, [r7, #28]
 8008f0e:	005b      	lsls	r3, r3, #1
 8008f10:	2203      	movs	r2, #3
 8008f12:	fa02 f303 	lsl.w	r3, r2, r3
 8008f16:	43db      	mvns	r3, r3
 8008f18:	69ba      	ldr	r2, [r7, #24]
 8008f1a:	4013      	ands	r3, r2
 8008f1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	f003 0203 	and.w	r2, r3, #3
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f2e:	69ba      	ldr	r2, [r7, #24]
 8008f30:	4313      	orrs	r3, r2
 8008f32:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	69ba      	ldr	r2, [r7, #24]
 8008f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	f000 80d8 	beq.w	80090f8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f48:	4b2c      	ldr	r3, [pc, #176]	@ (8008ffc <HAL_GPIO_Init+0x22c>)
 8008f4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f4e:	4a2b      	ldr	r2, [pc, #172]	@ (8008ffc <HAL_GPIO_Init+0x22c>)
 8008f50:	f043 0302 	orr.w	r3, r3, #2
 8008f54:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008f58:	4b28      	ldr	r3, [pc, #160]	@ (8008ffc <HAL_GPIO_Init+0x22c>)
 8008f5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f5e:	f003 0302 	and.w	r3, r3, #2
 8008f62:	60fb      	str	r3, [r7, #12]
 8008f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008f66:	4a26      	ldr	r2, [pc, #152]	@ (8009000 <HAL_GPIO_Init+0x230>)
 8008f68:	69fb      	ldr	r3, [r7, #28]
 8008f6a:	089b      	lsrs	r3, r3, #2
 8008f6c:	3302      	adds	r3, #2
 8008f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	f003 0303 	and.w	r3, r3, #3
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	220f      	movs	r2, #15
 8008f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f82:	43db      	mvns	r3, r3
 8008f84:	69ba      	ldr	r2, [r7, #24]
 8008f86:	4013      	ands	r3, r2
 8008f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8009004 <HAL_GPIO_Init+0x234>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d04a      	beq.n	8009028 <HAL_GPIO_Init+0x258>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	4a1c      	ldr	r2, [pc, #112]	@ (8009008 <HAL_GPIO_Init+0x238>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d02b      	beq.n	8008ff2 <HAL_GPIO_Init+0x222>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800900c <HAL_GPIO_Init+0x23c>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d025      	beq.n	8008fee <HAL_GPIO_Init+0x21e>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8009010 <HAL_GPIO_Init+0x240>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d01f      	beq.n	8008fea <HAL_GPIO_Init+0x21a>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	4a19      	ldr	r2, [pc, #100]	@ (8009014 <HAL_GPIO_Init+0x244>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d019      	beq.n	8008fe6 <HAL_GPIO_Init+0x216>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	4a18      	ldr	r2, [pc, #96]	@ (8009018 <HAL_GPIO_Init+0x248>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d013      	beq.n	8008fe2 <HAL_GPIO_Init+0x212>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a17      	ldr	r2, [pc, #92]	@ (800901c <HAL_GPIO_Init+0x24c>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d00d      	beq.n	8008fde <HAL_GPIO_Init+0x20e>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a16      	ldr	r2, [pc, #88]	@ (8009020 <HAL_GPIO_Init+0x250>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d007      	beq.n	8008fda <HAL_GPIO_Init+0x20a>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a15      	ldr	r2, [pc, #84]	@ (8009024 <HAL_GPIO_Init+0x254>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d101      	bne.n	8008fd6 <HAL_GPIO_Init+0x206>
 8008fd2:	2309      	movs	r3, #9
 8008fd4:	e029      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fd6:	230a      	movs	r3, #10
 8008fd8:	e027      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fda:	2307      	movs	r3, #7
 8008fdc:	e025      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fde:	2306      	movs	r3, #6
 8008fe0:	e023      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fe2:	2305      	movs	r3, #5
 8008fe4:	e021      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fe6:	2304      	movs	r3, #4
 8008fe8:	e01f      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fea:	2303      	movs	r3, #3
 8008fec:	e01d      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008fee:	2302      	movs	r3, #2
 8008ff0:	e01b      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e019      	b.n	800902a <HAL_GPIO_Init+0x25a>
 8008ff6:	bf00      	nop
 8008ff8:	58000080 	.word	0x58000080
 8008ffc:	58024400 	.word	0x58024400
 8009000:	58000400 	.word	0x58000400
 8009004:	58020000 	.word	0x58020000
 8009008:	58020400 	.word	0x58020400
 800900c:	58020800 	.word	0x58020800
 8009010:	58020c00 	.word	0x58020c00
 8009014:	58021000 	.word	0x58021000
 8009018:	58021400 	.word	0x58021400
 800901c:	58021800 	.word	0x58021800
 8009020:	58021c00 	.word	0x58021c00
 8009024:	58022400 	.word	0x58022400
 8009028:	2300      	movs	r3, #0
 800902a:	69fa      	ldr	r2, [r7, #28]
 800902c:	f002 0203 	and.w	r2, r2, #3
 8009030:	0092      	lsls	r2, r2, #2
 8009032:	4093      	lsls	r3, r2
 8009034:	69ba      	ldr	r2, [r7, #24]
 8009036:	4313      	orrs	r3, r2
 8009038:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800903a:	4938      	ldr	r1, [pc, #224]	@ (800911c <HAL_GPIO_Init+0x34c>)
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	089b      	lsrs	r3, r3, #2
 8009040:	3302      	adds	r3, #2
 8009042:	69ba      	ldr	r2, [r7, #24]
 8009044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	43db      	mvns	r3, r3
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	4013      	ands	r3, r2
 8009058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009062:	2b00      	cmp	r3, #0
 8009064:	d003      	beq.n	800906e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8009066:	69ba      	ldr	r2, [r7, #24]
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	4313      	orrs	r3, r2
 800906c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800906e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	43db      	mvns	r3, r3
 8009082:	69ba      	ldr	r2, [r7, #24]
 8009084:	4013      	ands	r3, r2
 8009086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d003      	beq.n	800909c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009094:	69ba      	ldr	r2, [r7, #24]
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	4313      	orrs	r3, r2
 800909a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800909c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090a0:	69bb      	ldr	r3, [r7, #24]
 80090a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	43db      	mvns	r3, r3
 80090ae:	69ba      	ldr	r2, [r7, #24]
 80090b0:	4013      	ands	r3, r2
 80090b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d003      	beq.n	80090c8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80090c0:	69ba      	ldr	r2, [r7, #24]
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	69ba      	ldr	r2, [r7, #24]
 80090cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	43db      	mvns	r3, r3
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	4013      	ands	r3, r2
 80090dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d003      	beq.n	80090f2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80090ea:	69ba      	ldr	r2, [r7, #24]
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	69ba      	ldr	r2, [r7, #24]
 80090f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	3301      	adds	r3, #1
 80090fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	fa22 f303 	lsr.w	r3, r2, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	f47f ae6b 	bne.w	8008de4 <HAL_GPIO_Init+0x14>
  }
}
 800910e:	bf00      	nop
 8009110:	bf00      	nop
 8009112:	3724      	adds	r7, #36	@ 0x24
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr
 800911c:	58000400 	.word	0x58000400

08009120 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009120:	b480      	push	{r7}
 8009122:	b085      	sub	sp, #20
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	691a      	ldr	r2, [r3, #16]
 8009130:	887b      	ldrh	r3, [r7, #2]
 8009132:	4013      	ands	r3, r2
 8009134:	2b00      	cmp	r3, #0
 8009136:	d002      	beq.n	800913e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009138:	2301      	movs	r3, #1
 800913a:	73fb      	strb	r3, [r7, #15]
 800913c:	e001      	b.n	8009142 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800913e:	2300      	movs	r3, #0
 8009140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009142:	7bfb      	ldrb	r3, [r7, #15]
}
 8009144:	4618      	mov	r0, r3
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	807b      	strh	r3, [r7, #2]
 800915c:	4613      	mov	r3, r2
 800915e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009160:	787b      	ldrb	r3, [r7, #1]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d003      	beq.n	800916e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009166:	887a      	ldrh	r2, [r7, #2]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800916c:	e003      	b.n	8009176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800916e:	887b      	ldrh	r3, [r7, #2]
 8009170:	041a      	lsls	r2, r3, #16
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	619a      	str	r2, [r3, #24]
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
	...

08009184 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d101      	bne.n	8009196 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e07f      	b.n	8009296 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800919c:	b2db      	uxtb	r3, r3
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d106      	bne.n	80091b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f7fb f942 	bl	8004434 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2224      	movs	r2, #36	@ 0x24
 80091b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f022 0201 	bic.w	r2, r2, #1
 80091c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80091d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	689a      	ldr	r2, [r3, #8]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d107      	bne.n	80091fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	689a      	ldr	r2, [r3, #8]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80091fa:	609a      	str	r2, [r3, #8]
 80091fc:	e006      	b.n	800920c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	689a      	ldr	r2, [r3, #8]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800920a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	2b02      	cmp	r3, #2
 8009212:	d104      	bne.n	800921e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800921c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6859      	ldr	r1, [r3, #4]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	4b1d      	ldr	r3, [pc, #116]	@ (80092a0 <HAL_I2C_Init+0x11c>)
 800922a:	430b      	orrs	r3, r1
 800922c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	68da      	ldr	r2, [r3, #12]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800923c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	691a      	ldr	r2, [r3, #16]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	695b      	ldr	r3, [r3, #20]
 8009246:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	430a      	orrs	r2, r1
 8009256:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	69d9      	ldr	r1, [r3, #28]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a1a      	ldr	r2, [r3, #32]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	430a      	orrs	r2, r1
 8009266:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	681a      	ldr	r2, [r3, #0]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f042 0201 	orr.w	r2, r2, #1
 8009276:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2220      	movs	r2, #32
 8009282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3708      	adds	r7, #8
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	02008000 	.word	0x02008000

080092a4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b088      	sub	sp, #32
 80092a8:	af02      	add	r7, sp, #8
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	607a      	str	r2, [r7, #4]
 80092ae:	461a      	mov	r2, r3
 80092b0:	460b      	mov	r3, r1
 80092b2:	817b      	strh	r3, [r7, #10]
 80092b4:	4613      	mov	r3, r2
 80092b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b20      	cmp	r3, #32
 80092c2:	f040 80da 	bne.w	800947a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <HAL_I2C_Master_Transmit+0x30>
 80092d0:	2302      	movs	r3, #2
 80092d2:	e0d3      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80092dc:	f7fc f958 	bl	8005590 <HAL_GetTick>
 80092e0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	2319      	movs	r3, #25
 80092e8:	2201      	movs	r2, #1
 80092ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 fcbc 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e0be      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2221      	movs	r2, #33	@ 0x21
 8009302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2210      	movs	r2, #16
 800930a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	893a      	ldrh	r2, [r7, #8]
 800931e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800932a:	b29b      	uxth	r3, r3
 800932c:	2bff      	cmp	r3, #255	@ 0xff
 800932e:	d90e      	bls.n	800934e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	22ff      	movs	r2, #255	@ 0xff
 8009334:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800933a:	b2da      	uxtb	r2, r3
 800933c:	8979      	ldrh	r1, [r7, #10]
 800933e:	4b51      	ldr	r3, [pc, #324]	@ (8009484 <HAL_I2C_Master_Transmit+0x1e0>)
 8009340:	9300      	str	r3, [sp, #0]
 8009342:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f000 fecc 	bl	800a0e4 <I2C_TransferConfig>
 800934c:	e06c      	b.n	8009428 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800935c:	b2da      	uxtb	r2, r3
 800935e:	8979      	ldrh	r1, [r7, #10]
 8009360:	4b48      	ldr	r3, [pc, #288]	@ (8009484 <HAL_I2C_Master_Transmit+0x1e0>)
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f000 febb 	bl	800a0e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800936e:	e05b      	b.n	8009428 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	6a39      	ldr	r1, [r7, #32]
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f000 fcc8 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d001      	beq.n	8009384 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e07b      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009388:	781a      	ldrb	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009394:	1c5a      	adds	r2, r3, #1
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800939e:	b29b      	uxth	r3, r3
 80093a0:	3b01      	subs	r3, #1
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093ac:	3b01      	subs	r3, #1
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d034      	beq.n	8009428 <HAL_I2C_Master_Transmit+0x184>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d130      	bne.n	8009428 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	6a3b      	ldr	r3, [r7, #32]
 80093cc:	2200      	movs	r2, #0
 80093ce:	2180      	movs	r1, #128	@ 0x80
 80093d0:	68f8      	ldr	r0, [r7, #12]
 80093d2:	f000 fc4b 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80093d6:	4603      	mov	r3, r0
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d001      	beq.n	80093e0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80093dc:	2301      	movs	r3, #1
 80093de:	e04d      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	2bff      	cmp	r3, #255	@ 0xff
 80093e8:	d90e      	bls.n	8009408 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	22ff      	movs	r2, #255	@ 0xff
 80093ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093f4:	b2da      	uxtb	r2, r3
 80093f6:	8979      	ldrh	r1, [r7, #10]
 80093f8:	2300      	movs	r3, #0
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009400:	68f8      	ldr	r0, [r7, #12]
 8009402:	f000 fe6f 	bl	800a0e4 <I2C_TransferConfig>
 8009406:	e00f      	b.n	8009428 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800940c:	b29a      	uxth	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009416:	b2da      	uxtb	r2, r3
 8009418:	8979      	ldrh	r1, [r7, #10]
 800941a:	2300      	movs	r3, #0
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f000 fe5e 	bl	800a0e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800942c:	b29b      	uxth	r3, r3
 800942e:	2b00      	cmp	r3, #0
 8009430:	d19e      	bne.n	8009370 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	6a39      	ldr	r1, [r7, #32]
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f000 fcae 	bl	8009d98 <I2C_WaitOnSTOPFlagUntilTimeout>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	e01a      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	2220      	movs	r2, #32
 800944c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	6859      	ldr	r1, [r3, #4]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	4b0b      	ldr	r3, [pc, #44]	@ (8009488 <HAL_I2C_Master_Transmit+0x1e4>)
 800945a:	400b      	ands	r3, r1
 800945c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2220      	movs	r2, #32
 8009462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	e000      	b.n	800947c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800947a:	2302      	movs	r3, #2
  }
}
 800947c:	4618      	mov	r0, r3
 800947e:	3718      	adds	r7, #24
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}
 8009484:	80002000 	.word	0x80002000
 8009488:	fe00e800 	.word	0xfe00e800

0800948c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b088      	sub	sp, #32
 8009490:	af02      	add	r7, sp, #8
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	607a      	str	r2, [r7, #4]
 8009496:	461a      	mov	r2, r3
 8009498:	460b      	mov	r3, r1
 800949a:	817b      	strh	r3, [r7, #10]
 800949c:	4613      	mov	r3, r2
 800949e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b20      	cmp	r3, #32
 80094aa:	f040 80db 	bne.w	8009664 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d101      	bne.n	80094bc <HAL_I2C_Master_Receive+0x30>
 80094b8:	2302      	movs	r3, #2
 80094ba:	e0d4      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80094c4:	f7fc f864 	bl	8005590 <HAL_GetTick>
 80094c8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	9300      	str	r3, [sp, #0]
 80094ce:	2319      	movs	r3, #25
 80094d0:	2201      	movs	r2, #1
 80094d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 fbc8 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	e0bf      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2222      	movs	r2, #34	@ 0x22
 80094ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2210      	movs	r2, #16
 80094f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2200      	movs	r2, #0
 80094fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	893a      	ldrh	r2, [r7, #8]
 8009506:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2200      	movs	r2, #0
 800950c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009512:	b29b      	uxth	r3, r3
 8009514:	2bff      	cmp	r3, #255	@ 0xff
 8009516:	d90e      	bls.n	8009536 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	22ff      	movs	r2, #255	@ 0xff
 800951c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009522:	b2da      	uxtb	r2, r3
 8009524:	8979      	ldrh	r1, [r7, #10]
 8009526:	4b52      	ldr	r3, [pc, #328]	@ (8009670 <HAL_I2C_Master_Receive+0x1e4>)
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800952e:	68f8      	ldr	r0, [r7, #12]
 8009530:	f000 fdd8 	bl	800a0e4 <I2C_TransferConfig>
 8009534:	e06d      	b.n	8009612 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800953a:	b29a      	uxth	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009544:	b2da      	uxtb	r2, r3
 8009546:	8979      	ldrh	r1, [r7, #10]
 8009548:	4b49      	ldr	r3, [pc, #292]	@ (8009670 <HAL_I2C_Master_Receive+0x1e4>)
 800954a:	9300      	str	r3, [sp, #0]
 800954c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009550:	68f8      	ldr	r0, [r7, #12]
 8009552:	f000 fdc7 	bl	800a0e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009556:	e05c      	b.n	8009612 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009558:	697a      	ldr	r2, [r7, #20]
 800955a:	6a39      	ldr	r1, [r7, #32]
 800955c:	68f8      	ldr	r0, [r7, #12]
 800955e:	f000 fc5f 	bl	8009e20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009562:	4603      	mov	r3, r0
 8009564:	2b00      	cmp	r3, #0
 8009566:	d001      	beq.n	800956c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	e07c      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009576:	b2d2      	uxtb	r2, r2
 8009578:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009588:	3b01      	subs	r3, #1
 800958a:	b29a      	uxth	r2, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009594:	b29b      	uxth	r3, r3
 8009596:	3b01      	subs	r3, #1
 8009598:	b29a      	uxth	r2, r3
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d034      	beq.n	8009612 <HAL_I2C_Master_Receive+0x186>
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d130      	bne.n	8009612 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	2200      	movs	r2, #0
 80095b8:	2180      	movs	r1, #128	@ 0x80
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f000 fb56 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d001      	beq.n	80095ca <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e04d      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	2bff      	cmp	r3, #255	@ 0xff
 80095d2:	d90e      	bls.n	80095f2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	22ff      	movs	r2, #255	@ 0xff
 80095d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	8979      	ldrh	r1, [r7, #10]
 80095e2:	2300      	movs	r3, #0
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f000 fd7a 	bl	800a0e4 <I2C_TransferConfig>
 80095f0:	e00f      	b.n	8009612 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009600:	b2da      	uxtb	r2, r3
 8009602:	8979      	ldrh	r1, [r7, #10]
 8009604:	2300      	movs	r3, #0
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 fd69 	bl	800a0e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009616:	b29b      	uxth	r3, r3
 8009618:	2b00      	cmp	r3, #0
 800961a:	d19d      	bne.n	8009558 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800961c:	697a      	ldr	r2, [r7, #20]
 800961e:	6a39      	ldr	r1, [r7, #32]
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f000 fbb9 	bl	8009d98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d001      	beq.n	8009630 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	e01a      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2220      	movs	r2, #32
 8009636:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	6859      	ldr	r1, [r3, #4]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	4b0c      	ldr	r3, [pc, #48]	@ (8009674 <HAL_I2C_Master_Receive+0x1e8>)
 8009644:	400b      	ands	r3, r1
 8009646:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2220      	movs	r2, #32
 800964c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009660:	2300      	movs	r3, #0
 8009662:	e000      	b.n	8009666 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009664:	2302      	movs	r3, #2
  }
}
 8009666:	4618      	mov	r0, r3
 8009668:	3718      	adds	r7, #24
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	80002400 	.word	0x80002400
 8009674:	fe00e800 	.word	0xfe00e800

08009678 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b088      	sub	sp, #32
 800967c:	af02      	add	r7, sp, #8
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	4608      	mov	r0, r1
 8009682:	4611      	mov	r1, r2
 8009684:	461a      	mov	r2, r3
 8009686:	4603      	mov	r3, r0
 8009688:	817b      	strh	r3, [r7, #10]
 800968a:	460b      	mov	r3, r1
 800968c:	813b      	strh	r3, [r7, #8]
 800968e:	4613      	mov	r3, r2
 8009690:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2b20      	cmp	r3, #32
 800969c:	f040 80f9 	bne.w	8009892 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d002      	beq.n	80096ac <HAL_I2C_Mem_Write+0x34>
 80096a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d105      	bne.n	80096b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e0ed      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d101      	bne.n	80096c6 <HAL_I2C_Mem_Write+0x4e>
 80096c2:	2302      	movs	r3, #2
 80096c4:	e0e6      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2201      	movs	r2, #1
 80096ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80096ce:	f7fb ff5f 	bl	8005590 <HAL_GetTick>
 80096d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	2319      	movs	r3, #25
 80096da:	2201      	movs	r2, #1
 80096dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 fac3 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e0d1      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2221      	movs	r2, #33	@ 0x21
 80096f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2240      	movs	r2, #64	@ 0x40
 80096fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2200      	movs	r2, #0
 8009704:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6a3a      	ldr	r2, [r7, #32]
 800970a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009710:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2200      	movs	r2, #0
 8009716:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009718:	88f8      	ldrh	r0, [r7, #6]
 800971a:	893a      	ldrh	r2, [r7, #8]
 800971c:	8979      	ldrh	r1, [r7, #10]
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	9301      	str	r3, [sp, #4]
 8009722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	4603      	mov	r3, r0
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f000 f9d3 	bl	8009ad4 <I2C_RequestMemoryWrite>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d005      	beq.n	8009740 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e0a9      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009744:	b29b      	uxth	r3, r3
 8009746:	2bff      	cmp	r3, #255	@ 0xff
 8009748:	d90e      	bls.n	8009768 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	22ff      	movs	r2, #255	@ 0xff
 800974e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009754:	b2da      	uxtb	r2, r3
 8009756:	8979      	ldrh	r1, [r7, #10]
 8009758:	2300      	movs	r3, #0
 800975a:	9300      	str	r3, [sp, #0]
 800975c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009760:	68f8      	ldr	r0, [r7, #12]
 8009762:	f000 fcbf 	bl	800a0e4 <I2C_TransferConfig>
 8009766:	e00f      	b.n	8009788 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800976c:	b29a      	uxth	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009776:	b2da      	uxtb	r2, r3
 8009778:	8979      	ldrh	r1, [r7, #10]
 800977a:	2300      	movs	r3, #0
 800977c:	9300      	str	r3, [sp, #0]
 800977e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f000 fcae 	bl	800a0e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009788:	697a      	ldr	r2, [r7, #20]
 800978a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 fabc 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d001      	beq.n	800979c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	e07b      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a0:	781a      	ldrb	r2, [r3, #0]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ac:	1c5a      	adds	r2, r3, #1
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	3b01      	subs	r3, #1
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097c4:	3b01      	subs	r3, #1
 80097c6:	b29a      	uxth	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d034      	beq.n	8009840 <HAL_I2C_Mem_Write+0x1c8>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d130      	bne.n	8009840 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e4:	2200      	movs	r2, #0
 80097e6:	2180      	movs	r1, #128	@ 0x80
 80097e8:	68f8      	ldr	r0, [r7, #12]
 80097ea:	f000 fa3f 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	e04d      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	2bff      	cmp	r3, #255	@ 0xff
 8009800:	d90e      	bls.n	8009820 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	22ff      	movs	r2, #255	@ 0xff
 8009806:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800980c:	b2da      	uxtb	r2, r3
 800980e:	8979      	ldrh	r1, [r7, #10]
 8009810:	2300      	movs	r3, #0
 8009812:	9300      	str	r3, [sp, #0]
 8009814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f000 fc63 	bl	800a0e4 <I2C_TransferConfig>
 800981e:	e00f      	b.n	8009840 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009824:	b29a      	uxth	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800982e:	b2da      	uxtb	r2, r3
 8009830:	8979      	ldrh	r1, [r7, #10]
 8009832:	2300      	movs	r3, #0
 8009834:	9300      	str	r3, [sp, #0]
 8009836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f000 fc52 	bl	800a0e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009844:	b29b      	uxth	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	d19e      	bne.n	8009788 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800984a:	697a      	ldr	r2, [r7, #20]
 800984c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f000 faa2 	bl	8009d98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d001      	beq.n	800985e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e01a      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2220      	movs	r2, #32
 8009864:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	6859      	ldr	r1, [r3, #4]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	4b0a      	ldr	r3, [pc, #40]	@ (800989c <HAL_I2C_Mem_Write+0x224>)
 8009872:	400b      	ands	r3, r1
 8009874:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2200      	movs	r2, #0
 8009882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	e000      	b.n	8009894 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009892:	2302      	movs	r3, #2
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3718      	adds	r7, #24
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}
 800989c:	fe00e800 	.word	0xfe00e800

080098a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b088      	sub	sp, #32
 80098a4:	af02      	add	r7, sp, #8
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	4608      	mov	r0, r1
 80098aa:	4611      	mov	r1, r2
 80098ac:	461a      	mov	r2, r3
 80098ae:	4603      	mov	r3, r0
 80098b0:	817b      	strh	r3, [r7, #10]
 80098b2:	460b      	mov	r3, r1
 80098b4:	813b      	strh	r3, [r7, #8]
 80098b6:	4613      	mov	r3, r2
 80098b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b20      	cmp	r3, #32
 80098c4:	f040 80fd 	bne.w	8009ac2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d002      	beq.n	80098d4 <HAL_I2C_Mem_Read+0x34>
 80098ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d105      	bne.n	80098e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e0f1      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d101      	bne.n	80098ee <HAL_I2C_Mem_Read+0x4e>
 80098ea:	2302      	movs	r3, #2
 80098ec:	e0ea      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80098f6:	f7fb fe4b 	bl	8005590 <HAL_GetTick>
 80098fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	2319      	movs	r3, #25
 8009902:	2201      	movs	r2, #1
 8009904:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f000 f9af 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	e0d5      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2222      	movs	r2, #34	@ 0x22
 800991c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2240      	movs	r2, #64	@ 0x40
 8009924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2200      	movs	r2, #0
 800992c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6a3a      	ldr	r2, [r7, #32]
 8009932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009940:	88f8      	ldrh	r0, [r7, #6]
 8009942:	893a      	ldrh	r2, [r7, #8]
 8009944:	8979      	ldrh	r1, [r7, #10]
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	9301      	str	r3, [sp, #4]
 800994a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994c:	9300      	str	r3, [sp, #0]
 800994e:	4603      	mov	r3, r0
 8009950:	68f8      	ldr	r0, [r7, #12]
 8009952:	f000 f913 	bl	8009b7c <I2C_RequestMemoryRead>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d005      	beq.n	8009968 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2200      	movs	r2, #0
 8009960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e0ad      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800996c:	b29b      	uxth	r3, r3
 800996e:	2bff      	cmp	r3, #255	@ 0xff
 8009970:	d90e      	bls.n	8009990 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	22ff      	movs	r2, #255	@ 0xff
 8009976:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800997c:	b2da      	uxtb	r2, r3
 800997e:	8979      	ldrh	r1, [r7, #10]
 8009980:	4b52      	ldr	r3, [pc, #328]	@ (8009acc <HAL_I2C_Mem_Read+0x22c>)
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f000 fbab 	bl	800a0e4 <I2C_TransferConfig>
 800998e:	e00f      	b.n	80099b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009994:	b29a      	uxth	r2, r3
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800999e:	b2da      	uxtb	r2, r3
 80099a0:	8979      	ldrh	r1, [r7, #10]
 80099a2:	4b4a      	ldr	r3, [pc, #296]	@ (8009acc <HAL_I2C_Mem_Read+0x22c>)
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f000 fb9a 	bl	800a0e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	9300      	str	r3, [sp, #0]
 80099b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b6:	2200      	movs	r2, #0
 80099b8:	2104      	movs	r1, #4
 80099ba:	68f8      	ldr	r0, [r7, #12]
 80099bc:	f000 f956 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d001      	beq.n	80099ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e07c      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d4:	b2d2      	uxtb	r2, r2
 80099d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099dc:	1c5a      	adds	r2, r3, #1
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099e6:	3b01      	subs	r3, #1
 80099e8:	b29a      	uxth	r2, r3
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	3b01      	subs	r3, #1
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d034      	beq.n	8009a70 <HAL_I2C_Mem_Read+0x1d0>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d130      	bne.n	8009a70 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a14:	2200      	movs	r2, #0
 8009a16:	2180      	movs	r1, #128	@ 0x80
 8009a18:	68f8      	ldr	r0, [r7, #12]
 8009a1a:	f000 f927 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d001      	beq.n	8009a28 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	e04d      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	2bff      	cmp	r3, #255	@ 0xff
 8009a30:	d90e      	bls.n	8009a50 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	22ff      	movs	r2, #255	@ 0xff
 8009a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	8979      	ldrh	r1, [r7, #10]
 8009a40:	2300      	movs	r3, #0
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 fb4b 	bl	800a0e4 <I2C_TransferConfig>
 8009a4e:	e00f      	b.n	8009a70 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a54:	b29a      	uxth	r2, r3
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a5e:	b2da      	uxtb	r2, r3
 8009a60:	8979      	ldrh	r1, [r7, #10]
 8009a62:	2300      	movs	r3, #0
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f000 fb3a 	bl	800a0e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d19a      	bne.n	80099b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	f000 f98a 	bl	8009d98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009a84:	4603      	mov	r3, r0
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	e01a      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2220      	movs	r2, #32
 8009a94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	6859      	ldr	r1, [r3, #4]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <HAL_I2C_Mem_Read+0x230>)
 8009aa2:	400b      	ands	r3, r1
 8009aa4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2220      	movs	r2, #32
 8009aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	e000      	b.n	8009ac4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009ac2:	2302      	movs	r3, #2
  }
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3718      	adds	r7, #24
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	80002400 	.word	0x80002400
 8009ad0:	fe00e800 	.word	0xfe00e800

08009ad4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b086      	sub	sp, #24
 8009ad8:	af02      	add	r7, sp, #8
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	4608      	mov	r0, r1
 8009ade:	4611      	mov	r1, r2
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	817b      	strh	r3, [r7, #10]
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	813b      	strh	r3, [r7, #8]
 8009aea:	4613      	mov	r3, r2
 8009aec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009aee:	88fb      	ldrh	r3, [r7, #6]
 8009af0:	b2da      	uxtb	r2, r3
 8009af2:	8979      	ldrh	r1, [r7, #10]
 8009af4:	4b20      	ldr	r3, [pc, #128]	@ (8009b78 <I2C_RequestMemoryWrite+0xa4>)
 8009af6:	9300      	str	r3, [sp, #0]
 8009af8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 faf1 	bl	800a0e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b02:	69fa      	ldr	r2, [r7, #28]
 8009b04:	69b9      	ldr	r1, [r7, #24]
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	f000 f8ff 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d001      	beq.n	8009b16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009b12:	2301      	movs	r3, #1
 8009b14:	e02c      	b.n	8009b70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b16:	88fb      	ldrh	r3, [r7, #6]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d105      	bne.n	8009b28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b1c:	893b      	ldrh	r3, [r7, #8]
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b26:	e015      	b.n	8009b54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009b28:	893b      	ldrh	r3, [r7, #8]
 8009b2a:	0a1b      	lsrs	r3, r3, #8
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b36:	69fa      	ldr	r2, [r7, #28]
 8009b38:	69b9      	ldr	r1, [r7, #24]
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f000 f8e5 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e012      	b.n	8009b70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b4a:	893b      	ldrh	r3, [r7, #8]
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009b54:	69fb      	ldr	r3, [r7, #28]
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	2180      	movs	r1, #128	@ 0x80
 8009b5e:	68f8      	ldr	r0, [r7, #12]
 8009b60:	f000 f884 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d001      	beq.n	8009b6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e000      	b.n	8009b70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3710      	adds	r7, #16
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	80002000 	.word	0x80002000

08009b7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b086      	sub	sp, #24
 8009b80:	af02      	add	r7, sp, #8
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	4608      	mov	r0, r1
 8009b86:	4611      	mov	r1, r2
 8009b88:	461a      	mov	r2, r3
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	817b      	strh	r3, [r7, #10]
 8009b8e:	460b      	mov	r3, r1
 8009b90:	813b      	strh	r3, [r7, #8]
 8009b92:	4613      	mov	r3, r2
 8009b94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009b96:	88fb      	ldrh	r3, [r7, #6]
 8009b98:	b2da      	uxtb	r2, r3
 8009b9a:	8979      	ldrh	r1, [r7, #10]
 8009b9c:	4b20      	ldr	r3, [pc, #128]	@ (8009c20 <I2C_RequestMemoryRead+0xa4>)
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	68f8      	ldr	r0, [r7, #12]
 8009ba4:	f000 fa9e 	bl	800a0e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ba8:	69fa      	ldr	r2, [r7, #28]
 8009baa:	69b9      	ldr	r1, [r7, #24]
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	f000 f8ac 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d001      	beq.n	8009bbc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e02c      	b.n	8009c16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009bbc:	88fb      	ldrh	r3, [r7, #6]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d105      	bne.n	8009bce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009bc2:	893b      	ldrh	r3, [r7, #8]
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	629a      	str	r2, [r3, #40]	@ 0x28
 8009bcc:	e015      	b.n	8009bfa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009bce:	893b      	ldrh	r3, [r7, #8]
 8009bd0:	0a1b      	lsrs	r3, r3, #8
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	b2da      	uxtb	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bdc:	69fa      	ldr	r2, [r7, #28]
 8009bde:	69b9      	ldr	r1, [r7, #24]
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f000 f892 	bl	8009d0a <I2C_WaitOnTXISFlagUntilTimeout>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d001      	beq.n	8009bf0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e012      	b.n	8009c16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009bf0:	893b      	ldrh	r3, [r7, #8]
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009bfa:	69fb      	ldr	r3, [r7, #28]
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	2200      	movs	r2, #0
 8009c02:	2140      	movs	r1, #64	@ 0x40
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f000 f831 	bl	8009c6c <I2C_WaitOnFlagUntilTimeout>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d001      	beq.n	8009c14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009c10:	2301      	movs	r3, #1
 8009c12:	e000      	b.n	8009c16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3710      	adds	r7, #16
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	80002000 	.word	0x80002000

08009c24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	f003 0302 	and.w	r3, r3, #2
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d103      	bne.n	8009c42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	f003 0301 	and.w	r3, r3, #1
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d007      	beq.n	8009c60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	699a      	ldr	r2, [r3, #24]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f042 0201 	orr.w	r2, r2, #1
 8009c5e:	619a      	str	r2, [r3, #24]
  }
}
 8009c60:	bf00      	nop
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c7c:	e031      	b.n	8009ce2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c84:	d02d      	beq.n	8009ce2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c86:	f7fb fc83 	bl	8005590 <HAL_GetTick>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	1ad3      	subs	r3, r2, r3
 8009c90:	683a      	ldr	r2, [r7, #0]
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d302      	bcc.n	8009c9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d122      	bne.n	8009ce2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	699a      	ldr	r2, [r3, #24]
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	4013      	ands	r3, r2
 8009ca6:	68ba      	ldr	r2, [r7, #8]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	bf0c      	ite	eq
 8009cac:	2301      	moveq	r3, #1
 8009cae:	2300      	movne	r3, #0
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	79fb      	ldrb	r3, [r7, #7]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d113      	bne.n	8009ce2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cbe:	f043 0220 	orr.w	r2, r3, #32
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2220      	movs	r2, #32
 8009cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e00f      	b.n	8009d02 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	699a      	ldr	r2, [r3, #24]
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	4013      	ands	r3, r2
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	429a      	cmp	r2, r3
 8009cf0:	bf0c      	ite	eq
 8009cf2:	2301      	moveq	r3, #1
 8009cf4:	2300      	movne	r3, #0
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	79fb      	ldrb	r3, [r7, #7]
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d0be      	beq.n	8009c7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}

08009d0a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009d0a:	b580      	push	{r7, lr}
 8009d0c:	b084      	sub	sp, #16
 8009d0e:	af00      	add	r7, sp, #0
 8009d10:	60f8      	str	r0, [r7, #12]
 8009d12:	60b9      	str	r1, [r7, #8]
 8009d14:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d16:	e033      	b.n	8009d80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	68b9      	ldr	r1, [r7, #8]
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	f000 f901 	bl	8009f24 <I2C_IsErrorOccurred>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e031      	b.n	8009d90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d32:	d025      	beq.n	8009d80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d34:	f7fb fc2c 	bl	8005590 <HAL_GetTick>
 8009d38:	4602      	mov	r2, r0
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	68ba      	ldr	r2, [r7, #8]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d302      	bcc.n	8009d4a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d11a      	bne.n	8009d80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d013      	beq.n	8009d80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d5c:	f043 0220 	orr.w	r2, r3, #32
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2220      	movs	r2, #32
 8009d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e007      	b.n	8009d90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	699b      	ldr	r3, [r3, #24]
 8009d86:	f003 0302 	and.w	r3, r3, #2
 8009d8a:	2b02      	cmp	r3, #2
 8009d8c:	d1c4      	bne.n	8009d18 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3710      	adds	r7, #16
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009da4:	e02f      	b.n	8009e06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	68b9      	ldr	r1, [r7, #8]
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f000 f8ba 	bl	8009f24 <I2C_IsErrorOccurred>
 8009db0:	4603      	mov	r3, r0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d001      	beq.n	8009dba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	e02d      	b.n	8009e16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dba:	f7fb fbe9 	bl	8005590 <HAL_GetTick>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	68ba      	ldr	r2, [r7, #8]
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d302      	bcc.n	8009dd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d11a      	bne.n	8009e06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	699b      	ldr	r3, [r3, #24]
 8009dd6:	f003 0320 	and.w	r3, r3, #32
 8009dda:	2b20      	cmp	r3, #32
 8009ddc:	d013      	beq.n	8009e06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009de2:	f043 0220 	orr.w	r2, r3, #32
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2220      	movs	r2, #32
 8009dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e007      	b.n	8009e16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	699b      	ldr	r3, [r3, #24]
 8009e0c:	f003 0320 	and.w	r3, r3, #32
 8009e10:	2b20      	cmp	r3, #32
 8009e12:	d1c8      	bne.n	8009da6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3710      	adds	r7, #16
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
	...

08009e20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b084      	sub	sp, #16
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009e2c:	e06b      	b.n	8009f06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	68b9      	ldr	r1, [r7, #8]
 8009e32:	68f8      	ldr	r0, [r7, #12]
 8009e34:	f000 f876 	bl	8009f24 <I2C_IsErrorOccurred>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e069      	b.n	8009f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	699b      	ldr	r3, [r3, #24]
 8009e48:	f003 0320 	and.w	r3, r3, #32
 8009e4c:	2b20      	cmp	r3, #32
 8009e4e:	d138      	bne.n	8009ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	f003 0304 	and.w	r3, r3, #4
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	d105      	bne.n	8009e6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8009e66:	2300      	movs	r3, #0
 8009e68:	e055      	b.n	8009f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	699b      	ldr	r3, [r3, #24]
 8009e70:	f003 0310 	and.w	r3, r3, #16
 8009e74:	2b10      	cmp	r3, #16
 8009e76:	d107      	bne.n	8009e88 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2210      	movs	r2, #16
 8009e7e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2204      	movs	r2, #4
 8009e84:	645a      	str	r2, [r3, #68]	@ 0x44
 8009e86:	e002      	b.n	8009e8e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	2220      	movs	r2, #32
 8009e94:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	6859      	ldr	r1, [r3, #4]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8009f20 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8009ea2:	400b      	ands	r3, r1
 8009ea4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2220      	movs	r2, #32
 8009eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e029      	b.n	8009f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ec2:	f7fb fb65 	bl	8005590 <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d302      	bcc.n	8009ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d116      	bne.n	8009f06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	f003 0304 	and.w	r3, r3, #4
 8009ee2:	2b04      	cmp	r3, #4
 8009ee4:	d00f      	beq.n	8009f06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eea:	f043 0220 	orr.w	r2, r3, #32
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2220      	movs	r2, #32
 8009ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	e007      	b.n	8009f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	699b      	ldr	r3, [r3, #24]
 8009f0c:	f003 0304 	and.w	r3, r3, #4
 8009f10:	2b04      	cmp	r3, #4
 8009f12:	d18c      	bne.n	8009e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3710      	adds	r7, #16
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	fe00e800 	.word	0xfe00e800

08009f24 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b08a      	sub	sp, #40	@ 0x28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f30:	2300      	movs	r3, #0
 8009f32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	699b      	ldr	r3, [r3, #24]
 8009f3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	f003 0310 	and.w	r3, r3, #16
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d068      	beq.n	800a022 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2210      	movs	r2, #16
 8009f56:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009f58:	e049      	b.n	8009fee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f60:	d045      	beq.n	8009fee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009f62:	f7fb fb15 	bl	8005590 <HAL_GetTick>
 8009f66:	4602      	mov	r2, r0
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	1ad3      	subs	r3, r2, r3
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d302      	bcc.n	8009f78 <I2C_IsErrorOccurred+0x54>
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d13a      	bne.n	8009fee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f9a:	d121      	bne.n	8009fe0 <I2C_IsErrorOccurred+0xbc>
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fa2:	d01d      	beq.n	8009fe0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009fa4:	7cfb      	ldrb	r3, [r7, #19]
 8009fa6:	2b20      	cmp	r3, #32
 8009fa8:	d01a      	beq.n	8009fe0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	685a      	ldr	r2, [r3, #4]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009fb8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009fba:	f7fb fae9 	bl	8005590 <HAL_GetTick>
 8009fbe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fc0:	e00e      	b.n	8009fe0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009fc2:	f7fb fae5 	bl	8005590 <HAL_GetTick>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	2b19      	cmp	r3, #25
 8009fce:	d907      	bls.n	8009fe0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	f043 0320 	orr.w	r3, r3, #32
 8009fd6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009fde:	e006      	b.n	8009fee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	f003 0320 	and.w	r3, r3, #32
 8009fea:	2b20      	cmp	r3, #32
 8009fec:	d1e9      	bne.n	8009fc2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	699b      	ldr	r3, [r3, #24]
 8009ff4:	f003 0320 	and.w	r3, r3, #32
 8009ff8:	2b20      	cmp	r3, #32
 8009ffa:	d003      	beq.n	800a004 <I2C_IsErrorOccurred+0xe0>
 8009ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a000:	2b00      	cmp	r3, #0
 800a002:	d0aa      	beq.n	8009f5a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d103      	bne.n	800a014 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2220      	movs	r2, #32
 800a012:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a014:	6a3b      	ldr	r3, [r7, #32]
 800a016:	f043 0304 	orr.w	r3, r3, #4
 800a01a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a01c:	2301      	movs	r3, #1
 800a01e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	699b      	ldr	r3, [r3, #24]
 800a028:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a030:	2b00      	cmp	r3, #0
 800a032:	d00b      	beq.n	800a04c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a034:	6a3b      	ldr	r3, [r7, #32]
 800a036:	f043 0301 	orr.w	r3, r3, #1
 800a03a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a044:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a052:	2b00      	cmp	r3, #0
 800a054:	d00b      	beq.n	800a06e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a056:	6a3b      	ldr	r3, [r7, #32]
 800a058:	f043 0308 	orr.w	r3, r3, #8
 800a05c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a066:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a074:	2b00      	cmp	r3, #0
 800a076:	d00b      	beq.n	800a090 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a078:	6a3b      	ldr	r3, [r7, #32]
 800a07a:	f043 0302 	orr.w	r3, r3, #2
 800a07e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a088:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a090:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a094:	2b00      	cmp	r3, #0
 800a096:	d01c      	beq.n	800a0d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	f7ff fdc3 	bl	8009c24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6859      	ldr	r1, [r3, #4]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e0 <I2C_IsErrorOccurred+0x1bc>)
 800a0aa:	400b      	ands	r3, r1
 800a0ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0b2:	6a3b      	ldr	r3, [r7, #32]
 800a0b4:	431a      	orrs	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a0d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3728      	adds	r7, #40	@ 0x28
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	fe00e800 	.word	0xfe00e800

0800a0e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	607b      	str	r3, [r7, #4]
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	817b      	strh	r3, [r7, #10]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a0f6:	897b      	ldrh	r3, [r7, #10]
 800a0f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a0fc:	7a7b      	ldrb	r3, [r7, #9]
 800a0fe:	041b      	lsls	r3, r3, #16
 800a100:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a104:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a112:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	685a      	ldr	r2, [r3, #4]
 800a11a:	6a3b      	ldr	r3, [r7, #32]
 800a11c:	0d5b      	lsrs	r3, r3, #21
 800a11e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a122:	4b08      	ldr	r3, [pc, #32]	@ (800a144 <I2C_TransferConfig+0x60>)
 800a124:	430b      	orrs	r3, r1
 800a126:	43db      	mvns	r3, r3
 800a128:	ea02 0103 	and.w	r1, r2, r3
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	430a      	orrs	r2, r1
 800a134:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a136:	bf00      	nop
 800a138:	371c      	adds	r7, #28
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	03ff63ff 	.word	0x03ff63ff

0800a148 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	2b20      	cmp	r3, #32
 800a15c:	d138      	bne.n	800a1d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a164:	2b01      	cmp	r3, #1
 800a166:	d101      	bne.n	800a16c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a168:	2302      	movs	r3, #2
 800a16a:	e032      	b.n	800a1d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2224      	movs	r2, #36	@ 0x24
 800a178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f022 0201 	bic.w	r2, r2, #1
 800a18a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a19a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6819      	ldr	r1, [r3, #0]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	683a      	ldr	r2, [r7, #0]
 800a1a8:	430a      	orrs	r2, r1
 800a1aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f042 0201 	orr.w	r2, r2, #1
 800a1ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2220      	movs	r2, #32
 800a1c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	e000      	b.n	800a1d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a1d0:	2302      	movs	r3, #2
  }
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b085      	sub	sp, #20
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2b20      	cmp	r3, #32
 800a1f2:	d139      	bne.n	800a268 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d101      	bne.n	800a202 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a1fe:	2302      	movs	r3, #2
 800a200:	e033      	b.n	800a26a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2224      	movs	r2, #36	@ 0x24
 800a20e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f022 0201 	bic.w	r2, r2, #1
 800a220:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a230:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	021b      	lsls	r3, r3, #8
 800a236:	68fa      	ldr	r2, [r7, #12]
 800a238:	4313      	orrs	r3, r2
 800a23a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f042 0201 	orr.w	r2, r2, #1
 800a252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2220      	movs	r2, #32
 800a258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a264:	2300      	movs	r3, #0
 800a266:	e000      	b.n	800a26a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a268:	2302      	movs	r3, #2
  }
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3714      	adds	r7, #20
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr
	...

0800a278 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 800a278:	b480      	push	{r7}
 800a27a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800a27c:	4b05      	ldr	r3, [pc, #20]	@ (800a294 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a04      	ldr	r2, [pc, #16]	@ (800a294 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a286:	6013      	str	r3, [r2, #0]
}
 800a288:	bf00      	nop
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	58024800 	.word	0x58024800

0800a298 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a2a0:	4b19      	ldr	r3, [pc, #100]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f003 0304 	and.w	r3, r3, #4
 800a2a8:	2b04      	cmp	r3, #4
 800a2aa:	d00a      	beq.n	800a2c2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a2ac:	4b16      	ldr	r3, [pc, #88]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	f003 0307 	and.w	r3, r3, #7
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d001      	beq.n	800a2be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e01f      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	e01d      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a2c2:	4b11      	ldr	r3, [pc, #68]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	f023 0207 	bic.w	r2, r3, #7
 800a2ca:	490f      	ldr	r1, [pc, #60]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a2d2:	f7fb f95d 	bl	8005590 <HAL_GetTick>
 800a2d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a2d8:	e009      	b.n	800a2ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a2da:	f7fb f959 	bl	8005590 <HAL_GetTick>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a2e8:	d901      	bls.n	800a2ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e007      	b.n	800a2fe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a2ee:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <HAL_PWREx_ConfigSupply+0x70>)
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2fa:	d1ee      	bne.n	800a2da <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	58024800 	.word	0x58024800

0800a30c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b08c      	sub	sp, #48	@ 0x30
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d101      	bne.n	800a31e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a31a:	2301      	movs	r3, #1
 800a31c:	e3c8      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 8087 	beq.w	800a43a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a32c:	4b88      	ldr	r3, [pc, #544]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a32e:	691b      	ldr	r3, [r3, #16]
 800a330:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a334:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a336:	4b86      	ldr	r3, [pc, #536]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a33a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33e:	2b10      	cmp	r3, #16
 800a340:	d007      	beq.n	800a352 <HAL_RCC_OscConfig+0x46>
 800a342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a344:	2b18      	cmp	r3, #24
 800a346:	d110      	bne.n	800a36a <HAL_RCC_OscConfig+0x5e>
 800a348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34a:	f003 0303 	and.w	r3, r3, #3
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d10b      	bne.n	800a36a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a352:	4b7f      	ldr	r3, [pc, #508]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d06c      	beq.n	800a438 <HAL_RCC_OscConfig+0x12c>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d168      	bne.n	800a438 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	e3a2      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a372:	d106      	bne.n	800a382 <HAL_RCC_OscConfig+0x76>
 800a374:	4b76      	ldr	r3, [pc, #472]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a75      	ldr	r2, [pc, #468]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a37a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a37e:	6013      	str	r3, [r2, #0]
 800a380:	e02e      	b.n	800a3e0 <HAL_RCC_OscConfig+0xd4>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d10c      	bne.n	800a3a4 <HAL_RCC_OscConfig+0x98>
 800a38a:	4b71      	ldr	r3, [pc, #452]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4a70      	ldr	r2, [pc, #448]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a390:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a394:	6013      	str	r3, [r2, #0]
 800a396:	4b6e      	ldr	r3, [pc, #440]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a6d      	ldr	r2, [pc, #436]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a39c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	e01d      	b.n	800a3e0 <HAL_RCC_OscConfig+0xd4>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3ac:	d10c      	bne.n	800a3c8 <HAL_RCC_OscConfig+0xbc>
 800a3ae:	4b68      	ldr	r3, [pc, #416]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a67      	ldr	r2, [pc, #412]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	4b65      	ldr	r3, [pc, #404]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a64      	ldr	r2, [pc, #400]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3c4:	6013      	str	r3, [r2, #0]
 800a3c6:	e00b      	b.n	800a3e0 <HAL_RCC_OscConfig+0xd4>
 800a3c8:	4b61      	ldr	r3, [pc, #388]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a60      	ldr	r2, [pc, #384]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3d2:	6013      	str	r3, [r2, #0]
 800a3d4:	4b5e      	ldr	r3, [pc, #376]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a5d      	ldr	r2, [pc, #372]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a3da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d013      	beq.n	800a410 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e8:	f7fb f8d2 	bl	8005590 <HAL_GetTick>
 800a3ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a3ee:	e008      	b.n	800a402 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3f0:	f7fb f8ce 	bl	8005590 <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	2b64      	cmp	r3, #100	@ 0x64
 800a3fc:	d901      	bls.n	800a402 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a3fe:	2303      	movs	r3, #3
 800a400:	e356      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a402:	4b53      	ldr	r3, [pc, #332]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d0f0      	beq.n	800a3f0 <HAL_RCC_OscConfig+0xe4>
 800a40e:	e014      	b.n	800a43a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a410:	f7fb f8be 	bl	8005590 <HAL_GetTick>
 800a414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a416:	e008      	b.n	800a42a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a418:	f7fb f8ba 	bl	8005590 <HAL_GetTick>
 800a41c:	4602      	mov	r2, r0
 800a41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a420:	1ad3      	subs	r3, r2, r3
 800a422:	2b64      	cmp	r3, #100	@ 0x64
 800a424:	d901      	bls.n	800a42a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a426:	2303      	movs	r3, #3
 800a428:	e342      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a42a:	4b49      	ldr	r3, [pc, #292]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a432:	2b00      	cmp	r3, #0
 800a434:	d1f0      	bne.n	800a418 <HAL_RCC_OscConfig+0x10c>
 800a436:	e000      	b.n	800a43a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f003 0302 	and.w	r3, r3, #2
 800a442:	2b00      	cmp	r3, #0
 800a444:	f000 808c 	beq.w	800a560 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a448:	4b41      	ldr	r3, [pc, #260]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a450:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a452:	4b3f      	ldr	r3, [pc, #252]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a456:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a458:	6a3b      	ldr	r3, [r7, #32]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d007      	beq.n	800a46e <HAL_RCC_OscConfig+0x162>
 800a45e:	6a3b      	ldr	r3, [r7, #32]
 800a460:	2b18      	cmp	r3, #24
 800a462:	d137      	bne.n	800a4d4 <HAL_RCC_OscConfig+0x1c8>
 800a464:	69fb      	ldr	r3, [r7, #28]
 800a466:	f003 0303 	and.w	r3, r3, #3
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d132      	bne.n	800a4d4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a46e:	4b38      	ldr	r3, [pc, #224]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f003 0304 	and.w	r3, r3, #4
 800a476:	2b00      	cmp	r3, #0
 800a478:	d005      	beq.n	800a486 <HAL_RCC_OscConfig+0x17a>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d101      	bne.n	800a486 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	e314      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a486:	4b32      	ldr	r3, [pc, #200]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f023 0219 	bic.w	r2, r3, #25
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	492f      	ldr	r1, [pc, #188]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a494:	4313      	orrs	r3, r2
 800a496:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a498:	f7fb f87a 	bl	8005590 <HAL_GetTick>
 800a49c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a49e:	e008      	b.n	800a4b2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4a0:	f7fb f876 	bl	8005590 <HAL_GetTick>
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d901      	bls.n	800a4b2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	e2fe      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4b2:	4b27      	ldr	r3, [pc, #156]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f003 0304 	and.w	r3, r3, #4
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d0f0      	beq.n	800a4a0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4be:	4b24      	ldr	r3, [pc, #144]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	061b      	lsls	r3, r3, #24
 800a4cc:	4920      	ldr	r1, [pc, #128]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4d2:	e045      	b.n	800a560 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d026      	beq.n	800a52a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a4dc:	4b1c      	ldr	r3, [pc, #112]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f023 0219 	bic.w	r2, r3, #25
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	68db      	ldr	r3, [r3, #12]
 800a4e8:	4919      	ldr	r1, [pc, #100]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4ee:	f7fb f84f 	bl	8005590 <HAL_GetTick>
 800a4f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4f4:	e008      	b.n	800a508 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4f6:	f7fb f84b 	bl	8005590 <HAL_GetTick>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	2b02      	cmp	r3, #2
 800a502:	d901      	bls.n	800a508 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800a504:	2303      	movs	r3, #3
 800a506:	e2d3      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a508:	4b11      	ldr	r3, [pc, #68]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f003 0304 	and.w	r3, r3, #4
 800a510:	2b00      	cmp	r3, #0
 800a512:	d0f0      	beq.n	800a4f6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a514:	4b0e      	ldr	r3, [pc, #56]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	061b      	lsls	r3, r3, #24
 800a522:	490b      	ldr	r1, [pc, #44]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a524:	4313      	orrs	r3, r2
 800a526:	604b      	str	r3, [r1, #4]
 800a528:	e01a      	b.n	800a560 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a52a:	4b09      	ldr	r3, [pc, #36]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4a08      	ldr	r2, [pc, #32]	@ (800a550 <HAL_RCC_OscConfig+0x244>)
 800a530:	f023 0301 	bic.w	r3, r3, #1
 800a534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a536:	f7fb f82b 	bl	8005590 <HAL_GetTick>
 800a53a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a53c:	e00a      	b.n	800a554 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a53e:	f7fb f827 	bl	8005590 <HAL_GetTick>
 800a542:	4602      	mov	r2, r0
 800a544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a546:	1ad3      	subs	r3, r2, r3
 800a548:	2b02      	cmp	r3, #2
 800a54a:	d903      	bls.n	800a554 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a54c:	2303      	movs	r3, #3
 800a54e:	e2af      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
 800a550:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a554:	4b96      	ldr	r3, [pc, #600]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0304 	and.w	r3, r3, #4
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d1ee      	bne.n	800a53e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0310 	and.w	r3, r3, #16
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d06a      	beq.n	800a642 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a56c:	4b90      	ldr	r3, [pc, #576]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a56e:	691b      	ldr	r3, [r3, #16]
 800a570:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a574:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a576:	4b8e      	ldr	r3, [pc, #568]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a57a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	2b08      	cmp	r3, #8
 800a580:	d007      	beq.n	800a592 <HAL_RCC_OscConfig+0x286>
 800a582:	69bb      	ldr	r3, [r7, #24]
 800a584:	2b18      	cmp	r3, #24
 800a586:	d11b      	bne.n	800a5c0 <HAL_RCC_OscConfig+0x2b4>
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	f003 0303 	and.w	r3, r3, #3
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d116      	bne.n	800a5c0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a592:	4b87      	ldr	r3, [pc, #540]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d005      	beq.n	800a5aa <HAL_RCC_OscConfig+0x29e>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	69db      	ldr	r3, [r3, #28]
 800a5a2:	2b80      	cmp	r3, #128	@ 0x80
 800a5a4:	d001      	beq.n	800a5aa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e282      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5aa:	4b81      	ldr	r3, [pc, #516]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6a1b      	ldr	r3, [r3, #32]
 800a5b6:	061b      	lsls	r3, r3, #24
 800a5b8:	497d      	ldr	r1, [pc, #500]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5be:	e040      	b.n	800a642 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	69db      	ldr	r3, [r3, #28]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d023      	beq.n	800a610 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a5c8:	4b79      	ldr	r3, [pc, #484]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a78      	ldr	r2, [pc, #480]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5d4:	f7fa ffdc 	bl	8005590 <HAL_GetTick>
 800a5d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5da:	e008      	b.n	800a5ee <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a5dc:	f7fa ffd8 	bl	8005590 <HAL_GetTick>
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e4:	1ad3      	subs	r3, r2, r3
 800a5e6:	2b02      	cmp	r3, #2
 800a5e8:	d901      	bls.n	800a5ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a5ea:	2303      	movs	r3, #3
 800a5ec:	e260      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5ee:	4b70      	ldr	r3, [pc, #448]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d0f0      	beq.n	800a5dc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5fa:	4b6d      	ldr	r3, [pc, #436]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a1b      	ldr	r3, [r3, #32]
 800a606:	061b      	lsls	r3, r3, #24
 800a608:	4969      	ldr	r1, [pc, #420]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a60a:	4313      	orrs	r3, r2
 800a60c:	60cb      	str	r3, [r1, #12]
 800a60e:	e018      	b.n	800a642 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a610:	4b67      	ldr	r3, [pc, #412]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a66      	ldr	r2, [pc, #408]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a61a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a61c:	f7fa ffb8 	bl	8005590 <HAL_GetTick>
 800a620:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a622:	e008      	b.n	800a636 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a624:	f7fa ffb4 	bl	8005590 <HAL_GetTick>
 800a628:	4602      	mov	r2, r0
 800a62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a62c:	1ad3      	subs	r3, r2, r3
 800a62e:	2b02      	cmp	r3, #2
 800a630:	d901      	bls.n	800a636 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e23c      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a636:	4b5e      	ldr	r3, [pc, #376]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1f0      	bne.n	800a624 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 0308 	and.w	r3, r3, #8
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d036      	beq.n	800a6bc <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	695b      	ldr	r3, [r3, #20]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d019      	beq.n	800a68a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a656:	4b56      	ldr	r3, [pc, #344]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a65a:	4a55      	ldr	r2, [pc, #340]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a65c:	f043 0301 	orr.w	r3, r3, #1
 800a660:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a662:	f7fa ff95 	bl	8005590 <HAL_GetTick>
 800a666:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a668:	e008      	b.n	800a67c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a66a:	f7fa ff91 	bl	8005590 <HAL_GetTick>
 800a66e:	4602      	mov	r2, r0
 800a670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a672:	1ad3      	subs	r3, r2, r3
 800a674:	2b02      	cmp	r3, #2
 800a676:	d901      	bls.n	800a67c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800a678:	2303      	movs	r3, #3
 800a67a:	e219      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a67c:	4b4c      	ldr	r3, [pc, #304]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a67e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a680:	f003 0302 	and.w	r3, r3, #2
 800a684:	2b00      	cmp	r3, #0
 800a686:	d0f0      	beq.n	800a66a <HAL_RCC_OscConfig+0x35e>
 800a688:	e018      	b.n	800a6bc <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a68a:	4b49      	ldr	r3, [pc, #292]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a68c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a68e:	4a48      	ldr	r2, [pc, #288]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a690:	f023 0301 	bic.w	r3, r3, #1
 800a694:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a696:	f7fa ff7b 	bl	8005590 <HAL_GetTick>
 800a69a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a69c:	e008      	b.n	800a6b0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a69e:	f7fa ff77 	bl	8005590 <HAL_GetTick>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d901      	bls.n	800a6b0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e1ff      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a6b0:	4b3f      	ldr	r3, [pc, #252]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a6b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6b4:	f003 0302 	and.w	r3, r3, #2
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f0      	bne.n	800a69e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f003 0320 	and.w	r3, r3, #32
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d036      	beq.n	800a736 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	699b      	ldr	r3, [r3, #24]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d019      	beq.n	800a704 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a6d0:	4b37      	ldr	r3, [pc, #220]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a36      	ldr	r2, [pc, #216]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a6d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a6da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a6dc:	f7fa ff58 	bl	8005590 <HAL_GetTick>
 800a6e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a6e2:	e008      	b.n	800a6f6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a6e4:	f7fa ff54 	bl	8005590 <HAL_GetTick>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ec:	1ad3      	subs	r3, r2, r3
 800a6ee:	2b02      	cmp	r3, #2
 800a6f0:	d901      	bls.n	800a6f6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800a6f2:	2303      	movs	r3, #3
 800a6f4:	e1dc      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a6f6:	4b2e      	ldr	r3, [pc, #184]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d0f0      	beq.n	800a6e4 <HAL_RCC_OscConfig+0x3d8>
 800a702:	e018      	b.n	800a736 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a704:	4b2a      	ldr	r3, [pc, #168]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a29      	ldr	r2, [pc, #164]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a70a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a70e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a710:	f7fa ff3e 	bl	8005590 <HAL_GetTick>
 800a714:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a716:	e008      	b.n	800a72a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a718:	f7fa ff3a 	bl	8005590 <HAL_GetTick>
 800a71c:	4602      	mov	r2, r0
 800a71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a720:	1ad3      	subs	r3, r2, r3
 800a722:	2b02      	cmp	r3, #2
 800a724:	d901      	bls.n	800a72a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800a726:	2303      	movs	r3, #3
 800a728:	e1c2      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a72a:	4b21      	ldr	r3, [pc, #132]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a732:	2b00      	cmp	r3, #0
 800a734:	d1f0      	bne.n	800a718 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 0304 	and.w	r3, r3, #4
 800a73e:	2b00      	cmp	r3, #0
 800a740:	f000 8086 	beq.w	800a850 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a744:	4b1b      	ldr	r3, [pc, #108]	@ (800a7b4 <HAL_RCC_OscConfig+0x4a8>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a1a      	ldr	r2, [pc, #104]	@ (800a7b4 <HAL_RCC_OscConfig+0x4a8>)
 800a74a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a74e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a750:	f7fa ff1e 	bl	8005590 <HAL_GetTick>
 800a754:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a756:	e008      	b.n	800a76a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a758:	f7fa ff1a 	bl	8005590 <HAL_GetTick>
 800a75c:	4602      	mov	r2, r0
 800a75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a760:	1ad3      	subs	r3, r2, r3
 800a762:	2b64      	cmp	r3, #100	@ 0x64
 800a764:	d901      	bls.n	800a76a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800a766:	2303      	movs	r3, #3
 800a768:	e1a2      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a76a:	4b12      	ldr	r3, [pc, #72]	@ (800a7b4 <HAL_RCC_OscConfig+0x4a8>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a772:	2b00      	cmp	r3, #0
 800a774:	d0f0      	beq.n	800a758 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d106      	bne.n	800a78c <HAL_RCC_OscConfig+0x480>
 800a77e:	4b0c      	ldr	r3, [pc, #48]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a782:	4a0b      	ldr	r2, [pc, #44]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a784:	f043 0301 	orr.w	r3, r3, #1
 800a788:	6713      	str	r3, [r2, #112]	@ 0x70
 800a78a:	e032      	b.n	800a7f2 <HAL_RCC_OscConfig+0x4e6>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d111      	bne.n	800a7b8 <HAL_RCC_OscConfig+0x4ac>
 800a794:	4b06      	ldr	r3, [pc, #24]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a798:	4a05      	ldr	r2, [pc, #20]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a79a:	f023 0301 	bic.w	r3, r3, #1
 800a79e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7a0:	4b03      	ldr	r3, [pc, #12]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a7a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7a4:	4a02      	ldr	r2, [pc, #8]	@ (800a7b0 <HAL_RCC_OscConfig+0x4a4>)
 800a7a6:	f023 0304 	bic.w	r3, r3, #4
 800a7aa:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7ac:	e021      	b.n	800a7f2 <HAL_RCC_OscConfig+0x4e6>
 800a7ae:	bf00      	nop
 800a7b0:	58024400 	.word	0x58024400
 800a7b4:	58024800 	.word	0x58024800
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	2b05      	cmp	r3, #5
 800a7be:	d10c      	bne.n	800a7da <HAL_RCC_OscConfig+0x4ce>
 800a7c0:	4b83      	ldr	r3, [pc, #524]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7c4:	4a82      	ldr	r2, [pc, #520]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7c6:	f043 0304 	orr.w	r3, r3, #4
 800a7ca:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7cc:	4b80      	ldr	r3, [pc, #512]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7d0:	4a7f      	ldr	r2, [pc, #508]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7d2:	f043 0301 	orr.w	r3, r3, #1
 800a7d6:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7d8:	e00b      	b.n	800a7f2 <HAL_RCC_OscConfig+0x4e6>
 800a7da:	4b7d      	ldr	r3, [pc, #500]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7de:	4a7c      	ldr	r2, [pc, #496]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7e0:	f023 0301 	bic.w	r3, r3, #1
 800a7e4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7e6:	4b7a      	ldr	r3, [pc, #488]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7ea:	4a79      	ldr	r2, [pc, #484]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a7ec:	f023 0304 	bic.w	r3, r3, #4
 800a7f0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d015      	beq.n	800a826 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7fa:	f7fa fec9 	bl	8005590 <HAL_GetTick>
 800a7fe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a800:	e00a      	b.n	800a818 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a802:	f7fa fec5 	bl	8005590 <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a810:	4293      	cmp	r3, r2
 800a812:	d901      	bls.n	800a818 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800a814:	2303      	movs	r3, #3
 800a816:	e14b      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a818:	4b6d      	ldr	r3, [pc, #436]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a81a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a81c:	f003 0302 	and.w	r3, r3, #2
 800a820:	2b00      	cmp	r3, #0
 800a822:	d0ee      	beq.n	800a802 <HAL_RCC_OscConfig+0x4f6>
 800a824:	e014      	b.n	800a850 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a826:	f7fa feb3 	bl	8005590 <HAL_GetTick>
 800a82a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a82c:	e00a      	b.n	800a844 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a82e:	f7fa feaf 	bl	8005590 <HAL_GetTick>
 800a832:	4602      	mov	r2, r0
 800a834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a836:	1ad3      	subs	r3, r2, r3
 800a838:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d901      	bls.n	800a844 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800a840:	2303      	movs	r3, #3
 800a842:	e135      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a844:	4b62      	ldr	r3, [pc, #392]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a848:	f003 0302 	and.w	r3, r3, #2
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d1ee      	bne.n	800a82e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 812a 	beq.w	800aaae <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a85a:	4b5d      	ldr	r3, [pc, #372]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a862:	2b18      	cmp	r3, #24
 800a864:	f000 80ba 	beq.w	800a9dc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a86c:	2b02      	cmp	r3, #2
 800a86e:	f040 8095 	bne.w	800a99c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a872:	4b57      	ldr	r3, [pc, #348]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a56      	ldr	r2, [pc, #344]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a878:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a87c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a87e:	f7fa fe87 	bl	8005590 <HAL_GetTick>
 800a882:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a884:	e008      	b.n	800a898 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a886:	f7fa fe83 	bl	8005590 <HAL_GetTick>
 800a88a:	4602      	mov	r2, r0
 800a88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88e:	1ad3      	subs	r3, r2, r3
 800a890:	2b02      	cmp	r3, #2
 800a892:	d901      	bls.n	800a898 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800a894:	2303      	movs	r3, #3
 800a896:	e10b      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a898:	4b4d      	ldr	r3, [pc, #308]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d1f0      	bne.n	800a886 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a8a4:	4b4a      	ldr	r3, [pc, #296]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a8a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a8a8:	4b4a      	ldr	r3, [pc, #296]	@ (800a9d4 <HAL_RCC_OscConfig+0x6c8>)
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a8b4:	0112      	lsls	r2, r2, #4
 800a8b6:	430a      	orrs	r2, r1
 800a8b8:	4945      	ldr	r1, [pc, #276]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	628b      	str	r3, [r1, #40]	@ 0x28
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	025b      	lsls	r3, r3, #9
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	431a      	orrs	r2, r3
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8d8:	3b01      	subs	r3, #1
 800a8da:	041b      	lsls	r3, r3, #16
 800a8dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a8e0:	431a      	orrs	r2, r3
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	061b      	lsls	r3, r3, #24
 800a8ea:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a8ee:	4938      	ldr	r1, [pc, #224]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a8f4:	4b36      	ldr	r3, [pc, #216]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f8:	4a35      	ldr	r2, [pc, #212]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a8fa:	f023 0301 	bic.w	r3, r3, #1
 800a8fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a900:	4b33      	ldr	r3, [pc, #204]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a902:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a904:	4b34      	ldr	r3, [pc, #208]	@ (800a9d8 <HAL_RCC_OscConfig+0x6cc>)
 800a906:	4013      	ands	r3, r2
 800a908:	687a      	ldr	r2, [r7, #4]
 800a90a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a90c:	00d2      	lsls	r2, r2, #3
 800a90e:	4930      	ldr	r1, [pc, #192]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a910:	4313      	orrs	r3, r2
 800a912:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a914:	4b2e      	ldr	r3, [pc, #184]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a918:	f023 020c 	bic.w	r2, r3, #12
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a920:	492b      	ldr	r1, [pc, #172]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a922:	4313      	orrs	r3, r2
 800a924:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a926:	4b2a      	ldr	r3, [pc, #168]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a92a:	f023 0202 	bic.w	r2, r3, #2
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a932:	4927      	ldr	r1, [pc, #156]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a934:	4313      	orrs	r3, r2
 800a936:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a938:	4b25      	ldr	r3, [pc, #148]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a93c:	4a24      	ldr	r2, [pc, #144]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a93e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a944:	4b22      	ldr	r3, [pc, #136]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a948:	4a21      	ldr	r2, [pc, #132]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a94a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a94e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a950:	4b1f      	ldr	r3, [pc, #124]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a954:	4a1e      	ldr	r2, [pc, #120]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a956:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a95a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a95c:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a960:	4a1b      	ldr	r2, [pc, #108]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a962:	f043 0301 	orr.w	r3, r3, #1
 800a966:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a968:	4b19      	ldr	r3, [pc, #100]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	4a18      	ldr	r2, [pc, #96]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a96e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a972:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a974:	f7fa fe0c 	bl	8005590 <HAL_GetTick>
 800a978:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a97a:	e008      	b.n	800a98e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a97c:	f7fa fe08 	bl	8005590 <HAL_GetTick>
 800a980:	4602      	mov	r2, r0
 800a982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a984:	1ad3      	subs	r3, r2, r3
 800a986:	2b02      	cmp	r3, #2
 800a988:	d901      	bls.n	800a98e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800a98a:	2303      	movs	r3, #3
 800a98c:	e090      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a98e:	4b10      	ldr	r3, [pc, #64]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a996:	2b00      	cmp	r3, #0
 800a998:	d0f0      	beq.n	800a97c <HAL_RCC_OscConfig+0x670>
 800a99a:	e088      	b.n	800aaae <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a99c:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a0b      	ldr	r2, [pc, #44]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a9a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a8:	f7fa fdf2 	bl	8005590 <HAL_GetTick>
 800a9ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9ae:	e008      	b.n	800a9c2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9b0:	f7fa fdee 	bl	8005590 <HAL_GetTick>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d901      	bls.n	800a9c2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e076      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9c2:	4b03      	ldr	r3, [pc, #12]	@ (800a9d0 <HAL_RCC_OscConfig+0x6c4>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d1f0      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x6a4>
 800a9ce:	e06e      	b.n	800aaae <HAL_RCC_OscConfig+0x7a2>
 800a9d0:	58024400 	.word	0x58024400
 800a9d4:	fffffc0c 	.word	0xfffffc0c
 800a9d8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a9dc:	4b36      	ldr	r3, [pc, #216]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800a9de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a9e2:	4b35      	ldr	r3, [pc, #212]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800a9e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9e6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	d031      	beq.n	800aa54 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	f003 0203 	and.w	r2, r3, #3
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d12a      	bne.n	800aa54 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	091b      	lsrs	r3, r3, #4
 800aa02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d122      	bne.n	800aa54 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa18:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d11a      	bne.n	800aa54 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	0a5b      	lsrs	r3, r3, #9
 800aa22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d111      	bne.n	800aa54 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	0c1b      	lsrs	r3, r3, #16
 800aa34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d108      	bne.n	800aa54 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	0e1b      	lsrs	r3, r3, #24
 800aa46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa4e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d001      	beq.n	800aa58 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	e02b      	b.n	800aab0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aa58:	4b17      	ldr	r3, [pc, #92]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aa5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa5c:	08db      	lsrs	r3, r3, #3
 800aa5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa62:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d01f      	beq.n	800aaae <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800aa6e:	4b12      	ldr	r3, [pc, #72]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa72:	4a11      	ldr	r2, [pc, #68]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aa74:	f023 0301 	bic.w	r3, r3, #1
 800aa78:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aa7a:	f7fa fd89 	bl	8005590 <HAL_GetTick>
 800aa7e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aa80:	bf00      	nop
 800aa82:	f7fa fd85 	bl	8005590 <HAL_GetTick>
 800aa86:	4602      	mov	r2, r0
 800aa88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d0f9      	beq.n	800aa82 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aa8e:	4b0a      	ldr	r3, [pc, #40]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aa90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa92:	4b0a      	ldr	r3, [pc, #40]	@ (800aabc <HAL_RCC_OscConfig+0x7b0>)
 800aa94:	4013      	ands	r3, r2
 800aa96:	687a      	ldr	r2, [r7, #4]
 800aa98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aa9a:	00d2      	lsls	r2, r2, #3
 800aa9c:	4906      	ldr	r1, [pc, #24]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800aaa2:	4b05      	ldr	r3, [pc, #20]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aaa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa6:	4a04      	ldr	r2, [pc, #16]	@ (800aab8 <HAL_RCC_OscConfig+0x7ac>)
 800aaa8:	f043 0301 	orr.w	r3, r3, #1
 800aaac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800aaae:	2300      	movs	r3, #0
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	3730      	adds	r7, #48	@ 0x30
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	58024400 	.word	0x58024400
 800aabc:	ffff0007 	.word	0xffff0007

0800aac0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b086      	sub	sp, #24
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	e19c      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aad4:	4b8a      	ldr	r3, [pc, #552]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f003 030f 	and.w	r3, r3, #15
 800aadc:	683a      	ldr	r2, [r7, #0]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d910      	bls.n	800ab04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aae2:	4b87      	ldr	r3, [pc, #540]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f023 020f 	bic.w	r2, r3, #15
 800aaea:	4985      	ldr	r1, [pc, #532]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aaf2:	4b83      	ldr	r3, [pc, #524]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 030f 	and.w	r3, r3, #15
 800aafa:	683a      	ldr	r2, [r7, #0]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d001      	beq.n	800ab04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ab00:	2301      	movs	r3, #1
 800ab02:	e184      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f003 0304 	and.w	r3, r3, #4
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d010      	beq.n	800ab32 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	691a      	ldr	r2, [r3, #16]
 800ab14:	4b7b      	ldr	r3, [pc, #492]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d908      	bls.n	800ab32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ab20:	4b78      	ldr	r3, [pc, #480]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab22:	699b      	ldr	r3, [r3, #24]
 800ab24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	4975      	ldr	r1, [pc, #468]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f003 0308 	and.w	r3, r3, #8
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d010      	beq.n	800ab60 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	695a      	ldr	r2, [r3, #20]
 800ab42:	4b70      	ldr	r3, [pc, #448]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab44:	69db      	ldr	r3, [r3, #28]
 800ab46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d908      	bls.n	800ab60 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ab4e:	4b6d      	ldr	r3, [pc, #436]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab50:	69db      	ldr	r3, [r3, #28]
 800ab52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	695b      	ldr	r3, [r3, #20]
 800ab5a:	496a      	ldr	r1, [pc, #424]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f003 0310 	and.w	r3, r3, #16
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d010      	beq.n	800ab8e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	699a      	ldr	r2, [r3, #24]
 800ab70:	4b64      	ldr	r3, [pc, #400]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab72:	69db      	ldr	r3, [r3, #28]
 800ab74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d908      	bls.n	800ab8e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ab7c:	4b61      	ldr	r3, [pc, #388]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab7e:	69db      	ldr	r3, [r3, #28]
 800ab80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	699b      	ldr	r3, [r3, #24]
 800ab88:	495e      	ldr	r1, [pc, #376]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f003 0320 	and.w	r3, r3, #32
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d010      	beq.n	800abbc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	69da      	ldr	r2, [r3, #28]
 800ab9e:	4b59      	ldr	r3, [pc, #356]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800aba0:	6a1b      	ldr	r3, [r3, #32]
 800aba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d908      	bls.n	800abbc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800abaa:	4b56      	ldr	r3, [pc, #344]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	69db      	ldr	r3, [r3, #28]
 800abb6:	4953      	ldr	r1, [pc, #332]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abb8:	4313      	orrs	r3, r2
 800abba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f003 0302 	and.w	r3, r3, #2
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d010      	beq.n	800abea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	68da      	ldr	r2, [r3, #12]
 800abcc:	4b4d      	ldr	r3, [pc, #308]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abce:	699b      	ldr	r3, [r3, #24]
 800abd0:	f003 030f 	and.w	r3, r3, #15
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d908      	bls.n	800abea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abd8:	4b4a      	ldr	r3, [pc, #296]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	f023 020f 	bic.w	r2, r3, #15
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	4947      	ldr	r1, [pc, #284]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abe6:	4313      	orrs	r3, r2
 800abe8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f003 0301 	and.w	r3, r3, #1
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d055      	beq.n	800aca2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800abf6:	4b43      	ldr	r3, [pc, #268]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	4940      	ldr	r1, [pc, #256]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac04:	4313      	orrs	r3, r2
 800ac06:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d107      	bne.n	800ac20 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ac10:	4b3c      	ldr	r3, [pc, #240]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d121      	bne.n	800ac60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	e0f6      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	2b03      	cmp	r3, #3
 800ac26:	d107      	bne.n	800ac38 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ac28:	4b36      	ldr	r3, [pc, #216]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d115      	bne.n	800ac60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac34:	2301      	movs	r3, #1
 800ac36:	e0ea      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d107      	bne.n	800ac50 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ac40:	4b30      	ldr	r3, [pc, #192]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d109      	bne.n	800ac60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e0de      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ac50:	4b2c      	ldr	r3, [pc, #176]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f003 0304 	and.w	r3, r3, #4
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d101      	bne.n	800ac60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	e0d6      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac60:	4b28      	ldr	r3, [pc, #160]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac62:	691b      	ldr	r3, [r3, #16]
 800ac64:	f023 0207 	bic.w	r2, r3, #7
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	4925      	ldr	r1, [pc, #148]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac72:	f7fa fc8d 	bl	8005590 <HAL_GetTick>
 800ac76:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac78:	e00a      	b.n	800ac90 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac7a:	f7fa fc89 	bl	8005590 <HAL_GetTick>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d901      	bls.n	800ac90 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	e0be      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac90:	4b1c      	ldr	r3, [pc, #112]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800ac92:	691b      	ldr	r3, [r3, #16]
 800ac94:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	00db      	lsls	r3, r3, #3
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d1eb      	bne.n	800ac7a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 0302 	and.w	r3, r3, #2
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d010      	beq.n	800acd0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	68da      	ldr	r2, [r3, #12]
 800acb2:	4b14      	ldr	r3, [pc, #80]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800acb4:	699b      	ldr	r3, [r3, #24]
 800acb6:	f003 030f 	and.w	r3, r3, #15
 800acba:	429a      	cmp	r2, r3
 800acbc:	d208      	bcs.n	800acd0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800acbe:	4b11      	ldr	r3, [pc, #68]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	f023 020f 	bic.w	r2, r3, #15
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	68db      	ldr	r3, [r3, #12]
 800acca:	490e      	ldr	r1, [pc, #56]	@ (800ad04 <HAL_RCC_ClockConfig+0x244>)
 800accc:	4313      	orrs	r3, r2
 800acce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800acd0:	4b0b      	ldr	r3, [pc, #44]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f003 030f 	and.w	r3, r3, #15
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	429a      	cmp	r2, r3
 800acdc:	d214      	bcs.n	800ad08 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acde:	4b08      	ldr	r3, [pc, #32]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f023 020f 	bic.w	r2, r3, #15
 800ace6:	4906      	ldr	r1, [pc, #24]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	4313      	orrs	r3, r2
 800acec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acee:	4b04      	ldr	r3, [pc, #16]	@ (800ad00 <HAL_RCC_ClockConfig+0x240>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f003 030f 	and.w	r3, r3, #15
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d005      	beq.n	800ad08 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	e086      	b.n	800ae0e <HAL_RCC_ClockConfig+0x34e>
 800ad00:	52002000 	.word	0x52002000
 800ad04:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f003 0304 	and.w	r3, r3, #4
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d010      	beq.n	800ad36 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	691a      	ldr	r2, [r3, #16]
 800ad18:	4b3f      	ldr	r3, [pc, #252]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad1a:	699b      	ldr	r3, [r3, #24]
 800ad1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d208      	bcs.n	800ad36 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad24:	4b3c      	ldr	r3, [pc, #240]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad26:	699b      	ldr	r3, [r3, #24]
 800ad28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	691b      	ldr	r3, [r3, #16]
 800ad30:	4939      	ldr	r1, [pc, #228]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad32:	4313      	orrs	r3, r2
 800ad34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f003 0308 	and.w	r3, r3, #8
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d010      	beq.n	800ad64 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	695a      	ldr	r2, [r3, #20]
 800ad46:	4b34      	ldr	r3, [pc, #208]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad48:	69db      	ldr	r3, [r3, #28]
 800ad4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d208      	bcs.n	800ad64 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad52:	4b31      	ldr	r3, [pc, #196]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad54:	69db      	ldr	r3, [r3, #28]
 800ad56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	695b      	ldr	r3, [r3, #20]
 800ad5e:	492e      	ldr	r1, [pc, #184]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad60:	4313      	orrs	r3, r2
 800ad62:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 0310 	and.w	r3, r3, #16
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d010      	beq.n	800ad92 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	699a      	ldr	r2, [r3, #24]
 800ad74:	4b28      	ldr	r3, [pc, #160]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad76:	69db      	ldr	r3, [r3, #28]
 800ad78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d208      	bcs.n	800ad92 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ad80:	4b25      	ldr	r3, [pc, #148]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad82:	69db      	ldr	r3, [r3, #28]
 800ad84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	699b      	ldr	r3, [r3, #24]
 800ad8c:	4922      	ldr	r1, [pc, #136]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f003 0320 	and.w	r3, r3, #32
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d010      	beq.n	800adc0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	69da      	ldr	r2, [r3, #28]
 800ada2:	4b1d      	ldr	r3, [pc, #116]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800adaa:	429a      	cmp	r2, r3
 800adac:	d208      	bcs.n	800adc0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800adae:	4b1a      	ldr	r3, [pc, #104]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800adb0:	6a1b      	ldr	r3, [r3, #32]
 800adb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	69db      	ldr	r3, [r3, #28]
 800adba:	4917      	ldr	r1, [pc, #92]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800adbc:	4313      	orrs	r3, r2
 800adbe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800adc0:	f000 f89e 	bl	800af00 <HAL_RCC_GetSysClockFreq>
 800adc4:	4602      	mov	r2, r0
 800adc6:	4b14      	ldr	r3, [pc, #80]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800adc8:	699b      	ldr	r3, [r3, #24]
 800adca:	0a1b      	lsrs	r3, r3, #8
 800adcc:	f003 030f 	and.w	r3, r3, #15
 800add0:	4912      	ldr	r1, [pc, #72]	@ (800ae1c <HAL_RCC_ClockConfig+0x35c>)
 800add2:	5ccb      	ldrb	r3, [r1, r3]
 800add4:	f003 031f 	and.w	r3, r3, #31
 800add8:	fa22 f303 	lsr.w	r3, r2, r3
 800addc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800adde:	4b0e      	ldr	r3, [pc, #56]	@ (800ae18 <HAL_RCC_ClockConfig+0x358>)
 800ade0:	699b      	ldr	r3, [r3, #24]
 800ade2:	f003 030f 	and.w	r3, r3, #15
 800ade6:	4a0d      	ldr	r2, [pc, #52]	@ (800ae1c <HAL_RCC_ClockConfig+0x35c>)
 800ade8:	5cd3      	ldrb	r3, [r2, r3]
 800adea:	f003 031f 	and.w	r3, r3, #31
 800adee:	693a      	ldr	r2, [r7, #16]
 800adf0:	fa22 f303 	lsr.w	r3, r2, r3
 800adf4:	4a0a      	ldr	r2, [pc, #40]	@ (800ae20 <HAL_RCC_ClockConfig+0x360>)
 800adf6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800adf8:	4a0a      	ldr	r2, [pc, #40]	@ (800ae24 <HAL_RCC_ClockConfig+0x364>)
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800adfe:	4b0a      	ldr	r3, [pc, #40]	@ (800ae28 <HAL_RCC_ClockConfig+0x368>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7fa fb7a 	bl	80054fc <HAL_InitTick>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ae0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	3718      	adds	r7, #24
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	58024400 	.word	0x58024400
 800ae1c:	0801daf4 	.word	0x0801daf4
 800ae20:	24000098 	.word	0x24000098
 800ae24:	24000094 	.word	0x24000094
 800ae28:	2400009c 	.word	0x2400009c

0800ae2c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b08c      	sub	sp, #48	@ 0x30
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	60b9      	str	r1, [r7, #8]
 800ae36:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d12a      	bne.n	800ae94 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800ae3e:	4b2d      	ldr	r3, [pc, #180]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae44:	4a2b      	ldr	r2, [pc, #172]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae46:	f043 0301 	orr.w	r3, r3, #1
 800ae4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ae4e:	4b29      	ldr	r3, [pc, #164]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae54:	f003 0301 	and.w	r3, r3, #1
 800ae58:	61bb      	str	r3, [r7, #24]
 800ae5a:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800ae5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ae60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae62:	2302      	movs	r3, #2
 800ae64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae66:	2303      	movs	r3, #3
 800ae68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800ae72:	f107 031c 	add.w	r3, r7, #28
 800ae76:	4619      	mov	r1, r3
 800ae78:	481f      	ldr	r0, [pc, #124]	@ (800aef8 <HAL_RCC_MCOConfig+0xcc>)
 800ae7a:	f7fd ffa9 	bl	8008dd0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800ae7e:	4b1d      	ldr	r3, [pc, #116]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 800ae86:	68b9      	ldr	r1, [r7, #8]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	430b      	orrs	r3, r1
 800ae8c:	4919      	ldr	r1, [pc, #100]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800ae92:	e02a      	b.n	800aeea <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800ae94:	4b17      	ldr	r3, [pc, #92]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae9a:	4a16      	ldr	r2, [pc, #88]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800ae9c:	f043 0304 	orr.w	r3, r3, #4
 800aea0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800aea4:	4b13      	ldr	r3, [pc, #76]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800aea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aeaa:	f003 0304 	and.w	r3, r3, #4
 800aeae:	617b      	str	r3, [r7, #20]
 800aeb0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800aeb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aeb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeb8:	2302      	movs	r3, #2
 800aeba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aebc:	2303      	movs	r3, #3
 800aebe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aec0:	2300      	movs	r3, #0
 800aec2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800aec4:	2300      	movs	r3, #0
 800aec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800aec8:	f107 031c 	add.w	r3, r7, #28
 800aecc:	4619      	mov	r1, r3
 800aece:	480b      	ldr	r0, [pc, #44]	@ (800aefc <HAL_RCC_MCOConfig+0xd0>)
 800aed0:	f7fd ff7e 	bl	8008dd0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800aed4:	4b07      	ldr	r3, [pc, #28]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	01d9      	lsls	r1, r3, #7
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	430b      	orrs	r3, r1
 800aee4:	4903      	ldr	r1, [pc, #12]	@ (800aef4 <HAL_RCC_MCOConfig+0xc8>)
 800aee6:	4313      	orrs	r3, r2
 800aee8:	610b      	str	r3, [r1, #16]
}
 800aeea:	bf00      	nop
 800aeec:	3730      	adds	r7, #48	@ 0x30
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	58024400 	.word	0x58024400
 800aef8:	58020000 	.word	0x58020000
 800aefc:	58020800 	.word	0x58020800

0800af00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af00:	b480      	push	{r7}
 800af02:	b089      	sub	sp, #36	@ 0x24
 800af04:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af06:	4bb3      	ldr	r3, [pc, #716]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af08:	691b      	ldr	r3, [r3, #16]
 800af0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af0e:	2b18      	cmp	r3, #24
 800af10:	f200 8155 	bhi.w	800b1be <HAL_RCC_GetSysClockFreq+0x2be>
 800af14:	a201      	add	r2, pc, #4	@ (adr r2, 800af1c <HAL_RCC_GetSysClockFreq+0x1c>)
 800af16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af1a:	bf00      	nop
 800af1c:	0800af81 	.word	0x0800af81
 800af20:	0800b1bf 	.word	0x0800b1bf
 800af24:	0800b1bf 	.word	0x0800b1bf
 800af28:	0800b1bf 	.word	0x0800b1bf
 800af2c:	0800b1bf 	.word	0x0800b1bf
 800af30:	0800b1bf 	.word	0x0800b1bf
 800af34:	0800b1bf 	.word	0x0800b1bf
 800af38:	0800b1bf 	.word	0x0800b1bf
 800af3c:	0800afa7 	.word	0x0800afa7
 800af40:	0800b1bf 	.word	0x0800b1bf
 800af44:	0800b1bf 	.word	0x0800b1bf
 800af48:	0800b1bf 	.word	0x0800b1bf
 800af4c:	0800b1bf 	.word	0x0800b1bf
 800af50:	0800b1bf 	.word	0x0800b1bf
 800af54:	0800b1bf 	.word	0x0800b1bf
 800af58:	0800b1bf 	.word	0x0800b1bf
 800af5c:	0800afad 	.word	0x0800afad
 800af60:	0800b1bf 	.word	0x0800b1bf
 800af64:	0800b1bf 	.word	0x0800b1bf
 800af68:	0800b1bf 	.word	0x0800b1bf
 800af6c:	0800b1bf 	.word	0x0800b1bf
 800af70:	0800b1bf 	.word	0x0800b1bf
 800af74:	0800b1bf 	.word	0x0800b1bf
 800af78:	0800b1bf 	.word	0x0800b1bf
 800af7c:	0800afb3 	.word	0x0800afb3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af80:	4b94      	ldr	r3, [pc, #592]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f003 0320 	and.w	r3, r3, #32
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d009      	beq.n	800afa0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af8c:	4b91      	ldr	r3, [pc, #580]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	08db      	lsrs	r3, r3, #3
 800af92:	f003 0303 	and.w	r3, r3, #3
 800af96:	4a90      	ldr	r2, [pc, #576]	@ (800b1d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af98:	fa22 f303 	lsr.w	r3, r2, r3
 800af9c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800af9e:	e111      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800afa0:	4b8d      	ldr	r3, [pc, #564]	@ (800b1d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800afa2:	61bb      	str	r3, [r7, #24]
      break;
 800afa4:	e10e      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800afa6:	4b8d      	ldr	r3, [pc, #564]	@ (800b1dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800afa8:	61bb      	str	r3, [r7, #24]
      break;
 800afaa:	e10b      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800afac:	4b8c      	ldr	r3, [pc, #560]	@ (800b1e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800afae:	61bb      	str	r3, [r7, #24]
      break;
 800afb0:	e108      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afb2:	4b88      	ldr	r3, [pc, #544]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb6:	f003 0303 	and.w	r3, r3, #3
 800afba:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800afbc:	4b85      	ldr	r3, [pc, #532]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc0:	091b      	lsrs	r3, r3, #4
 800afc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800afc6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800afc8:	4b82      	ldr	r3, [pc, #520]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afcc:	f003 0301 	and.w	r3, r3, #1
 800afd0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800afd2:	4b80      	ldr	r3, [pc, #512]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afd6:	08db      	lsrs	r3, r3, #3
 800afd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	fb02 f303 	mul.w	r3, r2, r3
 800afe2:	ee07 3a90 	vmov	s15, r3
 800afe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afea:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f000 80e1 	beq.w	800b1b8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	2b02      	cmp	r3, #2
 800affa:	f000 8083 	beq.w	800b104 <HAL_RCC_GetSysClockFreq+0x204>
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	2b02      	cmp	r3, #2
 800b002:	f200 80a1 	bhi.w	800b148 <HAL_RCC_GetSysClockFreq+0x248>
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d003      	beq.n	800b014 <HAL_RCC_GetSysClockFreq+0x114>
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d056      	beq.n	800b0c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b012:	e099      	b.n	800b148 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b014:	4b6f      	ldr	r3, [pc, #444]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f003 0320 	and.w	r3, r3, #32
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d02d      	beq.n	800b07c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b020:	4b6c      	ldr	r3, [pc, #432]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	08db      	lsrs	r3, r3, #3
 800b026:	f003 0303 	and.w	r3, r3, #3
 800b02a:	4a6b      	ldr	r2, [pc, #428]	@ (800b1d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b02c:	fa22 f303 	lsr.w	r3, r2, r3
 800b030:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	ee07 3a90 	vmov	s15, r3
 800b038:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	ee07 3a90 	vmov	s15, r3
 800b042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b04a:	4b62      	ldr	r3, [pc, #392]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b04c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b04e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b052:	ee07 3a90 	vmov	s15, r3
 800b056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b05a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b05e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b06a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b06e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b072:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b076:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b07a:	e087      	b.n	800b18c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	ee07 3a90 	vmov	s15, r3
 800b082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b086:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b1e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b08a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b08e:	4b51      	ldr	r3, [pc, #324]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b096:	ee07 3a90 	vmov	s15, r3
 800b09a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b09e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0a2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0be:	e065      	b.n	800b18c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	ee07 3a90 	vmov	s15, r3
 800b0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0ca:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b1ec <HAL_RCC_GetSysClockFreq+0x2ec>
 800b0ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0d2:	4b40      	ldr	r3, [pc, #256]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0da:	ee07 3a90 	vmov	s15, r3
 800b0de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0e6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b102:	e043      	b.n	800b18c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	ee07 3a90 	vmov	s15, r3
 800b10a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b10e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b1f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b116:	4b2f      	ldr	r3, [pc, #188]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b11a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b11e:	ee07 3a90 	vmov	s15, r3
 800b122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b126:	ed97 6a02 	vldr	s12, [r7, #8]
 800b12a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b12e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b13a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b13e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b142:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b146:	e021      	b.n	800b18c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	ee07 3a90 	vmov	s15, r3
 800b14e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b152:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b1ec <HAL_RCC_GetSysClockFreq+0x2ec>
 800b156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b15a:	4b1e      	ldr	r3, [pc, #120]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b15c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b15e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b162:	ee07 3a90 	vmov	s15, r3
 800b166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b16a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b16e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b1e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b17a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b17e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b182:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b186:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b18a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b18c:	4b11      	ldr	r3, [pc, #68]	@ (800b1d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b18e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b190:	0a5b      	lsrs	r3, r3, #9
 800b192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b196:	3301      	adds	r3, #1
 800b198:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	ee07 3a90 	vmov	s15, r3
 800b1a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b1a4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1b0:	ee17 3a90 	vmov	r3, s15
 800b1b4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b1b6:	e005      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	61bb      	str	r3, [r7, #24]
      break;
 800b1bc:	e002      	b.n	800b1c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b1be:	4b07      	ldr	r3, [pc, #28]	@ (800b1dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b1c0:	61bb      	str	r3, [r7, #24]
      break;
 800b1c2:	bf00      	nop
  }

  return sysclockfreq;
 800b1c4:	69bb      	ldr	r3, [r7, #24]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3724      	adds	r7, #36	@ 0x24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	58024400 	.word	0x58024400
 800b1d8:	03d09000 	.word	0x03d09000
 800b1dc:	003d0900 	.word	0x003d0900
 800b1e0:	017d7840 	.word	0x017d7840
 800b1e4:	46000000 	.word	0x46000000
 800b1e8:	4c742400 	.word	0x4c742400
 800b1ec:	4a742400 	.word	0x4a742400
 800b1f0:	4bbebc20 	.word	0x4bbebc20

0800b1f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b1f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1f8:	b0c6      	sub	sp, #280	@ 0x118
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b200:	2300      	movs	r3, #0
 800b202:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b206:	2300      	movs	r3, #0
 800b208:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b20c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b214:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b218:	2500      	movs	r5, #0
 800b21a:	ea54 0305 	orrs.w	r3, r4, r5
 800b21e:	d049      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b224:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b226:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b22a:	d02f      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b22c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b230:	d828      	bhi.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b232:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b236:	d01a      	beq.n	800b26e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b238:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b23c:	d822      	bhi.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d003      	beq.n	800b24a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b246:	d007      	beq.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b248:	e01c      	b.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b24a:	4bab      	ldr	r3, [pc, #684]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24e:	4aaa      	ldr	r2, [pc, #680]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b254:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b256:	e01a      	b.n	800b28e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b25c:	3308      	adds	r3, #8
 800b25e:	2102      	movs	r1, #2
 800b260:	4618      	mov	r0, r3
 800b262:	f001 f967 	bl	800c534 <RCCEx_PLL2_Config>
 800b266:	4603      	mov	r3, r0
 800b268:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b26c:	e00f      	b.n	800b28e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b26e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b272:	3328      	adds	r3, #40	@ 0x28
 800b274:	2102      	movs	r1, #2
 800b276:	4618      	mov	r0, r3
 800b278:	f001 fa0e 	bl	800c698 <RCCEx_PLL3_Config>
 800b27c:	4603      	mov	r3, r0
 800b27e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b282:	e004      	b.n	800b28e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b284:	2301      	movs	r3, #1
 800b286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b28a:	e000      	b.n	800b28e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b28c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b28e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10a      	bne.n	800b2ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b296:	4b98      	ldr	r3, [pc, #608]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b29a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b29e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2a4:	4a94      	ldr	r2, [pc, #592]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b2a6:	430b      	orrs	r3, r1
 800b2a8:	6513      	str	r3, [r2, #80]	@ 0x50
 800b2aa:	e003      	b.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b2c0:	f04f 0900 	mov.w	r9, #0
 800b2c4:	ea58 0309 	orrs.w	r3, r8, r9
 800b2c8:	d047      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b2ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2d0:	2b04      	cmp	r3, #4
 800b2d2:	d82a      	bhi.n	800b32a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b2d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b2dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2da:	bf00      	nop
 800b2dc:	0800b2f1 	.word	0x0800b2f1
 800b2e0:	0800b2ff 	.word	0x0800b2ff
 800b2e4:	0800b315 	.word	0x0800b315
 800b2e8:	0800b333 	.word	0x0800b333
 800b2ec:	0800b333 	.word	0x0800b333
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2f0:	4b81      	ldr	r3, [pc, #516]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b2f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2f4:	4a80      	ldr	r2, [pc, #512]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b2f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b2fc:	e01a      	b.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b2fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b302:	3308      	adds	r3, #8
 800b304:	2100      	movs	r1, #0
 800b306:	4618      	mov	r0, r3
 800b308:	f001 f914 	bl	800c534 <RCCEx_PLL2_Config>
 800b30c:	4603      	mov	r3, r0
 800b30e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b312:	e00f      	b.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b318:	3328      	adds	r3, #40	@ 0x28
 800b31a:	2100      	movs	r1, #0
 800b31c:	4618      	mov	r0, r3
 800b31e:	f001 f9bb 	bl	800c698 <RCCEx_PLL3_Config>
 800b322:	4603      	mov	r3, r0
 800b324:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b328:	e004      	b.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b32a:	2301      	movs	r3, #1
 800b32c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b330:	e000      	b.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b332:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d10a      	bne.n	800b352 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b33c:	4b6e      	ldr	r3, [pc, #440]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b33e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b340:	f023 0107 	bic.w	r1, r3, #7
 800b344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b34a:	4a6b      	ldr	r2, [pc, #428]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b34c:	430b      	orrs	r3, r1
 800b34e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b350:	e003      	b.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b352:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b356:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b35a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b362:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800b366:	f04f 0b00 	mov.w	fp, #0
 800b36a:	ea5a 030b 	orrs.w	r3, sl, fp
 800b36e:	d05b      	beq.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b374:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b378:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800b37c:	d03b      	beq.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800b37e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800b382:	d834      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b384:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b388:	d037      	beq.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b38a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b38e:	d82e      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b390:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b394:	d033      	beq.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b396:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b39a:	d828      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b39c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b3a0:	d01a      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800b3a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b3a6:	d822      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d003      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800b3ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b3b0:	d007      	beq.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800b3b2:	e01c      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3b4:	4b50      	ldr	r3, [pc, #320]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b8:	4a4f      	ldr	r2, [pc, #316]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b3ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3c0:	e01e      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3c6:	3308      	adds	r3, #8
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f001 f8b2 	bl	800c534 <RCCEx_PLL2_Config>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b3d6:	e013      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3dc:	3328      	adds	r3, #40	@ 0x28
 800b3de:	2100      	movs	r1, #0
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f001 f959 	bl	800c698 <RCCEx_PLL3_Config>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3ec:	e008      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b3f4:	e004      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b3f6:	bf00      	nop
 800b3f8:	e002      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b3fa:	bf00      	nop
 800b3fc:	e000      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b3fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b400:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b404:	2b00      	cmp	r3, #0
 800b406:	d10b      	bne.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b408:	4b3b      	ldr	r3, [pc, #236]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b40a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b40c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b414:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b418:	4a37      	ldr	r2, [pc, #220]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b41a:	430b      	orrs	r3, r1
 800b41c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b41e:	e003      	b.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b420:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b424:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b430:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b434:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b438:	2300      	movs	r3, #0
 800b43a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b43e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b442:	460b      	mov	r3, r1
 800b444:	4313      	orrs	r3, r2
 800b446:	d05d      	beq.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b44c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b450:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b454:	d03b      	beq.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b456:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b45a:	d834      	bhi.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b45c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b460:	d037      	beq.n	800b4d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800b462:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b466:	d82e      	bhi.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b468:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b46c:	d033      	beq.n	800b4d6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800b46e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b472:	d828      	bhi.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b474:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b478:	d01a      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800b47a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b47e:	d822      	bhi.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b480:	2b00      	cmp	r3, #0
 800b482:	d003      	beq.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b488:	d007      	beq.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b48a:	e01c      	b.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b48c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b48e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b490:	4a19      	ldr	r2, [pc, #100]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b496:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b498:	e01e      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b49e:	3308      	adds	r3, #8
 800b4a0:	2100      	movs	r1, #0
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f001 f846 	bl	800c534 <RCCEx_PLL2_Config>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b4ae:	e013      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b4b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4b4:	3328      	adds	r3, #40	@ 0x28
 800b4b6:	2100      	movs	r1, #0
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f001 f8ed 	bl	800c698 <RCCEx_PLL3_Config>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4c4:	e008      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b4cc:	e004      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b4ce:	bf00      	nop
 800b4d0:	e002      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b4d2:	bf00      	nop
 800b4d4:	e000      	b.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b4d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10d      	bne.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b4e0:	4b05      	ldr	r3, [pc, #20]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b4e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b4e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b4f0:	4a01      	ldr	r2, [pc, #4]	@ (800b4f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b4f2:	430b      	orrs	r3, r1
 800b4f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b4f6:	e005      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800b4f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b500:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b510:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b514:	2300      	movs	r3, #0
 800b516:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b51a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b51e:	460b      	mov	r3, r1
 800b520:	4313      	orrs	r3, r2
 800b522:	d03a      	beq.n	800b59a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800b524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b52a:	2b30      	cmp	r3, #48	@ 0x30
 800b52c:	d01f      	beq.n	800b56e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800b52e:	2b30      	cmp	r3, #48	@ 0x30
 800b530:	d819      	bhi.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800b532:	2b20      	cmp	r3, #32
 800b534:	d00c      	beq.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800b536:	2b20      	cmp	r3, #32
 800b538:	d815      	bhi.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d019      	beq.n	800b572 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b53e:	2b10      	cmp	r3, #16
 800b540:	d111      	bne.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b542:	4baa      	ldr	r3, [pc, #680]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b546:	4aa9      	ldr	r2, [pc, #676]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b54c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800b54e:	e011      	b.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b554:	3308      	adds	r3, #8
 800b556:	2102      	movs	r1, #2
 800b558:	4618      	mov	r0, r3
 800b55a:	f000 ffeb 	bl	800c534 <RCCEx_PLL2_Config>
 800b55e:	4603      	mov	r3, r0
 800b560:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800b564:	e006      	b.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b566:	2301      	movs	r3, #1
 800b568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b56c:	e002      	b.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800b56e:	bf00      	nop
 800b570:	e000      	b.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800b572:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10a      	bne.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800b57c:	4b9b      	ldr	r3, [pc, #620]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b57e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b580:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b58a:	4a98      	ldr	r2, [pc, #608]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b58c:	430b      	orrs	r3, r1
 800b58e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b590:	e003      	b.n	800b59a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b592:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b596:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b5a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b5b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	d051      	beq.n	800b65e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b5c4:	d035      	beq.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800b5c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b5ca:	d82e      	bhi.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b5cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b5d0:	d031      	beq.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800b5d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b5d6:	d828      	bhi.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b5d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5dc:	d01a      	beq.n	800b614 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800b5de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5e2:	d822      	bhi.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d003      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800b5e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5ec:	d007      	beq.n	800b5fe <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800b5ee:	e01c      	b.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5f0:	4b7e      	ldr	r3, [pc, #504]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f4:	4a7d      	ldr	r2, [pc, #500]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b5f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b5fc:	e01c      	b.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b5fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b602:	3308      	adds	r3, #8
 800b604:	2100      	movs	r1, #0
 800b606:	4618      	mov	r0, r3
 800b608:	f000 ff94 	bl	800c534 <RCCEx_PLL2_Config>
 800b60c:	4603      	mov	r3, r0
 800b60e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b612:	e011      	b.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b618:	3328      	adds	r3, #40	@ 0x28
 800b61a:	2100      	movs	r1, #0
 800b61c:	4618      	mov	r0, r3
 800b61e:	f001 f83b 	bl	800c698 <RCCEx_PLL3_Config>
 800b622:	4603      	mov	r3, r0
 800b624:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b628:	e006      	b.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b630:	e002      	b.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800b632:	bf00      	nop
 800b634:	e000      	b.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800b636:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d10a      	bne.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b640:	4b6a      	ldr	r3, [pc, #424]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b644:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b64c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b64e:	4a67      	ldr	r2, [pc, #412]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b650:	430b      	orrs	r3, r1
 800b652:	6513      	str	r3, [r2, #80]	@ 0x50
 800b654:	e003      	b.n	800b65e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b656:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b65a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b65e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b66a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b66e:	2300      	movs	r3, #0
 800b670:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b674:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b678:	460b      	mov	r3, r1
 800b67a:	4313      	orrs	r3, r2
 800b67c:	d053      	beq.n	800b726 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b67e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b688:	d033      	beq.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800b68a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b68e:	d82c      	bhi.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b690:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b694:	d02f      	beq.n	800b6f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800b696:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b69a:	d826      	bhi.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b69c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b6a0:	d02b      	beq.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b6a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b6a6:	d820      	bhi.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b6a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6ac:	d012      	beq.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800b6ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6b2:	d81a      	bhi.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d022      	beq.n	800b6fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800b6b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6bc:	d115      	bne.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6c2:	3308      	adds	r3, #8
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f000 ff34 	bl	800c534 <RCCEx_PLL2_Config>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b6d2:	e015      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6d8:	3328      	adds	r3, #40	@ 0x28
 800b6da:	2101      	movs	r1, #1
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f000 ffdb 	bl	800c698 <RCCEx_PLL3_Config>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b6e8:	e00a      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b6f0:	e006      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b6f2:	bf00      	nop
 800b6f4:	e004      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b6f6:	bf00      	nop
 800b6f8:	e002      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b6fa:	bf00      	nop
 800b6fc:	e000      	b.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b6fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b700:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b704:	2b00      	cmp	r3, #0
 800b706:	d10a      	bne.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b708:	4b38      	ldr	r3, [pc, #224]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b70a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b70c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b716:	4a35      	ldr	r2, [pc, #212]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b718:	430b      	orrs	r3, r1
 800b71a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b71c:	e003      	b.n	800b726 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b71e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b722:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b732:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b736:	2300      	movs	r3, #0
 800b738:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b73c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b740:	460b      	mov	r3, r1
 800b742:	4313      	orrs	r3, r2
 800b744:	d058      	beq.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b74a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b74e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b752:	d033      	beq.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800b754:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b758:	d82c      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b75a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b75e:	d02f      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800b760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b764:	d826      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b766:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b76a:	d02b      	beq.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800b76c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b770:	d820      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b776:	d012      	beq.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800b778:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b77c:	d81a      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d022      	beq.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b782:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b786:	d115      	bne.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b78c:	3308      	adds	r3, #8
 800b78e:	2101      	movs	r1, #1
 800b790:	4618      	mov	r0, r3
 800b792:	f000 fecf 	bl	800c534 <RCCEx_PLL2_Config>
 800b796:	4603      	mov	r3, r0
 800b798:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b79c:	e015      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b79e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7a2:	3328      	adds	r3, #40	@ 0x28
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f000 ff76 	bl	800c698 <RCCEx_PLL3_Config>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b7b2:	e00a      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b7ba:	e006      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b7bc:	bf00      	nop
 800b7be:	e004      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b7c0:	bf00      	nop
 800b7c2:	e002      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b7c4:	bf00      	nop
 800b7c6:	e000      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b7c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d10e      	bne.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b7d2:	4b06      	ldr	r3, [pc, #24]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b7d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b7da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b7e2:	4a02      	ldr	r2, [pc, #8]	@ (800b7ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b7e4:	430b      	orrs	r3, r1
 800b7e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7e8:	e006      	b.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800b7ea:	bf00      	nop
 800b7ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b7f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b804:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b808:	2300      	movs	r3, #0
 800b80a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b80e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b812:	460b      	mov	r3, r1
 800b814:	4313      	orrs	r3, r2
 800b816:	d037      	beq.n	800b888 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b81c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b81e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b822:	d00e      	beq.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800b824:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b828:	d816      	bhi.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d018      	beq.n	800b860 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800b82e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b832:	d111      	bne.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b834:	4bc4      	ldr	r3, [pc, #784]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b838:	4ac3      	ldr	r2, [pc, #780]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b83a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b83e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b840:	e00f      	b.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b846:	3308      	adds	r3, #8
 800b848:	2101      	movs	r1, #1
 800b84a:	4618      	mov	r0, r3
 800b84c:	f000 fe72 	bl	800c534 <RCCEx_PLL2_Config>
 800b850:	4603      	mov	r3, r0
 800b852:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b856:	e004      	b.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b858:	2301      	movs	r3, #1
 800b85a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b85e:	e000      	b.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800b860:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b862:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b866:	2b00      	cmp	r3, #0
 800b868:	d10a      	bne.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b86a:	4bb7      	ldr	r3, [pc, #732]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b86c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b86e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b878:	4ab3      	ldr	r2, [pc, #716]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b87a:	430b      	orrs	r3, r1
 800b87c:	6513      	str	r3, [r2, #80]	@ 0x50
 800b87e:	e003      	b.n	800b888 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b884:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b890:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b894:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b898:	2300      	movs	r3, #0
 800b89a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b89e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	d039      	beq.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b8a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8ae:	2b03      	cmp	r3, #3
 800b8b0:	d81c      	bhi.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800b8b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b8b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800b8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8b8:	0800b8f5 	.word	0x0800b8f5
 800b8bc:	0800b8c9 	.word	0x0800b8c9
 800b8c0:	0800b8d7 	.word	0x0800b8d7
 800b8c4:	0800b8f5 	.word	0x0800b8f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8c8:	4b9f      	ldr	r3, [pc, #636]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b8ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8cc:	4a9e      	ldr	r2, [pc, #632]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b8ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b8d4:	e00f      	b.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b8d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8da:	3308      	adds	r3, #8
 800b8dc:	2102      	movs	r1, #2
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f000 fe28 	bl	800c534 <RCCEx_PLL2_Config>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b8ea:	e004      	b.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b8f2:	e000      	b.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800b8f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d10a      	bne.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b8fe:	4b92      	ldr	r3, [pc, #584]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b902:	f023 0103 	bic.w	r1, r3, #3
 800b906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b90a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b90c:	4a8e      	ldr	r2, [pc, #568]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b90e:	430b      	orrs	r3, r1
 800b910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b912:	e003      	b.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b914:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b918:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b91c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b924:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b928:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b92c:	2300      	movs	r3, #0
 800b92e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b932:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b936:	460b      	mov	r3, r1
 800b938:	4313      	orrs	r3, r2
 800b93a:	f000 8099 	beq.w	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b93e:	4b83      	ldr	r3, [pc, #524]	@ (800bb4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4a82      	ldr	r2, [pc, #520]	@ (800bb4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b948:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b94a:	f7f9 fe21 	bl	8005590 <HAL_GetTick>
 800b94e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b952:	e00b      	b.n	800b96c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b954:	f7f9 fe1c 	bl	8005590 <HAL_GetTick>
 800b958:	4602      	mov	r2, r0
 800b95a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b95e:	1ad3      	subs	r3, r2, r3
 800b960:	2b64      	cmp	r3, #100	@ 0x64
 800b962:	d903      	bls.n	800b96c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800b964:	2303      	movs	r3, #3
 800b966:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b96a:	e005      	b.n	800b978 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b96c:	4b77      	ldr	r3, [pc, #476]	@ (800bb4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b974:	2b00      	cmp	r3, #0
 800b976:	d0ed      	beq.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800b978:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d173      	bne.n	800ba68 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b980:	4b71      	ldr	r3, [pc, #452]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b982:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b988:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b98c:	4053      	eors	r3, r2
 800b98e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b992:	2b00      	cmp	r3, #0
 800b994:	d015      	beq.n	800b9c2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b996:	4b6c      	ldr	r3, [pc, #432]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b99a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b99e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b9a2:	4b69      	ldr	r3, [pc, #420]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9a6:	4a68      	ldr	r2, [pc, #416]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b9ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b9ae:	4b66      	ldr	r3, [pc, #408]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9b2:	4a65      	ldr	r2, [pc, #404]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b9b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b9ba:	4a63      	ldr	r2, [pc, #396]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b9c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b9c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b9ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9ce:	d118      	bne.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9d0:	f7f9 fdde 	bl	8005590 <HAL_GetTick>
 800b9d4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b9d8:	e00d      	b.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9da:	f7f9 fdd9 	bl	8005590 <HAL_GetTick>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b9e4:	1ad2      	subs	r2, r2, r3
 800b9e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d903      	bls.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800b9ee:	2303      	movs	r3, #3
 800b9f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800b9f4:	e005      	b.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b9f6:	4b54      	ldr	r3, [pc, #336]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9fa:	f003 0302 	and.w	r3, r3, #2
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d0eb      	beq.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ba02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d129      	bne.n	800ba5e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ba12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba1a:	d10e      	bne.n	800ba3a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ba1c:	4b4a      	ldr	r3, [pc, #296]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba1e:	691b      	ldr	r3, [r3, #16]
 800ba20:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ba24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ba2c:	091a      	lsrs	r2, r3, #4
 800ba2e:	4b48      	ldr	r3, [pc, #288]	@ (800bb50 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ba30:	4013      	ands	r3, r2
 800ba32:	4a45      	ldr	r2, [pc, #276]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba34:	430b      	orrs	r3, r1
 800ba36:	6113      	str	r3, [r2, #16]
 800ba38:	e005      	b.n	800ba46 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ba3a:	4b43      	ldr	r3, [pc, #268]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	4a42      	ldr	r2, [pc, #264]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ba44:	6113      	str	r3, [r2, #16]
 800ba46:	4b40      	ldr	r3, [pc, #256]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba48:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ba4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ba52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ba56:	4a3c      	ldr	r2, [pc, #240]	@ (800bb48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba58:	430b      	orrs	r3, r1
 800ba5a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ba5c:	e008      	b.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ba5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800ba66:	e003      	b.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ba70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba78:	f002 0301 	and.w	r3, r2, #1
 800ba7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ba80:	2300      	movs	r3, #0
 800ba82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ba86:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	f000 808f 	beq.w	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ba92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba98:	2b28      	cmp	r3, #40	@ 0x28
 800ba9a:	d871      	bhi.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800ba9c:	a201      	add	r2, pc, #4	@ (adr r2, 800baa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800ba9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa2:	bf00      	nop
 800baa4:	0800bb89 	.word	0x0800bb89
 800baa8:	0800bb81 	.word	0x0800bb81
 800baac:	0800bb81 	.word	0x0800bb81
 800bab0:	0800bb81 	.word	0x0800bb81
 800bab4:	0800bb81 	.word	0x0800bb81
 800bab8:	0800bb81 	.word	0x0800bb81
 800babc:	0800bb81 	.word	0x0800bb81
 800bac0:	0800bb81 	.word	0x0800bb81
 800bac4:	0800bb55 	.word	0x0800bb55
 800bac8:	0800bb81 	.word	0x0800bb81
 800bacc:	0800bb81 	.word	0x0800bb81
 800bad0:	0800bb81 	.word	0x0800bb81
 800bad4:	0800bb81 	.word	0x0800bb81
 800bad8:	0800bb81 	.word	0x0800bb81
 800badc:	0800bb81 	.word	0x0800bb81
 800bae0:	0800bb81 	.word	0x0800bb81
 800bae4:	0800bb6b 	.word	0x0800bb6b
 800bae8:	0800bb81 	.word	0x0800bb81
 800baec:	0800bb81 	.word	0x0800bb81
 800baf0:	0800bb81 	.word	0x0800bb81
 800baf4:	0800bb81 	.word	0x0800bb81
 800baf8:	0800bb81 	.word	0x0800bb81
 800bafc:	0800bb81 	.word	0x0800bb81
 800bb00:	0800bb81 	.word	0x0800bb81
 800bb04:	0800bb89 	.word	0x0800bb89
 800bb08:	0800bb81 	.word	0x0800bb81
 800bb0c:	0800bb81 	.word	0x0800bb81
 800bb10:	0800bb81 	.word	0x0800bb81
 800bb14:	0800bb81 	.word	0x0800bb81
 800bb18:	0800bb81 	.word	0x0800bb81
 800bb1c:	0800bb81 	.word	0x0800bb81
 800bb20:	0800bb81 	.word	0x0800bb81
 800bb24:	0800bb89 	.word	0x0800bb89
 800bb28:	0800bb81 	.word	0x0800bb81
 800bb2c:	0800bb81 	.word	0x0800bb81
 800bb30:	0800bb81 	.word	0x0800bb81
 800bb34:	0800bb81 	.word	0x0800bb81
 800bb38:	0800bb81 	.word	0x0800bb81
 800bb3c:	0800bb81 	.word	0x0800bb81
 800bb40:	0800bb81 	.word	0x0800bb81
 800bb44:	0800bb89 	.word	0x0800bb89
 800bb48:	58024400 	.word	0x58024400
 800bb4c:	58024800 	.word	0x58024800
 800bb50:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb58:	3308      	adds	r3, #8
 800bb5a:	2101      	movs	r1, #1
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f000 fce9 	bl	800c534 <RCCEx_PLL2_Config>
 800bb62:	4603      	mov	r3, r0
 800bb64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bb68:	e00f      	b.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bb6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb6e:	3328      	adds	r3, #40	@ 0x28
 800bb70:	2101      	movs	r1, #1
 800bb72:	4618      	mov	r0, r3
 800bb74:	f000 fd90 	bl	800c698 <RCCEx_PLL3_Config>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bb7e:	e004      	b.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb80:	2301      	movs	r3, #1
 800bb82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bb86:	e000      	b.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800bb88:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10a      	bne.n	800bba8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bb92:	4bbf      	ldr	r3, [pc, #764]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bb94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb96:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bb9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bba0:	4abb      	ldr	r2, [pc, #748]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bba2:	430b      	orrs	r3, r1
 800bba4:	6553      	str	r3, [r2, #84]	@ 0x54
 800bba6:	e003      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bba8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bbac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bbb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb8:	f002 0302 	and.w	r3, r2, #2
 800bbbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bbc6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bbca:	460b      	mov	r3, r1
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	d041      	beq.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bbd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbd6:	2b05      	cmp	r3, #5
 800bbd8:	d824      	bhi.n	800bc24 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800bbda:	a201      	add	r2, pc, #4	@ (adr r2, 800bbe0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800bbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe0:	0800bc2d 	.word	0x0800bc2d
 800bbe4:	0800bbf9 	.word	0x0800bbf9
 800bbe8:	0800bc0f 	.word	0x0800bc0f
 800bbec:	0800bc2d 	.word	0x0800bc2d
 800bbf0:	0800bc2d 	.word	0x0800bc2d
 800bbf4:	0800bc2d 	.word	0x0800bc2d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bbf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbfc:	3308      	adds	r3, #8
 800bbfe:	2101      	movs	r1, #1
 800bc00:	4618      	mov	r0, r3
 800bc02:	f000 fc97 	bl	800c534 <RCCEx_PLL2_Config>
 800bc06:	4603      	mov	r3, r0
 800bc08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bc0c:	e00f      	b.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc12:	3328      	adds	r3, #40	@ 0x28
 800bc14:	2101      	movs	r1, #1
 800bc16:	4618      	mov	r0, r3
 800bc18:	f000 fd3e 	bl	800c698 <RCCEx_PLL3_Config>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bc22:	e004      	b.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc24:	2301      	movs	r3, #1
 800bc26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bc2a:	e000      	b.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800bc2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d10a      	bne.n	800bc4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bc36:	4b96      	ldr	r3, [pc, #600]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bc38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc3a:	f023 0107 	bic.w	r1, r3, #7
 800bc3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc44:	4a92      	ldr	r2, [pc, #584]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bc46:	430b      	orrs	r3, r1
 800bc48:	6553      	str	r3, [r2, #84]	@ 0x54
 800bc4a:	e003      	b.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bc50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bc54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5c:	f002 0304 	and.w	r3, r2, #4
 800bc60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc64:	2300      	movs	r3, #0
 800bc66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bc6a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bc6e:	460b      	mov	r3, r1
 800bc70:	4313      	orrs	r3, r2
 800bc72:	d044      	beq.n	800bcfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bc74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc7c:	2b05      	cmp	r3, #5
 800bc7e:	d825      	bhi.n	800bccc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800bc80:	a201      	add	r2, pc, #4	@ (adr r2, 800bc88 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800bc82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc86:	bf00      	nop
 800bc88:	0800bcd5 	.word	0x0800bcd5
 800bc8c:	0800bca1 	.word	0x0800bca1
 800bc90:	0800bcb7 	.word	0x0800bcb7
 800bc94:	0800bcd5 	.word	0x0800bcd5
 800bc98:	0800bcd5 	.word	0x0800bcd5
 800bc9c:	0800bcd5 	.word	0x0800bcd5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bca4:	3308      	adds	r3, #8
 800bca6:	2101      	movs	r1, #1
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f000 fc43 	bl	800c534 <RCCEx_PLL2_Config>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bcb4:	e00f      	b.n	800bcd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bcba:	3328      	adds	r3, #40	@ 0x28
 800bcbc:	2101      	movs	r1, #1
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f000 fcea 	bl	800c698 <RCCEx_PLL3_Config>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bcca:	e004      	b.n	800bcd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bccc:	2301      	movs	r3, #1
 800bcce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bcd2:	e000      	b.n	800bcd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800bcd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d10b      	bne.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bcde:	4b6c      	ldr	r3, [pc, #432]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bce2:	f023 0107 	bic.w	r1, r3, #7
 800bce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bcea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcee:	4a68      	ldr	r2, [pc, #416]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bcf0:	430b      	orrs	r3, r1
 800bcf2:	6593      	str	r3, [r2, #88]	@ 0x58
 800bcf4:	e003      	b.n	800bcfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bcfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd06:	f002 0320 	and.w	r3, r2, #32
 800bd0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd0e:	2300      	movs	r3, #0
 800bd10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bd14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800bd18:	460b      	mov	r3, r1
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	d055      	beq.n	800bdca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bd1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd2a:	d033      	beq.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800bd2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd30:	d82c      	bhi.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800bd32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd36:	d02f      	beq.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800bd38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd3c:	d826      	bhi.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800bd3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bd42:	d02b      	beq.n	800bd9c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800bd44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bd48:	d820      	bhi.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800bd4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd4e:	d012      	beq.n	800bd76 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800bd50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd54:	d81a      	bhi.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d022      	beq.n	800bda0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800bd5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd5e:	d115      	bne.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bd60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd64:	3308      	adds	r3, #8
 800bd66:	2100      	movs	r1, #0
 800bd68:	4618      	mov	r0, r3
 800bd6a:	f000 fbe3 	bl	800c534 <RCCEx_PLL2_Config>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bd74:	e015      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd7a:	3328      	adds	r3, #40	@ 0x28
 800bd7c:	2102      	movs	r1, #2
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f000 fc8a 	bl	800c698 <RCCEx_PLL3_Config>
 800bd84:	4603      	mov	r3, r0
 800bd86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bd8a:	e00a      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bd92:	e006      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bd94:	bf00      	nop
 800bd96:	e004      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bd98:	bf00      	nop
 800bd9a:	e002      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bd9c:	bf00      	nop
 800bd9e:	e000      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bda0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bda2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d10b      	bne.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bdaa:	4b39      	ldr	r3, [pc, #228]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bdac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bdb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bdb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bdba:	4a35      	ldr	r2, [pc, #212]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bdbc:	430b      	orrs	r3, r1
 800bdbe:	6553      	str	r3, [r2, #84]	@ 0x54
 800bdc0:	e003      	b.n	800bdca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bdc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bdca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800bdd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdda:	2300      	movs	r3, #0
 800bddc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bde0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800bde4:	460b      	mov	r3, r1
 800bde6:	4313      	orrs	r3, r2
 800bde8:	d058      	beq.n	800be9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bdea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bdee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bdf2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bdf6:	d033      	beq.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800bdf8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bdfc:	d82c      	bhi.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800bdfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be02:	d02f      	beq.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800be04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be08:	d826      	bhi.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800be0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800be0e:	d02b      	beq.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800be10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800be14:	d820      	bhi.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800be16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be1a:	d012      	beq.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800be1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be20:	d81a      	bhi.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800be22:	2b00      	cmp	r3, #0
 800be24:	d022      	beq.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800be26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be2a:	d115      	bne.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be30:	3308      	adds	r3, #8
 800be32:	2100      	movs	r1, #0
 800be34:	4618      	mov	r0, r3
 800be36:	f000 fb7d 	bl	800c534 <RCCEx_PLL2_Config>
 800be3a:	4603      	mov	r3, r0
 800be3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800be40:	e015      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800be42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be46:	3328      	adds	r3, #40	@ 0x28
 800be48:	2102      	movs	r1, #2
 800be4a:	4618      	mov	r0, r3
 800be4c:	f000 fc24 	bl	800c698 <RCCEx_PLL3_Config>
 800be50:	4603      	mov	r3, r0
 800be52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800be56:	e00a      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800be5e:	e006      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800be60:	bf00      	nop
 800be62:	e004      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800be64:	bf00      	nop
 800be66:	e002      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800be68:	bf00      	nop
 800be6a:	e000      	b.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800be6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10e      	bne.n	800be94 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800be76:	4b06      	ldr	r3, [pc, #24]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800be78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be7a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800be7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be86:	4a02      	ldr	r2, [pc, #8]	@ (800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800be88:	430b      	orrs	r3, r1
 800be8a:	6593      	str	r3, [r2, #88]	@ 0x58
 800be8c:	e006      	b.n	800be9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800be8e:	bf00      	nop
 800be90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800be98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800be9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800bea8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800beac:	2300      	movs	r3, #0
 800beae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800beb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800beb6:	460b      	mov	r3, r1
 800beb8:	4313      	orrs	r3, r2
 800beba:	d055      	beq.n	800bf68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bec0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bec4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bec8:	d033      	beq.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800beca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bece:	d82c      	bhi.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800bed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bed4:	d02f      	beq.n	800bf36 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800bed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800beda:	d826      	bhi.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800bedc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bee0:	d02b      	beq.n	800bf3a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800bee2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bee6:	d820      	bhi.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800bee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800beec:	d012      	beq.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800beee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bef2:	d81a      	bhi.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d022      	beq.n	800bf3e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800bef8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800befc:	d115      	bne.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800befe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf02:	3308      	adds	r3, #8
 800bf04:	2100      	movs	r1, #0
 800bf06:	4618      	mov	r0, r3
 800bf08:	f000 fb14 	bl	800c534 <RCCEx_PLL2_Config>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bf12:	e015      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bf14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf18:	3328      	adds	r3, #40	@ 0x28
 800bf1a:	2102      	movs	r1, #2
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f000 fbbb 	bl	800c698 <RCCEx_PLL3_Config>
 800bf22:	4603      	mov	r3, r0
 800bf24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bf28:	e00a      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bf30:	e006      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800bf32:	bf00      	nop
 800bf34:	e004      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800bf36:	bf00      	nop
 800bf38:	e002      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800bf3a:	bf00      	nop
 800bf3c:	e000      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800bf3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d10b      	bne.n	800bf60 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bf48:	4ba0      	ldr	r3, [pc, #640]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800bf4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf4c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800bf50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf58:	4a9c      	ldr	r2, [pc, #624]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800bf5a:	430b      	orrs	r3, r1
 800bf5c:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf5e:	e003      	b.n	800bf68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bf64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800bf68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf70:	f002 0308 	and.w	r3, r2, #8
 800bf74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bf78:	2300      	movs	r3, #0
 800bf7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bf7e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800bf82:	460b      	mov	r3, r1
 800bf84:	4313      	orrs	r3, r2
 800bf86:	d01e      	beq.n	800bfc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800bf88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf94:	d10c      	bne.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bf96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf9a:	3328      	adds	r3, #40	@ 0x28
 800bf9c:	2102      	movs	r1, #2
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f000 fb7a 	bl	800c698 <RCCEx_PLL3_Config>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d002      	beq.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800bfb0:	4b86      	ldr	r3, [pc, #536]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800bfb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfb4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bfb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bfbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfc0:	4a82      	ldr	r2, [pc, #520]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800bfc2:	430b      	orrs	r3, r1
 800bfc4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bfc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfce:	f002 0310 	and.w	r3, r2, #16
 800bfd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bfdc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	d01e      	beq.n	800c024 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bfe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bfea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bfee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bff2:	d10c      	bne.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bff8:	3328      	adds	r3, #40	@ 0x28
 800bffa:	2102      	movs	r1, #2
 800bffc:	4618      	mov	r0, r3
 800bffe:	f000 fb4b 	bl	800c698 <RCCEx_PLL3_Config>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c00e:	4b6f      	ldr	r3, [pc, #444]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c012:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c01a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c01e:	4a6b      	ldr	r2, [pc, #428]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c020:	430b      	orrs	r3, r1
 800c022:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c030:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c032:	2300      	movs	r3, #0
 800c034:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c036:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c03a:	460b      	mov	r3, r1
 800c03c:	4313      	orrs	r3, r2
 800c03e:	d03e      	beq.n	800c0be <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c044:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c04c:	d022      	beq.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c04e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c052:	d81b      	bhi.n	800c08c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c054:	2b00      	cmp	r3, #0
 800c056:	d003      	beq.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c05c:	d00b      	beq.n	800c076 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c05e:	e015      	b.n	800c08c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c064:	3308      	adds	r3, #8
 800c066:	2100      	movs	r1, #0
 800c068:	4618      	mov	r0, r3
 800c06a:	f000 fa63 	bl	800c534 <RCCEx_PLL2_Config>
 800c06e:	4603      	mov	r3, r0
 800c070:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c074:	e00f      	b.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c07a:	3328      	adds	r3, #40	@ 0x28
 800c07c:	2102      	movs	r1, #2
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 fb0a 	bl	800c698 <RCCEx_PLL3_Config>
 800c084:	4603      	mov	r3, r0
 800c086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c08a:	e004      	b.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c08c:	2301      	movs	r3, #1
 800c08e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c092:	e000      	b.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c094:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c096:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d10b      	bne.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c09e:	4b4b      	ldr	r3, [pc, #300]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c0a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c0a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c0ae:	4a47      	ldr	r2, [pc, #284]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c0b0:	430b      	orrs	r3, r1
 800c0b2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0b4:	e003      	b.n	800c0be <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c0ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c0ca:	673b      	str	r3, [r7, #112]	@ 0x70
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	677b      	str	r3, [r7, #116]	@ 0x74
 800c0d0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	d03b      	beq.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c0da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c0e6:	d01f      	beq.n	800c128 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c0e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c0ec:	d818      	bhi.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c0ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c0f2:	d003      	beq.n	800c0fc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c0f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c0f8:	d007      	beq.n	800c10a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c0fa:	e011      	b.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0fc:	4b33      	ldr	r3, [pc, #204]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c100:	4a32      	ldr	r2, [pc, #200]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c102:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c106:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c108:	e00f      	b.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c10a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c10e:	3328      	adds	r3, #40	@ 0x28
 800c110:	2101      	movs	r1, #1
 800c112:	4618      	mov	r0, r3
 800c114:	f000 fac0 	bl	800c698 <RCCEx_PLL3_Config>
 800c118:	4603      	mov	r3, r0
 800c11a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c11e:	e004      	b.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c120:	2301      	movs	r3, #1
 800c122:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c126:	e000      	b.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c12a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d10b      	bne.n	800c14a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c132:	4b26      	ldr	r3, [pc, #152]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c136:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c13a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c13e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c142:	4a22      	ldr	r2, [pc, #136]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c144:	430b      	orrs	r3, r1
 800c146:	6553      	str	r3, [r2, #84]	@ 0x54
 800c148:	e003      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c14a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c14e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c15e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c160:	2300      	movs	r3, #0
 800c162:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c164:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c168:	460b      	mov	r3, r1
 800c16a:	4313      	orrs	r3, r2
 800c16c:	d034      	beq.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c174:	2b00      	cmp	r3, #0
 800c176:	d003      	beq.n	800c180 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c17c:	d007      	beq.n	800c18e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c17e:	e011      	b.n	800c1a4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c180:	4b12      	ldr	r3, [pc, #72]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c184:	4a11      	ldr	r2, [pc, #68]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c18a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c18c:	e00e      	b.n	800c1ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c18e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c192:	3308      	adds	r3, #8
 800c194:	2102      	movs	r1, #2
 800c196:	4618      	mov	r0, r3
 800c198:	f000 f9cc 	bl	800c534 <RCCEx_PLL2_Config>
 800c19c:	4603      	mov	r3, r0
 800c19e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c1a2:	e003      	b.n	800c1ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c1aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d10d      	bne.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c1b4:	4b05      	ldr	r3, [pc, #20]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c1b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1c2:	4a02      	ldr	r2, [pc, #8]	@ (800c1cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c1c4:	430b      	orrs	r3, r1
 800c1c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c1c8:	e006      	b.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c1ca:	bf00      	nop
 800c1cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c1d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c1d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c1e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800c1ea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	d00c      	beq.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c1f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1f8:	3328      	adds	r3, #40	@ 0x28
 800c1fa:	2102      	movs	r1, #2
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f000 fa4b 	bl	800c698 <RCCEx_PLL3_Config>
 800c202:	4603      	mov	r3, r0
 800c204:	2b00      	cmp	r3, #0
 800c206:	d002      	beq.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c208:	2301      	movs	r3, #1
 800c20a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c216:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c21a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c21c:	2300      	movs	r3, #0
 800c21e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c220:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c224:	460b      	mov	r3, r1
 800c226:	4313      	orrs	r3, r2
 800c228:	d036      	beq.n	800c298 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c22e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c230:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c234:	d018      	beq.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c236:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c23a:	d811      	bhi.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c23c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c240:	d014      	beq.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c242:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c246:	d80b      	bhi.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d011      	beq.n	800c270 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c24c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c250:	d106      	bne.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c252:	4bb7      	ldr	r3, [pc, #732]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c256:	4ab6      	ldr	r2, [pc, #728]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c25c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c25e:	e008      	b.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c260:	2301      	movs	r3, #1
 800c262:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c266:	e004      	b.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c268:	bf00      	nop
 800c26a:	e002      	b.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c26c:	bf00      	nop
 800c26e:	e000      	b.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c270:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c272:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c276:	2b00      	cmp	r3, #0
 800c278:	d10a      	bne.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c27a:	4bad      	ldr	r3, [pc, #692]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c27c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c27e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c286:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c288:	4aa9      	ldr	r2, [pc, #676]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c28a:	430b      	orrs	r3, r1
 800c28c:	6553      	str	r3, [r2, #84]	@ 0x54
 800c28e:	e003      	b.n	800c298 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c290:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c294:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c2a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	d009      	beq.n	800c2c8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c2b4:	4b9e      	ldr	r3, [pc, #632]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c2b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2c2:	4a9b      	ldr	r2, [pc, #620]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c2c4:	430b      	orrs	r3, r1
 800c2c6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c2c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c2d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2da:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c2de:	460b      	mov	r3, r1
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	d009      	beq.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c2e4:	4b92      	ldr	r3, [pc, #584]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c2e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2e8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c2ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c2f2:	4a8f      	ldr	r2, [pc, #572]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c2f4:	430b      	orrs	r3, r1
 800c2f6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c2f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c300:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c304:	643b      	str	r3, [r7, #64]	@ 0x40
 800c306:	2300      	movs	r3, #0
 800c308:	647b      	str	r3, [r7, #68]	@ 0x44
 800c30a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c30e:	460b      	mov	r3, r1
 800c310:	4313      	orrs	r3, r2
 800c312:	d00e      	beq.n	800c332 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c314:	4b86      	ldr	r3, [pc, #536]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c316:	691b      	ldr	r3, [r3, #16]
 800c318:	4a85      	ldr	r2, [pc, #532]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c31a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c31e:	6113      	str	r3, [r2, #16]
 800c320:	4b83      	ldr	r3, [pc, #524]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c322:	6919      	ldr	r1, [r3, #16]
 800c324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c328:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c32c:	4a80      	ldr	r2, [pc, #512]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c32e:	430b      	orrs	r3, r1
 800c330:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c33e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c340:	2300      	movs	r3, #0
 800c342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c344:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c348:	460b      	mov	r3, r1
 800c34a:	4313      	orrs	r3, r2
 800c34c:	d009      	beq.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c34e:	4b78      	ldr	r3, [pc, #480]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c352:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c35c:	4a74      	ldr	r2, [pc, #464]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c35e:	430b      	orrs	r3, r1
 800c360:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c36e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c370:	2300      	movs	r3, #0
 800c372:	637b      	str	r3, [r7, #52]	@ 0x34
 800c374:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c378:	460b      	mov	r3, r1
 800c37a:	4313      	orrs	r3, r2
 800c37c:	d00a      	beq.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c37e:	4b6c      	ldr	r3, [pc, #432]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c382:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c38e:	4a68      	ldr	r2, [pc, #416]	@ (800c530 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c390:	430b      	orrs	r3, r1
 800c392:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39c:	2100      	movs	r1, #0
 800c39e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c3a0:	f003 0301 	and.w	r3, r3, #1
 800c3a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3a6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c3aa:	460b      	mov	r3, r1
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	d011      	beq.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c3b4:	3308      	adds	r3, #8
 800c3b6:	2100      	movs	r1, #0
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f000 f8bb 	bl	800c534 <RCCEx_PLL2_Config>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c3c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d003      	beq.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c3d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3dc:	2100      	movs	r1, #0
 800c3de:	6239      	str	r1, [r7, #32]
 800c3e0:	f003 0302 	and.w	r3, r3, #2
 800c3e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3e6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	d011      	beq.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c3f4:	3308      	adds	r3, #8
 800c3f6:	2101      	movs	r1, #1
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f000 f89b 	bl	800c534 <RCCEx_PLL2_Config>
 800c3fe:	4603      	mov	r3, r0
 800c400:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c404:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d003      	beq.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c40c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c410:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41c:	2100      	movs	r1, #0
 800c41e:	61b9      	str	r1, [r7, #24]
 800c420:	f003 0304 	and.w	r3, r3, #4
 800c424:	61fb      	str	r3, [r7, #28]
 800c426:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c42a:	460b      	mov	r3, r1
 800c42c:	4313      	orrs	r3, r2
 800c42e:	d011      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c430:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c434:	3308      	adds	r3, #8
 800c436:	2102      	movs	r1, #2
 800c438:	4618      	mov	r0, r3
 800c43a:	f000 f87b 	bl	800c534 <RCCEx_PLL2_Config>
 800c43e:	4603      	mov	r3, r0
 800c440:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c444:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d003      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c44c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c450:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45c:	2100      	movs	r1, #0
 800c45e:	6139      	str	r1, [r7, #16]
 800c460:	f003 0308 	and.w	r3, r3, #8
 800c464:	617b      	str	r3, [r7, #20]
 800c466:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c46a:	460b      	mov	r3, r1
 800c46c:	4313      	orrs	r3, r2
 800c46e:	d011      	beq.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c474:	3328      	adds	r3, #40	@ 0x28
 800c476:	2100      	movs	r1, #0
 800c478:	4618      	mov	r0, r3
 800c47a:	f000 f90d 	bl	800c698 <RCCEx_PLL3_Config>
 800c47e:	4603      	mov	r3, r0
 800c480:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800c484:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d003      	beq.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c48c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c490:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	2100      	movs	r1, #0
 800c49e:	60b9      	str	r1, [r7, #8]
 800c4a0:	f003 0310 	and.w	r3, r3, #16
 800c4a4:	60fb      	str	r3, [r7, #12]
 800c4a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4313      	orrs	r3, r2
 800c4ae:	d011      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c4b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4b4:	3328      	adds	r3, #40	@ 0x28
 800c4b6:	2101      	movs	r1, #1
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f000 f8ed 	bl	800c698 <RCCEx_PLL3_Config>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c4c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d003      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c4d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c4d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4dc:	2100      	movs	r1, #0
 800c4de:	6039      	str	r1, [r7, #0]
 800c4e0:	f003 0320 	and.w	r3, r3, #32
 800c4e4:	607b      	str	r3, [r7, #4]
 800c4e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c4ea:	460b      	mov	r3, r1
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	d011      	beq.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c4f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4f4:	3328      	adds	r3, #40	@ 0x28
 800c4f6:	2102      	movs	r1, #2
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f000 f8cd 	bl	800c698 <RCCEx_PLL3_Config>
 800c4fe:	4603      	mov	r3, r0
 800c500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d003      	beq.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c50c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c510:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800c514:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d101      	bne.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800c51c:	2300      	movs	r3, #0
 800c51e:	e000      	b.n	800c522 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800c520:	2301      	movs	r3, #1
}
 800c522:	4618      	mov	r0, r3
 800c524:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800c528:	46bd      	mov	sp, r7
 800c52a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c52e:	bf00      	nop
 800c530:	58024400 	.word	0x58024400

0800c534 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b084      	sub	sp, #16
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
 800c53c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c53e:	2300      	movs	r3, #0
 800c540:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c542:	4b53      	ldr	r3, [pc, #332]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c546:	f003 0303 	and.w	r3, r3, #3
 800c54a:	2b03      	cmp	r3, #3
 800c54c:	d101      	bne.n	800c552 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c54e:	2301      	movs	r3, #1
 800c550:	e099      	b.n	800c686 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c552:	4b4f      	ldr	r3, [pc, #316]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a4e      	ldr	r2, [pc, #312]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c558:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c55c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c55e:	f7f9 f817 	bl	8005590 <HAL_GetTick>
 800c562:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c564:	e008      	b.n	800c578 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c566:	f7f9 f813 	bl	8005590 <HAL_GetTick>
 800c56a:	4602      	mov	r2, r0
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	1ad3      	subs	r3, r2, r3
 800c570:	2b02      	cmp	r3, #2
 800c572:	d901      	bls.n	800c578 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c574:	2303      	movs	r3, #3
 800c576:	e086      	b.n	800c686 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c578:	4b45      	ldr	r3, [pc, #276]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1f0      	bne.n	800c566 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c584:	4b42      	ldr	r3, [pc, #264]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c588:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	031b      	lsls	r3, r3, #12
 800c592:	493f      	ldr	r1, [pc, #252]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c594:	4313      	orrs	r3, r2
 800c596:	628b      	str	r3, [r1, #40]	@ 0x28
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	685b      	ldr	r3, [r3, #4]
 800c59c:	3b01      	subs	r3, #1
 800c59e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	025b      	lsls	r3, r3, #9
 800c5aa:	b29b      	uxth	r3, r3
 800c5ac:	431a      	orrs	r2, r3
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	68db      	ldr	r3, [r3, #12]
 800c5b2:	3b01      	subs	r3, #1
 800c5b4:	041b      	lsls	r3, r3, #16
 800c5b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c5ba:	431a      	orrs	r2, r3
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	691b      	ldr	r3, [r3, #16]
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	061b      	lsls	r3, r3, #24
 800c5c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c5c8:	4931      	ldr	r1, [pc, #196]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c5ce:	4b30      	ldr	r3, [pc, #192]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	695b      	ldr	r3, [r3, #20]
 800c5da:	492d      	ldr	r1, [pc, #180]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c5e0:	4b2b      	ldr	r3, [pc, #172]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5e4:	f023 0220 	bic.w	r2, r3, #32
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	699b      	ldr	r3, [r3, #24]
 800c5ec:	4928      	ldr	r1, [pc, #160]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5ee:	4313      	orrs	r3, r2
 800c5f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c5f2:	4b27      	ldr	r3, [pc, #156]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5f6:	4a26      	ldr	r2, [pc, #152]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c5f8:	f023 0310 	bic.w	r3, r3, #16
 800c5fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c5fe:	4b24      	ldr	r3, [pc, #144]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c600:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c602:	4b24      	ldr	r3, [pc, #144]	@ (800c694 <RCCEx_PLL2_Config+0x160>)
 800c604:	4013      	ands	r3, r2
 800c606:	687a      	ldr	r2, [r7, #4]
 800c608:	69d2      	ldr	r2, [r2, #28]
 800c60a:	00d2      	lsls	r2, r2, #3
 800c60c:	4920      	ldr	r1, [pc, #128]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c60e:	4313      	orrs	r3, r2
 800c610:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c612:	4b1f      	ldr	r3, [pc, #124]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c616:	4a1e      	ldr	r2, [pc, #120]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c618:	f043 0310 	orr.w	r3, r3, #16
 800c61c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d106      	bne.n	800c632 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c624:	4b1a      	ldr	r3, [pc, #104]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c628:	4a19      	ldr	r2, [pc, #100]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c62a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c62e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c630:	e00f      	b.n	800c652 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	2b01      	cmp	r3, #1
 800c636:	d106      	bne.n	800c646 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c638:	4b15      	ldr	r3, [pc, #84]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c63a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c63c:	4a14      	ldr	r2, [pc, #80]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c63e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c642:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c644:	e005      	b.n	800c652 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c646:	4b12      	ldr	r3, [pc, #72]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c64a:	4a11      	ldr	r2, [pc, #68]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c64c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c650:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c652:	4b0f      	ldr	r3, [pc, #60]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4a0e      	ldr	r2, [pc, #56]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c658:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c65c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c65e:	f7f8 ff97 	bl	8005590 <HAL_GetTick>
 800c662:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c664:	e008      	b.n	800c678 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c666:	f7f8 ff93 	bl	8005590 <HAL_GetTick>
 800c66a:	4602      	mov	r2, r0
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	1ad3      	subs	r3, r2, r3
 800c670:	2b02      	cmp	r3, #2
 800c672:	d901      	bls.n	800c678 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c674:	2303      	movs	r3, #3
 800c676:	e006      	b.n	800c686 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c678:	4b05      	ldr	r3, [pc, #20]	@ (800c690 <RCCEx_PLL2_Config+0x15c>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c680:	2b00      	cmp	r3, #0
 800c682:	d0f0      	beq.n	800c666 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c684:	7bfb      	ldrb	r3, [r7, #15]
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	bf00      	nop
 800c690:	58024400 	.word	0x58024400
 800c694:	ffff0007 	.word	0xffff0007

0800c698 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c6a6:	4b53      	ldr	r3, [pc, #332]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6aa:	f003 0303 	and.w	r3, r3, #3
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	d101      	bne.n	800c6b6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	e099      	b.n	800c7ea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c6b6:	4b4f      	ldr	r3, [pc, #316]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4a4e      	ldr	r2, [pc, #312]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c6c2:	f7f8 ff65 	bl	8005590 <HAL_GetTick>
 800c6c6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c6c8:	e008      	b.n	800c6dc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c6ca:	f7f8 ff61 	bl	8005590 <HAL_GetTick>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	1ad3      	subs	r3, r2, r3
 800c6d4:	2b02      	cmp	r3, #2
 800c6d6:	d901      	bls.n	800c6dc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c6d8:	2303      	movs	r3, #3
 800c6da:	e086      	b.n	800c7ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c6dc:	4b45      	ldr	r3, [pc, #276]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d1f0      	bne.n	800c6ca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c6e8:	4b42      	ldr	r3, [pc, #264]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6ec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	051b      	lsls	r3, r3, #20
 800c6f6:	493f      	ldr	r1, [pc, #252]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	628b      	str	r3, [r1, #40]	@ 0x28
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	3b01      	subs	r3, #1
 800c702:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	689b      	ldr	r3, [r3, #8]
 800c70a:	3b01      	subs	r3, #1
 800c70c:	025b      	lsls	r3, r3, #9
 800c70e:	b29b      	uxth	r3, r3
 800c710:	431a      	orrs	r2, r3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	3b01      	subs	r3, #1
 800c718:	041b      	lsls	r3, r3, #16
 800c71a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c71e:	431a      	orrs	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	691b      	ldr	r3, [r3, #16]
 800c724:	3b01      	subs	r3, #1
 800c726:	061b      	lsls	r3, r3, #24
 800c728:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c72c:	4931      	ldr	r1, [pc, #196]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c72e:	4313      	orrs	r3, r2
 800c730:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c732:	4b30      	ldr	r3, [pc, #192]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c736:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	695b      	ldr	r3, [r3, #20]
 800c73e:	492d      	ldr	r1, [pc, #180]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c740:	4313      	orrs	r3, r2
 800c742:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c744:	4b2b      	ldr	r3, [pc, #172]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c748:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	699b      	ldr	r3, [r3, #24]
 800c750:	4928      	ldr	r1, [pc, #160]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c752:	4313      	orrs	r3, r2
 800c754:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c756:	4b27      	ldr	r3, [pc, #156]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c75a:	4a26      	ldr	r2, [pc, #152]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c75c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c760:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c762:	4b24      	ldr	r3, [pc, #144]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c764:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c766:	4b24      	ldr	r3, [pc, #144]	@ (800c7f8 <RCCEx_PLL3_Config+0x160>)
 800c768:	4013      	ands	r3, r2
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	69d2      	ldr	r2, [r2, #28]
 800c76e:	00d2      	lsls	r2, r2, #3
 800c770:	4920      	ldr	r1, [pc, #128]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c772:	4313      	orrs	r3, r2
 800c774:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c776:	4b1f      	ldr	r3, [pc, #124]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c77a:	4a1e      	ldr	r2, [pc, #120]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c77c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c780:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d106      	bne.n	800c796 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c788:	4b1a      	ldr	r3, [pc, #104]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c78a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c78c:	4a19      	ldr	r2, [pc, #100]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c78e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c792:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c794:	e00f      	b.n	800c7b6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d106      	bne.n	800c7aa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c79c:	4b15      	ldr	r3, [pc, #84]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c79e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7a0:	4a14      	ldr	r2, [pc, #80]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c7a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c7a8:	e005      	b.n	800c7b6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c7aa:	4b12      	ldr	r3, [pc, #72]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7ae:	4a11      	ldr	r2, [pc, #68]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c7b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c7b6:	4b0f      	ldr	r3, [pc, #60]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a0e      	ldr	r2, [pc, #56]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c7c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7c2:	f7f8 fee5 	bl	8005590 <HAL_GetTick>
 800c7c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c7c8:	e008      	b.n	800c7dc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c7ca:	f7f8 fee1 	bl	8005590 <HAL_GetTick>
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	1ad3      	subs	r3, r2, r3
 800c7d4:	2b02      	cmp	r3, #2
 800c7d6:	d901      	bls.n	800c7dc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c7d8:	2303      	movs	r3, #3
 800c7da:	e006      	b.n	800c7ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c7dc:	4b05      	ldr	r3, [pc, #20]	@ (800c7f4 <RCCEx_PLL3_Config+0x15c>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d0f0      	beq.n	800c7ca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3710      	adds	r7, #16
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}
 800c7f2:	bf00      	nop
 800c7f4:	58024400 	.word	0x58024400
 800c7f8:	ffff0007 	.word	0xffff0007

0800c7fc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b084      	sub	sp, #16
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c804:	2301      	movs	r3, #1
 800c806:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d071      	beq.n	800c8f2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c814:	b2db      	uxtb	r3, r3
 800c816:	2b00      	cmp	r3, #0
 800c818:	d106      	bne.n	800c828 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f7f8 fb18 	bl	8004e58 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2202      	movs	r2, #2
 800c82c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	68db      	ldr	r3, [r3, #12]
 800c836:	f003 0310 	and.w	r3, r3, #16
 800c83a:	2b10      	cmp	r3, #16
 800c83c:	d050      	beq.n	800c8e0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	22ca      	movs	r2, #202	@ 0xca
 800c844:	625a      	str	r2, [r3, #36]	@ 0x24
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2253      	movs	r2, #83	@ 0x53
 800c84c:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f000 f9a0 	bl	800cb94 <RTC_EnterInitMode>
 800c854:	4603      	mov	r3, r0
 800c856:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c858:	7bfb      	ldrb	r3, [r7, #15]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d124      	bne.n	800c8a8 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	6899      	ldr	r1, [r3, #8]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681a      	ldr	r2, [r3, #0]
 800c868:	4b24      	ldr	r3, [pc, #144]	@ (800c8fc <HAL_RTC_Init+0x100>)
 800c86a:	400b      	ands	r3, r1
 800c86c:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	6899      	ldr	r1, [r3, #8]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	685a      	ldr	r2, [r3, #4]
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	691b      	ldr	r3, [r3, #16]
 800c87c:	431a      	orrs	r2, r3
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	699b      	ldr	r3, [r3, #24]
 800c882:	431a      	orrs	r2, r3
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	430a      	orrs	r2, r1
 800c88a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	689b      	ldr	r3, [r3, #8]
 800c890:	0419      	lsls	r1, r3, #16
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	68da      	ldr	r2, [r3, #12]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	430a      	orrs	r2, r1
 800c89c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f000 f9ac 	bl	800cbfc <RTC_ExitInitMode>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d113      	bne.n	800c8d6 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f022 0203 	bic.w	r2, r2, #3
 800c8bc:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	69da      	ldr	r2, [r3, #28]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	695b      	ldr	r3, [r3, #20]
 800c8cc:	431a      	orrs	r2, r3
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	430a      	orrs	r2, r1
 800c8d4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	22ff      	movs	r2, #255	@ 0xff
 800c8dc:	625a      	str	r2, [r3, #36]	@ 0x24
 800c8de:	e001      	b.n	800c8e4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c8e4:	7bfb      	ldrb	r3, [r7, #15]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d103      	bne.n	800c8f2 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 800c8f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}
 800c8fc:	ff8fffbf 	.word	0xff8fffbf

0800c900 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c900:	b590      	push	{r4, r7, lr}
 800c902:	b087      	sub	sp, #28
 800c904:	af00      	add	r7, sp, #0
 800c906:	60f8      	str	r0, [r7, #12]
 800c908:	60b9      	str	r1, [r7, #8]
 800c90a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c912:	2b01      	cmp	r3, #1
 800c914:	d101      	bne.n	800c91a <HAL_RTC_SetTime+0x1a>
 800c916:	2302      	movs	r3, #2
 800c918:	e089      	b.n	800ca2e <HAL_RTC_SetTime+0x12e>
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2201      	movs	r2, #1
 800c91e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	2202      	movs	r2, #2
 800c926:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	22ca      	movs	r2, #202	@ 0xca
 800c930:	625a      	str	r2, [r3, #36]	@ 0x24
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	2253      	movs	r2, #83	@ 0x53
 800c938:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c93a:	68f8      	ldr	r0, [r7, #12]
 800c93c:	f000 f92a 	bl	800cb94 <RTC_EnterInitMode>
 800c940:	4603      	mov	r3, r0
 800c942:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c944:	7cfb      	ldrb	r3, [r7, #19]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d161      	bne.n	800ca0e <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d126      	bne.n	800c99e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d102      	bne.n	800c964 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	2200      	movs	r2, #0
 800c962:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	4618      	mov	r0, r3
 800c96a:	f000 f985 	bl	800cc78 <RTC_ByteToBcd2>
 800c96e:	4603      	mov	r3, r0
 800c970:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	785b      	ldrb	r3, [r3, #1]
 800c976:	4618      	mov	r0, r3
 800c978:	f000 f97e 	bl	800cc78 <RTC_ByteToBcd2>
 800c97c:	4603      	mov	r3, r0
 800c97e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c980:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	789b      	ldrb	r3, [r3, #2]
 800c986:	4618      	mov	r0, r3
 800c988:	f000 f976 	bl	800cc78 <RTC_ByteToBcd2>
 800c98c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c98e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	78db      	ldrb	r3, [r3, #3]
 800c996:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c998:	4313      	orrs	r3, r2
 800c99a:	617b      	str	r3, [r7, #20]
 800c99c:	e018      	b.n	800c9d0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	689b      	ldr	r3, [r3, #8]
 800c9a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d102      	bne.n	800c9b2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	785b      	ldrb	r3, [r3, #1]
 800c9bc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c9be:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c9c4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	78db      	ldrb	r3, [r3, #3]
 800c9ca:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681a      	ldr	r2, [r3, #0]
 800c9d4:	6979      	ldr	r1, [r7, #20]
 800c9d6:	4b18      	ldr	r3, [pc, #96]	@ (800ca38 <HAL_RTC_SetTime+0x138>)
 800c9d8:	400b      	ands	r3, r1
 800c9da:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	689a      	ldr	r2, [r3, #8]
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c9ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	6899      	ldr	r1, [r3, #8]
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	68da      	ldr	r2, [r3, #12]
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	691b      	ldr	r3, [r3, #16]
 800c9fa:	431a      	orrs	r2, r3
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	430a      	orrs	r2, r1
 800ca02:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ca04:	68f8      	ldr	r0, [r7, #12]
 800ca06:	f000 f8f9 	bl	800cbfc <RTC_ExitInitMode>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	22ff      	movs	r2, #255	@ 0xff
 800ca14:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800ca16:	7cfb      	ldrb	r3, [r7, #19]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d103      	bne.n	800ca24 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	2200      	movs	r2, #0
 800ca28:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800ca2c:	7cfb      	ldrb	r3, [r7, #19]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	371c      	adds	r7, #28
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd90      	pop	{r4, r7, pc}
 800ca36:	bf00      	nop
 800ca38:	007f7f7f 	.word	0x007f7f7f

0800ca3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ca3c:	b590      	push	{r4, r7, lr}
 800ca3e:	b087      	sub	sp, #28
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca4e:	2b01      	cmp	r3, #1
 800ca50:	d101      	bne.n	800ca56 <HAL_RTC_SetDate+0x1a>
 800ca52:	2302      	movs	r3, #2
 800ca54:	e073      	b.n	800cb3e <HAL_RTC_SetDate+0x102>
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2201      	movs	r2, #1
 800ca5a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2202      	movs	r2, #2
 800ca62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d10e      	bne.n	800ca8a <HAL_RTC_SetDate+0x4e>
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	785b      	ldrb	r3, [r3, #1]
 800ca70:	f003 0310 	and.w	r3, r3, #16
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d008      	beq.n	800ca8a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	785b      	ldrb	r3, [r3, #1]
 800ca7c:	f023 0310 	bic.w	r3, r3, #16
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	330a      	adds	r3, #10
 800ca84:	b2da      	uxtb	r2, r3
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d11c      	bne.n	800caca <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	78db      	ldrb	r3, [r3, #3]
 800ca94:	4618      	mov	r0, r3
 800ca96:	f000 f8ef 	bl	800cc78 <RTC_ByteToBcd2>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	785b      	ldrb	r3, [r3, #1]
 800caa2:	4618      	mov	r0, r3
 800caa4:	f000 f8e8 	bl	800cc78 <RTC_ByteToBcd2>
 800caa8:	4603      	mov	r3, r0
 800caaa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800caac:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	789b      	ldrb	r3, [r3, #2]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f000 f8e0 	bl	800cc78 <RTC_ByteToBcd2>
 800cab8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800caba:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cac4:	4313      	orrs	r3, r2
 800cac6:	617b      	str	r3, [r7, #20]
 800cac8:	e00e      	b.n	800cae8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	78db      	ldrb	r3, [r3, #3]
 800cace:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	785b      	ldrb	r3, [r3, #1]
 800cad4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cad6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cadc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cae4:	4313      	orrs	r3, r2
 800cae6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	22ca      	movs	r2, #202	@ 0xca
 800caee:	625a      	str	r2, [r3, #36]	@ 0x24
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	2253      	movs	r2, #83	@ 0x53
 800caf6:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800caf8:	68f8      	ldr	r0, [r7, #12]
 800cafa:	f000 f84b 	bl	800cb94 <RTC_EnterInitMode>
 800cafe:	4603      	mov	r3, r0
 800cb00:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800cb02:	7cfb      	ldrb	r3, [r7, #19]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10a      	bne.n	800cb1e <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681a      	ldr	r2, [r3, #0]
 800cb0c:	6979      	ldr	r1, [r7, #20]
 800cb0e:	4b0e      	ldr	r3, [pc, #56]	@ (800cb48 <HAL_RTC_SetDate+0x10c>)
 800cb10:	400b      	ands	r3, r1
 800cb12:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cb14:	68f8      	ldr	r0, [r7, #12]
 800cb16:	f000 f871 	bl	800cbfc <RTC_ExitInitMode>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	22ff      	movs	r2, #255	@ 0xff
 800cb24:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800cb26:	7cfb      	ldrb	r3, [r7, #19]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d103      	bne.n	800cb34 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2200      	movs	r2, #0
 800cb38:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800cb3c:	7cfb      	ldrb	r3, [r7, #19]


}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	371c      	adds	r7, #28
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd90      	pop	{r4, r7, pc}
 800cb46:	bf00      	nop
 800cb48:	00ffff3f 	.word	0x00ffff3f

0800cb4c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b084      	sub	sp, #16
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a0d      	ldr	r2, [pc, #52]	@ (800cb90 <HAL_RTC_WaitForSynchro+0x44>)
 800cb5a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800cb5c:	f7f8 fd18 	bl	8005590 <HAL_GetTick>
 800cb60:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cb62:	e009      	b.n	800cb78 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb64:	f7f8 fd14 	bl	8005590 <HAL_GetTick>
 800cb68:	4602      	mov	r2, r0
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	1ad3      	subs	r3, r2, r3
 800cb6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb72:	d901      	bls.n	800cb78 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800cb74:	2303      	movs	r3, #3
 800cb76:	e007      	b.n	800cb88 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	68db      	ldr	r3, [r3, #12]
 800cb7e:	f003 0320 	and.w	r3, r3, #32
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d0ee      	beq.n	800cb64 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}
 800cb90:	0003ff5f 	.word	0x0003ff5f

0800cb94 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b084      	sub	sp, #16
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d120      	bne.n	800cbf0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f04f 32ff 	mov.w	r2, #4294967295
 800cbb6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800cbb8:	f7f8 fcea 	bl	8005590 <HAL_GetTick>
 800cbbc:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cbbe:	e00d      	b.n	800cbdc <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800cbc0:	f7f8 fce6 	bl	8005590 <HAL_GetTick>
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	1ad3      	subs	r3, r2, r3
 800cbca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cbce:	d905      	bls.n	800cbdc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800cbd0:	2303      	movs	r3, #3
 800cbd2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2203      	movs	r2, #3
 800cbd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d102      	bne.n	800cbf0 <RTC_EnterInitMode+0x5c>
 800cbea:	7bfb      	ldrb	r3, [r7, #15]
 800cbec:	2b03      	cmp	r3, #3
 800cbee:	d1e7      	bne.n	800cbc0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800cbf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3710      	adds	r7, #16
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
	...

0800cbfc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b084      	sub	sp, #16
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc04:	2300      	movs	r3, #0
 800cc06:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 800cc08:	4b1a      	ldr	r3, [pc, #104]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	4a19      	ldr	r2, [pc, #100]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc12:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800cc14:	4b17      	ldr	r3, [pc, #92]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc16:	689b      	ldr	r3, [r3, #8]
 800cc18:	f003 0320 	and.w	r3, r3, #32
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d10c      	bne.n	800cc3a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cc20:	6878      	ldr	r0, [r7, #4]
 800cc22:	f7ff ff93 	bl	800cb4c <HAL_RTC_WaitForSynchro>
 800cc26:	4603      	mov	r3, r0
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d01e      	beq.n	800cc6a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2203      	movs	r2, #3
 800cc30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800cc34:	2303      	movs	r3, #3
 800cc36:	73fb      	strb	r3, [r7, #15]
 800cc38:	e017      	b.n	800cc6a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cc3a:	4b0e      	ldr	r3, [pc, #56]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	4a0d      	ldr	r2, [pc, #52]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc40:	f023 0320 	bic.w	r3, r3, #32
 800cc44:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f7ff ff80 	bl	800cb4c <HAL_RTC_WaitForSynchro>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d005      	beq.n	800cc5e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2203      	movs	r2, #3
 800cc56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800cc5a:	2303      	movs	r3, #3
 800cc5c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cc5e:	4b05      	ldr	r3, [pc, #20]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc60:	689b      	ldr	r3, [r3, #8]
 800cc62:	4a04      	ldr	r2, [pc, #16]	@ (800cc74 <RTC_ExitInitMode+0x78>)
 800cc64:	f043 0320 	orr.w	r3, r3, #32
 800cc68:	6093      	str	r3, [r2, #8]
  }

  return status;
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	3710      	adds	r7, #16
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}
 800cc74:	58004000 	.word	0x58004000

0800cc78 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	4603      	mov	r3, r0
 800cc80:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cc82:	2300      	movs	r3, #0
 800cc84:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800cc86:	79fb      	ldrb	r3, [r7, #7]
 800cc88:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800cc8a:	e005      	b.n	800cc98 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800cc92:	7afb      	ldrb	r3, [r7, #11]
 800cc94:	3b0a      	subs	r3, #10
 800cc96:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800cc98:	7afb      	ldrb	r3, [r7, #11]
 800cc9a:	2b09      	cmp	r3, #9
 800cc9c:	d8f6      	bhi.n	800cc8c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	011b      	lsls	r3, r3, #4
 800cca4:	b2da      	uxtb	r2, r3
 800cca6:	7afb      	ldrb	r3, [r7, #11]
 800cca8:	4313      	orrs	r3, r2
 800ccaa:	b2db      	uxtb	r3, r3
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	3714      	adds	r7, #20
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb6:	4770      	bx	lr

0800ccb8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b084      	sub	sp, #16
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d101      	bne.n	800ccca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	e10f      	b.n	800ceea <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2200      	movs	r2, #0
 800ccce:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	4a87      	ldr	r2, [pc, #540]	@ (800cef4 <HAL_SPI_Init+0x23c>)
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d00f      	beq.n	800ccfa <HAL_SPI_Init+0x42>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	4a86      	ldr	r2, [pc, #536]	@ (800cef8 <HAL_SPI_Init+0x240>)
 800cce0:	4293      	cmp	r3, r2
 800cce2:	d00a      	beq.n	800ccfa <HAL_SPI_Init+0x42>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	4a84      	ldr	r2, [pc, #528]	@ (800cefc <HAL_SPI_Init+0x244>)
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d005      	beq.n	800ccfa <HAL_SPI_Init+0x42>
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	68db      	ldr	r3, [r3, #12]
 800ccf2:	2b0f      	cmp	r3, #15
 800ccf4:	d901      	bls.n	800ccfa <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	e0f7      	b.n	800ceea <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f000 fd5a 	bl	800d7b4 <SPI_GetPacketSize>
 800cd00:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	4a7b      	ldr	r2, [pc, #492]	@ (800cef4 <HAL_SPI_Init+0x23c>)
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d00c      	beq.n	800cd26 <HAL_SPI_Init+0x6e>
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4a79      	ldr	r2, [pc, #484]	@ (800cef8 <HAL_SPI_Init+0x240>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d007      	beq.n	800cd26 <HAL_SPI_Init+0x6e>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	4a78      	ldr	r2, [pc, #480]	@ (800cefc <HAL_SPI_Init+0x244>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d002      	beq.n	800cd26 <HAL_SPI_Init+0x6e>
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	2b08      	cmp	r3, #8
 800cd24:	d811      	bhi.n	800cd4a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cd2a:	4a72      	ldr	r2, [pc, #456]	@ (800cef4 <HAL_SPI_Init+0x23c>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d009      	beq.n	800cd44 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	4a70      	ldr	r2, [pc, #448]	@ (800cef8 <HAL_SPI_Init+0x240>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d004      	beq.n	800cd44 <HAL_SPI_Init+0x8c>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	4a6f      	ldr	r2, [pc, #444]	@ (800cefc <HAL_SPI_Init+0x244>)
 800cd40:	4293      	cmp	r3, r2
 800cd42:	d104      	bne.n	800cd4e <HAL_SPI_Init+0x96>
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	2b10      	cmp	r3, #16
 800cd48:	d901      	bls.n	800cd4e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	e0cd      	b.n	800ceea <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cd54:	b2db      	uxtb	r3, r3
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d106      	bne.n	800cd68 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7f8 f902 	bl	8004f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2202      	movs	r2, #2
 800cd6c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	681a      	ldr	r2, [r3, #0]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f022 0201 	bic.w	r2, r2, #1
 800cd7e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	689b      	ldr	r3, [r3, #8]
 800cd86:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cd8a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	699b      	ldr	r3, [r3, #24]
 800cd90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd94:	d119      	bne.n	800cdca <HAL_SPI_Init+0x112>
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cd9e:	d103      	bne.n	800cda8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d008      	beq.n	800cdba <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d10c      	bne.n	800cdca <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cdb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdb8:	d107      	bne.n	800cdca <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	681a      	ldr	r2, [r3, #0]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cdc8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	685b      	ldr	r3, [r3, #4]
 800cdce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d00f      	beq.n	800cdf6 <HAL_SPI_Init+0x13e>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	68db      	ldr	r3, [r3, #12]
 800cdda:	2b06      	cmp	r3, #6
 800cddc:	d90b      	bls.n	800cdf6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	430a      	orrs	r2, r1
 800cdf2:	601a      	str	r2, [r3, #0]
 800cdf4:	e007      	b.n	800ce06 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	681a      	ldr	r2, [r3, #0]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ce04:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	69da      	ldr	r2, [r3, #28]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce0e:	431a      	orrs	r2, r3
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	431a      	orrs	r2, r3
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce18:	ea42 0103 	orr.w	r1, r2, r3
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	68da      	ldr	r2, [r3, #12]
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	430a      	orrs	r2, r1
 800ce26:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce30:	431a      	orrs	r2, r3
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce36:	431a      	orrs	r2, r3
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	699b      	ldr	r3, [r3, #24]
 800ce3c:	431a      	orrs	r2, r3
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	691b      	ldr	r3, [r3, #16]
 800ce42:	431a      	orrs	r2, r3
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	695b      	ldr	r3, [r3, #20]
 800ce48:	431a      	orrs	r2, r3
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	431a      	orrs	r2, r3
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	685b      	ldr	r3, [r3, #4]
 800ce54:	431a      	orrs	r2, r3
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce5a:	431a      	orrs	r2, r3
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	431a      	orrs	r2, r3
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce66:	ea42 0103 	orr.w	r1, r2, r3
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	430a      	orrs	r2, r1
 800ce74:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d113      	bne.n	800cea6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	689b      	ldr	r3, [r3, #8]
 800ce84:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ce90:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	689b      	ldr	r3, [r3, #8]
 800ce98:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cea4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	f022 0201 	bic.w	r2, r2, #1
 800ceb4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d00a      	beq.n	800ced8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	68db      	ldr	r3, [r3, #12]
 800cec8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	430a      	orrs	r2, r1
 800ced6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2200      	movs	r2, #0
 800cedc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2201      	movs	r2, #1
 800cee4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800cee8:	2300      	movs	r3, #0
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3710      	adds	r7, #16
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	40013000 	.word	0x40013000
 800cef8:	40003800 	.word	0x40003800
 800cefc:	40003c00 	.word	0x40003c00

0800cf00 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b08a      	sub	sp, #40	@ 0x28
 800cf04:	af02      	add	r7, sp, #8
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	603b      	str	r3, [r7, #0]
 800cf0c:	4613      	mov	r3, r2
 800cf0e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	3320      	adds	r3, #32
 800cf16:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800cf22:	2b01      	cmp	r3, #1
 800cf24:	d101      	bne.n	800cf2a <HAL_SPI_Transmit+0x2a>
 800cf26:	2302      	movs	r3, #2
 800cf28:	e1e1      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cf32:	f7f8 fb2d 	bl	8005590 <HAL_GetTick>
 800cf36:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d007      	beq.n	800cf54 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800cf44:	2302      	movs	r3, #2
 800cf46:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800cf50:	7efb      	ldrb	r3, [r7, #27]
 800cf52:	e1cc      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d002      	beq.n	800cf60 <HAL_SPI_Transmit+0x60>
 800cf5a:	88fb      	ldrh	r3, [r7, #6]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d107      	bne.n	800cf70 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800cf60:	2301      	movs	r3, #1
 800cf62:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2200      	movs	r2, #0
 800cf68:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800cf6c:	7efb      	ldrb	r3, [r7, #27]
 800cf6e:	e1be      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2203      	movs	r2, #3
 800cf74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	68ba      	ldr	r2, [r7, #8]
 800cf84:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	88fa      	ldrh	r2, [r7, #6]
 800cf8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	88fa      	ldrh	r2, [r7, #6]
 800cf92:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	689b      	ldr	r3, [r3, #8]
 800cfbc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800cfc0:	d108      	bne.n	800cfd4 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	681a      	ldr	r2, [r3, #0]
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cfd0:	601a      	str	r2, [r3, #0]
 800cfd2:	e009      	b.n	800cfe8 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800cfe6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	685a      	ldr	r2, [r3, #4]
 800cfee:	4b96      	ldr	r3, [pc, #600]	@ (800d248 <HAL_SPI_Transmit+0x348>)
 800cff0:	4013      	ands	r3, r2
 800cff2:	88f9      	ldrh	r1, [r7, #6]
 800cff4:	68fa      	ldr	r2, [r7, #12]
 800cff6:	6812      	ldr	r2, [r2, #0]
 800cff8:	430b      	orrs	r3, r1
 800cffa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f042 0201 	orr.w	r2, r2, #1
 800d00a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	685b      	ldr	r3, [r3, #4]
 800d010:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d014:	d107      	bne.n	800d026 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d024:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	68db      	ldr	r3, [r3, #12]
 800d02a:	2b0f      	cmp	r3, #15
 800d02c:	d947      	bls.n	800d0be <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d02e:	e03f      	b.n	800d0b0 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	695b      	ldr	r3, [r3, #20]
 800d036:	f003 0302 	and.w	r3, r3, #2
 800d03a:	2b02      	cmp	r3, #2
 800d03c:	d114      	bne.n	800d068 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	6812      	ldr	r2, [r2, #0]
 800d048:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d04e:	1d1a      	adds	r2, r3, #4
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d05a:	b29b      	uxth	r3, r3
 800d05c:	3b01      	subs	r3, #1
 800d05e:	b29a      	uxth	r2, r3
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d066:	e023      	b.n	800d0b0 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d068:	f7f8 fa92 	bl	8005590 <HAL_GetTick>
 800d06c:	4602      	mov	r2, r0
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	1ad3      	subs	r3, r2, r3
 800d072:	683a      	ldr	r2, [r7, #0]
 800d074:	429a      	cmp	r2, r3
 800d076:	d803      	bhi.n	800d080 <HAL_SPI_Transmit+0x180>
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d07e:	d102      	bne.n	800d086 <HAL_SPI_Transmit+0x186>
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d114      	bne.n	800d0b0 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d086:	68f8      	ldr	r0, [r7, #12]
 800d088:	f000 fac6 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	2200      	movs	r2, #0
 800d090:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d09a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d0ac:	2303      	movs	r3, #3
 800d0ae:	e11e      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d1b9      	bne.n	800d030 <HAL_SPI_Transmit+0x130>
 800d0bc:	e0f1      	b.n	800d2a2 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	2b07      	cmp	r3, #7
 800d0c4:	f240 80e6 	bls.w	800d294 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d0c8:	e05d      	b.n	800d186 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	695b      	ldr	r3, [r3, #20]
 800d0d0:	f003 0302 	and.w	r3, r3, #2
 800d0d4:	2b02      	cmp	r3, #2
 800d0d6:	d132      	bne.n	800d13e <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	2b01      	cmp	r3, #1
 800d0e2:	d918      	bls.n	800d116 <HAL_SPI_Transmit+0x216>
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d014      	beq.n	800d116 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	6812      	ldr	r2, [r2, #0]
 800d0f6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d0fc:	1d1a      	adds	r2, r3, #4
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d108:	b29b      	uxth	r3, r3
 800d10a:	3b02      	subs	r3, #2
 800d10c:	b29a      	uxth	r2, r3
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d114:	e037      	b.n	800d186 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d11a:	881a      	ldrh	r2, [r3, #0]
 800d11c:	69fb      	ldr	r3, [r7, #28]
 800d11e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d124:	1c9a      	adds	r2, r3, #2
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d130:	b29b      	uxth	r3, r3
 800d132:	3b01      	subs	r3, #1
 800d134:	b29a      	uxth	r2, r3
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d13c:	e023      	b.n	800d186 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d13e:	f7f8 fa27 	bl	8005590 <HAL_GetTick>
 800d142:	4602      	mov	r2, r0
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	1ad3      	subs	r3, r2, r3
 800d148:	683a      	ldr	r2, [r7, #0]
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d803      	bhi.n	800d156 <HAL_SPI_Transmit+0x256>
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d154:	d102      	bne.n	800d15c <HAL_SPI_Transmit+0x25c>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d114      	bne.n	800d186 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d15c:	68f8      	ldr	r0, [r7, #12]
 800d15e:	f000 fa5b 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2200      	movs	r2, #0
 800d166:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d170:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2201      	movs	r2, #1
 800d17e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d182:	2303      	movs	r3, #3
 800d184:	e0b3      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d18c:	b29b      	uxth	r3, r3
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d19b      	bne.n	800d0ca <HAL_SPI_Transmit+0x1ca>
 800d192:	e086      	b.n	800d2a2 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	695b      	ldr	r3, [r3, #20]
 800d19a:	f003 0302 	and.w	r3, r3, #2
 800d19e:	2b02      	cmp	r3, #2
 800d1a0:	d154      	bne.n	800d24c <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1a8:	b29b      	uxth	r3, r3
 800d1aa:	2b03      	cmp	r3, #3
 800d1ac:	d918      	bls.n	800d1e0 <HAL_SPI_Transmit+0x2e0>
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1b2:	2b40      	cmp	r3, #64	@ 0x40
 800d1b4:	d914      	bls.n	800d1e0 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	6812      	ldr	r2, [r2, #0]
 800d1c0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d1c6:	1d1a      	adds	r2, r3, #4
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	3b04      	subs	r3, #4
 800d1d6:	b29a      	uxth	r2, r3
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d1de:	e059      	b.n	800d294 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	d917      	bls.n	800d21c <HAL_SPI_Transmit+0x31c>
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d013      	beq.n	800d21c <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d1f8:	881a      	ldrh	r2, [r3, #0]
 800d1fa:	69fb      	ldr	r3, [r7, #28]
 800d1fc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d202:	1c9a      	adds	r2, r3, #2
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d20e:	b29b      	uxth	r3, r3
 800d210:	3b02      	subs	r3, #2
 800d212:	b29a      	uxth	r2, r3
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d21a:	e03b      	b.n	800d294 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	3320      	adds	r3, #32
 800d226:	7812      	ldrb	r2, [r2, #0]
 800d228:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d22e:	1c5a      	adds	r2, r3, #1
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d23a:	b29b      	uxth	r3, r3
 800d23c:	3b01      	subs	r3, #1
 800d23e:	b29a      	uxth	r2, r3
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d246:	e025      	b.n	800d294 <HAL_SPI_Transmit+0x394>
 800d248:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d24c:	f7f8 f9a0 	bl	8005590 <HAL_GetTick>
 800d250:	4602      	mov	r2, r0
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	1ad3      	subs	r3, r2, r3
 800d256:	683a      	ldr	r2, [r7, #0]
 800d258:	429a      	cmp	r2, r3
 800d25a:	d803      	bhi.n	800d264 <HAL_SPI_Transmit+0x364>
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d262:	d102      	bne.n	800d26a <HAL_SPI_Transmit+0x36a>
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d114      	bne.n	800d294 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d26a:	68f8      	ldr	r0, [r7, #12]
 800d26c:	f000 f9d4 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	2200      	movs	r2, #0
 800d274:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d27e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2201      	movs	r2, #1
 800d28c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d290:	2303      	movs	r3, #3
 800d292:	e02c      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	f47f af79 	bne.w	800d194 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	9300      	str	r3, [sp, #0]
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	2108      	movs	r1, #8
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	f000 fa53 	bl	800d758 <SPI_WaitOnFlagUntilTimeout>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d007      	beq.n	800d2c8 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2be:	f043 0220 	orr.w	r2, r3, #32
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d2c8:	68f8      	ldr	r0, [r7, #12]
 800d2ca:	f000 f9a5 	bl	800d618 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	2201      	movs	r2, #1
 800d2da:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d001      	beq.n	800d2ec <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	e000      	b.n	800d2ee <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800d2ec:	7efb      	ldrb	r3, [r7, #27]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3720      	adds	r7, #32
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop

0800d2f8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b088      	sub	sp, #32
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	60f8      	str	r0, [r7, #12]
 800d300:	60b9      	str	r1, [r7, #8]
 800d302:	603b      	str	r3, [r7, #0]
 800d304:	4613      	mov	r3, r2
 800d306:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d308:	2300      	movs	r3, #0
 800d30a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	3330      	adds	r3, #48	@ 0x30
 800d312:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d31a:	2b01      	cmp	r3, #1
 800d31c:	d101      	bne.n	800d322 <HAL_SPI_Receive+0x2a>
 800d31e:	2302      	movs	r3, #2
 800d320:	e173      	b.n	800d60a <HAL_SPI_Receive+0x312>
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2201      	movs	r2, #1
 800d326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d32a:	f7f8 f931 	bl	8005590 <HAL_GetTick>
 800d32e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d336:	b2db      	uxtb	r3, r3
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d007      	beq.n	800d34c <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800d33c:	2302      	movs	r3, #2
 800d33e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	2200      	movs	r2, #0
 800d344:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800d348:	7ffb      	ldrb	r3, [r7, #31]
 800d34a:	e15e      	b.n	800d60a <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d002      	beq.n	800d358 <HAL_SPI_Receive+0x60>
 800d352:	88fb      	ldrh	r3, [r7, #6]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d107      	bne.n	800d368 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800d358:	2301      	movs	r3, #1
 800d35a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2200      	movs	r2, #0
 800d360:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800d364:	7ffb      	ldrb	r3, [r7, #31]
 800d366:	e150      	b.n	800d60a <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	2204      	movs	r2, #4
 800d36c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2200      	movs	r2, #0
 800d374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	68ba      	ldr	r2, [r7, #8]
 800d37c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	88fa      	ldrh	r2, [r7, #6]
 800d382:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	88fa      	ldrh	r2, [r7, #6]
 800d38a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2200      	movs	r2, #0
 800d392:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	2200      	movs	r2, #0
 800d398:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	689b      	ldr	r3, [r3, #8]
 800d3b4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d3b8:	d108      	bne.n	800d3cc <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	681a      	ldr	r2, [r3, #0]
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d3c8:	601a      	str	r2, [r3, #0]
 800d3ca:	e009      	b.n	800d3e0 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	68db      	ldr	r3, [r3, #12]
 800d3d2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800d3de:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	685a      	ldr	r2, [r3, #4]
 800d3e6:	4b8b      	ldr	r3, [pc, #556]	@ (800d614 <HAL_SPI_Receive+0x31c>)
 800d3e8:	4013      	ands	r3, r2
 800d3ea:	88f9      	ldrh	r1, [r7, #6]
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	6812      	ldr	r2, [r2, #0]
 800d3f0:	430b      	orrs	r3, r1
 800d3f2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f042 0201 	orr.w	r2, r2, #1
 800d402:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d40c:	d107      	bne.n	800d41e <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d41c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	68db      	ldr	r3, [r3, #12]
 800d422:	2b0f      	cmp	r3, #15
 800d424:	d948      	bls.n	800d4b8 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d426:	e040      	b.n	800d4aa <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	695a      	ldr	r2, [r3, #20]
 800d42e:	f248 0308 	movw	r3, #32776	@ 0x8008
 800d432:	4013      	ands	r3, r2
 800d434:	2b00      	cmp	r3, #0
 800d436:	d014      	beq.n	800d462 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681a      	ldr	r2, [r3, #0]
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d440:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d442:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d448:	1d1a      	adds	r2, r3, #4
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d454:	b29b      	uxth	r3, r3
 800d456:	3b01      	subs	r3, #1
 800d458:	b29a      	uxth	r2, r3
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d460:	e023      	b.n	800d4aa <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d462:	f7f8 f895 	bl	8005590 <HAL_GetTick>
 800d466:	4602      	mov	r2, r0
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	1ad3      	subs	r3, r2, r3
 800d46c:	683a      	ldr	r2, [r7, #0]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d803      	bhi.n	800d47a <HAL_SPI_Receive+0x182>
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d478:	d102      	bne.n	800d480 <HAL_SPI_Receive+0x188>
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d114      	bne.n	800d4aa <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d480:	68f8      	ldr	r0, [r7, #12]
 800d482:	f000 f8c9 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2200      	movs	r2, #0
 800d48a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d494:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	2201      	movs	r2, #1
 800d4a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d4a6:	2303      	movs	r3, #3
 800d4a8:	e0af      	b.n	800d60a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d4b0:	b29b      	uxth	r3, r3
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d1b8      	bne.n	800d428 <HAL_SPI_Receive+0x130>
 800d4b6:	e095      	b.n	800d5e4 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	68db      	ldr	r3, [r3, #12]
 800d4bc:	2b07      	cmp	r3, #7
 800d4be:	f240 808b 	bls.w	800d5d8 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d4c2:	e03f      	b.n	800d544 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	695b      	ldr	r3, [r3, #20]
 800d4ca:	f003 0301 	and.w	r3, r3, #1
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d114      	bne.n	800d4fc <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4d6:	69ba      	ldr	r2, [r7, #24]
 800d4d8:	8812      	ldrh	r2, [r2, #0]
 800d4da:	b292      	uxth	r2, r2
 800d4dc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4e2:	1c9a      	adds	r2, r3, #2
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d4ee:	b29b      	uxth	r3, r3
 800d4f0:	3b01      	subs	r3, #1
 800d4f2:	b29a      	uxth	r2, r3
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d4fa:	e023      	b.n	800d544 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d4fc:	f7f8 f848 	bl	8005590 <HAL_GetTick>
 800d500:	4602      	mov	r2, r0
 800d502:	697b      	ldr	r3, [r7, #20]
 800d504:	1ad3      	subs	r3, r2, r3
 800d506:	683a      	ldr	r2, [r7, #0]
 800d508:	429a      	cmp	r2, r3
 800d50a:	d803      	bhi.n	800d514 <HAL_SPI_Receive+0x21c>
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d512:	d102      	bne.n	800d51a <HAL_SPI_Receive+0x222>
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d114      	bne.n	800d544 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d51a:	68f8      	ldr	r0, [r7, #12]
 800d51c:	f000 f87c 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	2200      	movs	r2, #0
 800d524:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d52e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2201      	movs	r2, #1
 800d53c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d540:	2303      	movs	r3, #3
 800d542:	e062      	b.n	800d60a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d1b9      	bne.n	800d4c4 <HAL_SPI_Receive+0x1cc>
 800d550:	e048      	b.n	800d5e4 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	695b      	ldr	r3, [r3, #20]
 800d558:	f003 0301 	and.w	r3, r3, #1
 800d55c:	2b01      	cmp	r3, #1
 800d55e:	d117      	bne.n	800d590 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d56c:	7812      	ldrb	r2, [r2, #0]
 800d56e:	b2d2      	uxtb	r2, r2
 800d570:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d576:	1c5a      	adds	r2, r3, #1
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d582:	b29b      	uxth	r3, r3
 800d584:	3b01      	subs	r3, #1
 800d586:	b29a      	uxth	r2, r3
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d58e:	e023      	b.n	800d5d8 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d590:	f7f7 fffe 	bl	8005590 <HAL_GetTick>
 800d594:	4602      	mov	r2, r0
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	1ad3      	subs	r3, r2, r3
 800d59a:	683a      	ldr	r2, [r7, #0]
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d803      	bhi.n	800d5a8 <HAL_SPI_Receive+0x2b0>
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5a6:	d102      	bne.n	800d5ae <HAL_SPI_Receive+0x2b6>
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d114      	bne.n	800d5d8 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d5ae:	68f8      	ldr	r0, [r7, #12]
 800d5b0:	f000 f832 	bl	800d618 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800d5d4:	2303      	movs	r3, #3
 800d5d6:	e018      	b.n	800d60a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d1b6      	bne.n	800d552 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d5e4:	68f8      	ldr	r0, [r7, #12]
 800d5e6:	f000 f817 	bl	800d618 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d600:	2b00      	cmp	r3, #0
 800d602:	d001      	beq.n	800d608 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800d604:	2301      	movs	r3, #1
 800d606:	e000      	b.n	800d60a <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 800d608:	7ffb      	ldrb	r3, [r7, #31]
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3720      	adds	r7, #32
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	ffff0000 	.word	0xffff0000

0800d618 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d618:	b480      	push	{r7}
 800d61a:	b085      	sub	sp, #20
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	695b      	ldr	r3, [r3, #20]
 800d626:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	699a      	ldr	r2, [r3, #24]
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f042 0208 	orr.w	r2, r2, #8
 800d636:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	699a      	ldr	r2, [r3, #24]
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f042 0210 	orr.w	r2, r2, #16
 800d646:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	681a      	ldr	r2, [r3, #0]
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f022 0201 	bic.w	r2, r2, #1
 800d656:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	6919      	ldr	r1, [r3, #16]
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681a      	ldr	r2, [r3, #0]
 800d662:	4b3c      	ldr	r3, [pc, #240]	@ (800d754 <SPI_CloseTransfer+0x13c>)
 800d664:	400b      	ands	r3, r1
 800d666:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	689a      	ldr	r2, [r3, #8]
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d676:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	2b04      	cmp	r3, #4
 800d682:	d014      	beq.n	800d6ae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f003 0320 	and.w	r3, r3, #32
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00f      	beq.n	800d6ae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d694:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	699a      	ldr	r2, [r3, #24]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f042 0220 	orr.w	r2, r2, #32
 800d6ac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d6b4:	b2db      	uxtb	r3, r3
 800d6b6:	2b03      	cmp	r3, #3
 800d6b8:	d014      	beq.n	800d6e4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00f      	beq.n	800d6e4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6ca:	f043 0204 	orr.w	r2, r3, #4
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	699a      	ldr	r2, [r3, #24]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d6e2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d00f      	beq.n	800d70e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6f4:	f043 0201 	orr.w	r2, r3, #1
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	699a      	ldr	r2, [r3, #24]
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d70c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d714:	2b00      	cmp	r3, #0
 800d716:	d00f      	beq.n	800d738 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d71e:	f043 0208 	orr.w	r2, r3, #8
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	699a      	ldr	r2, [r3, #24]
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d736:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2200      	movs	r2, #0
 800d744:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d748:	bf00      	nop
 800d74a:	3714      	adds	r7, #20
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr
 800d754:	fffffc90 	.word	0xfffffc90

0800d758 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b084      	sub	sp, #16
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	60f8      	str	r0, [r7, #12]
 800d760:	60b9      	str	r1, [r7, #8]
 800d762:	603b      	str	r3, [r7, #0]
 800d764:	4613      	mov	r3, r2
 800d766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d768:	e010      	b.n	800d78c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d76a:	f7f7 ff11 	bl	8005590 <HAL_GetTick>
 800d76e:	4602      	mov	r2, r0
 800d770:	69bb      	ldr	r3, [r7, #24]
 800d772:	1ad3      	subs	r3, r2, r3
 800d774:	683a      	ldr	r2, [r7, #0]
 800d776:	429a      	cmp	r2, r3
 800d778:	d803      	bhi.n	800d782 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d780:	d102      	bne.n	800d788 <SPI_WaitOnFlagUntilTimeout+0x30>
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d101      	bne.n	800d78c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800d788:	2303      	movs	r3, #3
 800d78a:	e00f      	b.n	800d7ac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	695a      	ldr	r2, [r3, #20]
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	4013      	ands	r3, r2
 800d796:	68ba      	ldr	r2, [r7, #8]
 800d798:	429a      	cmp	r2, r3
 800d79a:	bf0c      	ite	eq
 800d79c:	2301      	moveq	r3, #1
 800d79e:	2300      	movne	r3, #0
 800d7a0:	b2db      	uxtb	r3, r3
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	79fb      	ldrb	r3, [r7, #7]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d0df      	beq.n	800d76a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800d7aa:	2300      	movs	r3, #0
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3710      	adds	r7, #16
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7c0:	095b      	lsrs	r3, r3, #5
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	68db      	ldr	r3, [r3, #12]
 800d7ca:	3301      	adds	r3, #1
 800d7cc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	3307      	adds	r3, #7
 800d7d2:	08db      	lsrs	r3, r3, #3
 800d7d4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	68fa      	ldr	r2, [r7, #12]
 800d7da:	fb02 f303 	mul.w	r3, r2, r3
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3714      	adds	r7, #20
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e8:	4770      	bx	lr

0800d7ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d7ea:	b580      	push	{r7, lr}
 800d7ec:	b082      	sub	sp, #8
 800d7ee:	af00      	add	r7, sp, #0
 800d7f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	e049      	b.n	800d890 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d802:	b2db      	uxtb	r3, r3
 800d804:	2b00      	cmp	r3, #0
 800d806:	d106      	bne.n	800d816 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2200      	movs	r2, #0
 800d80c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d810:	6878      	ldr	r0, [r7, #4]
 800d812:	f7f7 fdaf 	bl	8005374 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2202      	movs	r2, #2
 800d81a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681a      	ldr	r2, [r3, #0]
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	3304      	adds	r3, #4
 800d826:	4619      	mov	r1, r3
 800d828:	4610      	mov	r0, r2
 800d82a:	f000 f949 	bl	800dac0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2201      	movs	r2, #1
 800d832:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2201      	movs	r2, #1
 800d83a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2201      	movs	r2, #1
 800d842:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2201      	movs	r2, #1
 800d84a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2201      	movs	r2, #1
 800d852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2201      	movs	r2, #1
 800d85a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2201      	movs	r2, #1
 800d862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	2201      	movs	r2, #1
 800d86a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	2201      	movs	r2, #1
 800d872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2201      	movs	r2, #1
 800d87a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2201      	movs	r2, #1
 800d882:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2201      	movs	r2, #1
 800d88a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d88e:	2300      	movs	r3, #0
}
 800d890:	4618      	mov	r0, r3
 800d892:	3708      	adds	r7, #8
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b086      	sub	sp, #24
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	60b9      	str	r1, [r7, #8]
 800d8a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8ae:	2b01      	cmp	r3, #1
 800d8b0:	d101      	bne.n	800d8b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d8b2:	2302      	movs	r3, #2
 800d8b4:	e0ff      	b.n	800dab6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	2201      	movs	r2, #1
 800d8ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2b14      	cmp	r3, #20
 800d8c2:	f200 80f0 	bhi.w	800daa6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d8c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d8cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8cc:	0800d921 	.word	0x0800d921
 800d8d0:	0800daa7 	.word	0x0800daa7
 800d8d4:	0800daa7 	.word	0x0800daa7
 800d8d8:	0800daa7 	.word	0x0800daa7
 800d8dc:	0800d961 	.word	0x0800d961
 800d8e0:	0800daa7 	.word	0x0800daa7
 800d8e4:	0800daa7 	.word	0x0800daa7
 800d8e8:	0800daa7 	.word	0x0800daa7
 800d8ec:	0800d9a3 	.word	0x0800d9a3
 800d8f0:	0800daa7 	.word	0x0800daa7
 800d8f4:	0800daa7 	.word	0x0800daa7
 800d8f8:	0800daa7 	.word	0x0800daa7
 800d8fc:	0800d9e3 	.word	0x0800d9e3
 800d900:	0800daa7 	.word	0x0800daa7
 800d904:	0800daa7 	.word	0x0800daa7
 800d908:	0800daa7 	.word	0x0800daa7
 800d90c:	0800da25 	.word	0x0800da25
 800d910:	0800daa7 	.word	0x0800daa7
 800d914:	0800daa7 	.word	0x0800daa7
 800d918:	0800daa7 	.word	0x0800daa7
 800d91c:	0800da65 	.word	0x0800da65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	68b9      	ldr	r1, [r7, #8]
 800d926:	4618      	mov	r0, r3
 800d928:	f000 f970 	bl	800dc0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	699a      	ldr	r2, [r3, #24]
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f042 0208 	orr.w	r2, r2, #8
 800d93a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	699a      	ldr	r2, [r3, #24]
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	f022 0204 	bic.w	r2, r2, #4
 800d94a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	6999      	ldr	r1, [r3, #24]
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	691a      	ldr	r2, [r3, #16]
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	430a      	orrs	r2, r1
 800d95c:	619a      	str	r2, [r3, #24]
      break;
 800d95e:	e0a5      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	68b9      	ldr	r1, [r7, #8]
 800d966:	4618      	mov	r0, r3
 800d968:	f000 f9e0 	bl	800dd2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	699a      	ldr	r2, [r3, #24]
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d97a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	699a      	ldr	r2, [r3, #24]
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d98a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	6999      	ldr	r1, [r3, #24]
 800d992:	68bb      	ldr	r3, [r7, #8]
 800d994:	691b      	ldr	r3, [r3, #16]
 800d996:	021a      	lsls	r2, r3, #8
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	430a      	orrs	r2, r1
 800d99e:	619a      	str	r2, [r3, #24]
      break;
 800d9a0:	e084      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	68b9      	ldr	r1, [r7, #8]
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	f000 fa49 	bl	800de40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	69da      	ldr	r2, [r3, #28]
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f042 0208 	orr.w	r2, r2, #8
 800d9bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	69da      	ldr	r2, [r3, #28]
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f022 0204 	bic.w	r2, r2, #4
 800d9cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	69d9      	ldr	r1, [r3, #28]
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	691a      	ldr	r2, [r3, #16]
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	430a      	orrs	r2, r1
 800d9de:	61da      	str	r2, [r3, #28]
      break;
 800d9e0:	e064      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	68b9      	ldr	r1, [r7, #8]
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f000 fab1 	bl	800df50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	69da      	ldr	r2, [r3, #28]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d9fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	69da      	ldr	r2, [r3, #28]
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	69d9      	ldr	r1, [r3, #28]
 800da14:	68bb      	ldr	r3, [r7, #8]
 800da16:	691b      	ldr	r3, [r3, #16]
 800da18:	021a      	lsls	r2, r3, #8
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	430a      	orrs	r2, r1
 800da20:	61da      	str	r2, [r3, #28]
      break;
 800da22:	e043      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	68b9      	ldr	r1, [r7, #8]
 800da2a:	4618      	mov	r0, r3
 800da2c:	f000 fafa 	bl	800e024 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f042 0208 	orr.w	r2, r2, #8
 800da3e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f022 0204 	bic.w	r2, r2, #4
 800da4e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800da56:	68bb      	ldr	r3, [r7, #8]
 800da58:	691a      	ldr	r2, [r3, #16]
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	430a      	orrs	r2, r1
 800da60:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800da62:	e023      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	68b9      	ldr	r1, [r7, #8]
 800da6a:	4618      	mov	r0, r3
 800da6c:	f000 fb3e 	bl	800e0ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800da7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	691b      	ldr	r3, [r3, #16]
 800da9a:	021a      	lsls	r2, r3, #8
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	430a      	orrs	r2, r1
 800daa2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800daa4:	e002      	b.n	800daac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800daa6:	2301      	movs	r3, #1
 800daa8:	75fb      	strb	r3, [r7, #23]
      break;
 800daaa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	2200      	movs	r2, #0
 800dab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dab4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3718      	adds	r7, #24
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop

0800dac0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dac0:	b480      	push	{r7}
 800dac2:	b085      	sub	sp, #20
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	4a44      	ldr	r2, [pc, #272]	@ (800dbe4 <TIM_Base_SetConfig+0x124>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d013      	beq.n	800db00 <TIM_Base_SetConfig+0x40>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dade:	d00f      	beq.n	800db00 <TIM_Base_SetConfig+0x40>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	4a41      	ldr	r2, [pc, #260]	@ (800dbe8 <TIM_Base_SetConfig+0x128>)
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d00b      	beq.n	800db00 <TIM_Base_SetConfig+0x40>
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	4a40      	ldr	r2, [pc, #256]	@ (800dbec <TIM_Base_SetConfig+0x12c>)
 800daec:	4293      	cmp	r3, r2
 800daee:	d007      	beq.n	800db00 <TIM_Base_SetConfig+0x40>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	4a3f      	ldr	r2, [pc, #252]	@ (800dbf0 <TIM_Base_SetConfig+0x130>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d003      	beq.n	800db00 <TIM_Base_SetConfig+0x40>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	4a3e      	ldr	r2, [pc, #248]	@ (800dbf4 <TIM_Base_SetConfig+0x134>)
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d108      	bne.n	800db12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	68fa      	ldr	r2, [r7, #12]
 800db0e:	4313      	orrs	r3, r2
 800db10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	4a33      	ldr	r2, [pc, #204]	@ (800dbe4 <TIM_Base_SetConfig+0x124>)
 800db16:	4293      	cmp	r3, r2
 800db18:	d027      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db20:	d023      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	4a30      	ldr	r2, [pc, #192]	@ (800dbe8 <TIM_Base_SetConfig+0x128>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d01f      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4a2f      	ldr	r2, [pc, #188]	@ (800dbec <TIM_Base_SetConfig+0x12c>)
 800db2e:	4293      	cmp	r3, r2
 800db30:	d01b      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	4a2e      	ldr	r2, [pc, #184]	@ (800dbf0 <TIM_Base_SetConfig+0x130>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d017      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	4a2d      	ldr	r2, [pc, #180]	@ (800dbf4 <TIM_Base_SetConfig+0x134>)
 800db3e:	4293      	cmp	r3, r2
 800db40:	d013      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	4a2c      	ldr	r2, [pc, #176]	@ (800dbf8 <TIM_Base_SetConfig+0x138>)
 800db46:	4293      	cmp	r3, r2
 800db48:	d00f      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	4a2b      	ldr	r2, [pc, #172]	@ (800dbfc <TIM_Base_SetConfig+0x13c>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d00b      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	4a2a      	ldr	r2, [pc, #168]	@ (800dc00 <TIM_Base_SetConfig+0x140>)
 800db56:	4293      	cmp	r3, r2
 800db58:	d007      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	4a29      	ldr	r2, [pc, #164]	@ (800dc04 <TIM_Base_SetConfig+0x144>)
 800db5e:	4293      	cmp	r3, r2
 800db60:	d003      	beq.n	800db6a <TIM_Base_SetConfig+0xaa>
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	4a28      	ldr	r2, [pc, #160]	@ (800dc08 <TIM_Base_SetConfig+0x148>)
 800db66:	4293      	cmp	r3, r2
 800db68:	d108      	bne.n	800db7c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	68fa      	ldr	r2, [r7, #12]
 800db78:	4313      	orrs	r3, r2
 800db7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	695b      	ldr	r3, [r3, #20]
 800db86:	4313      	orrs	r3, r2
 800db88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	68fa      	ldr	r2, [r7, #12]
 800db8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	689a      	ldr	r2, [r3, #8]
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	681a      	ldr	r2, [r3, #0]
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	4a10      	ldr	r2, [pc, #64]	@ (800dbe4 <TIM_Base_SetConfig+0x124>)
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d00f      	beq.n	800dbc8 <TIM_Base_SetConfig+0x108>
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	4a12      	ldr	r2, [pc, #72]	@ (800dbf4 <TIM_Base_SetConfig+0x134>)
 800dbac:	4293      	cmp	r3, r2
 800dbae:	d00b      	beq.n	800dbc8 <TIM_Base_SetConfig+0x108>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	4a11      	ldr	r2, [pc, #68]	@ (800dbf8 <TIM_Base_SetConfig+0x138>)
 800dbb4:	4293      	cmp	r3, r2
 800dbb6:	d007      	beq.n	800dbc8 <TIM_Base_SetConfig+0x108>
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	4a10      	ldr	r2, [pc, #64]	@ (800dbfc <TIM_Base_SetConfig+0x13c>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d003      	beq.n	800dbc8 <TIM_Base_SetConfig+0x108>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	4a0f      	ldr	r2, [pc, #60]	@ (800dc00 <TIM_Base_SetConfig+0x140>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d103      	bne.n	800dbd0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	691a      	ldr	r2, [r3, #16]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	615a      	str	r2, [r3, #20]
}
 800dbd6:	bf00      	nop
 800dbd8:	3714      	adds	r7, #20
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe0:	4770      	bx	lr
 800dbe2:	bf00      	nop
 800dbe4:	40010000 	.word	0x40010000
 800dbe8:	40000400 	.word	0x40000400
 800dbec:	40000800 	.word	0x40000800
 800dbf0:	40000c00 	.word	0x40000c00
 800dbf4:	40010400 	.word	0x40010400
 800dbf8:	40014000 	.word	0x40014000
 800dbfc:	40014400 	.word	0x40014400
 800dc00:	40014800 	.word	0x40014800
 800dc04:	4000e000 	.word	0x4000e000
 800dc08:	4000e400 	.word	0x4000e400

0800dc0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b087      	sub	sp, #28
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	6a1b      	ldr	r3, [r3, #32]
 800dc1a:	f023 0201 	bic.w	r2, r3, #1
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6a1b      	ldr	r3, [r3, #32]
 800dc26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	685b      	ldr	r3, [r3, #4]
 800dc2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	699b      	ldr	r3, [r3, #24]
 800dc32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800dc34:	68fa      	ldr	r2, [r7, #12]
 800dc36:	4b37      	ldr	r3, [pc, #220]	@ (800dd14 <TIM_OC1_SetConfig+0x108>)
 800dc38:	4013      	ands	r3, r2
 800dc3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f023 0303 	bic.w	r3, r3, #3
 800dc42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68fa      	ldr	r2, [r7, #12]
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	f023 0302 	bic.w	r3, r3, #2
 800dc54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	689b      	ldr	r3, [r3, #8]
 800dc5a:	697a      	ldr	r2, [r7, #20]
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a2d      	ldr	r2, [pc, #180]	@ (800dd18 <TIM_OC1_SetConfig+0x10c>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d00f      	beq.n	800dc88 <TIM_OC1_SetConfig+0x7c>
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4a2c      	ldr	r2, [pc, #176]	@ (800dd1c <TIM_OC1_SetConfig+0x110>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d00b      	beq.n	800dc88 <TIM_OC1_SetConfig+0x7c>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	4a2b      	ldr	r2, [pc, #172]	@ (800dd20 <TIM_OC1_SetConfig+0x114>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d007      	beq.n	800dc88 <TIM_OC1_SetConfig+0x7c>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	4a2a      	ldr	r2, [pc, #168]	@ (800dd24 <TIM_OC1_SetConfig+0x118>)
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d003      	beq.n	800dc88 <TIM_OC1_SetConfig+0x7c>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	4a29      	ldr	r2, [pc, #164]	@ (800dd28 <TIM_OC1_SetConfig+0x11c>)
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d10c      	bne.n	800dca2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	f023 0308 	bic.w	r3, r3, #8
 800dc8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	68db      	ldr	r3, [r3, #12]
 800dc94:	697a      	ldr	r2, [r7, #20]
 800dc96:	4313      	orrs	r3, r2
 800dc98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dc9a:	697b      	ldr	r3, [r7, #20]
 800dc9c:	f023 0304 	bic.w	r3, r3, #4
 800dca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	4a1c      	ldr	r2, [pc, #112]	@ (800dd18 <TIM_OC1_SetConfig+0x10c>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d00f      	beq.n	800dcca <TIM_OC1_SetConfig+0xbe>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	4a1b      	ldr	r2, [pc, #108]	@ (800dd1c <TIM_OC1_SetConfig+0x110>)
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	d00b      	beq.n	800dcca <TIM_OC1_SetConfig+0xbe>
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	4a1a      	ldr	r2, [pc, #104]	@ (800dd20 <TIM_OC1_SetConfig+0x114>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d007      	beq.n	800dcca <TIM_OC1_SetConfig+0xbe>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	4a19      	ldr	r2, [pc, #100]	@ (800dd24 <TIM_OC1_SetConfig+0x118>)
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	d003      	beq.n	800dcca <TIM_OC1_SetConfig+0xbe>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	4a18      	ldr	r2, [pc, #96]	@ (800dd28 <TIM_OC1_SetConfig+0x11c>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d111      	bne.n	800dcee <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dcd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dcd2:	693b      	ldr	r3, [r7, #16]
 800dcd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dcd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	695b      	ldr	r3, [r3, #20]
 800dcde:	693a      	ldr	r2, [r7, #16]
 800dce0:	4313      	orrs	r3, r2
 800dce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	699b      	ldr	r3, [r3, #24]
 800dce8:	693a      	ldr	r2, [r7, #16]
 800dcea:	4313      	orrs	r3, r2
 800dcec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	693a      	ldr	r2, [r7, #16]
 800dcf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	68fa      	ldr	r2, [r7, #12]
 800dcf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	685a      	ldr	r2, [r3, #4]
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	697a      	ldr	r2, [r7, #20]
 800dd06:	621a      	str	r2, [r3, #32]
}
 800dd08:	bf00      	nop
 800dd0a:	371c      	adds	r7, #28
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd12:	4770      	bx	lr
 800dd14:	fffeff8f 	.word	0xfffeff8f
 800dd18:	40010000 	.word	0x40010000
 800dd1c:	40010400 	.word	0x40010400
 800dd20:	40014000 	.word	0x40014000
 800dd24:	40014400 	.word	0x40014400
 800dd28:	40014800 	.word	0x40014800

0800dd2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	b087      	sub	sp, #28
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6a1b      	ldr	r3, [r3, #32]
 800dd3a:	f023 0210 	bic.w	r2, r3, #16
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6a1b      	ldr	r3, [r3, #32]
 800dd46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	685b      	ldr	r3, [r3, #4]
 800dd4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	699b      	ldr	r3, [r3, #24]
 800dd52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dd54:	68fa      	ldr	r2, [r7, #12]
 800dd56:	4b34      	ldr	r3, [pc, #208]	@ (800de28 <TIM_OC2_SetConfig+0xfc>)
 800dd58:	4013      	ands	r3, r2
 800dd5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dd62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	021b      	lsls	r3, r3, #8
 800dd6a:	68fa      	ldr	r2, [r7, #12]
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	f023 0320 	bic.w	r3, r3, #32
 800dd76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	689b      	ldr	r3, [r3, #8]
 800dd7c:	011b      	lsls	r3, r3, #4
 800dd7e:	697a      	ldr	r2, [r7, #20]
 800dd80:	4313      	orrs	r3, r2
 800dd82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	4a29      	ldr	r2, [pc, #164]	@ (800de2c <TIM_OC2_SetConfig+0x100>)
 800dd88:	4293      	cmp	r3, r2
 800dd8a:	d003      	beq.n	800dd94 <TIM_OC2_SetConfig+0x68>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	4a28      	ldr	r2, [pc, #160]	@ (800de30 <TIM_OC2_SetConfig+0x104>)
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d10d      	bne.n	800ddb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dd9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	68db      	ldr	r3, [r3, #12]
 800dda0:	011b      	lsls	r3, r3, #4
 800dda2:	697a      	ldr	r2, [r7, #20]
 800dda4:	4313      	orrs	r3, r2
 800dda6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	4a1e      	ldr	r2, [pc, #120]	@ (800de2c <TIM_OC2_SetConfig+0x100>)
 800ddb4:	4293      	cmp	r3, r2
 800ddb6:	d00f      	beq.n	800ddd8 <TIM_OC2_SetConfig+0xac>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	4a1d      	ldr	r2, [pc, #116]	@ (800de30 <TIM_OC2_SetConfig+0x104>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d00b      	beq.n	800ddd8 <TIM_OC2_SetConfig+0xac>
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	4a1c      	ldr	r2, [pc, #112]	@ (800de34 <TIM_OC2_SetConfig+0x108>)
 800ddc4:	4293      	cmp	r3, r2
 800ddc6:	d007      	beq.n	800ddd8 <TIM_OC2_SetConfig+0xac>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	4a1b      	ldr	r2, [pc, #108]	@ (800de38 <TIM_OC2_SetConfig+0x10c>)
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d003      	beq.n	800ddd8 <TIM_OC2_SetConfig+0xac>
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	4a1a      	ldr	r2, [pc, #104]	@ (800de3c <TIM_OC2_SetConfig+0x110>)
 800ddd4:	4293      	cmp	r3, r2
 800ddd6:	d113      	bne.n	800de00 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ddde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dde6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	695b      	ldr	r3, [r3, #20]
 800ddec:	009b      	lsls	r3, r3, #2
 800ddee:	693a      	ldr	r2, [r7, #16]
 800ddf0:	4313      	orrs	r3, r2
 800ddf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	699b      	ldr	r3, [r3, #24]
 800ddf8:	009b      	lsls	r3, r3, #2
 800ddfa:	693a      	ldr	r2, [r7, #16]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	693a      	ldr	r2, [r7, #16]
 800de04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	68fa      	ldr	r2, [r7, #12]
 800de0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	685a      	ldr	r2, [r3, #4]
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	697a      	ldr	r2, [r7, #20]
 800de18:	621a      	str	r2, [r3, #32]
}
 800de1a:	bf00      	nop
 800de1c:	371c      	adds	r7, #28
 800de1e:	46bd      	mov	sp, r7
 800de20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de24:	4770      	bx	lr
 800de26:	bf00      	nop
 800de28:	feff8fff 	.word	0xfeff8fff
 800de2c:	40010000 	.word	0x40010000
 800de30:	40010400 	.word	0x40010400
 800de34:	40014000 	.word	0x40014000
 800de38:	40014400 	.word	0x40014400
 800de3c:	40014800 	.word	0x40014800

0800de40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800de40:	b480      	push	{r7}
 800de42:	b087      	sub	sp, #28
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
 800de48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6a1b      	ldr	r3, [r3, #32]
 800de4e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6a1b      	ldr	r3, [r3, #32]
 800de5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	69db      	ldr	r3, [r3, #28]
 800de66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800de68:	68fa      	ldr	r2, [r7, #12]
 800de6a:	4b33      	ldr	r3, [pc, #204]	@ (800df38 <TIM_OC3_SetConfig+0xf8>)
 800de6c:	4013      	ands	r3, r2
 800de6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f023 0303 	bic.w	r3, r3, #3
 800de76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	68fa      	ldr	r2, [r7, #12]
 800de7e:	4313      	orrs	r3, r2
 800de80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800de82:	697b      	ldr	r3, [r7, #20]
 800de84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800de88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	689b      	ldr	r3, [r3, #8]
 800de8e:	021b      	lsls	r3, r3, #8
 800de90:	697a      	ldr	r2, [r7, #20]
 800de92:	4313      	orrs	r3, r2
 800de94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	4a28      	ldr	r2, [pc, #160]	@ (800df3c <TIM_OC3_SetConfig+0xfc>)
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d003      	beq.n	800dea6 <TIM_OC3_SetConfig+0x66>
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	4a27      	ldr	r2, [pc, #156]	@ (800df40 <TIM_OC3_SetConfig+0x100>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d10d      	bne.n	800dec2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800deac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	68db      	ldr	r3, [r3, #12]
 800deb2:	021b      	lsls	r3, r3, #8
 800deb4:	697a      	ldr	r2, [r7, #20]
 800deb6:	4313      	orrs	r3, r2
 800deb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	4a1d      	ldr	r2, [pc, #116]	@ (800df3c <TIM_OC3_SetConfig+0xfc>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d00f      	beq.n	800deea <TIM_OC3_SetConfig+0xaa>
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	4a1c      	ldr	r2, [pc, #112]	@ (800df40 <TIM_OC3_SetConfig+0x100>)
 800dece:	4293      	cmp	r3, r2
 800ded0:	d00b      	beq.n	800deea <TIM_OC3_SetConfig+0xaa>
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	4a1b      	ldr	r2, [pc, #108]	@ (800df44 <TIM_OC3_SetConfig+0x104>)
 800ded6:	4293      	cmp	r3, r2
 800ded8:	d007      	beq.n	800deea <TIM_OC3_SetConfig+0xaa>
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	4a1a      	ldr	r2, [pc, #104]	@ (800df48 <TIM_OC3_SetConfig+0x108>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d003      	beq.n	800deea <TIM_OC3_SetConfig+0xaa>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	4a19      	ldr	r2, [pc, #100]	@ (800df4c <TIM_OC3_SetConfig+0x10c>)
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d113      	bne.n	800df12 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800deea:	693b      	ldr	r3, [r7, #16]
 800deec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800def0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800def8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	695b      	ldr	r3, [r3, #20]
 800defe:	011b      	lsls	r3, r3, #4
 800df00:	693a      	ldr	r2, [r7, #16]
 800df02:	4313      	orrs	r3, r2
 800df04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	699b      	ldr	r3, [r3, #24]
 800df0a:	011b      	lsls	r3, r3, #4
 800df0c:	693a      	ldr	r2, [r7, #16]
 800df0e:	4313      	orrs	r3, r2
 800df10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	693a      	ldr	r2, [r7, #16]
 800df16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	685a      	ldr	r2, [r3, #4]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	697a      	ldr	r2, [r7, #20]
 800df2a:	621a      	str	r2, [r3, #32]
}
 800df2c:	bf00      	nop
 800df2e:	371c      	adds	r7, #28
 800df30:	46bd      	mov	sp, r7
 800df32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df36:	4770      	bx	lr
 800df38:	fffeff8f 	.word	0xfffeff8f
 800df3c:	40010000 	.word	0x40010000
 800df40:	40010400 	.word	0x40010400
 800df44:	40014000 	.word	0x40014000
 800df48:	40014400 	.word	0x40014400
 800df4c:	40014800 	.word	0x40014800

0800df50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df50:	b480      	push	{r7}
 800df52:	b087      	sub	sp, #28
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6a1b      	ldr	r3, [r3, #32]
 800df5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6a1b      	ldr	r3, [r3, #32]
 800df6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	69db      	ldr	r3, [r3, #28]
 800df76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800df78:	68fa      	ldr	r2, [r7, #12]
 800df7a:	4b24      	ldr	r3, [pc, #144]	@ (800e00c <TIM_OC4_SetConfig+0xbc>)
 800df7c:	4013      	ands	r3, r2
 800df7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	021b      	lsls	r3, r3, #8
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	4313      	orrs	r3, r2
 800df92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800df9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	689b      	ldr	r3, [r3, #8]
 800dfa0:	031b      	lsls	r3, r3, #12
 800dfa2:	693a      	ldr	r2, [r7, #16]
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	4a19      	ldr	r2, [pc, #100]	@ (800e010 <TIM_OC4_SetConfig+0xc0>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d00f      	beq.n	800dfd0 <TIM_OC4_SetConfig+0x80>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	4a18      	ldr	r2, [pc, #96]	@ (800e014 <TIM_OC4_SetConfig+0xc4>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d00b      	beq.n	800dfd0 <TIM_OC4_SetConfig+0x80>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	4a17      	ldr	r2, [pc, #92]	@ (800e018 <TIM_OC4_SetConfig+0xc8>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d007      	beq.n	800dfd0 <TIM_OC4_SetConfig+0x80>
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	4a16      	ldr	r2, [pc, #88]	@ (800e01c <TIM_OC4_SetConfig+0xcc>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d003      	beq.n	800dfd0 <TIM_OC4_SetConfig+0x80>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	4a15      	ldr	r2, [pc, #84]	@ (800e020 <TIM_OC4_SetConfig+0xd0>)
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d109      	bne.n	800dfe4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dfd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	695b      	ldr	r3, [r3, #20]
 800dfdc:	019b      	lsls	r3, r3, #6
 800dfde:	697a      	ldr	r2, [r7, #20]
 800dfe0:	4313      	orrs	r3, r2
 800dfe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	697a      	ldr	r2, [r7, #20]
 800dfe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	68fa      	ldr	r2, [r7, #12]
 800dfee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	685a      	ldr	r2, [r3, #4]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	693a      	ldr	r2, [r7, #16]
 800dffc:	621a      	str	r2, [r3, #32]
}
 800dffe:	bf00      	nop
 800e000:	371c      	adds	r7, #28
 800e002:	46bd      	mov	sp, r7
 800e004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e008:	4770      	bx	lr
 800e00a:	bf00      	nop
 800e00c:	feff8fff 	.word	0xfeff8fff
 800e010:	40010000 	.word	0x40010000
 800e014:	40010400 	.word	0x40010400
 800e018:	40014000 	.word	0x40014000
 800e01c:	40014400 	.word	0x40014400
 800e020:	40014800 	.word	0x40014800

0800e024 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e024:	b480      	push	{r7}
 800e026:	b087      	sub	sp, #28
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6a1b      	ldr	r3, [r3, #32]
 800e032:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	6a1b      	ldr	r3, [r3, #32]
 800e03e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	685b      	ldr	r3, [r3, #4]
 800e044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e04c:	68fa      	ldr	r2, [r7, #12]
 800e04e:	4b21      	ldr	r3, [pc, #132]	@ (800e0d4 <TIM_OC5_SetConfig+0xb0>)
 800e050:	4013      	ands	r3, r2
 800e052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	68fa      	ldr	r2, [r7, #12]
 800e05a:	4313      	orrs	r3, r2
 800e05c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e064:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	689b      	ldr	r3, [r3, #8]
 800e06a:	041b      	lsls	r3, r3, #16
 800e06c:	693a      	ldr	r2, [r7, #16]
 800e06e:	4313      	orrs	r3, r2
 800e070:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	4a18      	ldr	r2, [pc, #96]	@ (800e0d8 <TIM_OC5_SetConfig+0xb4>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d00f      	beq.n	800e09a <TIM_OC5_SetConfig+0x76>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	4a17      	ldr	r2, [pc, #92]	@ (800e0dc <TIM_OC5_SetConfig+0xb8>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d00b      	beq.n	800e09a <TIM_OC5_SetConfig+0x76>
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	4a16      	ldr	r2, [pc, #88]	@ (800e0e0 <TIM_OC5_SetConfig+0xbc>)
 800e086:	4293      	cmp	r3, r2
 800e088:	d007      	beq.n	800e09a <TIM_OC5_SetConfig+0x76>
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	4a15      	ldr	r2, [pc, #84]	@ (800e0e4 <TIM_OC5_SetConfig+0xc0>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d003      	beq.n	800e09a <TIM_OC5_SetConfig+0x76>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	4a14      	ldr	r2, [pc, #80]	@ (800e0e8 <TIM_OC5_SetConfig+0xc4>)
 800e096:	4293      	cmp	r3, r2
 800e098:	d109      	bne.n	800e0ae <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e09a:	697b      	ldr	r3, [r7, #20]
 800e09c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e0a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	695b      	ldr	r3, [r3, #20]
 800e0a6:	021b      	lsls	r3, r3, #8
 800e0a8:	697a      	ldr	r2, [r7, #20]
 800e0aa:	4313      	orrs	r3, r2
 800e0ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	697a      	ldr	r2, [r7, #20]
 800e0b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	68fa      	ldr	r2, [r7, #12]
 800e0b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	685a      	ldr	r2, [r3, #4]
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	693a      	ldr	r2, [r7, #16]
 800e0c6:	621a      	str	r2, [r3, #32]
}
 800e0c8:	bf00      	nop
 800e0ca:	371c      	adds	r7, #28
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr
 800e0d4:	fffeff8f 	.word	0xfffeff8f
 800e0d8:	40010000 	.word	0x40010000
 800e0dc:	40010400 	.word	0x40010400
 800e0e0:	40014000 	.word	0x40014000
 800e0e4:	40014400 	.word	0x40014400
 800e0e8:	40014800 	.word	0x40014800

0800e0ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e0ec:	b480      	push	{r7}
 800e0ee:	b087      	sub	sp, #28
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6a1b      	ldr	r3, [r3, #32]
 800e0fa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	6a1b      	ldr	r3, [r3, #32]
 800e106:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	685b      	ldr	r3, [r3, #4]
 800e10c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e114:	68fa      	ldr	r2, [r7, #12]
 800e116:	4b22      	ldr	r3, [pc, #136]	@ (800e1a0 <TIM_OC6_SetConfig+0xb4>)
 800e118:	4013      	ands	r3, r2
 800e11a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	021b      	lsls	r3, r3, #8
 800e122:	68fa      	ldr	r2, [r7, #12]
 800e124:	4313      	orrs	r3, r2
 800e126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e12e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	689b      	ldr	r3, [r3, #8]
 800e134:	051b      	lsls	r3, r3, #20
 800e136:	693a      	ldr	r2, [r7, #16]
 800e138:	4313      	orrs	r3, r2
 800e13a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	4a19      	ldr	r2, [pc, #100]	@ (800e1a4 <TIM_OC6_SetConfig+0xb8>)
 800e140:	4293      	cmp	r3, r2
 800e142:	d00f      	beq.n	800e164 <TIM_OC6_SetConfig+0x78>
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	4a18      	ldr	r2, [pc, #96]	@ (800e1a8 <TIM_OC6_SetConfig+0xbc>)
 800e148:	4293      	cmp	r3, r2
 800e14a:	d00b      	beq.n	800e164 <TIM_OC6_SetConfig+0x78>
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	4a17      	ldr	r2, [pc, #92]	@ (800e1ac <TIM_OC6_SetConfig+0xc0>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d007      	beq.n	800e164 <TIM_OC6_SetConfig+0x78>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	4a16      	ldr	r2, [pc, #88]	@ (800e1b0 <TIM_OC6_SetConfig+0xc4>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d003      	beq.n	800e164 <TIM_OC6_SetConfig+0x78>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4a15      	ldr	r2, [pc, #84]	@ (800e1b4 <TIM_OC6_SetConfig+0xc8>)
 800e160:	4293      	cmp	r3, r2
 800e162:	d109      	bne.n	800e178 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e16a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	695b      	ldr	r3, [r3, #20]
 800e170:	029b      	lsls	r3, r3, #10
 800e172:	697a      	ldr	r2, [r7, #20]
 800e174:	4313      	orrs	r3, r2
 800e176:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	697a      	ldr	r2, [r7, #20]
 800e17c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	68fa      	ldr	r2, [r7, #12]
 800e182:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	685a      	ldr	r2, [r3, #4]
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	693a      	ldr	r2, [r7, #16]
 800e190:	621a      	str	r2, [r3, #32]
}
 800e192:	bf00      	nop
 800e194:	371c      	adds	r7, #28
 800e196:	46bd      	mov	sp, r7
 800e198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19c:	4770      	bx	lr
 800e19e:	bf00      	nop
 800e1a0:	feff8fff 	.word	0xfeff8fff
 800e1a4:	40010000 	.word	0x40010000
 800e1a8:	40010400 	.word	0x40010400
 800e1ac:	40014000 	.word	0x40014000
 800e1b0:	40014400 	.word	0x40014400
 800e1b4:	40014800 	.word	0x40014800

0800e1b8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b084      	sub	sp, #16
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d109      	bne.n	800e1dc <HAL_TIMEx_PWMN_Start+0x24>
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e1ce:	b2db      	uxtb	r3, r3
 800e1d0:	2b01      	cmp	r3, #1
 800e1d2:	bf14      	ite	ne
 800e1d4:	2301      	movne	r3, #1
 800e1d6:	2300      	moveq	r3, #0
 800e1d8:	b2db      	uxtb	r3, r3
 800e1da:	e022      	b.n	800e222 <HAL_TIMEx_PWMN_Start+0x6a>
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2b04      	cmp	r3, #4
 800e1e0:	d109      	bne.n	800e1f6 <HAL_TIMEx_PWMN_Start+0x3e>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e1e8:	b2db      	uxtb	r3, r3
 800e1ea:	2b01      	cmp	r3, #1
 800e1ec:	bf14      	ite	ne
 800e1ee:	2301      	movne	r3, #1
 800e1f0:	2300      	moveq	r3, #0
 800e1f2:	b2db      	uxtb	r3, r3
 800e1f4:	e015      	b.n	800e222 <HAL_TIMEx_PWMN_Start+0x6a>
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	2b08      	cmp	r3, #8
 800e1fa:	d109      	bne.n	800e210 <HAL_TIMEx_PWMN_Start+0x58>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800e202:	b2db      	uxtb	r3, r3
 800e204:	2b01      	cmp	r3, #1
 800e206:	bf14      	ite	ne
 800e208:	2301      	movne	r3, #1
 800e20a:	2300      	moveq	r3, #0
 800e20c:	b2db      	uxtb	r3, r3
 800e20e:	e008      	b.n	800e222 <HAL_TIMEx_PWMN_Start+0x6a>
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800e216:	b2db      	uxtb	r3, r3
 800e218:	2b01      	cmp	r3, #1
 800e21a:	bf14      	ite	ne
 800e21c:	2301      	movne	r3, #1
 800e21e:	2300      	moveq	r3, #0
 800e220:	b2db      	uxtb	r3, r3
 800e222:	2b00      	cmp	r3, #0
 800e224:	d001      	beq.n	800e22a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800e226:	2301      	movs	r3, #1
 800e228:	e07d      	b.n	800e326 <HAL_TIMEx_PWMN_Start+0x16e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d104      	bne.n	800e23a <HAL_TIMEx_PWMN_Start+0x82>
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2202      	movs	r2, #2
 800e234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e238:	e013      	b.n	800e262 <HAL_TIMEx_PWMN_Start+0xaa>
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	2b04      	cmp	r3, #4
 800e23e:	d104      	bne.n	800e24a <HAL_TIMEx_PWMN_Start+0x92>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2202      	movs	r2, #2
 800e244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e248:	e00b      	b.n	800e262 <HAL_TIMEx_PWMN_Start+0xaa>
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	2b08      	cmp	r3, #8
 800e24e:	d104      	bne.n	800e25a <HAL_TIMEx_PWMN_Start+0xa2>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2202      	movs	r2, #2
 800e254:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e258:	e003      	b.n	800e262 <HAL_TIMEx_PWMN_Start+0xaa>
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2202      	movs	r2, #2
 800e25e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	2204      	movs	r2, #4
 800e268:	6839      	ldr	r1, [r7, #0]
 800e26a:	4618      	mov	r0, r3
 800e26c:	f000 f9b0 	bl	800e5d0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e27e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4a2a      	ldr	r2, [pc, #168]	@ (800e330 <HAL_TIMEx_PWMN_Start+0x178>)
 800e286:	4293      	cmp	r3, r2
 800e288:	d02c      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e292:	d027      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4a26      	ldr	r2, [pc, #152]	@ (800e334 <HAL_TIMEx_PWMN_Start+0x17c>)
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d022      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	4a25      	ldr	r2, [pc, #148]	@ (800e338 <HAL_TIMEx_PWMN_Start+0x180>)
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d01d      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	4a23      	ldr	r2, [pc, #140]	@ (800e33c <HAL_TIMEx_PWMN_Start+0x184>)
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	d018      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a22      	ldr	r2, [pc, #136]	@ (800e340 <HAL_TIMEx_PWMN_Start+0x188>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d013      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a20      	ldr	r2, [pc, #128]	@ (800e344 <HAL_TIMEx_PWMN_Start+0x18c>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d00e      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	4a1f      	ldr	r2, [pc, #124]	@ (800e348 <HAL_TIMEx_PWMN_Start+0x190>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d009      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4a1d      	ldr	r2, [pc, #116]	@ (800e34c <HAL_TIMEx_PWMN_Start+0x194>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d004      	beq.n	800e2e4 <HAL_TIMEx_PWMN_Start+0x12c>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	4a1c      	ldr	r2, [pc, #112]	@ (800e350 <HAL_TIMEx_PWMN_Start+0x198>)
 800e2e0:	4293      	cmp	r3, r2
 800e2e2:	d115      	bne.n	800e310 <HAL_TIMEx_PWMN_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	689a      	ldr	r2, [r3, #8]
 800e2ea:	4b1a      	ldr	r3, [pc, #104]	@ (800e354 <HAL_TIMEx_PWMN_Start+0x19c>)
 800e2ec:	4013      	ands	r3, r2
 800e2ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	2b06      	cmp	r3, #6
 800e2f4:	d015      	beq.n	800e322 <HAL_TIMEx_PWMN_Start+0x16a>
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e2fc:	d011      	beq.n	800e322 <HAL_TIMEx_PWMN_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	681a      	ldr	r2, [r3, #0]
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f042 0201 	orr.w	r2, r2, #1
 800e30c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e30e:	e008      	b.n	800e322 <HAL_TIMEx_PWMN_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f042 0201 	orr.w	r2, r2, #1
 800e31e:	601a      	str	r2, [r3, #0]
 800e320:	e000      	b.n	800e324 <HAL_TIMEx_PWMN_Start+0x16c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e322:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e324:	2300      	movs	r3, #0
}
 800e326:	4618      	mov	r0, r3
 800e328:	3710      	adds	r7, #16
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
 800e32e:	bf00      	nop
 800e330:	40010000 	.word	0x40010000
 800e334:	40000400 	.word	0x40000400
 800e338:	40000800 	.word	0x40000800
 800e33c:	40000c00 	.word	0x40000c00
 800e340:	40010400 	.word	0x40010400
 800e344:	40001800 	.word	0x40001800
 800e348:	40014000 	.word	0x40014000
 800e34c:	4000e000 	.word	0x4000e000
 800e350:	4000e400 	.word	0x4000e400
 800e354:	00010007 	.word	0x00010007

0800e358 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d101      	bne.n	800e370 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e36c:	2302      	movs	r3, #2
 800e36e:	e077      	b.n	800e460 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2201      	movs	r2, #1
 800e374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2202      	movs	r2, #2
 800e37c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	685b      	ldr	r3, [r3, #4]
 800e386:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	689b      	ldr	r3, [r3, #8]
 800e38e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	4a35      	ldr	r2, [pc, #212]	@ (800e46c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e396:	4293      	cmp	r3, r2
 800e398:	d004      	beq.n	800e3a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	4a34      	ldr	r2, [pc, #208]	@ (800e470 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e3a0:	4293      	cmp	r3, r2
 800e3a2:	d108      	bne.n	800e3b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e3aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	4313      	orrs	r3, r2
 800e3b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	4313      	orrs	r3, r2
 800e3c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	68fa      	ldr	r2, [r7, #12]
 800e3ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	4a25      	ldr	r2, [pc, #148]	@ (800e46c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d02c      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3e2:	d027      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4a22      	ldr	r2, [pc, #136]	@ (800e474 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d022      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	4a21      	ldr	r2, [pc, #132]	@ (800e478 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e3f4:	4293      	cmp	r3, r2
 800e3f6:	d01d      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	4a1f      	ldr	r2, [pc, #124]	@ (800e47c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d018      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	4a1a      	ldr	r2, [pc, #104]	@ (800e470 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e408:	4293      	cmp	r3, r2
 800e40a:	d013      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	4a1b      	ldr	r2, [pc, #108]	@ (800e480 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e412:	4293      	cmp	r3, r2
 800e414:	d00e      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	4a1a      	ldr	r2, [pc, #104]	@ (800e484 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800e41c:	4293      	cmp	r3, r2
 800e41e:	d009      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4a18      	ldr	r2, [pc, #96]	@ (800e488 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800e426:	4293      	cmp	r3, r2
 800e428:	d004      	beq.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	4a17      	ldr	r2, [pc, #92]	@ (800e48c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800e430:	4293      	cmp	r3, r2
 800e432:	d10c      	bne.n	800e44e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e434:	68bb      	ldr	r3, [r7, #8]
 800e436:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e43a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	689b      	ldr	r3, [r3, #8]
 800e440:	68ba      	ldr	r2, [r7, #8]
 800e442:	4313      	orrs	r3, r2
 800e444:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	68ba      	ldr	r2, [r7, #8]
 800e44c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2201      	movs	r2, #1
 800e452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2200      	movs	r2, #0
 800e45a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e45e:	2300      	movs	r3, #0
}
 800e460:	4618      	mov	r0, r3
 800e462:	3714      	adds	r7, #20
 800e464:	46bd      	mov	sp, r7
 800e466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46a:	4770      	bx	lr
 800e46c:	40010000 	.word	0x40010000
 800e470:	40010400 	.word	0x40010400
 800e474:	40000400 	.word	0x40000400
 800e478:	40000800 	.word	0x40000800
 800e47c:	40000c00 	.word	0x40000c00
 800e480:	40001800 	.word	0x40001800
 800e484:	40014000 	.word	0x40014000
 800e488:	4000e000 	.word	0x4000e000
 800e48c:	4000e400 	.word	0x4000e400

0800e490 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e490:	b480      	push	{r7}
 800e492:	b085      	sub	sp, #20
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e49a:	2300      	movs	r3, #0
 800e49c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e4a4:	2b01      	cmp	r3, #1
 800e4a6:	d101      	bne.n	800e4ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e4a8:	2302      	movs	r3, #2
 800e4aa:	e087      	b.n	800e5bc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	68db      	ldr	r3, [r3, #12]
 800e4be:	4313      	orrs	r3, r2
 800e4c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	689b      	ldr	r3, [r3, #8]
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	685b      	ldr	r3, [r3, #4]
 800e4da:	4313      	orrs	r3, r2
 800e4dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	4313      	orrs	r3, r2
 800e4ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	691b      	ldr	r3, [r3, #16]
 800e4f6:	4313      	orrs	r3, r2
 800e4f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	695b      	ldr	r3, [r3, #20]
 800e504:	4313      	orrs	r3, r2
 800e506:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e512:	4313      	orrs	r3, r2
 800e514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	699b      	ldr	r3, [r3, #24]
 800e520:	041b      	lsls	r3, r3, #16
 800e522:	4313      	orrs	r3, r2
 800e524:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	4a27      	ldr	r2, [pc, #156]	@ (800e5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d004      	beq.n	800e53a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4a25      	ldr	r2, [pc, #148]	@ (800e5cc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d106      	bne.n	800e548 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	69db      	ldr	r3, [r3, #28]
 800e544:	4313      	orrs	r3, r2
 800e546:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	4a1e      	ldr	r2, [pc, #120]	@ (800e5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e54e:	4293      	cmp	r3, r2
 800e550:	d004      	beq.n	800e55c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	4a1d      	ldr	r2, [pc, #116]	@ (800e5cc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e558:	4293      	cmp	r3, r2
 800e55a:	d126      	bne.n	800e5aa <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e566:	051b      	lsls	r3, r3, #20
 800e568:	4313      	orrs	r3, r2
 800e56a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	6a1b      	ldr	r3, [r3, #32]
 800e576:	4313      	orrs	r3, r2
 800e578:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e584:	4313      	orrs	r3, r2
 800e586:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4a0e      	ldr	r2, [pc, #56]	@ (800e5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e58e:	4293      	cmp	r3, r2
 800e590:	d004      	beq.n	800e59c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4a0d      	ldr	r2, [pc, #52]	@ (800e5cc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e598:	4293      	cmp	r3, r2
 800e59a:	d106      	bne.n	800e5aa <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	68fa      	ldr	r2, [r7, #12]
 800e5b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e5ba:	2300      	movs	r3, #0
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3714      	adds	r7, #20
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr
 800e5c8:	40010000 	.word	0x40010000
 800e5cc:	40010400 	.word	0x40010400

0800e5d0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	b087      	sub	sp, #28
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	60f8      	str	r0, [r7, #12]
 800e5d8:	60b9      	str	r1, [r7, #8]
 800e5da:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e5dc:	68bb      	ldr	r3, [r7, #8]
 800e5de:	f003 031f 	and.w	r3, r3, #31
 800e5e2:	2204      	movs	r2, #4
 800e5e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e5e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	6a1a      	ldr	r2, [r3, #32]
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	43db      	mvns	r3, r3
 800e5f2:	401a      	ands	r2, r3
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	6a1a      	ldr	r2, [r3, #32]
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	f003 031f 	and.w	r3, r3, #31
 800e602:	6879      	ldr	r1, [r7, #4]
 800e604:	fa01 f303 	lsl.w	r3, r1, r3
 800e608:	431a      	orrs	r2, r3
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	621a      	str	r2, [r3, #32]
}
 800e60e:	bf00      	nop
 800e610:	371c      	adds	r7, #28
 800e612:	46bd      	mov	sp, r7
 800e614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e618:	4770      	bx	lr
	...

0800e61c <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b082      	sub	sp, #8
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
 800e624:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800e626:	683a      	ldr	r2, [r7, #0]
 800e628:	2101      	movs	r1, #1
 800e62a:	4895      	ldr	r0, [pc, #596]	@ (800e880 <network_configure_activations+0x264>)
 800e62c:	f001 f832 	bl	800f694 <ai_platform_get_activations_map>
 800e630:	4603      	mov	r3, r0
 800e632:	2b00      	cmp	r3, #0
 800e634:	f000 82e8 	beq.w	800ec08 <network_configure_activations+0x5ec>
    /* Updating activations (byte) offsets */
    
    serving_default_x0_output_array.data = AI_PTR(g_network_activations_map[0] + 71424);
 800e638:	4b91      	ldr	r3, [pc, #580]	@ (800e880 <network_configure_activations+0x264>)
 800e63a:	681a      	ldr	r2, [r3, #0]
 800e63c:	4b91      	ldr	r3, [pc, #580]	@ (800e884 <network_configure_activations+0x268>)
 800e63e:	4413      	add	r3, r2
 800e640:	4a91      	ldr	r2, [pc, #580]	@ (800e888 <network_configure_activations+0x26c>)
 800e642:	6093      	str	r3, [r2, #8]
    serving_default_x0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 71424);
 800e644:	4b8e      	ldr	r3, [pc, #568]	@ (800e880 <network_configure_activations+0x264>)
 800e646:	681a      	ldr	r2, [r3, #0]
 800e648:	4b8e      	ldr	r3, [pc, #568]	@ (800e884 <network_configure_activations+0x268>)
 800e64a:	4413      	add	r3, r2
 800e64c:	4a8e      	ldr	r2, [pc, #568]	@ (800e888 <network_configure_activations+0x26c>)
 800e64e:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 99076);
 800e650:	4b8b      	ldr	r3, [pc, #556]	@ (800e880 <network_configure_activations+0x264>)
 800e652:	681a      	ldr	r2, [r3, #0]
 800e654:	4b8d      	ldr	r3, [pc, #564]	@ (800e88c <network_configure_activations+0x270>)
 800e656:	4413      	add	r3, r2
 800e658:	4a8d      	ldr	r2, [pc, #564]	@ (800e890 <network_configure_activations+0x274>)
 800e65a:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 99076);
 800e65c:	4b88      	ldr	r3, [pc, #544]	@ (800e880 <network_configure_activations+0x264>)
 800e65e:	681a      	ldr	r2, [r3, #0]
 800e660:	4b8a      	ldr	r3, [pc, #552]	@ (800e88c <network_configure_activations+0x270>)
 800e662:	4413      	add	r3, r2
 800e664:	4a8a      	ldr	r2, [pc, #552]	@ (800e890 <network_configure_activations+0x274>)
 800e666:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 61424);
 800e668:	4b85      	ldr	r3, [pc, #532]	@ (800e880 <network_configure_activations+0x264>)
 800e66a:	681a      	ldr	r2, [r3, #0]
 800e66c:	f64e 73f0 	movw	r3, #61424	@ 0xeff0
 800e670:	4413      	add	r3, r2
 800e672:	4a88      	ldr	r2, [pc, #544]	@ (800e894 <network_configure_activations+0x278>)
 800e674:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 61424);
 800e676:	4b82      	ldr	r3, [pc, #520]	@ (800e880 <network_configure_activations+0x264>)
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	f64e 73f0 	movw	r3, #61424	@ 0xeff0
 800e67e:	4413      	add	r3, r2
 800e680:	4a84      	ldr	r2, [pc, #528]	@ (800e894 <network_configure_activations+0x278>)
 800e682:	60d3      	str	r3, [r2, #12]
    conv2d_1_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 58288);
 800e684:	4b7e      	ldr	r3, [pc, #504]	@ (800e880 <network_configure_activations+0x264>)
 800e686:	681a      	ldr	r2, [r3, #0]
 800e688:	f24e 33b0 	movw	r3, #58288	@ 0xe3b0
 800e68c:	4413      	add	r3, r2
 800e68e:	4a82      	ldr	r2, [pc, #520]	@ (800e898 <network_configure_activations+0x27c>)
 800e690:	6093      	str	r3, [r2, #8]
    conv2d_1_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 58288);
 800e692:	4b7b      	ldr	r3, [pc, #492]	@ (800e880 <network_configure_activations+0x264>)
 800e694:	681a      	ldr	r2, [r3, #0]
 800e696:	f24e 33b0 	movw	r3, #58288	@ 0xe3b0
 800e69a:	4413      	add	r3, r2
 800e69c:	4a7e      	ldr	r2, [pc, #504]	@ (800e898 <network_configure_activations+0x27c>)
 800e69e:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 98288);
 800e6a0:	4b77      	ldr	r3, [pc, #476]	@ (800e880 <network_configure_activations+0x264>)
 800e6a2:	681a      	ldr	r2, [r3, #0]
 800e6a4:	4b7d      	ldr	r3, [pc, #500]	@ (800e89c <network_configure_activations+0x280>)
 800e6a6:	4413      	add	r3, r2
 800e6a8:	4a7d      	ldr	r2, [pc, #500]	@ (800e8a0 <network_configure_activations+0x284>)
 800e6aa:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 98288);
 800e6ac:	4b74      	ldr	r3, [pc, #464]	@ (800e880 <network_configure_activations+0x264>)
 800e6ae:	681a      	ldr	r2, [r3, #0]
 800e6b0:	4b7a      	ldr	r3, [pc, #488]	@ (800e89c <network_configure_activations+0x280>)
 800e6b2:	4413      	add	r3, r2
 800e6b4:	4a7a      	ldr	r2, [pc, #488]	@ (800e8a0 <network_configure_activations+0x284>)
 800e6b6:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 57520);
 800e6b8:	4b71      	ldr	r3, [pc, #452]	@ (800e880 <network_configure_activations+0x264>)
 800e6ba:	681a      	ldr	r2, [r3, #0]
 800e6bc:	f24e 03b0 	movw	r3, #57520	@ 0xe0b0
 800e6c0:	4413      	add	r3, r2
 800e6c2:	4a78      	ldr	r2, [pc, #480]	@ (800e8a4 <network_configure_activations+0x288>)
 800e6c4:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 57520);
 800e6c6:	4b6e      	ldr	r3, [pc, #440]	@ (800e880 <network_configure_activations+0x264>)
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	f24e 03b0 	movw	r3, #57520	@ 0xe0b0
 800e6ce:	4413      	add	r3, r2
 800e6d0:	4a74      	ldr	r2, [pc, #464]	@ (800e8a4 <network_configure_activations+0x288>)
 800e6d2:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 100128);
 800e6d4:	4b6a      	ldr	r3, [pc, #424]	@ (800e880 <network_configure_activations+0x264>)
 800e6d6:	681a      	ldr	r2, [r3, #0]
 800e6d8:	4b73      	ldr	r3, [pc, #460]	@ (800e8a8 <network_configure_activations+0x28c>)
 800e6da:	4413      	add	r3, r2
 800e6dc:	4a73      	ldr	r2, [pc, #460]	@ (800e8ac <network_configure_activations+0x290>)
 800e6de:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 100128);
 800e6e0:	4b67      	ldr	r3, [pc, #412]	@ (800e880 <network_configure_activations+0x264>)
 800e6e2:	681a      	ldr	r2, [r3, #0]
 800e6e4:	4b70      	ldr	r3, [pc, #448]	@ (800e8a8 <network_configure_activations+0x28c>)
 800e6e6:	4413      	add	r3, r2
 800e6e8:	4a70      	ldr	r2, [pc, #448]	@ (800e8ac <network_configure_activations+0x290>)
 800e6ea:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 100272);
 800e6ec:	4b64      	ldr	r3, [pc, #400]	@ (800e880 <network_configure_activations+0x264>)
 800e6ee:	681a      	ldr	r2, [r3, #0]
 800e6f0:	4b6f      	ldr	r3, [pc, #444]	@ (800e8b0 <network_configure_activations+0x294>)
 800e6f2:	4413      	add	r3, r2
 800e6f4:	4a6f      	ldr	r2, [pc, #444]	@ (800e8b4 <network_configure_activations+0x298>)
 800e6f6:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 100272);
 800e6f8:	4b61      	ldr	r3, [pc, #388]	@ (800e880 <network_configure_activations+0x264>)
 800e6fa:	681a      	ldr	r2, [r3, #0]
 800e6fc:	4b6c      	ldr	r3, [pc, #432]	@ (800e8b0 <network_configure_activations+0x294>)
 800e6fe:	4413      	add	r3, r2
 800e700:	4a6c      	ldr	r2, [pc, #432]	@ (800e8b4 <network_configure_activations+0x298>)
 800e702:	60d3      	str	r3, [r2, #12]
    conv2d_3_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 118704);
 800e704:	4b5e      	ldr	r3, [pc, #376]	@ (800e880 <network_configure_activations+0x264>)
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	4b6b      	ldr	r3, [pc, #428]	@ (800e8b8 <network_configure_activations+0x29c>)
 800e70a:	4413      	add	r3, r2
 800e70c:	4a6b      	ldr	r2, [pc, #428]	@ (800e8bc <network_configure_activations+0x2a0>)
 800e70e:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 118704);
 800e710:	4b5b      	ldr	r3, [pc, #364]	@ (800e880 <network_configure_activations+0x264>)
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	4b68      	ldr	r3, [pc, #416]	@ (800e8b8 <network_configure_activations+0x29c>)
 800e716:	4413      	add	r3, r2
 800e718:	4a68      	ldr	r2, [pc, #416]	@ (800e8bc <network_configure_activations+0x2a0>)
 800e71a:	60d3      	str	r3, [r2, #12]
    conv2d_3_output_array.data = AI_PTR(g_network_activations_map[0] + 5808);
 800e71c:	4b58      	ldr	r3, [pc, #352]	@ (800e880 <network_configure_activations+0x264>)
 800e71e:	681a      	ldr	r2, [r3, #0]
 800e720:	f241 63b0 	movw	r3, #5808	@ 0x16b0
 800e724:	4413      	add	r3, r2
 800e726:	4a66      	ldr	r2, [pc, #408]	@ (800e8c0 <network_configure_activations+0x2a4>)
 800e728:	6093      	str	r3, [r2, #8]
    conv2d_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5808);
 800e72a:	4b55      	ldr	r3, [pc, #340]	@ (800e880 <network_configure_activations+0x264>)
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	f241 63b0 	movw	r3, #5808	@ 0x16b0
 800e732:	4413      	add	r3, r2
 800e734:	4a62      	ldr	r2, [pc, #392]	@ (800e8c0 <network_configure_activations+0x2a4>)
 800e736:	60d3      	str	r3, [r2, #12]
    conv2d_5_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 1152);
 800e738:	4b51      	ldr	r3, [pc, #324]	@ (800e880 <network_configure_activations+0x264>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 800e740:	4a60      	ldr	r2, [pc, #384]	@ (800e8c4 <network_configure_activations+0x2a8>)
 800e742:	6093      	str	r3, [r2, #8]
    conv2d_5_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1152);
 800e744:	4b4e      	ldr	r3, [pc, #312]	@ (800e880 <network_configure_activations+0x264>)
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 800e74c:	4a5d      	ldr	r2, [pc, #372]	@ (800e8c4 <network_configure_activations+0x2a8>)
 800e74e:	60d3      	str	r3, [r2, #12]
    conv2d_5_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 117436);
 800e750:	4b4b      	ldr	r3, [pc, #300]	@ (800e880 <network_configure_activations+0x264>)
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	4b5c      	ldr	r3, [pc, #368]	@ (800e8c8 <network_configure_activations+0x2ac>)
 800e756:	4413      	add	r3, r2
 800e758:	4a5c      	ldr	r2, [pc, #368]	@ (800e8cc <network_configure_activations+0x2b0>)
 800e75a:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 117436);
 800e75c:	4b48      	ldr	r3, [pc, #288]	@ (800e880 <network_configure_activations+0x264>)
 800e75e:	681a      	ldr	r2, [r3, #0]
 800e760:	4b59      	ldr	r3, [pc, #356]	@ (800e8c8 <network_configure_activations+0x2ac>)
 800e762:	4413      	add	r3, r2
 800e764:	4a59      	ldr	r2, [pc, #356]	@ (800e8cc <network_configure_activations+0x2b0>)
 800e766:	60d3      	str	r3, [r2, #12]
    conv2d_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e768:	4b45      	ldr	r3, [pc, #276]	@ (800e880 <network_configure_activations+0x264>)
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	4a58      	ldr	r2, [pc, #352]	@ (800e8d0 <network_configure_activations+0x2b4>)
 800e76e:	6093      	str	r3, [r2, #8]
    conv2d_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e770:	4b43      	ldr	r3, [pc, #268]	@ (800e880 <network_configure_activations+0x264>)
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	4a56      	ldr	r2, [pc, #344]	@ (800e8d0 <network_configure_activations+0x2b4>)
 800e776:	60d3      	str	r3, [r2, #12]
    conv2d_6_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 27648);
 800e778:	4b41      	ldr	r3, [pc, #260]	@ (800e880 <network_configure_activations+0x264>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	f503 43d8 	add.w	r3, r3, #27648	@ 0x6c00
 800e780:	4a54      	ldr	r2, [pc, #336]	@ (800e8d4 <network_configure_activations+0x2b8>)
 800e782:	6093      	str	r3, [r2, #8]
    conv2d_6_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 27648);
 800e784:	4b3e      	ldr	r3, [pc, #248]	@ (800e880 <network_configure_activations+0x264>)
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f503 43d8 	add.w	r3, r3, #27648	@ 0x6c00
 800e78c:	4a51      	ldr	r2, [pc, #324]	@ (800e8d4 <network_configure_activations+0x2b8>)
 800e78e:	60d3      	str	r3, [r2, #12]
    conv2d_6_output_array.data = AI_PTR(g_network_activations_map[0] + 27920);
 800e790:	4b3b      	ldr	r3, [pc, #236]	@ (800e880 <network_configure_activations+0x264>)
 800e792:	681a      	ldr	r2, [r3, #0]
 800e794:	f646 5310 	movw	r3, #27920	@ 0x6d10
 800e798:	4413      	add	r3, r2
 800e79a:	4a4f      	ldr	r2, [pc, #316]	@ (800e8d8 <network_configure_activations+0x2bc>)
 800e79c:	6093      	str	r3, [r2, #8]
    conv2d_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 27920);
 800e79e:	4b38      	ldr	r3, [pc, #224]	@ (800e880 <network_configure_activations+0x264>)
 800e7a0:	681a      	ldr	r2, [r3, #0]
 800e7a2:	f646 5310 	movw	r3, #27920	@ 0x6d10
 800e7a6:	4413      	add	r3, r2
 800e7a8:	4a4b      	ldr	r2, [pc, #300]	@ (800e8d8 <network_configure_activations+0x2bc>)
 800e7aa:	60d3      	str	r3, [r2, #12]
    conv2d_7_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e7ac:	4b34      	ldr	r3, [pc, #208]	@ (800e880 <network_configure_activations+0x264>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	4a4a      	ldr	r2, [pc, #296]	@ (800e8dc <network_configure_activations+0x2c0>)
 800e7b2:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e7b4:	4b32      	ldr	r3, [pc, #200]	@ (800e880 <network_configure_activations+0x264>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	4a48      	ldr	r2, [pc, #288]	@ (800e8dc <network_configure_activations+0x2c0>)
 800e7ba:	60d3      	str	r3, [r2, #12]
    conv2d_7_output_array.data = AI_PTR(g_network_activations_map[0] + 32528);
 800e7bc:	4b30      	ldr	r3, [pc, #192]	@ (800e880 <network_configure_activations+0x264>)
 800e7be:	681a      	ldr	r2, [r3, #0]
 800e7c0:	f647 7310 	movw	r3, #32528	@ 0x7f10
 800e7c4:	4413      	add	r3, r2
 800e7c6:	4a46      	ldr	r2, [pc, #280]	@ (800e8e0 <network_configure_activations+0x2c4>)
 800e7c8:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 32528);
 800e7ca:	4b2d      	ldr	r3, [pc, #180]	@ (800e880 <network_configure_activations+0x264>)
 800e7cc:	681a      	ldr	r2, [r3, #0]
 800e7ce:	f647 7310 	movw	r3, #32528	@ 0x7f10
 800e7d2:	4413      	add	r3, r2
 800e7d4:	4a42      	ldr	r2, [pc, #264]	@ (800e8e0 <network_configure_activations+0x2c4>)
 800e7d6:	60d3      	str	r3, [r2, #12]
    conv2d_8_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 60176);
 800e7d8:	4b29      	ldr	r3, [pc, #164]	@ (800e880 <network_configure_activations+0x264>)
 800e7da:	681a      	ldr	r2, [r3, #0]
 800e7dc:	f64e 3310 	movw	r3, #60176	@ 0xeb10
 800e7e0:	4413      	add	r3, r2
 800e7e2:	4a40      	ldr	r2, [pc, #256]	@ (800e8e4 <network_configure_activations+0x2c8>)
 800e7e4:	6093      	str	r3, [r2, #8]
    conv2d_8_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 60176);
 800e7e6:	4b26      	ldr	r3, [pc, #152]	@ (800e880 <network_configure_activations+0x264>)
 800e7e8:	681a      	ldr	r2, [r3, #0]
 800e7ea:	f64e 3310 	movw	r3, #60176	@ 0xeb10
 800e7ee:	4413      	add	r3, r2
 800e7f0:	4a3c      	ldr	r2, [pc, #240]	@ (800e8e4 <network_configure_activations+0x2c8>)
 800e7f2:	60d3      	str	r3, [r2, #12]
    conv2d_8_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e7f4:	4b22      	ldr	r3, [pc, #136]	@ (800e880 <network_configure_activations+0x264>)
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	4a3b      	ldr	r2, [pc, #236]	@ (800e8e8 <network_configure_activations+0x2cc>)
 800e7fa:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e7fc:	4b20      	ldr	r3, [pc, #128]	@ (800e880 <network_configure_activations+0x264>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	4a39      	ldr	r2, [pc, #228]	@ (800e8e8 <network_configure_activations+0x2cc>)
 800e802:	60d3      	str	r3, [r2, #12]
    conv2d_8_output_array.data = AI_PTR(g_network_activations_map[0] + 32528);
 800e804:	4b1e      	ldr	r3, [pc, #120]	@ (800e880 <network_configure_activations+0x264>)
 800e806:	681a      	ldr	r2, [r3, #0]
 800e808:	f647 7310 	movw	r3, #32528	@ 0x7f10
 800e80c:	4413      	add	r3, r2
 800e80e:	4a37      	ldr	r2, [pc, #220]	@ (800e8ec <network_configure_activations+0x2d0>)
 800e810:	6093      	str	r3, [r2, #8]
    conv2d_8_output_array.data_start = AI_PTR(g_network_activations_map[0] + 32528);
 800e812:	4b1b      	ldr	r3, [pc, #108]	@ (800e880 <network_configure_activations+0x264>)
 800e814:	681a      	ldr	r2, [r3, #0]
 800e816:	f647 7310 	movw	r3, #32528	@ 0x7f10
 800e81a:	4413      	add	r3, r2
 800e81c:	4a33      	ldr	r2, [pc, #204]	@ (800e8ec <network_configure_activations+0x2d0>)
 800e81e:	60d3      	str	r3, [r2, #12]
    conv2d_9_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e820:	4b17      	ldr	r3, [pc, #92]	@ (800e880 <network_configure_activations+0x264>)
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	4a32      	ldr	r2, [pc, #200]	@ (800e8f0 <network_configure_activations+0x2d4>)
 800e826:	6093      	str	r3, [r2, #8]
    conv2d_9_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e828:	4b15      	ldr	r3, [pc, #84]	@ (800e880 <network_configure_activations+0x264>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	4a30      	ldr	r2, [pc, #192]	@ (800e8f0 <network_configure_activations+0x2d4>)
 800e82e:	60d3      	str	r3, [r2, #12]
    conv2d_9_output_array.data = AI_PTR(g_network_activations_map[0] + 272);
 800e830:	4b13      	ldr	r3, [pc, #76]	@ (800e880 <network_configure_activations+0x264>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e838:	4a2e      	ldr	r2, [pc, #184]	@ (800e8f4 <network_configure_activations+0x2d8>)
 800e83a:	6093      	str	r3, [r2, #8]
    conv2d_9_output_array.data_start = AI_PTR(g_network_activations_map[0] + 272);
 800e83c:	4b10      	ldr	r3, [pc, #64]	@ (800e880 <network_configure_activations+0x264>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e844:	4a2b      	ldr	r2, [pc, #172]	@ (800e8f4 <network_configure_activations+0x2d8>)
 800e846:	60d3      	str	r3, [r2, #12]
    eltwise_10_output_array.data = AI_PTR(g_network_activations_map[0] + 4880);
 800e848:	4b0d      	ldr	r3, [pc, #52]	@ (800e880 <network_configure_activations+0x264>)
 800e84a:	681a      	ldr	r2, [r3, #0]
 800e84c:	f241 3310 	movw	r3, #4880	@ 0x1310
 800e850:	4413      	add	r3, r2
 800e852:	4a29      	ldr	r2, [pc, #164]	@ (800e8f8 <network_configure_activations+0x2dc>)
 800e854:	6093      	str	r3, [r2, #8]
    eltwise_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4880);
 800e856:	4b0a      	ldr	r3, [pc, #40]	@ (800e880 <network_configure_activations+0x264>)
 800e858:	681a      	ldr	r2, [r3, #0]
 800e85a:	f241 3310 	movw	r3, #4880	@ 0x1310
 800e85e:	4413      	add	r3, r2
 800e860:	4a25      	ldr	r2, [pc, #148]	@ (800e8f8 <network_configure_activations+0x2dc>)
 800e862:	60d3      	str	r3, [r2, #12]
    conv2d_11_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e864:	4b06      	ldr	r3, [pc, #24]	@ (800e880 <network_configure_activations+0x264>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4a24      	ldr	r2, [pc, #144]	@ (800e8fc <network_configure_activations+0x2e0>)
 800e86a:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e86c:	4b04      	ldr	r3, [pc, #16]	@ (800e880 <network_configure_activations+0x264>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4a22      	ldr	r2, [pc, #136]	@ (800e8fc <network_configure_activations+0x2e0>)
 800e872:	60d3      	str	r3, [r2, #12]
    conv2d_11_output_array.data = AI_PTR(g_network_activations_map[0] + 9488);
 800e874:	4b02      	ldr	r3, [pc, #8]	@ (800e880 <network_configure_activations+0x264>)
 800e876:	681a      	ldr	r2, [r3, #0]
 800e878:	f242 5310 	movw	r3, #9488	@ 0x2510
 800e87c:	4413      	add	r3, r2
 800e87e:	e03f      	b.n	800e900 <network_configure_activations+0x2e4>
 800e880:	24030bc0 	.word	0x24030bc0
 800e884:	00011700 	.word	0x00011700
 800e888:	240000a4 	.word	0x240000a4
 800e88c:	00018304 	.word	0x00018304
 800e890:	24000544 	.word	0x24000544
 800e894:	240000b4 	.word	0x240000b4
 800e898:	240000c4 	.word	0x240000c4
 800e89c:	00017ff0 	.word	0x00017ff0
 800e8a0:	24000554 	.word	0x24000554
 800e8a4:	240000d4 	.word	0x240000d4
 800e8a8:	00018720 	.word	0x00018720
 800e8ac:	24000564 	.word	0x24000564
 800e8b0:	000187b0 	.word	0x000187b0
 800e8b4:	240000e4 	.word	0x240000e4
 800e8b8:	0001cfb0 	.word	0x0001cfb0
 800e8bc:	24000574 	.word	0x24000574
 800e8c0:	240000f4 	.word	0x240000f4
 800e8c4:	24000104 	.word	0x24000104
 800e8c8:	0001cabc 	.word	0x0001cabc
 800e8cc:	24000584 	.word	0x24000584
 800e8d0:	24000114 	.word	0x24000114
 800e8d4:	24000594 	.word	0x24000594
 800e8d8:	24000124 	.word	0x24000124
 800e8dc:	240005a4 	.word	0x240005a4
 800e8e0:	24000134 	.word	0x24000134
 800e8e4:	24000144 	.word	0x24000144
 800e8e8:	240005b4 	.word	0x240005b4
 800e8ec:	24000154 	.word	0x24000154
 800e8f0:	240005c4 	.word	0x240005c4
 800e8f4:	24000164 	.word	0x24000164
 800e8f8:	24000174 	.word	0x24000174
 800e8fc:	240005d4 	.word	0x240005d4
 800e900:	4a92      	ldr	r2, [pc, #584]	@ (800eb4c <network_configure_activations+0x530>)
 800e902:	6093      	str	r3, [r2, #8]
    conv2d_11_output_array.data_start = AI_PTR(g_network_activations_map[0] + 9488);
 800e904:	4b92      	ldr	r3, [pc, #584]	@ (800eb50 <network_configure_activations+0x534>)
 800e906:	681a      	ldr	r2, [r3, #0]
 800e908:	f242 5310 	movw	r3, #9488	@ 0x2510
 800e90c:	4413      	add	r3, r2
 800e90e:	4a8f      	ldr	r2, [pc, #572]	@ (800eb4c <network_configure_activations+0x530>)
 800e910:	60d3      	str	r3, [r2, #12]
    conv2d_13_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 37136);
 800e912:	4b8f      	ldr	r3, [pc, #572]	@ (800eb50 <network_configure_activations+0x534>)
 800e914:	681a      	ldr	r2, [r3, #0]
 800e916:	f249 1310 	movw	r3, #37136	@ 0x9110
 800e91a:	4413      	add	r3, r2
 800e91c:	4a8d      	ldr	r2, [pc, #564]	@ (800eb54 <network_configure_activations+0x538>)
 800e91e:	6093      	str	r3, [r2, #8]
    conv2d_13_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 37136);
 800e920:	4b8b      	ldr	r3, [pc, #556]	@ (800eb50 <network_configure_activations+0x534>)
 800e922:	681a      	ldr	r2, [r3, #0]
 800e924:	f249 1310 	movw	r3, #37136	@ 0x9110
 800e928:	4413      	add	r3, r2
 800e92a:	4a8a      	ldr	r2, [pc, #552]	@ (800eb54 <network_configure_activations+0x538>)
 800e92c:	60d3      	str	r3, [r2, #12]
    conv2d_13_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e92e:	4b88      	ldr	r3, [pc, #544]	@ (800eb50 <network_configure_activations+0x534>)
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	4a89      	ldr	r2, [pc, #548]	@ (800eb58 <network_configure_activations+0x53c>)
 800e934:	6093      	str	r3, [r2, #8]
    conv2d_13_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e936:	4b86      	ldr	r3, [pc, #536]	@ (800eb50 <network_configure_activations+0x534>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	4a87      	ldr	r2, [pc, #540]	@ (800eb58 <network_configure_activations+0x53c>)
 800e93c:	60d3      	str	r3, [r2, #12]
    conv2d_13_output_array.data = AI_PTR(g_network_activations_map[0] + 1780);
 800e93e:	4b84      	ldr	r3, [pc, #528]	@ (800eb50 <network_configure_activations+0x534>)
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f203 63f4 	addw	r3, r3, #1780	@ 0x6f4
 800e946:	4a85      	ldr	r2, [pc, #532]	@ (800eb5c <network_configure_activations+0x540>)
 800e948:	6093      	str	r3, [r2, #8]
    conv2d_13_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1780);
 800e94a:	4b81      	ldr	r3, [pc, #516]	@ (800eb50 <network_configure_activations+0x534>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	f203 63f4 	addw	r3, r3, #1780	@ 0x6f4
 800e952:	4a82      	ldr	r2, [pc, #520]	@ (800eb5c <network_configure_activations+0x540>)
 800e954:	60d3      	str	r3, [r2, #12]
    conv2d_14_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e956:	4b7e      	ldr	r3, [pc, #504]	@ (800eb50 <network_configure_activations+0x534>)
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	4a81      	ldr	r2, [pc, #516]	@ (800eb60 <network_configure_activations+0x544>)
 800e95c:	6093      	str	r3, [r2, #8]
    conv2d_14_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e95e:	4b7c      	ldr	r3, [pc, #496]	@ (800eb50 <network_configure_activations+0x534>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	4a7f      	ldr	r2, [pc, #508]	@ (800eb60 <network_configure_activations+0x544>)
 800e964:	60d3      	str	r3, [r2, #12]
    conv2d_14_output_array.data = AI_PTR(g_network_activations_map[0] + 8692);
 800e966:	4b7a      	ldr	r3, [pc, #488]	@ (800eb50 <network_configure_activations+0x534>)
 800e968:	681a      	ldr	r2, [r3, #0]
 800e96a:	f242 13f4 	movw	r3, #8692	@ 0x21f4
 800e96e:	4413      	add	r3, r2
 800e970:	4a7c      	ldr	r2, [pc, #496]	@ (800eb64 <network_configure_activations+0x548>)
 800e972:	6093      	str	r3, [r2, #8]
    conv2d_14_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8692);
 800e974:	4b76      	ldr	r3, [pc, #472]	@ (800eb50 <network_configure_activations+0x534>)
 800e976:	681a      	ldr	r2, [r3, #0]
 800e978:	f242 13f4 	movw	r3, #8692	@ 0x21f4
 800e97c:	4413      	add	r3, r2
 800e97e:	4a79      	ldr	r2, [pc, #484]	@ (800eb64 <network_configure_activations+0x548>)
 800e980:	60d3      	str	r3, [r2, #12]
    conv2d_15_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e982:	4b73      	ldr	r3, [pc, #460]	@ (800eb50 <network_configure_activations+0x534>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a78      	ldr	r2, [pc, #480]	@ (800eb68 <network_configure_activations+0x54c>)
 800e988:	6093      	str	r3, [r2, #8]
    conv2d_15_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e98a:	4b71      	ldr	r3, [pc, #452]	@ (800eb50 <network_configure_activations+0x534>)
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a76      	ldr	r2, [pc, #472]	@ (800eb68 <network_configure_activations+0x54c>)
 800e990:	60d3      	str	r3, [r2, #12]
    conv2d_15_output_array.data = AI_PTR(g_network_activations_map[0] + 10996);
 800e992:	4b6f      	ldr	r3, [pc, #444]	@ (800eb50 <network_configure_activations+0x534>)
 800e994:	681a      	ldr	r2, [r3, #0]
 800e996:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800e99a:	4413      	add	r3, r2
 800e99c:	4a73      	ldr	r2, [pc, #460]	@ (800eb6c <network_configure_activations+0x550>)
 800e99e:	6093      	str	r3, [r2, #8]
    conv2d_15_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10996);
 800e9a0:	4b6b      	ldr	r3, [pc, #428]	@ (800eb50 <network_configure_activations+0x534>)
 800e9a2:	681a      	ldr	r2, [r3, #0]
 800e9a4:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800e9a8:	4413      	add	r3, r2
 800e9aa:	4a70      	ldr	r2, [pc, #448]	@ (800eb6c <network_configure_activations+0x550>)
 800e9ac:	60d3      	str	r3, [r2, #12]
    conv2d_16_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 24820);
 800e9ae:	4b68      	ldr	r3, [pc, #416]	@ (800eb50 <network_configure_activations+0x534>)
 800e9b0:	681a      	ldr	r2, [r3, #0]
 800e9b2:	f246 03f4 	movw	r3, #24820	@ 0x60f4
 800e9b6:	4413      	add	r3, r2
 800e9b8:	4a6d      	ldr	r2, [pc, #436]	@ (800eb70 <network_configure_activations+0x554>)
 800e9ba:	6093      	str	r3, [r2, #8]
    conv2d_16_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 24820);
 800e9bc:	4b64      	ldr	r3, [pc, #400]	@ (800eb50 <network_configure_activations+0x534>)
 800e9be:	681a      	ldr	r2, [r3, #0]
 800e9c0:	f246 03f4 	movw	r3, #24820	@ 0x60f4
 800e9c4:	4413      	add	r3, r2
 800e9c6:	4a6a      	ldr	r2, [pc, #424]	@ (800eb70 <network_configure_activations+0x554>)
 800e9c8:	60d3      	str	r3, [r2, #12]
    conv2d_16_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e9ca:	4b61      	ldr	r3, [pc, #388]	@ (800eb50 <network_configure_activations+0x534>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	4a69      	ldr	r2, [pc, #420]	@ (800eb74 <network_configure_activations+0x558>)
 800e9d0:	6093      	str	r3, [r2, #8]
    conv2d_16_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e9d2:	4b5f      	ldr	r3, [pc, #380]	@ (800eb50 <network_configure_activations+0x534>)
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	4a67      	ldr	r2, [pc, #412]	@ (800eb74 <network_configure_activations+0x558>)
 800e9d8:	60d3      	str	r3, [r2, #12]
    conv2d_16_output_array.data = AI_PTR(g_network_activations_map[0] + 10996);
 800e9da:	4b5d      	ldr	r3, [pc, #372]	@ (800eb50 <network_configure_activations+0x534>)
 800e9dc:	681a      	ldr	r2, [r3, #0]
 800e9de:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800e9e2:	4413      	add	r3, r2
 800e9e4:	4a64      	ldr	r2, [pc, #400]	@ (800eb78 <network_configure_activations+0x55c>)
 800e9e6:	6093      	str	r3, [r2, #8]
    conv2d_16_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10996);
 800e9e8:	4b59      	ldr	r3, [pc, #356]	@ (800eb50 <network_configure_activations+0x534>)
 800e9ea:	681a      	ldr	r2, [r3, #0]
 800e9ec:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800e9f0:	4413      	add	r3, r2
 800e9f2:	4a61      	ldr	r2, [pc, #388]	@ (800eb78 <network_configure_activations+0x55c>)
 800e9f4:	60d3      	str	r3, [r2, #12]
    conv2d_17_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e9f6:	4b56      	ldr	r3, [pc, #344]	@ (800eb50 <network_configure_activations+0x534>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	4a60      	ldr	r2, [pc, #384]	@ (800eb7c <network_configure_activations+0x560>)
 800e9fc:	6093      	str	r3, [r2, #8]
    conv2d_17_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e9fe:	4b54      	ldr	r3, [pc, #336]	@ (800eb50 <network_configure_activations+0x534>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	4a5e      	ldr	r2, [pc, #376]	@ (800eb7c <network_configure_activations+0x560>)
 800ea04:	60d3      	str	r3, [r2, #12]
    conv2d_17_output_array.data = AI_PTR(g_network_activations_map[0] + 544);
 800ea06:	4b52      	ldr	r3, [pc, #328]	@ (800eb50 <network_configure_activations+0x534>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ea0e:	4a5c      	ldr	r2, [pc, #368]	@ (800eb80 <network_configure_activations+0x564>)
 800ea10:	6093      	str	r3, [r2, #8]
    conv2d_17_output_array.data_start = AI_PTR(g_network_activations_map[0] + 544);
 800ea12:	4b4f      	ldr	r3, [pc, #316]	@ (800eb50 <network_configure_activations+0x534>)
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ea1a:	4a59      	ldr	r2, [pc, #356]	@ (800eb80 <network_configure_activations+0x564>)
 800ea1c:	60d3      	str	r3, [r2, #12]
    eltwise_18_output_array.data = AI_PTR(g_network_activations_map[0] + 2848);
 800ea1e:	4b4c      	ldr	r3, [pc, #304]	@ (800eb50 <network_configure_activations+0x534>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	f503 6332 	add.w	r3, r3, #2848	@ 0xb20
 800ea26:	4a57      	ldr	r2, [pc, #348]	@ (800eb84 <network_configure_activations+0x568>)
 800ea28:	6093      	str	r3, [r2, #8]
    eltwise_18_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2848);
 800ea2a:	4b49      	ldr	r3, [pc, #292]	@ (800eb50 <network_configure_activations+0x534>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	f503 6332 	add.w	r3, r3, #2848	@ 0xb20
 800ea32:	4a54      	ldr	r2, [pc, #336]	@ (800eb84 <network_configure_activations+0x568>)
 800ea34:	60d3      	str	r3, [r2, #12]
    conv2d_19_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ea36:	4b46      	ldr	r3, [pc, #280]	@ (800eb50 <network_configure_activations+0x534>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a53      	ldr	r2, [pc, #332]	@ (800eb88 <network_configure_activations+0x56c>)
 800ea3c:	6093      	str	r3, [r2, #8]
    conv2d_19_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ea3e:	4b44      	ldr	r3, [pc, #272]	@ (800eb50 <network_configure_activations+0x534>)
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	4a51      	ldr	r2, [pc, #324]	@ (800eb88 <network_configure_activations+0x56c>)
 800ea44:	60d3      	str	r3, [r2, #12]
    conv2d_19_output_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800ea46:	4b42      	ldr	r3, [pc, #264]	@ (800eb50 <network_configure_activations+0x534>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ea4e:	4a4f      	ldr	r2, [pc, #316]	@ (800eb8c <network_configure_activations+0x570>)
 800ea50:	6093      	str	r3, [r2, #8]
    conv2d_19_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800ea52:	4b3f      	ldr	r3, [pc, #252]	@ (800eb50 <network_configure_activations+0x534>)
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ea5a:	4a4c      	ldr	r2, [pc, #304]	@ (800eb8c <network_configure_activations+0x570>)
 800ea5c:	60d3      	str	r3, [r2, #12]
    conv2d_20_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 18976);
 800ea5e:	4b3c      	ldr	r3, [pc, #240]	@ (800eb50 <network_configure_activations+0x534>)
 800ea60:	681a      	ldr	r2, [r3, #0]
 800ea62:	f644 2320 	movw	r3, #18976	@ 0x4a20
 800ea66:	4413      	add	r3, r2
 800ea68:	4a49      	ldr	r2, [pc, #292]	@ (800eb90 <network_configure_activations+0x574>)
 800ea6a:	6093      	str	r3, [r2, #8]
    conv2d_20_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 18976);
 800ea6c:	4b38      	ldr	r3, [pc, #224]	@ (800eb50 <network_configure_activations+0x534>)
 800ea6e:	681a      	ldr	r2, [r3, #0]
 800ea70:	f644 2320 	movw	r3, #18976	@ 0x4a20
 800ea74:	4413      	add	r3, r2
 800ea76:	4a46      	ldr	r2, [pc, #280]	@ (800eb90 <network_configure_activations+0x574>)
 800ea78:	60d3      	str	r3, [r2, #12]
    conv2d_20_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800ea7a:	4b35      	ldr	r3, [pc, #212]	@ (800eb50 <network_configure_activations+0x534>)
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ea82:	4a44      	ldr	r2, [pc, #272]	@ (800eb94 <network_configure_activations+0x578>)
 800ea84:	6093      	str	r3, [r2, #8]
    conv2d_20_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800ea86:	4b32      	ldr	r3, [pc, #200]	@ (800eb50 <network_configure_activations+0x534>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ea8e:	4a41      	ldr	r2, [pc, #260]	@ (800eb94 <network_configure_activations+0x578>)
 800ea90:	60d3      	str	r3, [r2, #12]
    conv2d_20_output_array.data = AI_PTR(g_network_activations_map[0] + 37792);
 800ea92:	4b2f      	ldr	r3, [pc, #188]	@ (800eb50 <network_configure_activations+0x534>)
 800ea94:	681a      	ldr	r2, [r3, #0]
 800ea96:	f249 33a0 	movw	r3, #37792	@ 0x93a0
 800ea9a:	4413      	add	r3, r2
 800ea9c:	4a3e      	ldr	r2, [pc, #248]	@ (800eb98 <network_configure_activations+0x57c>)
 800ea9e:	6093      	str	r3, [r2, #8]
    conv2d_20_output_array.data_start = AI_PTR(g_network_activations_map[0] + 37792);
 800eaa0:	4b2b      	ldr	r3, [pc, #172]	@ (800eb50 <network_configure_activations+0x534>)
 800eaa2:	681a      	ldr	r2, [r3, #0]
 800eaa4:	f249 33a0 	movw	r3, #37792	@ 0x93a0
 800eaa8:	4413      	add	r3, r2
 800eaaa:	4a3b      	ldr	r2, [pc, #236]	@ (800eb98 <network_configure_activations+0x57c>)
 800eaac:	60d3      	str	r3, [r2, #12]
    conv2d_21_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eaae:	4b28      	ldr	r3, [pc, #160]	@ (800eb50 <network_configure_activations+0x534>)
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	4a3a      	ldr	r2, [pc, #232]	@ (800eb9c <network_configure_activations+0x580>)
 800eab4:	6093      	str	r3, [r2, #8]
    conv2d_21_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eab6:	4b26      	ldr	r3, [pc, #152]	@ (800eb50 <network_configure_activations+0x534>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	4a38      	ldr	r2, [pc, #224]	@ (800eb9c <network_configure_activations+0x580>)
 800eabc:	60d3      	str	r3, [r2, #12]
    conv2d_21_output_array.data = AI_PTR(g_network_activations_map[0] + 544);
 800eabe:	4b24      	ldr	r3, [pc, #144]	@ (800eb50 <network_configure_activations+0x534>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800eac6:	4a36      	ldr	r2, [pc, #216]	@ (800eba0 <network_configure_activations+0x584>)
 800eac8:	6093      	str	r3, [r2, #8]
    conv2d_21_output_array.data_start = AI_PTR(g_network_activations_map[0] + 544);
 800eaca:	4b21      	ldr	r3, [pc, #132]	@ (800eb50 <network_configure_activations+0x534>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ead2:	4a33      	ldr	r2, [pc, #204]	@ (800eba0 <network_configure_activations+0x584>)
 800ead4:	60d3      	str	r3, [r2, #12]
    eltwise_22_output_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800ead6:	4b1e      	ldr	r3, [pc, #120]	@ (800eb50 <network_configure_activations+0x534>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800eade:	4a31      	ldr	r2, [pc, #196]	@ (800eba4 <network_configure_activations+0x588>)
 800eae0:	6093      	str	r3, [r2, #8]
    eltwise_22_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800eae2:	4b1b      	ldr	r3, [pc, #108]	@ (800eb50 <network_configure_activations+0x534>)
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800eaea:	4a2e      	ldr	r2, [pc, #184]	@ (800eba4 <network_configure_activations+0x588>)
 800eaec:	60d3      	str	r3, [r2, #12]
    conv2d_23_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eaee:	4b18      	ldr	r3, [pc, #96]	@ (800eb50 <network_configure_activations+0x534>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	4a2d      	ldr	r2, [pc, #180]	@ (800eba8 <network_configure_activations+0x58c>)
 800eaf4:	6093      	str	r3, [r2, #8]
    conv2d_23_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eaf6:	4b16      	ldr	r3, [pc, #88]	@ (800eb50 <network_configure_activations+0x534>)
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4a2b      	ldr	r2, [pc, #172]	@ (800eba8 <network_configure_activations+0x58c>)
 800eafc:	60d3      	str	r3, [r2, #12]
    conv2d_23_output_array.data = AI_PTR(g_network_activations_map[0] + 7456);
 800eafe:	4b14      	ldr	r3, [pc, #80]	@ (800eb50 <network_configure_activations+0x534>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	f503 53e9 	add.w	r3, r3, #7456	@ 0x1d20
 800eb06:	4a29      	ldr	r2, [pc, #164]	@ (800ebac <network_configure_activations+0x590>)
 800eb08:	6093      	str	r3, [r2, #8]
    conv2d_23_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7456);
 800eb0a:	4b11      	ldr	r3, [pc, #68]	@ (800eb50 <network_configure_activations+0x534>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	f503 53e9 	add.w	r3, r3, #7456	@ 0x1d20
 800eb12:	4a26      	ldr	r2, [pc, #152]	@ (800ebac <network_configure_activations+0x590>)
 800eb14:	60d3      	str	r3, [r2, #12]
    conv2d_24_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eb16:	4b0e      	ldr	r3, [pc, #56]	@ (800eb50 <network_configure_activations+0x534>)
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	4a25      	ldr	r2, [pc, #148]	@ (800ebb0 <network_configure_activations+0x594>)
 800eb1c:	6093      	str	r3, [r2, #8]
    conv2d_24_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eb1e:	4b0c      	ldr	r3, [pc, #48]	@ (800eb50 <network_configure_activations+0x534>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	4a23      	ldr	r2, [pc, #140]	@ (800ebb0 <network_configure_activations+0x594>)
 800eb24:	60d3      	str	r3, [r2, #12]
    conv2d_24_output_array.data = AI_PTR(g_network_activations_map[0] + 704);
 800eb26:	4b0a      	ldr	r3, [pc, #40]	@ (800eb50 <network_configure_activations+0x534>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	f503 7330 	add.w	r3, r3, #704	@ 0x2c0
 800eb2e:	4a21      	ldr	r2, [pc, #132]	@ (800ebb4 <network_configure_activations+0x598>)
 800eb30:	6093      	str	r3, [r2, #8]
    conv2d_24_output_array.data_start = AI_PTR(g_network_activations_map[0] + 704);
 800eb32:	4b07      	ldr	r3, [pc, #28]	@ (800eb50 <network_configure_activations+0x534>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f503 7330 	add.w	r3, r3, #704	@ 0x2c0
 800eb3a:	4a1e      	ldr	r2, [pc, #120]	@ (800ebb4 <network_configure_activations+0x598>)
 800eb3c:	60d3      	str	r3, [r2, #12]
    conv2d_25_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eb3e:	4b04      	ldr	r3, [pc, #16]	@ (800eb50 <network_configure_activations+0x534>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	4a1d      	ldr	r2, [pc, #116]	@ (800ebb8 <network_configure_activations+0x59c>)
 800eb44:	6093      	str	r3, [r2, #8]
    conv2d_25_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eb46:	4b02      	ldr	r3, [pc, #8]	@ (800eb50 <network_configure_activations+0x534>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	e037      	b.n	800ebbc <network_configure_activations+0x5a0>
 800eb4c:	24000184 	.word	0x24000184
 800eb50:	24030bc0 	.word	0x24030bc0
 800eb54:	24000194 	.word	0x24000194
 800eb58:	240005e4 	.word	0x240005e4
 800eb5c:	240001a4 	.word	0x240001a4
 800eb60:	240005f4 	.word	0x240005f4
 800eb64:	240001b4 	.word	0x240001b4
 800eb68:	24000604 	.word	0x24000604
 800eb6c:	240001c4 	.word	0x240001c4
 800eb70:	240001d4 	.word	0x240001d4
 800eb74:	24000614 	.word	0x24000614
 800eb78:	240001e4 	.word	0x240001e4
 800eb7c:	24000624 	.word	0x24000624
 800eb80:	240001f4 	.word	0x240001f4
 800eb84:	24000204 	.word	0x24000204
 800eb88:	24000634 	.word	0x24000634
 800eb8c:	24000214 	.word	0x24000214
 800eb90:	24000224 	.word	0x24000224
 800eb94:	24000644 	.word	0x24000644
 800eb98:	24000234 	.word	0x24000234
 800eb9c:	24000654 	.word	0x24000654
 800eba0:	24000244 	.word	0x24000244
 800eba4:	24000254 	.word	0x24000254
 800eba8:	24000664 	.word	0x24000664
 800ebac:	24000264 	.word	0x24000264
 800ebb0:	24000674 	.word	0x24000674
 800ebb4:	24000274 	.word	0x24000274
 800ebb8:	24000684 	.word	0x24000684
 800ebbc:	4a17      	ldr	r2, [pc, #92]	@ (800ec1c <network_configure_activations+0x600>)
 800ebbe:	60d3      	str	r3, [r2, #12]
    conv2d_25_output_array.data = AI_PTR(g_network_activations_map[0] + 160);
 800ebc0:	4b17      	ldr	r3, [pc, #92]	@ (800ec20 <network_configure_activations+0x604>)
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	33a0      	adds	r3, #160	@ 0xa0
 800ebc6:	4a17      	ldr	r2, [pc, #92]	@ (800ec24 <network_configure_activations+0x608>)
 800ebc8:	6093      	str	r3, [r2, #8]
    conv2d_25_output_array.data_start = AI_PTR(g_network_activations_map[0] + 160);
 800ebca:	4b15      	ldr	r3, [pc, #84]	@ (800ec20 <network_configure_activations+0x604>)
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	33a0      	adds	r3, #160	@ 0xa0
 800ebd0:	4a14      	ldr	r2, [pc, #80]	@ (800ec24 <network_configure_activations+0x608>)
 800ebd2:	60d3      	str	r3, [r2, #12]
    nl_26_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 592);
 800ebd4:	4b12      	ldr	r3, [pc, #72]	@ (800ec20 <network_configure_activations+0x604>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ebdc:	4a12      	ldr	r2, [pc, #72]	@ (800ec28 <network_configure_activations+0x60c>)
 800ebde:	6093      	str	r3, [r2, #8]
    nl_26_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 592);
 800ebe0:	4b0f      	ldr	r3, [pc, #60]	@ (800ec20 <network_configure_activations+0x604>)
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ebe8:	4a0f      	ldr	r2, [pc, #60]	@ (800ec28 <network_configure_activations+0x60c>)
 800ebea:	60d3      	str	r3, [r2, #12]
    nl_26_output_array.data = AI_PTR(g_network_activations_map[0] + 1088);
 800ebec:	4b0c      	ldr	r3, [pc, #48]	@ (800ec20 <network_configure_activations+0x604>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ebf4:	4a0d      	ldr	r2, [pc, #52]	@ (800ec2c <network_configure_activations+0x610>)
 800ebf6:	6093      	str	r3, [r2, #8]
    nl_26_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1088);
 800ebf8:	4b09      	ldr	r3, [pc, #36]	@ (800ec20 <network_configure_activations+0x604>)
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ec00:	4a0a      	ldr	r2, [pc, #40]	@ (800ec2c <network_configure_activations+0x610>)
 800ec02:	60d3      	str	r3, [r2, #12]
    return true;
 800ec04:	2301      	movs	r3, #1
 800ec06:	e005      	b.n	800ec14 <network_configure_activations+0x5f8>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800ec08:	2213      	movs	r2, #19
 800ec0a:	2130      	movs	r1, #48	@ 0x30
 800ec0c:	6878      	ldr	r0, [r7, #4]
 800ec0e:	f000 fd9b 	bl	800f748 <ai_platform_network_set_error>
  return false;
 800ec12:	2300      	movs	r3, #0
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	3708      	adds	r7, #8
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	bd80      	pop	{r7, pc}
 800ec1c:	24000684 	.word	0x24000684
 800ec20:	24030bc0 	.word	0x24030bc0
 800ec24:	24000284 	.word	0x24000284
 800ec28:	24000694 	.word	0x24000694
 800ec2c:	24000294 	.word	0x24000294

0800ec30 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b082      	sub	sp, #8
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
 800ec38:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800ec3a:	683a      	ldr	r2, [r7, #0]
 800ec3c:	2101      	movs	r1, #1
 800ec3e:	4898      	ldr	r0, [pc, #608]	@ (800eea0 <network_configure_weights+0x270>)
 800ec40:	f000 fcd0 	bl	800f5e4 <ai_platform_get_weights_map>
 800ec44:	4603      	mov	r3, r0
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	f000 8367 	beq.w	800f31a <network_configure_weights+0x6ea>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800ec4c:	4b95      	ldr	r3, [pc, #596]	@ (800eea4 <network_configure_weights+0x274>)
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ec54:	4a93      	ldr	r2, [pc, #588]	@ (800eea4 <network_configure_weights+0x274>)
 800ec56:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800ec58:	4b91      	ldr	r3, [pc, #580]	@ (800eea0 <network_configure_weights+0x270>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a91      	ldr	r2, [pc, #580]	@ (800eea4 <network_configure_weights+0x274>)
 800ec5e:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800ec60:	4b8f      	ldr	r3, [pc, #572]	@ (800eea0 <network_configure_weights+0x270>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a8f      	ldr	r2, [pc, #572]	@ (800eea4 <network_configure_weights+0x274>)
 800ec66:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800ec68:	4b8f      	ldr	r3, [pc, #572]	@ (800eea8 <network_configure_weights+0x278>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ec70:	4a8d      	ldr	r2, [pc, #564]	@ (800eea8 <network_configure_weights+0x278>)
 800ec72:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 432);
 800ec74:	4b8a      	ldr	r3, [pc, #552]	@ (800eea0 <network_configure_weights+0x270>)
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 800ec7c:	4a8a      	ldr	r2, [pc, #552]	@ (800eea8 <network_configure_weights+0x278>)
 800ec7e:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 432);
 800ec80:	4b87      	ldr	r3, [pc, #540]	@ (800eea0 <network_configure_weights+0x270>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 800ec88:	4a87      	ldr	r2, [pc, #540]	@ (800eea8 <network_configure_weights+0x278>)
 800ec8a:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800ec8c:	4b87      	ldr	r3, [pc, #540]	@ (800eeac <network_configure_weights+0x27c>)
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ec94:	4a85      	ldr	r2, [pc, #532]	@ (800eeac <network_configure_weights+0x27c>)
 800ec96:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 496);
 800ec98:	4b81      	ldr	r3, [pc, #516]	@ (800eea0 <network_configure_weights+0x270>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800eca0:	4a82      	ldr	r2, [pc, #520]	@ (800eeac <network_configure_weights+0x27c>)
 800eca2:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 496);
 800eca4:	4b7e      	ldr	r3, [pc, #504]	@ (800eea0 <network_configure_weights+0x270>)
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800ecac:	4a7f      	ldr	r2, [pc, #508]	@ (800eeac <network_configure_weights+0x27c>)
 800ecae:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800ecb0:	4b7f      	ldr	r3, [pc, #508]	@ (800eeb0 <network_configure_weights+0x280>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ecb8:	4a7d      	ldr	r2, [pc, #500]	@ (800eeb0 <network_configure_weights+0x280>)
 800ecba:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 640);
 800ecbc:	4b78      	ldr	r3, [pc, #480]	@ (800eea0 <network_configure_weights+0x270>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800ecc4:	4a7a      	ldr	r2, [pc, #488]	@ (800eeb0 <network_configure_weights+0x280>)
 800ecc6:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 800ecc8:	4b75      	ldr	r3, [pc, #468]	@ (800eea0 <network_configure_weights+0x270>)
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800ecd0:	4a77      	ldr	r2, [pc, #476]	@ (800eeb0 <network_configure_weights+0x280>)
 800ecd2:	60d3      	str	r3, [r2, #12]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 800ecd4:	4b77      	ldr	r3, [pc, #476]	@ (800eeb4 <network_configure_weights+0x284>)
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ecdc:	4a75      	ldr	r2, [pc, #468]	@ (800eeb4 <network_configure_weights+0x284>)
 800ecde:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 704);
 800ece0:	4b6f      	ldr	r3, [pc, #444]	@ (800eea0 <network_configure_weights+0x270>)
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f503 7330 	add.w	r3, r3, #704	@ 0x2c0
 800ece8:	4a72      	ldr	r2, [pc, #456]	@ (800eeb4 <network_configure_weights+0x284>)
 800ecea:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 704);
 800ecec:	4b6c      	ldr	r3, [pc, #432]	@ (800eea0 <network_configure_weights+0x270>)
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f503 7330 	add.w	r3, r3, #704	@ 0x2c0
 800ecf4:	4a6f      	ldr	r2, [pc, #444]	@ (800eeb4 <network_configure_weights+0x284>)
 800ecf6:	60d3      	str	r3, [r2, #12]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 800ecf8:	4b6f      	ldr	r3, [pc, #444]	@ (800eeb8 <network_configure_weights+0x288>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed00:	4a6d      	ldr	r2, [pc, #436]	@ (800eeb8 <network_configure_weights+0x288>)
 800ed02:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 832);
 800ed04:	4b66      	ldr	r3, [pc, #408]	@ (800eea0 <network_configure_weights+0x270>)
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	f503 7350 	add.w	r3, r3, #832	@ 0x340
 800ed0c:	4a6a      	ldr	r2, [pc, #424]	@ (800eeb8 <network_configure_weights+0x288>)
 800ed0e:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 832);
 800ed10:	4b63      	ldr	r3, [pc, #396]	@ (800eea0 <network_configure_weights+0x270>)
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	f503 7350 	add.w	r3, r3, #832	@ 0x340
 800ed18:	4a67      	ldr	r2, [pc, #412]	@ (800eeb8 <network_configure_weights+0x288>)
 800ed1a:	60d3      	str	r3, [r2, #12]
    conv2d_3_weights_array.format |= AI_FMT_FLAG_CONST;
 800ed1c:	4b67      	ldr	r3, [pc, #412]	@ (800eebc <network_configure_weights+0x28c>)
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed24:	4a65      	ldr	r2, [pc, #404]	@ (800eebc <network_configure_weights+0x28c>)
 800ed26:	6013      	str	r3, [r2, #0]
    conv2d_3_weights_array.data = AI_PTR(g_network_weights_map[0] + 864);
 800ed28:	4b5d      	ldr	r3, [pc, #372]	@ (800eea0 <network_configure_weights+0x270>)
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800ed30:	4a62      	ldr	r2, [pc, #392]	@ (800eebc <network_configure_weights+0x28c>)
 800ed32:	6093      	str	r3, [r2, #8]
    conv2d_3_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 864);
 800ed34:	4b5a      	ldr	r3, [pc, #360]	@ (800eea0 <network_configure_weights+0x270>)
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800ed3c:	4a5f      	ldr	r2, [pc, #380]	@ (800eebc <network_configure_weights+0x28c>)
 800ed3e:	60d3      	str	r3, [r2, #12]
    conv2d_3_bias_array.format |= AI_FMT_FLAG_CONST;
 800ed40:	4b5f      	ldr	r3, [pc, #380]	@ (800eec0 <network_configure_weights+0x290>)
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed48:	4a5d      	ldr	r2, [pc, #372]	@ (800eec0 <network_configure_weights+0x290>)
 800ed4a:	6013      	str	r3, [r2, #0]
    conv2d_3_bias_array.data = AI_PTR(g_network_weights_map[0] + 1248);
 800ed4c:	4b54      	ldr	r3, [pc, #336]	@ (800eea0 <network_configure_weights+0x270>)
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	f503 639c 	add.w	r3, r3, #1248	@ 0x4e0
 800ed54:	4a5a      	ldr	r2, [pc, #360]	@ (800eec0 <network_configure_weights+0x290>)
 800ed56:	6093      	str	r3, [r2, #8]
    conv2d_3_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1248);
 800ed58:	4b51      	ldr	r3, [pc, #324]	@ (800eea0 <network_configure_weights+0x270>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f503 639c 	add.w	r3, r3, #1248	@ 0x4e0
 800ed60:	4a57      	ldr	r2, [pc, #348]	@ (800eec0 <network_configure_weights+0x290>)
 800ed62:	60d3      	str	r3, [r2, #12]
    conv2d_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800ed64:	4b57      	ldr	r3, [pc, #348]	@ (800eec4 <network_configure_weights+0x294>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed6c:	4a55      	ldr	r2, [pc, #340]	@ (800eec4 <network_configure_weights+0x294>)
 800ed6e:	6013      	str	r3, [r2, #0]
    conv2d_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 1440);
 800ed70:	4b4b      	ldr	r3, [pc, #300]	@ (800eea0 <network_configure_weights+0x270>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 800ed78:	4a52      	ldr	r2, [pc, #328]	@ (800eec4 <network_configure_weights+0x294>)
 800ed7a:	6093      	str	r3, [r2, #8]
    conv2d_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1440);
 800ed7c:	4b48      	ldr	r3, [pc, #288]	@ (800eea0 <network_configure_weights+0x270>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 800ed84:	4a4f      	ldr	r2, [pc, #316]	@ (800eec4 <network_configure_weights+0x294>)
 800ed86:	60d3      	str	r3, [r2, #12]
    conv2d_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800ed88:	4b4f      	ldr	r3, [pc, #316]	@ (800eec8 <network_configure_weights+0x298>)
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed90:	4a4d      	ldr	r2, [pc, #308]	@ (800eec8 <network_configure_weights+0x298>)
 800ed92:	6013      	str	r3, [r2, #0]
    conv2d_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 1872);
 800ed94:	4b42      	ldr	r3, [pc, #264]	@ (800eea0 <network_configure_weights+0x270>)
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	f503 63ea 	add.w	r3, r3, #1872	@ 0x750
 800ed9c:	4a4a      	ldr	r2, [pc, #296]	@ (800eec8 <network_configure_weights+0x298>)
 800ed9e:	6093      	str	r3, [r2, #8]
    conv2d_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1872);
 800eda0:	4b3f      	ldr	r3, [pc, #252]	@ (800eea0 <network_configure_weights+0x270>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	f503 63ea 	add.w	r3, r3, #1872	@ 0x750
 800eda8:	4a47      	ldr	r2, [pc, #284]	@ (800eec8 <network_configure_weights+0x298>)
 800edaa:	60d3      	str	r3, [r2, #12]
    conv2d_6_weights_array.format |= AI_FMT_FLAG_CONST;
 800edac:	4b47      	ldr	r3, [pc, #284]	@ (800eecc <network_configure_weights+0x29c>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800edb4:	4a45      	ldr	r2, [pc, #276]	@ (800eecc <network_configure_weights+0x29c>)
 800edb6:	6013      	str	r3, [r2, #0]
    conv2d_6_weights_array.data = AI_PTR(g_network_weights_map[0] + 2064);
 800edb8:	4b39      	ldr	r3, [pc, #228]	@ (800eea0 <network_configure_weights+0x270>)
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f503 6301 	add.w	r3, r3, #2064	@ 0x810
 800edc0:	4a42      	ldr	r2, [pc, #264]	@ (800eecc <network_configure_weights+0x29c>)
 800edc2:	6093      	str	r3, [r2, #8]
    conv2d_6_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2064);
 800edc4:	4b36      	ldr	r3, [pc, #216]	@ (800eea0 <network_configure_weights+0x270>)
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	f503 6301 	add.w	r3, r3, #2064	@ 0x810
 800edcc:	4a3f      	ldr	r2, [pc, #252]	@ (800eecc <network_configure_weights+0x29c>)
 800edce:	60d3      	str	r3, [r2, #12]
    conv2d_6_bias_array.format |= AI_FMT_FLAG_CONST;
 800edd0:	4b3f      	ldr	r3, [pc, #252]	@ (800eed0 <network_configure_weights+0x2a0>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800edd8:	4a3d      	ldr	r2, [pc, #244]	@ (800eed0 <network_configure_weights+0x2a0>)
 800edda:	6013      	str	r3, [r2, #0]
    conv2d_6_bias_array.data = AI_PTR(g_network_weights_map[0] + 2448);
 800eddc:	4b30      	ldr	r3, [pc, #192]	@ (800eea0 <network_configure_weights+0x270>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f503 6319 	add.w	r3, r3, #2448	@ 0x990
 800ede4:	4a3a      	ldr	r2, [pc, #232]	@ (800eed0 <network_configure_weights+0x2a0>)
 800ede6:	6093      	str	r3, [r2, #8]
    conv2d_6_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2448);
 800ede8:	4b2d      	ldr	r3, [pc, #180]	@ (800eea0 <network_configure_weights+0x270>)
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f503 6319 	add.w	r3, r3, #2448	@ 0x990
 800edf0:	4a37      	ldr	r2, [pc, #220]	@ (800eed0 <network_configure_weights+0x2a0>)
 800edf2:	60d3      	str	r3, [r2, #12]
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 800edf4:	4b37      	ldr	r3, [pc, #220]	@ (800eed4 <network_configure_weights+0x2a4>)
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800edfc:	4a35      	ldr	r2, [pc, #212]	@ (800eed4 <network_configure_weights+0x2a4>)
 800edfe:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 2480);
 800ee00:	4b27      	ldr	r3, [pc, #156]	@ (800eea0 <network_configure_weights+0x270>)
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	f503 631b 	add.w	r3, r3, #2480	@ 0x9b0
 800ee08:	4a32      	ldr	r2, [pc, #200]	@ (800eed4 <network_configure_weights+0x2a4>)
 800ee0a:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2480);
 800ee0c:	4b24      	ldr	r3, [pc, #144]	@ (800eea0 <network_configure_weights+0x270>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	f503 631b 	add.w	r3, r3, #2480	@ 0x9b0
 800ee14:	4a2f      	ldr	r2, [pc, #188]	@ (800eed4 <network_configure_weights+0x2a4>)
 800ee16:	60d3      	str	r3, [r2, #12]
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 800ee18:	4b2f      	ldr	r3, [pc, #188]	@ (800eed8 <network_configure_weights+0x2a8>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee20:	4a2d      	ldr	r2, [pc, #180]	@ (800eed8 <network_configure_weights+0x2a8>)
 800ee22:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 2864);
 800ee24:	4b1e      	ldr	r3, [pc, #120]	@ (800eea0 <network_configure_weights+0x270>)
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f503 6333 	add.w	r3, r3, #2864	@ 0xb30
 800ee2c:	4a2a      	ldr	r2, [pc, #168]	@ (800eed8 <network_configure_weights+0x2a8>)
 800ee2e:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2864);
 800ee30:	4b1b      	ldr	r3, [pc, #108]	@ (800eea0 <network_configure_weights+0x270>)
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	f503 6333 	add.w	r3, r3, #2864	@ 0xb30
 800ee38:	4a27      	ldr	r2, [pc, #156]	@ (800eed8 <network_configure_weights+0x2a8>)
 800ee3a:	60d3      	str	r3, [r2, #12]
    conv2d_8_weights_array.format |= AI_FMT_FLAG_CONST;
 800ee3c:	4b27      	ldr	r3, [pc, #156]	@ (800eedc <network_configure_weights+0x2ac>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee44:	4a25      	ldr	r2, [pc, #148]	@ (800eedc <network_configure_weights+0x2ac>)
 800ee46:	6013      	str	r3, [r2, #0]
    conv2d_8_weights_array.data = AI_PTR(g_network_weights_map[0] + 3056);
 800ee48:	4b15      	ldr	r3, [pc, #84]	@ (800eea0 <network_configure_weights+0x270>)
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f503 633f 	add.w	r3, r3, #3056	@ 0xbf0
 800ee50:	4a22      	ldr	r2, [pc, #136]	@ (800eedc <network_configure_weights+0x2ac>)
 800ee52:	6093      	str	r3, [r2, #8]
    conv2d_8_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3056);
 800ee54:	4b12      	ldr	r3, [pc, #72]	@ (800eea0 <network_configure_weights+0x270>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	f503 633f 	add.w	r3, r3, #3056	@ 0xbf0
 800ee5c:	4a1f      	ldr	r2, [pc, #124]	@ (800eedc <network_configure_weights+0x2ac>)
 800ee5e:	60d3      	str	r3, [r2, #12]
    conv2d_8_bias_array.format |= AI_FMT_FLAG_CONST;
 800ee60:	4b1f      	ldr	r3, [pc, #124]	@ (800eee0 <network_configure_weights+0x2b0>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee68:	4a1d      	ldr	r2, [pc, #116]	@ (800eee0 <network_configure_weights+0x2b0>)
 800ee6a:	6013      	str	r3, [r2, #0]
    conv2d_8_bias_array.data = AI_PTR(g_network_weights_map[0] + 3488);
 800ee6c:	4b0c      	ldr	r3, [pc, #48]	@ (800eea0 <network_configure_weights+0x270>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	f503 635a 	add.w	r3, r3, #3488	@ 0xda0
 800ee74:	4a1a      	ldr	r2, [pc, #104]	@ (800eee0 <network_configure_weights+0x2b0>)
 800ee76:	6093      	str	r3, [r2, #8]
    conv2d_8_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3488);
 800ee78:	4b09      	ldr	r3, [pc, #36]	@ (800eea0 <network_configure_weights+0x270>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f503 635a 	add.w	r3, r3, #3488	@ 0xda0
 800ee80:	4a17      	ldr	r2, [pc, #92]	@ (800eee0 <network_configure_weights+0x2b0>)
 800ee82:	60d3      	str	r3, [r2, #12]
    conv2d_9_weights_array.format |= AI_FMT_FLAG_CONST;
 800ee84:	4b17      	ldr	r3, [pc, #92]	@ (800eee4 <network_configure_weights+0x2b4>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee8c:	4a15      	ldr	r2, [pc, #84]	@ (800eee4 <network_configure_weights+0x2b4>)
 800ee8e:	6013      	str	r3, [r2, #0]
    conv2d_9_weights_array.data = AI_PTR(g_network_weights_map[0] + 3680);
 800ee90:	4b03      	ldr	r3, [pc, #12]	@ (800eea0 <network_configure_weights+0x270>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f503 6366 	add.w	r3, r3, #3680	@ 0xe60
 800ee98:	4a12      	ldr	r2, [pc, #72]	@ (800eee4 <network_configure_weights+0x2b4>)
 800ee9a:	6093      	str	r3, [r2, #8]
 800ee9c:	e024      	b.n	800eee8 <network_configure_weights+0x2b8>
 800ee9e:	bf00      	nop
 800eea0:	24030bc4 	.word	0x24030bc4
 800eea4:	240002a4 	.word	0x240002a4
 800eea8:	240002b4 	.word	0x240002b4
 800eeac:	240002c4 	.word	0x240002c4
 800eeb0:	240002d4 	.word	0x240002d4
 800eeb4:	240002e4 	.word	0x240002e4
 800eeb8:	240002f4 	.word	0x240002f4
 800eebc:	24000304 	.word	0x24000304
 800eec0:	24000314 	.word	0x24000314
 800eec4:	24000324 	.word	0x24000324
 800eec8:	24000334 	.word	0x24000334
 800eecc:	24000344 	.word	0x24000344
 800eed0:	24000354 	.word	0x24000354
 800eed4:	24000364 	.word	0x24000364
 800eed8:	24000374 	.word	0x24000374
 800eedc:	24000384 	.word	0x24000384
 800eee0:	24000394 	.word	0x24000394
 800eee4:	240003a4 	.word	0x240003a4
    conv2d_9_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3680);
 800eee8:	4b9c      	ldr	r3, [pc, #624]	@ (800f15c <network_configure_weights+0x52c>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	f503 6366 	add.w	r3, r3, #3680	@ 0xe60
 800eef0:	4a9b      	ldr	r2, [pc, #620]	@ (800f160 <network_configure_weights+0x530>)
 800eef2:	60d3      	str	r3, [r2, #12]
    conv2d_9_bias_array.format |= AI_FMT_FLAG_CONST;
 800eef4:	4b9b      	ldr	r3, [pc, #620]	@ (800f164 <network_configure_weights+0x534>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eefc:	4a99      	ldr	r2, [pc, #612]	@ (800f164 <network_configure_weights+0x534>)
 800eefe:	6013      	str	r3, [r2, #0]
    conv2d_9_bias_array.data = AI_PTR(g_network_weights_map[0] + 4064);
 800ef00:	4b96      	ldr	r3, [pc, #600]	@ (800f15c <network_configure_weights+0x52c>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	f503 637e 	add.w	r3, r3, #4064	@ 0xfe0
 800ef08:	4a96      	ldr	r2, [pc, #600]	@ (800f164 <network_configure_weights+0x534>)
 800ef0a:	6093      	str	r3, [r2, #8]
    conv2d_9_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4064);
 800ef0c:	4b93      	ldr	r3, [pc, #588]	@ (800f15c <network_configure_weights+0x52c>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f503 637e 	add.w	r3, r3, #4064	@ 0xfe0
 800ef14:	4a93      	ldr	r2, [pc, #588]	@ (800f164 <network_configure_weights+0x534>)
 800ef16:	60d3      	str	r3, [r2, #12]
    conv2d_11_weights_array.format |= AI_FMT_FLAG_CONST;
 800ef18:	4b93      	ldr	r3, [pc, #588]	@ (800f168 <network_configure_weights+0x538>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef20:	4a91      	ldr	r2, [pc, #580]	@ (800f168 <network_configure_weights+0x538>)
 800ef22:	6013      	str	r3, [r2, #0]
    conv2d_11_weights_array.data = AI_PTR(g_network_weights_map[0] + 4096);
 800ef24:	4b8d      	ldr	r3, [pc, #564]	@ (800f15c <network_configure_weights+0x52c>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef2c:	4a8e      	ldr	r2, [pc, #568]	@ (800f168 <network_configure_weights+0x538>)
 800ef2e:	6093      	str	r3, [r2, #8]
    conv2d_11_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4096);
 800ef30:	4b8a      	ldr	r3, [pc, #552]	@ (800f15c <network_configure_weights+0x52c>)
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef38:	4a8b      	ldr	r2, [pc, #556]	@ (800f168 <network_configure_weights+0x538>)
 800ef3a:	60d3      	str	r3, [r2, #12]
    conv2d_11_bias_array.format |= AI_FMT_FLAG_CONST;
 800ef3c:	4b8b      	ldr	r3, [pc, #556]	@ (800f16c <network_configure_weights+0x53c>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef44:	4a89      	ldr	r2, [pc, #548]	@ (800f16c <network_configure_weights+0x53c>)
 800ef46:	6013      	str	r3, [r2, #0]
    conv2d_11_bias_array.data = AI_PTR(g_network_weights_map[0] + 4480);
 800ef48:	4b84      	ldr	r3, [pc, #528]	@ (800f15c <network_configure_weights+0x52c>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	f503 538c 	add.w	r3, r3, #4480	@ 0x1180
 800ef50:	4a86      	ldr	r2, [pc, #536]	@ (800f16c <network_configure_weights+0x53c>)
 800ef52:	6093      	str	r3, [r2, #8]
    conv2d_11_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4480);
 800ef54:	4b81      	ldr	r3, [pc, #516]	@ (800f15c <network_configure_weights+0x52c>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	f503 538c 	add.w	r3, r3, #4480	@ 0x1180
 800ef5c:	4a83      	ldr	r2, [pc, #524]	@ (800f16c <network_configure_weights+0x53c>)
 800ef5e:	60d3      	str	r3, [r2, #12]
    conv2d_13_weights_array.format |= AI_FMT_FLAG_CONST;
 800ef60:	4b83      	ldr	r3, [pc, #524]	@ (800f170 <network_configure_weights+0x540>)
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef68:	4a81      	ldr	r2, [pc, #516]	@ (800f170 <network_configure_weights+0x540>)
 800ef6a:	6013      	str	r3, [r2, #0]
    conv2d_13_weights_array.data = AI_PTR(g_network_weights_map[0] + 4672);
 800ef6c:	4b7b      	ldr	r3, [pc, #492]	@ (800f15c <network_configure_weights+0x52c>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	f503 5392 	add.w	r3, r3, #4672	@ 0x1240
 800ef74:	4a7e      	ldr	r2, [pc, #504]	@ (800f170 <network_configure_weights+0x540>)
 800ef76:	6093      	str	r3, [r2, #8]
    conv2d_13_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4672);
 800ef78:	4b78      	ldr	r3, [pc, #480]	@ (800f15c <network_configure_weights+0x52c>)
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	f503 5392 	add.w	r3, r3, #4672	@ 0x1240
 800ef80:	4a7b      	ldr	r2, [pc, #492]	@ (800f170 <network_configure_weights+0x540>)
 800ef82:	60d3      	str	r3, [r2, #12]
    conv2d_13_bias_array.format |= AI_FMT_FLAG_CONST;
 800ef84:	4b7b      	ldr	r3, [pc, #492]	@ (800f174 <network_configure_weights+0x544>)
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef8c:	4a79      	ldr	r2, [pc, #484]	@ (800f174 <network_configure_weights+0x544>)
 800ef8e:	6013      	str	r3, [r2, #0]
    conv2d_13_bias_array.data = AI_PTR(g_network_weights_map[0] + 5104);
 800ef90:	4b72      	ldr	r3, [pc, #456]	@ (800f15c <network_configure_weights+0x52c>)
 800ef92:	681a      	ldr	r2, [r3, #0]
 800ef94:	f241 33f0 	movw	r3, #5104	@ 0x13f0
 800ef98:	4413      	add	r3, r2
 800ef9a:	4a76      	ldr	r2, [pc, #472]	@ (800f174 <network_configure_weights+0x544>)
 800ef9c:	6093      	str	r3, [r2, #8]
    conv2d_13_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 5104);
 800ef9e:	4b6f      	ldr	r3, [pc, #444]	@ (800f15c <network_configure_weights+0x52c>)
 800efa0:	681a      	ldr	r2, [r3, #0]
 800efa2:	f241 33f0 	movw	r3, #5104	@ 0x13f0
 800efa6:	4413      	add	r3, r2
 800efa8:	4a72      	ldr	r2, [pc, #456]	@ (800f174 <network_configure_weights+0x544>)
 800efaa:	60d3      	str	r3, [r2, #12]
    conv2d_14_weights_array.format |= AI_FMT_FLAG_CONST;
 800efac:	4b72      	ldr	r3, [pc, #456]	@ (800f178 <network_configure_weights+0x548>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800efb4:	4a70      	ldr	r2, [pc, #448]	@ (800f178 <network_configure_weights+0x548>)
 800efb6:	6013      	str	r3, [r2, #0]
    conv2d_14_weights_array.data = AI_PTR(g_network_weights_map[0] + 5296);
 800efb8:	4b68      	ldr	r3, [pc, #416]	@ (800f15c <network_configure_weights+0x52c>)
 800efba:	681a      	ldr	r2, [r3, #0]
 800efbc:	f241 43b0 	movw	r3, #5296	@ 0x14b0
 800efc0:	4413      	add	r3, r2
 800efc2:	4a6d      	ldr	r2, [pc, #436]	@ (800f178 <network_configure_weights+0x548>)
 800efc4:	6093      	str	r3, [r2, #8]
    conv2d_14_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 5296);
 800efc6:	4b65      	ldr	r3, [pc, #404]	@ (800f15c <network_configure_weights+0x52c>)
 800efc8:	681a      	ldr	r2, [r3, #0]
 800efca:	f241 43b0 	movw	r3, #5296	@ 0x14b0
 800efce:	4413      	add	r3, r2
 800efd0:	4a69      	ldr	r2, [pc, #420]	@ (800f178 <network_configure_weights+0x548>)
 800efd2:	60d3      	str	r3, [r2, #12]
    conv2d_14_bias_array.format |= AI_FMT_FLAG_CONST;
 800efd4:	4b69      	ldr	r3, [pc, #420]	@ (800f17c <network_configure_weights+0x54c>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800efdc:	4a67      	ldr	r2, [pc, #412]	@ (800f17c <network_configure_weights+0x54c>)
 800efde:	6013      	str	r3, [r2, #0]
    conv2d_14_bias_array.data = AI_PTR(g_network_weights_map[0] + 6064);
 800efe0:	4b5e      	ldr	r3, [pc, #376]	@ (800f15c <network_configure_weights+0x52c>)
 800efe2:	681a      	ldr	r2, [r3, #0]
 800efe4:	f241 73b0 	movw	r3, #6064	@ 0x17b0
 800efe8:	4413      	add	r3, r2
 800efea:	4a64      	ldr	r2, [pc, #400]	@ (800f17c <network_configure_weights+0x54c>)
 800efec:	6093      	str	r3, [r2, #8]
    conv2d_14_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 6064);
 800efee:	4b5b      	ldr	r3, [pc, #364]	@ (800f15c <network_configure_weights+0x52c>)
 800eff0:	681a      	ldr	r2, [r3, #0]
 800eff2:	f241 73b0 	movw	r3, #6064	@ 0x17b0
 800eff6:	4413      	add	r3, r2
 800eff8:	4a60      	ldr	r2, [pc, #384]	@ (800f17c <network_configure_weights+0x54c>)
 800effa:	60d3      	str	r3, [r2, #12]
    conv2d_15_weights_array.format |= AI_FMT_FLAG_CONST;
 800effc:	4b60      	ldr	r3, [pc, #384]	@ (800f180 <network_configure_weights+0x550>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f004:	4a5e      	ldr	r2, [pc, #376]	@ (800f180 <network_configure_weights+0x550>)
 800f006:	6013      	str	r3, [r2, #0]
    conv2d_15_weights_array.data = AI_PTR(g_network_weights_map[0] + 6128);
 800f008:	4b54      	ldr	r3, [pc, #336]	@ (800f15c <network_configure_weights+0x52c>)
 800f00a:	681a      	ldr	r2, [r3, #0]
 800f00c:	f241 73f0 	movw	r3, #6128	@ 0x17f0
 800f010:	4413      	add	r3, r2
 800f012:	4a5b      	ldr	r2, [pc, #364]	@ (800f180 <network_configure_weights+0x550>)
 800f014:	6093      	str	r3, [r2, #8]
    conv2d_15_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 6128);
 800f016:	4b51      	ldr	r3, [pc, #324]	@ (800f15c <network_configure_weights+0x52c>)
 800f018:	681a      	ldr	r2, [r3, #0]
 800f01a:	f241 73f0 	movw	r3, #6128	@ 0x17f0
 800f01e:	4413      	add	r3, r2
 800f020:	4a57      	ldr	r2, [pc, #348]	@ (800f180 <network_configure_weights+0x550>)
 800f022:	60d3      	str	r3, [r2, #12]
    conv2d_15_bias_array.format |= AI_FMT_FLAG_CONST;
 800f024:	4b57      	ldr	r3, [pc, #348]	@ (800f184 <network_configure_weights+0x554>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f02c:	4a55      	ldr	r2, [pc, #340]	@ (800f184 <network_configure_weights+0x554>)
 800f02e:	6013      	str	r3, [r2, #0]
    conv2d_15_bias_array.data = AI_PTR(g_network_weights_map[0] + 7664);
 800f030:	4b4a      	ldr	r3, [pc, #296]	@ (800f15c <network_configure_weights+0x52c>)
 800f032:	681a      	ldr	r2, [r3, #0]
 800f034:	f641 53f0 	movw	r3, #7664	@ 0x1df0
 800f038:	4413      	add	r3, r2
 800f03a:	4a52      	ldr	r2, [pc, #328]	@ (800f184 <network_configure_weights+0x554>)
 800f03c:	6093      	str	r3, [r2, #8]
    conv2d_15_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 7664);
 800f03e:	4b47      	ldr	r3, [pc, #284]	@ (800f15c <network_configure_weights+0x52c>)
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	f641 53f0 	movw	r3, #7664	@ 0x1df0
 800f046:	4413      	add	r3, r2
 800f048:	4a4e      	ldr	r2, [pc, #312]	@ (800f184 <network_configure_weights+0x554>)
 800f04a:	60d3      	str	r3, [r2, #12]
    conv2d_16_weights_array.format |= AI_FMT_FLAG_CONST;
 800f04c:	4b4e      	ldr	r3, [pc, #312]	@ (800f188 <network_configure_weights+0x558>)
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f054:	4a4c      	ldr	r2, [pc, #304]	@ (800f188 <network_configure_weights+0x558>)
 800f056:	6013      	str	r3, [r2, #0]
    conv2d_16_weights_array.data = AI_PTR(g_network_weights_map[0] + 8048);
 800f058:	4b40      	ldr	r3, [pc, #256]	@ (800f15c <network_configure_weights+0x52c>)
 800f05a:	681a      	ldr	r2, [r3, #0]
 800f05c:	f641 7370 	movw	r3, #8048	@ 0x1f70
 800f060:	4413      	add	r3, r2
 800f062:	4a49      	ldr	r2, [pc, #292]	@ (800f188 <network_configure_weights+0x558>)
 800f064:	6093      	str	r3, [r2, #8]
    conv2d_16_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 8048);
 800f066:	4b3d      	ldr	r3, [pc, #244]	@ (800f15c <network_configure_weights+0x52c>)
 800f068:	681a      	ldr	r2, [r3, #0]
 800f06a:	f641 7370 	movw	r3, #8048	@ 0x1f70
 800f06e:	4413      	add	r3, r2
 800f070:	4a45      	ldr	r2, [pc, #276]	@ (800f188 <network_configure_weights+0x558>)
 800f072:	60d3      	str	r3, [r2, #12]
    conv2d_16_bias_array.format |= AI_FMT_FLAG_CONST;
 800f074:	4b45      	ldr	r3, [pc, #276]	@ (800f18c <network_configure_weights+0x55c>)
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f07c:	4a43      	ldr	r2, [pc, #268]	@ (800f18c <network_configure_weights+0x55c>)
 800f07e:	6013      	str	r3, [r2, #0]
    conv2d_16_bias_array.data = AI_PTR(g_network_weights_map[0] + 8912);
 800f080:	4b36      	ldr	r3, [pc, #216]	@ (800f15c <network_configure_weights+0x52c>)
 800f082:	681a      	ldr	r2, [r3, #0]
 800f084:	f242 23d0 	movw	r3, #8912	@ 0x22d0
 800f088:	4413      	add	r3, r2
 800f08a:	4a40      	ldr	r2, [pc, #256]	@ (800f18c <network_configure_weights+0x55c>)
 800f08c:	6093      	str	r3, [r2, #8]
    conv2d_16_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 8912);
 800f08e:	4b33      	ldr	r3, [pc, #204]	@ (800f15c <network_configure_weights+0x52c>)
 800f090:	681a      	ldr	r2, [r3, #0]
 800f092:	f242 23d0 	movw	r3, #8912	@ 0x22d0
 800f096:	4413      	add	r3, r2
 800f098:	4a3c      	ldr	r2, [pc, #240]	@ (800f18c <network_configure_weights+0x55c>)
 800f09a:	60d3      	str	r3, [r2, #12]
    conv2d_17_weights_array.format |= AI_FMT_FLAG_CONST;
 800f09c:	4b3c      	ldr	r3, [pc, #240]	@ (800f190 <network_configure_weights+0x560>)
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0a4:	4a3a      	ldr	r2, [pc, #232]	@ (800f190 <network_configure_weights+0x560>)
 800f0a6:	6013      	str	r3, [r2, #0]
    conv2d_17_weights_array.data = AI_PTR(g_network_weights_map[0] + 9296);
 800f0a8:	4b2c      	ldr	r3, [pc, #176]	@ (800f15c <network_configure_weights+0x52c>)
 800f0aa:	681a      	ldr	r2, [r3, #0]
 800f0ac:	f242 4350 	movw	r3, #9296	@ 0x2450
 800f0b0:	4413      	add	r3, r2
 800f0b2:	4a37      	ldr	r2, [pc, #220]	@ (800f190 <network_configure_weights+0x560>)
 800f0b4:	6093      	str	r3, [r2, #8]
    conv2d_17_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 9296);
 800f0b6:	4b29      	ldr	r3, [pc, #164]	@ (800f15c <network_configure_weights+0x52c>)
 800f0b8:	681a      	ldr	r2, [r3, #0]
 800f0ba:	f242 4350 	movw	r3, #9296	@ 0x2450
 800f0be:	4413      	add	r3, r2
 800f0c0:	4a33      	ldr	r2, [pc, #204]	@ (800f190 <network_configure_weights+0x560>)
 800f0c2:	60d3      	str	r3, [r2, #12]
    conv2d_17_bias_array.format |= AI_FMT_FLAG_CONST;
 800f0c4:	4b33      	ldr	r3, [pc, #204]	@ (800f194 <network_configure_weights+0x564>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0cc:	4a31      	ldr	r2, [pc, #196]	@ (800f194 <network_configure_weights+0x564>)
 800f0ce:	6013      	str	r3, [r2, #0]
    conv2d_17_bias_array.data = AI_PTR(g_network_weights_map[0] + 10832);
 800f0d0:	4b22      	ldr	r3, [pc, #136]	@ (800f15c <network_configure_weights+0x52c>)
 800f0d2:	681a      	ldr	r2, [r3, #0]
 800f0d4:	f642 2350 	movw	r3, #10832	@ 0x2a50
 800f0d8:	4413      	add	r3, r2
 800f0da:	4a2e      	ldr	r2, [pc, #184]	@ (800f194 <network_configure_weights+0x564>)
 800f0dc:	6093      	str	r3, [r2, #8]
    conv2d_17_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 10832);
 800f0de:	4b1f      	ldr	r3, [pc, #124]	@ (800f15c <network_configure_weights+0x52c>)
 800f0e0:	681a      	ldr	r2, [r3, #0]
 800f0e2:	f642 2350 	movw	r3, #10832	@ 0x2a50
 800f0e6:	4413      	add	r3, r2
 800f0e8:	4a2a      	ldr	r2, [pc, #168]	@ (800f194 <network_configure_weights+0x564>)
 800f0ea:	60d3      	str	r3, [r2, #12]
    conv2d_19_weights_array.format |= AI_FMT_FLAG_CONST;
 800f0ec:	4b2a      	ldr	r3, [pc, #168]	@ (800f198 <network_configure_weights+0x568>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0f4:	4a28      	ldr	r2, [pc, #160]	@ (800f198 <network_configure_weights+0x568>)
 800f0f6:	6013      	str	r3, [r2, #0]
    conv2d_19_weights_array.data = AI_PTR(g_network_weights_map[0] + 10896);
 800f0f8:	4b18      	ldr	r3, [pc, #96]	@ (800f15c <network_configure_weights+0x52c>)
 800f0fa:	681a      	ldr	r2, [r3, #0]
 800f0fc:	f642 2390 	movw	r3, #10896	@ 0x2a90
 800f100:	4413      	add	r3, r2
 800f102:	4a25      	ldr	r2, [pc, #148]	@ (800f198 <network_configure_weights+0x568>)
 800f104:	6093      	str	r3, [r2, #8]
    conv2d_19_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 10896);
 800f106:	4b15      	ldr	r3, [pc, #84]	@ (800f15c <network_configure_weights+0x52c>)
 800f108:	681a      	ldr	r2, [r3, #0]
 800f10a:	f642 2390 	movw	r3, #10896	@ 0x2a90
 800f10e:	4413      	add	r3, r2
 800f110:	4a21      	ldr	r2, [pc, #132]	@ (800f198 <network_configure_weights+0x568>)
 800f112:	60d3      	str	r3, [r2, #12]
    conv2d_19_bias_array.format |= AI_FMT_FLAG_CONST;
 800f114:	4b21      	ldr	r3, [pc, #132]	@ (800f19c <network_configure_weights+0x56c>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f11c:	4a1f      	ldr	r2, [pc, #124]	@ (800f19c <network_configure_weights+0x56c>)
 800f11e:	6013      	str	r3, [r2, #0]
    conv2d_19_bias_array.data = AI_PTR(g_network_weights_map[0] + 12432);
 800f120:	4b0e      	ldr	r3, [pc, #56]	@ (800f15c <network_configure_weights+0x52c>)
 800f122:	681a      	ldr	r2, [r3, #0]
 800f124:	f243 0390 	movw	r3, #12432	@ 0x3090
 800f128:	4413      	add	r3, r2
 800f12a:	4a1c      	ldr	r2, [pc, #112]	@ (800f19c <network_configure_weights+0x56c>)
 800f12c:	6093      	str	r3, [r2, #8]
    conv2d_19_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12432);
 800f12e:	4b0b      	ldr	r3, [pc, #44]	@ (800f15c <network_configure_weights+0x52c>)
 800f130:	681a      	ldr	r2, [r3, #0]
 800f132:	f243 0390 	movw	r3, #12432	@ 0x3090
 800f136:	4413      	add	r3, r2
 800f138:	4a18      	ldr	r2, [pc, #96]	@ (800f19c <network_configure_weights+0x56c>)
 800f13a:	60d3      	str	r3, [r2, #12]
    conv2d_20_weights_array.format |= AI_FMT_FLAG_CONST;
 800f13c:	4b18      	ldr	r3, [pc, #96]	@ (800f1a0 <network_configure_weights+0x570>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f144:	4a16      	ldr	r2, [pc, #88]	@ (800f1a0 <network_configure_weights+0x570>)
 800f146:	6013      	str	r3, [r2, #0]
    conv2d_20_weights_array.data = AI_PTR(g_network_weights_map[0] + 12816);
 800f148:	4b04      	ldr	r3, [pc, #16]	@ (800f15c <network_configure_weights+0x52c>)
 800f14a:	681a      	ldr	r2, [r3, #0]
 800f14c:	f243 2310 	movw	r3, #12816	@ 0x3210
 800f150:	4413      	add	r3, r2
 800f152:	4a13      	ldr	r2, [pc, #76]	@ (800f1a0 <network_configure_weights+0x570>)
 800f154:	6093      	str	r3, [r2, #8]
    conv2d_20_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 12816);
 800f156:	4b01      	ldr	r3, [pc, #4]	@ (800f15c <network_configure_weights+0x52c>)
 800f158:	681a      	ldr	r2, [r3, #0]
 800f15a:	e023      	b.n	800f1a4 <network_configure_weights+0x574>
 800f15c:	24030bc4 	.word	0x24030bc4
 800f160:	240003a4 	.word	0x240003a4
 800f164:	240003b4 	.word	0x240003b4
 800f168:	240003c4 	.word	0x240003c4
 800f16c:	240003d4 	.word	0x240003d4
 800f170:	240003e4 	.word	0x240003e4
 800f174:	240003f4 	.word	0x240003f4
 800f178:	24000404 	.word	0x24000404
 800f17c:	24000414 	.word	0x24000414
 800f180:	24000424 	.word	0x24000424
 800f184:	24000434 	.word	0x24000434
 800f188:	24000444 	.word	0x24000444
 800f18c:	24000454 	.word	0x24000454
 800f190:	24000464 	.word	0x24000464
 800f194:	24000474 	.word	0x24000474
 800f198:	24000484 	.word	0x24000484
 800f19c:	24000494 	.word	0x24000494
 800f1a0:	240004a4 	.word	0x240004a4
 800f1a4:	f243 2310 	movw	r3, #12816	@ 0x3210
 800f1a8:	4413      	add	r3, r2
 800f1aa:	4a61      	ldr	r2, [pc, #388]	@ (800f330 <network_configure_weights+0x700>)
 800f1ac:	60d3      	str	r3, [r2, #12]
    conv2d_20_bias_array.format |= AI_FMT_FLAG_CONST;
 800f1ae:	4b61      	ldr	r3, [pc, #388]	@ (800f334 <network_configure_weights+0x704>)
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f1b6:	4a5f      	ldr	r2, [pc, #380]	@ (800f334 <network_configure_weights+0x704>)
 800f1b8:	6013      	str	r3, [r2, #0]
    conv2d_20_bias_array.data = AI_PTR(g_network_weights_map[0] + 13680);
 800f1ba:	4b5f      	ldr	r3, [pc, #380]	@ (800f338 <network_configure_weights+0x708>)
 800f1bc:	681a      	ldr	r2, [r3, #0]
 800f1be:	f243 5370 	movw	r3, #13680	@ 0x3570
 800f1c2:	4413      	add	r3, r2
 800f1c4:	4a5b      	ldr	r2, [pc, #364]	@ (800f334 <network_configure_weights+0x704>)
 800f1c6:	6093      	str	r3, [r2, #8]
    conv2d_20_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 13680);
 800f1c8:	4b5b      	ldr	r3, [pc, #364]	@ (800f338 <network_configure_weights+0x708>)
 800f1ca:	681a      	ldr	r2, [r3, #0]
 800f1cc:	f243 5370 	movw	r3, #13680	@ 0x3570
 800f1d0:	4413      	add	r3, r2
 800f1d2:	4a58      	ldr	r2, [pc, #352]	@ (800f334 <network_configure_weights+0x704>)
 800f1d4:	60d3      	str	r3, [r2, #12]
    conv2d_21_weights_array.format |= AI_FMT_FLAG_CONST;
 800f1d6:	4b59      	ldr	r3, [pc, #356]	@ (800f33c <network_configure_weights+0x70c>)
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f1de:	4a57      	ldr	r2, [pc, #348]	@ (800f33c <network_configure_weights+0x70c>)
 800f1e0:	6013      	str	r3, [r2, #0]
    conv2d_21_weights_array.data = AI_PTR(g_network_weights_map[0] + 14064);
 800f1e2:	4b55      	ldr	r3, [pc, #340]	@ (800f338 <network_configure_weights+0x708>)
 800f1e4:	681a      	ldr	r2, [r3, #0]
 800f1e6:	f243 63f0 	movw	r3, #14064	@ 0x36f0
 800f1ea:	4413      	add	r3, r2
 800f1ec:	4a53      	ldr	r2, [pc, #332]	@ (800f33c <network_configure_weights+0x70c>)
 800f1ee:	6093      	str	r3, [r2, #8]
    conv2d_21_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 14064);
 800f1f0:	4b51      	ldr	r3, [pc, #324]	@ (800f338 <network_configure_weights+0x708>)
 800f1f2:	681a      	ldr	r2, [r3, #0]
 800f1f4:	f243 63f0 	movw	r3, #14064	@ 0x36f0
 800f1f8:	4413      	add	r3, r2
 800f1fa:	4a50      	ldr	r2, [pc, #320]	@ (800f33c <network_configure_weights+0x70c>)
 800f1fc:	60d3      	str	r3, [r2, #12]
    conv2d_21_bias_array.format |= AI_FMT_FLAG_CONST;
 800f1fe:	4b50      	ldr	r3, [pc, #320]	@ (800f340 <network_configure_weights+0x710>)
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f206:	4a4e      	ldr	r2, [pc, #312]	@ (800f340 <network_configure_weights+0x710>)
 800f208:	6013      	str	r3, [r2, #0]
    conv2d_21_bias_array.data = AI_PTR(g_network_weights_map[0] + 15600);
 800f20a:	4b4b      	ldr	r3, [pc, #300]	@ (800f338 <network_configure_weights+0x708>)
 800f20c:	681a      	ldr	r2, [r3, #0]
 800f20e:	f643 43f0 	movw	r3, #15600	@ 0x3cf0
 800f212:	4413      	add	r3, r2
 800f214:	4a4a      	ldr	r2, [pc, #296]	@ (800f340 <network_configure_weights+0x710>)
 800f216:	6093      	str	r3, [r2, #8]
    conv2d_21_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15600);
 800f218:	4b47      	ldr	r3, [pc, #284]	@ (800f338 <network_configure_weights+0x708>)
 800f21a:	681a      	ldr	r2, [r3, #0]
 800f21c:	f643 43f0 	movw	r3, #15600	@ 0x3cf0
 800f220:	4413      	add	r3, r2
 800f222:	4a47      	ldr	r2, [pc, #284]	@ (800f340 <network_configure_weights+0x710>)
 800f224:	60d3      	str	r3, [r2, #12]
    conv2d_23_weights_array.format |= AI_FMT_FLAG_CONST;
 800f226:	4b47      	ldr	r3, [pc, #284]	@ (800f344 <network_configure_weights+0x714>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f22e:	4a45      	ldr	r2, [pc, #276]	@ (800f344 <network_configure_weights+0x714>)
 800f230:	6013      	str	r3, [r2, #0]
    conv2d_23_weights_array.data = AI_PTR(g_network_weights_map[0] + 15664);
 800f232:	4b41      	ldr	r3, [pc, #260]	@ (800f338 <network_configure_weights+0x708>)
 800f234:	681a      	ldr	r2, [r3, #0]
 800f236:	f643 5330 	movw	r3, #15664	@ 0x3d30
 800f23a:	4413      	add	r3, r2
 800f23c:	4a41      	ldr	r2, [pc, #260]	@ (800f344 <network_configure_weights+0x714>)
 800f23e:	6093      	str	r3, [r2, #8]
    conv2d_23_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15664);
 800f240:	4b3d      	ldr	r3, [pc, #244]	@ (800f338 <network_configure_weights+0x708>)
 800f242:	681a      	ldr	r2, [r3, #0]
 800f244:	f643 5330 	movw	r3, #15664	@ 0x3d30
 800f248:	4413      	add	r3, r2
 800f24a:	4a3e      	ldr	r2, [pc, #248]	@ (800f344 <network_configure_weights+0x714>)
 800f24c:	60d3      	str	r3, [r2, #12]
    conv2d_23_bias_array.format |= AI_FMT_FLAG_CONST;
 800f24e:	4b3e      	ldr	r3, [pc, #248]	@ (800f348 <network_configure_weights+0x718>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f256:	4a3c      	ldr	r2, [pc, #240]	@ (800f348 <network_configure_weights+0x718>)
 800f258:	6013      	str	r3, [r2, #0]
    conv2d_23_bias_array.data = AI_PTR(g_network_weights_map[0] + 17200);
 800f25a:	4b37      	ldr	r3, [pc, #220]	@ (800f338 <network_configure_weights+0x708>)
 800f25c:	681a      	ldr	r2, [r3, #0]
 800f25e:	f244 3330 	movw	r3, #17200	@ 0x4330
 800f262:	4413      	add	r3, r2
 800f264:	4a38      	ldr	r2, [pc, #224]	@ (800f348 <network_configure_weights+0x718>)
 800f266:	6093      	str	r3, [r2, #8]
    conv2d_23_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 17200);
 800f268:	4b33      	ldr	r3, [pc, #204]	@ (800f338 <network_configure_weights+0x708>)
 800f26a:	681a      	ldr	r2, [r3, #0]
 800f26c:	f244 3330 	movw	r3, #17200	@ 0x4330
 800f270:	4413      	add	r3, r2
 800f272:	4a35      	ldr	r2, [pc, #212]	@ (800f348 <network_configure_weights+0x718>)
 800f274:	60d3      	str	r3, [r2, #12]
    conv2d_24_weights_array.format |= AI_FMT_FLAG_CONST;
 800f276:	4b35      	ldr	r3, [pc, #212]	@ (800f34c <network_configure_weights+0x71c>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f27e:	4a33      	ldr	r2, [pc, #204]	@ (800f34c <network_configure_weights+0x71c>)
 800f280:	6013      	str	r3, [r2, #0]
    conv2d_24_weights_array.data = AI_PTR(g_network_weights_map[0] + 17584);
 800f282:	4b2d      	ldr	r3, [pc, #180]	@ (800f338 <network_configure_weights+0x708>)
 800f284:	681a      	ldr	r2, [r3, #0]
 800f286:	f244 43b0 	movw	r3, #17584	@ 0x44b0
 800f28a:	4413      	add	r3, r2
 800f28c:	4a2f      	ldr	r2, [pc, #188]	@ (800f34c <network_configure_weights+0x71c>)
 800f28e:	6093      	str	r3, [r2, #8]
    conv2d_24_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 17584);
 800f290:	4b29      	ldr	r3, [pc, #164]	@ (800f338 <network_configure_weights+0x708>)
 800f292:	681a      	ldr	r2, [r3, #0]
 800f294:	f244 43b0 	movw	r3, #17584	@ 0x44b0
 800f298:	4413      	add	r3, r2
 800f29a:	4a2c      	ldr	r2, [pc, #176]	@ (800f34c <network_configure_weights+0x71c>)
 800f29c:	60d3      	str	r3, [r2, #12]
    conv2d_24_bias_array.format |= AI_FMT_FLAG_CONST;
 800f29e:	4b2c      	ldr	r3, [pc, #176]	@ (800f350 <network_configure_weights+0x720>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f2a6:	4a2a      	ldr	r2, [pc, #168]	@ (800f350 <network_configure_weights+0x720>)
 800f2a8:	6013      	str	r3, [r2, #0]
    conv2d_24_bias_array.data = AI_PTR(g_network_weights_map[0] + 20656);
 800f2aa:	4b23      	ldr	r3, [pc, #140]	@ (800f338 <network_configure_weights+0x708>)
 800f2ac:	681a      	ldr	r2, [r3, #0]
 800f2ae:	f245 03b0 	movw	r3, #20656	@ 0x50b0
 800f2b2:	4413      	add	r3, r2
 800f2b4:	4a26      	ldr	r2, [pc, #152]	@ (800f350 <network_configure_weights+0x720>)
 800f2b6:	6093      	str	r3, [r2, #8]
    conv2d_24_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 20656);
 800f2b8:	4b1f      	ldr	r3, [pc, #124]	@ (800f338 <network_configure_weights+0x708>)
 800f2ba:	681a      	ldr	r2, [r3, #0]
 800f2bc:	f245 03b0 	movw	r3, #20656	@ 0x50b0
 800f2c0:	4413      	add	r3, r2
 800f2c2:	4a23      	ldr	r2, [pc, #140]	@ (800f350 <network_configure_weights+0x720>)
 800f2c4:	60d3      	str	r3, [r2, #12]
    conv2d_25_weights_array.format |= AI_FMT_FLAG_CONST;
 800f2c6:	4b23      	ldr	r3, [pc, #140]	@ (800f354 <network_configure_weights+0x724>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f2ce:	4a21      	ldr	r2, [pc, #132]	@ (800f354 <network_configure_weights+0x724>)
 800f2d0:	6013      	str	r3, [r2, #0]
    conv2d_25_weights_array.data = AI_PTR(g_network_weights_map[0] + 20784);
 800f2d2:	4b19      	ldr	r3, [pc, #100]	@ (800f338 <network_configure_weights+0x708>)
 800f2d4:	681a      	ldr	r2, [r3, #0]
 800f2d6:	f245 1330 	movw	r3, #20784	@ 0x5130
 800f2da:	4413      	add	r3, r2
 800f2dc:	4a1d      	ldr	r2, [pc, #116]	@ (800f354 <network_configure_weights+0x724>)
 800f2de:	6093      	str	r3, [r2, #8]
    conv2d_25_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 20784);
 800f2e0:	4b15      	ldr	r3, [pc, #84]	@ (800f338 <network_configure_weights+0x708>)
 800f2e2:	681a      	ldr	r2, [r3, #0]
 800f2e4:	f245 1330 	movw	r3, #20784	@ 0x5130
 800f2e8:	4413      	add	r3, r2
 800f2ea:	4a1a      	ldr	r2, [pc, #104]	@ (800f354 <network_configure_weights+0x724>)
 800f2ec:	60d3      	str	r3, [r2, #12]
    conv2d_25_bias_array.format |= AI_FMT_FLAG_CONST;
 800f2ee:	4b1a      	ldr	r3, [pc, #104]	@ (800f358 <network_configure_weights+0x728>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f2f6:	4a18      	ldr	r2, [pc, #96]	@ (800f358 <network_configure_weights+0x728>)
 800f2f8:	6013      	str	r3, [r2, #0]
    conv2d_25_bias_array.data = AI_PTR(g_network_weights_map[0] + 20880);
 800f2fa:	4b0f      	ldr	r3, [pc, #60]	@ (800f338 <network_configure_weights+0x708>)
 800f2fc:	681a      	ldr	r2, [r3, #0]
 800f2fe:	f245 1390 	movw	r3, #20880	@ 0x5190
 800f302:	4413      	add	r3, r2
 800f304:	4a14      	ldr	r2, [pc, #80]	@ (800f358 <network_configure_weights+0x728>)
 800f306:	6093      	str	r3, [r2, #8]
    conv2d_25_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 20880);
 800f308:	4b0b      	ldr	r3, [pc, #44]	@ (800f338 <network_configure_weights+0x708>)
 800f30a:	681a      	ldr	r2, [r3, #0]
 800f30c:	f245 1390 	movw	r3, #20880	@ 0x5190
 800f310:	4413      	add	r3, r2
 800f312:	4a11      	ldr	r2, [pc, #68]	@ (800f358 <network_configure_weights+0x728>)
 800f314:	60d3      	str	r3, [r2, #12]
    return true;
 800f316:	2301      	movs	r3, #1
 800f318:	e005      	b.n	800f326 <network_configure_weights+0x6f6>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800f31a:	2212      	movs	r2, #18
 800f31c:	2130      	movs	r1, #48	@ 0x30
 800f31e:	6878      	ldr	r0, [r7, #4]
 800f320:	f000 fa12 	bl	800f748 <ai_platform_network_set_error>
  return false;
 800f324:	2300      	movs	r3, #0
}
 800f326:	4618      	mov	r0, r3
 800f328:	3708      	adds	r7, #8
 800f32a:	46bd      	mov	sp, r7
 800f32c:	bd80      	pop	{r7, pc}
 800f32e:	bf00      	nop
 800f330:	240004a4 	.word	0x240004a4
 800f334:	240004b4 	.word	0x240004b4
 800f338:	24030bc4 	.word	0x24030bc4
 800f33c:	240004c4 	.word	0x240004c4
 800f340:	240004d4 	.word	0x240004d4
 800f344:	240004e4 	.word	0x240004e4
 800f348:	240004f4 	.word	0x240004f4
 800f34c:	24000504 	.word	0x24000504
 800f350:	24000514 	.word	0x24000514
 800f354:	24000524 	.word	0x24000524
 800f358:	24000534 	.word	0x24000534

0800f35c <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b084      	sub	sp, #16
 800f360:	af02      	add	r7, sp, #8
 800f362:	6078      	str	r0, [r7, #4]
 800f364:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800f366:	2300      	movs	r3, #0
 800f368:	9301      	str	r3, [sp, #4]
 800f36a:	2305      	movs	r3, #5
 800f36c:	9300      	str	r3, [sp, #0]
 800f36e:	2301      	movs	r3, #1
 800f370:	4a04      	ldr	r2, [pc, #16]	@ (800f384 <ai_network_create+0x28>)
 800f372:	6839      	ldr	r1, [r7, #0]
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 fadd 	bl	800f934 <ai_platform_network_create>
 800f37a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800f37c:	4618      	mov	r0, r3
 800f37e:	3708      	adds	r7, #8
 800f380:	46bd      	mov	sp, r7
 800f382:	bd80      	pop	{r7, pc}
 800f384:	24002d78 	.word	0x24002d78

0800f388 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b082      	sub	sp, #8
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
 800f390:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	2b00      	cmp	r3, #0
 800f396:	d104      	bne.n	800f3a2 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800f398:	4b06      	ldr	r3, [pc, #24]	@ (800f3b4 <ai_network_inputs_get+0x2c>)
 800f39a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	4a06      	ldr	r2, [pc, #24]	@ (800f3b8 <ai_network_inputs_get+0x30>)
 800f3a0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800f3a2:	6839      	ldr	r1, [r7, #0]
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	f000 f9d5 	bl	800f754 <ai_platform_inputs_get>
 800f3aa:	4603      	mov	r3, r0
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3708      	adds	r7, #8
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}
 800f3b4:	24002d78 	.word	0x24002d78
 800f3b8:	a1c00100 	.word	0xa1c00100

0800f3bc <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b082      	sub	sp, #8
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
 800f3c4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d104      	bne.n	800f3d6 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800f3cc:	4b06      	ldr	r3, [pc, #24]	@ (800f3e8 <ai_network_outputs_get+0x2c>)
 800f3ce:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	4a06      	ldr	r2, [pc, #24]	@ (800f3ec <ai_network_outputs_get+0x30>)
 800f3d4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800f3d6:	6839      	ldr	r1, [r7, #0]
 800f3d8:	6878      	ldr	r0, [r7, #4]
 800f3da:	f000 fa35 	bl	800f848 <ai_platform_outputs_get>
 800f3de:	4603      	mov	r3, r0
}
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3708      	adds	r7, #8
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}
 800f3e8:	24002d78 	.word	0x24002d78
 800f3ec:	a1c00100 	.word	0xa1c00100

0800f3f0 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b084      	sub	sp, #16
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
 800f3f8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800f3fa:	6839      	ldr	r1, [r7, #0]
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f000 fadb 	bl	800f9b8 <ai_platform_network_init>
 800f402:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800f404:	2301      	movs	r3, #1
 800f406:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d101      	bne.n	800f412 <ai_network_init+0x22>
 800f40e:	2300      	movs	r3, #0
 800f410:	e026      	b.n	800f460 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800f412:	6839      	ldr	r1, [r7, #0]
 800f414:	68f8      	ldr	r0, [r7, #12]
 800f416:	f7ff fc0b 	bl	800ec30 <network_configure_weights>
 800f41a:	4603      	mov	r3, r0
 800f41c:	461a      	mov	r2, r3
 800f41e:	7afb      	ldrb	r3, [r7, #11]
 800f420:	4013      	ands	r3, r2
 800f422:	2b00      	cmp	r3, #0
 800f424:	bf14      	ite	ne
 800f426:	2301      	movne	r3, #1
 800f428:	2300      	moveq	r3, #0
 800f42a:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800f42c:	6839      	ldr	r1, [r7, #0]
 800f42e:	68f8      	ldr	r0, [r7, #12]
 800f430:	f7ff f8f4 	bl	800e61c <network_configure_activations>
 800f434:	4603      	mov	r3, r0
 800f436:	461a      	mov	r2, r3
 800f438:	7afb      	ldrb	r3, [r7, #11]
 800f43a:	4013      	ands	r3, r2
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	bf14      	ite	ne
 800f440:	2301      	movne	r3, #1
 800f442:	2300      	moveq	r3, #0
 800f444:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fb58 	bl	800fafc <ai_platform_network_post_init>
 800f44c:	4603      	mov	r3, r0
 800f44e:	461a      	mov	r2, r3
 800f450:	7afb      	ldrb	r3, [r7, #11]
 800f452:	4013      	ands	r3, r2
 800f454:	2b00      	cmp	r3, #0
 800f456:	bf14      	ite	ne
 800f458:	2301      	movne	r3, #1
 800f45a:	2300      	moveq	r3, #0
 800f45c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800f45e:	7afb      	ldrb	r3, [r7, #11]
}
 800f460:	4618      	mov	r0, r3
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}

0800f468 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b084      	sub	sp, #16
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	60f8      	str	r0, [r7, #12]
 800f470:	60b9      	str	r1, [r7, #8]
 800f472:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800f474:	687a      	ldr	r2, [r7, #4]
 800f476:	68b9      	ldr	r1, [r7, #8]
 800f478:	68f8      	ldr	r0, [r7, #12]
 800f47a:	f000 fb6b 	bl	800fb54 <ai_platform_network_process>
 800f47e:	4603      	mov	r3, r0
}
 800f480:	4618      	mov	r0, r3
 800f482:	3710      	adds	r7, #16
 800f484:	46bd      	mov	sp, r7
 800f486:	bd80      	pop	{r7, pc}

0800f488 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 800f488:	b4b0      	push	{r4, r5, r7}
 800f48a:	b08f      	sub	sp, #60	@ 0x3c
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800f492:	4b15      	ldr	r3, [pc, #84]	@ (800f4e8 <ai_network_data_activations_buffer_get+0x60>)
 800f494:	61fb      	str	r3, [r7, #28]
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	623b      	str	r3, [r7, #32]
 800f49a:	2300      	movs	r3, #0
 800f49c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f49e:	2300      	movs	r3, #0
 800f4a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f4a2:	4b12      	ldr	r3, [pc, #72]	@ (800f4ec <ai_network_data_activations_buffer_get+0x64>)
 800f4a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800f4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ae:	2204      	movs	r2, #4
 800f4b0:	f362 231f 	bfi	r3, r2, #8, #24
 800f4b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f4b6:	4b0e      	ldr	r3, [pc, #56]	@ (800f4f0 <ai_network_data_activations_buffer_get+0x68>)
 800f4b8:	f107 040c 	add.w	r4, r7, #12
 800f4bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f4be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f4c2:	f107 030c 	add.w	r3, r7, #12
 800f4c6:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	461d      	mov	r5, r3
 800f4cc:	f107 041c 	add.w	r4, r7, #28
 800f4d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f4d4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800f4d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	373c      	adds	r7, #60	@ 0x3c
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bcb0      	pop	{r4, r5, r7}
 800f4e4:	4770      	bx	lr
 800f4e6:	bf00      	nop
 800f4e8:	00040440 	.word	0x00040440
 800f4ec:	0001d1b0 	.word	0x0001d1b0
 800f4f0:	08016428 	.word	0x08016428

0800f4f4 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 800f4f4:	b4b0      	push	{r4, r5, r7}
 800f4f6:	b08f      	sub	sp, #60	@ 0x3c
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
 800f4fc:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800f4fe:	4b15      	ldr	r3, [pc, #84]	@ (800f554 <ai_network_data_weights_buffer_get+0x60>)
 800f500:	61fb      	str	r3, [r7, #28]
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	623b      	str	r3, [r7, #32]
 800f506:	2300      	movs	r3, #0
 800f508:	627b      	str	r3, [r7, #36]	@ 0x24
 800f50a:	2300      	movs	r3, #0
 800f50c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f50e:	f245 139c 	movw	r3, #20892	@ 0x519c
 800f512:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f514:	2301      	movs	r3, #1
 800f516:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800f51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51c:	2204      	movs	r2, #4
 800f51e:	f362 231f 	bfi	r3, r2, #8, #24
 800f522:	633b      	str	r3, [r7, #48]	@ 0x30
 800f524:	4b0c      	ldr	r3, [pc, #48]	@ (800f558 <ai_network_data_weights_buffer_get+0x64>)
 800f526:	f107 040c 	add.w	r4, r7, #12
 800f52a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f52c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f530:	f107 030c 	add.w	r3, r7, #12
 800f534:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	461d      	mov	r5, r3
 800f53a:	f107 041c 	add.w	r4, r7, #28
 800f53e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f540:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f542:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800f546:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800f54a:	6878      	ldr	r0, [r7, #4]
 800f54c:	373c      	adds	r7, #60	@ 0x3c
 800f54e:	46bd      	mov	sp, r7
 800f550:	bcb0      	pop	{r4, r5, r7}
 800f552:	4770      	bx	lr
 800f554:	40040440 	.word	0x40040440
 800f558:	08016438 	.word	0x08016438

0800f55c <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 800f55c:	b480      	push	{r7}
 800f55e:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800f560:	4b02      	ldr	r3, [pc, #8]	@ (800f56c <ai_network_data_weights_get+0x10>)

}
 800f562:	4618      	mov	r0, r3
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	24002e1c 	.word	0x24002e1c

0800f570 <ai_buffer_get_size>:
 800f570:	b348      	cbz	r0, 800f5c6 <ai_buffer_get_size+0x56>
 800f572:	4b15      	ldr	r3, [pc, #84]	@ (800f5c8 <ai_buffer_get_size+0x58>)
 800f574:	b430      	push	{r4, r5}
 800f576:	6802      	ldr	r2, [r0, #0]
 800f578:	4d14      	ldr	r5, [pc, #80]	@ (800f5cc <ai_buffer_get_size+0x5c>)
 800f57a:	4013      	ands	r3, r2
 800f57c:	6984      	ldr	r4, [r0, #24]
 800f57e:	42ab      	cmp	r3, r5
 800f580:	6862      	ldr	r2, [r4, #4]
 800f582:	d103      	bne.n	800f58c <ai_buffer_get_size+0x1c>
 800f584:	b111      	cbz	r1, 800f58c <ai_buffer_get_size+0x1c>
 800f586:	321f      	adds	r2, #31
 800f588:	f022 021f 	bic.w	r2, r2, #31
 800f58c:	7d03      	ldrb	r3, [r0, #20]
 800f58e:	6941      	ldr	r1, [r0, #20]
 800f590:	f1a3 0301 	sub.w	r3, r3, #1
 800f594:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800f598:	fab3 f383 	clz	r3, r3
 800f59c:	095b      	lsrs	r3, r3, #5
 800f59e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800f5a2:	da0c      	bge.n	800f5be <ai_buffer_get_size+0x4e>
 800f5a4:	2b01      	cmp	r3, #1
 800f5a6:	d103      	bne.n	800f5b0 <ai_buffer_get_size+0x40>
 800f5a8:	2802      	cmp	r0, #2
 800f5aa:	f04f 0302 	mov.w	r3, #2
 800f5ae:	d006      	beq.n	800f5be <ai_buffer_get_size+0x4e>
 800f5b0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800f5b4:	3301      	adds	r3, #1
 800f5b6:	4298      	cmp	r0, r3
 800f5b8:	fb01 f202 	mul.w	r2, r1, r2
 800f5bc:	d1f2      	bne.n	800f5a4 <ai_buffer_get_size+0x34>
 800f5be:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800f5c2:	bc30      	pop	{r4, r5}
 800f5c4:	4770      	bx	lr
 800f5c6:	4770      	bx	lr
 800f5c8:	017fffff 	.word	0x017fffff
 800f5cc:	000400c0 	.word	0x000400c0

0800f5d0 <ai_buffer_array_sane>:
 800f5d0:	b138      	cbz	r0, 800f5e2 <ai_buffer_array_sane+0x12>
 800f5d2:	6843      	ldr	r3, [r0, #4]
 800f5d4:	b123      	cbz	r3, 800f5e0 <ai_buffer_array_sane+0x10>
 800f5d6:	8840      	ldrh	r0, [r0, #2]
 800f5d8:	3800      	subs	r0, #0
 800f5da:	bf18      	it	ne
 800f5dc:	2001      	movne	r0, #1
 800f5de:	4770      	bx	lr
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	4770      	bx	lr

0800f5e4 <ai_platform_get_weights_map>:
 800f5e4:	2900      	cmp	r1, #0
 800f5e6:	bf18      	it	ne
 800f5e8:	2800      	cmpne	r0, #0
 800f5ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ec:	bf0c      	ite	eq
 800f5ee:	2401      	moveq	r4, #1
 800f5f0:	2400      	movne	r4, #0
 800f5f2:	2a00      	cmp	r2, #0
 800f5f4:	bf08      	it	eq
 800f5f6:	f044 0401 	orreq.w	r4, r4, #1
 800f5fa:	b114      	cbz	r4, 800f602 <ai_platform_get_weights_map+0x1e>
 800f5fc:	2400      	movs	r4, #0
 800f5fe:	4620      	mov	r0, r4
 800f600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f602:	4616      	mov	r6, r2
 800f604:	4b22      	ldr	r3, [pc, #136]	@ (800f690 <ai_platform_get_weights_map+0xac>)
 800f606:	6812      	ldr	r2, [r2, #0]
 800f608:	4605      	mov	r5, r0
 800f60a:	460f      	mov	r7, r1
 800f60c:	429a      	cmp	r2, r3
 800f60e:	d024      	beq.n	800f65a <ai_platform_get_weights_map+0x76>
 800f610:	6870      	ldr	r0, [r6, #4]
 800f612:	2800      	cmp	r0, #0
 800f614:	d0f2      	beq.n	800f5fc <ai_platform_get_weights_map+0x18>
 800f616:	6806      	ldr	r6, [r0, #0]
 800f618:	429e      	cmp	r6, r3
 800f61a:	d006      	beq.n	800f62a <ai_platform_get_weights_map+0x46>
 800f61c:	f1a1 0401 	sub.w	r4, r1, #1
 800f620:	6028      	str	r0, [r5, #0]
 800f622:	fab4 f484 	clz	r4, r4
 800f626:	0964      	lsrs	r4, r4, #5
 800f628:	e7e9      	b.n	800f5fe <ai_platform_get_weights_map+0x1a>
 800f62a:	3d04      	subs	r5, #4
 800f62c:	4601      	mov	r1, r0
 800f62e:	4623      	mov	r3, r4
 800f630:	e004      	b.n	800f63c <ai_platform_get_weights_map+0x58>
 800f632:	3301      	adds	r3, #1
 800f634:	f845 2f04 	str.w	r2, [r5, #4]!
 800f638:	429f      	cmp	r7, r3
 800f63a:	d903      	bls.n	800f644 <ai_platform_get_weights_map+0x60>
 800f63c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800f640:	42b2      	cmp	r2, r6
 800f642:	d1f6      	bne.n	800f632 <ai_platform_get_weights_map+0x4e>
 800f644:	429f      	cmp	r7, r3
 800f646:	d1da      	bne.n	800f5fe <ai_platform_get_weights_map+0x1a>
 800f648:	1c79      	adds	r1, r7, #1
 800f64a:	4b11      	ldr	r3, [pc, #68]	@ (800f690 <ai_platform_get_weights_map+0xac>)
 800f64c:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800f650:	1ae4      	subs	r4, r4, r3
 800f652:	fab4 f484 	clz	r4, r4
 800f656:	0964      	lsrs	r4, r4, #5
 800f658:	e7d1      	b.n	800f5fe <ai_platform_get_weights_map+0x1a>
 800f65a:	1d30      	adds	r0, r6, #4
 800f65c:	f7ff ffb8 	bl	800f5d0 <ai_buffer_array_sane>
 800f660:	2800      	cmp	r0, #0
 800f662:	d0cb      	beq.n	800f5fc <ai_platform_get_weights_map+0x18>
 800f664:	88f3      	ldrh	r3, [r6, #6]
 800f666:	429f      	cmp	r7, r3
 800f668:	d1c8      	bne.n	800f5fc <ai_platform_get_weights_map+0x18>
 800f66a:	3d04      	subs	r5, #4
 800f66c:	4622      	mov	r2, r4
 800f66e:	e004      	b.n	800f67a <ai_platform_get_weights_map+0x96>
 800f670:	3201      	adds	r2, #1
 800f672:	f845 3f04 	str.w	r3, [r5, #4]!
 800f676:	4297      	cmp	r7, r2
 800f678:	d905      	bls.n	800f686 <ai_platform_get_weights_map+0xa2>
 800f67a:	68b3      	ldr	r3, [r6, #8]
 800f67c:	4423      	add	r3, r4
 800f67e:	341c      	adds	r4, #28
 800f680:	685b      	ldr	r3, [r3, #4]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d1f4      	bne.n	800f670 <ai_platform_get_weights_map+0x8c>
 800f686:	1abc      	subs	r4, r7, r2
 800f688:	fab4 f484 	clz	r4, r4
 800f68c:	0964      	lsrs	r4, r4, #5
 800f68e:	e7b6      	b.n	800f5fe <ai_platform_get_weights_map+0x1a>
 800f690:	a1facade 	.word	0xa1facade

0800f694 <ai_platform_get_activations_map>:
 800f694:	2900      	cmp	r1, #0
 800f696:	bf18      	it	ne
 800f698:	2800      	cmpne	r0, #0
 800f69a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f69c:	bf0c      	ite	eq
 800f69e:	2401      	moveq	r4, #1
 800f6a0:	2400      	movne	r4, #0
 800f6a2:	2a00      	cmp	r2, #0
 800f6a4:	bf08      	it	eq
 800f6a6:	f044 0401 	orreq.w	r4, r4, #1
 800f6aa:	b114      	cbz	r4, 800f6b2 <ai_platform_get_activations_map+0x1e>
 800f6ac:	2400      	movs	r4, #0
 800f6ae:	4620      	mov	r0, r4
 800f6b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6b2:	4616      	mov	r6, r2
 800f6b4:	4b23      	ldr	r3, [pc, #140]	@ (800f744 <ai_platform_get_activations_map+0xb0>)
 800f6b6:	6812      	ldr	r2, [r2, #0]
 800f6b8:	4605      	mov	r5, r0
 800f6ba:	460f      	mov	r7, r1
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	d024      	beq.n	800f70a <ai_platform_get_activations_map+0x76>
 800f6c0:	6a30      	ldr	r0, [r6, #32]
 800f6c2:	2800      	cmp	r0, #0
 800f6c4:	d0f2      	beq.n	800f6ac <ai_platform_get_activations_map+0x18>
 800f6c6:	6806      	ldr	r6, [r0, #0]
 800f6c8:	429e      	cmp	r6, r3
 800f6ca:	d006      	beq.n	800f6da <ai_platform_get_activations_map+0x46>
 800f6cc:	f1a1 0401 	sub.w	r4, r1, #1
 800f6d0:	6028      	str	r0, [r5, #0]
 800f6d2:	fab4 f484 	clz	r4, r4
 800f6d6:	0964      	lsrs	r4, r4, #5
 800f6d8:	e7e9      	b.n	800f6ae <ai_platform_get_activations_map+0x1a>
 800f6da:	3d04      	subs	r5, #4
 800f6dc:	4601      	mov	r1, r0
 800f6de:	4623      	mov	r3, r4
 800f6e0:	e004      	b.n	800f6ec <ai_platform_get_activations_map+0x58>
 800f6e2:	3301      	adds	r3, #1
 800f6e4:	f845 2f04 	str.w	r2, [r5, #4]!
 800f6e8:	429f      	cmp	r7, r3
 800f6ea:	d903      	bls.n	800f6f4 <ai_platform_get_activations_map+0x60>
 800f6ec:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800f6f0:	42b2      	cmp	r2, r6
 800f6f2:	d1f6      	bne.n	800f6e2 <ai_platform_get_activations_map+0x4e>
 800f6f4:	429f      	cmp	r7, r3
 800f6f6:	d1da      	bne.n	800f6ae <ai_platform_get_activations_map+0x1a>
 800f6f8:	1c79      	adds	r1, r7, #1
 800f6fa:	4b12      	ldr	r3, [pc, #72]	@ (800f744 <ai_platform_get_activations_map+0xb0>)
 800f6fc:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800f700:	1ae4      	subs	r4, r4, r3
 800f702:	fab4 f484 	clz	r4, r4
 800f706:	0964      	lsrs	r4, r4, #5
 800f708:	e7d1      	b.n	800f6ae <ai_platform_get_activations_map+0x1a>
 800f70a:	f106 000c 	add.w	r0, r6, #12
 800f70e:	f7ff ff5f 	bl	800f5d0 <ai_buffer_array_sane>
 800f712:	2800      	cmp	r0, #0
 800f714:	d0ca      	beq.n	800f6ac <ai_platform_get_activations_map+0x18>
 800f716:	89f3      	ldrh	r3, [r6, #14]
 800f718:	429f      	cmp	r7, r3
 800f71a:	d1c7      	bne.n	800f6ac <ai_platform_get_activations_map+0x18>
 800f71c:	3d04      	subs	r5, #4
 800f71e:	4622      	mov	r2, r4
 800f720:	e004      	b.n	800f72c <ai_platform_get_activations_map+0x98>
 800f722:	3201      	adds	r2, #1
 800f724:	f845 3f04 	str.w	r3, [r5, #4]!
 800f728:	4297      	cmp	r7, r2
 800f72a:	d905      	bls.n	800f738 <ai_platform_get_activations_map+0xa4>
 800f72c:	6933      	ldr	r3, [r6, #16]
 800f72e:	4423      	add	r3, r4
 800f730:	341c      	adds	r4, #28
 800f732:	685b      	ldr	r3, [r3, #4]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d1f4      	bne.n	800f722 <ai_platform_get_activations_map+0x8e>
 800f738:	1abc      	subs	r4, r7, r2
 800f73a:	fab4 f484 	clz	r4, r4
 800f73e:	0964      	lsrs	r4, r4, #5
 800f740:	e7b5      	b.n	800f6ae <ai_platform_get_activations_map+0x1a>
 800f742:	bf00      	nop
 800f744:	a1facade 	.word	0xa1facade

0800f748 <ai_platform_network_set_error>:
 800f748:	b110      	cbz	r0, 800f750 <ai_platform_network_set_error+0x8>
 800f74a:	300c      	adds	r0, #12
 800f74c:	f000 bc2a 	b.w	800ffa4 <core_set_error>
 800f750:	4770      	bx	lr
 800f752:	bf00      	nop

0800f754 <ai_platform_inputs_get>:
 800f754:	4b3b      	ldr	r3, [pc, #236]	@ (800f844 <ai_platform_inputs_get+0xf0>)
 800f756:	6802      	ldr	r2, [r0, #0]
 800f758:	4393      	bics	r3, r2
 800f75a:	d168      	bne.n	800f82e <ai_platform_inputs_get+0xda>
 800f75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f760:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800f762:	b085      	sub	sp, #20
 800f764:	4605      	mov	r5, r0
 800f766:	460f      	mov	r7, r1
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d053      	beq.n	800f814 <ai_platform_inputs_get+0xc0>
 800f76c:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 800f770:	f1bb 0f00 	cmp.w	fp, #0
 800f774:	d04e      	beq.n	800f814 <ai_platform_inputs_get+0xc0>
 800f776:	f04f 0a00 	mov.w	sl, #0
 800f77a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f77e:	4656      	mov	r6, sl
 800f780:	46d1      	mov	r9, sl
 800f782:	46da      	mov	sl, fp
 800f784:	e016      	b.n	800f7b4 <ai_platform_inputs_get+0x60>
 800f786:	9a01      	ldr	r2, [sp, #4]
 800f788:	2301      	movs	r3, #1
 800f78a:	f84b 3002 	str.w	r3, [fp, r2]
 800f78e:	69aa      	ldr	r2, [r5, #24]
 800f790:	f04f 0301 	mov.w	r3, #1
 800f794:	6855      	ldr	r5, [r2, #4]
 800f796:	6020      	str	r0, [r4, #0]
 800f798:	3601      	adds	r6, #1
 800f79a:	7523      	strb	r3, [r4, #20]
 800f79c:	f109 091c 	add.w	r9, r9, #28
 800f7a0:	6960      	ldr	r0, [r4, #20]
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	f368 201f 	bfi	r0, r8, #8, #24
 800f7a8:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800f7ac:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f7b0:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800f7b4:	f8ba 3000 	ldrh.w	r3, [sl]
 800f7b8:	00f2      	lsls	r2, r6, #3
 800f7ba:	42b3      	cmp	r3, r6
 800f7bc:	9201      	str	r2, [sp, #4]
 800f7be:	d938      	bls.n	800f832 <ai_platform_inputs_get+0xde>
 800f7c0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d034      	beq.n	800f832 <ai_platform_inputs_get+0xde>
 800f7c8:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800f7cc:	2d00      	cmp	r5, #0
 800f7ce:	d030      	beq.n	800f832 <ai_platform_inputs_get+0xde>
 800f7d0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f7d4:	69a8      	ldr	r0, [r5, #24]
 800f7d6:	68e9      	ldr	r1, [r5, #12]
 800f7d8:	6800      	ldr	r0, [r0, #0]
 800f7da:	9100      	str	r1, [sp, #0]
 800f7dc:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 800f7e0:	68ab      	ldr	r3, [r5, #8]
 800f7e2:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800f7e6:	444c      	add	r4, r9
 800f7e8:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800f7ec:	f004 fd2a 	bl	8014244 <ai_array_to_buffer_fmt>
 800f7f0:	69aa      	ldr	r2, [r5, #24]
 800f7f2:	9900      	ldr	r1, [sp, #0]
 800f7f4:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800f7f8:	2f00      	cmp	r7, #0
 800f7fa:	d0c9      	beq.n	800f790 <ai_platform_inputs_get+0x3c>
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 800f802:	682a      	ldr	r2, [r5, #0]
 800f804:	607a      	str	r2, [r7, #4]
 800f806:	b112      	cbz	r2, 800f80e <ai_platform_inputs_get+0xba>
 800f808:	8852      	ldrh	r2, [r2, #2]
 800f80a:	2a00      	cmp	r2, #0
 800f80c:	d1bb      	bne.n	800f786 <ai_platform_inputs_get+0x32>
 800f80e:	69aa      	ldr	r2, [r5, #24]
 800f810:	2700      	movs	r7, #0
 800f812:	e7bd      	b.n	800f790 <ai_platform_inputs_get+0x3c>
 800f814:	2600      	movs	r6, #0
 800f816:	2218      	movs	r2, #24
 800f818:	2111      	movs	r1, #17
 800f81a:	f105 000c 	add.w	r0, r5, #12
 800f81e:	f000 fbc1 	bl	800ffa4 <core_set_error>
 800f822:	4630      	mov	r0, r6
 800f824:	b107      	cbz	r7, 800f828 <ai_platform_inputs_get+0xd4>
 800f826:	803e      	strh	r6, [r7, #0]
 800f828:	b005      	add	sp, #20
 800f82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f82e:	2000      	movs	r0, #0
 800f830:	4770      	bx	lr
 800f832:	b2b6      	uxth	r6, r6
 800f834:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800f838:	2e00      	cmp	r6, #0
 800f83a:	d0eb      	beq.n	800f814 <ai_platform_inputs_get+0xc0>
 800f83c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f840:	6858      	ldr	r0, [r3, #4]
 800f842:	e7ef      	b.n	800f824 <ai_platform_inputs_get+0xd0>
 800f844:	a1c00100 	.word	0xa1c00100

0800f848 <ai_platform_outputs_get>:
 800f848:	4b39      	ldr	r3, [pc, #228]	@ (800f930 <ai_platform_outputs_get+0xe8>)
 800f84a:	6802      	ldr	r2, [r0, #0]
 800f84c:	4393      	bics	r3, r2
 800f84e:	d16d      	bne.n	800f92c <ai_platform_outputs_get+0xe4>
 800f850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f854:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800f856:	b085      	sub	sp, #20
 800f858:	4605      	mov	r5, r0
 800f85a:	460f      	mov	r7, r1
 800f85c:	2b01      	cmp	r3, #1
 800f85e:	d94f      	bls.n	800f900 <ai_platform_outputs_get+0xb8>
 800f860:	f04f 0a00 	mov.w	sl, #0
 800f864:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 800f868:	4656      	mov	r6, sl
 800f86a:	46d1      	mov	r9, sl
 800f86c:	46da      	mov	sl, fp
 800f86e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f872:	e016      	b.n	800f8a2 <ai_platform_outputs_get+0x5a>
 800f874:	9a01      	ldr	r2, [sp, #4]
 800f876:	2301      	movs	r3, #1
 800f878:	f84b 3002 	str.w	r3, [fp, r2]
 800f87c:	69aa      	ldr	r2, [r5, #24]
 800f87e:	f04f 0301 	mov.w	r3, #1
 800f882:	6855      	ldr	r5, [r2, #4]
 800f884:	6020      	str	r0, [r4, #0]
 800f886:	3601      	adds	r6, #1
 800f888:	7523      	strb	r3, [r4, #20]
 800f88a:	f109 091c 	add.w	r9, r9, #28
 800f88e:	6960      	ldr	r0, [r4, #20]
 800f890:	2300      	movs	r3, #0
 800f892:	f368 201f 	bfi	r0, r8, #8, #24
 800f896:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800f89a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f89e:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800f8a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800f8a6:	00f2      	lsls	r2, r6, #3
 800f8a8:	42b3      	cmp	r3, r6
 800f8aa:	9201      	str	r2, [sp, #4]
 800f8ac:	d935      	bls.n	800f91a <ai_platform_outputs_get+0xd2>
 800f8ae:	f8da 3010 	ldr.w	r3, [sl, #16]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d031      	beq.n	800f91a <ai_platform_outputs_get+0xd2>
 800f8b6:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800f8ba:	b375      	cbz	r5, 800f91a <ai_platform_outputs_get+0xd2>
 800f8bc:	f8da 3014 	ldr.w	r3, [sl, #20]
 800f8c0:	69a8      	ldr	r0, [r5, #24]
 800f8c2:	68e9      	ldr	r1, [r5, #12]
 800f8c4:	6800      	ldr	r0, [r0, #0]
 800f8c6:	9100      	str	r1, [sp, #0]
 800f8c8:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 800f8cc:	68ab      	ldr	r3, [r5, #8]
 800f8ce:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800f8d2:	444c      	add	r4, r9
 800f8d4:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800f8d8:	f004 fcb4 	bl	8014244 <ai_array_to_buffer_fmt>
 800f8dc:	69aa      	ldr	r2, [r5, #24]
 800f8de:	9900      	ldr	r1, [sp, #0]
 800f8e0:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800f8e4:	2f00      	cmp	r7, #0
 800f8e6:	d0ca      	beq.n	800f87e <ai_platform_outputs_get+0x36>
 800f8e8:	2200      	movs	r2, #0
 800f8ea:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 800f8ee:	682a      	ldr	r2, [r5, #0]
 800f8f0:	607a      	str	r2, [r7, #4]
 800f8f2:	b112      	cbz	r2, 800f8fa <ai_platform_outputs_get+0xb2>
 800f8f4:	8852      	ldrh	r2, [r2, #2]
 800f8f6:	2a00      	cmp	r2, #0
 800f8f8:	d1bc      	bne.n	800f874 <ai_platform_outputs_get+0x2c>
 800f8fa:	69aa      	ldr	r2, [r5, #24]
 800f8fc:	2700      	movs	r7, #0
 800f8fe:	e7be      	b.n	800f87e <ai_platform_outputs_get+0x36>
 800f900:	2600      	movs	r6, #0
 800f902:	2218      	movs	r2, #24
 800f904:	2111      	movs	r1, #17
 800f906:	f105 000c 	add.w	r0, r5, #12
 800f90a:	f000 fb4b 	bl	800ffa4 <core_set_error>
 800f90e:	4630      	mov	r0, r6
 800f910:	b107      	cbz	r7, 800f914 <ai_platform_outputs_get+0xcc>
 800f912:	803e      	strh	r6, [r7, #0]
 800f914:	b005      	add	sp, #20
 800f916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f91a:	b2b6      	uxth	r6, r6
 800f91c:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800f920:	2e00      	cmp	r6, #0
 800f922:	d0ed      	beq.n	800f900 <ai_platform_outputs_get+0xb8>
 800f924:	f8da 3014 	ldr.w	r3, [sl, #20]
 800f928:	6858      	ldr	r0, [r3, #4]
 800f92a:	e7f1      	b.n	800f910 <ai_platform_outputs_get+0xc8>
 800f92c:	2000      	movs	r0, #0
 800f92e:	4770      	bx	lr
 800f930:	a1c00100 	.word	0xa1c00100

0800f934 <ai_platform_network_create>:
 800f934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f938:	b083      	sub	sp, #12
 800f93a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800f93e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800f942:	b320      	cbz	r0, 800f98e <ai_platform_network_create+0x5a>
 800f944:	6002      	str	r2, [r0, #0]
 800f946:	4616      	mov	r6, r2
 800f948:	461f      	mov	r7, r3
 800f94a:	4604      	mov	r4, r0
 800f94c:	f000 fb28 	bl	800ffa0 <core_init>
 800f950:	b970      	cbnz	r0, 800f970 <ai_platform_network_create+0x3c>
 800f952:	2530      	movs	r5, #48	@ 0x30
 800f954:	2300      	movs	r3, #0
 800f956:	6023      	str	r3, [r4, #0]
 800f958:	2410      	movs	r4, #16
 800f95a:	464a      	mov	r2, r9
 800f95c:	4641      	mov	r1, r8
 800f95e:	4638      	mov	r0, r7
 800f960:	f004 fd12 	bl	8014388 <ai_version_get>
 800f964:	60b0      	str	r0, [r6, #8]
 800f966:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800f96a:	b003      	add	sp, #12
 800f96c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f970:	2200      	movs	r2, #0
 800f972:	4641      	mov	r1, r8
 800f974:	4638      	mov	r0, r7
 800f976:	f004 fd07 	bl	8014388 <ai_version_get>
 800f97a:	4605      	mov	r5, r0
 800f97c:	2200      	movs	r2, #0
 800f97e:	2105      	movs	r1, #5
 800f980:	2001      	movs	r0, #1
 800f982:	f004 fd01 	bl	8014388 <ai_version_get>
 800f986:	4285      	cmp	r5, r0
 800f988:	d008      	beq.n	800f99c <ai_platform_network_create+0x68>
 800f98a:	2501      	movs	r5, #1
 800f98c:	e7e2      	b.n	800f954 <ai_platform_network_create+0x20>
 800f98e:	2510      	movs	r5, #16
 800f990:	462c      	mov	r4, r5
 800f992:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800f996:	b003      	add	sp, #12
 800f998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f99c:	4b05      	ldr	r3, [pc, #20]	@ (800f9b4 <ai_platform_network_create+0x80>)
 800f99e:	a801      	add	r0, sp, #4
 800f9a0:	9301      	str	r3, [sp, #4]
 800f9a2:	f000 fb0b 	bl	800ffbc <ai_check_custom_types>
 800f9a6:	b110      	cbz	r0, 800f9ae <ai_platform_network_create+0x7a>
 800f9a8:	2400      	movs	r4, #0
 800f9aa:	4625      	mov	r5, r4
 800f9ac:	e7d5      	b.n	800f95a <ai_platform_network_create+0x26>
 800f9ae:	2502      	movs	r5, #2
 800f9b0:	e7d0      	b.n	800f954 <ai_platform_network_create+0x20>
 800f9b2:	bf00      	nop
 800f9b4:	84048403 	.word	0x84048403

0800f9b8 <ai_platform_network_init>:
 800f9b8:	4a4e      	ldr	r2, [pc, #312]	@ (800faf4 <ai_platform_network_init+0x13c>)
 800f9ba:	460b      	mov	r3, r1
 800f9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9c0:	6801      	ldr	r1, [r0, #0]
 800f9c2:	ea01 0802 	and.w	r8, r1, r2
 800f9c6:	438a      	bics	r2, r1
 800f9c8:	d13b      	bne.n	800fa42 <ai_platform_network_init+0x8a>
 800f9ca:	4604      	mov	r4, r0
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d05b      	beq.n	800fa88 <ai_platform_network_init+0xd0>
 800f9d0:	4a49      	ldr	r2, [pc, #292]	@ (800faf8 <ai_platform_network_init+0x140>)
 800f9d2:	6818      	ldr	r0, [r3, #0]
 800f9d4:	4290      	cmp	r0, r2
 800f9d6:	d10a      	bne.n	800f9ee <ai_platform_network_init+0x36>
 800f9d8:	4541      	cmp	r1, r8
 800f9da:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 800f9de:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 800f9e2:	d042      	beq.n	800fa6a <ai_platform_network_init+0xb2>
 800f9e4:	2303      	movs	r3, #3
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	6123      	str	r3, [r4, #16]
 800f9ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9ee:	461d      	mov	r5, r3
 800f9f0:	2101      	movs	r1, #1
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800f9f8:	f105 061c 	add.w	r6, r5, #28
 800f9fc:	f7ff fdb8 	bl	800f570 <ai_buffer_get_size>
 800fa00:	4607      	mov	r7, r0
 800fa02:	2101      	movs	r1, #1
 800fa04:	4630      	mov	r0, r6
 800fa06:	f8d5 a020 	ldr.w	sl, [r5, #32]
 800fa0a:	f7ff fdb1 	bl	800f570 <ai_buffer_get_size>
 800fa0e:	b1d7      	cbz	r7, 800fa46 <ai_platform_network_init+0x8e>
 800fa10:	b340      	cbz	r0, 800fa64 <ai_platform_network_init+0xac>
 800fa12:	f1ba 0f00 	cmp.w	sl, #0
 800fa16:	d030      	beq.n	800fa7a <ai_platform_network_init+0xc2>
 800fa18:	f04f 0e01 	mov.w	lr, #1
 800fa1c:	f1b9 0f00 	cmp.w	r9, #0
 800fa20:	d038      	beq.n	800fa94 <ai_platform_network_init+0xdc>
 800fa22:	2001      	movs	r0, #1
 800fa24:	4b33      	ldr	r3, [pc, #204]	@ (800faf4 <ai_platform_network_init+0x13c>)
 800fa26:	ea4f 470e 	mov.w	r7, lr, lsl #16
 800fa2a:	6822      	ldr	r2, [r4, #0]
 800fa2c:	429a      	cmp	r2, r3
 800fa2e:	d1d9      	bne.n	800f9e4 <ai_platform_network_init+0x2c>
 800fa30:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800fa32:	4283      	cmp	r3, r0
 800fa34:	d235      	bcs.n	800faa2 <ai_platform_network_init+0xea>
 800fa36:	2212      	movs	r2, #18
 800fa38:	2116      	movs	r1, #22
 800fa3a:	f104 000c 	add.w	r0, r4, #12
 800fa3e:	f000 fab1 	bl	800ffa4 <core_set_error>
 800fa42:	2000      	movs	r0, #0
 800fa44:	e7d1      	b.n	800f9ea <ai_platform_network_init+0x32>
 800fa46:	b138      	cbz	r0, 800fa58 <ai_platform_network_init+0xa0>
 800fa48:	f1ba 0f00 	cmp.w	sl, #0
 800fa4c:	d015      	beq.n	800fa7a <ai_platform_network_init+0xc2>
 800fa4e:	4638      	mov	r0, r7
 800fa50:	f04f 0e01 	mov.w	lr, #1
 800fa54:	463d      	mov	r5, r7
 800fa56:	e7e5      	b.n	800fa24 <ai_platform_network_init+0x6c>
 800fa58:	6823      	ldr	r3, [r4, #0]
 800fa5a:	4543      	cmp	r3, r8
 800fa5c:	d1c2      	bne.n	800f9e4 <ai_platform_network_init+0x2c>
 800fa5e:	4607      	mov	r7, r0
 800fa60:	6220      	str	r0, [r4, #32]
 800fa62:	e005      	b.n	800fa70 <ai_platform_network_init+0xb8>
 800fa64:	4606      	mov	r6, r0
 800fa66:	4686      	mov	lr, r0
 800fa68:	e7d8      	b.n	800fa1c <ai_platform_network_init+0x64>
 800fa6a:	e9c4 0308 	strd	r0, r3, [r4, #32]
 800fa6e:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800fa70:	4620      	mov	r0, r4
 800fa72:	62a7      	str	r7, [r4, #40]	@ 0x28
 800fa74:	f000 faca 	bl	801000c <ai_layers_init_all>
 800fa78:	e7b4      	b.n	800f9e4 <ai_platform_network_init+0x2c>
 800fa7a:	2213      	movs	r2, #19
 800fa7c:	2110      	movs	r1, #16
 800fa7e:	f104 000c 	add.w	r0, r4, #12
 800fa82:	f000 fa8f 	bl	800ffa4 <core_set_error>
 800fa86:	e7dc      	b.n	800fa42 <ai_platform_network_init+0x8a>
 800fa88:	2211      	movs	r2, #17
 800fa8a:	2110      	movs	r1, #16
 800fa8c:	300c      	adds	r0, #12
 800fa8e:	f000 fa89 	bl	800ffa4 <core_set_error>
 800fa92:	e7d6      	b.n	800fa42 <ai_platform_network_init+0x8a>
 800fa94:	2212      	movs	r2, #18
 800fa96:	2110      	movs	r1, #16
 800fa98:	f104 000c 	add.w	r0, r4, #12
 800fa9c:	f000 fa82 	bl	800ffa4 <core_set_error>
 800faa0:	e7cf      	b.n	800fa42 <ai_platform_network_init+0x8a>
 800faa2:	b1e0      	cbz	r0, 800fade <ai_platform_network_init+0x126>
 800faa4:	46ac      	mov	ip, r5
 800faa6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800faa8:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 800faac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fab0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fab2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800fab6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800faba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800fabc:	f8c4 8020 	str.w	r8, [r4, #32]
 800fac0:	4573      	cmp	r3, lr
 800fac2:	d310      	bcc.n	800fae6 <ai_platform_network_init+0x12e>
 800fac4:	f1be 0f00 	cmp.w	lr, #0
 800fac8:	d0d2      	beq.n	800fa70 <ai_platform_network_init+0xb8>
 800faca:	46b4      	mov	ip, r6
 800facc:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800face:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fad2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fad4:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800fad8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800fadc:	e7c8      	b.n	800fa70 <ai_platform_network_init+0xb8>
 800fade:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800fae0:	6220      	str	r0, [r4, #32]
 800fae2:	4573      	cmp	r3, lr
 800fae4:	d2ee      	bcs.n	800fac4 <ai_platform_network_init+0x10c>
 800fae6:	2213      	movs	r2, #19
 800fae8:	2116      	movs	r1, #22
 800faea:	f104 000c 	add.w	r0, r4, #12
 800faee:	f000 fa59 	bl	800ffa4 <core_set_error>
 800faf2:	e7a6      	b.n	800fa42 <ai_platform_network_init+0x8a>
 800faf4:	a1c00100 	.word	0xa1c00100
 800faf8:	a1facade 	.word	0xa1facade

0800fafc <ai_platform_network_post_init>:
 800fafc:	b538      	push	{r3, r4, r5, lr}
 800fafe:	4b14      	ldr	r3, [pc, #80]	@ (800fb50 <ai_platform_network_post_init+0x54>)
 800fb00:	6802      	ldr	r2, [r0, #0]
 800fb02:	ea02 0103 	and.w	r1, r2, r3
 800fb06:	4393      	bics	r3, r2
 800fb08:	d10c      	bne.n	800fb24 <ai_platform_network_post_init+0x28>
 800fb0a:	6903      	ldr	r3, [r0, #16]
 800fb0c:	4604      	mov	r4, r0
 800fb0e:	079b      	lsls	r3, r3, #30
 800fb10:	d503      	bpl.n	800fb1a <ai_platform_network_post_init+0x1e>
 800fb12:	428a      	cmp	r2, r1
 800fb14:	d008      	beq.n	800fb28 <ai_platform_network_post_init+0x2c>
 800fb16:	2001      	movs	r0, #1
 800fb18:	bd38      	pop	{r3, r4, r5, pc}
 800fb1a:	2210      	movs	r2, #16
 800fb1c:	2111      	movs	r1, #17
 800fb1e:	300c      	adds	r0, #12
 800fb20:	f000 fa40 	bl	800ffa4 <core_set_error>
 800fb24:	2000      	movs	r0, #0
 800fb26:	bd38      	pop	{r3, r4, r5, pc}
 800fb28:	f000 fa80 	bl	801002c <ai_layers_post_init_all>
 800fb2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d0f1      	beq.n	800fb16 <ai_platform_network_post_init+0x1a>
 800fb32:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800fb34:	2d00      	cmp	r5, #0
 800fb36:	d0ee      	beq.n	800fb16 <ai_platform_network_post_init+0x1a>
 800fb38:	4629      	mov	r1, r5
 800fb3a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800fb3c:	2000      	movs	r0, #0
 800fb3e:	4798      	blx	r3
 800fb40:	692b      	ldr	r3, [r5, #16]
 800fb42:	42ab      	cmp	r3, r5
 800fb44:	461d      	mov	r5, r3
 800fb46:	d0e6      	beq.n	800fb16 <ai_platform_network_post_init+0x1a>
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d0e4      	beq.n	800fb16 <ai_platform_network_post_init+0x1a>
 800fb4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fb4e:	e7f3      	b.n	800fb38 <ai_platform_network_post_init+0x3c>
 800fb50:	a1c00100 	.word	0xa1c00100

0800fb54 <ai_platform_network_process>:
 800fb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb58:	4bba      	ldr	r3, [pc, #744]	@ (800fe44 <ai_platform_network_process+0x2f0>)
 800fb5a:	4691      	mov	r9, r2
 800fb5c:	6802      	ldr	r2, [r0, #0]
 800fb5e:	b085      	sub	sp, #20
 800fb60:	4393      	bics	r3, r2
 800fb62:	f040 812f 	bne.w	800fdc4 <ai_platform_network_process+0x270>
 800fb66:	6903      	ldr	r3, [r0, #16]
 800fb68:	4604      	mov	r4, r0
 800fb6a:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 800fb6c:	f003 0303 	and.w	r3, r3, #3
 800fb70:	2a00      	cmp	r2, #0
 800fb72:	f000 811e 	beq.w	800fdb2 <ai_platform_network_process+0x25e>
 800fb76:	2200      	movs	r2, #0
 800fb78:	2b03      	cmp	r3, #3
 800fb7a:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 800fb7e:	6182      	str	r2, [r0, #24]
 800fb80:	f040 811a 	bne.w	800fdb8 <ai_platform_network_process+0x264>
 800fb84:	2900      	cmp	r1, #0
 800fb86:	f000 8128 	beq.w	800fdda <ai_platform_network_process+0x286>
 800fb8a:	faba f78a 	clz	r7, sl
 800fb8e:	097f      	lsrs	r7, r7, #5
 800fb90:	f1ba 0f00 	cmp.w	sl, #0
 800fb94:	f000 8121 	beq.w	800fdda <ai_platform_network_process+0x286>
 800fb98:	f8ba 3000 	ldrh.w	r3, [sl]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	f000 811c 	beq.w	800fdda <ai_platform_network_process+0x286>
 800fba2:	698b      	ldr	r3, [r1, #24]
 800fba4:	460d      	mov	r5, r1
 800fba6:	f8cd 900c 	str.w	r9, [sp, #12]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800fbb0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d072      	beq.n	800fc9e <ai_platform_network_process+0x14a>
 800fbb8:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800fbbc:	2e00      	cmp	r6, #0
 800fbbe:	d06e      	beq.n	800fc9e <ai_platform_network_process+0x14a>
 800fbc0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800fbc4:	ea4f 1907 	mov.w	r9, r7, lsl #4
 800fbc8:	f8d3 b000 	ldr.w	fp, [r3]
 800fbcc:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 800fbd0:	f000 8102 	beq.w	800fdd8 <ai_platform_network_process+0x284>
 800fbd4:	69b3      	ldr	r3, [r6, #24]
 800fbd6:	2101      	movs	r1, #1
 800fbd8:	4628      	mov	r0, r5
 800fbda:	685c      	ldr	r4, [r3, #4]
 800fbdc:	f7ff fcc8 	bl	800f570 <ai_buffer_get_size>
 800fbe0:	4284      	cmp	r4, r0
 800fbe2:	f0c0 8101 	bcc.w	800fde8 <ai_platform_network_process+0x294>
 800fbe6:	68f0      	ldr	r0, [r6, #12]
 800fbe8:	69a9      	ldr	r1, [r5, #24]
 800fbea:	68c2      	ldr	r2, [r0, #12]
 800fbec:	68cb      	ldr	r3, [r1, #12]
 800fbee:	429a      	cmp	r2, r3
 800fbf0:	f040 80fa 	bne.w	800fde8 <ai_platform_network_process+0x294>
 800fbf4:	6882      	ldr	r2, [r0, #8]
 800fbf6:	688b      	ldr	r3, [r1, #8]
 800fbf8:	429a      	cmp	r2, r3
 800fbfa:	f040 80f5 	bne.w	800fde8 <ai_platform_network_process+0x294>
 800fbfe:	6842      	ldr	r2, [r0, #4]
 800fc00:	684b      	ldr	r3, [r1, #4]
 800fc02:	429a      	cmp	r2, r3
 800fc04:	f040 80f0 	bne.w	800fde8 <ai_platform_network_process+0x294>
 800fc08:	69b3      	ldr	r3, [r6, #24]
 800fc0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fc0e:	f004 fbab 	bl	8014368 <ai_array_get_data_byte_size>
 800fc12:	4604      	mov	r4, r0
 800fc14:	4630      	mov	r0, r6
 800fc16:	f004 fbbd 	bl	8014394 <get_tensor_byte_size>
 800fc1a:	4284      	cmp	r4, r0
 800fc1c:	f0c0 80e4 	bcc.w	800fde8 <ai_platform_network_process+0x294>
 800fc20:	69b3      	ldr	r3, [r6, #24]
 800fc22:	6818      	ldr	r0, [r3, #0]
 800fc24:	f004 fb0e 	bl	8014244 <ai_array_to_buffer_fmt>
 800fc28:	682b      	ldr	r3, [r5, #0]
 800fc2a:	4058      	eors	r0, r3
 800fc2c:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 800fc30:	f040 8192 	bne.w	800ff58 <ai_platform_network_process+0x404>
 800fc34:	686b      	ldr	r3, [r5, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	f000 80ce 	beq.w	800fdd8 <ai_platform_network_process+0x284>
 800fc3c:	69ab      	ldr	r3, [r5, #24]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	f000 8181 	beq.w	800ff48 <ai_platform_network_process+0x3f4>
 800fc46:	9a01      	ldr	r2, [sp, #4]
 800fc48:	4630      	mov	r0, r6
 800fc4a:	3701      	adds	r7, #1
 800fc4c:	351c      	adds	r5, #28
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	bf38      	it	cc
 800fc52:	461a      	movcc	r2, r3
 800fc54:	9201      	str	r2, [sp, #4]
 800fc56:	f004 fb9d 	bl	8014394 <get_tensor_byte_size>
 800fc5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800fc5e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	fb00 f303 	mul.w	r3, r0, r3
 800fc68:	f8c8 300c 	str.w	r3, [r8, #12]
 800fc6c:	f855 1c18 	ldr.w	r1, [r5, #-24]
 800fc70:	440b      	add	r3, r1
 800fc72:	f8c8 1004 	str.w	r1, [r8, #4]
 800fc76:	f84b 3009 	str.w	r3, [fp, r9]
 800fc7a:	69b0      	ldr	r0, [r6, #24]
 800fc7c:	6803      	ldr	r3, [r0, #0]
 800fc7e:	009a      	lsls	r2, r3, #2
 800fc80:	f100 80a4 	bmi.w	800fdcc <ai_platform_network_process+0x278>
 800fc84:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800fc88:	1a9b      	subs	r3, r3, r2
 800fc8a:	4419      	add	r1, r3
 800fc8c:	6081      	str	r1, [r0, #8]
 800fc8e:	69b3      	ldr	r3, [r6, #24]
 800fc90:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800fc94:	60da      	str	r2, [r3, #12]
 800fc96:	f8ba 3000 	ldrh.w	r3, [sl]
 800fc9a:	42bb      	cmp	r3, r7
 800fc9c:	d888      	bhi.n	800fbb0 <ai_platform_network_process+0x5c>
 800fc9e:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 800fca2:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800fca4:	f1b9 0f00 	cmp.w	r9, #0
 800fca8:	f000 815e 	beq.w	800ff68 <ai_platform_network_process+0x414>
 800fcac:	2a01      	cmp	r2, #1
 800fcae:	f240 80a4 	bls.w	800fdfa <ai_platform_network_process+0x2a6>
 800fcb2:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 800fcb6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	f000 809d 	beq.w	800fdfa <ai_platform_network_process+0x2a6>
 800fcc0:	464e      	mov	r6, r9
 800fcc2:	2700      	movs	r7, #0
 800fcc4:	9402      	str	r4, [sp, #8]
 800fcc6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f000 80a1 	beq.w	800fe12 <ai_platform_network_process+0x2be>
 800fcd0:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 800fcd4:	2d00      	cmp	r5, #0
 800fcd6:	f000 809c 	beq.w	800fe12 <ai_platform_network_process+0x2be>
 800fcda:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800fcde:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800fce2:	f8d3 9000 	ldr.w	r9, [r3]
 800fce6:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 800fcea:	f000 8150 	beq.w	800ff8e <ai_platform_network_process+0x43a>
 800fcee:	69ab      	ldr	r3, [r5, #24]
 800fcf0:	2101      	movs	r1, #1
 800fcf2:	4630      	mov	r0, r6
 800fcf4:	685c      	ldr	r4, [r3, #4]
 800fcf6:	f7ff fc3b 	bl	800f570 <ai_buffer_get_size>
 800fcfa:	4284      	cmp	r4, r0
 800fcfc:	d37c      	bcc.n	800fdf8 <ai_platform_network_process+0x2a4>
 800fcfe:	68e8      	ldr	r0, [r5, #12]
 800fd00:	69b1      	ldr	r1, [r6, #24]
 800fd02:	68c2      	ldr	r2, [r0, #12]
 800fd04:	68cb      	ldr	r3, [r1, #12]
 800fd06:	429a      	cmp	r2, r3
 800fd08:	d176      	bne.n	800fdf8 <ai_platform_network_process+0x2a4>
 800fd0a:	6882      	ldr	r2, [r0, #8]
 800fd0c:	688b      	ldr	r3, [r1, #8]
 800fd0e:	429a      	cmp	r2, r3
 800fd10:	d172      	bne.n	800fdf8 <ai_platform_network_process+0x2a4>
 800fd12:	6842      	ldr	r2, [r0, #4]
 800fd14:	684b      	ldr	r3, [r1, #4]
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d16e      	bne.n	800fdf8 <ai_platform_network_process+0x2a4>
 800fd1a:	69ab      	ldr	r3, [r5, #24]
 800fd1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fd20:	f004 fb22 	bl	8014368 <ai_array_get_data_byte_size>
 800fd24:	9003      	str	r0, [sp, #12]
 800fd26:	4628      	mov	r0, r5
 800fd28:	f004 fb34 	bl	8014394 <get_tensor_byte_size>
 800fd2c:	9b03      	ldr	r3, [sp, #12]
 800fd2e:	4283      	cmp	r3, r0
 800fd30:	d362      	bcc.n	800fdf8 <ai_platform_network_process+0x2a4>
 800fd32:	69ab      	ldr	r3, [r5, #24]
 800fd34:	6818      	ldr	r0, [r3, #0]
 800fd36:	f004 fa85 	bl	8014244 <ai_array_to_buffer_fmt>
 800fd3a:	6833      	ldr	r3, [r6, #0]
 800fd3c:	4043      	eors	r3, r0
 800fd3e:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800fd42:	f040 8114 	bne.w	800ff6e <ai_platform_network_process+0x41a>
 800fd46:	6873      	ldr	r3, [r6, #4]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	f000 8120 	beq.w	800ff8e <ai_platform_network_process+0x43a>
 800fd4e:	69b3      	ldr	r3, [r6, #24]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	f000 8113 	beq.w	800ff7e <ai_platform_network_process+0x42a>
 800fd58:	9a01      	ldr	r2, [sp, #4]
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	3701      	adds	r7, #1
 800fd5e:	361c      	adds	r6, #28
 800fd60:	429a      	cmp	r2, r3
 800fd62:	bf38      	it	cc
 800fd64:	461a      	movcc	r2, r3
 800fd66:	9201      	str	r2, [sp, #4]
 800fd68:	f004 fb14 	bl	8014394 <get_tensor_byte_size>
 800fd6c:	f8ca 0008 	str.w	r0, [sl, #8]
 800fd70:	4603      	mov	r3, r0
 800fd72:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fd76:	6812      	ldr	r2, [r2, #0]
 800fd78:	fb02 f303 	mul.w	r3, r2, r3
 800fd7c:	f8ca 300c 	str.w	r3, [sl, #12]
 800fd80:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800fd84:	440b      	add	r3, r1
 800fd86:	f8ca 1004 	str.w	r1, [sl, #4]
 800fd8a:	f849 300b 	str.w	r3, [r9, fp]
 800fd8e:	69a8      	ldr	r0, [r5, #24]
 800fd90:	6803      	ldr	r3, [r0, #0]
 800fd92:	009b      	lsls	r3, r3, #2
 800fd94:	d438      	bmi.n	800fe08 <ai_platform_network_process+0x2b4>
 800fd96:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800fd9a:	1a9b      	subs	r3, r3, r2
 800fd9c:	4419      	add	r1, r3
 800fd9e:	6081      	str	r1, [r0, #8]
 800fda0:	69ab      	ldr	r3, [r5, #24]
 800fda2:	f8da 2004 	ldr.w	r2, [sl, #4]
 800fda6:	60da      	str	r2, [r3, #12]
 800fda8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800fdac:	429f      	cmp	r7, r3
 800fdae:	d38a      	bcc.n	800fcc6 <ai_platform_network_process+0x172>
 800fdb0:	e02f      	b.n	800fe12 <ai_platform_network_process+0x2be>
 800fdb2:	2b03      	cmp	r3, #3
 800fdb4:	6182      	str	r2, [r0, #24]
 800fdb6:	d010      	beq.n	800fdda <ai_platform_network_process+0x286>
 800fdb8:	2230      	movs	r2, #48	@ 0x30
 800fdba:	2111      	movs	r1, #17
 800fdbc:	f104 000c 	add.w	r0, r4, #12
 800fdc0:	f000 f8f0 	bl	800ffa4 <core_set_error>
 800fdc4:	2000      	movs	r0, #0
 800fdc6:	b005      	add	sp, #20
 800fdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdcc:	f8ba 3000 	ldrh.w	r3, [sl]
 800fdd0:	429f      	cmp	r7, r3
 800fdd2:	f4ff aeed 	bcc.w	800fbb0 <ai_platform_network_process+0x5c>
 800fdd6:	e762      	b.n	800fc9e <ai_platform_network_process+0x14a>
 800fdd8:	9c02      	ldr	r4, [sp, #8]
 800fdda:	2217      	movs	r2, #23
 800fddc:	2112      	movs	r1, #18
 800fdde:	f104 000c 	add.w	r0, r4, #12
 800fde2:	f000 f8df 	bl	800ffa4 <core_set_error>
 800fde6:	e7ed      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800fde8:	9c02      	ldr	r4, [sp, #8]
 800fdea:	2218      	movs	r2, #24
 800fdec:	2112      	movs	r1, #18
 800fdee:	f104 000c 	add.w	r0, r4, #12
 800fdf2:	f000 f8d7 	bl	800ffa4 <core_set_error>
 800fdf6:	e7e5      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800fdf8:	9c02      	ldr	r4, [sp, #8]
 800fdfa:	2218      	movs	r2, #24
 800fdfc:	2113      	movs	r1, #19
 800fdfe:	f104 000c 	add.w	r0, r4, #12
 800fe02:	f000 f8cf 	bl	800ffa4 <core_set_error>
 800fe06:	e7dd      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800fe08:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800fe0c:	429f      	cmp	r7, r3
 800fe0e:	f4ff af5a 	bcc.w	800fcc6 <ai_platform_network_process+0x172>
 800fe12:	9c02      	ldr	r4, [sp, #8]
 800fe14:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800fe18:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800fe1a:	8323      	strh	r3, [r4, #24]
 800fe1c:	2a00      	cmp	r2, #0
 800fe1e:	f000 808d 	beq.w	800ff3c <ai_platform_network_process+0x3e8>
 800fe22:	2a01      	cmp	r2, #1
 800fe24:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 800fe26:	f000 808c 	beq.w	800ff42 <ai_platform_network_process+0x3ee>
 800fe2a:	f107 080c 	add.w	r8, r7, #12
 800fe2e:	8b60      	ldrh	r0, [r4, #26]
 800fe30:	4283      	cmp	r3, r0
 800fe32:	d9c8      	bls.n	800fdc6 <ai_platform_network_process+0x272>
 800fe34:	4646      	mov	r6, r8
 800fe36:	46a3      	mov	fp, r4
 800fe38:	2f00      	cmp	r7, #0
 800fe3a:	d031      	beq.n	800fea0 <ai_platform_network_process+0x34c>
 800fe3c:	f04f 0800 	mov.w	r8, #0
 800fe40:	e015      	b.n	800fe6e <ai_platform_network_process+0x31a>
 800fe42:	bf00      	nop
 800fe44:	a1c00100 	.word	0xa1c00100
 800fe48:	68dc      	ldr	r4, [r3, #12]
 800fe4a:	1b09      	subs	r1, r1, r4
 800fe4c:	4408      	add	r0, r1
 800fe4e:	6098      	str	r0, [r3, #8]
 800fe50:	6993      	ldr	r3, [r2, #24]
 800fe52:	686a      	ldr	r2, [r5, #4]
 800fe54:	60da      	str	r2, [r3, #12]
 800fe56:	f859 200a 	ldr.w	r2, [r9, sl]
 800fe5a:	f108 0801 	add.w	r8, r8, #1
 800fe5e:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 800fe62:	440b      	add	r3, r1
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d301      	bcc.n	800fe6c <ai_platform_network_process+0x318>
 800fe68:	68eb      	ldr	r3, [r5, #12]
 800fe6a:	1ad3      	subs	r3, r2, r3
 800fe6c:	606b      	str	r3, [r5, #4]
 800fe6e:	883b      	ldrh	r3, [r7, #0]
 800fe70:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800fe74:	4543      	cmp	r3, r8
 800fe76:	d913      	bls.n	800fea0 <ai_platform_network_process+0x34c>
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	b18b      	cbz	r3, 800fea0 <ai_platform_network_process+0x34c>
 800fe7c:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800fe80:	b172      	cbz	r2, 800fea0 <ai_platform_network_process+0x34c>
 800fe82:	68b9      	ldr	r1, [r7, #8]
 800fe84:	6993      	ldr	r3, [r2, #24]
 800fe86:	f8d1 9000 	ldr.w	r9, [r1]
 800fe8a:	681c      	ldr	r4, [r3, #0]
 800fe8c:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 800fe90:	6899      	ldr	r1, [r3, #8]
 800fe92:	00a4      	lsls	r4, r4, #2
 800fe94:	6868      	ldr	r0, [r5, #4]
 800fe96:	d5d7      	bpl.n	800fe48 <ai_platform_network_process+0x2f4>
 800fe98:	68aa      	ldr	r2, [r5, #8]
 800fe9a:	f002 fda5 	bl	80129e8 <st_int8_copy>
 800fe9e:	e7da      	b.n	800fe56 <ai_platform_network_process+0x302>
 800fea0:	4658      	mov	r0, fp
 800fea2:	f000 f8db 	bl	801005c <ai_layers_forward_all>
 800fea6:	2e00      	cmp	r6, #0
 800fea8:	d03b      	beq.n	800ff22 <ai_platform_network_process+0x3ce>
 800feaa:	2500      	movs	r5, #0
 800feac:	e014      	b.n	800fed8 <ai_platform_network_process+0x384>
 800feae:	4411      	add	r1, r2
 800feb0:	f859 300a 	ldr.w	r3, [r9, sl]
 800feb4:	4299      	cmp	r1, r3
 800feb6:	d302      	bcc.n	800febe <ai_platform_network_process+0x36a>
 800feb8:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800febc:	1a59      	subs	r1, r3, r1
 800febe:	f8c8 1004 	str.w	r1, [r8, #4]
 800fec2:	6982      	ldr	r2, [r0, #24]
 800fec4:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 800fec8:	1b1b      	subs	r3, r3, r4
 800feca:	4419      	add	r1, r3
 800fecc:	6091      	str	r1, [r2, #8]
 800fece:	6983      	ldr	r3, [r0, #24]
 800fed0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800fed4:	60da      	str	r2, [r3, #12]
 800fed6:	3501      	adds	r5, #1
 800fed8:	8833      	ldrh	r3, [r6, #0]
 800feda:	42ab      	cmp	r3, r5
 800fedc:	d921      	bls.n	800ff22 <ai_platform_network_process+0x3ce>
 800fede:	6873      	ldr	r3, [r6, #4]
 800fee0:	b1fb      	cbz	r3, 800ff22 <ai_platform_network_process+0x3ce>
 800fee2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fee6:	b1e0      	cbz	r0, 800ff22 <ai_platform_network_process+0x3ce>
 800fee8:	68b2      	ldr	r2, [r6, #8]
 800feea:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 800feee:	6983      	ldr	r3, [r0, #24]
 800fef0:	f8d2 9000 	ldr.w	r9, [r2]
 800fef4:	681c      	ldr	r4, [r3, #0]
 800fef6:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 800fefa:	00a4      	lsls	r4, r4, #2
 800fefc:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800ff00:	d5d5      	bpl.n	800feae <ai_platform_network_process+0x35a>
 800ff02:	6898      	ldr	r0, [r3, #8]
 800ff04:	f002 fd70 	bl	80129e8 <st_int8_copy>
 800ff08:	f859 200a 	ldr.w	r2, [r9, sl]
 800ff0c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800ff10:	440b      	add	r3, r1
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d302      	bcc.n	800ff1c <ai_platform_network_process+0x3c8>
 800ff16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ff1a:	1ad3      	subs	r3, r2, r3
 800ff1c:	f8c8 3004 	str.w	r3, [r8, #4]
 800ff20:	e7d9      	b.n	800fed6 <ai_platform_network_process+0x382>
 800ff22:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800ff26:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800ff2a:	3001      	adds	r0, #1
 800ff2c:	b280      	uxth	r0, r0
 800ff2e:	4283      	cmp	r3, r0
 800ff30:	f8ab 001a 	strh.w	r0, [fp, #26]
 800ff34:	d880      	bhi.n	800fe38 <ai_platform_network_process+0x2e4>
 800ff36:	b005      	add	sp, #20
 800ff38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff3c:	4617      	mov	r7, r2
 800ff3e:	4690      	mov	r8, r2
 800ff40:	e775      	b.n	800fe2e <ai_platform_network_process+0x2da>
 800ff42:	f04f 0800 	mov.w	r8, #0
 800ff46:	e772      	b.n	800fe2e <ai_platform_network_process+0x2da>
 800ff48:	9c02      	ldr	r4, [sp, #8]
 800ff4a:	2221      	movs	r2, #33	@ 0x21
 800ff4c:	2112      	movs	r1, #18
 800ff4e:	f104 000c 	add.w	r0, r4, #12
 800ff52:	f000 f827 	bl	800ffa4 <core_set_error>
 800ff56:	e735      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800ff58:	9c02      	ldr	r4, [sp, #8]
 800ff5a:	2219      	movs	r2, #25
 800ff5c:	2112      	movs	r1, #18
 800ff5e:	f104 000c 	add.w	r0, r4, #12
 800ff62:	f000 f81f 	bl	800ffa4 <core_set_error>
 800ff66:	e72d      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800ff68:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800ff6c:	e755      	b.n	800fe1a <ai_platform_network_process+0x2c6>
 800ff6e:	9c02      	ldr	r4, [sp, #8]
 800ff70:	2219      	movs	r2, #25
 800ff72:	2113      	movs	r1, #19
 800ff74:	f104 000c 	add.w	r0, r4, #12
 800ff78:	f000 f814 	bl	800ffa4 <core_set_error>
 800ff7c:	e722      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800ff7e:	9c02      	ldr	r4, [sp, #8]
 800ff80:	2221      	movs	r2, #33	@ 0x21
 800ff82:	2113      	movs	r1, #19
 800ff84:	f104 000c 	add.w	r0, r4, #12
 800ff88:	f000 f80c 	bl	800ffa4 <core_set_error>
 800ff8c:	e71a      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800ff8e:	9c02      	ldr	r4, [sp, #8]
 800ff90:	2217      	movs	r2, #23
 800ff92:	2113      	movs	r1, #19
 800ff94:	f104 000c 	add.w	r0, r4, #12
 800ff98:	f000 f804 	bl	800ffa4 <core_set_error>
 800ff9c:	e712      	b.n	800fdc4 <ai_platform_network_process+0x270>
 800ff9e:	bf00      	nop

0800ffa0 <core_init>:
 800ffa0:	2001      	movs	r0, #1
 800ffa2:	4770      	bx	lr

0800ffa4 <core_set_error>:
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	7800      	ldrb	r0, [r0, #0]
 800ffa8:	b108      	cbz	r0, 800ffae <core_set_error+0xa>
 800ffaa:	2000      	movs	r0, #0
 800ffac:	4770      	bx	lr
 800ffae:	7019      	strb	r1, [r3, #0]
 800ffb0:	2001      	movs	r0, #1
 800ffb2:	6819      	ldr	r1, [r3, #0]
 800ffb4:	f362 211f 	bfi	r1, r2, #8, #24
 800ffb8:	6019      	str	r1, [r3, #0]
 800ffba:	4770      	bx	lr

0800ffbc <ai_check_custom_types>:
 800ffbc:	b082      	sub	sp, #8
 800ffbe:	4b12      	ldr	r3, [pc, #72]	@ (8010008 <ai_check_custom_types+0x4c>)
 800ffc0:	9301      	str	r3, [sp, #4]
 800ffc2:	b118      	cbz	r0, 800ffcc <ai_check_custom_types+0x10>
 800ffc4:	7803      	ldrb	r3, [r0, #0]
 800ffc6:	2b03      	cmp	r3, #3
 800ffc8:	d002      	beq.n	800ffd0 <ai_check_custom_types+0x14>
 800ffca:	2000      	movs	r0, #0
 800ffcc:	b002      	add	sp, #8
 800ffce:	4770      	bx	lr
 800ffd0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	d004      	beq.n	800ffe2 <ai_check_custom_types+0x26>
 800ffd8:	2001      	movs	r0, #1
 800ffda:	f080 0001 	eor.w	r0, r0, #1
 800ffde:	b002      	add	sp, #8
 800ffe0:	4770      	bx	lr
 800ffe2:	7842      	ldrb	r2, [r0, #1]
 800ffe4:	3001      	adds	r0, #1
 800ffe6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ffea:	429a      	cmp	r2, r3
 800ffec:	d1f4      	bne.n	800ffd8 <ai_check_custom_types+0x1c>
 800ffee:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800fff2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fff6:	429a      	cmp	r2, r3
 800fff8:	d1ee      	bne.n	800ffd8 <ai_check_custom_types+0x1c>
 800fffa:	7842      	ldrb	r2, [r0, #1]
 800fffc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8010000:	429a      	cmp	r2, r3
 8010002:	d1e9      	bne.n	800ffd8 <ai_check_custom_types+0x1c>
 8010004:	2000      	movs	r0, #0
 8010006:	e7e8      	b.n	800ffda <ai_check_custom_types+0x1e>
 8010008:	84048403 	.word	0x84048403

0801000c <ai_layers_init_all>:
 801000c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 801000e:	4601      	mov	r1, r0
 8010010:	b14b      	cbz	r3, 8010026 <ai_layers_init_all+0x1a>
 8010012:	2000      	movs	r0, #0
 8010014:	461a      	mov	r2, r3
 8010016:	60d9      	str	r1, [r3, #12]
 8010018:	691b      	ldr	r3, [r3, #16]
 801001a:	3001      	adds	r0, #1
 801001c:	4293      	cmp	r3, r2
 801001e:	d003      	beq.n	8010028 <ai_layers_init_all+0x1c>
 8010020:	2b00      	cmp	r3, #0
 8010022:	d1f7      	bne.n	8010014 <ai_layers_init_all+0x8>
 8010024:	4770      	bx	lr
 8010026:	4618      	mov	r0, r3
 8010028:	4770      	bx	lr
 801002a:	bf00      	nop

0801002c <ai_layers_post_init_all>:
 801002c:	b538      	push	{r3, r4, r5, lr}
 801002e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8010030:	b184      	cbz	r4, 8010054 <ai_layers_post_init_all+0x28>
 8010032:	2500      	movs	r5, #0
 8010034:	6863      	ldr	r3, [r4, #4]
 8010036:	07db      	lsls	r3, r3, #31
 8010038:	d504      	bpl.n	8010044 <ai_layers_post_init_all+0x18>
 801003a:	6a23      	ldr	r3, [r4, #32]
 801003c:	4620      	mov	r0, r4
 801003e:	b10b      	cbz	r3, 8010044 <ai_layers_post_init_all+0x18>
 8010040:	3501      	adds	r5, #1
 8010042:	4798      	blx	r3
 8010044:	6923      	ldr	r3, [r4, #16]
 8010046:	42a3      	cmp	r3, r4
 8010048:	461c      	mov	r4, r3
 801004a:	d001      	beq.n	8010050 <ai_layers_post_init_all+0x24>
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1f1      	bne.n	8010034 <ai_layers_post_init_all+0x8>
 8010050:	4628      	mov	r0, r5
 8010052:	bd38      	pop	{r3, r4, r5, pc}
 8010054:	4625      	mov	r5, r4
 8010056:	4628      	mov	r0, r5
 8010058:	bd38      	pop	{r3, r4, r5, pc}
 801005a:	bf00      	nop

0801005c <ai_layers_forward_all>:
 801005c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010060:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8010062:	4604      	mov	r4, r0
 8010064:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8010068:	63c5      	str	r5, [r0, #60]	@ 0x3c
 801006a:	f1b8 0f00 	cmp.w	r8, #0
 801006e:	d029      	beq.n	80100c4 <ai_layers_forward_all+0x68>
 8010070:	b325      	cbz	r5, 80100bc <ai_layers_forward_all+0x60>
 8010072:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8010074:	4629      	mov	r1, r5
 8010076:	2001      	movs	r0, #1
 8010078:	47c0      	blx	r8
 801007a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 801007c:	b1f6      	cbz	r6, 80100bc <ai_layers_forward_all+0x60>
 801007e:	2700      	movs	r7, #0
 8010080:	4631      	mov	r1, r6
 8010082:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8010084:	2002      	movs	r0, #2
 8010086:	47c0      	blx	r8
 8010088:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 801008a:	4628      	mov	r0, r5
 801008c:	696b      	ldr	r3, [r5, #20]
 801008e:	4798      	blx	r3
 8010090:	692e      	ldr	r6, [r5, #16]
 8010092:	2003      	movs	r0, #3
 8010094:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8010096:	42b5      	cmp	r5, r6
 8010098:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 801009a:	d007      	beq.n	80100ac <ai_layers_forward_all+0x50>
 801009c:	47c0      	blx	r8
 801009e:	3701      	adds	r7, #1
 80100a0:	63e6      	str	r6, [r4, #60]	@ 0x3c
 80100a2:	2e00      	cmp	r6, #0
 80100a4:	d1ec      	bne.n	8010080 <ai_layers_forward_all+0x24>
 80100a6:	4638      	mov	r0, r7
 80100a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100ac:	2003      	movs	r0, #3
 80100ae:	3701      	adds	r7, #1
 80100b0:	47c0      	blx	r8
 80100b2:	2300      	movs	r3, #0
 80100b4:	4638      	mov	r0, r7
 80100b6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80100b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100bc:	2700      	movs	r7, #0
 80100be:	4638      	mov	r0, r7
 80100c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100c4:	2d00      	cmp	r5, #0
 80100c6:	d0f9      	beq.n	80100bc <ai_layers_forward_all+0x60>
 80100c8:	4647      	mov	r7, r8
 80100ca:	696b      	ldr	r3, [r5, #20]
 80100cc:	4628      	mov	r0, r5
 80100ce:	4798      	blx	r3
 80100d0:	462b      	mov	r3, r5
 80100d2:	692d      	ldr	r5, [r5, #16]
 80100d4:	429d      	cmp	r5, r3
 80100d6:	d004      	beq.n	80100e2 <ai_layers_forward_all+0x86>
 80100d8:	3701      	adds	r7, #1
 80100da:	63e5      	str	r5, [r4, #60]	@ 0x3c
 80100dc:	2d00      	cmp	r5, #0
 80100de:	d1f4      	bne.n	80100ca <ai_layers_forward_all+0x6e>
 80100e0:	e7e1      	b.n	80100a6 <ai_layers_forward_all+0x4a>
 80100e2:	2300      	movs	r3, #0
 80100e4:	3701      	adds	r7, #1
 80100e6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80100e8:	e7dd      	b.n	80100a6 <ai_layers_forward_all+0x4a>
 80100ea:	bf00      	nop

080100ec <forward_conv2d_rgb_sssa8_ch>:
 80100ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100f0:	ed2d 8b02 	vpush	{d8}
 80100f4:	6983      	ldr	r3, [r0, #24]
 80100f6:	b095      	sub	sp, #84	@ 0x54
 80100f8:	881c      	ldrh	r4, [r3, #0]
 80100fa:	b90c      	cbnz	r4, 8010100 <forward_conv2d_rgb_sssa8_ch+0x14>
 80100fc:	6863      	ldr	r3, [r4, #4]
 80100fe:	deff      	udf	#255	@ 0xff
 8010100:	685d      	ldr	r5, [r3, #4]
 8010102:	686a      	ldr	r2, [r5, #4]
 8010104:	b102      	cbz	r2, 8010108 <forward_conv2d_rgb_sssa8_ch+0x1c>
 8010106:	6812      	ldr	r2, [r2, #0]
 8010108:	2c01      	cmp	r4, #1
 801010a:	f000 8099 	beq.w	8010240 <forward_conv2d_rgb_sssa8_ch+0x154>
 801010e:	692b      	ldr	r3, [r5, #16]
 8010110:	b103      	cbz	r3, 8010114 <forward_conv2d_rgb_sssa8_ch+0x28>
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	2c02      	cmp	r4, #2
 8010116:	f000 8093 	beq.w	8010240 <forward_conv2d_rgb_sssa8_ch+0x154>
 801011a:	69ee      	ldr	r6, [r5, #28]
 801011c:	2e00      	cmp	r6, #0
 801011e:	f000 809c 	beq.w	801025a <forward_conv2d_rgb_sssa8_ch+0x16e>
 8010122:	8b2f      	ldrh	r7, [r5, #24]
 8010124:	6831      	ldr	r1, [r6, #0]
 8010126:	2f01      	cmp	r7, #1
 8010128:	f240 8099 	bls.w	801025e <forward_conv2d_rgb_sssa8_ch+0x172>
 801012c:	6876      	ldr	r6, [r6, #4]
 801012e:	2c03      	cmp	r4, #3
 8010130:	f000 8086 	beq.w	8010240 <forward_conv2d_rgb_sssa8_ch+0x154>
 8010134:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8010136:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8010138:	2c00      	cmp	r4, #0
 801013a:	f000 8092 	beq.w	8010262 <forward_conv2d_rgb_sssa8_ch+0x176>
 801013e:	b105      	cbz	r5, 8010142 <forward_conv2d_rgb_sssa8_ch+0x56>
 8010140:	6863      	ldr	r3, [r4, #4]
 8010142:	6825      	ldr	r5, [r4, #0]
 8010144:	69b4      	ldr	r4, [r6, #24]
 8010146:	68de      	ldr	r6, [r3, #12]
 8010148:	68a4      	ldr	r4, [r4, #8]
 801014a:	f8d5 c018 	ldr.w	ip, [r5, #24]
 801014e:	9412      	str	r4, [sp, #72]	@ 0x48
 8010150:	68d4      	ldr	r4, [r2, #12]
 8010152:	6815      	ldr	r5, [r2, #0]
 8010154:	68a4      	ldr	r4, [r4, #8]
 8010156:	940f      	str	r4, [sp, #60]	@ 0x3c
 8010158:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 801015a:	88a4      	ldrh	r4, [r4, #4]
 801015c:	9411      	str	r4, [sp, #68]	@ 0x44
 801015e:	68cc      	ldr	r4, [r1, #12]
 8010160:	f8d4 b004 	ldr.w	fp, [r4, #4]
 8010164:	88b4      	ldrh	r4, [r6, #4]
 8010166:	940d      	str	r4, [sp, #52]	@ 0x34
 8010168:	68b4      	ldr	r4, [r6, #8]
 801016a:	680e      	ldr	r6, [r1, #0]
 801016c:	940e      	str	r4, [sp, #56]	@ 0x38
 801016e:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 8010170:	9410      	str	r4, [sp, #64]	@ 0x40
 8010172:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8010176:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010178:	681c      	ldr	r4, [r3, #0]
 801017a:	2d00      	cmp	r5, #0
 801017c:	d066      	beq.n	801024c <forward_conv2d_rgb_sssa8_ch+0x160>
 801017e:	686f      	ldr	r7, [r5, #4]
 8010180:	2f00      	cmp	r7, #0
 8010182:	d063      	beq.n	801024c <forward_conv2d_rgb_sssa8_ch+0x160>
 8010184:	f8b5 e002 	ldrh.w	lr, [r5, #2]
 8010188:	f1be 0f00 	cmp.w	lr, #0
 801018c:	d05e      	beq.n	801024c <forward_conv2d_rgb_sssa8_ch+0x160>
 801018e:	683f      	ldr	r7, [r7, #0]
 8010190:	edd7 8a00 	vldr	s17, [r7]
 8010194:	2c00      	cmp	r4, #0
 8010196:	d056      	beq.n	8010246 <forward_conv2d_rgb_sssa8_ch+0x15a>
 8010198:	6867      	ldr	r7, [r4, #4]
 801019a:	2f00      	cmp	r7, #0
 801019c:	d053      	beq.n	8010246 <forward_conv2d_rgb_sssa8_ch+0x15a>
 801019e:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 80101a2:	f1be 0f00 	cmp.w	lr, #0
 80101a6:	d04e      	beq.n	8010246 <forward_conv2d_rgb_sssa8_ch+0x15a>
 80101a8:	683f      	ldr	r7, [r7, #0]
 80101aa:	ed97 8a00 	vldr	s16, [r7]
 80101ae:	699b      	ldr	r3, [r3, #24]
 80101b0:	6997      	ldr	r7, [r2, #24]
 80101b2:	6989      	ldr	r1, [r1, #24]
 80101b4:	f890 9041 	ldrb.w	r9, [r0, #65]	@ 0x41
 80101b8:	f8d3 a008 	ldr.w	sl, [r3, #8]
 80101bc:	68bf      	ldr	r7, [r7, #8]
 80101be:	f8d1 8008 	ldr.w	r8, [r1, #8]
 80101c2:	b116      	cbz	r6, 80101ca <forward_conv2d_rgb_sssa8_ch+0xde>
 80101c4:	6876      	ldr	r6, [r6, #4]
 80101c6:	b106      	cbz	r6, 80101ca <forward_conv2d_rgb_sssa8_ch+0xde>
 80101c8:	6836      	ldr	r6, [r6, #0]
 80101ca:	b13d      	cbz	r5, 80101dc <forward_conv2d_rgb_sssa8_ch+0xf0>
 80101cc:	6869      	ldr	r1, [r5, #4]
 80101ce:	2900      	cmp	r1, #0
 80101d0:	d03f      	beq.n	8010252 <forward_conv2d_rgb_sssa8_ch+0x166>
 80101d2:	886d      	ldrh	r5, [r5, #2]
 80101d4:	b115      	cbz	r5, 80101dc <forward_conv2d_rgb_sssa8_ch+0xf0>
 80101d6:	6849      	ldr	r1, [r1, #4]
 80101d8:	f991 5000 	ldrsb.w	r5, [r1]
 80101dc:	b13c      	cbz	r4, 80101ee <forward_conv2d_rgb_sssa8_ch+0x102>
 80101de:	6861      	ldr	r1, [r4, #4]
 80101e0:	2900      	cmp	r1, #0
 80101e2:	d038      	beq.n	8010256 <forward_conv2d_rgb_sssa8_ch+0x16a>
 80101e4:	8864      	ldrh	r4, [r4, #2]
 80101e6:	b114      	cbz	r4, 80101ee <forward_conv2d_rgb_sssa8_ch+0x102>
 80101e8:	6849      	ldr	r1, [r1, #4]
 80101ea:	f991 4000 	ldrsb.w	r4, [r1]
 80101ee:	e9dc 0100 	ldrd	r0, r1, [ip]
 80101f2:	f004 f897 	bl	8014324 <ai_array_get_byte_size>
 80101f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80101f8:	eef0 0a48 	vmov.f32	s1, s16
 80101fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80101fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010200:	eeb0 0a68 	vmov.f32	s0, s17
 8010204:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010206:	4642      	mov	r2, r8
 8010208:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 801020c:	4638      	mov	r0, r7
 801020e:	9303      	str	r3, [sp, #12]
 8010210:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010212:	f8cd a020 	str.w	sl, [sp, #32]
 8010216:	9302      	str	r3, [sp, #8]
 8010218:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801021a:	9301      	str	r3, [sp, #4]
 801021c:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
 8010220:	e9cd 5404 	strd	r5, r4, [sp, #16]
 8010224:	fa1f f48b 	uxth.w	r4, fp
 8010228:	9309      	str	r3, [sp, #36]	@ 0x24
 801022a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801022c:	9400      	str	r4, [sp, #0]
 801022e:	e9cd 6906 	strd	r6, r9, [sp, #24]
 8010232:	f001 fc85 	bl	8011b40 <forward_lite_conv2d_rgb_sssa8_ch>
 8010236:	b015      	add	sp, #84	@ 0x54
 8010238:	ecbd 8b02 	vpop	{d8}
 801023c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010240:	2300      	movs	r3, #0
 8010242:	685b      	ldr	r3, [r3, #4]
 8010244:	deff      	udf	#255	@ 0xff
 8010246:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 801024a:	e7b0      	b.n	80101ae <forward_conv2d_rgb_sssa8_ch+0xc2>
 801024c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8010250:	e7a0      	b.n	8010194 <forward_conv2d_rgb_sssa8_ch+0xa8>
 8010252:	460d      	mov	r5, r1
 8010254:	e7c2      	b.n	80101dc <forward_conv2d_rgb_sssa8_ch+0xf0>
 8010256:	460c      	mov	r4, r1
 8010258:	e7c9      	b.n	80101ee <forward_conv2d_rgb_sssa8_ch+0x102>
 801025a:	4631      	mov	r1, r6
 801025c:	e767      	b.n	801012e <forward_conv2d_rgb_sssa8_ch+0x42>
 801025e:	2600      	movs	r6, #0
 8010260:	e765      	b.n	801012e <forward_conv2d_rgb_sssa8_ch+0x42>
 8010262:	b90d      	cbnz	r5, 8010268 <forward_conv2d_rgb_sssa8_ch+0x17c>
 8010264:	69ab      	ldr	r3, [r5, #24]
 8010266:	deff      	udf	#255	@ 0xff
 8010268:	68e3      	ldr	r3, [r4, #12]
 801026a:	deff      	udf	#255	@ 0xff

0801026c <forward_dw_3x3_sssa8_ch>:
 801026c:	6983      	ldr	r3, [r0, #24]
 801026e:	4601      	mov	r1, r0
 8010270:	8818      	ldrh	r0, [r3, #0]
 8010272:	b908      	cbnz	r0, 8010278 <forward_dw_3x3_sssa8_ch+0xc>
 8010274:	6843      	ldr	r3, [r0, #4]
 8010276:	deff      	udf	#255	@ 0xff
 8010278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801027c:	ed2d 8b02 	vpush	{d8}
 8010280:	685c      	ldr	r4, [r3, #4]
 8010282:	b097      	sub	sp, #92	@ 0x5c
 8010284:	6862      	ldr	r2, [r4, #4]
 8010286:	b102      	cbz	r2, 801028a <forward_dw_3x3_sssa8_ch+0x1e>
 8010288:	6812      	ldr	r2, [r2, #0]
 801028a:	2801      	cmp	r0, #1
 801028c:	f000 80a4 	beq.w	80103d8 <forward_dw_3x3_sssa8_ch+0x16c>
 8010290:	6923      	ldr	r3, [r4, #16]
 8010292:	b103      	cbz	r3, 8010296 <forward_dw_3x3_sssa8_ch+0x2a>
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	2802      	cmp	r0, #2
 8010298:	f000 8095 	beq.w	80103c6 <forward_dw_3x3_sssa8_ch+0x15a>
 801029c:	69e5      	ldr	r5, [r4, #28]
 801029e:	2d00      	cmp	r5, #0
 80102a0:	f000 8098 	beq.w	80103d4 <forward_dw_3x3_sssa8_ch+0x168>
 80102a4:	8b26      	ldrh	r6, [r4, #24]
 80102a6:	f8d5 c000 	ldr.w	ip, [r5]
 80102aa:	2e01      	cmp	r6, #1
 80102ac:	f240 8097 	bls.w	80103de <forward_dw_3x3_sssa8_ch+0x172>
 80102b0:	686d      	ldr	r5, [r5, #4]
 80102b2:	2803      	cmp	r0, #3
 80102b4:	f000 8098 	beq.w	80103e8 <forward_dw_3x3_sssa8_ch+0x17c>
 80102b8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80102ba:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80102bc:	2800      	cmp	r0, #0
 80102be:	f000 8090 	beq.w	80103e2 <forward_dw_3x3_sssa8_ch+0x176>
 80102c2:	b104      	cbz	r4, 80102c6 <forward_dw_3x3_sssa8_ch+0x5a>
 80102c4:	6843      	ldr	r3, [r0, #4]
 80102c6:	69ac      	ldr	r4, [r5, #24]
 80102c8:	8d0f      	ldrh	r7, [r1, #40]	@ 0x28
 80102ca:	68a4      	ldr	r4, [r4, #8]
 80102cc:	8d89      	ldrh	r1, [r1, #44]	@ 0x2c
 80102ce:	9414      	str	r4, [sp, #80]	@ 0x50
 80102d0:	68d4      	ldr	r4, [r2, #12]
 80102d2:	68de      	ldr	r6, [r3, #12]
 80102d4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80102d6:	88a1      	ldrh	r1, [r4, #4]
 80102d8:	6800      	ldr	r0, [r0, #0]
 80102da:	910f      	str	r1, [sp, #60]	@ 0x3c
 80102dc:	6980      	ldr	r0, [r0, #24]
 80102de:	6815      	ldr	r5, [r2, #0]
 80102e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80102e2:	e9d6 1b02 	ldrd	r1, fp, [r6, #8]
 80102e6:	f8dc 6000 	ldr.w	r6, [ip]
 80102ea:	9110      	str	r1, [sp, #64]	@ 0x40
 80102ec:	e9d4 1a02 	ldrd	r1, sl, [r4, #8]
 80102f0:	681c      	ldr	r4, [r3, #0]
 80102f2:	9111      	str	r1, [sp, #68]	@ 0x44
 80102f4:	6881      	ldr	r1, [r0, #8]
 80102f6:	9115      	str	r1, [sp, #84]	@ 0x54
 80102f8:	2d00      	cmp	r5, #0
 80102fa:	d061      	beq.n	80103c0 <forward_dw_3x3_sssa8_ch+0x154>
 80102fc:	6869      	ldr	r1, [r5, #4]
 80102fe:	2900      	cmp	r1, #0
 8010300:	d05e      	beq.n	80103c0 <forward_dw_3x3_sssa8_ch+0x154>
 8010302:	886f      	ldrh	r7, [r5, #2]
 8010304:	2f00      	cmp	r7, #0
 8010306:	d05b      	beq.n	80103c0 <forward_dw_3x3_sssa8_ch+0x154>
 8010308:	6809      	ldr	r1, [r1, #0]
 801030a:	edd1 8a00 	vldr	s17, [r1]
 801030e:	2c00      	cmp	r4, #0
 8010310:	d053      	beq.n	80103ba <forward_dw_3x3_sssa8_ch+0x14e>
 8010312:	6861      	ldr	r1, [r4, #4]
 8010314:	2900      	cmp	r1, #0
 8010316:	d050      	beq.n	80103ba <forward_dw_3x3_sssa8_ch+0x14e>
 8010318:	8867      	ldrh	r7, [r4, #2]
 801031a:	2f00      	cmp	r7, #0
 801031c:	d04d      	beq.n	80103ba <forward_dw_3x3_sssa8_ch+0x14e>
 801031e:	6809      	ldr	r1, [r1, #0]
 8010320:	ed91 8a00 	vldr	s16, [r1]
 8010324:	699f      	ldr	r7, [r3, #24]
 8010326:	6991      	ldr	r1, [r2, #24]
 8010328:	f8dc 3018 	ldr.w	r3, [ip, #24]
 801032c:	f8d7 9008 	ldr.w	r9, [r7, #8]
 8010330:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8010334:	688f      	ldr	r7, [r1, #8]
 8010336:	b116      	cbz	r6, 801033e <forward_dw_3x3_sssa8_ch+0xd2>
 8010338:	6876      	ldr	r6, [r6, #4]
 801033a:	b106      	cbz	r6, 801033e <forward_dw_3x3_sssa8_ch+0xd2>
 801033c:	6836      	ldr	r6, [r6, #0]
 801033e:	b13d      	cbz	r5, 8010350 <forward_dw_3x3_sssa8_ch+0xe4>
 8010340:	6869      	ldr	r1, [r5, #4]
 8010342:	2900      	cmp	r1, #0
 8010344:	d044      	beq.n	80103d0 <forward_dw_3x3_sssa8_ch+0x164>
 8010346:	886d      	ldrh	r5, [r5, #2]
 8010348:	b115      	cbz	r5, 8010350 <forward_dw_3x3_sssa8_ch+0xe4>
 801034a:	6849      	ldr	r1, [r1, #4]
 801034c:	f991 5000 	ldrsb.w	r5, [r1]
 8010350:	b13c      	cbz	r4, 8010362 <forward_dw_3x3_sssa8_ch+0xf6>
 8010352:	6861      	ldr	r1, [r4, #4]
 8010354:	2900      	cmp	r1, #0
 8010356:	d039      	beq.n	80103cc <forward_dw_3x3_sssa8_ch+0x160>
 8010358:	8864      	ldrh	r4, [r4, #2]
 801035a:	b114      	cbz	r4, 8010362 <forward_dw_3x3_sssa8_ch+0xf6>
 801035c:	6849      	ldr	r1, [r1, #4]
 801035e:	f991 4000 	ldrsb.w	r4, [r1]
 8010362:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010366:	f003 ffdd 	bl	8014324 <ai_array_get_byte_size>
 801036a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801036c:	eef0 0a48 	vmov.f32	s1, s16
 8010370:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010372:	930c      	str	r3, [sp, #48]	@ 0x30
 8010374:	eeb0 0a68 	vmov.f32	s0, s17
 8010378:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801037a:	fa1f f28a 	uxth.w	r2, sl
 801037e:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
 8010382:	4638      	mov	r0, r7
 8010384:	9303      	str	r3, [sp, #12]
 8010386:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010388:	f8cd 901c 	str.w	r9, [sp, #28]
 801038c:	9302      	str	r3, [sp, #8]
 801038e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010390:	9504      	str	r5, [sp, #16]
 8010392:	e9cd 4605 	strd	r4, r6, [sp, #20]
 8010396:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 801039a:	e9cd 8300 	strd	r8, r3, [sp]
 801039e:	fa1f f38b 	uxth.w	r3, fp
 80103a2:	9408      	str	r4, [sp, #32]
 80103a4:	2400      	movs	r4, #0
 80103a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80103a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80103aa:	940a      	str	r4, [sp, #40]	@ 0x28
 80103ac:	f000 fc4c 	bl	8010c48 <forward_lite_dw_3x3_sssa8_ch>
 80103b0:	b017      	add	sp, #92	@ 0x5c
 80103b2:	ecbd 8b02 	vpop	{d8}
 80103b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103ba:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 80103be:	e7b1      	b.n	8010324 <forward_dw_3x3_sssa8_ch+0xb8>
 80103c0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80103c4:	e7a3      	b.n	801030e <forward_dw_3x3_sssa8_ch+0xa2>
 80103c6:	2300      	movs	r3, #0
 80103c8:	685b      	ldr	r3, [r3, #4]
 80103ca:	deff      	udf	#255	@ 0xff
 80103cc:	460c      	mov	r4, r1
 80103ce:	e7c8      	b.n	8010362 <forward_dw_3x3_sssa8_ch+0xf6>
 80103d0:	460d      	mov	r5, r1
 80103d2:	e7bd      	b.n	8010350 <forward_dw_3x3_sssa8_ch+0xe4>
 80103d4:	46ac      	mov	ip, r5
 80103d6:	e76c      	b.n	80102b2 <forward_dw_3x3_sssa8_ch+0x46>
 80103d8:	2300      	movs	r3, #0
 80103da:	685b      	ldr	r3, [r3, #4]
 80103dc:	deff      	udf	#255	@ 0xff
 80103de:	2500      	movs	r5, #0
 80103e0:	e767      	b.n	80102b2 <forward_dw_3x3_sssa8_ch+0x46>
 80103e2:	b924      	cbnz	r4, 80103ee <forward_dw_3x3_sssa8_ch+0x182>
 80103e4:	69a3      	ldr	r3, [r4, #24]
 80103e6:	deff      	udf	#255	@ 0xff
 80103e8:	2300      	movs	r3, #0
 80103ea:	685b      	ldr	r3, [r3, #4]
 80103ec:	deff      	udf	#255	@ 0xff
 80103ee:	68c3      	ldr	r3, [r0, #12]
 80103f0:	deff      	udf	#255	@ 0xff
 80103f2:	bf00      	nop

080103f4 <forward_pad>:
 80103f4:	7f03      	ldrb	r3, [r0, #28]
 80103f6:	2b03      	cmp	r3, #3
 80103f8:	d80b      	bhi.n	8010412 <forward_pad+0x1e>
 80103fa:	e8df f003 	tbb	[pc, r3]
 80103fe:	0608      	.short	0x0608
 8010400:	0204      	.short	0x0204
 8010402:	f000 b869 	b.w	80104d8 <forward_pad_8bit_ch1st_3x3_constant>
 8010406:	f000 b8f7 	b.w	80105f8 <forward_pad_edge>
 801040a:	f000 b935 	b.w	8010678 <forward_pad_reflect>
 801040e:	f000 b8ad 	b.w	801056c <forward_pad_constant>
 8010412:	4770      	bx	lr

08010414 <forward_sm_integer>:
 8010414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010418:	6983      	ldr	r3, [r0, #24]
 801041a:	b086      	sub	sp, #24
 801041c:	881e      	ldrh	r6, [r3, #0]
 801041e:	b90e      	cbnz	r6, 8010424 <forward_sm_integer+0x10>
 8010420:	6873      	ldr	r3, [r6, #4]
 8010422:	deff      	udf	#255	@ 0xff
 8010424:	685f      	ldr	r7, [r3, #4]
 8010426:	687d      	ldr	r5, [r7, #4]
 8010428:	b105      	cbz	r5, 801042c <forward_sm_integer+0x18>
 801042a:	682d      	ldr	r5, [r5, #0]
 801042c:	2e01      	cmp	r6, #1
 801042e:	d04c      	beq.n	80104ca <forward_sm_integer+0xb6>
 8010430:	f8d7 c010 	ldr.w	ip, [r7, #16]
 8010434:	f1bc 0f00 	cmp.w	ip, #0
 8010438:	d001      	beq.n	801043e <forward_sm_integer+0x2a>
 801043a:	f8dc c000 	ldr.w	ip, [ip]
 801043e:	68ab      	ldr	r3, [r5, #8]
 8010440:	0a1b      	lsrs	r3, r3, #8
 8010442:	d040      	beq.n	80104c6 <forward_sm_integer+0xb2>
 8010444:	68ec      	ldr	r4, [r5, #12]
 8010446:	2201      	movs	r2, #1
 8010448:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801044c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010450:	429c      	cmp	r4, r3
 8010452:	fb01 f202 	mul.w	r2, r1, r2
 8010456:	d1f9      	bne.n	801044c <forward_sm_integer+0x38>
 8010458:	69c3      	ldr	r3, [r0, #28]
 801045a:	2e03      	cmp	r6, #3
 801045c:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8010460:	d933      	bls.n	80104ca <forward_sm_integer+0xb6>
 8010462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010464:	2b00      	cmp	r3, #0
 8010466:	d033      	beq.n	80104d0 <forward_sm_integer+0xbc>
 8010468:	6819      	ldr	r1, [r3, #0]
 801046a:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 801046e:	6989      	ldr	r1, [r1, #24]
 8010470:	688f      	ldr	r7, [r1, #8]
 8010472:	68e9      	ldr	r1, [r5, #12]
 8010474:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 8010478:	6929      	ldr	r1, [r5, #16]
 801047a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 801047e:	d21b      	bcs.n	80104b8 <forward_sm_integer+0xa4>
 8010480:	6969      	ldr	r1, [r5, #20]
 8010482:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8010486:	69a9      	ldr	r1, [r5, #24]
 8010488:	4d12      	ldr	r5, [pc, #72]	@ (80104d4 <forward_sm_integer+0xc0>)
 801048a:	680c      	ldr	r4, [r1, #0]
 801048c:	f8dc 0018 	ldr.w	r0, [ip, #24]
 8010490:	f024 447e 	bic.w	r4, r4, #4261412864	@ 0xfe000000
 8010494:	6889      	ldr	r1, [r1, #8]
 8010496:	6880      	ldr	r0, [r0, #8]
 8010498:	42ac      	cmp	r4, r5
 801049a:	e9de c800 	ldrd	ip, r8, [lr]
 801049e:	f8de e008 	ldr.w	lr, [lr, #8]
 80104a2:	9600      	str	r6, [sp, #0]
 80104a4:	e9cd e703 	strd	lr, r7, [sp, #12]
 80104a8:	e9cd c801 	strd	ip, r8, [sp, #4]
 80104ac:	d006      	beq.n	80104bc <forward_sm_integer+0xa8>
 80104ae:	f001 fdc5 	bl	801203c <forward_lite_nl_softmax_iu8ou8>
 80104b2:	b006      	add	sp, #24
 80104b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104b8:	2300      	movs	r3, #0
 80104ba:	e7e4      	b.n	8010486 <forward_sm_integer+0x72>
 80104bc:	f001 fdb4 	bl	8012028 <forward_lite_nl_softmax_is8os8>
 80104c0:	b006      	add	sp, #24
 80104c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104c6:	2201      	movs	r2, #1
 80104c8:	e7c6      	b.n	8010458 <forward_sm_integer+0x44>
 80104ca:	2300      	movs	r3, #0
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	deff      	udf	#255	@ 0xff
 80104d0:	699b      	ldr	r3, [r3, #24]
 80104d2:	deff      	udf	#255	@ 0xff
 80104d4:	00840440 	.word	0x00840440

080104d8 <forward_pad_8bit_ch1st_3x3_constant>:
 80104d8:	6982      	ldr	r2, [r0, #24]
 80104da:	8813      	ldrh	r3, [r2, #0]
 80104dc:	b90b      	cbnz	r3, 80104e2 <forward_pad_8bit_ch1st_3x3_constant+0xa>
 80104de:	685b      	ldr	r3, [r3, #4]
 80104e0:	deff      	udf	#255	@ 0xff
 80104e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80104e6:	6852      	ldr	r2, [r2, #4]
 80104e8:	b085      	sub	sp, #20
 80104ea:	6855      	ldr	r5, [r2, #4]
 80104ec:	b105      	cbz	r5, 80104f0 <forward_pad_8bit_ch1st_3x3_constant+0x18>
 80104ee:	682d      	ldr	r5, [r5, #0]
 80104f0:	2b01      	cmp	r3, #1
 80104f2:	d036      	beq.n	8010562 <forward_pad_8bit_ch1st_3x3_constant+0x8a>
 80104f4:	6913      	ldr	r3, [r2, #16]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d036      	beq.n	8010568 <forward_pad_8bit_ch1st_3x3_constant+0x90>
 80104fa:	f8d3 c000 	ldr.w	ip, [r3]
 80104fe:	68eb      	ldr	r3, [r5, #12]
 8010500:	e9d0 6209 	ldrd	r6, r2, [r0, #36]	@ 0x24
 8010504:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8010508:	f9b6 8008 	ldrsh.w	r8, [r6, #8]
 801050c:	f9b6 900c 	ldrsh.w	r9, [r6, #12]
 8010510:	68db      	ldr	r3, [r3, #12]
 8010512:	6892      	ldr	r2, [r2, #8]
 8010514:	e9d6 1000 	ldrd	r1, r0, [r6]
 8010518:	4301      	orrs	r1, r0
 801051a:	b20c      	sxth	r4, r1
 801051c:	e9d5 7105 	ldrd	r7, r1, [r5, #20]
 8010520:	6888      	ldr	r0, [r1, #8]
 8010522:	68fe      	ldr	r6, [r7, #12]
 8010524:	e9dc 5105 	ldrd	r5, r1, [ip, #20]
 8010528:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 801052c:	6889      	ldr	r1, [r1, #8]
 801052e:	687d      	ldr	r5, [r7, #4]
 8010530:	b974      	cbnz	r4, 8010550 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 8010532:	f1b8 0f02 	cmp.w	r8, #2
 8010536:	d10b      	bne.n	8010550 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 8010538:	f1b9 0f02 	cmp.w	r9, #2
 801053c:	d108      	bne.n	8010550 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 801053e:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 8010542:	e9cd e500 	strd	lr, r5, [sp]
 8010546:	f001 fd83 	bl	8012050 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>
 801054a:	b005      	add	sp, #20
 801054c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010550:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 8010554:	e9cd e500 	strd	lr, r5, [sp]
 8010558:	f001 fdaa 	bl	80120b0 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>
 801055c:	b005      	add	sp, #20
 801055e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010562:	2300      	movs	r3, #0
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	deff      	udf	#255	@ 0xff
 8010568:	699b      	ldr	r3, [r3, #24]
 801056a:	deff      	udf	#255	@ 0xff

0801056c <forward_pad_constant>:
 801056c:	6982      	ldr	r2, [r0, #24]
 801056e:	8813      	ldrh	r3, [r2, #0]
 8010570:	b90b      	cbnz	r3, 8010576 <forward_pad_constant+0xa>
 8010572:	685b      	ldr	r3, [r3, #4]
 8010574:	deff      	udf	#255	@ 0xff
 8010576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801057a:	6852      	ldr	r2, [r2, #4]
 801057c:	b088      	sub	sp, #32
 801057e:	6854      	ldr	r4, [r2, #4]
 8010580:	b104      	cbz	r4, 8010584 <forward_pad_constant+0x18>
 8010582:	6824      	ldr	r4, [r4, #0]
 8010584:	2b01      	cmp	r3, #1
 8010586:	d034      	beq.n	80105f2 <forward_pad_constant+0x86>
 8010588:	6913      	ldr	r3, [r2, #16]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d02f      	beq.n	80105ee <forward_pad_constant+0x82>
 801058e:	6819      	ldr	r1, [r3, #0]
 8010590:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8010592:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8010594:	f9b5 600c 	ldrsh.w	r6, [r5, #12]
 8010598:	69a3      	ldr	r3, [r4, #24]
 801059a:	6967      	ldr	r7, [r4, #20]
 801059c:	f8d3 8000 	ldr.w	r8, [r3]
 80105a0:	6892      	ldr	r2, [r2, #8]
 80105a2:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 80105a6:	e9d0 ec02 	ldrd	lr, ip, [r0, #8]
 80105aa:	6889      	ldr	r1, [r1, #8]
 80105ac:	fb0e f606 	mul.w	r6, lr, r6
 80105b0:	6898      	ldr	r0, [r3, #8]
 80105b2:	f3c8 13c6 	ubfx	r3, r8, #7, #7
 80105b6:	9606      	str	r6, [sp, #24]
 80105b8:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 80105bc:	fb0e f606 	mul.w	r6, lr, r6
 80105c0:	9605      	str	r6, [sp, #20]
 80105c2:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 80105c6:	fb0c f606 	mul.w	r6, ip, r6
 80105ca:	9604      	str	r6, [sp, #16]
 80105cc:	f9b5 5000 	ldrsh.w	r5, [r5]
 80105d0:	fb0c f505 	mul.w	r5, ip, r5
 80105d4:	9503      	str	r5, [sp, #12]
 80105d6:	68fd      	ldr	r5, [r7, #12]
 80105d8:	9502      	str	r5, [sp, #8]
 80105da:	687d      	ldr	r5, [r7, #4]
 80105dc:	9501      	str	r5, [sp, #4]
 80105de:	68e4      	ldr	r4, [r4, #12]
 80105e0:	68e4      	ldr	r4, [r4, #12]
 80105e2:	9400      	str	r4, [sp, #0]
 80105e4:	f001 fe2c 	bl	8012240 <forward_lite_pad_constant>
 80105e8:	b008      	add	sp, #32
 80105ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105ee:	699b      	ldr	r3, [r3, #24]
 80105f0:	deff      	udf	#255	@ 0xff
 80105f2:	2300      	movs	r3, #0
 80105f4:	685b      	ldr	r3, [r3, #4]
 80105f6:	deff      	udf	#255	@ 0xff

080105f8 <forward_pad_edge>:
 80105f8:	6982      	ldr	r2, [r0, #24]
 80105fa:	8813      	ldrh	r3, [r2, #0]
 80105fc:	b90b      	cbnz	r3, 8010602 <forward_pad_edge+0xa>
 80105fe:	685b      	ldr	r3, [r3, #4]
 8010600:	deff      	udf	#255	@ 0xff
 8010602:	6851      	ldr	r1, [r2, #4]
 8010604:	684a      	ldr	r2, [r1, #4]
 8010606:	b102      	cbz	r2, 801060a <forward_pad_edge+0x12>
 8010608:	6812      	ldr	r2, [r2, #0]
 801060a:	2b01      	cmp	r3, #1
 801060c:	d030      	beq.n	8010670 <forward_pad_edge+0x78>
 801060e:	690b      	ldr	r3, [r1, #16]
 8010610:	b363      	cbz	r3, 801066c <forward_pad_edge+0x74>
 8010612:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	b089      	sub	sp, #36	@ 0x24
 8010618:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 801061a:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 801061e:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 8010622:	6990      	ldr	r0, [r2, #24]
 8010624:	6957      	ldr	r7, [r2, #20]
 8010626:	6880      	ldr	r0, [r0, #8]
 8010628:	f8de 200c 	ldr.w	r2, [lr, #12]
 801062c:	e9d3 c105 	ldrd	ip, r1, [r3, #20]
 8010630:	f9b5 3000 	ldrsh.w	r3, [r5]
 8010634:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8010638:	6889      	ldr	r1, [r1, #8]
 801063a:	fb04 f606 	mul.w	r6, r4, r6
 801063e:	9606      	str	r6, [sp, #24]
 8010640:	f8dc c008 	ldr.w	ip, [ip, #8]
 8010644:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 8010648:	9403      	str	r4, [sp, #12]
 801064a:	fb0c f606 	mul.w	r6, ip, r6
 801064e:	fb03 f404 	mul.w	r4, r3, r4
 8010652:	9605      	str	r6, [sp, #20]
 8010654:	9404      	str	r4, [sp, #16]
 8010656:	68bc      	ldr	r4, [r7, #8]
 8010658:	9402      	str	r4, [sp, #8]
 801065a:	68fc      	ldr	r4, [r7, #12]
 801065c:	9401      	str	r4, [sp, #4]
 801065e:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 8010662:	9400      	str	r4, [sp, #0]
 8010664:	f001 fe88 	bl	8012378 <forward_lite_pad_edge>
 8010668:	b009      	add	sp, #36	@ 0x24
 801066a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801066c:	699b      	ldr	r3, [r3, #24]
 801066e:	deff      	udf	#255	@ 0xff
 8010670:	2300      	movs	r3, #0
 8010672:	685b      	ldr	r3, [r3, #4]
 8010674:	deff      	udf	#255	@ 0xff
 8010676:	bf00      	nop

08010678 <forward_pad_reflect>:
 8010678:	6982      	ldr	r2, [r0, #24]
 801067a:	8813      	ldrh	r3, [r2, #0]
 801067c:	b90b      	cbnz	r3, 8010682 <forward_pad_reflect+0xa>
 801067e:	685b      	ldr	r3, [r3, #4]
 8010680:	deff      	udf	#255	@ 0xff
 8010682:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010686:	6852      	ldr	r2, [r2, #4]
 8010688:	b08f      	sub	sp, #60	@ 0x3c
 801068a:	6857      	ldr	r7, [r2, #4]
 801068c:	b107      	cbz	r7, 8010690 <forward_pad_reflect+0x18>
 801068e:	683f      	ldr	r7, [r7, #0]
 8010690:	2b01      	cmp	r3, #1
 8010692:	d03d      	beq.n	8010710 <forward_pad_reflect+0x98>
 8010694:	6913      	ldr	r3, [r2, #16]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d038      	beq.n	801070c <forward_pad_reflect+0x94>
 801069a:	6819      	ldr	r1, [r3, #0]
 801069c:	68fa      	ldr	r2, [r7, #12]
 801069e:	e9d2 8302 	ldrd	r8, r3, [r2, #8]
 80106a2:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 80106a6:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 80106aa:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 80106ac:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 80106b0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80106b4:	f9b4 e004 	ldrsh.w	lr, [r4, #4]
 80106b8:	f9b4 b000 	ldrsh.w	fp, [r4]
 80106bc:	6889      	ldr	r1, [r1, #8]
 80106be:	e9d0 5c02 	ldrd	r5, ip, [r0, #8]
 80106c2:	e9d7 7005 	ldrd	r7, r0, [r7, #20]
 80106c6:	fb05 f606 	mul.w	r6, r5, r6
 80106ca:	6880      	ldr	r0, [r0, #8]
 80106cc:	e9d2 a902 	ldrd	sl, r9, [r2, #8]
 80106d0:	bf2c      	ite	cs
 80106d2:	6912      	ldrcs	r2, [r2, #16]
 80106d4:	2201      	movcc	r2, #1
 80106d6:	960c      	str	r6, [sp, #48]	@ 0x30
 80106d8:	fb05 f60e 	mul.w	r6, r5, lr
 80106dc:	960b      	str	r6, [sp, #44]	@ 0x2c
 80106de:	fb0c f60b 	mul.w	r6, ip, fp
 80106e2:	960a      	str	r6, [sp, #40]	@ 0x28
 80106e4:	f9b4 4008 	ldrsh.w	r4, [r4, #8]
 80106e8:	9409      	str	r4, [sp, #36]	@ 0x24
 80106ea:	e9cd eb07 	strd	lr, fp, [sp, #28]
 80106ee:	e9cd c505 	strd	ip, r5, [sp, #20]
 80106f2:	68bc      	ldr	r4, [r7, #8]
 80106f4:	9404      	str	r4, [sp, #16]
 80106f6:	68fc      	ldr	r4, [r7, #12]
 80106f8:	f8cd 8000 	str.w	r8, [sp]
 80106fc:	9403      	str	r4, [sp, #12]
 80106fe:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8010702:	f001 fea9 	bl	8012458 <forward_lite_pad_reflect>
 8010706:	b00f      	add	sp, #60	@ 0x3c
 8010708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801070c:	68db      	ldr	r3, [r3, #12]
 801070e:	deff      	udf	#255	@ 0xff
 8010710:	2300      	movs	r3, #0
 8010712:	685b      	ldr	r3, [r3, #4]
 8010714:	deff      	udf	#255	@ 0xff
 8010716:	bf00      	nop

08010718 <forward_pw_sssa8_ch>:
 8010718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801071c:	ed2d 8b02 	vpush	{d8}
 8010720:	6983      	ldr	r3, [r0, #24]
 8010722:	b097      	sub	sp, #92	@ 0x5c
 8010724:	881c      	ldrh	r4, [r3, #0]
 8010726:	b90c      	cbnz	r4, 801072c <forward_pw_sssa8_ch+0x14>
 8010728:	6863      	ldr	r3, [r4, #4]
 801072a:	deff      	udf	#255	@ 0xff
 801072c:	685d      	ldr	r5, [r3, #4]
 801072e:	686a      	ldr	r2, [r5, #4]
 8010730:	b102      	cbz	r2, 8010734 <forward_pw_sssa8_ch+0x1c>
 8010732:	6812      	ldr	r2, [r2, #0]
 8010734:	2c01      	cmp	r4, #1
 8010736:	f000 8096 	beq.w	8010866 <forward_pw_sssa8_ch+0x14e>
 801073a:	692b      	ldr	r3, [r5, #16]
 801073c:	b103      	cbz	r3, 8010740 <forward_pw_sssa8_ch+0x28>
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	2c02      	cmp	r4, #2
 8010742:	f000 8090 	beq.w	8010866 <forward_pw_sssa8_ch+0x14e>
 8010746:	69ee      	ldr	r6, [r5, #28]
 8010748:	2e00      	cmp	r6, #0
 801074a:	f000 8099 	beq.w	8010880 <forward_pw_sssa8_ch+0x168>
 801074e:	8b2f      	ldrh	r7, [r5, #24]
 8010750:	6831      	ldr	r1, [r6, #0]
 8010752:	2f01      	cmp	r7, #1
 8010754:	f240 8096 	bls.w	8010884 <forward_pw_sssa8_ch+0x16c>
 8010758:	6876      	ldr	r6, [r6, #4]
 801075a:	2c03      	cmp	r4, #3
 801075c:	f000 8083 	beq.w	8010866 <forward_pw_sssa8_ch+0x14e>
 8010760:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8010762:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8010764:	2c00      	cmp	r4, #0
 8010766:	f000 808f 	beq.w	8010888 <forward_pw_sssa8_ch+0x170>
 801076a:	b105      	cbz	r5, 801076e <forward_pw_sssa8_ch+0x56>
 801076c:	6863      	ldr	r3, [r4, #4]
 801076e:	6825      	ldr	r5, [r4, #0]
 8010770:	69b4      	ldr	r4, [r6, #24]
 8010772:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8010776:	68a4      	ldr	r4, [r4, #8]
 8010778:	68dd      	ldr	r5, [r3, #12]
 801077a:	9414      	str	r4, [sp, #80]	@ 0x50
 801077c:	68d4      	ldr	r4, [r2, #12]
 801077e:	88ad      	ldrh	r5, [r5, #4]
 8010780:	88a6      	ldrh	r6, [r4, #4]
 8010782:	9510      	str	r5, [sp, #64]	@ 0x40
 8010784:	6815      	ldr	r5, [r2, #0]
 8010786:	960f      	str	r6, [sp, #60]	@ 0x3c
 8010788:	680e      	ldr	r6, [r1, #0]
 801078a:	e9d4 4b02 	ldrd	r4, fp, [r4, #8]
 801078e:	9411      	str	r4, [sp, #68]	@ 0x44
 8010790:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 8010792:	9412      	str	r4, [sp, #72]	@ 0x48
 8010794:	8d84      	ldrh	r4, [r0, #44]	@ 0x2c
 8010796:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010798:	f8dc 4008 	ldr.w	r4, [ip, #8]
 801079c:	9415      	str	r4, [sp, #84]	@ 0x54
 801079e:	681c      	ldr	r4, [r3, #0]
 80107a0:	2d00      	cmp	r5, #0
 80107a2:	d066      	beq.n	8010872 <forward_pw_sssa8_ch+0x15a>
 80107a4:	686f      	ldr	r7, [r5, #4]
 80107a6:	2f00      	cmp	r7, #0
 80107a8:	d063      	beq.n	8010872 <forward_pw_sssa8_ch+0x15a>
 80107aa:	f8b5 e002 	ldrh.w	lr, [r5, #2]
 80107ae:	f1be 0f00 	cmp.w	lr, #0
 80107b2:	d05e      	beq.n	8010872 <forward_pw_sssa8_ch+0x15a>
 80107b4:	683f      	ldr	r7, [r7, #0]
 80107b6:	edd7 8a00 	vldr	s17, [r7]
 80107ba:	2c00      	cmp	r4, #0
 80107bc:	d056      	beq.n	801086c <forward_pw_sssa8_ch+0x154>
 80107be:	6867      	ldr	r7, [r4, #4]
 80107c0:	2f00      	cmp	r7, #0
 80107c2:	d053      	beq.n	801086c <forward_pw_sssa8_ch+0x154>
 80107c4:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 80107c8:	f1be 0f00 	cmp.w	lr, #0
 80107cc:	d04e      	beq.n	801086c <forward_pw_sssa8_ch+0x154>
 80107ce:	683f      	ldr	r7, [r7, #0]
 80107d0:	ed97 8a00 	vldr	s16, [r7]
 80107d4:	699b      	ldr	r3, [r3, #24]
 80107d6:	6997      	ldr	r7, [r2, #24]
 80107d8:	6989      	ldr	r1, [r1, #24]
 80107da:	f890 a041 	ldrb.w	sl, [r0, #65]	@ 0x41
 80107de:	f8d3 9008 	ldr.w	r9, [r3, #8]
 80107e2:	68bf      	ldr	r7, [r7, #8]
 80107e4:	f8d1 8008 	ldr.w	r8, [r1, #8]
 80107e8:	b116      	cbz	r6, 80107f0 <forward_pw_sssa8_ch+0xd8>
 80107ea:	6876      	ldr	r6, [r6, #4]
 80107ec:	b106      	cbz	r6, 80107f0 <forward_pw_sssa8_ch+0xd8>
 80107ee:	6836      	ldr	r6, [r6, #0]
 80107f0:	b13d      	cbz	r5, 8010802 <forward_pw_sssa8_ch+0xea>
 80107f2:	6869      	ldr	r1, [r5, #4]
 80107f4:	2900      	cmp	r1, #0
 80107f6:	d03f      	beq.n	8010878 <forward_pw_sssa8_ch+0x160>
 80107f8:	886d      	ldrh	r5, [r5, #2]
 80107fa:	b115      	cbz	r5, 8010802 <forward_pw_sssa8_ch+0xea>
 80107fc:	6849      	ldr	r1, [r1, #4]
 80107fe:	f991 5000 	ldrsb.w	r5, [r1]
 8010802:	b13c      	cbz	r4, 8010814 <forward_pw_sssa8_ch+0xfc>
 8010804:	6861      	ldr	r1, [r4, #4]
 8010806:	2900      	cmp	r1, #0
 8010808:	d038      	beq.n	801087c <forward_pw_sssa8_ch+0x164>
 801080a:	8864      	ldrh	r4, [r4, #2]
 801080c:	b114      	cbz	r4, 8010814 <forward_pw_sssa8_ch+0xfc>
 801080e:	6849      	ldr	r1, [r1, #4]
 8010810:	f991 4000 	ldrsb.w	r4, [r1]
 8010814:	e9dc 0100 	ldrd	r0, r1, [ip]
 8010818:	f003 fd84 	bl	8014324 <ai_array_get_byte_size>
 801081c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801081e:	eef0 0a48 	vmov.f32	s1, s16
 8010822:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010824:	930c      	str	r3, [sp, #48]	@ 0x30
 8010826:	eeb0 0a68 	vmov.f32	s0, s17
 801082a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801082c:	fa1f f28b 	uxth.w	r2, fp
 8010830:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
 8010834:	4638      	mov	r0, r7
 8010836:	9304      	str	r3, [sp, #16]
 8010838:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801083a:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 801083e:	e9cd 5405 	strd	r5, r4, [sp, #20]
 8010842:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8010844:	e9cd 8302 	strd	r8, r3, [sp, #8]
 8010848:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801084a:	9400      	str	r4, [sp, #0]
 801084c:	2401      	movs	r4, #1
 801084e:	9301      	str	r3, [sp, #4]
 8010850:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010852:	940a      	str	r4, [sp, #40]	@ 0x28
 8010854:	e9cd 6a07 	strd	r6, sl, [sp, #28]
 8010858:	f000 ff5e 	bl	8011718 <forward_lite_pw_sssa8_ch>
 801085c:	b017      	add	sp, #92	@ 0x5c
 801085e:	ecbd 8b02 	vpop	{d8}
 8010862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010866:	2300      	movs	r3, #0
 8010868:	685b      	ldr	r3, [r3, #4]
 801086a:	deff      	udf	#255	@ 0xff
 801086c:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8010870:	e7b0      	b.n	80107d4 <forward_pw_sssa8_ch+0xbc>
 8010872:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8010876:	e7a0      	b.n	80107ba <forward_pw_sssa8_ch+0xa2>
 8010878:	460d      	mov	r5, r1
 801087a:	e7c2      	b.n	8010802 <forward_pw_sssa8_ch+0xea>
 801087c:	460c      	mov	r4, r1
 801087e:	e7c9      	b.n	8010814 <forward_pw_sssa8_ch+0xfc>
 8010880:	4631      	mov	r1, r6
 8010882:	e76a      	b.n	801075a <forward_pw_sssa8_ch+0x42>
 8010884:	2600      	movs	r6, #0
 8010886:	e768      	b.n	801075a <forward_pw_sssa8_ch+0x42>
 8010888:	b90d      	cbnz	r5, 801088e <forward_pw_sssa8_ch+0x176>
 801088a:	69ab      	ldr	r3, [r5, #24]
 801088c:	deff      	udf	#255	@ 0xff
 801088e:	68e3      	ldr	r3, [r4, #12]
 8010890:	deff      	udf	#255	@ 0xff
 8010892:	bf00      	nop

08010894 <forward_eltwise_integer_INT8>:
 8010894:	6981      	ldr	r1, [r0, #24]
 8010896:	880a      	ldrh	r2, [r1, #0]
 8010898:	b90a      	cbnz	r2, 801089e <forward_eltwise_integer_INT8+0xa>
 801089a:	6853      	ldr	r3, [r2, #4]
 801089c:	deff      	udf	#255	@ 0xff
 801089e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108a2:	ed2d 8b02 	vpush	{d8}
 80108a6:	6849      	ldr	r1, [r1, #4]
 80108a8:	b0ab      	sub	sp, #172	@ 0xac
 80108aa:	4603      	mov	r3, r0
 80108ac:	684c      	ldr	r4, [r1, #4]
 80108ae:	2c00      	cmp	r4, #0
 80108b0:	f000 81c1 	beq.w	8010c36 <forward_eltwise_integer_INT8+0x3a2>
 80108b4:	e9d4 5400 	ldrd	r5, r4, [r4]
 80108b8:	2a01      	cmp	r2, #1
 80108ba:	f000 81c0 	beq.w	8010c3e <forward_eltwise_integer_INT8+0x3aa>
 80108be:	690e      	ldr	r6, [r1, #16]
 80108c0:	b106      	cbz	r6, 80108c4 <forward_eltwise_integer_INT8+0x30>
 80108c2:	6836      	ldr	r6, [r6, #0]
 80108c4:	68aa      	ldr	r2, [r5, #8]
 80108c6:	68a0      	ldr	r0, [r4, #8]
 80108c8:	e9d3 7307 	ldrd	r7, r3, [r3, #28]
 80108cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80108ce:	f105 0308 	add.w	r3, r5, #8
 80108d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80108d4:	f104 0308 	add.w	r3, r4, #8
 80108d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80108da:	ea82 0300 	eor.w	r3, r2, r0
 80108de:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80108e2:	2bff      	cmp	r3, #255	@ 0xff
 80108e4:	d80e      	bhi.n	8010904 <forward_eltwise_integer_INT8+0x70>
 80108e6:	4611      	mov	r1, r2
 80108e8:	4694      	mov	ip, r2
 80108ea:	2900      	cmp	r1, #0
 80108ec:	f000 81a0 	beq.w	8010c30 <forward_eltwise_integer_INT8+0x39c>
 80108f0:	3901      	subs	r1, #1
 80108f2:	68e3      	ldr	r3, [r4, #12]
 80108f4:	68ea      	ldr	r2, [r5, #12]
 80108f6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80108fa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d0f3      	beq.n	80108ea <forward_eltwise_integer_INT8+0x56>
 8010902:	4662      	mov	r2, ip
 8010904:	2300      	movs	r3, #0
 8010906:	b1a2      	cbz	r2, 8010932 <forward_eltwise_integer_INT8+0x9e>
 8010908:	3a01      	subs	r2, #1
 801090a:	68e9      	ldr	r1, [r5, #12]
 801090c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010910:	2901      	cmp	r1, #1
 8010912:	d0f8      	beq.n	8010906 <forward_eltwise_integer_INT8+0x72>
 8010914:	f04f 0a00 	mov.w	sl, #0
 8010918:	f3c0 2017 	ubfx	r0, r0, #8, #24
 801091c:	b178      	cbz	r0, 801093e <forward_eltwise_integer_INT8+0xaa>
 801091e:	3801      	subs	r0, #1
 8010920:	68e2      	ldr	r2, [r4, #12]
 8010922:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8010926:	2a01      	cmp	r2, #1
 8010928:	d0f8      	beq.n	801091c <forward_eltwise_integer_INT8+0x88>
 801092a:	46d1      	mov	r9, sl
 801092c:	f04f 0b00 	mov.w	fp, #0
 8010930:	e009      	b.n	8010946 <forward_eltwise_integer_INT8+0xb2>
 8010932:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8010936:	f04f 0a01 	mov.w	sl, #1
 801093a:	2800      	cmp	r0, #0
 801093c:	d1ef      	bne.n	801091e <forward_eltwise_integer_INT8+0x8a>
 801093e:	f08a 0901 	eor.w	r9, sl, #1
 8010942:	f04f 0b01 	mov.w	fp, #1
 8010946:	696a      	ldr	r2, [r5, #20]
 8010948:	2100      	movs	r1, #0
 801094a:	930d      	str	r3, [sp, #52]	@ 0x34
 801094c:	a815      	add	r0, sp, #84	@ 0x54
 801094e:	6853      	ldr	r3, [r2, #4]
 8010950:	6972      	ldr	r2, [r6, #20]
 8010952:	930c      	str	r3, [sp, #48]	@ 0x30
 8010954:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8010958:	aa1b      	add	r2, sp, #108	@ 0x6c
 801095a:	911f      	str	r1, [sp, #124]	@ 0x7c
 801095c:	9216      	str	r2, [sp, #88]	@ 0x58
 801095e:	f240 5201 	movw	r2, #1281	@ 0x501
 8010962:	e9cd 111b 	strd	r1, r1, [sp, #108]	@ 0x6c
 8010966:	e9cd 111d 	strd	r1, r1, [sp, #116]	@ 0x74
 801096a:	9215      	str	r2, [sp, #84]	@ 0x54
 801096c:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8010970:	f003 fd26 	bl	80143c0 <core_get_broadcasted_shape>
 8010974:	6828      	ldr	r0, [r5, #0]
 8010976:	f8d5 e018 	ldr.w	lr, [r5, #24]
 801097a:	6832      	ldr	r2, [r6, #0]
 801097c:	6821      	ldr	r1, [r4, #0]
 801097e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010980:	b1c0      	cbz	r0, 80109b4 <forward_eltwise_integer_INT8+0x120>
 8010982:	6845      	ldr	r5, [r0, #4]
 8010984:	b1b5      	cbz	r5, 80109b4 <forward_eltwise_integer_INT8+0x120>
 8010986:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 801098a:	f1bc 0f00 	cmp.w	ip, #0
 801098e:	d011      	beq.n	80109b4 <forward_eltwise_integer_INT8+0x120>
 8010990:	682d      	ldr	r5, [r5, #0]
 8010992:	682d      	ldr	r5, [r5, #0]
 8010994:	950f      	str	r5, [sp, #60]	@ 0x3c
 8010996:	b991      	cbnz	r1, 80109be <forward_eltwise_integer_INT8+0x12a>
 8010998:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 801099c:	9510      	str	r5, [sp, #64]	@ 0x40
 801099e:	b1da      	cbz	r2, 80109d8 <forward_eltwise_integer_INT8+0x144>
 80109a0:	6855      	ldr	r5, [r2, #4]
 80109a2:	b1cd      	cbz	r5, 80109d8 <forward_eltwise_integer_INT8+0x144>
 80109a4:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 80109a8:	f1bc 0f00 	cmp.w	ip, #0
 80109ac:	d014      	beq.n	80109d8 <forward_eltwise_integer_INT8+0x144>
 80109ae:	682d      	ldr	r5, [r5, #0]
 80109b0:	682d      	ldr	r5, [r5, #0]
 80109b2:	e013      	b.n	80109dc <forward_eltwise_integer_INT8+0x148>
 80109b4:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 80109b8:	950f      	str	r5, [sp, #60]	@ 0x3c
 80109ba:	2900      	cmp	r1, #0
 80109bc:	d0ec      	beq.n	8010998 <forward_eltwise_integer_INT8+0x104>
 80109be:	684d      	ldr	r5, [r1, #4]
 80109c0:	2d00      	cmp	r5, #0
 80109c2:	d0e9      	beq.n	8010998 <forward_eltwise_integer_INT8+0x104>
 80109c4:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80109c8:	f1bc 0f00 	cmp.w	ip, #0
 80109cc:	d0e4      	beq.n	8010998 <forward_eltwise_integer_INT8+0x104>
 80109ce:	682d      	ldr	r5, [r5, #0]
 80109d0:	682d      	ldr	r5, [r5, #0]
 80109d2:	9510      	str	r5, [sp, #64]	@ 0x40
 80109d4:	2a00      	cmp	r2, #0
 80109d6:	d1e3      	bne.n	80109a0 <forward_eltwise_integer_INT8+0x10c>
 80109d8:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 80109dc:	69a4      	ldr	r4, [r4, #24]
 80109de:	69b6      	ldr	r6, [r6, #24]
 80109e0:	9511      	str	r5, [sp, #68]	@ 0x44
 80109e2:	68a4      	ldr	r4, [r4, #8]
 80109e4:	f8de 5008 	ldr.w	r5, [lr, #8]
 80109e8:	68b6      	ldr	r6, [r6, #8]
 80109ea:	b158      	cbz	r0, 8010a04 <forward_eltwise_integer_INT8+0x170>
 80109ec:	f8d0 c004 	ldr.w	ip, [r0, #4]
 80109f0:	f1bc 0f00 	cmp.w	ip, #0
 80109f4:	f000 80fa 	beq.w	8010bec <forward_eltwise_integer_INT8+0x358>
 80109f8:	8840      	ldrh	r0, [r0, #2]
 80109fa:	b118      	cbz	r0, 8010a04 <forward_eltwise_integer_INT8+0x170>
 80109fc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8010a00:	f990 0000 	ldrsb.w	r0, [r0]
 8010a04:	f88d 0039 	strb.w	r0, [sp, #57]	@ 0x39
 8010a08:	b141      	cbz	r1, 8010a1c <forward_eltwise_integer_INT8+0x188>
 8010a0a:	6848      	ldr	r0, [r1, #4]
 8010a0c:	2800      	cmp	r0, #0
 8010a0e:	f000 80eb 	beq.w	8010be8 <forward_eltwise_integer_INT8+0x354>
 8010a12:	8849      	ldrh	r1, [r1, #2]
 8010a14:	b111      	cbz	r1, 8010a1c <forward_eltwise_integer_INT8+0x188>
 8010a16:	6841      	ldr	r1, [r0, #4]
 8010a18:	f991 1000 	ldrsb.w	r1, [r1]
 8010a1c:	f88d 103a 	strb.w	r1, [sp, #58]	@ 0x3a
 8010a20:	b142      	cbz	r2, 8010a34 <forward_eltwise_integer_INT8+0x1a0>
 8010a22:	6851      	ldr	r1, [r2, #4]
 8010a24:	2900      	cmp	r1, #0
 8010a26:	f000 80dd 	beq.w	8010be4 <forward_eltwise_integer_INT8+0x350>
 8010a2a:	8852      	ldrh	r2, [r2, #2]
 8010a2c:	b112      	cbz	r2, 8010a34 <forward_eltwise_integer_INT8+0x1a0>
 8010a2e:	684a      	ldr	r2, [r1, #4]
 8010a30:	f992 2000 	ldrsb.w	r2, [r2]
 8010a34:	f88d 203b 	strb.w	r2, [sp, #59]	@ 0x3b
 8010a38:	b913      	cbnz	r3, 8010a40 <forward_eltwise_integer_INT8+0x1ac>
 8010a3a:	f1b9 0f00 	cmp.w	r9, #0
 8010a3e:	d02c      	beq.n	8010a9a <forward_eltwise_integer_INT8+0x206>
 8010a40:	45d3      	cmp	fp, sl
 8010a42:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010a44:	bf14      	ite	ne
 8010a46:	f1ca 0102 	rsbne	r1, sl, #2
 8010a4a:	2100      	moveq	r1, #0
 8010a4c:	0a1b      	lsrs	r3, r3, #8
 8010a4e:	f000 80f4 	beq.w	8010c3a <forward_eltwise_integer_INT8+0x3a6>
 8010a52:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8010a54:	eb07 0283 	add.w	r2, r7, r3, lsl #2
 8010a58:	2301      	movs	r3, #1
 8010a5a:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8010a5e:	4297      	cmp	r7, r2
 8010a60:	fb00 f303 	mul.w	r3, r0, r3
 8010a64:	d1f9      	bne.n	8010a5a <forward_eltwise_integer_INT8+0x1c6>
 8010a66:	4622      	mov	r2, r4
 8010a68:	f10d 043b 	add.w	r4, sp, #59	@ 0x3b
 8010a6c:	9106      	str	r1, [sp, #24]
 8010a6e:	4630      	mov	r0, r6
 8010a70:	9405      	str	r4, [sp, #20]
 8010a72:	ac11      	add	r4, sp, #68	@ 0x44
 8010a74:	4629      	mov	r1, r5
 8010a76:	9404      	str	r4, [sp, #16]
 8010a78:	f10d 043a 	add.w	r4, sp, #58	@ 0x3a
 8010a7c:	9403      	str	r4, [sp, #12]
 8010a7e:	ac10      	add	r4, sp, #64	@ 0x40
 8010a80:	9402      	str	r4, [sp, #8]
 8010a82:	f10d 0439 	add.w	r4, sp, #57	@ 0x39
 8010a86:	9401      	str	r4, [sp, #4]
 8010a88:	ac0f      	add	r4, sp, #60	@ 0x3c
 8010a8a:	9400      	str	r4, [sp, #0]
 8010a8c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8010a8e:	47a0      	blx	r4
 8010a90:	b02b      	add	sp, #172	@ 0xac
 8010a92:	ecbd 8b02 	vpop	{d8}
 8010a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a9a:	ab20      	add	r3, sp, #128	@ 0x80
 8010a9c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010aa0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010aa2:	a817      	add	r0, sp, #92	@ 0x5c
 8010aa4:	9318      	str	r3, [sp, #96]	@ 0x60
 8010aa6:	ab25      	add	r3, sp, #148	@ 0x94
 8010aa8:	aa15      	add	r2, sp, #84	@ 0x54
 8010aaa:	f8cd 9080 	str.w	r9, [sp, #128]	@ 0x80
 8010aae:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ab0:	f240 5302 	movw	r3, #1282	@ 0x502
 8010ab4:	f8cd 9094 	str.w	r9, [sp, #148]	@ 0x94
 8010ab8:	9317      	str	r3, [sp, #92]	@ 0x5c
 8010aba:	9319      	str	r3, [sp, #100]	@ 0x64
 8010abc:	4653      	mov	r3, sl
 8010abe:	e9cd 9921 	strd	r9, r9, [sp, #132]	@ 0x84
 8010ac2:	e9cd 9923 	strd	r9, r9, [sp, #140]	@ 0x8c
 8010ac6:	e9cd 9926 	strd	r9, r9, [sp, #152]	@ 0x98
 8010aca:	e9cd 9928 	strd	r9, r9, [sp, #160]	@ 0xa0
 8010ace:	f003 fc9f 	bl	8014410 <core_compute_offsets>
 8010ad2:	4653      	mov	r3, sl
 8010ad4:	aa15      	add	r2, sp, #84	@ 0x54
 8010ad6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010ad8:	a819      	add	r0, sp, #100	@ 0x64
 8010ada:	f003 fc99 	bl	8014410 <core_compute_offsets>
 8010ade:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010ae0:	68d3      	ldr	r3, [r2, #12]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d0d4      	beq.n	8010a90 <forward_eltwise_integer_INT8+0x1fc>
 8010ae6:	6891      	ldr	r1, [r2, #8]
 8010ae8:	eddf 8a56 	vldr	s17, [pc, #344]	@ 8010c44 <forward_eltwise_integer_INT8+0x3b0>
 8010aec:	468c      	mov	ip, r1
 8010aee:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8010af2:	f1bc 0f00 	cmp.w	ip, #0
 8010af6:	d0cb      	beq.n	8010a90 <forward_eltwise_integer_INT8+0x1fc>
 8010af8:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8010afa:	f04f 0b00 	mov.w	fp, #0
 8010afe:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8010b02:	f04f 0a00 	mov.w	sl, #0
 8010b06:	2804      	cmp	r0, #4
 8010b08:	bf8c      	ite	hi
 8010b0a:	6911      	ldrhi	r1, [r2, #16]
 8010b0c:	2101      	movls	r1, #1
 8010b0e:	458a      	cmp	sl, r1
 8010b10:	d26e      	bcs.n	8010bf0 <forward_eltwise_integer_INT8+0x35c>
 8010b12:	6851      	ldr	r1, [r2, #4]
 8010b14:	2900      	cmp	r1, #0
 8010b16:	d054      	beq.n	8010bc2 <forward_eltwise_integer_INT8+0x32e>
 8010b18:	eeb6 8a00 	vmov.f32	s16, #96	@ 0x3f000000  0.5
 8010b1c:	f04f 0900 	mov.w	r9, #0
 8010b20:	f995 2000 	ldrsb.w	r2, [r5]
 8010b24:	a814      	add	r0, sp, #80	@ 0x50
 8010b26:	f99d 1039 	ldrsb.w	r1, [sp, #57]	@ 0x39
 8010b2a:	eddd 6a0f 	vldr	s13, [sp, #60]	@ 0x3c
 8010b2e:	1a53      	subs	r3, r2, r1
 8010b30:	f99d 103a 	ldrsb.w	r1, [sp, #58]	@ 0x3a
 8010b34:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8010b38:	ee07 3a90 	vmov	s15, r3
 8010b3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010b44:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 8010b48:	f994 2000 	ldrsb.w	r2, [r4]
 8010b4c:	1a53      	subs	r3, r2, r1
 8010b4e:	aa13      	add	r2, sp, #76	@ 0x4c
 8010b50:	a912      	add	r1, sp, #72	@ 0x48
 8010b52:	ee07 3a90 	vmov	s15, r3
 8010b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010b5e:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 8010b62:	47b8      	blx	r7
 8010b64:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8010b68:	eddd 6a11 	vldr	s13, [sp, #68]	@ 0x44
 8010b6c:	f99d 303b 	ldrsb.w	r3, [sp, #59]	@ 0x3b
 8010b70:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8010b74:	ee07 3a10 	vmov	s14, r3
 8010b78:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010b7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b88:	fe38 7a28 	vselgt.f32	s14, s16, s17
 8010b8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b90:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010b94:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
 8010b98:	ee17 2a10 	vmov	r2, s14
 8010b9c:	f302 0207 	ssat	r2, #8, r2
 8010ba0:	7032      	strb	r2, [r6, #0]
 8010ba2:	f109 0901 	add.w	r9, r9, #1
 8010ba6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8010ba8:	4446      	add	r6, r8
 8010baa:	6852      	ldr	r2, [r2, #4]
 8010bac:	4415      	add	r5, r2
 8010bae:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010bb0:	6852      	ldr	r2, [r2, #4]
 8010bb2:	4414      	add	r4, r2
 8010bb4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010bb6:	6851      	ldr	r1, [r2, #4]
 8010bb8:	4549      	cmp	r1, r9
 8010bba:	d8b1      	bhi.n	8010b20 <forward_eltwise_integer_INT8+0x28c>
 8010bbc:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8010bbe:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8010bc2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8010bc4:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 8010bc8:	d302      	bcc.n	8010bd0 <forward_eltwise_integer_INT8+0x33c>
 8010bca:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8010bcc:	6909      	ldr	r1, [r1, #16]
 8010bce:	440d      	add	r5, r1
 8010bd0:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8010bd2:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 8010bd6:	d302      	bcc.n	8010bde <forward_eltwise_integer_INT8+0x34a>
 8010bd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010bda:	6909      	ldr	r1, [r1, #16]
 8010bdc:	440c      	add	r4, r1
 8010bde:	f10a 0a01 	add.w	sl, sl, #1
 8010be2:	e790      	b.n	8010b06 <forward_eltwise_integer_INT8+0x272>
 8010be4:	460a      	mov	r2, r1
 8010be6:	e725      	b.n	8010a34 <forward_eltwise_integer_INT8+0x1a0>
 8010be8:	4601      	mov	r1, r0
 8010bea:	e717      	b.n	8010a1c <forward_eltwise_integer_INT8+0x188>
 8010bec:	4660      	mov	r0, ip
 8010bee:	e709      	b.n	8010a04 <forward_eltwise_integer_INT8+0x170>
 8010bf0:	f8dd e060 	ldr.w	lr, [sp, #96]	@ 0x60
 8010bf4:	f10b 0b01 	add.w	fp, fp, #1
 8010bf8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8010bfa:	f8de 1008 	ldr.w	r1, [lr, #8]
 8010bfe:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8010c02:	440d      	add	r5, r1
 8010c04:	6899      	ldr	r1, [r3, #8]
 8010c06:	45dc      	cmp	ip, fp
 8010c08:	440c      	add	r4, r1
 8010c0a:	f63f af7a 	bhi.w	8010b02 <forward_eltwise_integer_INT8+0x26e>
 8010c0e:	f8de 000c 	ldr.w	r0, [lr, #12]
 8010c12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010c14:	4405      	add	r5, r0
 8010c16:	68d0      	ldr	r0, [r2, #12]
 8010c18:	3101      	adds	r1, #1
 8010c1a:	68db      	ldr	r3, [r3, #12]
 8010c1c:	4288      	cmp	r0, r1
 8010c1e:	441c      	add	r4, r3
 8010c20:	9109      	str	r1, [sp, #36]	@ 0x24
 8010c22:	f63f af66 	bhi.w	8010af2 <forward_eltwise_integer_INT8+0x25e>
 8010c26:	b02b      	add	sp, #172	@ 0xac
 8010c28:	ecbd 8b02 	vpop	{d8}
 8010c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c30:	4662      	mov	r2, ip
 8010c32:	2301      	movs	r3, #1
 8010c34:	e667      	b.n	8010906 <forward_eltwise_integer_INT8+0x72>
 8010c36:	4625      	mov	r5, r4
 8010c38:	e63e      	b.n	80108b8 <forward_eltwise_integer_INT8+0x24>
 8010c3a:	2301      	movs	r3, #1
 8010c3c:	e713      	b.n	8010a66 <forward_eltwise_integer_INT8+0x1d2>
 8010c3e:	2300      	movs	r3, #0
 8010c40:	685b      	ldr	r3, [r3, #4]
 8010c42:	deff      	udf	#255	@ 0xff
 8010c44:	befffffc 	.word	0xbefffffc

08010c48 <forward_lite_dw_3x3_sssa8_ch>:
 8010c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c4c:	b09f      	sub	sp, #124	@ 0x7c
 8010c4e:	4699      	mov	r9, r3
 8010c50:	f8bd 20a8 	ldrh.w	r2, [sp, #168]	@ 0xa8
 8010c54:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 8010c58:	9205      	str	r2, [sp, #20]
 8010c5a:	f8bd 20c0 	ldrh.w	r2, [sp, #192]	@ 0xc0
 8010c5e:	9304      	str	r3, [sp, #16]
 8010c60:	9214      	str	r2, [sp, #80]	@ 0x50
 8010c62:	f8bd 20c4 	ldrh.w	r2, [sp, #196]	@ 0xc4
 8010c66:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8010c68:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c6a:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8010c6c:	901a      	str	r0, [sp, #104]	@ 0x68
 8010c6e:	ea4f 00c9 	mov.w	r0, r9, lsl #3
 8010c72:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
 8010c76:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
 8010c78:	f99d 70b0 	ldrsb.w	r7, [sp, #176]	@ 0xb0
 8010c7c:	f99d 80b4 	ldrsb.w	r8, [sp, #180]	@ 0xb4
 8010c80:	f8dd a0bc 	ldr.w	sl, [sp, #188]	@ 0xbc
 8010c84:	9103      	str	r1, [sp, #12]
 8010c86:	9211      	str	r2, [sp, #68]	@ 0x44
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	f000 83ec 	beq.w	8011466 <forward_lite_dw_3x3_sssa8_ch+0x81e>
 8010c8e:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8010c92:	9301      	str	r3, [sp, #4]
 8010c94:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010c96:	eb00 0309 	add.w	r3, r0, r9
 8010c9a:	4649      	mov	r1, r9
 8010c9c:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8010c9e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8010ca2:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8010ca4:	461c      	mov	r4, r3
 8010ca6:	9312      	str	r3, [sp, #72]	@ 0x48
 8010ca8:	f001 fc7c 	bl	80125a4 <align_factor_ch>
 8010cac:	f06f 0315 	mvn.w	r3, #21
 8010cb0:	fb03 4309 	mla	r3, r3, r9, r4
 8010cb4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010cb6:	f1b9 0f00 	cmp.w	r9, #0
 8010cba:	d017      	beq.n	8010cec <forward_lite_dw_3x3_sssa8_ch+0xa4>
 8010cbc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010cbe:	2501      	movs	r5, #1
 8010cc0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010cc2:	4611      	mov	r1, r2
 8010cc4:	9a01      	ldr	r2, [sp, #4]
 8010cc6:	1f1c      	subs	r4, r3, #4
 8010cc8:	188e      	adds	r6, r1, r2
 8010cca:	f931 3b02 	ldrsh.w	r3, [r1], #2
 8010cce:	1e5a      	subs	r2, r3, #1
 8010cd0:	fa05 f003 	lsl.w	r0, r5, r3
 8010cd4:	fa08 f303 	lsl.w	r3, r8, r3
 8010cd8:	b292      	uxth	r2, r2
 8010cda:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8010cde:	2a14      	cmp	r2, #20
 8010ce0:	f200 83b7 	bhi.w	8011452 <forward_lite_dw_3x3_sssa8_ch+0x80a>
 8010ce4:	428e      	cmp	r6, r1
 8010ce6:	f844 3f04 	str.w	r3, [r4, #4]!
 8010cea:	d1ee      	bne.n	8010cca <forward_lite_dw_3x3_sssa8_ch+0x82>
 8010cec:	9a04      	ldr	r2, [sp, #16]
 8010cee:	f1b9 0f03 	cmp.w	r9, #3
 8010cf2:	9b03      	ldr	r3, [sp, #12]
 8010cf4:	fb09 f202 	mul.w	r2, r9, r2
 8010cf8:	9901      	ldr	r1, [sp, #4]
 8010cfa:	fb09 f303 	mul.w	r3, r9, r3
 8010cfe:	9215      	str	r2, [sp, #84]	@ 0x54
 8010d00:	9a05      	ldr	r2, [sp, #20]
 8010d02:	fb03 f202 	mul.w	r2, r3, r2
 8010d06:	eba3 0301 	sub.w	r3, r3, r1
 8010d0a:	9304      	str	r3, [sp, #16]
 8010d0c:	f1c7 0300 	rsb	r3, r7, #0
 8010d10:	eac3 4403 	pkhbt	r4, r3, r3, lsl #16
 8010d14:	f200 83a3 	bhi.w	801145e <forward_lite_dw_3x3_sssa8_ch+0x816>
 8010d18:	2300      	movs	r3, #0
 8010d1a:	930d      	str	r3, [sp, #52]	@ 0x34
 8010d1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	f000 833f 	beq.w	80113a2 <forward_lite_dw_3x3_sssa8_ch+0x75a>
 8010d24:	f009 0303 	and.w	r3, r9, #3
 8010d28:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8010d2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8010d2c:	2900      	cmp	r1, #0
 8010d2e:	f000 8338 	beq.w	80113a2 <forward_lite_dw_3x3_sssa8_ch+0x75a>
 8010d32:	3b01      	subs	r3, #1
 8010d34:	46a4      	mov	ip, r4
 8010d36:	46d3      	mov	fp, sl
 8010d38:	921b      	str	r2, [sp, #108]	@ 0x6c
 8010d3a:	b29b      	uxth	r3, r3
 8010d3c:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8010d40:	9708      	str	r7, [sp, #32]
 8010d42:	9316      	str	r3, [sp, #88]	@ 0x58
 8010d44:	2300      	movs	r3, #0
 8010d46:	4619      	mov	r1, r3
 8010d48:	46d8      	mov	r8, fp
 8010d4a:	f04f 0e00 	mov.w	lr, #0
 8010d4e:	46e3      	mov	fp, ip
 8010d50:	e9dd 201a 	ldrd	r2, r0, [sp, #104]	@ 0x68
 8010d54:	fb01 2200 	mla	r2, r1, r0, r2
 8010d58:	9207      	str	r2, [sp, #28]
 8010d5a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010d5c:	3201      	adds	r2, #1
 8010d5e:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
 8010d62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	f000 835b 	beq.w	8011420 <forward_lite_dw_3x3_sssa8_ch+0x7d8>
 8010d6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010d6c:	2500      	movs	r5, #0
 8010d6e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8010d70:	3208      	adds	r2, #8
 8010d72:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 8010d76:	f103 0110 	add.w	r1, r3, #16
 8010d7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010d7c:	9201      	str	r2, [sp, #4]
 8010d7e:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8010d80:	3348      	adds	r3, #72	@ 0x48
 8010d82:	9105      	str	r1, [sp, #20]
 8010d84:	f102 0410 	add.w	r4, r2, #16
 8010d88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010d8a:	f102 0010 	add.w	r0, r2, #16
 8010d8e:	f108 0204 	add.w	r2, r8, #4
 8010d92:	9402      	str	r4, [sp, #8]
 8010d94:	9203      	str	r2, [sp, #12]
 8010d96:	f1c8 0200 	rsb	r2, r8, #0
 8010d9a:	4682      	mov	sl, r0
 8010d9c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8010d9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8010da0:	e077      	b.n	8010e92 <forward_lite_dw_3x3_sssa8_ch+0x24a>
 8010da2:	1eaa      	subs	r2, r5, #2
 8010da4:	2101      	movs	r1, #1
 8010da6:	3d01      	subs	r5, #1
 8010da8:	fa01 f202 	lsl.w	r2, r1, r2
 8010dac:	fb57 220c 	smmla	r2, r7, ip, r2
 8010db0:	412a      	asrs	r2, r5
 8010db2:	4432      	add	r2, r6
 8010db4:	f302 0207 	ssat	r2, #8, r2
 8010db8:	b252      	sxtb	r2, r2
 8010dba:	9f03      	ldr	r7, [sp, #12]
 8010dbc:	f807 2c04 	strb.w	r2, [r7, #-4]
 8010dc0:	9a01      	ldr	r2, [sp, #4]
 8010dc2:	f932 5c06 	ldrsh.w	r5, [r2, #-6]
 8010dc6:	2d15      	cmp	r5, #21
 8010dc8:	f340 8159 	ble.w	801107e <forward_lite_dw_3x3_sssa8_ch+0x436>
 8010dcc:	1eae      	subs	r6, r5, #2
 8010dce:	2201      	movs	r2, #1
 8010dd0:	3d01      	subs	r5, #1
 8010dd2:	fa02 f606 	lsl.w	r6, r2, r6
 8010dd6:	9a02      	ldr	r2, [sp, #8]
 8010dd8:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 8010ddc:	fb54 6402 	smmla	r4, r4, r2, r6
 8010de0:	412c      	asrs	r4, r5
 8010de2:	f85a 2c0c 	ldr.w	r2, [sl, #-12]
 8010de6:	4414      	add	r4, r2
 8010de8:	f304 0407 	ssat	r4, #8, r4
 8010dec:	b264      	sxtb	r4, r4
 8010dee:	463a      	mov	r2, r7
 8010df0:	f802 4c03 	strb.w	r4, [r2, #-3]
 8010df4:	9a01      	ldr	r2, [sp, #4]
 8010df6:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 8010dfa:	2d15      	cmp	r5, #21
 8010dfc:	f340 812d 	ble.w	801105a <forward_lite_dw_3x3_sssa8_ch+0x412>
 8010e00:	1eac      	subs	r4, r5, #2
 8010e02:	2201      	movs	r2, #1
 8010e04:	3d01      	subs	r5, #1
 8010e06:	fa02 f404 	lsl.w	r4, r2, r4
 8010e0a:	9a02      	ldr	r2, [sp, #8]
 8010e0c:	f852 2c08 	ldr.w	r2, [r2, #-8]
 8010e10:	fb5e 4e02 	smmla	lr, lr, r2, r4
 8010e14:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8010e18:	fa4e fe05 	asr.w	lr, lr, r5
 8010e1c:	4496      	add	lr, r2
 8010e1e:	f30e 0e07 	ssat	lr, #8, lr
 8010e22:	fa4f fe8e 	sxtb.w	lr, lr
 8010e26:	9a03      	ldr	r2, [sp, #12]
 8010e28:	f802 ec02 	strb.w	lr, [r2, #-2]
 8010e2c:	9a01      	ldr	r2, [sp, #4]
 8010e2e:	f932 5c02 	ldrsh.w	r5, [r2, #-2]
 8010e32:	2d15      	cmp	r5, #21
 8010e34:	f340 80ff 	ble.w	8011036 <forward_lite_dw_3x3_sssa8_ch+0x3ee>
 8010e38:	1eac      	subs	r4, r5, #2
 8010e3a:	2201      	movs	r2, #1
 8010e3c:	3d01      	subs	r5, #1
 8010e3e:	fa02 f404 	lsl.w	r4, r2, r4
 8010e42:	9a02      	ldr	r2, [sp, #8]
 8010e44:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8010e48:	fb58 4802 	smmla	r8, r8, r2, r4
 8010e4c:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8010e50:	fa48 f805 	asr.w	r8, r8, r5
 8010e54:	4490      	add	r8, r2
 8010e56:	f308 0807 	ssat	r8, #8, r8
 8010e5a:	fa4f f888 	sxtb.w	r8, r8
 8010e5e:	9905      	ldr	r1, [sp, #20]
 8010e60:	3348      	adds	r3, #72	@ 0x48
 8010e62:	9a03      	ldr	r2, [sp, #12]
 8010e64:	f10a 0a10 	add.w	sl, sl, #16
 8010e68:	3110      	adds	r1, #16
 8010e6a:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8010e6c:	f802 8c01 	strb.w	r8, [r2, #-1]
 8010e70:	9105      	str	r1, [sp, #20]
 8010e72:	9901      	ldr	r1, [sp, #4]
 8010e74:	3108      	adds	r1, #8
 8010e76:	9101      	str	r1, [sp, #4]
 8010e78:	9902      	ldr	r1, [sp, #8]
 8010e7a:	3110      	adds	r1, #16
 8010e7c:	9102      	str	r1, [sp, #8]
 8010e7e:	4611      	mov	r1, r2
 8010e80:	18a2      	adds	r2, r4, r2
 8010e82:	3104      	adds	r1, #4
 8010e84:	b292      	uxth	r2, r2
 8010e86:	9103      	str	r1, [sp, #12]
 8010e88:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010e8a:	4615      	mov	r5, r2
 8010e8c:	428a      	cmp	r2, r1
 8010e8e:	f080 8144 	bcs.w	801111a <forward_lite_dw_3x3_sssa8_ch+0x4d2>
 8010e92:	9907      	ldr	r1, [sp, #28]
 8010e94:	f853 6c48 	ldr.w	r6, [r3, #-72]
 8010e98:	194a      	adds	r2, r1, r5
 8010e9a:	594d      	ldr	r5, [r1, r5]
 8010e9c:	9905      	ldr	r1, [sp, #20]
 8010e9e:	f852 8000 	ldr.w	r8, [r2, r0]
 8010ea2:	eb02 0c00 	add.w	ip, r2, r0
 8010ea6:	eac5 4408 	pkhbt	r4, r5, r8, lsl #16
 8010eaa:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8010eae:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010eb0:	eac8 4825 	pkhtb	r8, r8, r5, asr #16
 8010eb4:	9306      	str	r3, [sp, #24]
 8010eb6:	f851 5c10 	ldr.w	r5, [r1, #-16]
 8010eba:	fa2b f784 	sxtab16	r7, fp, r4
 8010ebe:	fb26 5707 	smlad	r7, r6, r7, r5
 8010ec2:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
 8010ec6:	f853 5c44 	ldr.w	r5, [r3, #-68]
 8010eca:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 8010ece:	fb25 6404 	smlad	r4, r5, r4, r6
 8010ed2:	f853 5c40 	ldr.w	r5, [r3, #-64]
 8010ed6:	f851 6c08 	ldr.w	r6, [r1, #-8]
 8010eda:	fa2b fe88 	sxtab16	lr, fp, r8
 8010ede:	fb25 6e0e 	smlad	lr, r5, lr, r6
 8010ee2:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
 8010ee6:	f853 5c3c 	ldr.w	r5, [r3, #-60]
 8010eea:	f851 6c04 	ldr.w	r6, [r1, #-4]
 8010eee:	fb25 6608 	smlad	r6, r5, r8, r6
 8010ef2:	9d04      	ldr	r5, [sp, #16]
 8010ef4:	f85c 8000 	ldr.w	r8, [ip, r0]
 8010ef8:	eb02 0c05 	add.w	ip, r2, r5
 8010efc:	f853 1c38 	ldr.w	r1, [r3, #-56]
 8010f00:	5952      	ldr	r2, [r2, r5]
 8010f02:	eac8 4902 	pkhbt	r9, r8, r2, lsl #16
 8010f06:	eac2 4228 	pkhtb	r2, r2, r8, asr #16
 8010f0a:	fa2b f589 	sxtab16	r5, fp, r9
 8010f0e:	eb0c 0800 	add.w	r8, ip, r0
 8010f12:	fb21 7705 	smlad	r7, r1, r5, r7
 8010f16:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
 8010f1a:	f853 5c34 	ldr.w	r5, [r3, #-52]
 8010f1e:	fb25 4509 	smlad	r5, r5, r9, r4
 8010f22:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8010f26:	fa2b f982 	sxtab16	r9, fp, r2
 8010f2a:	fb24 ee09 	smlad	lr, r4, r9, lr
 8010f2e:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 8010f32:	f853 4c2c 	ldr.w	r4, [r3, #-44]
 8010f36:	fb24 6202 	smlad	r2, r4, r2, r6
 8010f3a:	f85c 6000 	ldr.w	r6, [ip, r0]
 8010f3e:	eb08 0c00 	add.w	ip, r8, r0
 8010f42:	f858 4000 	ldr.w	r4, [r8, r0]
 8010f46:	eac6 4904 	pkhbt	r9, r6, r4, lsl #16
 8010f4a:	eac4 4426 	pkhtb	r4, r4, r6, asr #16
 8010f4e:	9e04      	ldr	r6, [sp, #16]
 8010f50:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8010f54:	eb0c 0806 	add.w	r8, ip, r6
 8010f58:	fa2b f689 	sxtab16	r6, fp, r9
 8010f5c:	fb21 7706 	smlad	r7, r1, r6, r7
 8010f60:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
 8010f64:	f853 6c24 	ldr.w	r6, [r3, #-36]
 8010f68:	fb26 5609 	smlad	r6, r6, r9, r5
 8010f6c:	f853 5c20 	ldr.w	r5, [r3, #-32]
 8010f70:	fa2b f984 	sxtab16	r9, fp, r4
 8010f74:	fb25 ee09 	smlad	lr, r5, r9, lr
 8010f78:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
 8010f7c:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 8010f80:	fb25 2404 	smlad	r4, r5, r4, r2
 8010f84:	9d04      	ldr	r5, [sp, #16]
 8010f86:	f858 2000 	ldr.w	r2, [r8, r0]
 8010f8a:	4480      	add	r8, r0
 8010f8c:	f85c 9005 	ldr.w	r9, [ip, r5]
 8010f90:	f853 5c18 	ldr.w	r5, [r3, #-24]
 8010f94:	eac9 4c02 	pkhbt	ip, r9, r2, lsl #16
 8010f98:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8010f9c:	fa2b f98c 	sxtab16	r9, fp, ip
 8010fa0:	fb25 7709 	smlad	r7, r5, r9, r7
 8010fa4:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
 8010fa8:	f853 5c14 	ldr.w	r5, [r3, #-20]
 8010fac:	fb25 6c0c 	smlad	ip, r5, ip, r6
 8010fb0:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8010fb4:	fa2b f682 	sxtab16	r6, fp, r2
 8010fb8:	fb25 e606 	smlad	r6, r5, r6, lr
 8010fbc:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 8010fc0:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8010fc4:	fb25 4202 	smlad	r2, r5, r2, r4
 8010fc8:	f858 5000 	ldr.w	r5, [r8, r0]
 8010fcc:	9908      	ldr	r1, [sp, #32]
 8010fce:	b26c      	sxtb	r4, r5
 8010fd0:	f833 ec08 	ldrh.w	lr, [r3, #-8]
 8010fd4:	f833 8c06 	ldrh.w	r8, [r3, #-6]
 8010fd8:	1a64      	subs	r4, r4, r1
 8010fda:	f833 9c04 	ldrh.w	r9, [r3, #-4]
 8010fde:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 8010fe2:	fb1e 7704 	smlabb	r7, lr, r4, r7
 8010fe6:	f345 2407 	sbfx	r4, r5, #8, #8
 8010fea:	1a64      	subs	r4, r4, r1
 8010fec:	fb18 c404 	smlabb	r4, r8, r4, ip
 8010ff0:	f345 4c07 	sbfx	ip, r5, #16, #8
 8010ff4:	ebc1 6525 	rsb	r5, r1, r5, asr #24
 8010ff8:	ebac 0c01 	sub.w	ip, ip, r1
 8010ffc:	fb19 6e0c 	smlabb	lr, r9, ip, r6
 8011000:	f833 6c02 	ldrh.w	r6, [r3, #-2]
 8011004:	fb16 2805 	smlabb	r8, r6, r5, r2
 8011008:	9a01      	ldr	r2, [sp, #4]
 801100a:	f85a 6c10 	ldr.w	r6, [sl, #-16]
 801100e:	f932 5c08 	ldrsh.w	r5, [r2, #-8]
 8011012:	9209      	str	r2, [sp, #36]	@ 0x24
 8011014:	2d15      	cmp	r5, #21
 8011016:	9a02      	ldr	r2, [sp, #8]
 8011018:	4691      	mov	r9, r2
 801101a:	f852 cc10 	ldr.w	ip, [r2, #-16]
 801101e:	f73f aec0 	bgt.w	8010da2 <forward_lite_dw_3x3_sssa8_ch+0x15a>
 8011022:	2d00      	cmp	r5, #0
 8011024:	dd3b      	ble.n	801109e <forward_lite_dw_3x3_sssa8_ch+0x456>
 8011026:	007a      	lsls	r2, r7, #1
 8011028:	fb52 620c 	smmla	r2, r2, ip, r6
 801102c:	412a      	asrs	r2, r5
 801102e:	f302 0207 	ssat	r2, #8, r2
 8011032:	b252      	sxtb	r2, r2
 8011034:	e6c1      	b.n	8010dba <forward_lite_dw_3x3_sssa8_ch+0x172>
 8011036:	2d00      	cmp	r5, #0
 8011038:	dd3e      	ble.n	80110b8 <forward_lite_dw_3x3_sssa8_ch+0x470>
 801103a:	9a02      	ldr	r2, [sp, #8]
 801103c:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8011040:	f85a 4c04 	ldr.w	r4, [sl, #-4]
 8011044:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8011048:	fb58 4802 	smmla	r8, r8, r2, r4
 801104c:	fa48 f805 	asr.w	r8, r8, r5
 8011050:	f308 0807 	ssat	r8, #8, r8
 8011054:	fa4f f888 	sxtb.w	r8, r8
 8011058:	e701      	b.n	8010e5e <forward_lite_dw_3x3_sssa8_ch+0x216>
 801105a:	2d00      	cmp	r5, #0
 801105c:	dd3f      	ble.n	80110de <forward_lite_dw_3x3_sssa8_ch+0x496>
 801105e:	9a02      	ldr	r2, [sp, #8]
 8011060:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8011064:	f85a 4c08 	ldr.w	r4, [sl, #-8]
 8011068:	f852 2c08 	ldr.w	r2, [r2, #-8]
 801106c:	fb5e 4e02 	smmla	lr, lr, r2, r4
 8011070:	fa4e fe05 	asr.w	lr, lr, r5
 8011074:	f30e 0e07 	ssat	lr, #8, lr
 8011078:	fa4f fe8e 	sxtb.w	lr, lr
 801107c:	e6d3      	b.n	8010e26 <forward_lite_dw_3x3_sssa8_ch+0x1de>
 801107e:	2d00      	cmp	r5, #0
 8011080:	dd40      	ble.n	8011104 <forward_lite_dw_3x3_sssa8_ch+0x4bc>
 8011082:	9a02      	ldr	r2, [sp, #8]
 8011084:	0066      	lsls	r6, r4, #1
 8011086:	f85a 4c0c 	ldr.w	r4, [sl, #-12]
 801108a:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 801108e:	fb56 4402 	smmla	r4, r6, r2, r4
 8011092:	412c      	asrs	r4, r5
 8011094:	f304 0407 	ssat	r4, #8, r4
 8011098:	b264      	sxtb	r4, r4
 801109a:	463a      	mov	r2, r7
 801109c:	e6a8      	b.n	8010df0 <forward_lite_dw_3x3_sssa8_ch+0x1a8>
 801109e:	f1c5 0201 	rsb	r2, r5, #1
 80110a2:	fa07 f202 	lsl.w	r2, r7, r2
 80110a6:	f302 021f 	ssat	r2, #32, r2
 80110aa:	fb52 f21c 	smmulr	r2, r2, ip
 80110ae:	4432      	add	r2, r6
 80110b0:	f302 0207 	ssat	r2, #8, r2
 80110b4:	b252      	sxtb	r2, r2
 80110b6:	e680      	b.n	8010dba <forward_lite_dw_3x3_sssa8_ch+0x172>
 80110b8:	f1c5 0501 	rsb	r5, r5, #1
 80110bc:	fa08 f805 	lsl.w	r8, r8, r5
 80110c0:	f308 081f 	ssat	r8, #32, r8
 80110c4:	9a02      	ldr	r2, [sp, #8]
 80110c6:	f852 2c04 	ldr.w	r2, [r2, #-4]
 80110ca:	fb58 f812 	smmulr	r8, r8, r2
 80110ce:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 80110d2:	4490      	add	r8, r2
 80110d4:	f308 0807 	ssat	r8, #8, r8
 80110d8:	fa4f f888 	sxtb.w	r8, r8
 80110dc:	e6bf      	b.n	8010e5e <forward_lite_dw_3x3_sssa8_ch+0x216>
 80110de:	f1c5 0501 	rsb	r5, r5, #1
 80110e2:	fa0e fe05 	lsl.w	lr, lr, r5
 80110e6:	f30e 0e1f 	ssat	lr, #32, lr
 80110ea:	9a02      	ldr	r2, [sp, #8]
 80110ec:	f852 2c08 	ldr.w	r2, [r2, #-8]
 80110f0:	fb5e fe12 	smmulr	lr, lr, r2
 80110f4:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 80110f8:	4496      	add	lr, r2
 80110fa:	f30e 0e07 	ssat	lr, #8, lr
 80110fe:	fa4f fe8e 	sxtb.w	lr, lr
 8011102:	e690      	b.n	8010e26 <forward_lite_dw_3x3_sssa8_ch+0x1de>
 8011104:	f1c5 0501 	rsb	r5, r5, #1
 8011108:	40ac      	lsls	r4, r5
 801110a:	f304 041f 	ssat	r4, #32, r4
 801110e:	9a02      	ldr	r2, [sp, #8]
 8011110:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 8011114:	fb54 f412 	smmulr	r4, r4, r2
 8011118:	e663      	b.n	8010de2 <forward_lite_dw_3x3_sssa8_ch+0x19a>
 801111a:	f8dd e03c 	ldr.w	lr, [sp, #60]	@ 0x3c
 801111e:	46ca      	mov	sl, r9
 8011120:	46b8      	mov	r8, r7
 8011122:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011124:	2b00      	cmp	r3, #0
 8011126:	f000 8126 	beq.w	8011376 <forward_lite_dw_3x3_sssa8_ch+0x72e>
 801112a:	9b07      	ldr	r3, [sp, #28]
 801112c:	9e08      	ldr	r6, [sp, #32]
 801112e:	189c      	adds	r4, r3, r2
 8011130:	9d06      	ldr	r5, [sp, #24]
 8011132:	5699      	ldrsb	r1, [r3, r2]
 8011134:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011136:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8011138:	1b89      	subs	r1, r1, r6
 801113a:	8828      	ldrh	r0, [r5, #0]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	fb10 3301 	smlabb	r3, r0, r1, r3
 8011142:	57e1      	ldrsb	r1, [r4, r7]
 8011144:	eb04 0047 	add.w	r0, r4, r7, lsl #1
 8011148:	f914 4017 	ldrsb.w	r4, [r4, r7, lsl #1]
 801114c:	1b89      	subs	r1, r1, r6
 801114e:	462f      	mov	r7, r5
 8011150:	886d      	ldrh	r5, [r5, #2]
 8011152:	1ba4      	subs	r4, r4, r6
 8011154:	fb15 3101 	smlabb	r1, r5, r1, r3
 8011158:	9d04      	ldr	r5, [sp, #16]
 801115a:	1943      	adds	r3, r0, r5
 801115c:	5740      	ldrsb	r0, [r0, r5]
 801115e:	88bd      	ldrh	r5, [r7, #4]
 8011160:	1b80      	subs	r0, r0, r6
 8011162:	fb14 1405 	smlabb	r4, r4, r5, r1
 8011166:	88f9      	ldrh	r1, [r7, #6]
 8011168:	463d      	mov	r5, r7
 801116a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 801116c:	fb10 4001 	smlabb	r0, r0, r1, r4
 8011170:	57d9      	ldrsb	r1, [r3, r7]
 8011172:	eb03 0447 	add.w	r4, r3, r7, lsl #1
 8011176:	f913 3017 	ldrsb.w	r3, [r3, r7, lsl #1]
 801117a:	462f      	mov	r7, r5
 801117c:	1b89      	subs	r1, r1, r6
 801117e:	892d      	ldrh	r5, [r5, #8]
 8011180:	1b9b      	subs	r3, r3, r6
 8011182:	fb11 0105 	smlabb	r1, r1, r5, r0
 8011186:	9804      	ldr	r0, [sp, #16]
 8011188:	1825      	adds	r5, r4, r0
 801118a:	5620      	ldrsb	r0, [r4, r0]
 801118c:	897c      	ldrh	r4, [r7, #10]
 801118e:	1b80      	subs	r0, r0, r6
 8011190:	fb13 1304 	smlabb	r3, r3, r4, r1
 8011194:	89b9      	ldrh	r1, [r7, #12]
 8011196:	fb10 3001 	smlabb	r0, r0, r1, r3
 801119a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801119c:	89f9      	ldrh	r1, [r7, #14]
 801119e:	56ec      	ldrsb	r4, [r5, r3]
 80111a0:	f915 3013 	ldrsb.w	r3, [r5, r3, lsl #1]
 80111a4:	1ba4      	subs	r4, r4, r6
 80111a6:	1b9b      	subs	r3, r3, r6
 80111a8:	f8da 6000 	ldr.w	r6, [sl]
 80111ac:	fb14 0101 	smlabb	r1, r4, r1, r0
 80111b0:	8a3c      	ldrh	r4, [r7, #16]
 80111b2:	1c50      	adds	r0, r2, #1
 80111b4:	fb13 1304 	smlabb	r3, r3, r4, r1
 80111b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80111ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80111bc:	b280      	uxth	r0, r0
 80111be:	f9b1 1000 	ldrsh.w	r1, [r1]
 80111c2:	6825      	ldr	r5, [r4, #0]
 80111c4:	2915      	cmp	r1, #21
 80111c6:	f300 80ef 	bgt.w	80113a8 <forward_lite_dw_3x3_sssa8_ch+0x760>
 80111ca:	2900      	cmp	r1, #0
 80111cc:	f340 8110 	ble.w	80113f0 <forward_lite_dw_3x3_sssa8_ch+0x7a8>
 80111d0:	005b      	lsls	r3, r3, #1
 80111d2:	fb53 5306 	smmla	r3, r3, r6, r5
 80111d6:	410b      	asrs	r3, r1
 80111d8:	f303 0307 	ssat	r3, #8, r3
 80111dc:	b25b      	sxtb	r3, r3
 80111de:	f888 3000 	strb.w	r3, [r8]
 80111e2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	f000 80c4 	beq.w	8011372 <forward_lite_dw_3x3_sssa8_ch+0x72a>
 80111ea:	9b07      	ldr	r3, [sp, #28]
 80111ec:	9e08      	ldr	r6, [sp, #32]
 80111ee:	9f06      	ldr	r7, [sp, #24]
 80111f0:	181c      	adds	r4, r3, r0
 80111f2:	5619      	ldrsb	r1, [r3, r0]
 80111f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80111f6:	8a78      	ldrh	r0, [r7, #18]
 80111f8:	1b89      	subs	r1, r1, r6
 80111fa:	685b      	ldr	r3, [r3, #4]
 80111fc:	fb11 3100 	smlabb	r1, r1, r0, r3
 8011200:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8011202:	5623      	ldrsb	r3, [r4, r0]
 8011204:	eb04 0540 	add.w	r5, r4, r0, lsl #1
 8011208:	f914 0010 	ldrsb.w	r0, [r4, r0, lsl #1]
 801120c:	1b9b      	subs	r3, r3, r6
 801120e:	8abc      	ldrh	r4, [r7, #20]
 8011210:	1b80      	subs	r0, r0, r6
 8011212:	fb13 1304 	smlabb	r3, r3, r4, r1
 8011216:	9904      	ldr	r1, [sp, #16]
 8011218:	186c      	adds	r4, r5, r1
 801121a:	5669      	ldrsb	r1, [r5, r1]
 801121c:	8afd      	ldrh	r5, [r7, #22]
 801121e:	1b89      	subs	r1, r1, r6
 8011220:	fb10 3005 	smlabb	r0, r0, r5, r3
 8011224:	8b3b      	ldrh	r3, [r7, #24]
 8011226:	fb11 0103 	smlabb	r1, r1, r3, r0
 801122a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 801122c:	5623      	ldrsb	r3, [r4, r0]
 801122e:	eb04 0540 	add.w	r5, r4, r0, lsl #1
 8011232:	f914 0010 	ldrsb.w	r0, [r4, r0, lsl #1]
 8011236:	1b9b      	subs	r3, r3, r6
 8011238:	8b7c      	ldrh	r4, [r7, #26]
 801123a:	1b80      	subs	r0, r0, r6
 801123c:	fb13 1304 	smlabb	r3, r3, r4, r1
 8011240:	9904      	ldr	r1, [sp, #16]
 8011242:	186c      	adds	r4, r5, r1
 8011244:	5669      	ldrsb	r1, [r5, r1]
 8011246:	8bbd      	ldrh	r5, [r7, #28]
 8011248:	1b89      	subs	r1, r1, r6
 801124a:	fb10 3305 	smlabb	r3, r0, r5, r3
 801124e:	8bf8      	ldrh	r0, [r7, #30]
 8011250:	fb11 3000 	smlabb	r0, r1, r0, r3
 8011254:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011256:	56e1      	ldrsb	r1, [r4, r3]
 8011258:	f914 3013 	ldrsb.w	r3, [r4, r3, lsl #1]
 801125c:	1b89      	subs	r1, r1, r6
 801125e:	8c3c      	ldrh	r4, [r7, #32]
 8011260:	1b9b      	subs	r3, r3, r6
 8011262:	fb11 0104 	smlabb	r1, r1, r4, r0
 8011266:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8011268:	f8da 4004 	ldr.w	r4, [sl, #4]
 801126c:	fb13 1300 	smlabb	r3, r3, r0, r1
 8011270:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011272:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011274:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8011278:	6840      	ldr	r0, [r0, #4]
 801127a:	2915      	cmp	r1, #21
 801127c:	f300 80a1 	bgt.w	80113c2 <forward_lite_dw_3x3_sssa8_ch+0x77a>
 8011280:	2900      	cmp	r1, #0
 8011282:	f340 80c1 	ble.w	8011408 <forward_lite_dw_3x3_sssa8_ch+0x7c0>
 8011286:	005b      	lsls	r3, r3, #1
 8011288:	fb53 0304 	smmla	r3, r3, r4, r0
 801128c:	410b      	asrs	r3, r1
 801128e:	f303 0307 	ssat	r3, #8, r3
 8011292:	b25b      	sxtb	r3, r3
 8011294:	f888 3001 	strb.w	r3, [r8, #1]
 8011298:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801129a:	2b02      	cmp	r3, #2
 801129c:	d069      	beq.n	8011372 <forward_lite_dw_3x3_sssa8_ch+0x72a>
 801129e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80112a0:	3202      	adds	r2, #2
 80112a2:	9e07      	ldr	r6, [sp, #28]
 80112a4:	b292      	uxth	r2, r2
 80112a6:	6887      	ldr	r7, [r0, #8]
 80112a8:	9806      	ldr	r0, [sp, #24]
 80112aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80112ac:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
 80112ae:	8cc5      	ldrh	r5, [r0, #38]	@ 0x26
 80112b0:	18b0      	adds	r0, r6, r2
 80112b2:	56b2      	ldrsb	r2, [r6, r2]
 80112b4:	9e08      	ldr	r6, [sp, #32]
 80112b6:	689b      	ldr	r3, [r3, #8]
 80112b8:	1b92      	subs	r2, r2, r6
 80112ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80112bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80112be:	fb14 3202 	smlabb	r2, r4, r2, r3
 80112c2:	9c08      	ldr	r4, [sp, #32]
 80112c4:	5783      	ldrsb	r3, [r0, r6]
 80112c6:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 80112ca:	1b1b      	subs	r3, r3, r4
 80112cc:	f8da c008 	ldr.w	ip, [sl, #8]
 80112d0:	2915      	cmp	r1, #21
 80112d2:	fb15 2303 	smlabb	r3, r5, r3, r2
 80112d6:	f910 5016 	ldrsb.w	r5, [r0, r6, lsl #1]
 80112da:	eb00 0246 	add.w	r2, r0, r6, lsl #1
 80112de:	4626      	mov	r6, r4
 80112e0:	eba5 0504 	sub.w	r5, r5, r4
 80112e4:	9c04      	ldr	r4, [sp, #16]
 80112e6:	eb02 0004 	add.w	r0, r2, r4
 80112ea:	5714      	ldrsb	r4, [r2, r4]
 80112ec:	eba4 0406 	sub.w	r4, r4, r6
 80112f0:	9e06      	ldr	r6, [sp, #24]
 80112f2:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 80112f4:	fb12 3205 	smlabb	r2, r2, r5, r3
 80112f8:	8d73      	ldrh	r3, [r6, #42]	@ 0x2a
 80112fa:	9e08      	ldr	r6, [sp, #32]
 80112fc:	fb13 2304 	smlabb	r3, r3, r4, r2
 8011300:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8011302:	5705      	ldrsb	r5, [r0, r4]
 8011304:	eb00 0244 	add.w	r2, r0, r4, lsl #1
 8011308:	f910 4014 	ldrsb.w	r4, [r0, r4, lsl #1]
 801130c:	9806      	ldr	r0, [sp, #24]
 801130e:	eba5 0506 	sub.w	r5, r5, r6
 8011312:	eba4 0406 	sub.w	r4, r4, r6
 8011316:	8d80      	ldrh	r0, [r0, #44]	@ 0x2c
 8011318:	fb10 3005 	smlabb	r0, r0, r5, r3
 801131c:	9b04      	ldr	r3, [sp, #16]
 801131e:	eb02 0503 	add.w	r5, r2, r3
 8011322:	56d2      	ldrsb	r2, [r2, r3]
 8011324:	eba2 0206 	sub.w	r2, r2, r6
 8011328:	9e06      	ldr	r6, [sp, #24]
 801132a:	8df3      	ldrh	r3, [r6, #46]	@ 0x2e
 801132c:	fb13 0304 	smlabb	r3, r3, r4, r0
 8011330:	8e30      	ldrh	r0, [r6, #48]	@ 0x30
 8011332:	fb10 3002 	smlabb	r0, r0, r2, r3
 8011336:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011338:	9b08      	ldr	r3, [sp, #32]
 801133a:	56ac      	ldrsb	r4, [r5, r2]
 801133c:	f915 2012 	ldrsb.w	r2, [r5, r2, lsl #1]
 8011340:	eba4 0403 	sub.w	r4, r4, r3
 8011344:	eba2 0203 	sub.w	r2, r2, r3
 8011348:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 801134a:	fb13 0304 	smlabb	r3, r3, r4, r0
 801134e:	8eb0      	ldrh	r0, [r6, #52]	@ 0x34
 8011350:	fb10 3002 	smlabb	r0, r0, r2, r3
 8011354:	dd42      	ble.n	80113dc <forward_lite_dw_3x3_sssa8_ch+0x794>
 8011356:	1e8b      	subs	r3, r1, #2
 8011358:	2201      	movs	r2, #1
 801135a:	3901      	subs	r1, #1
 801135c:	fa02 f303 	lsl.w	r3, r2, r3
 8011360:	fb50 330c 	smmla	r3, r0, ip, r3
 8011364:	410b      	asrs	r3, r1
 8011366:	443b      	add	r3, r7
 8011368:	f303 0307 	ssat	r3, #8, r3
 801136c:	b25b      	sxtb	r3, r3
 801136e:	f888 3002 	strb.w	r3, [r8, #2]
 8011372:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011374:	4498      	add	r8, r3
 8011376:	f10e 0301 	add.w	r3, lr, #1
 801137a:	9a07      	ldr	r2, [sp, #28]
 801137c:	9915      	ldr	r1, [sp, #84]	@ 0x54
 801137e:	fa0f fe83 	sxth.w	lr, r3
 8011382:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011384:	440a      	add	r2, r1
 8011386:	459e      	cmp	lr, r3
 8011388:	9207      	str	r2, [sp, #28]
 801138a:	f6ff acea 	blt.w	8010d62 <forward_lite_dw_3x3_sssa8_ch+0x11a>
 801138e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011390:	46dc      	mov	ip, fp
 8011392:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011394:	46c3      	mov	fp, r8
 8011396:	3301      	adds	r3, #1
 8011398:	b21b      	sxth	r3, r3
 801139a:	429a      	cmp	r2, r3
 801139c:	4619      	mov	r1, r3
 801139e:	f73f acd3 	bgt.w	8010d48 <forward_lite_dw_3x3_sssa8_ch+0x100>
 80113a2:	b01f      	add	sp, #124	@ 0x7c
 80113a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113a8:	1e8c      	subs	r4, r1, #2
 80113aa:	2701      	movs	r7, #1
 80113ac:	3901      	subs	r1, #1
 80113ae:	fa07 f404 	lsl.w	r4, r7, r4
 80113b2:	fb53 4306 	smmla	r3, r3, r6, r4
 80113b6:	410b      	asrs	r3, r1
 80113b8:	442b      	add	r3, r5
 80113ba:	f303 0307 	ssat	r3, #8, r3
 80113be:	b25b      	sxtb	r3, r3
 80113c0:	e70d      	b.n	80111de <forward_lite_dw_3x3_sssa8_ch+0x596>
 80113c2:	1e8d      	subs	r5, r1, #2
 80113c4:	2601      	movs	r6, #1
 80113c6:	3901      	subs	r1, #1
 80113c8:	fa06 f505 	lsl.w	r5, r6, r5
 80113cc:	fb53 5304 	smmla	r3, r3, r4, r5
 80113d0:	410b      	asrs	r3, r1
 80113d2:	4403      	add	r3, r0
 80113d4:	f303 0307 	ssat	r3, #8, r3
 80113d8:	b25b      	sxtb	r3, r3
 80113da:	e75b      	b.n	8011294 <forward_lite_dw_3x3_sssa8_ch+0x64c>
 80113dc:	2900      	cmp	r1, #0
 80113de:	dd2b      	ble.n	8011438 <forward_lite_dw_3x3_sssa8_ch+0x7f0>
 80113e0:	0043      	lsls	r3, r0, #1
 80113e2:	fb53 730c 	smmla	r3, r3, ip, r7
 80113e6:	410b      	asrs	r3, r1
 80113e8:	f303 0307 	ssat	r3, #8, r3
 80113ec:	b25b      	sxtb	r3, r3
 80113ee:	e7be      	b.n	801136e <forward_lite_dw_3x3_sssa8_ch+0x726>
 80113f0:	f1c1 0101 	rsb	r1, r1, #1
 80113f4:	408b      	lsls	r3, r1
 80113f6:	f303 031f 	ssat	r3, #32, r3
 80113fa:	fb53 f316 	smmulr	r3, r3, r6
 80113fe:	442b      	add	r3, r5
 8011400:	f303 0307 	ssat	r3, #8, r3
 8011404:	b25b      	sxtb	r3, r3
 8011406:	e6ea      	b.n	80111de <forward_lite_dw_3x3_sssa8_ch+0x596>
 8011408:	f1c1 0101 	rsb	r1, r1, #1
 801140c:	408b      	lsls	r3, r1
 801140e:	f303 031f 	ssat	r3, #32, r3
 8011412:	fb53 f314 	smmulr	r3, r3, r4
 8011416:	4403      	add	r3, r0
 8011418:	f303 0307 	ssat	r3, #8, r3
 801141c:	b25b      	sxtb	r3, r3
 801141e:	e739      	b.n	8011294 <forward_lite_dw_3x3_sssa8_ch+0x64c>
 8011420:	461a      	mov	r2, r3
 8011422:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8011424:	f8dd a0d0 	ldr.w	sl, [sp, #208]	@ 0xd0
 8011428:	930b      	str	r3, [sp, #44]	@ 0x2c
 801142a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801142c:	930a      	str	r3, [sp, #40]	@ 0x28
 801142e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011430:	9306      	str	r3, [sp, #24]
 8011432:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011434:	9309      	str	r3, [sp, #36]	@ 0x24
 8011436:	e674      	b.n	8011122 <forward_lite_dw_3x3_sssa8_ch+0x4da>
 8011438:	f1c1 0301 	rsb	r3, r1, #1
 801143c:	fa00 f303 	lsl.w	r3, r0, r3
 8011440:	f303 031f 	ssat	r3, #32, r3
 8011444:	fb53 f31c 	smmulr	r3, r3, ip
 8011448:	443b      	add	r3, r7
 801144a:	f303 0307 	ssat	r3, #8, r3
 801144e:	b25b      	sxtb	r3, r3
 8011450:	e78d      	b.n	801136e <forward_lite_dw_3x3_sssa8_ch+0x726>
 8011452:	428e      	cmp	r6, r1
 8011454:	f844 8f04 	str.w	r8, [r4, #4]!
 8011458:	f47f ac37 	bne.w	8010cca <forward_lite_dw_3x3_sssa8_ch+0x82>
 801145c:	e446      	b.n	8010cec <forward_lite_dw_3x3_sssa8_ch+0xa4>
 801145e:	f1a9 0303 	sub.w	r3, r9, #3
 8011462:	930d      	str	r3, [sp, #52]	@ 0x34
 8011464:	e45a      	b.n	8010d1c <forward_lite_dw_3x3_sssa8_ch+0xd4>
 8011466:	ea5f 0499 	movs.w	r4, r9, lsr #2
 801146a:	f000 8150 	beq.w	801170e <forward_lite_dw_3x3_sssa8_ch+0xac6>
 801146e:	1e63      	subs	r3, r4, #1
 8011470:	1d2a      	adds	r2, r5, #4
 8011472:	eb09 0689 	add.w	r6, r9, r9, lsl #2
 8011476:	4629      	mov	r1, r5
 8011478:	b29b      	uxth	r3, r3
 801147a:	9528      	str	r5, [sp, #160]	@ 0xa0
 801147c:	9602      	str	r6, [sp, #8]
 801147e:	eb09 0e49 	add.w	lr, r9, r9, lsl #1
 8011482:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 8011486:	eba0 0609 	sub.w	r6, r0, r9
 801148a:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801148e:	eb05 0309 	add.w	r3, r5, r9
 8011492:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 8011496:	9708      	str	r7, [sp, #32]
 8011498:	9201      	str	r2, [sp, #4]
 801149a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801149c:	e9cd 4906 	strd	r4, r9, [sp, #24]
 80114a0:	4615      	mov	r5, r2
 80114a2:	9c01      	ldr	r4, [sp, #4]
 80114a4:	951d      	str	r5, [sp, #116]	@ 0x74
 80114a6:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80114a8:	f8d1 9000 	ldr.w	r9, [r1]
 80114ac:	681a      	ldr	r2, [r3, #0]
 80114ae:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 80114b2:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 80114b6:	f107 0904 	add.w	r9, r7, #4
 80114ba:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 80114be:	fa2f f985 	sxtb16	r9, r5
 80114c2:	f8c7 9000 	str.w	r9, [r7]
 80114c6:	fa2f f595 	sxtb16	r5, r5, ror #8
 80114ca:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80114cc:	603d      	str	r5, [r7, #0]
 80114ce:	3704      	adds	r7, #4
 80114d0:	971d      	str	r7, [sp, #116]	@ 0x74
 80114d2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80114d4:	fa2f f782 	sxtb16	r7, r2
 80114d8:	3504      	adds	r5, #4
 80114da:	f845 7c04 	str.w	r7, [r5, #-4]
 80114de:	951d      	str	r5, [sp, #116]	@ 0x74
 80114e0:	fa2f f292 	sxtb16	r2, r2, ror #8
 80114e4:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80114e6:	602a      	str	r2, [r5, #0]
 80114e8:	3504      	adds	r5, #4
 80114ea:	f854 9001 	ldr.w	r9, [r4, r1]
 80114ee:	951d      	str	r5, [sp, #116]	@ 0x74
 80114f0:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80114f2:	58e2      	ldr	r2, [r4, r3]
 80114f4:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 80114f8:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 80114fc:	f107 0904 	add.w	r9, r7, #4
 8011500:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8011504:	fa2f f985 	sxtb16	r9, r5
 8011508:	f8c7 9000 	str.w	r9, [r7]
 801150c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8011510:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8011512:	603d      	str	r5, [r7, #0]
 8011514:	3704      	adds	r7, #4
 8011516:	971d      	str	r7, [sp, #116]	@ 0x74
 8011518:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 801151a:	fa2f f782 	sxtb16	r7, r2
 801151e:	3504      	adds	r5, #4
 8011520:	f845 7c04 	str.w	r7, [r5, #-4]
 8011524:	951d      	str	r5, [sp, #116]	@ 0x74
 8011526:	fa2f f292 	sxtb16	r2, r2, ror #8
 801152a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 801152c:	602a      	str	r2, [r5, #0]
 801152e:	3504      	adds	r5, #4
 8011530:	f85e 9003 	ldr.w	r9, [lr, r3]
 8011534:	951d      	str	r5, [sp, #116]	@ 0x74
 8011536:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8011538:	f85b 2003 	ldr.w	r2, [fp, r3]
 801153c:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 8011540:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8011544:	f107 0904 	add.w	r9, r7, #4
 8011548:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 801154c:	fa2f f985 	sxtb16	r9, r5
 8011550:	f8c7 9000 	str.w	r9, [r7]
 8011554:	fa2f f595 	sxtb16	r5, r5, ror #8
 8011558:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 801155a:	603d      	str	r5, [r7, #0]
 801155c:	3704      	adds	r7, #4
 801155e:	971d      	str	r7, [sp, #116]	@ 0x74
 8011560:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8011562:	fa2f f782 	sxtb16	r7, r2
 8011566:	3504      	adds	r5, #4
 8011568:	f845 7c04 	str.w	r7, [r5, #-4]
 801156c:	951d      	str	r5, [sp, #116]	@ 0x74
 801156e:	fa2f f292 	sxtb16	r2, r2, ror #8
 8011572:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8011574:	602a      	str	r2, [r5, #0]
 8011576:	3504      	adds	r5, #4
 8011578:	9a02      	ldr	r2, [sp, #8]
 801157a:	951d      	str	r5, [sp, #116]	@ 0x74
 801157c:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 801157e:	f852 9003 	ldr.w	r9, [r2, r3]
 8011582:	5872      	ldr	r2, [r6, r1]
 8011584:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 8011588:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 801158c:	f107 0904 	add.w	r9, r7, #4
 8011590:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8011594:	fa2f f985 	sxtb16	r9, r5
 8011598:	f8c7 9000 	str.w	r9, [r7]
 801159c:	fa2f f595 	sxtb16	r5, r5, ror #8
 80115a0:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80115a2:	603d      	str	r5, [r7, #0]
 80115a4:	3704      	adds	r7, #4
 80115a6:	971d      	str	r7, [sp, #116]	@ 0x74
 80115a8:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80115aa:	fa2f f782 	sxtb16	r7, r2
 80115ae:	3504      	adds	r5, #4
 80115b0:	f845 7c04 	str.w	r7, [r5, #-4]
 80115b4:	951d      	str	r5, [sp, #116]	@ 0x74
 80115b6:	fa2f f292 	sxtb16	r2, r2, ror #8
 80115ba:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80115bc:	602a      	str	r2, [r5, #0]
 80115be:	3504      	adds	r5, #4
 80115c0:	58f2      	ldr	r2, [r6, r3]
 80115c2:	951d      	str	r5, [sp, #116]	@ 0x74
 80115c4:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80115c6:	eac2 2702 	pkhbt	r7, r2, r2, lsl #8
 80115ca:	fa2f f787 	sxtb16	r7, r7
 80115ce:	802f      	strh	r7, [r5, #0]
 80115d0:	0c3f      	lsrs	r7, r7, #16
 80115d2:	eac2 6222 	pkhtb	r2, r2, r2, asr #24
 80115d6:	806f      	strh	r7, [r5, #2]
 80115d8:	fa2f f2a2 	sxtb16	r2, r2, ror #16
 80115dc:	3104      	adds	r1, #4
 80115de:	80aa      	strh	r2, [r5, #4]
 80115e0:	0c12      	lsrs	r2, r2, #16
 80115e2:	3508      	adds	r5, #8
 80115e4:	458c      	cmp	ip, r1
 80115e6:	f103 0304 	add.w	r3, r3, #4
 80115ea:	f825 2c02 	strh.w	r2, [r5, #-2]
 80115ee:	f47f af59 	bne.w	80114a4 <forward_lite_dw_3x3_sssa8_ch+0x85c>
 80115f2:	9c06      	ldr	r4, [sp, #24]
 80115f4:	462a      	mov	r2, r5
 80115f6:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80115fa:	00a3      	lsls	r3, r4, #2
 80115fc:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
 80115fe:	9f08      	ldr	r7, [sp, #32]
 8011600:	b29c      	uxth	r4, r3
 8011602:	f019 0c03 	ands.w	ip, r9, #3
 8011606:	f43f ab45 	beq.w	8010c94 <forward_lite_dw_3x3_sssa8_ch+0x4c>
 801160a:	572b      	ldrsb	r3, [r5, r4]
 801160c:	1c61      	adds	r1, r4, #1
 801160e:	f1bc 0f01 	cmp.w	ip, #1
 8011612:	8013      	strh	r3, [r2, #0]
 8011614:	eb05 0304 	add.w	r3, r5, r4
 8011618:	b28e      	uxth	r6, r1
 801161a:	f913 1009 	ldrsb.w	r1, [r3, r9]
 801161e:	8051      	strh	r1, [r2, #2]
 8011620:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8011624:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8011628:	8093      	strh	r3, [r2, #4]
 801162a:	f911 3009 	ldrsb.w	r3, [r1, r9]
 801162e:	80d3      	strh	r3, [r2, #6]
 8011630:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 8011634:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 8011638:	8111      	strh	r1, [r2, #8]
 801163a:	f913 1009 	ldrsb.w	r1, [r3, r9]
 801163e:	8151      	strh	r1, [r2, #10]
 8011640:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8011644:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8011648:	8193      	strh	r3, [r2, #12]
 801164a:	f911 3009 	ldrsb.w	r3, [r1, r9]
 801164e:	81d3      	strh	r3, [r2, #14]
 8011650:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 8011654:	8213      	strh	r3, [r2, #16]
 8011656:	d047      	beq.n	80116e8 <forward_lite_dw_3x3_sssa8_ch+0xaa0>
 8011658:	57ab      	ldrsb	r3, [r5, r6]
 801165a:	f1bc 0f02 	cmp.w	ip, #2
 801165e:	8253      	strh	r3, [r2, #18]
 8011660:	eb05 0306 	add.w	r3, r5, r6
 8011664:	f913 1009 	ldrsb.w	r1, [r3, r9]
 8011668:	8291      	strh	r1, [r2, #20]
 801166a:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 801166e:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8011672:	82d3      	strh	r3, [r2, #22]
 8011674:	f911 3009 	ldrsb.w	r3, [r1, r9]
 8011678:	8313      	strh	r3, [r2, #24]
 801167a:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 801167e:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 8011682:	8351      	strh	r1, [r2, #26]
 8011684:	f913 1009 	ldrsb.w	r1, [r3, r9]
 8011688:	8391      	strh	r1, [r2, #28]
 801168a:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 801168e:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8011692:	83d3      	strh	r3, [r2, #30]
 8011694:	f911 3009 	ldrsb.w	r3, [r1, r9]
 8011698:	8413      	strh	r3, [r2, #32]
 801169a:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 801169e:	8453      	strh	r3, [r2, #34]	@ 0x22
 80116a0:	d022      	beq.n	80116e8 <forward_lite_dw_3x3_sssa8_ch+0xaa0>
 80116a2:	1ca3      	adds	r3, r4, #2
 80116a4:	b29b      	uxth	r3, r3
 80116a6:	56e9      	ldrsb	r1, [r5, r3]
 80116a8:	442b      	add	r3, r5
 80116aa:	8491      	strh	r1, [r2, #36]	@ 0x24
 80116ac:	f913 1009 	ldrsb.w	r1, [r3, r9]
 80116b0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80116b2:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 80116b6:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 80116ba:	8513      	strh	r3, [r2, #40]	@ 0x28
 80116bc:	f911 3009 	ldrsb.w	r3, [r1, r9]
 80116c0:	8553      	strh	r3, [r2, #42]	@ 0x2a
 80116c2:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 80116c6:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 80116ca:	8591      	strh	r1, [r2, #44]	@ 0x2c
 80116cc:	f913 1009 	ldrsb.w	r1, [r3, r9]
 80116d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80116d2:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 80116d6:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 80116da:	8613      	strh	r3, [r2, #48]	@ 0x30
 80116dc:	f911 3009 	ldrsb.w	r3, [r1, r9]
 80116e0:	8653      	strh	r3, [r2, #50]	@ 0x32
 80116e2:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 80116e6:	8693      	strh	r3, [r2, #52]	@ 0x34
 80116e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80116ea:	eb00 0309 	add.w	r3, r0, r9
 80116ee:	4649      	mov	r1, r9
 80116f0:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 80116f2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80116f6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80116f8:	461c      	mov	r4, r3
 80116fa:	9312      	str	r3, [sp, #72]	@ 0x48
 80116fc:	f000 ff52 	bl	80125a4 <align_factor_ch>
 8011700:	f06f 0315 	mvn.w	r3, #21
 8011704:	fb03 4309 	mla	r3, r3, r9, r4
 8011708:	9313      	str	r3, [sp, #76]	@ 0x4c
 801170a:	f7ff bad7 	b.w	8010cbc <forward_lite_dw_3x3_sssa8_ch+0x74>
 801170e:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8011712:	9301      	str	r3, [sp, #4]
 8011714:	e775      	b.n	8011602 <forward_lite_dw_3x3_sssa8_ch+0x9ba>
 8011716:	bf00      	nop

08011718 <forward_lite_pw_sssa8_ch>:
 8011718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801171c:	ed2d 8b02 	vpush	{d8}
 8011720:	b09d      	sub	sp, #116	@ 0x74
 8011722:	4616      	mov	r6, r2
 8011724:	460c      	mov	r4, r1
 8011726:	eeb0 8a40 	vmov.f32	s16, s0
 801172a:	f8bd 50ac 	ldrh.w	r5, [sp, #172]	@ 0xac
 801172e:	eef0 8a60 	vmov.f32	s17, s1
 8011732:	9216      	str	r2, [sp, #88]	@ 0x58
 8011734:	461a      	mov	r2, r3
 8011736:	9510      	str	r5, [sp, #64]	@ 0x40
 8011738:	4603      	mov	r3, r0
 801173a:	f99d 50b4 	ldrsb.w	r5, [sp, #180]	@ 0xb4
 801173e:	2a02      	cmp	r2, #2
 8011740:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	@ 0xa0
 8011744:	46a1      	mov	r9, r4
 8011746:	9514      	str	r5, [sp, #80]	@ 0x50
 8011748:	f89d 50c0 	ldrb.w	r5, [sp, #192]	@ 0xc0
 801174c:	f8bd b0a4 	ldrh.w	fp, [sp, #164]	@ 0xa4
 8011750:	9511      	str	r5, [sp, #68]	@ 0x44
 8011752:	f8bd 50c8 	ldrh.w	r5, [sp, #200]	@ 0xc8
 8011756:	f99d 70b8 	ldrsb.w	r7, [sp, #184]	@ 0xb8
 801175a:	f8dd 80c4 	ldr.w	r8, [sp, #196]	@ 0xc4
 801175e:	9519      	str	r5, [sp, #100]	@ 0x64
 8011760:	9612      	str	r6, [sp, #72]	@ 0x48
 8011762:	f040 808d 	bne.w	8011880 <forward_lite_pw_sssa8_ch+0x168>
 8011766:	2902      	cmp	r1, #2
 8011768:	f040 808a 	bne.w	8011880 <forward_lite_pw_sssa8_ch+0x168>
 801176c:	2e00      	cmp	r6, #0
 801176e:	f000 81bb 	beq.w	8011ae8 <forward_lite_pw_sssa8_ch+0x3d0>
 8011772:	1e62      	subs	r2, r4, #1
 8011774:	ea4f 099b 	mov.w	r9, fp, lsr #2
 8011778:	2100      	movs	r1, #0
 801177a:	f00b 0603 	and.w	r6, fp, #3
 801177e:	0852      	lsrs	r2, r2, #1
 8011780:	f029 0e01 	bic.w	lr, r9, #1
 8011784:	4688      	mov	r8, r1
 8011786:	f109 3aff 	add.w	sl, r9, #4294967295
 801178a:	fb0b f202 	mul.w	r2, fp, r2
 801178e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8011792:	ea4f 0589 	mov.w	r5, r9, lsl #2
 8011796:	469c      	mov	ip, r3
 8011798:	9218      	str	r2, [sp, #96]	@ 0x60
 801179a:	fb04 f20b 	mul.w	r2, r4, fp
 801179e:	0052      	lsls	r2, r2, #1
 80117a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80117a2:	ea4f 0259 	mov.w	r2, r9, lsr #1
 80117a6:	00d2      	lsls	r2, r2, #3
 80117a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80117aa:	f009 0201 	and.w	r2, r9, #1
 80117ae:	920f      	str	r2, [sp, #60]	@ 0x3c
 80117b0:	460a      	mov	r2, r1
 80117b2:	4619      	mov	r1, r3
 80117b4:	e9cd 371a 	strd	r3, r7, [sp, #104]	@ 0x68
 80117b8:	b3f4      	cbz	r4, 8011838 <forward_lite_pw_sssa8_ch+0x120>
 80117ba:	f8cd 8054 	str.w	r8, [sp, #84]	@ 0x54
 80117be:	460b      	mov	r3, r1
 80117c0:	46a0      	mov	r8, r4
 80117c2:	2700      	movs	r7, #0
 80117c4:	464c      	mov	r4, r9
 80117c6:	46d1      	mov	r9, sl
 80117c8:	e9cd 1212 	strd	r1, r2, [sp, #72]	@ 0x48
 80117cc:	b18c      	cbz	r4, 80117f2 <forward_lite_pw_sssa8_ch+0xda>
 80117ce:	f1b9 0f06 	cmp.w	r9, #6
 80117d2:	d904      	bls.n	80117de <forward_lite_pw_sssa8_ch+0xc6>
 80117d4:	43da      	mvns	r2, r3
 80117d6:	4462      	add	r2, ip
 80117d8:	2a06      	cmp	r2, #6
 80117da:	f200 8142 	bhi.w	8011a62 <forward_lite_pw_sssa8_ch+0x34a>
 80117de:	1959      	adds	r1, r3, r5
 80117e0:	4662      	mov	r2, ip
 80117e2:	f853 0b04 	ldr.w	r0, [r3], #4
 80117e6:	4299      	cmp	r1, r3
 80117e8:	f842 0b04 	str.w	r0, [r2], #4
 80117ec:	d1f9      	bne.n	80117e2 <forward_lite_pw_sssa8_ch+0xca>
 80117ee:	460b      	mov	r3, r1
 80117f0:	44ac      	add	ip, r5
 80117f2:	b18e      	cbz	r6, 8011818 <forward_lite_pw_sssa8_ch+0x100>
 80117f4:	f993 2000 	ldrsb.w	r2, [r3]
 80117f8:	2e01      	cmp	r6, #1
 80117fa:	f88c 2000 	strb.w	r2, [ip]
 80117fe:	d009      	beq.n	8011814 <forward_lite_pw_sssa8_ch+0xfc>
 8011800:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8011804:	2e03      	cmp	r6, #3
 8011806:	f88c 2001 	strb.w	r2, [ip, #1]
 801180a:	d103      	bne.n	8011814 <forward_lite_pw_sssa8_ch+0xfc>
 801180c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8011810:	f88c 2002 	strb.w	r2, [ip, #2]
 8011814:	4433      	add	r3, r6
 8011816:	44b4      	add	ip, r6
 8011818:	3702      	adds	r7, #2
 801181a:	445b      	add	r3, fp
 801181c:	4547      	cmp	r7, r8
 801181e:	dbd5      	blt.n	80117cc <forward_lite_pw_sssa8_ch+0xb4>
 8011820:	46ca      	mov	sl, r9
 8011822:	46a1      	mov	r9, r4
 8011824:	4644      	mov	r4, r8
 8011826:	f8dd 8054 	ldr.w	r8, [sp, #84]	@ 0x54
 801182a:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801182c:	eb08 030b 	add.w	r3, r8, fp
 8011830:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8011834:	eb00 0803 	add.w	r8, r0, r3
 8011838:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801183a:	3202      	adds	r2, #2
 801183c:	4419      	add	r1, r3
 801183e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011840:	429a      	cmp	r2, r3
 8011842:	dbb9      	blt.n	80117b8 <forward_lite_pw_sssa8_ch+0xa0>
 8011844:	4641      	mov	r1, r8
 8011846:	f8dd 80c4 	ldr.w	r8, [sp, #196]	@ 0xc4
 801184a:	e9dd 371a 	ldrd	r3, r7, [sp, #104]	@ 0x68
 801184e:	460a      	mov	r2, r1
 8011850:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8011852:	1a9d      	subs	r5, r3, r2
 8011854:	4618      	mov	r0, r3
 8011856:	930d      	str	r3, [sp, #52]	@ 0x34
 8011858:	fb06 f104 	mul.w	r1, r6, r4
 801185c:	3401      	adds	r4, #1
 801185e:	fb0b 5501 	mla	r5, fp, r1, r5
 8011862:	ea4f 0964 	mov.w	r9, r4, asr #1
 8011866:	f3c4 044f 	ubfx	r4, r4, #1, #16
 801186a:	4629      	mov	r1, r5
 801186c:	f001 f8bc 	bl	80129e8 <st_int8_copy>
 8011870:	1c72      	adds	r2, r6, #1
 8011872:	1053      	asrs	r3, r2, #1
 8011874:	9312      	str	r3, [sp, #72]	@ 0x48
 8011876:	f3c2 034f 	ubfx	r3, r2, #1, #16
 801187a:	9316      	str	r3, [sp, #88]	@ 0x58
 801187c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801187e:	e000      	b.n	8011882 <forward_lite_pw_sssa8_ch+0x16a>
 8011880:	461d      	mov	r5, r3
 8011882:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011884:	fb09 f102 	mul.w	r1, r9, r2
 8011888:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801188a:	fb02 8201 	mla	r2, r2, r1, r8
 801188e:	910d      	str	r1, [sp, #52]	@ 0x34
 8011890:	4293      	cmp	r3, r2
 8011892:	d204      	bcs.n	801189e <forward_lite_pw_sssa8_ch+0x186>
 8011894:	fb0b 3301 	mla	r3, fp, r1, r3
 8011898:	4598      	cmp	r8, r3
 801189a:	f0c0 80b3 	bcc.w	8011a04 <forward_lite_pw_sssa8_ch+0x2ec>
 801189e:	2301      	movs	r3, #1
 80118a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80118a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80118a4:	eef0 0a68 	vmov.f32	s1, s17
 80118a8:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80118aa:	eeb0 0a48 	vmov.f32	s0, s16
 80118ae:	469a      	mov	sl, r3
 80118b0:	4619      	mov	r1, r3
 80118b2:	eba2 0643 	sub.w	r6, r2, r3, lsl #1
 80118b6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80118b8:	982f      	ldr	r0, [sp, #188]	@ 0xbc
 80118ba:	4416      	add	r6, r2
 80118bc:	4633      	mov	r3, r6
 80118be:	f000 fe71 	bl	80125a4 <align_factor_ch>
 80118c2:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80118c4:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 80118c6:	4653      	mov	r3, sl
 80118c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80118cc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80118d0:	ea4f 0e4a 	mov.w	lr, sl, lsl #1
 80118d4:	9213      	str	r2, [sp, #76]	@ 0x4c
 80118d6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80118d8:	2b00      	cmp	r3, #0
 80118da:	f000 8107 	beq.w	8011aec <forward_lite_pw_sssa8_ch+0x3d4>
 80118de:	2301      	movs	r3, #1
 80118e0:	44b6      	add	lr, r6
 80118e2:	4631      	mov	r1, r6
 80118e4:	1f10      	subs	r0, r2, #4
 80118e6:	469a      	mov	sl, r3
 80118e8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80118ea:	f931 3b02 	ldrsh.w	r3, [r1], #2
 80118ee:	1e5a      	subs	r2, r3, #1
 80118f0:	fa0a fc03 	lsl.w	ip, sl, r3
 80118f4:	fa07 f303 	lsl.w	r3, r7, r3
 80118f8:	b292      	uxth	r2, r2
 80118fa:	eb03 035c 	add.w	r3, r3, ip, lsr #1
 80118fe:	2a14      	cmp	r2, #20
 8011900:	d85b      	bhi.n	80119ba <forward_lite_pw_sssa8_ch+0x2a2>
 8011902:	458e      	cmp	lr, r1
 8011904:	f840 3f04 	str.w	r3, [r0, #4]!
 8011908:	d1ef      	bne.n	80118ea <forward_lite_pw_sssa8_ch+0x1d2>
 801190a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801190c:	2b01      	cmp	r3, #1
 801190e:	d05f      	beq.n	80119d0 <forward_lite_pw_sssa8_ch+0x2b8>
 8011910:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011912:	2700      	movs	r7, #0
 8011914:	07db      	lsls	r3, r3, #31
 8011916:	d572      	bpl.n	80119fe <forward_lite_pw_sssa8_ch+0x2e6>
 8011918:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801191a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801191c:	444b      	add	r3, r9
 801191e:	3302      	adds	r3, #2
 8011920:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8011924:	9315      	str	r3, [sp, #84]	@ 0x54
 8011926:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011928:	2b00      	cmp	r3, #0
 801192a:	d041      	beq.n	80119b0 <forward_lite_pw_sssa8_ch+0x298>
 801192c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801192e:	2c05      	cmp	r4, #5
 8011930:	fb09 fa0b 	mul.w	sl, r9, fp
 8011934:	fb03 f309 	mul.w	r3, r3, r9
 8011938:	9312      	str	r3, [sp, #72]	@ 0x48
 801193a:	f040 80ae 	bne.w	8011a9a <forward_lite_pw_sssa8_ch+0x382>
 801193e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011940:	2b19      	cmp	r3, #25
 8011942:	f040 80aa 	bne.w	8011a9a <forward_lite_pw_sssa8_ch+0x382>
 8011946:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011948:	2b40      	cmp	r3, #64	@ 0x40
 801194a:	d163      	bne.n	8011a14 <forward_lite_pw_sssa8_ch+0x2fc>
 801194c:	f1bb 0f40 	cmp.w	fp, #64	@ 0x40
 8011950:	d160      	bne.n	8011a14 <forward_lite_pw_sssa8_ch+0x2fc>
 8011952:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011954:	2400      	movs	r4, #0
 8011956:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011958:	2b03      	cmp	r3, #3
 801195a:	bf08      	it	eq
 801195c:	f112 0f80 	cmneq.w	r2, #128	@ 0x80
 8011960:	d103      	bne.n	801196a <forward_lite_pw_sssa8_ch+0x252>
 8011962:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011964:	2b00      	cmp	r3, #0
 8011966:	f040 80c4 	bne.w	8011af2 <forward_lite_pw_sssa8_ch+0x3da>
 801196a:	f04f 0b40 	mov.w	fp, #64	@ 0x40
 801196e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011970:	4628      	mov	r0, r5
 8011972:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011974:	3401      	adds	r4, #1
 8011976:	930a      	str	r3, [sp, #40]	@ 0x28
 8011978:	4455      	add	r5, sl
 801197a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801197c:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 801197e:	f8cd b010 	str.w	fp, [sp, #16]
 8011982:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011984:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8011988:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801198a:	9307      	str	r3, [sp, #28]
 801198c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801198e:	e9cd b305 	strd	fp, r3, [sp, #20]
 8011992:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011994:	9303      	str	r3, [sp, #12]
 8011996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011998:	e9cd 6301 	strd	r6, r3, [sp, #4]
 801199c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 801199e:	9300      	str	r3, [sp, #0]
 80119a0:	4643      	mov	r3, r8
 80119a2:	4490      	add	r8, r2
 80119a4:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80119a6:	f001 fd83 	bl	80134b0 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 80119aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80119ac:	42a3      	cmp	r3, r4
 80119ae:	d1de      	bne.n	801196e <forward_lite_pw_sssa8_ch+0x256>
 80119b0:	b01d      	add	sp, #116	@ 0x74
 80119b2:	ecbd 8b02 	vpop	{d8}
 80119b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ba:	2300      	movs	r3, #0
 80119bc:	458e      	cmp	lr, r1
 80119be:	f840 7f04 	str.w	r7, [r0, #4]!
 80119c2:	9317      	str	r3, [sp, #92]	@ 0x5c
 80119c4:	d191      	bne.n	80118ea <forward_lite_pw_sssa8_ch+0x1d2>
 80119c6:	2300      	movs	r3, #0
 80119c8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80119ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119cc:	2b01      	cmp	r3, #1
 80119ce:	d19f      	bne.n	8011910 <forward_lite_pw_sssa8_ch+0x1f8>
 80119d0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80119d2:	f06f 0309 	mvn.w	r3, #9
 80119d6:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80119d8:	fb03 1302 	mla	r3, r3, r2, r1
 80119dc:	fb0b f202 	mul.w	r2, fp, r2
 80119e0:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80119e4:	db94      	blt.n	8011910 <forward_lite_pw_sssa8_ch+0x1f8>
 80119e6:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 80119e8:	465b      	mov	r3, fp
 80119ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80119ec:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80119ee:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 80119f0:	e9cd b700 	strd	fp, r7, [sp]
 80119f4:	f001 fb80 	bl	80130f8 <st_sssa8_ch_fullW_prefetch>
 80119f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80119fa:	07db      	lsls	r3, r3, #31
 80119fc:	d48c      	bmi.n	8011918 <forward_lite_pw_sssa8_ch+0x200>
 80119fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a00:	9315      	str	r3, [sp, #84]	@ 0x54
 8011a02:	e790      	b.n	8011926 <forward_lite_pw_sssa8_ch+0x20e>
 8011a04:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011a06:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 8011a0a:	930e      	str	r3, [sp, #56]	@ 0x38
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	9316      	str	r3, [sp, #88]	@ 0x58
 8011a10:	9312      	str	r3, [sp, #72]	@ 0x48
 8011a12:	e746      	b.n	80118a2 <forward_lite_pw_sssa8_ch+0x18a>
 8011a14:	2400      	movs	r4, #0
 8011a16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a18:	4628      	mov	r0, r5
 8011a1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011a1c:	3401      	adds	r4, #1
 8011a1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a20:	4455      	add	r5, sl
 8011a22:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011a24:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8011a26:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011a28:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8011a2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011a2e:	9307      	str	r3, [sp, #28]
 8011a30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011a32:	e9cd b305 	strd	fp, r3, [sp, #20]
 8011a36:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011a38:	9304      	str	r3, [sp, #16]
 8011a3a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011a3c:	9303      	str	r3, [sp, #12]
 8011a3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a40:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8011a44:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8011a46:	9300      	str	r3, [sp, #0]
 8011a48:	4643      	mov	r3, r8
 8011a4a:	4490      	add	r8, r2
 8011a4c:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8011a4e:	f001 fd2f 	bl	80134b0 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 8011a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011a54:	42a3      	cmp	r3, r4
 8011a56:	d1de      	bne.n	8011a16 <forward_lite_pw_sssa8_ch+0x2fe>
 8011a58:	b01d      	add	sp, #116	@ 0x74
 8011a5a:	ecbd 8b02 	vpop	{d8}
 8011a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a62:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8011a64:	461a      	mov	r2, r3
 8011a66:	4661      	mov	r1, ip
 8011a68:	930d      	str	r3, [sp, #52]	@ 0x34
 8011a6a:	eb03 0a00 	add.w	sl, r3, r0
 8011a6e:	6810      	ldr	r0, [r2, #0]
 8011a70:	3208      	adds	r2, #8
 8011a72:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8011a76:	3108      	adds	r1, #8
 8011a78:	4552      	cmp	r2, sl
 8011a7a:	f841 0c08 	str.w	r0, [r1, #-8]
 8011a7e:	f841 3c04 	str.w	r3, [r1, #-4]
 8011a82:	d1f4      	bne.n	8011a6e <forward_lite_pw_sssa8_ch+0x356>
 8011a84:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011a86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a88:	b11a      	cbz	r2, 8011a92 <forward_lite_pw_sssa8_ch+0x37a>
 8011a8a:	f853 200e 	ldr.w	r2, [r3, lr]
 8011a8e:	f84c 200e 	str.w	r2, [ip, lr]
 8011a92:	1959      	adds	r1, r3, r5
 8011a94:	44ac      	add	ip, r5
 8011a96:	460b      	mov	r3, r1
 8011a98:	e6ab      	b.n	80117f2 <forward_lite_pw_sssa8_ch+0xda>
 8011a9a:	2400      	movs	r4, #0
 8011a9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a9e:	4628      	mov	r0, r5
 8011aa0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011aa2:	3401      	adds	r4, #1
 8011aa4:	930a      	str	r3, [sp, #40]	@ 0x28
 8011aa6:	4455      	add	r5, sl
 8011aa8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011aaa:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8011aac:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011aae:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8011ab2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011ab4:	9307      	str	r3, [sp, #28]
 8011ab6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011ab8:	e9cd b305 	strd	fp, r3, [sp, #20]
 8011abc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011abe:	9304      	str	r3, [sp, #16]
 8011ac0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011ac2:	9303      	str	r3, [sp, #12]
 8011ac4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011ac6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8011aca:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8011acc:	9300      	str	r3, [sp, #0]
 8011ace:	4643      	mov	r3, r8
 8011ad0:	4490      	add	r8, r2
 8011ad2:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8011ad4:	f001 fcec 	bl	80134b0 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 8011ad8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011ada:	42a3      	cmp	r3, r4
 8011adc:	d1de      	bne.n	8011a9c <forward_lite_pw_sssa8_ch+0x384>
 8011ade:	b01d      	add	sp, #116	@ 0x74
 8011ae0:	ecbd 8b02 	vpop	{d8}
 8011ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ae8:	4632      	mov	r2, r6
 8011aea:	e6b1      	b.n	8011850 <forward_lite_pw_sssa8_ch+0x138>
 8011aec:	2301      	movs	r3, #1
 8011aee:	9317      	str	r3, [sp, #92]	@ 0x5c
 8011af0:	e70b      	b.n	801190a <forward_lite_pw_sssa8_ch+0x1f2>
 8011af2:	f04f 0905 	mov.w	r9, #5
 8011af6:	f04f 0b03 	mov.w	fp, #3
 8011afa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011afc:	4628      	mov	r0, r5
 8011afe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011b00:	3401      	adds	r4, #1
 8011b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b04:	4455      	add	r5, sl
 8011b06:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011b08:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8011b0a:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011b0c:	f8cd b01c 	str.w	fp, [sp, #28]
 8011b10:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8011b14:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8011b18:	9306      	str	r3, [sp, #24]
 8011b1a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011b1c:	9303      	str	r3, [sp, #12]
 8011b1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b20:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8011b24:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8011b26:	9300      	str	r3, [sp, #0]
 8011b28:	2340      	movs	r3, #64	@ 0x40
 8011b2a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011b2e:	4643      	mov	r3, r8
 8011b30:	4490      	add	r8, r2
 8011b32:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8011b34:	f002 f86c 	bl	8013c10 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS>
 8011b38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b3a:	42a3      	cmp	r3, r4
 8011b3c:	d1dd      	bne.n	8011afa <forward_lite_pw_sssa8_ch+0x3e2>
 8011b3e:	e737      	b.n	80119b0 <forward_lite_pw_sssa8_ch+0x298>

08011b40 <forward_lite_conv2d_rgb_sssa8_ch>:
 8011b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b44:	461d      	mov	r5, r3
 8011b46:	b0dd      	sub	sp, #372	@ 0x174
 8011b48:	460f      	mov	r7, r1
 8011b4a:	005e      	lsls	r6, r3, #1
 8011b4c:	46a8      	mov	r8, r5
 8011b4e:	4629      	mov	r1, r5
 8011b50:	f8bd 51a0 	ldrh.w	r5, [sp, #416]	@ 0x1a0
 8011b54:	f8bd 4198 	ldrh.w	r4, [sp, #408]	@ 0x198
 8011b58:	f8dd 91c0 	ldr.w	r9, [sp, #448]	@ 0x1c0
 8011b5c:	950f      	str	r5, [sp, #60]	@ 0x3c
 8011b5e:	f99d 51ac 	ldrsb.w	r5, [sp, #428]	@ 0x1ac
 8011b62:	9316      	str	r3, [sp, #88]	@ 0x58
 8011b64:	eba9 0343 	sub.w	r3, r9, r3, lsl #1
 8011b68:	950b      	str	r5, [sp, #44]	@ 0x2c
 8011b6a:	f89d 51b4 	ldrb.w	r5, [sp, #436]	@ 0x1b4
 8011b6e:	9011      	str	r0, [sp, #68]	@ 0x44
 8011b70:	9528      	str	r5, [sp, #160]	@ 0xa0
 8011b72:	f8bd 51bc 	ldrh.w	r5, [sp, #444]	@ 0x1bc
 8011b76:	986c      	ldr	r0, [sp, #432]	@ 0x1b0
 8011b78:	950e      	str	r5, [sp, #56]	@ 0x38
 8011b7a:	f8bd b19c 	ldrh.w	fp, [sp, #412]	@ 0x19c
 8011b7e:	f8dd a1b8 	ldr.w	sl, [sp, #440]	@ 0x1b8
 8011b82:	e9cd 2421 	strd	r2, r4, [sp, #132]	@ 0x84
 8011b86:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8011b88:	18d4      	adds	r4, r2, r3
 8011b8a:	f99d 31a8 	ldrsb.w	r3, [sp, #424]	@ 0x1a8
 8011b8e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8011b90:	4623      	mov	r3, r4
 8011b92:	f000 fd07 	bl	80125a4 <align_factor_ch>
 8011b96:	9a69      	ldr	r2, [sp, #420]	@ 0x1a4
 8011b98:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8011b9a:	9201      	str	r2, [sp, #4]
 8011b9c:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8011b9e:	9d71      	ldr	r5, [sp, #452]	@ 0x1c4
 8011ba0:	9203      	str	r2, [sp, #12]
 8011ba2:	4642      	mov	r2, r8
 8011ba4:	9302      	str	r3, [sp, #8]
 8011ba6:	18b3      	adds	r3, r6, r2
 8011ba8:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8011baa:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8011bac:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011bb0:	4680      	mov	r8, r0
 8011bb2:	9000      	str	r0, [sp, #0]
 8011bb4:	4615      	mov	r5, r2
 8011bb6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011bb8:	4603      	mov	r3, r0
 8011bba:	2003      	movs	r0, #3
 8011bbc:	f000 fe80 	bl	80128c0 <st_sssa8_ch_convolve_rank1upd>
 8011bc0:	fb18 f308 	smulbb	r3, r8, r8
 8011bc4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011bc6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011bca:	b298      	uxth	r0, r3
 8011bcc:	ebc5 7345 	rsb	r3, r5, r5, lsl #29
 8011bd0:	9015      	str	r0, [sp, #84]	@ 0x54
 8011bd2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8011bd6:	9330      	str	r3, [sp, #192]	@ 0xc0
 8011bd8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8011bdc:	9331      	str	r3, [sp, #196]	@ 0xc4
 8011bde:	b1cd      	cbz	r5, 8011c14 <forward_lite_conv2d_rgb_sssa8_ch+0xd4>
 8011be0:	4622      	mov	r2, r4
 8011be2:	1f19      	subs	r1, r3, #4
 8011be4:	f04f 0e01 	mov.w	lr, #1
 8011be8:	4434      	add	r4, r6
 8011bea:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011bec:	f932 3b02 	ldrsh.w	r3, [r2], #2
 8011bf0:	1e58      	subs	r0, r3, #1
 8011bf2:	fa0e fc03 	lsl.w	ip, lr, r3
 8011bf6:	fa05 f303 	lsl.w	r3, r5, r3
 8011bfa:	b280      	uxth	r0, r0
 8011bfc:	eb03 035c 	add.w	r3, r3, ip, lsr #1
 8011c00:	2814      	cmp	r0, #20
 8011c02:	f200 8101 	bhi.w	8011e08 <forward_lite_conv2d_rgb_sssa8_ch+0x2c8>
 8011c06:	42a2      	cmp	r2, r4
 8011c08:	f841 3f04 	str.w	r3, [r1, #4]!
 8011c0c:	d1ee      	bne.n	8011bec <forward_lite_conv2d_rgb_sssa8_ch+0xac>
 8011c0e:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 8011c10:	eb03 0409 	add.w	r4, r3, r9
 8011c14:	1ba3      	subs	r3, r4, r6
 8011c16:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8011c18:	aa3c      	add	r2, sp, #240	@ 0xf0
 8011c1a:	a952      	add	r1, sp, #328	@ 0x148
 8011c1c:	9332      	str	r3, [sp, #200]	@ 0xc8
 8011c1e:	a848      	add	r0, sp, #288	@ 0x120
 8011c20:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011c22:	f013 0f01 	tst.w	r3, #1
 8011c26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011c28:	bf18      	it	ne
 8011c2a:	3302      	addne	r3, #2
 8011c2c:	fb03 f303 	mul.w	r3, r3, r3
 8011c30:	931e      	str	r3, [sp, #120]	@ 0x78
 8011c32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011c34:	e9cd 3341 	strd	r3, r3, [sp, #260]	@ 0x104
 8011c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c3a:	e9cd 3354 	strd	r3, r3, [sp, #336]	@ 0x150
 8011c3e:	ab44      	add	r3, sp, #272	@ 0x110
 8011c40:	9300      	str	r3, [sp, #0]
 8011c42:	ab40      	add	r3, sp, #256	@ 0x100
 8011c44:	e9cd 4445 	strd	r4, r4, [sp, #276]	@ 0x114
 8011c48:	e9cd 773d 	strd	r7, r7, [sp, #244]	@ 0xf4
 8011c4c:	e9cd bb56 	strd	fp, fp, [sp, #344]	@ 0x158
 8011c50:	f000 fdc2 	bl	80127d8 <ai_padding_opt_init>
 8011c54:	fb04 f304 	mul.w	r3, r4, r4
 8011c58:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 8011c5a:	e9dd 2115 	ldrd	r2, r1, [sp, #84]	@ 0x54
 8011c5e:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8011c62:	fb01 f403 	mul.w	r4, r1, r3
 8011c66:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011c6a:	fb01 f202 	mul.w	r2, r1, r2
 8011c6e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011c70:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8011c74:	901f      	str	r0, [sp, #124]	@ 0x7c
 8011c76:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011c7a:	f5b4 6f20 	cmp.w	r4, #2560	@ 0xa00
 8011c7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c80:	bfa8      	it	ge
 8011c82:	f44f 6420 	movge.w	r4, #2560	@ 0xa00
 8011c86:	42a2      	cmp	r2, r4
 8011c88:	f340 81c5 	ble.w	8012016 <forward_lite_conv2d_rgb_sssa8_ch+0x4d6>
 8011c8c:	2500      	movs	r5, #0
 8011c8e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c90:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011c92:	fbb4 f3f3 	udiv	r3, r4, r3
 8011c96:	b29b      	uxth	r3, r3
 8011c98:	4616      	mov	r6, r2
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	bf28      	it	cs
 8011c9e:	461e      	movcs	r6, r3
 8011ca0:	fbb2 f3f6 	udiv	r3, r2, r6
 8011ca4:	fb06 2113 	mls	r1, r6, r3, r2
 8011ca8:	b29b      	uxth	r3, r3
 8011caa:	b289      	uxth	r1, r1
 8011cac:	b109      	cbz	r1, 8011cb2 <forward_lite_conv2d_rgb_sssa8_ch+0x172>
 8011cae:	3301      	adds	r3, #1
 8011cb0:	b29b      	uxth	r3, r3
 8011cb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011cb4:	2a00      	cmp	r2, #0
 8011cb6:	f000 8101 	beq.w	8011ebc <forward_lite_conv2d_rgb_sssa8_ch+0x37c>
 8011cba:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8011cbc:	fb07 fe0b 	mul.w	lr, r7, fp
 8011cc0:	9536      	str	r5, [sp, #216]	@ 0xd8
 8011cc2:	461d      	mov	r5, r3
 8011cc4:	eba1 0c0b 	sub.w	ip, r1, fp
 8011cc8:	1cd1      	adds	r1, r2, #3
 8011cca:	465b      	mov	r3, fp
 8011ccc:	2400      	movs	r4, #0
 8011cce:	4451      	add	r1, sl
 8011cd0:	46bb      	mov	fp, r7
 8011cd2:	9424      	str	r4, [sp, #144]	@ 0x90
 8011cd4:	f8cd c0a4 	str.w	ip, [sp, #164]	@ 0xa4
 8011cd8:	f8cd e0dc 	str.w	lr, [sp, #220]	@ 0xdc
 8011cdc:	f8cd c0bc 	str.w	ip, [sp, #188]	@ 0xbc
 8011ce0:	e9cd 1a26 	strd	r1, sl, [sp, #152]	@ 0x98
 8011ce4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011ce6:	fb07 f101 	mul.w	r1, r7, r1
 8011cea:	9133      	str	r1, [sp, #204]	@ 0xcc
 8011cec:	f1ce 0100 	rsb	r1, lr, #0
 8011cf0:	9125      	str	r1, [sp, #148]	@ 0x94
 8011cf2:	1c91      	adds	r1, r2, #2
 8011cf4:	9134      	str	r1, [sp, #208]	@ 0xd0
 8011cf6:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8011cf8:	fb02 f201 	mul.w	r2, r2, r1
 8011cfc:	9235      	str	r2, [sp, #212]	@ 0xd4
 8011cfe:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8011d02:	461f      	mov	r7, r3
 8011d04:	920c      	str	r2, [sp, #48]	@ 0x30
 8011d06:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011d08:	a848      	add	r0, sp, #288	@ 0x120
 8011d0a:	3301      	adds	r3, #1
 8011d0c:	9324      	str	r3, [sp, #144]	@ 0x90
 8011d0e:	f000 fdbd 	bl	801288c <ai_padding_opt_phase1>
 8011d12:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 8011d14:	e9dd 2326 	ldrd	r2, r3, [sp, #152]	@ 0x98
 8011d18:	2903      	cmp	r1, #3
 8011d1a:	bf08      	it	eq
 8011d1c:	4613      	moveq	r3, r2
 8011d1e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011d20:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	f000 80ab 	beq.w	8011e7e <forward_lite_conv2d_rgb_sssa8_ch+0x33e>
 8011d28:	2d00      	cmp	r5, #0
 8011d2a:	f000 80b1 	beq.w	8011e90 <forward_lite_conv2d_rgb_sssa8_ch+0x350>
 8011d2e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011d30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011d32:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011d36:	f8dd 9058 	ldr.w	r9, [sp, #88]	@ 0x58
 8011d3a:	9520      	str	r5, [sp, #128]	@ 0x80
 8011d3c:	4413      	add	r3, r2
 8011d3e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8011d40:	46c8      	mov	r8, r9
 8011d42:	931d      	str	r3, [sp, #116]	@ 0x74
 8011d44:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8011d46:	eba3 0a02 	sub.w	sl, r3, r2
 8011d4a:	9a37      	ldr	r2, [sp, #220]	@ 0xdc
 8011d4c:	4699      	mov	r9, r3
 8011d4e:	1aa2      	subs	r2, r4, r2
 8011d50:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8011d54:	46b2      	mov	sl, r6
 8011d56:	9212      	str	r2, [sp, #72]	@ 0x48
 8011d58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011d5a:	922c      	str	r2, [sp, #176]	@ 0xb0
 8011d5c:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8011d5e:	9219      	str	r2, [sp, #100]	@ 0x64
 8011d60:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8011d62:	9218      	str	r2, [sp, #96]	@ 0x60
 8011d64:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8011d66:	921a      	str	r2, [sp, #104]	@ 0x68
 8011d68:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8011d6a:	e9cd 473a 	strd	r4, r7, [sp, #232]	@ 0xe8
 8011d6e:	921c      	str	r2, [sp, #112]	@ 0x70
 8011d70:	427a      	negs	r2, r7
 8011d72:	9c2d      	ldr	r4, [sp, #180]	@ 0xb4
 8011d74:	922e      	str	r2, [sp, #184]	@ 0xb8
 8011d76:	e9cd 5638 	strd	r5, r6, [sp, #224]	@ 0xe0
 8011d7a:	9b4c      	ldr	r3, [sp, #304]	@ 0x130
 8011d7c:	fa1f f08a 	uxth.w	r0, sl
 8011d80:	994b      	ldr	r1, [sp, #300]	@ 0x12c
 8011d82:	2700      	movs	r7, #0
 8011d84:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011d86:	9349      	str	r3, [sp, #292]	@ 0x124
 8011d88:	9b4d      	ldr	r3, [sp, #308]	@ 0x134
 8011d8a:	9148      	str	r1, [sp, #288]	@ 0x120
 8011d8c:	934a      	str	r3, [sp, #296]	@ 0x128
 8011d8e:	9023      	str	r0, [sp, #140]	@ 0x8c
 8011d90:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011d92:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011d94:	e9dd 652e 	ldrd	r6, r5, [sp, #184]	@ 0xb8
 8011d98:	e9cd 8a2a 	strd	r8, sl, [sp, #168]	@ 0xa8
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	d064      	beq.n	8011e6a <forward_lite_conv2d_rgb_sssa8_ch+0x32a>
 8011da0:	3901      	subs	r1, #1
 8011da2:	f04f 0201 	mov.w	r2, #1
 8011da6:	9148      	str	r1, [sp, #288]	@ 0x120
 8011da8:	f8ad 2146 	strh.w	r2, [sp, #326]	@ 0x146
 8011dac:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8011dae:	454a      	cmp	r2, r9
 8011db0:	da4d      	bge.n	8011e4e <forward_lite_conv2d_rgb_sssa8_ch+0x30e>
 8011db2:	1ba9      	subs	r1, r5, r6
 8011db4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8011db6:	4690      	mov	r8, r2
 8011db8:	9714      	str	r7, [sp, #80]	@ 0x50
 8011dba:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8011dbe:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011dc2:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8011dc6:	4401      	add	r1, r0
 8011dc8:	4660      	mov	r0, ip
 8011dca:	42b5      	cmp	r5, r6
 8011dcc:	dd38      	ble.n	8011e40 <forward_lite_conv2d_rgb_sssa8_ch+0x300>
 8011dce:	468c      	mov	ip, r1
 8011dd0:	469e      	mov	lr, r3
 8011dd2:	4632      	mov	r2, r6
 8011dd4:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011dd6:	4542      	cmp	r2, r8
 8011dd8:	4692      	mov	sl, r2
 8011dda:	f04f 0600 	mov.w	r6, #0
 8011dde:	f10e 0706 	add.w	r7, lr, #6
 8011de2:	bf38      	it	cc
 8011de4:	46c2      	movcc	sl, r8
 8011de6:	f364 060f 	bfi	r6, r4, #0, #16
 8011dea:	45da      	cmp	sl, fp
 8011dec:	f364 461f 	bfi	r6, r4, #16, #16
 8011df0:	d313      	bcc.n	8011e1a <forward_lite_conv2d_rgb_sssa8_ch+0x2da>
 8011df2:	3201      	adds	r2, #1
 8011df4:	f10c 0c03 	add.w	ip, ip, #3
 8011df8:	f827 4c06 	strh.w	r4, [r7, #-6]
 8011dfc:	4295      	cmp	r5, r2
 8011dfe:	f847 6c04 	str.w	r6, [r7, #-4]
 8011e02:	d01b      	beq.n	8011e3c <forward_lite_conv2d_rgb_sssa8_ch+0x2fc>
 8011e04:	46be      	mov	lr, r7
 8011e06:	e7e6      	b.n	8011dd6 <forward_lite_conv2d_rgb_sssa8_ch+0x296>
 8011e08:	42a2      	cmp	r2, r4
 8011e0a:	f841 5f04 	str.w	r5, [r1, #4]!
 8011e0e:	f47f aeed 	bne.w	8011bec <forward_lite_conv2d_rgb_sssa8_ch+0xac>
 8011e12:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 8011e14:	eb03 0409 	add.w	r4, r3, r9
 8011e18:	e6fc      	b.n	8011c14 <forward_lite_conv2d_rgb_sssa8_ch+0xd4>
 8011e1a:	3201      	adds	r2, #1
 8011e1c:	f85c 6b03 	ldr.w	r6, [ip], #3
 8011e20:	fa2f fa86 	sxtb16	sl, r6
 8011e24:	4295      	cmp	r5, r2
 8011e26:	ea4f 2636 	mov.w	r6, r6, ror #8
 8011e2a:	fa2f f686 	sxtb16	r6, r6
 8011e2e:	eac6 060a 	pkhbt	r6, r6, sl
 8011e32:	f8ce 6002 	str.w	r6, [lr, #2]
 8011e36:	f827 ac06 	strh.w	sl, [r7, #-6]
 8011e3a:	d1e3      	bne.n	8011e04 <forward_lite_conv2d_rgb_sssa8_ch+0x2c4>
 8011e3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011e3e:	4403      	add	r3, r0
 8011e40:	f108 0801 	add.w	r8, r8, #1
 8011e44:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e46:	45c8      	cmp	r8, r9
 8011e48:	4411      	add	r1, r2
 8011e4a:	d1be      	bne.n	8011dca <forward_lite_conv2d_rgb_sssa8_ch+0x28a>
 8011e4c:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8011e4e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011e50:	429a      	cmp	r2, r3
 8011e52:	d071      	beq.n	8011f38 <forward_lite_conv2d_rgb_sssa8_ch+0x3f8>
 8011e54:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011e56:	3701      	adds	r7, #1
 8011e58:	4415      	add	r5, r2
 8011e5a:	4416      	add	r6, r2
 8011e5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011e5e:	4297      	cmp	r7, r2
 8011e60:	f000 808c 	beq.w	8011f7c <forward_lite_conv2d_rgb_sssa8_ch+0x43c>
 8011e64:	9948      	ldr	r1, [sp, #288]	@ 0x120
 8011e66:	2900      	cmp	r1, #0
 8011e68:	d19a      	bne.n	8011da0 <forward_lite_conv2d_rgb_sssa8_ch+0x260>
 8011e6a:	9949      	ldr	r1, [sp, #292]	@ 0x124
 8011e6c:	bb49      	cbnz	r1, 8011ec2 <forward_lite_conv2d_rgb_sssa8_ch+0x382>
 8011e6e:	994a      	ldr	r1, [sp, #296]	@ 0x128
 8011e70:	f04f 0201 	mov.w	r2, #1
 8011e74:	3901      	subs	r1, #1
 8011e76:	f8ad 2146 	strh.w	r2, [sp, #326]	@ 0x146
 8011e7a:	914a      	str	r1, [sp, #296]	@ 0x128
 8011e7c:	e796      	b.n	8011dac <forward_lite_conv2d_rgb_sssa8_ch+0x26c>
 8011e7e:	4633      	mov	r3, r6
 8011e80:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011e82:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011e84:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8011e86:	f000 fbbd 	bl	8012604 <st_int8_to16_dual>
 8011e8a:	2d00      	cmp	r5, #0
 8011e8c:	f47f af4f 	bne.w	8011d2e <forward_lite_conv2d_rgb_sssa8_ch+0x1ee>
 8011e90:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8011e92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011e94:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8011e96:	4413      	add	r3, r2
 8011e98:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8011e9a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8011e9c:	4414      	add	r4, r2
 8011e9e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011ea0:	4413      	add	r3, r2
 8011ea2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011ea4:	9325      	str	r3, [sp, #148]	@ 0x94
 8011ea6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8011ea8:	440b      	add	r3, r1
 8011eaa:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 8011eac:	9326      	str	r3, [sp, #152]	@ 0x98
 8011eae:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011eb0:	440b      	add	r3, r1
 8011eb2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011eb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011eb6:	4293      	cmp	r3, r2
 8011eb8:	f47f af25 	bne.w	8011d06 <forward_lite_conv2d_rgb_sssa8_ch+0x1c6>
 8011ebc:	b05d      	add	sp, #372	@ 0x174
 8011ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ec2:	3901      	subs	r1, #1
 8011ec4:	9149      	str	r1, [sp, #292]	@ 0x124
 8011ec6:	f8bd 1144 	ldrh.w	r1, [sp, #324]	@ 0x144
 8011eca:	2901      	cmp	r1, #1
 8011ecc:	f8ad 1146 	strh.w	r1, [sp, #326]	@ 0x146
 8011ed0:	f43f af6c 	beq.w	8011dac <forward_lite_conv2d_rgb_sssa8_ch+0x26c>
 8011ed4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8011ed6:	454a      	cmp	r2, r9
 8011ed8:	dab9      	bge.n	8011e4e <forward_lite_conv2d_rgb_sssa8_ch+0x30e>
 8011eda:	eba5 0806 	sub.w	r8, r5, r6
 8011ede:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8011ee2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8011ee4:	4696      	mov	lr, r2
 8011ee6:	eb08 0848 	add.w	r8, r8, r8, lsl #1
 8011eea:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 8011eee:	448a      	add	sl, r1
 8011ef0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011ef2:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8011ef6:	42b5      	cmp	r5, r6
 8011ef8:	dd15      	ble.n	8011f26 <forward_lite_conv2d_rgb_sssa8_ch+0x3e6>
 8011efa:	eb0c 004c 	add.w	r0, ip, ip, lsl #1
 8011efe:	eb03 0708 	add.w	r7, r3, r8
 8011f02:	4450      	add	r0, sl
 8011f04:	3306      	adds	r3, #6
 8011f06:	f850 2b03 	ldr.w	r2, [r0], #3
 8011f0a:	fa2f f182 	sxtb16	r1, r2
 8011f0e:	429f      	cmp	r7, r3
 8011f10:	ea4f 2232 	mov.w	r2, r2, ror #8
 8011f14:	f823 1c06 	strh.w	r1, [r3, #-6]
 8011f18:	fa2f f282 	sxtb16	r2, r2
 8011f1c:	eac2 0201 	pkhbt	r2, r2, r1
 8011f20:	f843 2c04 	str.w	r2, [r3, #-4]
 8011f24:	d1ee      	bne.n	8011f04 <forward_lite_conv2d_rgb_sssa8_ch+0x3c4>
 8011f26:	f10e 0e01 	add.w	lr, lr, #1
 8011f2a:	44dc      	add	ip, fp
 8011f2c:	45ce      	cmp	lr, r9
 8011f2e:	d1e2      	bne.n	8011ef6 <forward_lite_conv2d_rgb_sssa8_ch+0x3b6>
 8011f30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011f32:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8011f34:	429a      	cmp	r2, r3
 8011f36:	d18d      	bne.n	8011e54 <forward_lite_conv2d_rgb_sssa8_ch+0x314>
 8011f38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011f3a:	4610      	mov	r0, r2
 8011f3c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011f3e:	3701      	adds	r7, #1
 8011f40:	9308      	str	r3, [sp, #32]
 8011f42:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011f44:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011f46:	9307      	str	r3, [sp, #28]
 8011f48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f4a:	9306      	str	r3, [sp, #24]
 8011f4c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011f4e:	9305      	str	r3, [sp, #20]
 8011f50:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8011f52:	9304      	str	r3, [sp, #16]
 8011f54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011f56:	9303      	str	r3, [sp, #12]
 8011f58:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011f5a:	9302      	str	r3, [sp, #8]
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	9301      	str	r3, [sp, #4]
 8011f60:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8011f62:	9300      	str	r3, [sp, #0]
 8011f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f66:	441d      	add	r5, r3
 8011f68:	441e      	add	r6, r3
 8011f6a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011f6c:	f001 f900 	bl	8013170 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8011f70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f72:	9017      	str	r0, [sp, #92]	@ 0x5c
 8011f74:	42bb      	cmp	r3, r7
 8011f76:	d046      	beq.n	8012006 <forward_lite_conv2d_rgb_sssa8_ch+0x4c6>
 8011f78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011f7a:	e773      	b.n	8011e64 <forward_lite_conv2d_rgb_sssa8_ch+0x324>
 8011f7c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011f7e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8011f80:	4299      	cmp	r1, r3
 8011f82:	e9dd 8a2a 	ldrd	r8, sl, [sp, #168]	@ 0xa8
 8011f86:	d014      	beq.n	8011fb2 <forward_lite_conv2d_rgb_sssa8_ch+0x472>
 8011f88:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011f8a:	9207      	str	r2, [sp, #28]
 8011f8c:	9306      	str	r3, [sp, #24]
 8011f8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f90:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011f92:	9305      	str	r3, [sp, #20]
 8011f94:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011f96:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8011f98:	9304      	str	r3, [sp, #16]
 8011f9a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8011f9c:	9303      	str	r3, [sp, #12]
 8011f9e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011fa0:	9302      	str	r3, [sp, #8]
 8011fa2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8011fa4:	9300      	str	r3, [sp, #0]
 8011fa6:	fa1f f38a 	uxth.w	r3, sl
 8011faa:	9301      	str	r3, [sp, #4]
 8011fac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011fae:	f000 fe03 	bl	8012bb8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 8011fb2:	eba8 080a 	sub.w	r8, r8, sl
 8011fb6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8011fb8:	45d0      	cmp	r8, sl
 8011fba:	4645      	mov	r5, r8
 8011fbc:	4453      	add	r3, sl
 8011fbe:	bfa8      	it	ge
 8011fc0:	4655      	movge	r5, sl
 8011fc2:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011fc4:	2d00      	cmp	r5, #0
 8011fc6:	dd18      	ble.n	8011ffa <forward_lite_conv2d_rgb_sssa8_ch+0x4ba>
 8011fc8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8011fca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011fcc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011fce:	fb0a 3002 	mla	r0, sl, r2, r3
 8011fd2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011fd4:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011fd8:	902c      	str	r0, [sp, #176]	@ 0xb0
 8011fda:	9318      	str	r3, [sp, #96]	@ 0x60
 8011fdc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8011fde:	eb03 034a 	add.w	r3, r3, sl, lsl #1
 8011fe2:	931a      	str	r3, [sp, #104]	@ 0x68
 8011fe4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011fe6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011fea:	931c      	str	r3, [sp, #112]	@ 0x70
 8011fec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011fee:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011ff2:	9319      	str	r3, [sp, #100]	@ 0x64
 8011ff4:	b2ab      	uxth	r3, r5
 8011ff6:	f000 fb05 	bl	8012604 <st_int8_to16_dual>
 8011ffa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011ffc:	3b01      	subs	r3, #1
 8011ffe:	9320      	str	r3, [sp, #128]	@ 0x80
 8012000:	d004      	beq.n	801200c <forward_lite_conv2d_rgb_sssa8_ch+0x4cc>
 8012002:	46aa      	mov	sl, r5
 8012004:	e6b9      	b.n	8011d7a <forward_lite_conv2d_rgb_sssa8_ch+0x23a>
 8012006:	e9dd 8a2a 	ldrd	r8, sl, [sp, #168]	@ 0xa8
 801200a:	e7d2      	b.n	8011fb2 <forward_lite_conv2d_rgb_sssa8_ch+0x472>
 801200c:	e9dd 5638 	ldrd	r5, r6, [sp, #224]	@ 0xe0
 8012010:	e9dd 473a 	ldrd	r4, r7, [sp, #232]	@ 0xe8
 8012014:	e73c      	b.n	8011e90 <forward_lite_conv2d_rgb_sssa8_ch+0x350>
 8012016:	e9dd 2315 	ldrd	r2, r3, [sp, #84]	@ 0x54
 801201a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801201c:	2501      	movs	r5, #1
 801201e:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8012020:	f000 faf0 	bl	8012604 <st_int8_to16_dual>
 8012024:	e633      	b.n	8011c8e <forward_lite_conv2d_rgb_sssa8_ch+0x14e>
 8012026:	bf00      	nop

08012028 <forward_lite_nl_softmax_is8os8>:
 8012028:	fbb2 f2f3 	udiv	r2, r2, r3
 801202c:	b410      	push	{r4}
 801202e:	9c01      	ldr	r4, [sp, #4]
 8012030:	fbb2 f2f4 	udiv	r2, r2, r4
 8012034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012038:	f002 bb64 	b.w	8014704 <_lite_kernel_nl_softmax_is8os8>

0801203c <forward_lite_nl_softmax_iu8ou8>:
 801203c:	fbb2 f2f3 	udiv	r2, r2, r3
 8012040:	b410      	push	{r4}
 8012042:	9c01      	ldr	r4, [sp, #4]
 8012044:	fbb2 f2f4 	udiv	r2, r2, r4
 8012048:	f85d 4b04 	ldr.w	r4, [sp], #4
 801204c:	f003 b8ec 	b.w	8015228 <_lite_kernel_nl_softmax_iu8ou8>

08012050 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>:
 8012050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012054:	461c      	mov	r4, r3
 8012056:	f992 9000 	ldrsb.w	r9, [r2]
 801205a:	f04f 0500 	mov.w	r5, #0
 801205e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012060:	f369 0507 	bfi	r5, r9, #0, #8
 8012064:	2b00      	cmp	r3, #0
 8012066:	f369 250f 	bfi	r5, r9, #8, #8
 801206a:	dd1e      	ble.n	80120aa <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x5a>
 801206c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801206e:	4688      	mov	r8, r1
 8012070:	2700      	movs	r7, #0
 8012072:	1c9e      	adds	r6, r3, #2
 8012074:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012076:	fb06 fa04 	mul.w	sl, r6, r4
 801207a:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 801207e:	2c00      	cmp	r4, #0
 8012080:	dd09      	ble.n	8012096 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x46>
 8012082:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012084:	2100      	movs	r1, #0
 8012086:	eb08 0003 	add.w	r0, r8, r3
 801208a:	3101      	adds	r1, #1
 801208c:	8005      	strh	r5, [r0, #0]
 801208e:	4430      	add	r0, r6
 8012090:	428c      	cmp	r4, r1
 8012092:	d1fa      	bne.n	801208a <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x3a>
 8012094:	44d0      	add	r8, sl
 8012096:	4641      	mov	r1, r8
 8012098:	465a      	mov	r2, fp
 801209a:	4648      	mov	r0, r9
 801209c:	3701      	adds	r7, #1
 801209e:	f000 fd4b 	bl	8012b38 <st_int8_fill>
 80120a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80120a4:	44d8      	add	r8, fp
 80120a6:	42bb      	cmp	r3, r7
 80120a8:	d1e9      	bne.n	801207e <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x2e>
 80120aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ae:	bf00      	nop

080120b0 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>:
 80120b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120b4:	469a      	mov	sl, r3
 80120b6:	b085      	sub	sp, #20
 80120b8:	f992 b000 	ldrsb.w	fp, [r2]
 80120bc:	f04f 0500 	mov.w	r5, #0
 80120c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80120c2:	f1ba 0f06 	cmp.w	sl, #6
 80120c6:	f36b 0507 	bfi	r5, fp, #0, #8
 80120ca:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 80120cc:	9300      	str	r3, [sp, #0]
 80120ce:	460c      	mov	r4, r1
 80120d0:	f36b 250f 	bfi	r5, fp, #8, #8
 80120d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80120d6:	f000 8082 	beq.w	80121de <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x12e>
 80120da:	f1ba 0f03 	cmp.w	sl, #3
 80120de:	d054      	beq.n	801218a <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xda>
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	db07      	blt.n	80120f4 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x44>
 80120e4:	1c5a      	adds	r2, r3, #1
 80120e6:	4608      	mov	r0, r1
 80120e8:	4659      	mov	r1, fp
 80120ea:	9301      	str	r3, [sp, #4]
 80120ec:	4414      	add	r4, r2
 80120ee:	f003 fdb1 	bl	8015c54 <memset>
 80120f2:	9b01      	ldr	r3, [sp, #4]
 80120f4:	2f01      	cmp	r7, #1
 80120f6:	f107 3cff 	add.w	ip, r7, #4294967295
 80120fa:	f10a 36ff 	add.w	r6, sl, #4294967295
 80120fe:	dd2a      	ble.n	8012156 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xa6>
 8012100:	1c5a      	adds	r2, r3, #1
 8012102:	f04f 0800 	mov.w	r8, #0
 8012106:	9303      	str	r3, [sp, #12]
 8012108:	ea4f 0942 	mov.w	r9, r2, lsl #1
 801210c:	9a00      	ldr	r2, [sp, #0]
 801210e:	1c97      	adds	r7, r2, #2
 8012110:	fb07 f206 	mul.w	r2, r7, r6
 8012114:	e9cd b201 	strd	fp, r2, [sp, #4]
 8012118:	46c3      	mov	fp, r8
 801211a:	46e0      	mov	r8, ip
 801211c:	9b00      	ldr	r3, [sp, #0]
 801211e:	f1ba 0f01 	cmp.w	sl, #1
 8012122:	eb04 0103 	add.w	r1, r4, r3
 8012126:	dd09      	ble.n	801213c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x8c>
 8012128:	468c      	mov	ip, r1
 801212a:	2000      	movs	r0, #0
 801212c:	3001      	adds	r0, #1
 801212e:	f8ac 5000 	strh.w	r5, [ip]
 8012132:	44bc      	add	ip, r7
 8012134:	4286      	cmp	r6, r0
 8012136:	d1f9      	bne.n	801212c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x7c>
 8012138:	9b02      	ldr	r3, [sp, #8]
 801213a:	4419      	add	r1, r3
 801213c:	f10b 0b01 	add.w	fp, fp, #1
 8012140:	464a      	mov	r2, r9
 8012142:	9801      	ldr	r0, [sp, #4]
 8012144:	eb01 0409 	add.w	r4, r1, r9
 8012148:	f000 fcf6 	bl	8012b38 <st_int8_fill>
 801214c:	45c3      	cmp	fp, r8
 801214e:	d1e5      	bne.n	801211c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x6c>
 8012150:	f8dd b004 	ldr.w	fp, [sp, #4]
 8012154:	9b03      	ldr	r3, [sp, #12]
 8012156:	9a00      	ldr	r2, [sp, #0]
 8012158:	f1ba 0f01 	cmp.w	sl, #1
 801215c:	eb04 0002 	add.w	r0, r4, r2
 8012160:	dd0a      	ble.n	8012178 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xc8>
 8012162:	f102 0902 	add.w	r9, r2, #2
 8012166:	4604      	mov	r4, r0
 8012168:	2200      	movs	r2, #0
 801216a:	3201      	adds	r2, #1
 801216c:	8025      	strh	r5, [r4, #0]
 801216e:	444c      	add	r4, r9
 8012170:	4296      	cmp	r6, r2
 8012172:	d1fa      	bne.n	801216a <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xba>
 8012174:	fb06 0009 	mla	r0, r6, r9, r0
 8012178:	2b00      	cmp	r3, #0
 801217a:	db2d      	blt.n	80121d8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 801217c:	1c5a      	adds	r2, r3, #1
 801217e:	4659      	mov	r1, fp
 8012180:	b005      	add	sp, #20
 8012182:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012186:	f003 bd65 	b.w	8015c54 <memset>
 801218a:	fa5f f38b 	uxtb.w	r3, fp
 801218e:	2f00      	cmp	r7, #0
 8012190:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8012194:	ea43 630b 	orr.w	r3, r3, fp, lsl #24
 8012198:	b292      	uxth	r2, r2
 801219a:	ea43 0302 	orr.w	r3, r3, r2
 801219e:	ea4f 420b 	mov.w	r2, fp, lsl #16
 80121a2:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 80121a6:	ea42 0203 	orr.w	r2, r2, r3
 80121aa:	b29b      	uxth	r3, r3
 80121ac:	dd14      	ble.n	80121d8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 80121ae:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80121b2:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80121b6:	19c8      	adds	r0, r1, r7
 80121b8:	6022      	str	r2, [r4, #0]
 80121ba:	3419      	adds	r4, #25
 80121bc:	f824 3c15 	strh.w	r3, [r4, #-21]
 80121c0:	f824 5c10 	strh.w	r5, [r4, #-16]
 80121c4:	f824 3c0b 	strh.w	r3, [r4, #-11]
 80121c8:	f804 bc06 	strb.w	fp, [r4, #-6]
 80121cc:	f844 2c05 	str.w	r2, [r4, #-5]
 80121d0:	f804 bc01 	strb.w	fp, [r4, #-1]
 80121d4:	42a0      	cmp	r0, r4
 80121d6:	d1ef      	bne.n	80121b8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x108>
 80121d8:	b005      	add	sp, #20
 80121da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121de:	fa5f f38b 	uxtb.w	r3, fp
 80121e2:	2f00      	cmp	r7, #0
 80121e4:	ea4f 220b 	mov.w	r2, fp, lsl #8
 80121e8:	ea43 630b 	orr.w	r3, r3, fp, lsl #24
 80121ec:	b292      	uxth	r2, r2
 80121ee:	ea43 0302 	orr.w	r3, r3, r2
 80121f2:	ea4f 420b 	mov.w	r2, fp, lsl #16
 80121f6:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 80121fa:	ea43 0302 	orr.w	r3, r3, r2
 80121fe:	ddeb      	ble.n	80121d8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8012200:	340f      	adds	r4, #15
 8012202:	2200      	movs	r2, #0
 8012204:	3201      	adds	r2, #1
 8012206:	f844 3c0f 	str.w	r3, [r4, #-15]
 801220a:	f844 3c0b 	str.w	r3, [r4, #-11]
 801220e:	3440      	adds	r4, #64	@ 0x40
 8012210:	4297      	cmp	r7, r2
 8012212:	f804 bc47 	strb.w	fp, [r4, #-71]
 8012216:	f824 5c40 	strh.w	r5, [r4, #-64]
 801221a:	f824 5c38 	strh.w	r5, [r4, #-56]
 801221e:	f824 5c30 	strh.w	r5, [r4, #-48]
 8012222:	f824 5c28 	strh.w	r5, [r4, #-40]
 8012226:	f824 5c20 	strh.w	r5, [r4, #-32]
 801222a:	f804 bc18 	strb.w	fp, [r4, #-24]
 801222e:	f844 3c17 	str.w	r3, [r4, #-23]
 8012232:	f844 3c13 	str.w	r3, [r4, #-19]
 8012236:	d1e5      	bne.n	8012204 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x154>
 8012238:	b005      	add	sp, #20
 801223a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801223e:	bf00      	nop

08012240 <forward_lite_pad_constant>:
 8012240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012244:	b085      	sub	sp, #20
 8012246:	4616      	mov	r6, r2
 8012248:	4681      	mov	r9, r0
 801224a:	2b08      	cmp	r3, #8
 801224c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801224e:	460c      	mov	r4, r1
 8012250:	9201      	str	r2, [sp, #4]
 8012252:	e9dd 2011 	ldrd	r2, r0, [sp, #68]	@ 0x44
 8012256:	e9dd 5a0f 	ldrd	r5, sl, [sp, #60]	@ 0x3c
 801225a:	e9dd 7813 	ldrd	r7, r8, [sp, #76]	@ 0x4c
 801225e:	9002      	str	r0, [sp, #8]
 8012260:	d04f      	beq.n	8012302 <forward_lite_pad_constant+0xc2>
 8012262:	2a00      	cmp	r2, #0
 8012264:	dd0f      	ble.n	8012286 <forward_lite_pad_constant+0x46>
 8012266:	9700      	str	r7, [sp, #0]
 8012268:	f04f 0b00 	mov.w	fp, #0
 801226c:	462f      	mov	r7, r5
 801226e:	4615      	mov	r5, r2
 8012270:	44bb      	add	fp, r7
 8012272:	4621      	mov	r1, r4
 8012274:	463a      	mov	r2, r7
 8012276:	4630      	mov	r0, r6
 8012278:	f000 fbb6 	bl	80129e8 <st_int8_copy>
 801227c:	455d      	cmp	r5, fp
 801227e:	443c      	add	r4, r7
 8012280:	dcf6      	bgt.n	8012270 <forward_lite_pad_constant+0x30>
 8012282:	463d      	mov	r5, r7
 8012284:	9f00      	ldr	r7, [sp, #0]
 8012286:	9b01      	ldr	r3, [sp, #4]
 8012288:	2b00      	cmp	r3, #0
 801228a:	dd29      	ble.n	80122e0 <forward_lite_pad_constant+0xa0>
 801228c:	2300      	movs	r3, #0
 801228e:	9300      	str	r3, [sp, #0]
 8012290:	2f00      	cmp	r7, #0
 8012292:	dd0a      	ble.n	80122aa <forward_lite_pad_constant+0x6a>
 8012294:	f04f 0b00 	mov.w	fp, #0
 8012298:	44ab      	add	fp, r5
 801229a:	4621      	mov	r1, r4
 801229c:	462a      	mov	r2, r5
 801229e:	4630      	mov	r0, r6
 80122a0:	f000 fba2 	bl	80129e8 <st_int8_copy>
 80122a4:	455f      	cmp	r7, fp
 80122a6:	442c      	add	r4, r5
 80122a8:	dcf6      	bgt.n	8012298 <forward_lite_pad_constant+0x58>
 80122aa:	4621      	mov	r1, r4
 80122ac:	4648      	mov	r0, r9
 80122ae:	4652      	mov	r2, sl
 80122b0:	4454      	add	r4, sl
 80122b2:	f000 fb99 	bl	80129e8 <st_int8_copy>
 80122b6:	f1b8 0f00 	cmp.w	r8, #0
 80122ba:	44d1      	add	r9, sl
 80122bc:	dd0a      	ble.n	80122d4 <forward_lite_pad_constant+0x94>
 80122be:	f04f 0b00 	mov.w	fp, #0
 80122c2:	44ab      	add	fp, r5
 80122c4:	4621      	mov	r1, r4
 80122c6:	462a      	mov	r2, r5
 80122c8:	4630      	mov	r0, r6
 80122ca:	f000 fb8d 	bl	80129e8 <st_int8_copy>
 80122ce:	45d8      	cmp	r8, fp
 80122d0:	442c      	add	r4, r5
 80122d2:	dcf6      	bgt.n	80122c2 <forward_lite_pad_constant+0x82>
 80122d4:	9b00      	ldr	r3, [sp, #0]
 80122d6:	9a01      	ldr	r2, [sp, #4]
 80122d8:	3301      	adds	r3, #1
 80122da:	429a      	cmp	r2, r3
 80122dc:	9300      	str	r3, [sp, #0]
 80122de:	d1d7      	bne.n	8012290 <forward_lite_pad_constant+0x50>
 80122e0:	9b02      	ldr	r3, [sp, #8]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	dd0a      	ble.n	80122fc <forward_lite_pad_constant+0xbc>
 80122e6:	2700      	movs	r7, #0
 80122e8:	4698      	mov	r8, r3
 80122ea:	442f      	add	r7, r5
 80122ec:	4621      	mov	r1, r4
 80122ee:	462a      	mov	r2, r5
 80122f0:	4630      	mov	r0, r6
 80122f2:	f000 fb79 	bl	80129e8 <st_int8_copy>
 80122f6:	45b8      	cmp	r8, r7
 80122f8:	442c      	add	r4, r5
 80122fa:	dcf6      	bgt.n	80122ea <forward_lite_pad_constant+0xaa>
 80122fc:	b005      	add	sp, #20
 80122fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012302:	f996 6000 	ldrsb.w	r6, [r6]
 8012306:	188b      	adds	r3, r1, r2
 8012308:	4630      	mov	r0, r6
 801230a:	9300      	str	r3, [sp, #0]
 801230c:	f000 fc14 	bl	8012b38 <st_int8_fill>
 8012310:	9b01      	ldr	r3, [sp, #4]
 8012312:	2b00      	cmp	r3, #0
 8012314:	9b00      	ldr	r3, [sp, #0]
 8012316:	dd27      	ble.n	8012368 <forward_lite_pad_constant+0x128>
 8012318:	eb08 020a 	add.w	r2, r8, sl
 801231c:	f04f 0b00 	mov.w	fp, #0
 8012320:	461c      	mov	r4, r3
 8012322:	9303      	str	r3, [sp, #12]
 8012324:	4643      	mov	r3, r8
 8012326:	19d5      	adds	r5, r2, r7
 8012328:	46d8      	mov	r8, fp
 801232a:	eb07 020a 	add.w	r2, r7, sl
 801232e:	469b      	mov	fp, r3
 8012330:	9200      	str	r2, [sp, #0]
 8012332:	4621      	mov	r1, r4
 8012334:	4630      	mov	r0, r6
 8012336:	463a      	mov	r2, r7
 8012338:	f108 0801 	add.w	r8, r8, #1
 801233c:	f000 fbfc 	bl	8012b38 <st_int8_fill>
 8012340:	19e1      	adds	r1, r4, r7
 8012342:	4648      	mov	r0, r9
 8012344:	4652      	mov	r2, sl
 8012346:	f000 fb4f 	bl	80129e8 <st_int8_copy>
 801234a:	9b00      	ldr	r3, [sp, #0]
 801234c:	465a      	mov	r2, fp
 801234e:	4630      	mov	r0, r6
 8012350:	18e1      	adds	r1, r4, r3
 8012352:	44d1      	add	r9, sl
 8012354:	f000 fbf0 	bl	8012b38 <st_int8_fill>
 8012358:	9b01      	ldr	r3, [sp, #4]
 801235a:	442c      	add	r4, r5
 801235c:	4543      	cmp	r3, r8
 801235e:	d1e8      	bne.n	8012332 <forward_lite_pad_constant+0xf2>
 8012360:	461a      	mov	r2, r3
 8012362:	9b03      	ldr	r3, [sp, #12]
 8012364:	fb05 3302 	mla	r3, r5, r2, r3
 8012368:	9a02      	ldr	r2, [sp, #8]
 801236a:	4619      	mov	r1, r3
 801236c:	4630      	mov	r0, r6
 801236e:	b005      	add	sp, #20
 8012370:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012374:	f000 bbe0 	b.w	8012b38 <st_int8_fill>

08012378 <forward_lite_pad_edge>:
 8012378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801237c:	b087      	sub	sp, #28
 801237e:	469b      	mov	fp, r3
 8012380:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012382:	f9bd 8040 	ldrsh.w	r8, [sp, #64]	@ 0x40
 8012386:	18ce      	adds	r6, r1, r3
 8012388:	1e13      	subs	r3, r2, #0
 801238a:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 801238e:	9301      	str	r3, [sp, #4]
 8012390:	e9dd 4a12 	ldrd	r4, sl, [sp, #72]	@ 0x48
 8012394:	dd3d      	ble.n	8012412 <forward_lite_pad_edge+0x9a>
 8012396:	fb04 f308 	mul.w	r3, r4, r8
 801239a:	4607      	mov	r7, r0
 801239c:	4635      	mov	r5, r6
 801239e:	f8cd b014 	str.w	fp, [sp, #20]
 80123a2:	9302      	str	r3, [sp, #8]
 80123a4:	2300      	movs	r3, #0
 80123a6:	e9cd 6103 	strd	r6, r1, [sp, #12]
 80123aa:	9300      	str	r3, [sp, #0]
 80123ac:	f1b9 0f00 	cmp.w	r9, #0
 80123b0:	dd09      	ble.n	80123c6 <forward_lite_pad_edge+0x4e>
 80123b2:	2600      	movs	r6, #0
 80123b4:	4426      	add	r6, r4
 80123b6:	4629      	mov	r1, r5
 80123b8:	4622      	mov	r2, r4
 80123ba:	4638      	mov	r0, r7
 80123bc:	f000 fb14 	bl	80129e8 <st_int8_copy>
 80123c0:	45b1      	cmp	r9, r6
 80123c2:	4425      	add	r5, r4
 80123c4:	dcf6      	bgt.n	80123b4 <forward_lite_pad_edge+0x3c>
 80123c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123c8:	4638      	mov	r0, r7
 80123ca:	4629      	mov	r1, r5
 80123cc:	461a      	mov	r2, r3
 80123ce:	441f      	add	r7, r3
 80123d0:	441d      	add	r5, r3
 80123d2:	f000 fb09 	bl	80129e8 <st_int8_copy>
 80123d6:	f1b8 0f00 	cmp.w	r8, #0
 80123da:	eba7 0a04 	sub.w	sl, r7, r4
 80123de:	dd0c      	ble.n	80123fa <forward_lite_pad_edge+0x82>
 80123e0:	46ab      	mov	fp, r5
 80123e2:	2600      	movs	r6, #0
 80123e4:	3601      	adds	r6, #1
 80123e6:	4659      	mov	r1, fp
 80123e8:	4622      	mov	r2, r4
 80123ea:	4650      	mov	r0, sl
 80123ec:	f000 fafc 	bl	80129e8 <st_int8_copy>
 80123f0:	45b0      	cmp	r8, r6
 80123f2:	44a3      	add	fp, r4
 80123f4:	d1f6      	bne.n	80123e4 <forward_lite_pad_edge+0x6c>
 80123f6:	9b02      	ldr	r3, [sp, #8]
 80123f8:	441d      	add	r5, r3
 80123fa:	9b00      	ldr	r3, [sp, #0]
 80123fc:	9a01      	ldr	r2, [sp, #4]
 80123fe:	3301      	adds	r3, #1
 8012400:	429a      	cmp	r2, r3
 8012402:	9300      	str	r3, [sp, #0]
 8012404:	d1d2      	bne.n	80123ac <forward_lite_pad_edge+0x34>
 8012406:	f8dd b014 	ldr.w	fp, [sp, #20]
 801240a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 801240e:	e9dd 6103 	ldrd	r6, r1, [sp, #12]
 8012412:	42b1      	cmp	r1, r6
 8012414:	d00a      	beq.n	801242c <forward_lite_pad_edge+0xb4>
 8012416:	460c      	mov	r4, r1
 8012418:	460d      	mov	r5, r1
 801241a:	4621      	mov	r1, r4
 801241c:	4454      	add	r4, sl
 801241e:	4652      	mov	r2, sl
 8012420:	4630      	mov	r0, r6
 8012422:	f000 fae1 	bl	80129e8 <st_int8_copy>
 8012426:	42a6      	cmp	r6, r4
 8012428:	d1f7      	bne.n	801241a <forward_lite_pad_edge+0xa2>
 801242a:	4629      	mov	r1, r5
 801242c:	9b01      	ldr	r3, [sp, #4]
 801242e:	445b      	add	r3, fp
 8012430:	3b01      	subs	r3, #1
 8012432:	fb0a 1503 	mla	r5, sl, r3, r1
 8012436:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012438:	18ec      	adds	r4, r5, r3
 801243a:	42a5      	cmp	r5, r4
 801243c:	d009      	beq.n	8012452 <forward_lite_pad_edge+0xda>
 801243e:	f1ca 0600 	rsb	r6, sl, #0
 8012442:	4621      	mov	r1, r4
 8012444:	4434      	add	r4, r6
 8012446:	4652      	mov	r2, sl
 8012448:	4628      	mov	r0, r5
 801244a:	f000 facd 	bl	80129e8 <st_int8_copy>
 801244e:	42a5      	cmp	r5, r4
 8012450:	d1f7      	bne.n	8012442 <forward_lite_pad_edge+0xca>
 8012452:	b007      	add	sp, #28
 8012454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012458 <forward_lite_pad_reflect>:
 8012458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801245c:	b08f      	sub	sp, #60	@ 0x3c
 801245e:	460d      	mov	r5, r1
 8012460:	2b00      	cmp	r3, #0
 8012462:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8012464:	9002      	str	r0, [sp, #8]
 8012466:	440f      	add	r7, r1
 8012468:	f9bd 1084 	ldrsh.w	r1, [sp, #132]	@ 0x84
 801246c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801246e:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8012472:	f8dd 9078 	ldr.w	r9, [sp, #120]	@ 0x78
 8012476:	f9bd e07c 	ldrsh.w	lr, [sp, #124]	@ 0x7c
 801247a:	f9bd c080 	ldrsh.w	ip, [sp, #128]	@ 0x80
 801247e:	f8dd a08c 	ldr.w	sl, [sp, #140]	@ 0x8c
 8012482:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012484:	9307      	str	r3, [sp, #28]
 8012486:	e9dd 461c 	ldrd	r4, r6, [sp, #112]	@ 0x70
 801248a:	dd61      	ble.n	8012550 <forward_lite_pad_reflect+0xf8>
 801248c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 801248e:	4486      	add	lr, r0
 8012490:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8012492:	fb02 f20e 	mul.w	r2, r2, lr
 8012496:	440b      	add	r3, r1
 8012498:	fb04 f100 	mul.w	r1, r4, r0
 801249c:	9206      	str	r2, [sp, #24]
 801249e:	4453      	add	r3, sl
 80124a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80124a2:	9902      	ldr	r1, [sp, #8]
 80124a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80124a6:	eb07 030a 	add.w	r3, r7, sl
 80124aa:	f1c9 0a00 	rsb	sl, r9, #0
 80124ae:	950c      	str	r5, [sp, #48]	@ 0x30
 80124b0:	9301      	str	r3, [sp, #4]
 80124b2:	1e83      	subs	r3, r0, #2
 80124b4:	961d      	str	r6, [sp, #116]	@ 0x74
 80124b6:	fb04 1303 	mla	r3, r4, r3, r1
 80124ba:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 80124be:	9304      	str	r3, [sp, #16]
 80124c0:	fb08 230c 	mla	r3, r8, ip, r2
 80124c4:	fb09 5303 	mla	r3, r9, r3, r5
 80124c8:	9303      	str	r3, [sp, #12]
 80124ca:	fb09 f308 	mul.w	r3, r9, r8
 80124ce:	9308      	str	r3, [sp, #32]
 80124d0:	2300      	movs	r3, #0
 80124d2:	9305      	str	r3, [sp, #20]
 80124d4:	9b01      	ldr	r3, [sp, #4]
 80124d6:	42bb      	cmp	r3, r7
 80124d8:	d00a      	beq.n	80124f0 <forward_lite_pad_reflect+0x98>
 80124da:	461d      	mov	r5, r3
 80124dc:	9e02      	ldr	r6, [sp, #8]
 80124de:	4455      	add	r5, sl
 80124e0:	4426      	add	r6, r4
 80124e2:	4622      	mov	r2, r4
 80124e4:	4629      	mov	r1, r5
 80124e6:	4630      	mov	r0, r6
 80124e8:	f000 fa7e 	bl	80129e8 <st_int8_copy>
 80124ec:	42bd      	cmp	r5, r7
 80124ee:	d1f6      	bne.n	80124de <forward_lite_pad_reflect+0x86>
 80124f0:	9b02      	ldr	r3, [sp, #8]
 80124f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80124f4:	4618      	mov	r0, r3
 80124f6:	9901      	ldr	r1, [sp, #4]
 80124f8:	4413      	add	r3, r2
 80124fa:	9302      	str	r3, [sp, #8]
 80124fc:	f000 fa74 	bl	80129e8 <st_int8_copy>
 8012500:	9b06      	ldr	r3, [sp, #24]
 8012502:	4543      	cmp	r3, r8
 8012504:	da0d      	bge.n	8012522 <forward_lite_pad_reflect+0xca>
 8012506:	461d      	mov	r5, r3
 8012508:	e9dd b603 	ldrd	fp, r6, [sp, #12]
 801250c:	3501      	adds	r5, #1
 801250e:	4659      	mov	r1, fp
 8012510:	4630      	mov	r0, r6
 8012512:	4622      	mov	r2, r4
 8012514:	f000 fa68 	bl	80129e8 <st_int8_copy>
 8012518:	45a8      	cmp	r8, r5
 801251a:	44cb      	add	fp, r9
 801251c:	eba6 0604 	sub.w	r6, r6, r4
 8012520:	d1f4      	bne.n	801250c <forward_lite_pad_reflect+0xb4>
 8012522:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012524:	9901      	ldr	r1, [sp, #4]
 8012526:	4417      	add	r7, r2
 8012528:	9b05      	ldr	r3, [sp, #20]
 801252a:	4411      	add	r1, r2
 801252c:	9a04      	ldr	r2, [sp, #16]
 801252e:	3301      	adds	r3, #1
 8012530:	9101      	str	r1, [sp, #4]
 8012532:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012534:	9305      	str	r3, [sp, #20]
 8012536:	440a      	add	r2, r1
 8012538:	9908      	ldr	r1, [sp, #32]
 801253a:	9204      	str	r2, [sp, #16]
 801253c:	9a03      	ldr	r2, [sp, #12]
 801253e:	440a      	add	r2, r1
 8012540:	9203      	str	r2, [sp, #12]
 8012542:	9a07      	ldr	r2, [sp, #28]
 8012544:	429a      	cmp	r2, r3
 8012546:	d1c5      	bne.n	80124d4 <forward_lite_pad_reflect+0x7c>
 8012548:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 801254a:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 801254c:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8012550:	fb0c f406 	mul.w	r4, ip, r6
 8012554:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8012558:	42a5      	cmp	r5, r4
 801255a:	d00b      	beq.n	8012574 <forward_lite_pad_reflect+0x11c>
 801255c:	f1c6 0800 	rsb	r8, r6, #0
 8012560:	462f      	mov	r7, r5
 8012562:	4639      	mov	r1, r7
 8012564:	4620      	mov	r0, r4
 8012566:	4437      	add	r7, r6
 8012568:	4444      	add	r4, r8
 801256a:	4632      	mov	r2, r6
 801256c:	f000 fa3c 	bl	80129e8 <st_int8_copy>
 8012570:	42a7      	cmp	r7, r4
 8012572:	d1f6      	bne.n	8012562 <forward_lite_pad_reflect+0x10a>
 8012574:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012576:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012578:	3b01      	subs	r3, #1
 801257a:	fb06 f404 	mul.w	r4, r6, r4
 801257e:	fb06 5503 	mla	r5, r6, r3, r5
 8012582:	eba5 0444 	sub.w	r4, r5, r4, lsl #1
 8012586:	42a5      	cmp	r5, r4
 8012588:	d009      	beq.n	801259e <forward_lite_pad_reflect+0x146>
 801258a:	4277      	negs	r7, r6
 801258c:	4629      	mov	r1, r5
 801258e:	4620      	mov	r0, r4
 8012590:	443d      	add	r5, r7
 8012592:	4434      	add	r4, r6
 8012594:	4632      	mov	r2, r6
 8012596:	f000 fa27 	bl	80129e8 <st_int8_copy>
 801259a:	42a5      	cmp	r5, r4
 801259c:	d1f6      	bne.n	801258c <forward_lite_pad_reflect+0x134>
 801259e:	b00f      	add	sp, #60	@ 0x3c
 80125a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080125a4 <align_factor_ch>:
 80125a4:	b361      	cbz	r1, 8012600 <align_factor_ch+0x5c>
 80125a6:	ee80 7a20 	vdiv.f32	s14, s0, s1
 80125aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80125ae:	b570      	push	{r4, r5, r6, lr}
 80125b0:	1e9d      	subs	r5, r3, #2
 80125b2:	1f14      	subs	r4, r2, #4
 80125b4:	2600      	movs	r6, #0
 80125b6:	ecf0 7a01 	vldmia	r0!, {s15}
 80125ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80125be:	ee17 ea90 	vmov	lr, s15
 80125c2:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 80125c6:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 80125ca:	f1be 0f00 	cmp.w	lr, #0
 80125ce:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 80125d2:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 80125d6:	bfb8      	it	lt
 80125d8:	f1cc 0c00 	rsblt	ip, ip, #0
 80125dc:	2a1f      	cmp	r2, #31
 80125de:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 80125e2:	dc06      	bgt.n	80125f2 <align_factor_ch+0x4e>
 80125e4:	4281      	cmp	r1, r0
 80125e6:	f825 2f02 	strh.w	r2, [r5, #2]!
 80125ea:	f844 3f04 	str.w	r3, [r4, #4]!
 80125ee:	d1e2      	bne.n	80125b6 <align_factor_ch+0x12>
 80125f0:	bd70      	pop	{r4, r5, r6, pc}
 80125f2:	4281      	cmp	r1, r0
 80125f4:	f825 6f02 	strh.w	r6, [r5, #2]!
 80125f8:	f844 6f04 	str.w	r6, [r4, #4]!
 80125fc:	d1db      	bne.n	80125b6 <align_factor_ch+0x12>
 80125fe:	bd70      	pop	{r4, r5, r6, pc}
 8012600:	4770      	bx	lr
 8012602:	bf00      	nop

08012604 <st_int8_to16_dual>:
 8012604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012608:	085f      	lsrs	r7, r3, #1
 801260a:	4616      	mov	r6, r2
 801260c:	4698      	mov	r8, r3
 801260e:	eb00 0c02 	add.w	ip, r0, r2
 8012612:	f000 80b9 	beq.w	8012788 <st_int8_to16_dual+0x184>
 8012616:	f1a2 0510 	sub.w	r5, r2, #16
 801261a:	1f14      	subs	r4, r2, #4
 801261c:	2d00      	cmp	r5, #0
 801261e:	f04f 0200 	mov.w	r2, #0
 8012622:	db73      	blt.n	801270c <st_int8_to16_dual+0x108>
 8012624:	f8d0 e000 	ldr.w	lr, [r0]
 8012628:	f8dc 3000 	ldr.w	r3, [ip]
 801262c:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8012630:	fa2f fe8e 	sxtb16	lr, lr
 8012634:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8012638:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 801263c:	fa2f f993 	sxtb16	r9, r3, ror #8
 8012640:	f8c1 e000 	str.w	lr, [r1]
 8012644:	f8c1 a008 	str.w	sl, [r1, #8]
 8012648:	fa2f f383 	sxtb16	r3, r3
 801264c:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 8012650:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 8012654:	f8c1 e00c 	str.w	lr, [r1, #12]
 8012658:	604b      	str	r3, [r1, #4]
 801265a:	f8d0 e004 	ldr.w	lr, [r0, #4]
 801265e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8012662:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8012666:	fa2f fe8e 	sxtb16	lr, lr
 801266a:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 801266e:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8012672:	fa2f f993 	sxtb16	r9, r3, ror #8
 8012676:	f8c1 e010 	str.w	lr, [r1, #16]
 801267a:	f8c1 a018 	str.w	sl, [r1, #24]
 801267e:	fa2f f383 	sxtb16	r3, r3
 8012682:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 8012686:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 801268a:	f8c1 e01c 	str.w	lr, [r1, #28]
 801268e:	614b      	str	r3, [r1, #20]
 8012690:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8012694:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8012698:	fa2f f99e 	sxtb16	r9, lr, ror #8
 801269c:	fa2f fe8e 	sxtb16	lr, lr
 80126a0:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 80126a4:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 80126a8:	fa2f f993 	sxtb16	r9, r3, ror #8
 80126ac:	3010      	adds	r0, #16
 80126ae:	f10c 0c10 	add.w	ip, ip, #16
 80126b2:	f8c1 e020 	str.w	lr, [r1, #32]
 80126b6:	f8c1 a028 	str.w	sl, [r1, #40]	@ 0x28
 80126ba:	fa2f f383 	sxtb16	r3, r3
 80126be:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 80126c2:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 80126c6:	f8c1 e02c 	str.w	lr, [r1, #44]	@ 0x2c
 80126ca:	624b      	str	r3, [r1, #36]	@ 0x24
 80126cc:	f850 ec04 	ldr.w	lr, [r0, #-4]
 80126d0:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 80126d4:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 80126d8:	fa2f fe8e 	sxtb16	lr, lr
 80126dc:	eaca 492e 	pkhtb	r9, sl, lr, asr #16
 80126e0:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 80126e4:	fa2f fa93 	sxtb16	sl, r3, ror #8
 80126e8:	3210      	adds	r2, #16
 80126ea:	f8c1 e030 	str.w	lr, [r1, #48]	@ 0x30
 80126ee:	f8c1 9038 	str.w	r9, [r1, #56]	@ 0x38
 80126f2:	3140      	adds	r1, #64	@ 0x40
 80126f4:	42aa      	cmp	r2, r5
 80126f6:	fa2f f383 	sxtb16	r3, r3
 80126fa:	eaca 4e23 	pkhtb	lr, sl, r3, asr #16
 80126fe:	eac3 430a 	pkhbt	r3, r3, sl, lsl #16
 8012702:	f841 ec04 	str.w	lr, [r1, #-4]
 8012706:	f841 3c0c 	str.w	r3, [r1, #-12]
 801270a:	dd8b      	ble.n	8012624 <st_int8_to16_dual+0x20>
 801270c:	4294      	cmp	r4, r2
 801270e:	db1e      	blt.n	801274e <st_int8_to16_dual+0x14a>
 8012710:	f850 3b04 	ldr.w	r3, [r0], #4
 8012714:	f85c eb04 	ldr.w	lr, [ip], #4
 8012718:	fa2f fa93 	sxtb16	sl, r3, ror #8
 801271c:	fa2f f383 	sxtb16	r3, r3
 8012720:	eaca 4923 	pkhtb	r9, sl, r3, asr #16
 8012724:	eac3 430a 	pkhbt	r3, r3, sl, lsl #16
 8012728:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 801272c:	3204      	adds	r2, #4
 801272e:	600b      	str	r3, [r1, #0]
 8012730:	f8c1 9008 	str.w	r9, [r1, #8]
 8012734:	3110      	adds	r1, #16
 8012736:	42a2      	cmp	r2, r4
 8012738:	fa2f fe8e 	sxtb16	lr, lr
 801273c:	eaca 432e 	pkhtb	r3, sl, lr, asr #16
 8012740:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 8012744:	f841 3c04 	str.w	r3, [r1, #-4]
 8012748:	f841 ec0c 	str.w	lr, [r1, #-12]
 801274c:	dde0      	ble.n	8012710 <st_int8_to16_dual+0x10c>
 801274e:	4296      	cmp	r6, r2
 8012750:	dd40      	ble.n	80127d4 <st_int8_to16_dual+0x1d0>
 8012752:	1ab2      	subs	r2, r6, r2
 8012754:	1d0b      	adds	r3, r1, #4
 8012756:	46e6      	mov	lr, ip
 8012758:	eb00 0a02 	add.w	sl, r0, r2
 801275c:	f910 9b01 	ldrsb.w	r9, [r0], #1
 8012760:	3304      	adds	r3, #4
 8012762:	f823 9c08 	strh.w	r9, [r3, #-8]
 8012766:	4550      	cmp	r0, sl
 8012768:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 801276c:	f823 9c06 	strh.w	r9, [r3, #-6]
 8012770:	d1f4      	bne.n	801275c <st_int8_to16_dual+0x158>
 8012772:	4494      	add	ip, r2
 8012774:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012778:	3f01      	subs	r7, #1
 801277a:	eb0a 0006 	add.w	r0, sl, r6
 801277e:	44b4      	add	ip, r6
 8012780:	b2bf      	uxth	r7, r7
 8012782:	2f00      	cmp	r7, #0
 8012784:	f47f af4a 	bne.w	801261c <st_int8_to16_dual+0x18>
 8012788:	f018 0f01 	tst.w	r8, #1
 801278c:	d020      	beq.n	80127d0 <st_int8_to16_dual+0x1cc>
 801278e:	1f37      	subs	r7, r6, #4
 8012790:	f04f 0200 	mov.w	r2, #0
 8012794:	d411      	bmi.n	80127ba <st_int8_to16_dual+0x1b6>
 8012796:	f850 3b04 	ldr.w	r3, [r0], #4
 801279a:	fa2f f493 	sxtb16	r4, r3, ror #8
 801279e:	3204      	adds	r2, #4
 80127a0:	3108      	adds	r1, #8
 80127a2:	fa2f f383 	sxtb16	r3, r3
 80127a6:	4297      	cmp	r7, r2
 80127a8:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 80127ac:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 80127b0:	f841 5c04 	str.w	r5, [r1, #-4]
 80127b4:	f841 3c08 	str.w	r3, [r1, #-8]
 80127b8:	daed      	bge.n	8012796 <st_int8_to16_dual+0x192>
 80127ba:	4296      	cmp	r6, r2
 80127bc:	dd08      	ble.n	80127d0 <st_int8_to16_dual+0x1cc>
 80127be:	1ab3      	subs	r3, r6, r2
 80127c0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80127c4:	f910 2b01 	ldrsb.w	r2, [r0], #1
 80127c8:	f821 2b02 	strh.w	r2, [r1], #2
 80127cc:	428b      	cmp	r3, r1
 80127ce:	d1f9      	bne.n	80127c4 <st_int8_to16_dual+0x1c0>
 80127d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127d4:	4682      	mov	sl, r0
 80127d6:	e7cf      	b.n	8012778 <st_int8_to16_dual+0x174>

080127d8 <ai_padding_opt_init>:
 80127d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80127dc:	2700      	movs	r7, #0
 80127de:	9c07      	ldr	r4, [sp, #28]
 80127e0:	e9c0 7700 	strd	r7, r7, [r0]
 80127e4:	6087      	str	r7, [r0, #8]
 80127e6:	46b9      	mov	r9, r7
 80127e8:	690e      	ldr	r6, [r1, #16]
 80127ea:	f1c6 0c00 	rsb	ip, r6, #0
 80127ee:	689e      	ldr	r6, [r3, #8]
 80127f0:	42be      	cmp	r6, r7
 80127f2:	dd1c      	ble.n	801282e <ai_padding_opt_init+0x56>
 80127f4:	463e      	mov	r6, r7
 80127f6:	46be      	mov	lr, r7
 80127f8:	e010      	b.n	801281c <ai_padding_opt_init+0x44>
 80127fa:	6895      	ldr	r5, [r2, #8]
 80127fc:	eba5 080c 	sub.w	r8, r5, ip
 8012800:	68a5      	ldr	r5, [r4, #8]
 8012802:	45a8      	cmp	r8, r5
 8012804:	da10      	bge.n	8012828 <ai_padding_opt_init+0x50>
 8012806:	f109 0901 	add.w	r9, r9, #1
 801280a:	f8c0 9008 	str.w	r9, [r0, #8]
 801280e:	688d      	ldr	r5, [r1, #8]
 8012810:	f10e 0e01 	add.w	lr, lr, #1
 8012814:	44ac      	add	ip, r5
 8012816:	689d      	ldr	r5, [r3, #8]
 8012818:	4575      	cmp	r5, lr
 801281a:	dd09      	ble.n	8012830 <ai_padding_opt_init+0x58>
 801281c:	f1bc 0f00 	cmp.w	ip, #0
 8012820:	daeb      	bge.n	80127fa <ai_padding_opt_init+0x22>
 8012822:	3601      	adds	r6, #1
 8012824:	6006      	str	r6, [r0, #0]
 8012826:	e7f2      	b.n	801280e <ai_padding_opt_init+0x36>
 8012828:	3701      	adds	r7, #1
 801282a:	6047      	str	r7, [r0, #4]
 801282c:	e7ef      	b.n	801280e <ai_padding_opt_init+0x36>
 801282e:	463e      	mov	r6, r7
 8012830:	2500      	movs	r5, #0
 8012832:	f8c0 9014 	str.w	r9, [r0, #20]
 8012836:	e9c0 6703 	strd	r6, r7, [r0, #12]
 801283a:	e9c0 5506 	strd	r5, r5, [r0, #24]
 801283e:	6205      	str	r5, [r0, #32]
 8012840:	694e      	ldr	r6, [r1, #20]
 8012842:	f1c6 0c00 	rsb	ip, r6, #0
 8012846:	685e      	ldr	r6, [r3, #4]
 8012848:	42ae      	cmp	r6, r5
 801284a:	dd1c      	ble.n	8012886 <ai_padding_opt_init+0xae>
 801284c:	46ae      	mov	lr, r5
 801284e:	e00f      	b.n	8012870 <ai_padding_opt_init+0x98>
 8012850:	6855      	ldr	r5, [r2, #4]
 8012852:	6866      	ldr	r6, [r4, #4]
 8012854:	eba5 050c 	sub.w	r5, r5, ip
 8012858:	42b5      	cmp	r5, r6
 801285a:	da10      	bge.n	801287e <ai_padding_opt_init+0xa6>
 801285c:	6a05      	ldr	r5, [r0, #32]
 801285e:	3501      	adds	r5, #1
 8012860:	6205      	str	r5, [r0, #32]
 8012862:	68cd      	ldr	r5, [r1, #12]
 8012864:	f10e 0e01 	add.w	lr, lr, #1
 8012868:	44ac      	add	ip, r5
 801286a:	685d      	ldr	r5, [r3, #4]
 801286c:	4575      	cmp	r5, lr
 801286e:	dd0a      	ble.n	8012886 <ai_padding_opt_init+0xae>
 8012870:	f1bc 0f00 	cmp.w	ip, #0
 8012874:	daec      	bge.n	8012850 <ai_padding_opt_init+0x78>
 8012876:	6985      	ldr	r5, [r0, #24]
 8012878:	3501      	adds	r5, #1
 801287a:	6185      	str	r5, [r0, #24]
 801287c:	e7f1      	b.n	8012862 <ai_padding_opt_init+0x8a>
 801287e:	69c5      	ldr	r5, [r0, #28]
 8012880:	3501      	adds	r5, #1
 8012882:	61c5      	str	r5, [r0, #28]
 8012884:	e7ed      	b.n	8012862 <ai_padding_opt_init+0x8a>
 8012886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801288a:	bf00      	nop

0801288c <ai_padding_opt_phase1>:
 801288c:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 8012890:	b923      	cbnz	r3, 801289c <ai_padding_opt_phase1+0x10>
 8012892:	b17a      	cbz	r2, 80128b4 <ai_padding_opt_phase1+0x28>
 8012894:	3a01      	subs	r2, #1
 8012896:	8483      	strh	r3, [r0, #36]	@ 0x24
 8012898:	61c2      	str	r2, [r0, #28]
 801289a:	e004      	b.n	80128a6 <ai_padding_opt_phase1+0x1a>
 801289c:	b152      	cbz	r2, 80128b4 <ai_padding_opt_phase1+0x28>
 801289e:	2201      	movs	r2, #1
 80128a0:	3b01      	subs	r3, #1
 80128a2:	8482      	strh	r2, [r0, #36]	@ 0x24
 80128a4:	6183      	str	r3, [r0, #24]
 80128a6:	68c3      	ldr	r3, [r0, #12]
 80128a8:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 80128ac:	6003      	str	r3, [r0, #0]
 80128ae:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80128b2:	4770      	bx	lr
 80128b4:	6a03      	ldr	r3, [r0, #32]
 80128b6:	2201      	movs	r2, #1
 80128b8:	3b01      	subs	r3, #1
 80128ba:	8482      	strh	r2, [r0, #36]	@ 0x24
 80128bc:	6203      	str	r3, [r0, #32]
 80128be:	e7f2      	b.n	80128a6 <ai_padding_opt_phase1+0x1a>

080128c0 <st_sssa8_ch_convolve_rank1upd>:
 80128c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128c4:	b087      	sub	sp, #28
 80128c6:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 80128ca:	f99d a048 	ldrsb.w	sl, [sp, #72]	@ 0x48
 80128ce:	fb13 f304 	smulbb	r3, r3, r4
 80128d2:	fb13 f400 	smulbb	r4, r3, r0
 80128d6:	4613      	mov	r3, r2
 80128d8:	4608      	mov	r0, r1
 80128da:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80128dc:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d077      	beq.n	80129d2 <st_sssa8_ch_convolve_rank1upd+0x112>
 80128e2:	b2a4      	uxth	r4, r4
 80128e4:	f1a1 0804 	sub.w	r8, r1, #4
 80128e8:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 80128ec:	08a7      	lsrs	r7, r4, #2
 80128ee:	f004 0403 	and.w	r4, r4, #3
 80128f2:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
 80128f6:	f1a7 0281 	sub.w	r2, r7, #129	@ 0x81
 80128fa:	f1a7 0380 	sub.w	r3, r7, #128	@ 0x80
 80128fe:	1e66      	subs	r6, r4, #1
 8012900:	f3c2 12c8 	ubfx	r2, r2, #7, #9
 8012904:	b2b6      	uxth	r6, r6
 8012906:	ebc2 2142 	rsb	r1, r2, r2, lsl #9
 801290a:	eb03 13c1 	add.w	r3, r3, r1, lsl #7
 801290e:	0251      	lsls	r1, r2, #9
 8012910:	3201      	adds	r2, #1
 8012912:	b29b      	uxth	r3, r3
 8012914:	0252      	lsls	r2, r2, #9
 8012916:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 801291a:	461d      	mov	r5, r3
 801291c:	4633      	mov	r3, r6
 801291e:	9201      	str	r2, [sp, #4]
 8012920:	1c72      	adds	r2, r6, #1
 8012922:	9102      	str	r1, [sp, #8]
 8012924:	9203      	str	r2, [sp, #12]
 8012926:	2f80      	cmp	r7, #128	@ 0x80
 8012928:	d958      	bls.n	80129dc <st_sssa8_ch_convolve_rank1upd+0x11c>
 801292a:	9a02      	ldr	r2, [sp, #8]
 801292c:	f500 7600 	add.w	r6, r0, #512	@ 0x200
 8012930:	f04f 0c00 	mov.w	ip, #0
 8012934:	eb00 0e02 	add.w	lr, r0, r2
 8012938:	e9cd 9304 	strd	r9, r3, [sp, #16]
 801293c:	f5a6 7900 	sub.w	r9, r6, #512	@ 0x200
 8012940:	2200      	movs	r2, #0
 8012942:	f859 3b04 	ldr.w	r3, [r9], #4
 8012946:	fa2f f183 	sxtb16	r1, r3
 801294a:	45b1      	cmp	r9, r6
 801294c:	ea4f 2333 	mov.w	r3, r3, ror #8
 8012950:	fa92 f211 	qadd16	r2, r2, r1
 8012954:	fa2f f383 	sxtb16	r3, r3
 8012958:	fa92 f213 	qadd16	r2, r2, r3
 801295c:	d1f1      	bne.n	8012942 <st_sssa8_ch_convolve_rank1upd+0x82>
 801295e:	f509 7600 	add.w	r6, r9, #512	@ 0x200
 8012962:	b213      	sxth	r3, r2
 8012964:	4576      	cmp	r6, lr
 8012966:	eb03 4322 	add.w	r3, r3, r2, asr #16
 801296a:	449c      	add	ip, r3
 801296c:	d1e6      	bne.n	801293c <st_sssa8_ch_convolve_rank1upd+0x7c>
 801296e:	9a01      	ldr	r2, [sp, #4]
 8012970:	e9dd 9304 	ldrd	r9, r3, [sp, #16]
 8012974:	1886      	adds	r6, r0, r2
 8012976:	4628      	mov	r0, r5
 8012978:	b370      	cbz	r0, 80129d8 <st_sssa8_ch_convolve_rank1upd+0x118>
 801297a:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 801297e:	2100      	movs	r1, #0
 8012980:	f856 2b04 	ldr.w	r2, [r6], #4
 8012984:	fa2f fe82 	sxtb16	lr, r2
 8012988:	4286      	cmp	r6, r0
 801298a:	ea4f 2232 	mov.w	r2, r2, ror #8
 801298e:	fa91 f11e 	qadd16	r1, r1, lr
 8012992:	fa2f f282 	sxtb16	r2, r2
 8012996:	fa91 f112 	qadd16	r1, r1, r2
 801299a:	d1f1      	bne.n	8012980 <st_sssa8_ch_convolve_rank1upd+0xc0>
 801299c:	b20a      	sxth	r2, r1
 801299e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 80129a2:	4494      	add	ip, r2
 80129a4:	b16c      	cbz	r4, 80129c2 <st_sssa8_ch_convolve_rank1upd+0x102>
 80129a6:	f990 2000 	ldrsb.w	r2, [r0]
 80129aa:	4494      	add	ip, r2
 80129ac:	b13b      	cbz	r3, 80129be <st_sssa8_ch_convolve_rank1upd+0xfe>
 80129ae:	f990 2001 	ldrsb.w	r2, [r0, #1]
 80129b2:	2c02      	cmp	r4, #2
 80129b4:	4494      	add	ip, r2
 80129b6:	d002      	beq.n	80129be <st_sssa8_ch_convolve_rank1upd+0xfe>
 80129b8:	f990 2002 	ldrsb.w	r2, [r0, #2]
 80129bc:	4494      	add	ip, r2
 80129be:	9a03      	ldr	r2, [sp, #12]
 80129c0:	4410      	add	r0, r2
 80129c2:	f858 2f04 	ldr.w	r2, [r8, #4]!
 80129c6:	fb0c 221a 	mls	r2, ip, sl, r2
 80129ca:	f849 2b04 	str.w	r2, [r9], #4
 80129ce:	45d9      	cmp	r9, fp
 80129d0:	d1a9      	bne.n	8012926 <st_sssa8_ch_convolve_rank1upd+0x66>
 80129d2:	b007      	add	sp, #28
 80129d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129d8:	4630      	mov	r0, r6
 80129da:	e7e3      	b.n	80129a4 <st_sssa8_ch_convolve_rank1upd+0xe4>
 80129dc:	4606      	mov	r6, r0
 80129de:	f04f 0c00 	mov.w	ip, #0
 80129e2:	4638      	mov	r0, r7
 80129e4:	e7c8      	b.n	8012978 <st_sssa8_ch_convolve_rank1upd+0xb8>
 80129e6:	bf00      	nop

080129e8 <st_int8_copy>:
 80129e8:	4288      	cmp	r0, r1
 80129ea:	d00e      	beq.n	8012a0a <st_int8_copy+0x22>
 80129ec:	b16a      	cbz	r2, 8012a0a <st_int8_copy+0x22>
 80129ee:	4288      	cmp	r0, r1
 80129f0:	eb00 0302 	add.w	r3, r0, r2
 80129f4:	d20a      	bcs.n	8012a0c <st_int8_copy+0x24>
 80129f6:	4299      	cmp	r1, r3
 80129f8:	d208      	bcs.n	8012a0c <st_int8_copy+0x24>
 80129fa:	440a      	add	r2, r1
 80129fc:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8012a00:	4298      	cmp	r0, r3
 8012a02:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8012a06:	d1f9      	bne.n	80129fc <st_int8_copy+0x14>
 8012a08:	4770      	bx	lr
 8012a0a:	4770      	bx	lr
 8012a0c:	2a03      	cmp	r2, #3
 8012a0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a12:	d81b      	bhi.n	8012a4c <st_int8_copy+0x64>
 8012a14:	1e54      	subs	r4, r2, #1
 8012a16:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a1a:	f801 3b01 	strb.w	r3, [r1], #1
 8012a1e:	b19c      	cbz	r4, 8012a48 <st_int8_copy+0x60>
 8012a20:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a24:	f801 3b01 	strb.w	r3, [r1], #1
 8012a28:	2a02      	cmp	r2, #2
 8012a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8012a2e:	bf18      	it	ne
 8012a30:	2200      	movne	r2, #0
 8012a32:	2c01      	cmp	r4, #1
 8012a34:	d008      	beq.n	8012a48 <st_int8_copy+0x60>
 8012a36:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a3a:	f801 3b01 	strb.w	r3, [r1], #1
 8012a3e:	b11a      	cbz	r2, 8012a48 <st_int8_copy+0x60>
 8012a40:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a44:	f801 3b01 	strb.w	r3, [r1], #1
 8012a48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a4c:	f001 0e03 	and.w	lr, r1, #3
 8012a50:	f000 0803 	and.w	r8, r0, #3
 8012a54:	f1ce 0304 	rsb	r3, lr, #4
 8012a58:	eba2 0c03 	sub.w	ip, r2, r3
 8012a5c:	f1ce 0203 	rsb	r2, lr, #3
 8012a60:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a64:	f801 3b01 	strb.w	r3, [r1], #1
 8012a68:	b182      	cbz	r2, 8012a8c <st_int8_copy+0xa4>
 8012a6a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a6e:	f801 3b01 	strb.w	r3, [r1], #1
 8012a72:	2a01      	cmp	r2, #1
 8012a74:	d00a      	beq.n	8012a8c <st_int8_copy+0xa4>
 8012a76:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a7a:	f801 3b01 	strb.w	r3, [r1], #1
 8012a7e:	f1be 0f01 	cmp.w	lr, #1
 8012a82:	d003      	beq.n	8012a8c <st_int8_copy+0xa4>
 8012a84:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012a88:	f801 3b01 	strb.w	r3, [r1], #1
 8012a8c:	45c6      	cmp	lr, r8
 8012a8e:	d02a      	beq.n	8012ae6 <st_int8_copy+0xfe>
 8012a90:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8012a94:	d00a      	beq.n	8012aac <st_int8_copy+0xc4>
 8012a96:	f850 3b04 	ldr.w	r3, [r0], #4
 8012a9a:	f850 4b04 	ldr.w	r4, [r0], #4
 8012a9e:	f850 5b04 	ldr.w	r5, [r0], #4
 8012aa2:	f850 6b04 	ldr.w	r6, [r0], #4
 8012aa6:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8012aa8:	3a01      	subs	r2, #1
 8012aaa:	d1f4      	bne.n	8012a96 <st_int8_copy+0xae>
 8012aac:	f01c 0f08 	tst.w	ip, #8
 8012ab0:	d004      	beq.n	8012abc <st_int8_copy+0xd4>
 8012ab2:	f850 3b04 	ldr.w	r3, [r0], #4
 8012ab6:	f850 4b04 	ldr.w	r4, [r0], #4
 8012aba:	c118      	stmia	r1!, {r3, r4}
 8012abc:	f01c 0f04 	tst.w	ip, #4
 8012ac0:	d003      	beq.n	8012aca <st_int8_copy+0xe2>
 8012ac2:	f850 3b04 	ldr.w	r3, [r0], #4
 8012ac6:	f841 3b04 	str.w	r3, [r1], #4
 8012aca:	f01c 0f02 	tst.w	ip, #2
 8012ace:	d003      	beq.n	8012ad8 <st_int8_copy+0xf0>
 8012ad0:	f830 3b02 	ldrh.w	r3, [r0], #2
 8012ad4:	f821 3b02 	strh.w	r3, [r1], #2
 8012ad8:	f01c 0f01 	tst.w	ip, #1
 8012adc:	d0b4      	beq.n	8012a48 <st_int8_copy+0x60>
 8012ade:	7803      	ldrb	r3, [r0, #0]
 8012ae0:	700b      	strb	r3, [r1, #0]
 8012ae2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ae6:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8012aea:	d00e      	beq.n	8012b0a <st_int8_copy+0x122>
 8012aec:	4688      	mov	r8, r1
 8012aee:	4686      	mov	lr, r0
 8012af0:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012af4:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012af8:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012afc:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012b00:	f1b9 0901 	subs.w	r9, r9, #1
 8012b04:	4641      	mov	r1, r8
 8012b06:	4670      	mov	r0, lr
 8012b08:	d1f0      	bne.n	8012aec <st_int8_copy+0x104>
 8012b0a:	f01c 0f20 	tst.w	ip, #32
 8012b0e:	d007      	beq.n	8012b20 <st_int8_copy+0x138>
 8012b10:	4688      	mov	r8, r1
 8012b12:	4686      	mov	lr, r0
 8012b14:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012b18:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8012b1c:	4641      	mov	r1, r8
 8012b1e:	4670      	mov	r0, lr
 8012b20:	f01c 0f10 	tst.w	ip, #16
 8012b24:	d001      	beq.n	8012b2a <st_int8_copy+0x142>
 8012b26:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8012b28:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8012b2a:	f01c 0f08 	tst.w	ip, #8
 8012b2e:	d0c5      	beq.n	8012abc <st_int8_copy+0xd4>
 8012b30:	c818      	ldmia	r0!, {r3, r4}
 8012b32:	c118      	stmia	r1!, {r3, r4}
 8012b34:	e7c2      	b.n	8012abc <st_int8_copy+0xd4>
 8012b36:	bf00      	nop

08012b38 <st_int8_fill>:
 8012b38:	fa5f fc80 	uxtb.w	ip, r0
 8012b3c:	0203      	lsls	r3, r0, #8
 8012b3e:	ea4c 6c00 	orr.w	ip, ip, r0, lsl #24
 8012b42:	b29b      	uxth	r3, r3
 8012b44:	ea4c 0c03 	orr.w	ip, ip, r3
 8012b48:	0403      	lsls	r3, r0, #16
 8012b4a:	b410      	push	{r4}
 8012b4c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012b50:	078c      	lsls	r4, r1, #30
 8012b52:	ea4c 0c03 	orr.w	ip, ip, r3
 8012b56:	d006      	beq.n	8012b66 <st_int8_fill+0x2e>
 8012b58:	b35a      	cbz	r2, 8012bb2 <st_int8_fill+0x7a>
 8012b5a:	f801 0b01 	strb.w	r0, [r1], #1
 8012b5e:	078b      	lsls	r3, r1, #30
 8012b60:	f102 32ff 	add.w	r2, r2, #4294967295
 8012b64:	d1f8      	bne.n	8012b58 <st_int8_fill+0x20>
 8012b66:	0913      	lsrs	r3, r2, #4
 8012b68:	f3c2 0481 	ubfx	r4, r2, #2, #2
 8012b6c:	f002 0203 	and.w	r2, r2, #3
 8012b70:	b14b      	cbz	r3, 8012b86 <st_int8_fill+0x4e>
 8012b72:	f841 cb04 	str.w	ip, [r1], #4
 8012b76:	f841 cb04 	str.w	ip, [r1], #4
 8012b7a:	f841 cb04 	str.w	ip, [r1], #4
 8012b7e:	f841 cb04 	str.w	ip, [r1], #4
 8012b82:	3b01      	subs	r3, #1
 8012b84:	d1f5      	bne.n	8012b72 <st_int8_fill+0x3a>
 8012b86:	b14c      	cbz	r4, 8012b9c <st_int8_fill+0x64>
 8012b88:	f841 cb04 	str.w	ip, [r1], #4
 8012b8c:	2c01      	cmp	r4, #1
 8012b8e:	d005      	beq.n	8012b9c <st_int8_fill+0x64>
 8012b90:	f841 cb04 	str.w	ip, [r1], #4
 8012b94:	2c02      	cmp	r4, #2
 8012b96:	d001      	beq.n	8012b9c <st_int8_fill+0x64>
 8012b98:	f841 cb04 	str.w	ip, [r1], #4
 8012b9c:	b14a      	cbz	r2, 8012bb2 <st_int8_fill+0x7a>
 8012b9e:	f801 0b01 	strb.w	r0, [r1], #1
 8012ba2:	2a01      	cmp	r2, #1
 8012ba4:	d005      	beq.n	8012bb2 <st_int8_fill+0x7a>
 8012ba6:	f801 0b01 	strb.w	r0, [r1], #1
 8012baa:	2a02      	cmp	r2, #2
 8012bac:	d001      	beq.n	8012bb2 <st_int8_fill+0x7a>
 8012bae:	f801 0b01 	strb.w	r0, [r1], #1
 8012bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bb6:	4770      	bx	lr

08012bb8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 8012bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bbc:	b093      	sub	sp, #76	@ 0x4c
 8012bbe:	f8bd c074 	ldrh.w	ip, [sp, #116]	@ 0x74
 8012bc2:	9104      	str	r1, [sp, #16]
 8012bc4:	4611      	mov	r1, r2
 8012bc6:	f89d 2088 	ldrb.w	r2, [sp, #136]	@ 0x88
 8012bca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012bcc:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8012bd0:	f8bd e078 	ldrh.w	lr, [sp, #120]	@ 0x78
 8012bd4:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8012bd6:	9002      	str	r0, [sp, #8]
 8012bd8:	2a00      	cmp	r2, #0
 8012bda:	f000 8173 	beq.w	8012ec4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x30c>
 8012bde:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8012be0:	b280      	uxth	r0, r0
 8012be2:	eb04 0b00 	add.w	fp, r4, r0
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	f000 80d6 	beq.w	8012d98 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e0>
 8012bec:	0040      	lsls	r0, r0, #1
 8012bee:	1e5e      	subs	r6, r3, #1
 8012bf0:	f101 0710 	add.w	r7, r1, #16
 8012bf4:	46a2      	mov	sl, r4
 8012bf6:	9005      	str	r0, [sp, #20]
 8012bf8:	ea4f 009e 	mov.w	r0, lr, lsr #2
 8012bfc:	b2b6      	uxth	r6, r6
 8012bfe:	9423      	str	r4, [sp, #140]	@ 0x8c
 8012c00:	4605      	mov	r5, r0
 8012c02:	f00e 0003 	and.w	r0, lr, #3
 8012c06:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
 8012c0a:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8012c0c:	9003      	str	r0, [sp, #12]
 8012c0e:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8012c10:	3704      	adds	r7, #4
 8012c12:	9501      	str	r5, [sp, #4]
 8012c14:	f100 0908 	add.w	r9, r0, #8
 8012c18:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8012c1a:	9606      	str	r6, [sp, #24]
 8012c1c:	f101 0608 	add.w	r6, r1, #8
 8012c20:	f100 0808 	add.w	r8, r0, #8
 8012c24:	0128      	lsls	r0, r5, #4
 8012c26:	9d04      	ldr	r5, [sp, #16]
 8012c28:	9007      	str	r0, [sp, #28]
 8012c2a:	9801      	ldr	r0, [sp, #4]
 8012c2c:	9c03      	ldr	r4, [sp, #12]
 8012c2e:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8012c32:	9d02      	ldr	r5, [sp, #8]
 8012c34:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c36:	9008      	str	r0, [sp, #32]
 8012c38:	9803      	ldr	r0, [sp, #12]
 8012c3a:	0080      	lsls	r0, r0, #2
 8012c3c:	e9cd 1c0b 	strd	r1, ip, [sp, #44]	@ 0x2c
 8012c40:	9009      	str	r0, [sp, #36]	@ 0x24
 8012c42:	e9cd e20d 	strd	lr, r2, [sp, #52]	@ 0x34
 8012c46:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8012c4a:	9311      	str	r3, [sp, #68]	@ 0x44
 8012c4c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012c50:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012c52:	9311      	str	r3, [sp, #68]	@ 0x44
 8012c54:	9b01      	ldr	r3, [sp, #4]
 8012c56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	f000 8131 	beq.w	8012ec0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x308>
 8012c5e:	469e      	mov	lr, r3
 8012c60:	9804      	ldr	r0, [sp, #16]
 8012c62:	462b      	mov	r3, r5
 8012c64:	e9cd 4602 	strd	r4, r6, [sp, #8]
 8012c68:	460c      	mov	r4, r1
 8012c6a:	4616      	mov	r6, r2
 8012c6c:	f8d0 c000 	ldr.w	ip, [r0]
 8012c70:	6819      	ldr	r1, [r3, #0]
 8012c72:	fb21 410c 	smlad	r1, r1, ip, r4
 8012c76:	685a      	ldr	r2, [r3, #4]
 8012c78:	fb22 620c 	smlad	r2, r2, ip, r6
 8012c7c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8012c80:	3310      	adds	r3, #16
 8012c82:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8012c86:	3008      	adds	r0, #8
 8012c88:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8012c8c:	fb24 140c 	smlad	r4, r4, ip, r1
 8012c90:	fb26 260c 	smlad	r6, r6, ip, r2
 8012c94:	f1be 0e01 	subs.w	lr, lr, #1
 8012c98:	d1e8      	bne.n	8012c6c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xb4>
 8012c9a:	9b07      	ldr	r3, [sp, #28]
 8012c9c:	4621      	mov	r1, r4
 8012c9e:	4632      	mov	r2, r6
 8012ca0:	9c02      	ldr	r4, [sp, #8]
 8012ca2:	441d      	add	r5, r3
 8012ca4:	9e03      	ldr	r6, [sp, #12]
 8012ca6:	9b08      	ldr	r3, [sp, #32]
 8012ca8:	b30c      	cbz	r4, 8012cee <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x136>
 8012caa:	f9b3 0000 	ldrsh.w	r0, [r3]
 8012cae:	2c01      	cmp	r4, #1
 8012cb0:	f8b5 c000 	ldrh.w	ip, [r5]
 8012cb4:	fb10 110c 	smlabb	r1, r0, ip, r1
 8012cb8:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 8012cbc:	fb1c 2200 	smlabb	r2, ip, r0, r2
 8012cc0:	d013      	beq.n	8012cea <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x132>
 8012cc2:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8012cc6:	2c02      	cmp	r4, #2
 8012cc8:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8012ccc:	fb10 110c 	smlabb	r1, r0, ip, r1
 8012cd0:	f8b5 c006 	ldrh.w	ip, [r5, #6]
 8012cd4:	fb1c 2200 	smlabb	r2, ip, r0, r2
 8012cd8:	d007      	beq.n	8012cea <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x132>
 8012cda:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8012cde:	8928      	ldrh	r0, [r5, #8]
 8012ce0:	fb10 1103 	smlabb	r1, r0, r3, r1
 8012ce4:	8968      	ldrh	r0, [r5, #10]
 8012ce6:	fb13 2200 	smlabb	r2, r3, r0, r2
 8012cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cec:	441d      	add	r5, r3
 8012cee:	f937 0c04 	ldrsh.w	r0, [r7, #-4]
 8012cf2:	f859 ec08 	ldr.w	lr, [r9, #-8]
 8012cf6:	2815      	cmp	r0, #21
 8012cf8:	f858 cc08 	ldr.w	ip, [r8, #-8]
 8012cfc:	f340 80a5 	ble.w	8012e4a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x292>
 8012d00:	1e83      	subs	r3, r0, #2
 8012d02:	3801      	subs	r0, #1
 8012d04:	9002      	str	r0, [sp, #8]
 8012d06:	2001      	movs	r0, #1
 8012d08:	fa00 f303 	lsl.w	r3, r0, r3
 8012d0c:	fb51 330e 	smmla	r3, r1, lr, r3
 8012d10:	9902      	ldr	r1, [sp, #8]
 8012d12:	410b      	asrs	r3, r1
 8012d14:	4463      	add	r3, ip
 8012d16:	f303 0307 	ssat	r3, #8, r3
 8012d1a:	b25b      	sxtb	r3, r3
 8012d1c:	f88a 3000 	strb.w	r3, [sl]
 8012d20:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 8012d24:	2815      	cmp	r0, #21
 8012d26:	f340 80a0 	ble.w	8012e6a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2b2>
 8012d2a:	1e81      	subs	r1, r0, #2
 8012d2c:	2301      	movs	r3, #1
 8012d2e:	3801      	subs	r0, #1
 8012d30:	fa03 f101 	lsl.w	r1, r3, r1
 8012d34:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8012d38:	fb52 1203 	smmla	r2, r2, r3, r1
 8012d3c:	f858 3c04 	ldr.w	r3, [r8, #-4]
 8012d40:	4102      	asrs	r2, r0
 8012d42:	4413      	add	r3, r2
 8012d44:	f303 0307 	ssat	r3, #8, r3
 8012d48:	b25b      	sxtb	r3, r3
 8012d4a:	f88b 3000 	strb.w	r3, [fp]
 8012d4e:	3608      	adds	r6, #8
 8012d50:	9b05      	ldr	r3, [sp, #20]
 8012d52:	3704      	adds	r7, #4
 8012d54:	f109 0908 	add.w	r9, r9, #8
 8012d58:	f108 0808 	add.w	r8, r8, #8
 8012d5c:	449a      	add	sl, r3
 8012d5e:	449b      	add	fp, r3
 8012d60:	9b06      	ldr	r3, [sp, #24]
 8012d62:	429e      	cmp	r6, r3
 8012d64:	f47f af6f 	bne.w	8012c46 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8e>
 8012d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d6a:	9805      	ldr	r0, [sp, #20]
 8012d6c:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8012d6e:	9502      	str	r5, [sp, #8]
 8012d70:	fb03 4400 	mla	r4, r3, r0, r4
 8012d74:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8012d76:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8012d7a:	901f      	str	r0, [sp, #124]	@ 0x7c
 8012d7c:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8012d7e:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8012d82:	e9dd 1c0b 	ldrd	r1, ip, [sp, #44]	@ 0x2c
 8012d86:	9020      	str	r0, [sp, #128]	@ 0x80
 8012d88:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8012d8a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012d8e:	e9dd e20d 	ldrd	lr, r2, [sp, #52]	@ 0x34
 8012d92:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8012d96:	9321      	str	r3, [sp, #132]	@ 0x84
 8012d98:	f01c 0f01 	tst.w	ip, #1
 8012d9c:	d04a      	beq.n	8012e34 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x27c>
 8012d9e:	ea5f 089e 	movs.w	r8, lr, lsr #2
 8012da2:	680b      	ldr	r3, [r1, #0]
 8012da4:	f000 80ad 	beq.w	8012f02 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x34a>
 8012da8:	9d02      	ldr	r5, [sp, #8]
 8012daa:	ea4f 07c8 	mov.w	r7, r8, lsl #3
 8012dae:	9804      	ldr	r0, [sp, #16]
 8012db0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8012db4:	682e      	ldr	r6, [r5, #0]
 8012db6:	3508      	adds	r5, #8
 8012db8:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8012dbc:	f8d0 9000 	ldr.w	r9, [r0]
 8012dc0:	fb26 3309 	smlad	r3, r6, r9, r3
 8012dc4:	6846      	ldr	r6, [r0, #4]
 8012dc6:	3008      	adds	r0, #8
 8012dc8:	fb21 3306 	smlad	r3, r1, r6, r3
 8012dcc:	45a8      	cmp	r8, r5
 8012dce:	d1f1      	bne.n	8012db4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1fc>
 8012dd0:	9904      	ldr	r1, [sp, #16]
 8012dd2:	4439      	add	r1, r7
 8012dd4:	9104      	str	r1, [sp, #16]
 8012dd6:	f01e 0103 	ands.w	r1, lr, #3
 8012dda:	d013      	beq.n	8012e04 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 8012ddc:	9e04      	ldr	r6, [sp, #16]
 8012dde:	2901      	cmp	r1, #1
 8012de0:	f8b8 0000 	ldrh.w	r0, [r8]
 8012de4:	8835      	ldrh	r5, [r6, #0]
 8012de6:	fb15 3300 	smlabb	r3, r5, r0, r3
 8012dea:	d00b      	beq.n	8012e04 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 8012dec:	8875      	ldrh	r5, [r6, #2]
 8012dee:	2902      	cmp	r1, #2
 8012df0:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 8012df4:	fb15 3300 	smlabb	r3, r5, r0, r3
 8012df8:	d004      	beq.n	8012e04 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 8012dfa:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8012dfe:	88b1      	ldrh	r1, [r6, #4]
 8012e00:	fb10 3301 	smlabb	r3, r0, r1, r3
 8012e04:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8012e06:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8012e08:	f9b1 1000 	ldrsh.w	r1, [r1]
 8012e0c:	6805      	ldr	r5, [r0, #0]
 8012e0e:	2915      	cmp	r1, #21
 8012e10:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8012e12:	6800      	ldr	r0, [r0, #0]
 8012e14:	dd5f      	ble.n	8012ed6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x31e>
 8012e16:	1e8f      	subs	r7, r1, #2
 8012e18:	1e4e      	subs	r6, r1, #1
 8012e1a:	2101      	movs	r1, #1
 8012e1c:	40b9      	lsls	r1, r7
 8012e1e:	fb53 1305 	smmla	r3, r3, r5, r1
 8012e22:	4133      	asrs	r3, r6
 8012e24:	4403      	add	r3, r0
 8012e26:	f303 0307 	ssat	r3, #8, r3
 8012e2a:	b25b      	sxtb	r3, r3
 8012e2c:	4621      	mov	r1, r4
 8012e2e:	f801 3b01 	strb.w	r3, [r1], #1
 8012e32:	460c      	mov	r4, r1
 8012e34:	2a00      	cmp	r2, #0
 8012e36:	d047      	beq.n	8012ec8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x310>
 8012e38:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012e3a:	fb0c f303 	mul.w	r3, ip, r3
 8012e3e:	f1c3 0301 	rsb	r3, r3, #1
 8012e42:	18e0      	adds	r0, r4, r3
 8012e44:	b013      	add	sp, #76	@ 0x4c
 8012e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e4a:	2800      	cmp	r0, #0
 8012e4c:	dd1b      	ble.n	8012e86 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ce>
 8012e4e:	004b      	lsls	r3, r1, #1
 8012e50:	fb53 c30e 	smmla	r3, r3, lr, ip
 8012e54:	4103      	asrs	r3, r0
 8012e56:	f303 0307 	ssat	r3, #8, r3
 8012e5a:	b25b      	sxtb	r3, r3
 8012e5c:	f88a 3000 	strb.w	r3, [sl]
 8012e60:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 8012e64:	2815      	cmp	r0, #21
 8012e66:	f73f af60 	bgt.w	8012d2a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x172>
 8012e6a:	2800      	cmp	r0, #0
 8012e6c:	dd18      	ble.n	8012ea0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2e8>
 8012e6e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8012e72:	0052      	lsls	r2, r2, #1
 8012e74:	f858 1c04 	ldr.w	r1, [r8, #-4]
 8012e78:	fb52 1203 	smmla	r2, r2, r3, r1
 8012e7c:	4102      	asrs	r2, r0
 8012e7e:	f302 0307 	ssat	r3, #8, r2
 8012e82:	b25b      	sxtb	r3, r3
 8012e84:	e761      	b.n	8012d4a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x192>
 8012e86:	f1c0 0301 	rsb	r3, r0, #1
 8012e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8012e8e:	f303 031f 	ssat	r3, #32, r3
 8012e92:	fb53 f31e 	smmulr	r3, r3, lr
 8012e96:	4463      	add	r3, ip
 8012e98:	f303 0307 	ssat	r3, #8, r3
 8012e9c:	b25b      	sxtb	r3, r3
 8012e9e:	e73d      	b.n	8012d1c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x164>
 8012ea0:	f1c0 0001 	rsb	r0, r0, #1
 8012ea4:	4082      	lsls	r2, r0
 8012ea6:	f302 021f 	ssat	r2, #32, r2
 8012eaa:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8012eae:	fb52 f213 	smmulr	r2, r2, r3
 8012eb2:	f858 3c04 	ldr.w	r3, [r8, #-4]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	f303 0307 	ssat	r3, #8, r3
 8012ebc:	b25b      	sxtb	r3, r3
 8012ebe:	e744      	b.n	8012d4a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x192>
 8012ec0:	9b04      	ldr	r3, [sp, #16]
 8012ec2:	e6f1      	b.n	8012ca8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xf0>
 8012ec4:	2001      	movs	r0, #1
 8012ec6:	e68c      	b.n	8012be2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a>
 8012ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012eca:	eba3 030c 	sub.w	r3, r3, ip
 8012ece:	18e0      	adds	r0, r4, r3
 8012ed0:	b013      	add	sp, #76	@ 0x4c
 8012ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ed6:	2900      	cmp	r1, #0
 8012ed8:	dd07      	ble.n	8012eea <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x332>
 8012eda:	005b      	lsls	r3, r3, #1
 8012edc:	fb53 0305 	smmla	r3, r3, r5, r0
 8012ee0:	410b      	asrs	r3, r1
 8012ee2:	f303 0307 	ssat	r3, #8, r3
 8012ee6:	b25b      	sxtb	r3, r3
 8012ee8:	e7a0      	b.n	8012e2c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x274>
 8012eea:	f1c1 0101 	rsb	r1, r1, #1
 8012eee:	408b      	lsls	r3, r1
 8012ef0:	f303 031f 	ssat	r3, #32, r3
 8012ef4:	fb53 f315 	smmulr	r3, r3, r5
 8012ef8:	4403      	add	r3, r0
 8012efa:	f303 0307 	ssat	r3, #8, r3
 8012efe:	b25b      	sxtb	r3, r3
 8012f00:	e794      	b.n	8012e2c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x274>
 8012f02:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012f06:	e766      	b.n	8012dd6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x21e>

08012f08 <weights_2channels_prefetch>:
 8012f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	b087      	sub	sp, #28
 8012f10:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8012f12:	9302      	str	r3, [sp, #8]
 8012f14:	f340 80e6 	ble.w	80130e4 <weights_2channels_prefetch+0x1dc>
 8012f18:	4615      	mov	r5, r2
 8012f1a:	f1a7 0210 	sub.w	r2, r7, #16
 8012f1e:	1efb      	subs	r3, r7, #3
 8012f20:	460e      	mov	r6, r1
 8012f22:	0912      	lsrs	r2, r2, #4
 8012f24:	f04f 0b00 	mov.w	fp, #0
 8012f28:	9303      	str	r3, [sp, #12]
 8012f2a:	1f3b      	subs	r3, r7, #4
 8012f2c:	3201      	adds	r2, #1
 8012f2e:	9305      	str	r3, [sp, #20]
 8012f30:	0113      	lsls	r3, r2, #4
 8012f32:	0192      	lsls	r2, r2, #6
 8012f34:	9204      	str	r2, [sp, #16]
 8012f36:	2f0f      	cmp	r7, #15
 8012f38:	f340 80d9 	ble.w	80130ee <weights_2channels_prefetch+0x1e6>
 8012f3c:	18c4      	adds	r4, r0, r3
 8012f3e:	462a      	mov	r2, r5
 8012f40:	46b4      	mov	ip, r6
 8012f42:	6801      	ldr	r1, [r0, #0]
 8012f44:	3010      	adds	r0, #16
 8012f46:	f8dc e000 	ldr.w	lr, [ip]
 8012f4a:	3240      	adds	r2, #64	@ 0x40
 8012f4c:	fa2f f881 	sxtb16	r8, r1
 8012f50:	f10c 0c10 	add.w	ip, ip, #16
 8012f54:	f842 8c40 	str.w	r8, [r2, #-64]
 8012f58:	ea4f 2131 	mov.w	r1, r1, ror #8
 8012f5c:	42a0      	cmp	r0, r4
 8012f5e:	fa2f f181 	sxtb16	r1, r1
 8012f62:	f842 1c3c 	str.w	r1, [r2, #-60]
 8012f66:	ea4f 213e 	mov.w	r1, lr, ror #8
 8012f6a:	fa2f fe8e 	sxtb16	lr, lr
 8012f6e:	fa2f f181 	sxtb16	r1, r1
 8012f72:	f842 ec38 	str.w	lr, [r2, #-56]
 8012f76:	f842 1c34 	str.w	r1, [r2, #-52]
 8012f7a:	f85c 1c0c 	ldr.w	r1, [ip, #-12]
 8012f7e:	f850 ec0c 	ldr.w	lr, [r0, #-12]
 8012f82:	ea4f 2831 	mov.w	r8, r1, ror #8
 8012f86:	fa2f f181 	sxtb16	r1, r1
 8012f8a:	fa2f f888 	sxtb16	r8, r8
 8012f8e:	f842 1c28 	str.w	r1, [r2, #-40]
 8012f92:	f842 8c24 	str.w	r8, [r2, #-36]
 8012f96:	ea4f 283e 	mov.w	r8, lr, ror #8
 8012f9a:	fa2f fe8e 	sxtb16	lr, lr
 8012f9e:	f842 ec30 	str.w	lr, [r2, #-48]
 8012fa2:	fa2f fe88 	sxtb16	lr, r8
 8012fa6:	f842 ec2c 	str.w	lr, [r2, #-44]
 8012faa:	f850 ec08 	ldr.w	lr, [r0, #-8]
 8012fae:	f85c 1c08 	ldr.w	r1, [ip, #-8]
 8012fb2:	ea4f 283e 	mov.w	r8, lr, ror #8
 8012fb6:	fa2f fe8e 	sxtb16	lr, lr
 8012fba:	fa2f f888 	sxtb16	r8, r8
 8012fbe:	f842 ec20 	str.w	lr, [r2, #-32]
 8012fc2:	ea4f 2e31 	mov.w	lr, r1, ror #8
 8012fc6:	f842 8c1c 	str.w	r8, [r2, #-28]
 8012fca:	fa2f fe8e 	sxtb16	lr, lr
 8012fce:	fa2f f181 	sxtb16	r1, r1
 8012fd2:	f842 ec14 	str.w	lr, [r2, #-20]
 8012fd6:	f842 1c18 	str.w	r1, [r2, #-24]
 8012fda:	f850 ec04 	ldr.w	lr, [r0, #-4]
 8012fde:	f85c 1c04 	ldr.w	r1, [ip, #-4]
 8012fe2:	ea4f 283e 	mov.w	r8, lr, ror #8
 8012fe6:	fa2f fe8e 	sxtb16	lr, lr
 8012fea:	fa2f f888 	sxtb16	r8, r8
 8012fee:	f842 ec10 	str.w	lr, [r2, #-16]
 8012ff2:	ea4f 2e31 	mov.w	lr, r1, ror #8
 8012ff6:	f842 8c0c 	str.w	r8, [r2, #-12]
 8012ffa:	fa2f fe8e 	sxtb16	lr, lr
 8012ffe:	fa2f f181 	sxtb16	r1, r1
 8013002:	f842 ec04 	str.w	lr, [r2, #-4]
 8013006:	f842 1c08 	str.w	r1, [r2, #-8]
 801300a:	d19a      	bne.n	8012f42 <weights_2channels_prefetch+0x3a>
 801300c:	9a04      	ldr	r2, [sp, #16]
 801300e:	441e      	add	r6, r3
 8013010:	469e      	mov	lr, r3
 8013012:	4415      	add	r5, r2
 8013014:	9a03      	ldr	r2, [sp, #12]
 8013016:	4572      	cmp	r2, lr
 8013018:	dd67      	ble.n	80130ea <weights_2channels_prefetch+0x1e2>
 801301a:	9a05      	ldr	r2, [sp, #20]
 801301c:	46b4      	mov	ip, r6
 801301e:	eba2 080e 	sub.w	r8, r2, lr
 8013022:	462a      	mov	r2, r5
 8013024:	ea4f 0898 	mov.w	r8, r8, lsr #2
 8013028:	f108 0901 	add.w	r9, r8, #1
 801302c:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8013030:	eb04 0089 	add.w	r0, r4, r9, lsl #2
 8013034:	e9cd b800 	strd	fp, r8, [sp]
 8013038:	f854 1b04 	ldr.w	r1, [r4], #4
 801303c:	3210      	adds	r2, #16
 801303e:	f85c 8b04 	ldr.w	r8, [ip], #4
 8013042:	fa2f fb81 	sxtb16	fp, r1
 8013046:	4284      	cmp	r4, r0
 8013048:	ea4f 2131 	mov.w	r1, r1, ror #8
 801304c:	fa2f f181 	sxtb16	r1, r1
 8013050:	f842 1c0c 	str.w	r1, [r2, #-12]
 8013054:	ea4f 2138 	mov.w	r1, r8, ror #8
 8013058:	fa2f f888 	sxtb16	r8, r8
 801305c:	f842 bc10 	str.w	fp, [r2, #-16]
 8013060:	f842 8c08 	str.w	r8, [r2, #-8]
 8013064:	fa2f f181 	sxtb16	r1, r1
 8013068:	f842 1c04 	str.w	r1, [r2, #-4]
 801306c:	d1e4      	bne.n	8013038 <weights_2channels_prefetch+0x130>
 801306e:	f10e 0e04 	add.w	lr, lr, #4
 8013072:	eb05 1509 	add.w	r5, r5, r9, lsl #4
 8013076:	4456      	add	r6, sl
 8013078:	e9dd b800 	ldrd	fp, r8, [sp]
 801307c:	eb0e 0e88 	add.w	lr, lr, r8, lsl #2
 8013080:	4577      	cmp	r7, lr
 8013082:	dd29      	ble.n	80130d8 <weights_2channels_prefetch+0x1d0>
 8013084:	f990 2000 	ldrsb.w	r2, [r0]
 8013088:	802a      	strh	r2, [r5, #0]
 801308a:	f996 2000 	ldrsb.w	r2, [r6]
 801308e:	806a      	strh	r2, [r5, #2]
 8013090:	f10e 0201 	add.w	r2, lr, #1
 8013094:	4297      	cmp	r7, r2
 8013096:	dd19      	ble.n	80130cc <weights_2channels_prefetch+0x1c4>
 8013098:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801309c:	80aa      	strh	r2, [r5, #4]
 801309e:	f996 2001 	ldrsb.w	r2, [r6, #1]
 80130a2:	80ea      	strh	r2, [r5, #6]
 80130a4:	f10e 0202 	add.w	r2, lr, #2
 80130a8:	4297      	cmp	r7, r2
 80130aa:	dd0f      	ble.n	80130cc <weights_2channels_prefetch+0x1c4>
 80130ac:	f990 2002 	ldrsb.w	r2, [r0, #2]
 80130b0:	812a      	strh	r2, [r5, #8]
 80130b2:	f10e 0203 	add.w	r2, lr, #3
 80130b6:	f996 1002 	ldrsb.w	r1, [r6, #2]
 80130ba:	4297      	cmp	r7, r2
 80130bc:	8169      	strh	r1, [r5, #10]
 80130be:	dd05      	ble.n	80130cc <weights_2channels_prefetch+0x1c4>
 80130c0:	f990 2003 	ldrsb.w	r2, [r0, #3]
 80130c4:	81aa      	strh	r2, [r5, #12]
 80130c6:	f996 2003 	ldrsb.w	r2, [r6, #3]
 80130ca:	81ea      	strh	r2, [r5, #14]
 80130cc:	eba7 0e0e 	sub.w	lr, r7, lr
 80130d0:	4470      	add	r0, lr
 80130d2:	4476      	add	r6, lr
 80130d4:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80130d8:	f10b 0b01 	add.w	fp, fp, #1
 80130dc:	9a02      	ldr	r2, [sp, #8]
 80130de:	455a      	cmp	r2, fp
 80130e0:	f47f af29 	bne.w	8012f36 <weights_2channels_prefetch+0x2e>
 80130e4:	b007      	add	sp, #28
 80130e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ea:	4620      	mov	r0, r4
 80130ec:	e7c8      	b.n	8013080 <weights_2channels_prefetch+0x178>
 80130ee:	4604      	mov	r4, r0
 80130f0:	f04f 0e00 	mov.w	lr, #0
 80130f4:	e78e      	b.n	8013014 <weights_2channels_prefetch+0x10c>
 80130f6:	bf00      	nop

080130f8 <st_sssa8_ch_fullW_prefetch>:
 80130f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130fc:	b087      	sub	sp, #28
 80130fe:	4680      	mov	r8, r0
 8013100:	ea5f 0c61 	movs.w	ip, r1, asr #1
 8013104:	e9dd 0a10 	ldrd	r0, sl, [sp, #64]	@ 0x40
 8013108:	eb08 0400 	add.w	r4, r8, r0
 801310c:	d021      	beq.n	8013152 <st_sssa8_ch_fullW_prefetch+0x5a>
 801310e:	4646      	mov	r6, r8
 8013110:	4655      	mov	r5, sl
 8013112:	ea4f 0940 	mov.w	r9, r0, lsl #1
 8013116:	4667      	mov	r7, ip
 8013118:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 801311c:	469a      	mov	sl, r3
 801311e:	9105      	str	r1, [sp, #20]
 8013120:	e9cd c803 	strd	ip, r8, [sp, #12]
 8013124:	4690      	mov	r8, r2
 8013126:	462a      	mov	r2, r5
 8013128:	4621      	mov	r1, r4
 801312a:	4630      	mov	r0, r6
 801312c:	4643      	mov	r3, r8
 801312e:	f8cd a000 	str.w	sl, [sp]
 8013132:	445d      	add	r5, fp
 8013134:	f7ff fee8 	bl	8012f08 <weights_2channels_prefetch>
 8013138:	3f01      	subs	r7, #1
 801313a:	444c      	add	r4, r9
 801313c:	444e      	add	r6, r9
 801313e:	d1f2      	bne.n	8013126 <st_sssa8_ch_fullW_prefetch+0x2e>
 8013140:	9905      	ldr	r1, [sp, #20]
 8013142:	e9dd c803 	ldrd	ip, r8, [sp, #12]
 8013146:	e9dd 0a10 	ldrd	r0, sl, [sp, #64]	@ 0x40
 801314a:	fb0c 8809 	mla	r8, ip, r9, r8
 801314e:	fb0c aa0b 	mla	sl, ip, fp, sl
 8013152:	07cb      	lsls	r3, r1, #31
 8013154:	d508      	bpl.n	8013168 <st_sssa8_ch_fullW_prefetch+0x70>
 8013156:	2800      	cmp	r0, #0
 8013158:	dd06      	ble.n	8013168 <st_sssa8_ch_fullW_prefetch+0x70>
 801315a:	4440      	add	r0, r8
 801315c:	f918 3b01 	ldrsb.w	r3, [r8], #1
 8013160:	4540      	cmp	r0, r8
 8013162:	f82a 3b02 	strh.w	r3, [sl], #2
 8013166:	d1f9      	bne.n	801315c <st_sssa8_ch_fullW_prefetch+0x64>
 8013168:	b007      	add	sp, #28
 801316a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801316e:	bf00      	nop

08013170 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 8013170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013174:	b086      	sub	sp, #24
 8013176:	f89d 7058 	ldrb.w	r7, [sp, #88]	@ 0x58
 801317a:	9100      	str	r1, [sp, #0]
 801317c:	9203      	str	r2, [sp, #12]
 801317e:	2f00      	cmp	r7, #0
 8013180:	9305      	str	r3, [sp, #20]
 8013182:	bf18      	it	ne
 8013184:	2301      	movne	r3, #1
 8013186:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8013188:	fb04 3303 	mla	r3, r4, r3, r3
 801318c:	9304      	str	r3, [sp, #16]
 801318e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013190:	bf14      	ite	ne
 8013192:	462f      	movne	r7, r5
 8013194:	2701      	moveq	r7, #1
 8013196:	9701      	str	r7, [sp, #4]
 8013198:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 801319c:	085b      	lsrs	r3, r3, #1
 801319e:	f000 809f 	beq.w	80132e0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x170>
 80131a2:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 80131a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80131a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80131ac:	9302      	str	r3, [sp, #8]
 80131ae:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 80131b2:	9f03      	ldr	r7, [sp, #12]
 80131b4:	ea5f 089e 	movs.w	r8, lr, lsr #2
 80131b8:	f8dd c000 	ldr.w	ip, [sp]
 80131bc:	f857 6b04 	ldr.w	r6, [r7], #4
 80131c0:	f857 3b04 	ldr.w	r3, [r7], #4
 80131c4:	9703      	str	r7, [sp, #12]
 80131c6:	461a      	mov	r2, r3
 80131c8:	4631      	mov	r1, r6
 80131ca:	d022      	beq.n	8013212 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa2>
 80131cc:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 80131d0:	f85c 9b04 	ldr.w	r9, [ip], #4
 80131d4:	f850 ab04 	ldr.w	sl, [r0], #4
 80131d8:	fb2a 6609 	smlad	r6, sl, r9, r6
 80131dc:	f850 5b04 	ldr.w	r5, [r0], #4
 80131e0:	fb2a 1107 	smlad	r1, sl, r7, r1
 80131e4:	f850 ab04 	ldr.w	sl, [r0], #4
 80131e8:	fb25 2207 	smlad	r2, r5, r7, r2
 80131ec:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 80131f0:	fb25 3309 	smlad	r3, r5, r9, r3
 80131f4:	f85c 9b04 	ldr.w	r9, [ip], #4
 80131f8:	fb2a 6609 	smlad	r6, sl, r9, r6
 80131fc:	fb2a 1107 	smlad	r1, sl, r7, r1
 8013200:	f850 5b04 	ldr.w	r5, [r0], #4
 8013204:	fb25 3309 	smlad	r3, r5, r9, r3
 8013208:	f1b8 0801 	subs.w	r8, r8, #1
 801320c:	fb25 2207 	smlad	r2, r5, r7, r2
 8013210:	d1dc      	bne.n	80131cc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c>
 8013212:	f00e 0703 	and.w	r7, lr, #3
 8013216:	b18f      	cbz	r7, 801323c <st_sssa8_ch_nn_mat_mult_kernel_opt+0xcc>
 8013218:	f93c 801e 	ldrsh.w	r8, [ip, lr, lsl #1]
 801321c:	f93c ab02 	ldrsh.w	sl, [ip], #2
 8013220:	f930 5b02 	ldrsh.w	r5, [r0], #2
 8013224:	fb0a 6605 	mla	r6, sl, r5, r6
 8013228:	f930 9b02 	ldrsh.w	r9, [r0], #2
 801322c:	fb09 330a 	mla	r3, r9, sl, r3
 8013230:	fb08 1105 	mla	r1, r8, r5, r1
 8013234:	3f01      	subs	r7, #1
 8013236:	fb09 2208 	mla	r2, r9, r8, r2
 801323a:	dced      	bgt.n	8013218 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa8>
 801323c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8013240:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8013242:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8013246:	f857 cb04 	ldr.w	ip, [r7], #4
 801324a:	f85b 5b04 	ldr.w	r5, [fp], #4
 801324e:	f1c4 0915 	rsb	r9, r4, #21
 8013252:	ea99 0904 	eors.w	r9, r9, r4
 8013256:	f340 80c8 	ble.w	80133ea <st_sssa8_ch_nn_mat_mult_kernel_opt+0x27a>
 801325a:	ea4f 0646 	mov.w	r6, r6, lsl #1
 801325e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013262:	fb56 c605 	smmla	r6, r6, r5, ip
 8013266:	fb51 c105 	smmla	r1, r1, r5, ip
 801326a:	fa46 f604 	asr.w	r6, r6, r4
 801326e:	fa41 f104 	asr.w	r1, r1, r4
 8013272:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8013276:	f857 cb04 	ldr.w	ip, [r7], #4
 801327a:	f85b 5b04 	ldr.w	r5, [fp], #4
 801327e:	f1c4 0915 	rsb	r9, r4, #21
 8013282:	ea99 0904 	eors.w	r9, r9, r4
 8013286:	f340 8099 	ble.w	80133bc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x24c>
 801328a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801328e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8013292:	fb53 c305 	smmla	r3, r3, r5, ip
 8013296:	fb52 c205 	smmla	r2, r2, r5, ip
 801329a:	fa43 f304 	asr.w	r3, r3, r4
 801329e:	fa42 f204 	asr.w	r2, r2, r4
 80132a2:	f306 0607 	ssat	r6, #8, r6
 80132a6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80132aa:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 80132ac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80132b0:	7026      	strb	r6, [r4, #0]
 80132b2:	44a0      	add	r8, r4
 80132b4:	f301 0107 	ssat	r1, #8, r1
 80132b8:	f888 1000 	strb.w	r1, [r8]
 80132bc:	f303 0307 	ssat	r3, #8, r3
 80132c0:	f804 3009 	strb.w	r3, [r4, r9]
 80132c4:	f302 0207 	ssat	r2, #8, r2
 80132c8:	f808 2009 	strb.w	r2, [r8, r9]
 80132cc:	eb04 0249 	add.w	r2, r4, r9, lsl #1
 80132d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80132d2:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
 80132d6:	9c02      	ldr	r4, [sp, #8]
 80132d8:	9715      	str	r7, [sp, #84]	@ 0x54
 80132da:	45a2      	cmp	sl, r4
 80132dc:	f47f af67 	bne.w	80131ae <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3e>
 80132e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80132e2:	f013 0301 	ands.w	r3, r3, #1
 80132e6:	d054      	beq.n	8013392 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x222>
 80132e8:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 80132ec:	9b03      	ldr	r3, [sp, #12]
 80132ee:	f8dd c000 	ldr.w	ip, [sp]
 80132f2:	6819      	ldr	r1, [r3, #0]
 80132f4:	ea5f 079e 	movs.w	r7, lr, lsr #2
 80132f8:	eb0c 044e 	add.w	r4, ip, lr, lsl #1
 80132fc:	460e      	mov	r6, r1
 80132fe:	d015      	beq.n	801332c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1bc>
 8013300:	f85c 501e 	ldr.w	r5, [ip, lr, lsl #1]
 8013304:	f85c 8b04 	ldr.w	r8, [ip], #4
 8013308:	f850 ab04 	ldr.w	sl, [r0], #4
 801330c:	f850 3b04 	ldr.w	r3, [r0], #4
 8013310:	fb2a 6608 	smlad	r6, sl, r8, r6
 8013314:	fb2a 1105 	smlad	r1, sl, r5, r1
 8013318:	f85c a01e 	ldr.w	sl, [ip, lr, lsl #1]
 801331c:	f85c 8b04 	ldr.w	r8, [ip], #4
 8013320:	fb23 6608 	smlad	r6, r3, r8, r6
 8013324:	fb23 110a 	smlad	r1, r3, sl, r1
 8013328:	3f01      	subs	r7, #1
 801332a:	d1e9      	bne.n	8013300 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x190>
 801332c:	f01e 0703 	ands.w	r7, lr, #3
 8013330:	d00b      	beq.n	801334a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1da>
 8013332:	f83c 301e 	ldrh.w	r3, [ip, lr, lsl #1]
 8013336:	f83c 9b02 	ldrh.w	r9, [ip], #2
 801333a:	f930 ab02 	ldrsh.w	sl, [r0], #2
 801333e:	fb19 660a 	smlabb	r6, r9, sl, r6
 8013342:	3f01      	subs	r7, #1
 8013344:	fb13 110a 	smlabb	r1, r3, sl, r1
 8013348:	dcf3      	bgt.n	8013332 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1c2>
 801334a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 801334e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8013350:	f9ba 4000 	ldrsh.w	r4, [sl]
 8013354:	f8d7 c000 	ldr.w	ip, [r7]
 8013358:	f8db 5000 	ldr.w	r5, [fp]
 801335c:	f1c4 0915 	rsb	r9, r4, #21
 8013360:	ea99 0904 	eors.w	r9, r9, r4
 8013364:	dd58      	ble.n	8013418 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2a8>
 8013366:	ea4f 0646 	mov.w	r6, r6, lsl #1
 801336a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801336e:	fb56 c605 	smmla	r6, r6, r5, ip
 8013372:	fb51 c105 	smmla	r1, r1, r5, ip
 8013376:	fa46 f604 	asr.w	r6, r6, r4
 801337a:	fa41 f104 	asr.w	r1, r1, r4
 801337e:	f306 0607 	ssat	r6, #8, r6
 8013382:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013384:	9c04      	ldr	r4, [sp, #16]
 8013386:	7016      	strb	r6, [r2, #0]
 8013388:	f301 0107 	ssat	r1, #8, r1
 801338c:	5511      	strb	r1, [r2, r4]
 801338e:	9b01      	ldr	r3, [sp, #4]
 8013390:	441a      	add	r2, r3
 8013392:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013394:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013396:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8013398:	b133      	cbz	r3, 80133a8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x238>
 801339a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801339c:	f104 0002 	add.w	r0, r4, #2
 80133a0:	fb03 0011 	mls	r0, r3, r1, r0
 80133a4:	4410      	add	r0, r2
 80133a6:	e006      	b.n	80133b6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x246>
 80133a8:	eba2 0001 	sub.w	r0, r2, r1
 80133ac:	9a05      	ldr	r2, [sp, #20]
 80133ae:	f104 0402 	add.w	r4, r4, #2
 80133b2:	fb02 0004 	mla	r0, r2, r4, r0
 80133b6:	b006      	add	sp, #24
 80133b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133bc:	2c00      	cmp	r4, #0
 80133be:	dd42      	ble.n	8013446 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2d6>
 80133c0:	f04f 0901 	mov.w	r9, #1
 80133c4:	fa09 f904 	lsl.w	r9, r9, r4
 80133c8:	ea4f 09a9 	mov.w	r9, r9, asr #2
 80133cc:	fb53 9305 	smmla	r3, r3, r5, r9
 80133d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80133d4:	fa43 f304 	asr.w	r3, r3, r4
 80133d8:	4463      	add	r3, ip
 80133da:	fb52 9205 	smmla	r2, r2, r5, r9
 80133de:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80133e2:	fa42 f204 	asr.w	r2, r2, r4
 80133e6:	4462      	add	r2, ip
 80133e8:	e75b      	b.n	80132a2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 80133ea:	2c00      	cmp	r4, #0
 80133ec:	dd3c      	ble.n	8013468 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2f8>
 80133ee:	f04f 0901 	mov.w	r9, #1
 80133f2:	fa09 f904 	lsl.w	r9, r9, r4
 80133f6:	ea4f 09a9 	mov.w	r9, r9, asr #2
 80133fa:	fb56 9605 	smmla	r6, r6, r5, r9
 80133fe:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8013402:	fa46 f604 	asr.w	r6, r6, r4
 8013406:	4466      	add	r6, ip
 8013408:	fb51 9105 	smmla	r1, r1, r5, r9
 801340c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013410:	fa41 f104 	asr.w	r1, r1, r4
 8013414:	4461      	add	r1, ip
 8013416:	e72c      	b.n	8013272 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 8013418:	2c00      	cmp	r4, #0
 801341a:	dd36      	ble.n	801348a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x31a>
 801341c:	f04f 0901 	mov.w	r9, #1
 8013420:	fa09 f904 	lsl.w	r9, r9, r4
 8013424:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8013428:	fb56 9605 	smmla	r6, r6, r5, r9
 801342c:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8013430:	fa46 f604 	asr.w	r6, r6, r4
 8013434:	4466      	add	r6, ip
 8013436:	fb51 9105 	smmla	r1, r1, r5, r9
 801343a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801343e:	fa41 f104 	asr.w	r1, r1, r4
 8013442:	4461      	add	r1, ip
 8013444:	e79b      	b.n	801337e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>
 8013446:	f1c4 0901 	rsb	r9, r4, #1
 801344a:	fa03 f309 	lsl.w	r3, r3, r9
 801344e:	f303 031f 	ssat	r3, #32, r3
 8013452:	fb53 f315 	smmulr	r3, r3, r5
 8013456:	fa02 f209 	lsl.w	r2, r2, r9
 801345a:	f302 021f 	ssat	r2, #32, r2
 801345e:	fb52 f215 	smmulr	r2, r2, r5
 8013462:	4463      	add	r3, ip
 8013464:	4462      	add	r2, ip
 8013466:	e71c      	b.n	80132a2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 8013468:	f1c4 0901 	rsb	r9, r4, #1
 801346c:	fa06 f609 	lsl.w	r6, r6, r9
 8013470:	f306 061f 	ssat	r6, #32, r6
 8013474:	fb56 f615 	smmulr	r6, r6, r5
 8013478:	fa01 f109 	lsl.w	r1, r1, r9
 801347c:	f301 011f 	ssat	r1, #32, r1
 8013480:	fb51 f115 	smmulr	r1, r1, r5
 8013484:	4466      	add	r6, ip
 8013486:	4461      	add	r1, ip
 8013488:	e6f3      	b.n	8013272 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 801348a:	f1c4 0901 	rsb	r9, r4, #1
 801348e:	fa06 f609 	lsl.w	r6, r6, r9
 8013492:	f306 061f 	ssat	r6, #32, r6
 8013496:	fb56 f615 	smmulr	r6, r6, r5
 801349a:	fa01 f109 	lsl.w	r1, r1, r9
 801349e:	f301 011f 	ssat	r1, #32, r1
 80134a2:	fb51 f115 	smmulr	r1, r1, r5
 80134a6:	4466      	add	r6, ip
 80134a8:	4461      	add	r1, ip
 80134aa:	e768      	b.n	801337e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>
 80134ac:	0000      	movs	r0, r0
	...

080134b0 <st_sssa8_ch_nn_mat_mult_pw_nt_t>:
 80134b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b4:	b099      	sub	sp, #100	@ 0x64
 80134b6:	9014      	str	r0, [sp, #80]	@ 0x50
 80134b8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80134ba:	9216      	str	r2, [sp, #88]	@ 0x58
 80134bc:	9312      	str	r3, [sp, #72]	@ 0x48
 80134be:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 80134c0:	f000 0303 	and.w	r3, r0, #3
 80134c4:	2b03      	cmp	r3, #3
 80134c6:	bf0c      	ite	eq
 80134c8:	2601      	moveq	r6, #1
 80134ca:	2600      	movne	r6, #0
 80134cc:	9617      	str	r6, [sp, #92]	@ 0x5c
 80134ce:	2803      	cmp	r0, #3
 80134d0:	bf0c      	ite	eq
 80134d2:	2601      	moveq	r6, #1
 80134d4:	2600      	movne	r6, #0
 80134d6:	9618      	str	r6, [sp, #96]	@ 0x60
 80134d8:	f010 0002 	ands.w	r0, r0, #2
 80134dc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80134de:	2800      	cmp	r0, #0
 80134e0:	bf14      	ite	ne
 80134e2:	4618      	movne	r0, r3
 80134e4:	2001      	moveq	r0, #1
 80134e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80134e8:	9826      	ldr	r0, [sp, #152]	@ 0x98
 80134ea:	bf0c      	ite	eq
 80134ec:	4606      	moveq	r6, r0
 80134ee:	2601      	movne	r6, #1
 80134f0:	9611      	str	r6, [sp, #68]	@ 0x44
 80134f2:	e9dd 042c 	ldrd	r0, r4, [sp, #176]	@ 0xb0
 80134f6:	2c00      	cmp	r4, #0
 80134f8:	bf18      	it	ne
 80134fa:	4620      	movne	r0, r4
 80134fc:	902c      	str	r0, [sp, #176]	@ 0xb0
 80134fe:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8013500:	2801      	cmp	r0, #1
 8013502:	f340 81be 	ble.w	8013882 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x3d2>
 8013506:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801350a:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 801350c:	f014 0f02 	tst.w	r4, #2
 8013510:	d101      	bne.n	8013516 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x66>
 8013512:	f04f 0302 	mov.w	r3, #2
 8013516:	9315      	str	r3, [sp, #84]	@ 0x54
 8013518:	f04f 0800 	mov.w	r8, #0
 801351c:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 8013520:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8013524:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013526:	eb02 028b 	add.w	r2, r2, fp, lsl #2
 801352a:	f9b2 3000 	ldrsh.w	r3, [r2]
 801352e:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 8013532:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013536:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013538:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801353c:	e9d2 1200 	ldrd	r1, r2, [r2]
 8013540:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8013544:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8013546:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801354a:	e9d2 1200 	ldrd	r1, r2, [r2]
 801354e:	e9cd 1200 	strd	r1, r2, [sp]
 8013552:	2b00      	cmp	r3, #0
 8013554:	bfcc      	ite	gt
 8013556:	2000      	movgt	r0, #0
 8013558:	f04f 30ff 	movle.w	r0, #4294967295
 801355c:	2b15      	cmp	r3, #21
 801355e:	bfc8      	it	gt
 8013560:	2001      	movgt	r0, #1
 8013562:	2c00      	cmp	r4, #0
 8013564:	bfcc      	ite	gt
 8013566:	2100      	movgt	r1, #0
 8013568:	f04f 31ff 	movle.w	r1, #4294967295
 801356c:	2c15      	cmp	r4, #21
 801356e:	bfc8      	it	gt
 8013570:	2101      	movgt	r1, #1
 8013572:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013576:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8013578:	2b00      	cmp	r3, #0
 801357a:	f000 8297 	beq.w	8013aac <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5fc>
 801357e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013580:	2b00      	cmp	r3, #0
 8013582:	f040 82bb 	bne.w	8013afc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x64c>
 8013586:	461a      	mov	r2, r3
 8013588:	4618      	mov	r0, r3
 801358a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 801358c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8013590:	e9d1 3400 	ldrd	r3, r4, [r1]
 8013594:	4403      	add	r3, r0
 8013596:	4414      	add	r4, r2
 8013598:	e9cd 3409 	strd	r3, r4, [sp, #36]	@ 0x24
 801359c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801359e:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80135a0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80135a2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80135a4:	2900      	cmp	r1, #0
 80135a6:	bf1c      	itt	ne
 80135a8:	3203      	addne	r2, #3
 80135aa:	18d2      	addne	r2, r2, r3
 80135ac:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 80135b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80135b2:	1040      	asrs	r0, r0, #1
 80135b4:	f000 8144 	beq.w	8013840 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x390>
 80135b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80135ba:	900e      	str	r0, [sp, #56]	@ 0x38
 80135bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135be:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 80135c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80135c2:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 80135c4:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 80135c8:	46e2      	mov	sl, ip
 80135ca:	46f3      	mov	fp, lr
 80135cc:	4413      	add	r3, r2
 80135ce:	930c      	str	r3, [sp, #48]	@ 0x30
 80135d0:	ea5f 1827 	movs.w	r8, r7, asr #4
 80135d4:	f000 8094 	beq.w	8013700 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x250>
 80135d8:	f859 5007 	ldr.w	r5, [r9, r7]
 80135dc:	fa2f f485 	sxtb16	r4, r5
 80135e0:	f856 0b04 	ldr.w	r0, [r6], #4
 80135e4:	fa2f f595 	sxtb16	r5, r5, ror #8
 80135e8:	f856 1b04 	ldr.w	r1, [r6], #4
 80135ec:	fb24 aa00 	smlad	sl, r4, r0, sl
 80135f0:	fb25 aa01 	smlad	sl, r5, r1, sl
 80135f4:	f856 2b04 	ldr.w	r2, [r6], #4
 80135f8:	f856 3b04 	ldr.w	r3, [r6], #4
 80135fc:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013600:	f859 4b04 	ldr.w	r4, [r9], #4
 8013604:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013608:	fa2f f584 	sxtb16	r5, r4
 801360c:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013610:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013614:	f856 0b04 	ldr.w	r0, [r6], #4
 8013618:	fb25 ee02 	smlad	lr, r5, r2, lr
 801361c:	f859 5007 	ldr.w	r5, [r9, r7]
 8013620:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013624:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013628:	fa2f f485 	sxtb16	r4, r5
 801362c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013630:	f856 1b04 	ldr.w	r1, [r6], #4
 8013634:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013638:	f856 2b04 	ldr.w	r2, [r6], #4
 801363c:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013640:	f856 3b04 	ldr.w	r3, [r6], #4
 8013644:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013648:	f859 4b04 	ldr.w	r4, [r9], #4
 801364c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013650:	fa2f f584 	sxtb16	r5, r4
 8013654:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013658:	fb25 cc00 	smlad	ip, r5, r0, ip
 801365c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013660:	f859 5007 	ldr.w	r5, [r9, r7]
 8013664:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013668:	f856 0b04 	ldr.w	r0, [r6], #4
 801366c:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013670:	fa2f f485 	sxtb16	r4, r5
 8013674:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013678:	f856 1b04 	ldr.w	r1, [r6], #4
 801367c:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013680:	f856 2b04 	ldr.w	r2, [r6], #4
 8013684:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013688:	f856 3b04 	ldr.w	r3, [r6], #4
 801368c:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013690:	f859 4b04 	ldr.w	r4, [r9], #4
 8013694:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013698:	fa2f f584 	sxtb16	r5, r4
 801369c:	fa2f f494 	sxtb16	r4, r4, ror #8
 80136a0:	fb25 cc00 	smlad	ip, r5, r0, ip
 80136a4:	fb25 ee02 	smlad	lr, r5, r2, lr
 80136a8:	f856 0b04 	ldr.w	r0, [r6], #4
 80136ac:	fb24 cc01 	smlad	ip, r4, r1, ip
 80136b0:	f859 5007 	ldr.w	r5, [r9, r7]
 80136b4:	fb24 ee03 	smlad	lr, r4, r3, lr
 80136b8:	fa2f f485 	sxtb16	r4, r5
 80136bc:	fa2f f595 	sxtb16	r5, r5, ror #8
 80136c0:	f856 1b04 	ldr.w	r1, [r6], #4
 80136c4:	fb24 aa00 	smlad	sl, r4, r0, sl
 80136c8:	f856 2b04 	ldr.w	r2, [r6], #4
 80136cc:	fb25 aa01 	smlad	sl, r5, r1, sl
 80136d0:	f856 3b04 	ldr.w	r3, [r6], #4
 80136d4:	fb24 bb02 	smlad	fp, r4, r2, fp
 80136d8:	f859 4b04 	ldr.w	r4, [r9], #4
 80136dc:	fb25 bb03 	smlad	fp, r5, r3, fp
 80136e0:	fa2f f584 	sxtb16	r5, r4
 80136e4:	fa2f f494 	sxtb16	r4, r4, ror #8
 80136e8:	fb25 cc00 	smlad	ip, r5, r0, ip
 80136ec:	fb25 ee02 	smlad	lr, r5, r2, lr
 80136f0:	f1b8 0801 	subs.w	r8, r8, #1
 80136f4:	fb24 cc01 	smlad	ip, r4, r1, ip
 80136f8:	fb24 ee03 	smlad	lr, r4, r3, lr
 80136fc:	f73f af6c 	bgt.w	80135d8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x128>
 8013700:	f017 000f 	ands.w	r0, r7, #15
 8013704:	d046      	beq.n	8013794 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2e4>
 8013706:	f3c7 0881 	ubfx	r8, r7, #2, #2
 801370a:	f1b8 0f00 	cmp.w	r8, #0
 801370e:	d026      	beq.n	801375e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2ae>
 8013710:	f859 5007 	ldr.w	r5, [r9, r7]
 8013714:	fa2f f485 	sxtb16	r4, r5
 8013718:	fa2f f595 	sxtb16	r5, r5, ror #8
 801371c:	f856 0b04 	ldr.w	r0, [r6], #4
 8013720:	f856 1b04 	ldr.w	r1, [r6], #4
 8013724:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013728:	f856 2b04 	ldr.w	r2, [r6], #4
 801372c:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013730:	f856 3b04 	ldr.w	r3, [r6], #4
 8013734:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013738:	f859 4b04 	ldr.w	r4, [r9], #4
 801373c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013740:	fa2f f584 	sxtb16	r5, r4
 8013744:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013748:	fb25 cc00 	smlad	ip, r5, r0, ip
 801374c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013750:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013754:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013758:	f1b8 0801 	subs.w	r8, r8, #1
 801375c:	dcd8      	bgt.n	8013710 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x260>
 801375e:	f017 0803 	ands.w	r8, r7, #3
 8013762:	f1b8 0f00 	cmp.w	r8, #0
 8013766:	d015      	beq.n	8013794 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2e4>
 8013768:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 801376a:	f936 3b02 	ldrsh.w	r3, [r6], #2
 801376e:	f936 5b02 	ldrsh.w	r5, [r6], #2
 8013772:	f999 1000 	ldrsb.w	r1, [r9]
 8013776:	fb13 cc01 	smlabb	ip, r3, r1, ip
 801377a:	fb15 ee01 	smlabb	lr, r5, r1, lr
 801377e:	f919 1000 	ldrsb.w	r1, [r9, r0]
 8013782:	fb13 aa01 	smlabb	sl, r3, r1, sl
 8013786:	fb15 bb01 	smlabb	fp, r5, r1, fp
 801378a:	f109 0901 	add.w	r9, r9, #1
 801378e:	f1b8 0801 	subs.w	r8, r8, #1
 8013792:	dcea      	bgt.n	801376a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2ba>
 8013794:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013796:	462e      	mov	r6, r5
 8013798:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801379a:	b168      	cbz	r0, 80137b8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x308>
 801379c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801379e:	1e90      	subs	r0, r2, #2
 80137a0:	dc09      	bgt.n	80137b6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x306>
 80137a2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80137a4:	f1c2 0202 	rsb	r2, r2, #2
 80137a8:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80137ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80137ae:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80137b0:	4410      	add	r0, r2
 80137b2:	f105 0502 	add.w	r5, r5, #2
 80137b6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80137b8:	9800      	ldr	r0, [sp, #0]
 80137ba:	9902      	ldr	r1, [sp, #8]
 80137bc:	9a04      	ldr	r2, [sp, #16]
 80137be:	9b06      	ldr	r3, [sp, #24]
 80137c0:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	f040 80c9 	bne.w	801395a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4aa>
 80137c8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80137cc:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 80137d0:	fb5c 0c01 	smmla	ip, ip, r1, r0
 80137d4:	fb5a 0a01 	smmla	sl, sl, r1, r0
 80137d8:	fa4c fc02 	asr.w	ip, ip, r2
 80137dc:	fa4a fa02 	asr.w	sl, sl, r2
 80137e0:	f30c 0c07 	ssat	ip, #8, ip
 80137e4:	f30a 0a07 	ssat	sl, #8, sl
 80137e8:	f886 c000 	strb.w	ip, [r6]
 80137ec:	f887 a000 	strb.w	sl, [r7]
 80137f0:	9801      	ldr	r0, [sp, #4]
 80137f2:	9903      	ldr	r1, [sp, #12]
 80137f4:	9a05      	ldr	r2, [sp, #20]
 80137f6:	9b07      	ldr	r3, [sp, #28]
 80137f8:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	f040 80d4 	bne.w	80139aa <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4fa>
 8013802:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013806:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 801380a:	fb5e 0e01 	smmla	lr, lr, r1, r0
 801380e:	fb5b 0b01 	smmla	fp, fp, r1, r0
 8013812:	fa4e fe02 	asr.w	lr, lr, r2
 8013816:	fa4b fb02 	asr.w	fp, fp, r2
 801381a:	f30e 0e07 	ssat	lr, #8, lr
 801381e:	f30b 0b07 	ssat	fp, #8, fp
 8013822:	f806 e008 	strb.w	lr, [r6, r8]
 8013826:	f807 b008 	strb.w	fp, [r7, r8]
 801382a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801382c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 801382e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013832:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013834:	4491      	add	r9, r2
 8013836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013838:	3b01      	subs	r3, #1
 801383a:	930e      	str	r3, [sp, #56]	@ 0x38
 801383c:	f47f aebe 	bne.w	80135bc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x10c>
 8013840:	f8cd 9020 	str.w	r9, [sp, #32]
 8013844:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013846:	f013 0f01 	tst.w	r3, #1
 801384a:	f040 80d6 	bne.w	80139fa <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x54a>
 801384e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013850:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8013852:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8013856:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013858:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801385a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801385c:	4413      	add	r3, r2
 801385e:	9312      	str	r3, [sp, #72]	@ 0x48
 8013860:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8013862:	b123      	cbz	r3, 801386e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x3be>
 8013864:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8013866:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8013868:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801386c:	932c      	str	r3, [sp, #176]	@ 0xb0
 801386e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013870:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8013872:	ea4f 0363 	mov.w	r3, r3, asr #1
 8013876:	f102 0201 	add.w	r2, r2, #1
 801387a:	920d      	str	r2, [sp, #52]	@ 0x34
 801387c:	4293      	cmp	r3, r2
 801387e:	f73f ae4f 	bgt.w	8013520 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x70>
 8013882:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8013884:	f015 0501 	ands.w	r5, r5, #1
 8013888:	d060      	beq.n	801394c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x49c>
 801388a:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 801388e:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8013890:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8013892:	2d00      	cmp	r5, #0
 8013894:	bf1c      	itt	ne
 8013896:	3603      	addne	r6, #3
 8013898:	4446      	addne	r6, r8
 801389a:	9924      	ldr	r1, [sp, #144]	@ 0x90
 801389c:	2900      	cmp	r1, #0
 801389e:	dd55      	ble.n	801394c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x49c>
 80138a0:	f8cd 803c 	str.w	r8, [sp, #60]	@ 0x3c
 80138a4:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80138a6:	9f26      	ldr	r7, [sp, #152]	@ 0x98
 80138a8:	f1a7 0701 	sub.w	r7, r7, #1
 80138ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80138b0:	f8dc c000 	ldr.w	ip, [ip]
 80138b4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80138b6:	eb03 0487 	add.w	r4, r3, r7, lsl #2
 80138ba:	6824      	ldr	r4, [r4, #0]
 80138bc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80138be:	eb03 0087 	add.w	r0, r3, r7, lsl #2
 80138c2:	6800      	ldr	r0, [r0, #0]
 80138c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80138c6:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 80138ca:	f9b7 7000 	ldrsh.w	r7, [r7]
 80138ce:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80138d0:	2f00      	cmp	r7, #0
 80138d2:	bfcc      	ite	gt
 80138d4:	f04f 0900 	movgt.w	r9, #0
 80138d8:	f04f 39ff 	movle.w	r9, #4294967295
 80138dc:	2f15      	cmp	r7, #21
 80138de:	bfc8      	it	gt
 80138e0:	f04f 0901 	movgt.w	r9, #1
 80138e4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80138e6:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 80138ea:	f1bb 0f00 	cmp.w	fp, #0
 80138ee:	46e6      	mov	lr, ip
 80138f0:	dd0c      	ble.n	801390c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x45c>
 80138f2:	f8dd 804c 	ldr.w	r8, [sp, #76]	@ 0x4c
 80138f6:	f915 3b01 	ldrsb.w	r3, [r5], #1
 80138fa:	f918 ab01 	ldrsb.w	sl, [r8], #1
 80138fe:	eba3 0302 	sub.w	r3, r3, r2
 8013902:	fb0a ee03 	mla	lr, sl, r3, lr
 8013906:	f1bb 0b01 	subs.w	fp, fp, #1
 801390a:	dcf4      	bgt.n	80138f6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x446>
 801390c:	f1b9 0f00 	cmp.w	r9, #0
 8013910:	f040 8164 	bne.w	8013bdc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x72c>
 8013914:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013918:	fb5e 0e04 	smmla	lr, lr, r4, r0
 801391c:	fa4e fe07 	asr.w	lr, lr, r7
 8013920:	f30e 0e07 	ssat	lr, #8, lr
 8013924:	f886 e000 	strb.w	lr, [r6]
 8013928:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801392a:	f013 0f02 	tst.w	r3, #2
 801392e:	d011      	beq.n	8013954 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4a4>
 8013930:	f013 0f01 	tst.w	r3, #1
 8013934:	d005      	beq.n	8013942 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x492>
 8013936:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013938:	3b01      	subs	r3, #1
 801393a:	d102      	bne.n	8013942 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x492>
 801393c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801393e:	f106 0602 	add.w	r6, r6, #2
 8013942:	f106 0601 	add.w	r6, r6, #1
 8013946:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013948:	3901      	subs	r1, #1
 801394a:	dccc      	bgt.n	80138e6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x436>
 801394c:	2000      	movs	r0, #0
 801394e:	b019      	add	sp, #100	@ 0x64
 8013950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013954:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8013956:	441e      	add	r6, r3
 8013958:	e7f6      	b.n	8013948 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x498>
 801395a:	3301      	adds	r3, #1
 801395c:	d014      	beq.n	8013988 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4d8>
 801395e:	f04f 0301 	mov.w	r3, #1
 8013962:	fa03 f302 	lsl.w	r3, r3, r2
 8013966:	ea4f 03a3 	mov.w	r3, r3, asr #2
 801396a:	fb5c 3c01 	smmla	ip, ip, r1, r3
 801396e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8013972:	fa4c fc02 	asr.w	ip, ip, r2
 8013976:	4484      	add	ip, r0
 8013978:	fb5a 3a01 	smmla	sl, sl, r1, r3
 801397c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8013980:	fa4a fa02 	asr.w	sl, sl, r2
 8013984:	4482      	add	sl, r0
 8013986:	e72b      	b.n	80137e0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x330>
 8013988:	f1c2 0301 	rsb	r3, r2, #1
 801398c:	fa0c fc03 	lsl.w	ip, ip, r3
 8013990:	f30c 0c1f 	ssat	ip, #32, ip
 8013994:	fb5c fc11 	smmulr	ip, ip, r1
 8013998:	fa0a fa03 	lsl.w	sl, sl, r3
 801399c:	f30a 0a1f 	ssat	sl, #32, sl
 80139a0:	fb5a fa11 	smmulr	sl, sl, r1
 80139a4:	4484      	add	ip, r0
 80139a6:	4482      	add	sl, r0
 80139a8:	e71a      	b.n	80137e0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x330>
 80139aa:	3301      	adds	r3, #1
 80139ac:	d014      	beq.n	80139d8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x528>
 80139ae:	f04f 0301 	mov.w	r3, #1
 80139b2:	fa03 f302 	lsl.w	r3, r3, r2
 80139b6:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80139ba:	fb5e 3e01 	smmla	lr, lr, r1, r3
 80139be:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80139c2:	fa4e fe02 	asr.w	lr, lr, r2
 80139c6:	4486      	add	lr, r0
 80139c8:	fb5b 3b01 	smmla	fp, fp, r1, r3
 80139cc:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 80139d0:	fa4b fb02 	asr.w	fp, fp, r2
 80139d4:	4483      	add	fp, r0
 80139d6:	e720      	b.n	801381a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x36a>
 80139d8:	f1c2 0301 	rsb	r3, r2, #1
 80139dc:	fa0e fe03 	lsl.w	lr, lr, r3
 80139e0:	f30e 0e1f 	ssat	lr, #32, lr
 80139e4:	fb5e fe11 	smmulr	lr, lr, r1
 80139e8:	fa0b fb03 	lsl.w	fp, fp, r3
 80139ec:	f30b 0b1f 	ssat	fp, #32, fp
 80139f0:	fb5b fb11 	smmulr	fp, fp, r1
 80139f4:	4486      	add	lr, r0
 80139f6:	4483      	add	fp, r0
 80139f8:	e70f      	b.n	801381a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x36a>
 80139fa:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 80139fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013a00:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8013a02:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 8013a06:	ea5f 08a7 	movs.w	r8, r7, asr #2
 8013a0a:	d018      	beq.n	8013a3e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x58e>
 8013a0c:	f859 4b04 	ldr.w	r4, [r9], #4
 8013a10:	f856 0b04 	ldr.w	r0, [r6], #4
 8013a14:	f856 1b04 	ldr.w	r1, [r6], #4
 8013a18:	f856 2b04 	ldr.w	r2, [r6], #4
 8013a1c:	f856 3b04 	ldr.w	r3, [r6], #4
 8013a20:	fa2f f584 	sxtb16	r5, r4
 8013a24:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013a28:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013a2c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013a30:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013a34:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013a38:	f1b8 0801 	subs.w	r8, r8, #1
 8013a3c:	dce6      	bgt.n	8013a0c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x55c>
 8013a3e:	f017 0803 	ands.w	r8, r7, #3
 8013a42:	f1b8 0f00 	cmp.w	r8, #0
 8013a46:	d00c      	beq.n	8013a62 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5b2>
 8013a48:	f936 3b02 	ldrsh.w	r3, [r6], #2
 8013a4c:	f936 5b02 	ldrsh.w	r5, [r6], #2
 8013a50:	f919 1b01 	ldrsb.w	r1, [r9], #1
 8013a54:	fb13 cc01 	smlabb	ip, r3, r1, ip
 8013a58:	fb15 ee01 	smlabb	lr, r5, r1, lr
 8013a5c:	f1b8 0801 	subs.w	r8, r8, #1
 8013a60:	dcf2      	bgt.n	8013a48 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x598>
 8013a62:	9800      	ldr	r0, [sp, #0]
 8013a64:	9902      	ldr	r1, [sp, #8]
 8013a66:	9a04      	ldr	r2, [sp, #16]
 8013a68:	9b06      	ldr	r3, [sp, #24]
 8013a6a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8013a6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013a6e:	4437      	add	r7, r6
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	f040 8099 	bne.w	8013ba8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6f8>
 8013a76:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8013a7a:	fb5c 0c01 	smmla	ip, ip, r1, r0
 8013a7e:	fa4c fc02 	asr.w	ip, ip, r2
 8013a82:	f30c 0c07 	ssat	ip, #8, ip
 8013a86:	f886 c000 	strb.w	ip, [r6]
 8013a8a:	9801      	ldr	r0, [sp, #4]
 8013a8c:	9903      	ldr	r1, [sp, #12]
 8013a8e:	9a05      	ldr	r2, [sp, #20]
 8013a90:	9b07      	ldr	r3, [sp, #28]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d166      	bne.n	8013b64 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6b4>
 8013a96:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013a9a:	fb5e 0e01 	smmla	lr, lr, r1, r0
 8013a9e:	fa4e fe02 	asr.w	lr, lr, r2
 8013aa2:	f30e 0e07 	ssat	lr, #8, lr
 8013aa6:	f887 e000 	strb.w	lr, [r7]
 8013aaa:	e6d0      	b.n	801384e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 8013aac:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8013aae:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 8013ab0:	eb00 0907 	add.w	r9, r0, r7
 8013ab4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8013ab6:	2f03      	cmp	r7, #3
 8013ab8:	dd11      	ble.n	8013ade <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x62e>
 8013aba:	ea4f 06a7 	mov.w	r6, r7, asr #2
 8013abe:	f850 1b04 	ldr.w	r1, [r0], #4
 8013ac2:	f859 4b04 	ldr.w	r4, [r9], #4
 8013ac6:	fa2f f291 	sxtb16	r2, r1, ror #8
 8013aca:	fa2f f181 	sxtb16	r1, r1
 8013ace:	fa2f f894 	sxtb16	r8, r4, ror #8
 8013ad2:	fa2f f484 	sxtb16	r4, r4
 8013ad6:	e8a3 0116 	stmia.w	r3!, {r1, r2, r4, r8}
 8013ada:	3e01      	subs	r6, #1
 8013adc:	dcef      	bgt.n	8013abe <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x60e>
 8013ade:	f017 0603 	ands.w	r6, r7, #3
 8013ae2:	f77f ad4c 	ble.w	801357e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xce>
 8013ae6:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8013aea:	f823 1b02 	strh.w	r1, [r3], #2
 8013aee:	f919 1b01 	ldrsb.w	r1, [r9], #1
 8013af2:	f823 1b02 	strh.w	r1, [r3], #2
 8013af6:	3e01      	subs	r6, #1
 8013af8:	dcf5      	bgt.n	8013ae6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x636>
 8013afa:	e540      	b.n	801357e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xce>
 8013afc:	9e27      	ldr	r6, [sp, #156]	@ 0x9c
 8013afe:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8013b00:	f04f 0300 	mov.w	r3, #0
 8013b04:	4618      	mov	r0, r3
 8013b06:	10b1      	asrs	r1, r6, #2
 8013b08:	d017      	beq.n	8013b3a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x68a>
 8013b0a:	e8b2 1680 	ldmia.w	r2!, {r7, r9, sl, ip}
 8013b0e:	fa00 f087 	sxtah	r0, r0, r7
 8013b12:	fa00 f0a7 	sxtah	r0, r0, r7, ror #16
 8013b16:	fa00 f089 	sxtah	r0, r0, r9
 8013b1a:	fa00 f0a9 	sxtah	r0, r0, r9, ror #16
 8013b1e:	fa03 f38a 	sxtah	r3, r3, sl
 8013b22:	fa03 f3aa 	sxtah	r3, r3, sl, ror #16
 8013b26:	fa03 f38c 	sxtah	r3, r3, ip
 8013b2a:	fa03 f3ac 	sxtah	r3, r3, ip, ror #16
 8013b2e:	3901      	subs	r1, #1
 8013b30:	dceb      	bgt.n	8013b0a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x65a>
 8013b32:	f1c0 0000 	rsb	r0, r0, #0
 8013b36:	f1c3 0300 	rsb	r3, r3, #0
 8013b3a:	f016 0103 	ands.w	r1, r6, #3
 8013b3e:	d00b      	beq.n	8013b58 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6a8>
 8013b40:	f9b2 4000 	ldrsh.w	r4, [r2]
 8013b44:	eba0 0004 	sub.w	r0, r0, r4
 8013b48:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 8013b4c:	eba3 0304 	sub.w	r3, r3, r4
 8013b50:	3901      	subs	r1, #1
 8013b52:	f102 0204 	add.w	r2, r2, #4
 8013b56:	dcf3      	bgt.n	8013b40 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x690>
 8013b58:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013b5a:	fb02 f000 	mul.w	r0, r2, r0
 8013b5e:	fb03 f202 	mul.w	r2, r3, r2
 8013b62:	e512      	b.n	801358a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xda>
 8013b64:	3301      	adds	r3, #1
 8013b66:	d011      	beq.n	8013b8c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6dc>
 8013b68:	f04f 0301 	mov.w	r3, #1
 8013b6c:	fa03 f302 	lsl.w	r3, r3, r2
 8013b70:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8013b74:	fb5e 3e01 	smmla	lr, lr, r1, r3
 8013b78:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013b7c:	fa4e fe02 	asr.w	lr, lr, r2
 8013b80:	4486      	add	lr, r0
 8013b82:	f30e 0e07 	ssat	lr, #8, lr
 8013b86:	f887 e000 	strb.w	lr, [r7]
 8013b8a:	e660      	b.n	801384e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 8013b8c:	f1c2 0301 	rsb	r3, r2, #1
 8013b90:	fa0e fe03 	lsl.w	lr, lr, r3
 8013b94:	f30e 0e1f 	ssat	lr, #32, lr
 8013b98:	fb5e fe11 	smmulr	lr, lr, r1
 8013b9c:	4486      	add	lr, r0
 8013b9e:	f30e 0e07 	ssat	lr, #8, lr
 8013ba2:	f887 e000 	strb.w	lr, [r7]
 8013ba6:	e652      	b.n	801384e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 8013ba8:	3301      	adds	r3, #1
 8013baa:	d00d      	beq.n	8013bc8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x718>
 8013bac:	f04f 0301 	mov.w	r3, #1
 8013bb0:	fa03 f302 	lsl.w	r3, r3, r2
 8013bb4:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8013bb8:	fb5c 3c01 	smmla	ip, ip, r1, r3
 8013bbc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8013bc0:	fa4c fc02 	asr.w	ip, ip, r2
 8013bc4:	4484      	add	ip, r0
 8013bc6:	e75c      	b.n	8013a82 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5d2>
 8013bc8:	f1c2 0301 	rsb	r3, r2, #1
 8013bcc:	fa0c fc03 	lsl.w	ip, ip, r3
 8013bd0:	f30c 0c1f 	ssat	ip, #32, ip
 8013bd4:	fb5c fc11 	smmulr	ip, ip, r1
 8013bd8:	4484      	add	ip, r0
 8013bda:	e752      	b.n	8013a82 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5d2>
 8013bdc:	1c7b      	adds	r3, r7, #1
 8013bde:	d00d      	beq.n	8013bfc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x74c>
 8013be0:	f04f 0301 	mov.w	r3, #1
 8013be4:	fa03 f307 	lsl.w	r3, r3, r7
 8013be8:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8013bec:	fb5e 3e04 	smmla	lr, lr, r4, r3
 8013bf0:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013bf4:	fa4e fe07 	asr.w	lr, lr, r7
 8013bf8:	4486      	add	lr, r0
 8013bfa:	e691      	b.n	8013920 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x470>
 8013bfc:	f1c7 0301 	rsb	r3, r7, #1
 8013c00:	fa0e fe03 	lsl.w	lr, lr, r3
 8013c04:	f30e 0e1f 	ssat	lr, #32, lr
 8013c08:	fb5e fe14 	smmulr	lr, lr, r4
 8013c0c:	4486      	add	lr, r0
 8013c0e:	e687      	b.n	8013920 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x470>

08013c10 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS>:
 8013c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c14:	b099      	sub	sp, #100	@ 0x64
 8013c16:	bf00      	nop
 8013c18:	9014      	str	r0, [sp, #80]	@ 0x50
 8013c1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013c1c:	9216      	str	r2, [sp, #88]	@ 0x58
 8013c1e:	9312      	str	r3, [sp, #72]	@ 0x48
 8013c20:	f04f 0800 	mov.w	r8, #0
 8013c24:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 8013c28:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8013c2c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013c2e:	eb02 028b 	add.w	r2, r2, fp, lsl #2
 8013c32:	f9b2 3000 	ldrsh.w	r3, [r2]
 8013c36:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 8013c3a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013c3e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013c40:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8013c44:	e9d2 1200 	ldrd	r1, r2, [r2]
 8013c48:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8013c4c:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8013c4e:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8013c52:	e9d2 1200 	ldrd	r1, r2, [r2]
 8013c56:	e9cd 1200 	strd	r1, r2, [sp]
 8013c5a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8013c5c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8013c5e:	f04f 0610 	mov.w	r6, #16
 8013c62:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8013c64:	f850 1b04 	ldr.w	r1, [r0], #4
 8013c68:	fa2f f291 	sxtb16	r2, r1, ror #8
 8013c6c:	fa2f f181 	sxtb16	r1, r1
 8013c70:	fa2f f894 	sxtb16	r8, r4, ror #8
 8013c74:	fa2f f484 	sxtb16	r4, r4
 8013c78:	e8a3 0116 	stmia.w	r3!, {r1, r2, r4, r8}
 8013c7c:	3e01      	subs	r6, #1
 8013c7e:	dcf0      	bgt.n	8013c62 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x52>
 8013c80:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013c82:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8013c84:	f04f 0300 	mov.w	r3, #0
 8013c88:	4618      	mov	r0, r3
 8013c8a:	f04f 0110 	mov.w	r1, #16
 8013c8e:	e8b2 1700 	ldmia.w	r2!, {r8, r9, sl, ip}
 8013c92:	fa00 f088 	sxtah	r0, r0, r8
 8013c96:	fa00 f0a8 	sxtah	r0, r0, r8, ror #16
 8013c9a:	fa00 f089 	sxtah	r0, r0, r9
 8013c9e:	fa00 f0a9 	sxtah	r0, r0, r9, ror #16
 8013ca2:	fa03 f38a 	sxtah	r3, r3, sl
 8013ca6:	fa03 f3aa 	sxtah	r3, r3, sl, ror #16
 8013caa:	fa03 f38c 	sxtah	r3, r3, ip
 8013cae:	fa03 f3ac 	sxtah	r3, r3, ip, ror #16
 8013cb2:	3901      	subs	r1, #1
 8013cb4:	dceb      	bgt.n	8013c8e <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x7e>
 8013cb6:	f1c0 0000 	rsb	r0, r0, #0
 8013cba:	f1c3 0300 	rsb	r3, r3, #0
 8013cbe:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013cc0:	fb02 f000 	mul.w	r0, r2, r0
 8013cc4:	fb03 f202 	mul.w	r2, r3, r2
 8013cc8:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8013cca:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8013cce:	e9d1 3400 	ldrd	r3, r4, [r1]
 8013cd2:	4403      	add	r3, r0
 8013cd4:	4414      	add	r4, r2
 8013cd6:	e9cd 3409 	strd	r3, r4, [sp, #36]	@ 0x24
 8013cda:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013cdc:	f04f 0305 	mov.w	r3, #5
 8013ce0:	f102 0203 	add.w	r2, r2, #3
 8013ce4:	441a      	add	r2, r3
 8013ce6:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8013cea:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013cec:	f04f 073e 	mov.w	r7, #62	@ 0x3e
 8013cf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013cf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013cf4:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8013cf6:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 8013cfa:	46e2      	mov	sl, ip
 8013cfc:	46f3      	mov	fp, lr
 8013cfe:	f103 0301 	add.w	r3, r3, #1
 8013d02:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d04:	f04f 0804 	mov.w	r8, #4
 8013d08:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8013d0c:	fa2f f485 	sxtb16	r4, r5
 8013d10:	f856 0b04 	ldr.w	r0, [r6], #4
 8013d14:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013d18:	f856 1b04 	ldr.w	r1, [r6], #4
 8013d1c:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013d20:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013d24:	f856 2b04 	ldr.w	r2, [r6], #4
 8013d28:	f856 3b04 	ldr.w	r3, [r6], #4
 8013d2c:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013d30:	f859 4b04 	ldr.w	r4, [r9], #4
 8013d34:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013d38:	fa2f f584 	sxtb16	r5, r4
 8013d3c:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013d40:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013d44:	f856 0b04 	ldr.w	r0, [r6], #4
 8013d48:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013d4c:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8013d50:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013d54:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013d58:	fa2f f485 	sxtb16	r4, r5
 8013d5c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013d60:	f856 1b04 	ldr.w	r1, [r6], #4
 8013d64:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013d68:	f856 2b04 	ldr.w	r2, [r6], #4
 8013d6c:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013d70:	f856 3b04 	ldr.w	r3, [r6], #4
 8013d74:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013d78:	f859 4b04 	ldr.w	r4, [r9], #4
 8013d7c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013d80:	fa2f f584 	sxtb16	r5, r4
 8013d84:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013d88:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013d8c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013d90:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8013d94:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013d98:	f856 0b04 	ldr.w	r0, [r6], #4
 8013d9c:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013da0:	fa2f f485 	sxtb16	r4, r5
 8013da4:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013da8:	f856 1b04 	ldr.w	r1, [r6], #4
 8013dac:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013db0:	f856 2b04 	ldr.w	r2, [r6], #4
 8013db4:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013db8:	f856 3b04 	ldr.w	r3, [r6], #4
 8013dbc:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013dc0:	f859 4b04 	ldr.w	r4, [r9], #4
 8013dc4:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013dc8:	fa2f f584 	sxtb16	r5, r4
 8013dcc:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013dd0:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013dd4:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013dd8:	f856 0b04 	ldr.w	r0, [r6], #4
 8013ddc:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013de0:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8013de4:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013de8:	fa2f f485 	sxtb16	r4, r5
 8013dec:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013df0:	f856 1b04 	ldr.w	r1, [r6], #4
 8013df4:	fb24 aa00 	smlad	sl, r4, r0, sl
 8013df8:	f856 2b04 	ldr.w	r2, [r6], #4
 8013dfc:	fb25 aa01 	smlad	sl, r5, r1, sl
 8013e00:	f856 3b04 	ldr.w	r3, [r6], #4
 8013e04:	fb24 bb02 	smlad	fp, r4, r2, fp
 8013e08:	f859 4b04 	ldr.w	r4, [r9], #4
 8013e0c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8013e10:	fa2f f584 	sxtb16	r5, r4
 8013e14:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013e18:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013e1c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013e20:	f1b8 0801 	subs.w	r8, r8, #1
 8013e24:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013e28:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013e2c:	f73f af6c 	bgt.w	8013d08 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0xf8>
 8013e30:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013e32:	462e      	mov	r6, r5
 8013e34:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013e36:	1e90      	subs	r0, r2, #2
 8013e38:	dc09      	bgt.n	8013e4e <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x23e>
 8013e3a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013e3c:	f1c2 0202 	rsb	r2, r2, #2
 8013e40:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8013e44:	920c      	str	r2, [sp, #48]	@ 0x30
 8013e46:	f100 0005 	add.w	r0, r0, #5
 8013e4a:	f105 0502 	add.w	r5, r5, #2
 8013e4e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8013e50:	9800      	ldr	r0, [sp, #0]
 8013e52:	9902      	ldr	r1, [sp, #8]
 8013e54:	9a04      	ldr	r2, [sp, #16]
 8013e56:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013e58:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8013e5c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8013e60:	fb5c 0c01 	smmla	ip, ip, r1, r0
 8013e64:	fb5a 0a01 	smmla	sl, sl, r1, r0
 8013e68:	fa4c fc02 	asr.w	ip, ip, r2
 8013e6c:	fa4a fa02 	asr.w	sl, sl, r2
 8013e70:	f30c 0c07 	ssat	ip, #8, ip
 8013e74:	f30a 0a07 	ssat	sl, #8, sl
 8013e78:	f886 c000 	strb.w	ip, [r6]
 8013e7c:	f884 a000 	strb.w	sl, [r4]
 8013e80:	9801      	ldr	r0, [sp, #4]
 8013e82:	9903      	ldr	r1, [sp, #12]
 8013e84:	9a05      	ldr	r2, [sp, #20]
 8013e86:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013e8a:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8013e8e:	fb5e 0e01 	smmla	lr, lr, r1, r0
 8013e92:	fb5b 0b01 	smmla	fp, fp, r1, r0
 8013e96:	fa4e fe02 	asr.w	lr, lr, r2
 8013e9a:	fa4b fb02 	asr.w	fp, fp, r2
 8013e9e:	f30e 0e07 	ssat	lr, #8, lr
 8013ea2:	f30b 0b07 	ssat	fp, #8, fp
 8013ea6:	f886 e0bd 	strb.w	lr, [r6, #189]	@ 0xbd
 8013eaa:	f884 b0bd 	strb.w	fp, [r4, #189]	@ 0xbd
 8013eae:	f105 0302 	add.w	r3, r5, #2
 8013eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013eb4:	f109 0940 	add.w	r9, r9, #64	@ 0x40
 8013eb8:	3f01      	subs	r7, #1
 8013eba:	f47f af1a 	bne.w	8013cf2 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0xe2>
 8013ebe:	f8cd 9020 	str.w	r9, [sp, #32]
 8013ec2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013ec6:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8013ec8:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 8013ecc:	f04f 0810 	mov.w	r8, #16
 8013ed0:	f859 4b04 	ldr.w	r4, [r9], #4
 8013ed4:	f856 0b04 	ldr.w	r0, [r6], #4
 8013ed8:	f856 1b04 	ldr.w	r1, [r6], #4
 8013edc:	f856 2b04 	ldr.w	r2, [r6], #4
 8013ee0:	f856 3b04 	ldr.w	r3, [r6], #4
 8013ee4:	fa2f f584 	sxtb16	r5, r4
 8013ee8:	fa2f f494 	sxtb16	r4, r4, ror #8
 8013eec:	fb25 cc00 	smlad	ip, r5, r0, ip
 8013ef0:	fb25 ee02 	smlad	lr, r5, r2, lr
 8013ef4:	fb24 cc01 	smlad	ip, r4, r1, ip
 8013ef8:	fb24 ee03 	smlad	lr, r4, r3, lr
 8013efc:	f1b8 0801 	subs.w	r8, r8, #1
 8013f00:	dce6      	bgt.n	8013ed0 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x2c0>
 8013f02:	9800      	ldr	r0, [sp, #0]
 8013f04:	9902      	ldr	r1, [sp, #8]
 8013f06:	9a04      	ldr	r2, [sp, #16]
 8013f08:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013f0a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8013f0e:	fb5c 0c01 	smmla	ip, ip, r1, r0
 8013f12:	fa4c fc02 	asr.w	ip, ip, r2
 8013f16:	f30c 0c07 	ssat	ip, #8, ip
 8013f1a:	f886 c000 	strb.w	ip, [r6]
 8013f1e:	9801      	ldr	r0, [sp, #4]
 8013f20:	9903      	ldr	r1, [sp, #12]
 8013f22:	9a05      	ldr	r2, [sp, #20]
 8013f24:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8013f28:	fb5e 0e01 	smmla	lr, lr, r1, r0
 8013f2c:	fa4e fe02 	asr.w	lr, lr, r2
 8013f30:	f30e 0e07 	ssat	lr, #8, lr
 8013f34:	f886 e0bd 	strb.w	lr, [r6, #189]	@ 0xbd
 8013f38:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013f3a:	f103 0380 	add.w	r3, r3, #128	@ 0x80
 8013f3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013f40:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013f42:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013f44:	f503 73bd 	add.w	r3, r3, #378	@ 0x17a
 8013f48:	9312      	str	r3, [sp, #72]	@ 0x48
 8013f4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013f4c:	f102 0201 	add.w	r2, r2, #1
 8013f50:	920d      	str	r2, [sp, #52]	@ 0x34
 8013f52:	2a20      	cmp	r2, #32
 8013f54:	f6ff ae68 	blt.w	8013c28 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x18>
 8013f58:	2000      	movs	r0, #0
 8013f5a:	b019      	add	sp, #100	@ 0x64
 8013f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013f60 <ai_sum_f32>:
 8013f60:	edd1 7a00 	vldr	s15, [r1]
 8013f64:	ed92 7a00 	vldr	s14, [r2]
 8013f68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013f6c:	edc0 7a00 	vstr	s15, [r0]
 8013f70:	4770      	bx	lr
 8013f72:	bf00      	nop

08013f74 <ai_sum_buffer_INT8>:
 8013f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013f78:	9c07      	ldr	r4, [sp, #28]
 8013f7a:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8013f7e:	ed94 0a00 	vldr	s0, [r4]
 8013f82:	9c08      	ldr	r4, [sp, #32]
 8013f84:	f994 6000 	ldrsb.w	r6, [r4]
 8013f88:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8013f8a:	edd4 0a00 	vldr	s1, [r4]
 8013f8e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013f90:	f994 e000 	ldrsb.w	lr, [r4]
 8013f94:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013f96:	ed94 1a00 	vldr	s2, [r4]
 8013f9a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013f9c:	f994 5000 	ldrsb.w	r5, [r4]
 8013fa0:	f1bc 0f00 	cmp.w	ip, #0
 8013fa4:	d121      	bne.n	8013fea <ai_sum_buffer_INT8+0x76>
 8013fa6:	eeb4 0a41 	vcmp.f32	s0, s2
 8013faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fae:	f040 80c8 	bne.w	8014142 <ai_sum_buffer_INT8+0x1ce>
 8013fb2:	42ae      	cmp	r6, r5
 8013fb4:	f040 80c5 	bne.w	8014142 <ai_sum_buffer_INT8+0x1ce>
 8013fb8:	eef4 0a41 	vcmp.f32	s1, s2
 8013fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fc0:	f040 80bf 	bne.w	8014142 <ai_sum_buffer_INT8+0x1ce>
 8013fc4:	45ae      	cmp	lr, r5
 8013fc6:	f040 80bc 	bne.w	8014142 <ai_sum_buffer_INT8+0x1ce>
 8013fca:	b163      	cbz	r3, 8013fe6 <ai_sum_buffer_INT8+0x72>
 8013fcc:	4403      	add	r3, r0
 8013fce:	f911 4b01 	ldrsb.w	r4, [r1], #1
 8013fd2:	f912 6b01 	ldrsb.w	r6, [r2], #1
 8013fd6:	4434      	add	r4, r6
 8013fd8:	1b64      	subs	r4, r4, r5
 8013fda:	f304 0407 	ssat	r4, #8, r4
 8013fde:	f800 4b01 	strb.w	r4, [r0], #1
 8013fe2:	4298      	cmp	r0, r3
 8013fe4:	d1f3      	bne.n	8013fce <ai_sum_buffer_INT8+0x5a>
 8013fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013fea:	ee80 5a81 	vdiv.f32	s10, s1, s2
 8013fee:	ee07 5a90 	vmov	s15, r5
 8013ff2:	f04f 0801 	mov.w	r8, #1
 8013ff6:	089f      	lsrs	r7, r3, #2
 8013ff8:	eec0 6a01 	vdiv.f32	s13, s0, s2
 8013ffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014000:	ee15 4a10 	vmov	r4, s10
 8014004:	f3c4 55c7 	ubfx	r5, r4, #23, #8
 8014008:	f1c5 057e 	rsb	r5, r5, #126	@ 0x7e
 801400c:	ee16 4a90 	vmov	r4, s13
 8014010:	ea05 75e5 	and.w	r5, r5, r5, asr #31
 8014014:	f3c4 54c7 	ubfx	r4, r4, #23, #8
 8014018:	f1c4 047e 	rsb	r4, r4, #126	@ 0x7e
 801401c:	42a5      	cmp	r5, r4
 801401e:	bfa8      	it	ge
 8014020:	4625      	movge	r5, r4
 8014022:	f1bc 0f01 	cmp.w	ip, #1
 8014026:	f105 041d 	add.w	r4, r5, #29
 801402a:	fa08 f404 	lsl.w	r4, r8, r4
 801402e:	ee07 4a10 	vmov	s14, r4
 8014032:	f105 0416 	add.w	r4, r5, #22
 8014036:	f105 0515 	add.w	r5, r5, #21
 801403a:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 801403e:	fa08 f505 	lsl.w	r5, r8, r5
 8014042:	fa08 f804 	lsl.w	r8, r8, r4
 8014046:	ee07 8a10 	vmov	s14, r8
 801404a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801404e:	d07f      	beq.n	8014150 <ai_sum_buffer_INT8+0x1dc>
 8014050:	ee05 6a90 	vmov	s11, r6
 8014054:	f992 2000 	ldrsb.w	r2, [r2]
 8014058:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801405c:	eba2 020e 	sub.w	r2, r2, lr
 8014060:	ee04 2a90 	vmov	s9, r2
 8014064:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8014068:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 801406c:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8014070:	ee66 6a86 	vmul.f32	s13, s13, s12
 8014074:	eee4 7a85 	vfma.f32	s15, s9, s10
 8014078:	ee67 7a87 	vmul.f32	s15, s15, s14
 801407c:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 8014080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014084:	ee17 6a10 	vmov	r6, s14
 8014088:	ee17 ea90 	vmov	lr, s15
 801408c:	44ae      	add	lr, r5
 801408e:	2f00      	cmp	r7, #0
 8014090:	f000 80d4 	beq.w	801423c <ai_sum_buffer_INT8+0x2c8>
 8014094:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8014098:	1d05      	adds	r5, r0, #4
 801409a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801409e:	f851 2b04 	ldr.w	r2, [r1], #4
 80140a2:	f002 29ff 	and.w	r9, r2, #4278255360	@ 0xff00ff00
 80140a6:	0212      	lsls	r2, r2, #8
 80140a8:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 80140ac:	fb36 ec02 	smlawb	ip, r6, r2, lr
 80140b0:	fa4c fc04 	asr.w	ip, ip, r4
 80140b4:	f30c 0c07 	ssat	ip, #8, ip
 80140b8:	f805 cc04 	strb.w	ip, [r5, #-4]
 80140bc:	fb36 ec09 	smlawb	ip, r6, r9, lr
 80140c0:	fa4c fc04 	asr.w	ip, ip, r4
 80140c4:	f30c 0c07 	ssat	ip, #8, ip
 80140c8:	f805 cc03 	strb.w	ip, [r5, #-3]
 80140cc:	fb36 ec12 	smlawt	ip, r6, r2, lr
 80140d0:	fa4c fc04 	asr.w	ip, ip, r4
 80140d4:	f30c 0c07 	ssat	ip, #8, ip
 80140d8:	f805 cc02 	strb.w	ip, [r5, #-2]
 80140dc:	fb36 e219 	smlawt	r2, r6, r9, lr
 80140e0:	4122      	asrs	r2, r4
 80140e2:	f302 0207 	ssat	r2, #8, r2
 80140e6:	42b9      	cmp	r1, r7
 80140e8:	f805 2c01 	strb.w	r2, [r5, #-1]
 80140ec:	f105 0504 	add.w	r5, r5, #4
 80140f0:	d1d5      	bne.n	801409e <ai_sum_buffer_INT8+0x12a>
 80140f2:	4440      	add	r0, r8
 80140f4:	f013 0303 	ands.w	r3, r3, #3
 80140f8:	f43f af75 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 80140fc:	f997 2000 	ldrsb.w	r2, [r7]
 8014100:	0212      	lsls	r2, r2, #8
 8014102:	fb36 e202 	smlawb	r2, r6, r2, lr
 8014106:	4122      	asrs	r2, r4
 8014108:	f302 0207 	ssat	r2, #8, r2
 801410c:	2b01      	cmp	r3, #1
 801410e:	7002      	strb	r2, [r0, #0]
 8014110:	f43f af69 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 8014114:	f997 2001 	ldrsb.w	r2, [r7, #1]
 8014118:	0212      	lsls	r2, r2, #8
 801411a:	fb36 e202 	smlawb	r2, r6, r2, lr
 801411e:	4122      	asrs	r2, r4
 8014120:	f302 0207 	ssat	r2, #8, r2
 8014124:	2b02      	cmp	r3, #2
 8014126:	7042      	strb	r2, [r0, #1]
 8014128:	f43f af5d 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 801412c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8014130:	021b      	lsls	r3, r3, #8
 8014132:	fb36 e303 	smlawb	r3, r6, r3, lr
 8014136:	4123      	asrs	r3, r4
 8014138:	f303 0307 	ssat	r3, #8, r3
 801413c:	7083      	strb	r3, [r0, #2]
 801413e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014142:	e9cd e508 	strd	lr, r5, [sp, #32]
 8014146:	9607      	str	r6, [sp, #28]
 8014148:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801414c:	f000 b9ee 	b.w	801452c <ai_math_elementwise_sum_int8>
 8014150:	ee05 ea90 	vmov	s11, lr
 8014154:	f991 1000 	ldrsb.w	r1, [r1]
 8014158:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 801415c:	1b89      	subs	r1, r1, r6
 801415e:	ee05 1a90 	vmov	s11, r1
 8014162:	eee4 7ac5 	vfms.f32	s15, s9, s10
 8014166:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801416a:	ee35 5a05 	vadd.f32	s10, s10, s10
 801416e:	ee25 5a06 	vmul.f32	s10, s10, s12
 8014172:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8014176:	ee67 7a87 	vmul.f32	s15, s15, s14
 801417a:	eebd 7ac5 	vcvt.s32.f32	s14, s10
 801417e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014182:	ee17 ca10 	vmov	ip, s14
 8014186:	ee17 6a90 	vmov	r6, s15
 801418a:	442e      	add	r6, r5
 801418c:	2f00      	cmp	r7, #0
 801418e:	d057      	beq.n	8014240 <ai_sum_buffer_INT8+0x2cc>
 8014190:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8014194:	f100 0e04 	add.w	lr, r0, #4
 8014198:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801419c:	f852 1b04 	ldr.w	r1, [r2], #4
 80141a0:	020d      	lsls	r5, r1, #8
 80141a2:	f001 21ff 	and.w	r1, r1, #4278255360	@ 0xff00ff00
 80141a6:	f005 25ff 	and.w	r5, r5, #4278255360	@ 0xff00ff00
 80141aa:	fb3c 6905 	smlawb	r9, ip, r5, r6
 80141ae:	fa49 f904 	asr.w	r9, r9, r4
 80141b2:	f309 0907 	ssat	r9, #8, r9
 80141b6:	f80e 9c04 	strb.w	r9, [lr, #-4]
 80141ba:	fb3c 6901 	smlawb	r9, ip, r1, r6
 80141be:	fa49 f904 	asr.w	r9, r9, r4
 80141c2:	f309 0907 	ssat	r9, #8, r9
 80141c6:	f80e 9c03 	strb.w	r9, [lr, #-3]
 80141ca:	fb3c 6515 	smlawt	r5, ip, r5, r6
 80141ce:	4125      	asrs	r5, r4
 80141d0:	f305 0507 	ssat	r5, #8, r5
 80141d4:	f80e 5c02 	strb.w	r5, [lr, #-2]
 80141d8:	fb3c 6111 	smlawt	r1, ip, r1, r6
 80141dc:	4121      	asrs	r1, r4
 80141de:	f301 0107 	ssat	r1, #8, r1
 80141e2:	42ba      	cmp	r2, r7
 80141e4:	f80e 1c01 	strb.w	r1, [lr, #-1]
 80141e8:	f10e 0e04 	add.w	lr, lr, #4
 80141ec:	d1d6      	bne.n	801419c <ai_sum_buffer_INT8+0x228>
 80141ee:	4440      	add	r0, r8
 80141f0:	f013 0303 	ands.w	r3, r3, #3
 80141f4:	f43f aef7 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 80141f8:	f997 2000 	ldrsb.w	r2, [r7]
 80141fc:	0212      	lsls	r2, r2, #8
 80141fe:	fb3c 6202 	smlawb	r2, ip, r2, r6
 8014202:	4122      	asrs	r2, r4
 8014204:	f302 0207 	ssat	r2, #8, r2
 8014208:	2b01      	cmp	r3, #1
 801420a:	7002      	strb	r2, [r0, #0]
 801420c:	f43f aeeb 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 8014210:	f997 2001 	ldrsb.w	r2, [r7, #1]
 8014214:	0212      	lsls	r2, r2, #8
 8014216:	fb3c 6202 	smlawb	r2, ip, r2, r6
 801421a:	4122      	asrs	r2, r4
 801421c:	f302 0207 	ssat	r2, #8, r2
 8014220:	2b02      	cmp	r3, #2
 8014222:	7042      	strb	r2, [r0, #1]
 8014224:	f43f aedf 	beq.w	8013fe6 <ai_sum_buffer_INT8+0x72>
 8014228:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801422c:	021b      	lsls	r3, r3, #8
 801422e:	fb3c 6303 	smlawb	r3, ip, r3, r6
 8014232:	4123      	asrs	r3, r4
 8014234:	f303 0307 	ssat	r3, #8, r3
 8014238:	7083      	strb	r3, [r0, #2]
 801423a:	e6d4      	b.n	8013fe6 <ai_sum_buffer_INT8+0x72>
 801423c:	460f      	mov	r7, r1
 801423e:	e759      	b.n	80140f4 <ai_sum_buffer_INT8+0x180>
 8014240:	4617      	mov	r7, r2
 8014242:	e7d5      	b.n	80141f0 <ai_sum_buffer_INT8+0x27c>

08014244 <ai_array_to_buffer_fmt>:
 8014244:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8014248:	2b02      	cmp	r3, #2
 801424a:	d055      	beq.n	80142f8 <ai_array_to_buffer_fmt+0xb4>
 801424c:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8014250:	4a2c      	ldr	r2, [pc, #176]	@ (8014304 <ai_array_to_buffer_fmt+0xc0>)
 8014252:	4293      	cmp	r3, r2
 8014254:	d010      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 8014256:	dc21      	bgt.n	801429c <ai_array_to_buffer_fmt+0x58>
 8014258:	4a2b      	ldr	r2, [pc, #172]	@ (8014308 <ai_array_to_buffer_fmt+0xc4>)
 801425a:	4293      	cmp	r3, r2
 801425c:	d00c      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 801425e:	dd0f      	ble.n	8014280 <ai_array_to_buffer_fmt+0x3c>
 8014260:	4a2a      	ldr	r2, [pc, #168]	@ (801430c <ai_array_to_buffer_fmt+0xc8>)
 8014262:	4293      	cmp	r3, r2
 8014264:	d008      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 8014266:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 801426a:	4293      	cmp	r3, r2
 801426c:	d004      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 801426e:	4a28      	ldr	r2, [pc, #160]	@ (8014310 <ai_array_to_buffer_fmt+0xcc>)
 8014270:	4293      	cmp	r3, r2
 8014272:	bf0c      	ite	eq
 8014274:	4613      	moveq	r3, r2
 8014276:	2340      	movne	r3, #64	@ 0x40
 8014278:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 801427c:	4318      	orrs	r0, r3
 801427e:	4770      	bx	lr
 8014280:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8014284:	4293      	cmp	r3, r2
 8014286:	d0f7      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 8014288:	dd2c      	ble.n	80142e4 <ai_array_to_buffer_fmt+0xa0>
 801428a:	4a22      	ldr	r2, [pc, #136]	@ (8014314 <ai_array_to_buffer_fmt+0xd0>)
 801428c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8014290:	4293      	cmp	r3, r2
 8014292:	bf0c      	ite	eq
 8014294:	4613      	moveq	r3, r2
 8014296:	2340      	movne	r3, #64	@ 0x40
 8014298:	4318      	orrs	r0, r3
 801429a:	4770      	bx	lr
 801429c:	4a1e      	ldr	r2, [pc, #120]	@ (8014318 <ai_array_to_buffer_fmt+0xd4>)
 801429e:	4293      	cmp	r3, r2
 80142a0:	d0ea      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142a2:	dd10      	ble.n	80142c6 <ai_array_to_buffer_fmt+0x82>
 80142a4:	4a1d      	ldr	r2, [pc, #116]	@ (801431c <ai_array_to_buffer_fmt+0xd8>)
 80142a6:	4293      	cmp	r3, r2
 80142a8:	d0e6      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142aa:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80142ae:	4293      	cmp	r3, r2
 80142b0:	d0e2      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142b2:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80142b6:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80142ba:	4293      	cmp	r3, r2
 80142bc:	bf0c      	ite	eq
 80142be:	4613      	moveq	r3, r2
 80142c0:	2340      	movne	r3, #64	@ 0x40
 80142c2:	4318      	orrs	r0, r3
 80142c4:	4770      	bx	lr
 80142c6:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80142ca:	4293      	cmp	r3, r2
 80142cc:	d0d4      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142ce:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80142d2:	4293      	cmp	r3, r2
 80142d4:	d0d0      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142d6:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80142da:	4293      	cmp	r3, r2
 80142dc:	bf0c      	ite	eq
 80142de:	4613      	moveq	r3, r2
 80142e0:	2340      	movne	r3, #64	@ 0x40
 80142e2:	e7c9      	b.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142e4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80142e8:	4293      	cmp	r3, r2
 80142ea:	d0c5      	beq.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142ec:	3280      	adds	r2, #128	@ 0x80
 80142ee:	4293      	cmp	r3, r2
 80142f0:	bf0c      	ite	eq
 80142f2:	4613      	moveq	r3, r2
 80142f4:	2340      	movne	r3, #64	@ 0x40
 80142f6:	e7bf      	b.n	8014278 <ai_array_to_buffer_fmt+0x34>
 80142f8:	4b09      	ldr	r3, [pc, #36]	@ (8014320 <ai_array_to_buffer_fmt+0xdc>)
 80142fa:	4003      	ands	r3, r0
 80142fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8014300:	e7ba      	b.n	8014278 <ai_array_to_buffer_fmt+0x34>
 8014302:	bf00      	nop
 8014304:	00821040 	.word	0x00821040
 8014308:	00040840 	.word	0x00040840
 801430c:	00041040 	.word	0x00041040
 8014310:	0004084f 	.word	0x0004084f
 8014314:	00040447 	.word	0x00040447
 8014318:	00840447 	.word	0x00840447
 801431c:	0084084f 	.word	0x0084084f
 8014320:	00803fff 	.word	0x00803fff

08014324 <ai_array_get_byte_size>:
 8014324:	b1f1      	cbz	r1, 8014364 <ai_array_get_byte_size+0x40>
 8014326:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801432a:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 801432e:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 8014332:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8014336:	fb03 f101 	mul.w	r1, r3, r1
 801433a:	fa42 f20c 	asr.w	r2, r2, ip
 801433e:	3107      	adds	r1, #7
 8014340:	07d2      	lsls	r2, r2, #31
 8014342:	f021 0107 	bic.w	r1, r1, #7
 8014346:	fa21 f100 	lsr.w	r1, r1, r0
 801434a:	d504      	bpl.n	8014356 <ai_array_get_byte_size+0x32>
 801434c:	2300      	movs	r3, #0
 801434e:	3107      	adds	r1, #7
 8014350:	4419      	add	r1, r3
 8014352:	08c8      	lsrs	r0, r1, #3
 8014354:	4770      	bx	lr
 8014356:	fa43 f000 	asr.w	r0, r3, r0
 801435a:	3107      	adds	r1, #7
 801435c:	4083      	lsls	r3, r0
 801435e:	4419      	add	r1, r3
 8014360:	08c8      	lsrs	r0, r1, #3
 8014362:	4770      	bx	lr
 8014364:	4608      	mov	r0, r1
 8014366:	4770      	bx	lr

08014368 <ai_array_get_data_byte_size>:
 8014368:	b161      	cbz	r1, 8014384 <ai_array_get_data_byte_size+0x1c>
 801436a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801436e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8014372:	fb01 f003 	mul.w	r0, r1, r3
 8014376:	3007      	adds	r0, #7
 8014378:	f020 0007 	bic.w	r0, r0, #7
 801437c:	40d0      	lsrs	r0, r2
 801437e:	3007      	adds	r0, #7
 8014380:	08c0      	lsrs	r0, r0, #3
 8014382:	4770      	bx	lr
 8014384:	4608      	mov	r0, r1
 8014386:	4770      	bx	lr

08014388 <ai_version_get>:
 8014388:	0212      	lsls	r2, r2, #8
 801438a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801438e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8014392:	4770      	bx	lr

08014394 <get_tensor_byte_size>:
 8014394:	b430      	push	{r4, r5}
 8014396:	6985      	ldr	r5, [r0, #24]
 8014398:	68c4      	ldr	r4, [r0, #12]
 801439a:	6941      	ldr	r1, [r0, #20]
 801439c:	4b06      	ldr	r3, [pc, #24]	@ (80143b8 <get_tensor_byte_size+0x24>)
 801439e:	6828      	ldr	r0, [r5, #0]
 80143a0:	4a06      	ldr	r2, [pc, #24]	@ (80143bc <get_tensor_byte_size+0x28>)
 80143a2:	4003      	ands	r3, r0
 80143a4:	68c9      	ldr	r1, [r1, #12]
 80143a6:	68e0      	ldr	r0, [r4, #12]
 80143a8:	4293      	cmp	r3, r2
 80143aa:	fb01 f000 	mul.w	r0, r1, r0
 80143ae:	d101      	bne.n	80143b4 <get_tensor_byte_size+0x20>
 80143b0:	3007      	adds	r0, #7
 80143b2:	08c0      	lsrs	r0, r0, #3
 80143b4:	bc30      	pop	{r4, r5}
 80143b6:	4770      	bx	lr
 80143b8:	017fffff 	.word	0x017fffff
 80143bc:	000400c0 	.word	0x000400c0

080143c0 <core_get_broadcasted_shape>:
 80143c0:	b470      	push	{r4, r5, r6}
 80143c2:	6804      	ldr	r4, [r0, #0]
 80143c4:	f3c4 2417 	ubfx	r4, r4, #8, #24
 80143c8:	b304      	cbz	r4, 801440c <core_get_broadcasted_shape+0x4c>
 80143ca:	4623      	mov	r3, r4
 80143cc:	3b01      	subs	r3, #1
 80143ce:	429c      	cmp	r4, r3
 80143d0:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80143d4:	d915      	bls.n	8014402 <core_get_broadcasted_shape+0x42>
 80143d6:	6815      	ldr	r5, [r2, #0]
 80143d8:	2401      	movs	r4, #1
 80143da:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80143de:	d202      	bcs.n	80143e6 <core_get_broadcasted_shape+0x26>
 80143e0:	6854      	ldr	r4, [r2, #4]
 80143e2:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 80143e6:	680e      	ldr	r6, [r1, #0]
 80143e8:	2501      	movs	r5, #1
 80143ea:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 80143ee:	d202      	bcs.n	80143f6 <core_get_broadcasted_shape+0x36>
 80143f0:	684d      	ldr	r5, [r1, #4]
 80143f2:	f855 500c 	ldr.w	r5, [r5, ip]
 80143f6:	42ac      	cmp	r4, r5
 80143f8:	bf38      	it	cc
 80143fa:	462c      	movcc	r4, r5
 80143fc:	6845      	ldr	r5, [r0, #4]
 80143fe:	f845 400c 	str.w	r4, [r5, ip]
 8014402:	b11b      	cbz	r3, 801440c <core_get_broadcasted_shape+0x4c>
 8014404:	6804      	ldr	r4, [r0, #0]
 8014406:	f3c4 2417 	ubfx	r4, r4, #8, #24
 801440a:	e7df      	b.n	80143cc <core_get_broadcasted_shape+0xc>
 801440c:	bc70      	pop	{r4, r5, r6}
 801440e:	4770      	bx	lr

08014410 <core_compute_offsets>:
 8014410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014414:	e9d1 4600 	ldrd	r4, r6, [r1]
 8014418:	f8d2 c004 	ldr.w	ip, [r2, #4]
 801441c:	b083      	sub	sp, #12
 801441e:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 8014422:	6871      	ldr	r1, [r6, #4]
 8014424:	f8dc 8004 	ldr.w	r8, [ip, #4]
 8014428:	d37b      	bcc.n	8014522 <core_compute_offsets+0x112>
 801442a:	6935      	ldr	r5, [r6, #16]
 801442c:	fb05 fe01 	mul.w	lr, r5, r1
 8014430:	6812      	ldr	r2, [r2, #0]
 8014432:	e9d6 4602 	ldrd	r4, r6, [r6, #8]
 8014436:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 801443a:	6802      	ldr	r2, [r0, #0]
 801443c:	9600      	str	r6, [sp, #0]
 801443e:	bf2c      	ite	cs
 8014440:	f8dc 9010 	ldrcs.w	r9, [ip, #16]
 8014444:	f04f 0901 	movcc.w	r9, #1
 8014448:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 801444c:	e9dc 6702 	ldrd	r6, r7, [ip, #8]
 8014450:	9701      	str	r7, [sp, #4]
 8014452:	d363      	bcc.n	801451c <core_compute_offsets+0x10c>
 8014454:	4541      	cmp	r1, r8
 8014456:	6847      	ldr	r7, [r0, #4]
 8014458:	bf0c      	ite	eq
 801445a:	461a      	moveq	r2, r3
 801445c:	2200      	movne	r2, #0
 801445e:	607a      	str	r2, [r7, #4]
 8014460:	bf18      	it	ne
 8014462:	2201      	movne	r2, #1
 8014464:	f8d0 a000 	ldr.w	sl, [r0]
 8014468:	bf08      	it	eq
 801446a:	2200      	moveq	r2, #0
 801446c:	ebb5 0c09 	subs.w	ip, r5, r9
 8014470:	f3ca 2b17 	ubfx	fp, sl, #8, #24
 8014474:	bf18      	it	ne
 8014476:	f04f 0c01 	movne.w	ip, #1
 801447a:	f5ba 6fa0 	cmp.w	sl, #1280	@ 0x500
 801447e:	d313      	bcc.n	80144a8 <core_compute_offsets+0x98>
 8014480:	454d      	cmp	r5, r9
 8014482:	bf14      	ite	ne
 8014484:	f04f 0a00 	movne.w	sl, #0
 8014488:	f002 0a01 	andeq.w	sl, r2, #1
 801448c:	4541      	cmp	r1, r8
 801448e:	bf14      	ite	ne
 8014490:	2500      	movne	r5, #0
 8014492:	f00c 0501 	andeq.w	r5, ip, #1
 8014496:	6847      	ldr	r7, [r0, #4]
 8014498:	fb01 a815 	mls	r8, r1, r5, sl
 801449c:	fb03 f508 	mul.w	r5, r3, r8
 80144a0:	613d      	str	r5, [r7, #16]
 80144a2:	6805      	ldr	r5, [r0, #0]
 80144a4:	f3c5 2b17 	ubfx	fp, r5, #8, #24
 80144a8:	ebb4 0806 	subs.w	r8, r4, r6
 80144ac:	bf18      	it	ne
 80144ae:	f04f 0801 	movne.w	r8, #1
 80144b2:	f1bb 0f02 	cmp.w	fp, #2
 80144b6:	fb08 f50e 	mul.w	r5, r8, lr
 80144ba:	d92f      	bls.n	801451c <core_compute_offsets+0x10c>
 80144bc:	42b4      	cmp	r4, r6
 80144be:	bf14      	ite	ne
 80144c0:	f04f 0900 	movne.w	r9, #0
 80144c4:	f002 0901 	andeq.w	r9, r2, #1
 80144c8:	9f01      	ldr	r7, [sp, #4]
 80144ca:	ea0c 0909 	and.w	r9, ip, r9
 80144ce:	eba9 0905 	sub.w	r9, r9, r5
 80144d2:	fb01 990c 	mla	r9, r1, ip, r9
 80144d6:	9900      	ldr	r1, [sp, #0]
 80144d8:	f1a1 0601 	sub.w	r6, r1, #1
 80144dc:	fb03 f909 	mul.w	r9, r3, r9
 80144e0:	fab6 f686 	clz	r6, r6
 80144e4:	0976      	lsrs	r6, r6, #5
 80144e6:	42b9      	cmp	r1, r7
 80144e8:	bf18      	it	ne
 80144ea:	f046 0601 	orrne.w	r6, r6, #1
 80144ee:	6847      	ldr	r7, [r0, #4]
 80144f0:	f8c7 9008 	str.w	r9, [r7, #8]
 80144f4:	6801      	ldr	r1, [r0, #0]
 80144f6:	f3c1 2117 	ubfx	r1, r1, #8, #24
 80144fa:	b9ae      	cbnz	r6, 8014528 <core_compute_offsets+0x118>
 80144fc:	f1b8 0f00 	cmp.w	r8, #0
 8014500:	d012      	beq.n	8014528 <core_compute_offsets+0x118>
 8014502:	ea02 020c 	and.w	r2, r2, ip
 8014506:	2903      	cmp	r1, #3
 8014508:	d908      	bls.n	801451c <core_compute_offsets+0x10c>
 801450a:	fb0e f404 	mul.w	r4, lr, r4
 801450e:	6841      	ldr	r1, [r0, #4]
 8014510:	fb06 2214 	mls	r2, r6, r4, r2
 8014514:	442a      	add	r2, r5
 8014516:	fb03 f202 	mul.w	r2, r3, r2
 801451a:	60ca      	str	r2, [r1, #12]
 801451c:	b003      	add	sp, #12
 801451e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014522:	468e      	mov	lr, r1
 8014524:	2501      	movs	r5, #1
 8014526:	e783      	b.n	8014430 <core_compute_offsets+0x20>
 8014528:	2200      	movs	r2, #0
 801452a:	e7ec      	b.n	8014506 <core_compute_offsets+0xf6>

0801452c <ai_math_elementwise_sum_int8>:
 801452c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014530:	b085      	sub	sp, #20
 8014532:	eec0 6a01 	vdiv.f32	s13, s0, s2
 8014536:	4686      	mov	lr, r0
 8014538:	f99d 4038 	ldrsb.w	r4, [sp, #56]	@ 0x38
 801453c:	f99d 003c 	ldrsb.w	r0, [sp, #60]	@ 0x3c
 8014540:	4264      	negs	r4, r4
 8014542:	ee07 0a10 	vmov	s14, r0
 8014546:	ee07 4a90 	vmov	s15, r4
 801454a:	461c      	mov	r4, r3
 801454c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014550:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8014554:	eec0 7a81 	vdiv.f32	s15, s1, s2
 8014558:	ee16 0a90 	vmov	r0, s13
 801455c:	ee36 5aa6 	vadd.f32	s10, s13, s13
 8014560:	f3c0 50c7 	ubfx	r0, r0, #23, #8
 8014564:	f1c0 007e 	rsb	r0, r0, #126	@ 0x7e
 8014568:	ee17 3a90 	vmov	r3, s15
 801456c:	ee27 7ac7 	vnmul.f32	s14, s15, s14
 8014570:	ee77 5aa7 	vadd.f32	s11, s15, s15
 8014574:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8014578:	eea6 7a26 	vfma.f32	s14, s12, s13
 801457c:	f1c3 037e 	rsb	r3, r3, #126	@ 0x7e
 8014580:	ea03 73e3 	and.w	r3, r3, r3, asr #31
 8014584:	4283      	cmp	r3, r0
 8014586:	bfa8      	it	ge
 8014588:	4603      	movge	r3, r0
 801458a:	f99d 0040 	ldrsb.w	r0, [sp, #64]	@ 0x40
 801458e:	ea5f 0b94 	movs.w	fp, r4, lsr #2
 8014592:	ee07 0a90 	vmov	s15, r0
 8014596:	f103 051d 	add.w	r5, r3, #29
 801459a:	f04f 0001 	mov.w	r0, #1
 801459e:	f103 0916 	add.w	r9, r3, #22
 80145a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80145a6:	f103 0315 	add.w	r3, r3, #21
 80145aa:	fa00 f505 	lsl.w	r5, r0, r5
 80145ae:	fa00 f303 	lsl.w	r3, r0, r3
 80145b2:	fa00 f009 	lsl.w	r0, r0, r9
 80145b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80145ba:	ee07 5a10 	vmov	s14, r5
 80145be:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80145c2:	ee07 0a10 	vmov	s14, r0
 80145c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80145ca:	ee25 6a26 	vmul.f32	s12, s10, s13
 80145ce:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80145d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80145d6:	eebd 7ac6 	vcvt.s32.f32	s14, s12
 80145da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80145de:	ee17 8a10 	vmov	r8, s14
 80145e2:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 80145e6:	ee17 6a90 	vmov	r6, s15
 80145ea:	ee17 7a10 	vmov	r7, s14
 80145ee:	441e      	add	r6, r3
 80145f0:	f106 36ff 	add.w	r6, r6, #4294967295
 80145f4:	f000 8084 	beq.w	8014700 <ai_math_elementwise_sum_int8+0x1d4>
 80145f8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80145fc:	f10e 0504 	add.w	r5, lr, #4
 8014600:	eb01 0b8b 	add.w	fp, r1, fp, lsl #2
 8014604:	4692      	mov	sl, r2
 8014606:	9203      	str	r2, [sp, #12]
 8014608:	e9cd 3e01 	strd	r3, lr, [sp, #4]
 801460c:	f851 0b04 	ldr.w	r0, [r1], #4
 8014610:	f85a 3b04 	ldr.w	r3, [sl], #4
 8014614:	ea4f 2e00 	mov.w	lr, r0, lsl #8
 8014618:	f000 20ff 	and.w	r0, r0, #4278255360	@ 0xff00ff00
 801461c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8014620:	f00e 2eff 	and.w	lr, lr, #4278255360	@ 0xff00ff00
 8014624:	fb38 6c0e 	smlawb	ip, r8, lr, r6
 8014628:	021b      	lsls	r3, r3, #8
 801462a:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 801462e:	fb37 cc03 	smlawb	ip, r7, r3, ip
 8014632:	fa4c fc09 	asr.w	ip, ip, r9
 8014636:	f30c 0c07 	ssat	ip, #8, ip
 801463a:	f805 cc04 	strb.w	ip, [r5, #-4]
 801463e:	fb38 6c00 	smlawb	ip, r8, r0, r6
 8014642:	fb37 cc02 	smlawb	ip, r7, r2, ip
 8014646:	fa4c fc09 	asr.w	ip, ip, r9
 801464a:	f30c 0c07 	ssat	ip, #8, ip
 801464e:	f805 cc03 	strb.w	ip, [r5, #-3]
 8014652:	fb38 6e1e 	smlawt	lr, r8, lr, r6
 8014656:	fb37 e313 	smlawt	r3, r7, r3, lr
 801465a:	fa43 f309 	asr.w	r3, r3, r9
 801465e:	f303 0307 	ssat	r3, #8, r3
 8014662:	f805 3c02 	strb.w	r3, [r5, #-2]
 8014666:	fb38 6010 	smlawt	r0, r8, r0, r6
 801466a:	fb37 0212 	smlawt	r2, r7, r2, r0
 801466e:	fa42 f209 	asr.w	r2, r2, r9
 8014672:	f302 0207 	ssat	r2, #8, r2
 8014676:	458b      	cmp	fp, r1
 8014678:	f805 2c01 	strb.w	r2, [r5, #-1]
 801467c:	f105 0504 	add.w	r5, r5, #4
 8014680:	d1c4      	bne.n	801460c <ai_math_elementwise_sum_int8+0xe0>
 8014682:	9a03      	ldr	r2, [sp, #12]
 8014684:	e9dd 3e01 	ldrd	r3, lr, [sp, #4]
 8014688:	449e      	add	lr, r3
 801468a:	441a      	add	r2, r3
 801468c:	f014 0103 	ands.w	r1, r4, #3
 8014690:	d033      	beq.n	80146fa <ai_math_elementwise_sum_int8+0x1ce>
 8014692:	f99b 0000 	ldrsb.w	r0, [fp]
 8014696:	0200      	lsls	r0, r0, #8
 8014698:	fb38 6000 	smlawb	r0, r8, r0, r6
 801469c:	f992 3000 	ldrsb.w	r3, [r2]
 80146a0:	021b      	lsls	r3, r3, #8
 80146a2:	fb37 0303 	smlawb	r3, r7, r3, r0
 80146a6:	fa43 f309 	asr.w	r3, r3, r9
 80146aa:	f303 0307 	ssat	r3, #8, r3
 80146ae:	2901      	cmp	r1, #1
 80146b0:	f88e 3000 	strb.w	r3, [lr]
 80146b4:	d021      	beq.n	80146fa <ai_math_elementwise_sum_int8+0x1ce>
 80146b6:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 80146ba:	0200      	lsls	r0, r0, #8
 80146bc:	fb38 6000 	smlawb	r0, r8, r0, r6
 80146c0:	f992 3001 	ldrsb.w	r3, [r2, #1]
 80146c4:	021b      	lsls	r3, r3, #8
 80146c6:	fb37 0303 	smlawb	r3, r7, r3, r0
 80146ca:	fa43 f309 	asr.w	r3, r3, r9
 80146ce:	f303 0307 	ssat	r3, #8, r3
 80146d2:	2902      	cmp	r1, #2
 80146d4:	f88e 3001 	strb.w	r3, [lr, #1]
 80146d8:	d00f      	beq.n	80146fa <ai_math_elementwise_sum_int8+0x1ce>
 80146da:	f99b 3002 	ldrsb.w	r3, [fp, #2]
 80146de:	021b      	lsls	r3, r3, #8
 80146e0:	fb38 6803 	smlawb	r8, r8, r3, r6
 80146e4:	f992 3002 	ldrsb.w	r3, [r2, #2]
 80146e8:	021b      	lsls	r3, r3, #8
 80146ea:	fb37 8303 	smlawb	r3, r7, r3, r8
 80146ee:	fa43 f309 	asr.w	r3, r3, r9
 80146f2:	f303 0307 	ssat	r3, #8, r3
 80146f6:	f88e 3002 	strb.w	r3, [lr, #2]
 80146fa:	b005      	add	sp, #20
 80146fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014700:	468b      	mov	fp, r1
 8014702:	e7c3      	b.n	801468c <ai_math_elementwise_sum_int8+0x160>

08014704 <_lite_kernel_nl_softmax_is8os8>:
 8014704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014708:	b08d      	sub	sp, #52	@ 0x34
 801470a:	4617      	mov	r7, r2
 801470c:	461a      	mov	r2, r3
 801470e:	4689      	mov	r9, r1
 8014710:	9303      	str	r3, [sp, #12]
 8014712:	4684      	mov	ip, r0
 8014714:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014716:	fb02 f107 	mul.w	r1, r2, r7
 801471a:	f513 7f80 	cmn.w	r3, #256	@ 0x100
 801471e:	f280 83ec 	bge.w	8014efa <_lite_kernel_nl_softmax_is8os8+0x7f6>
 8014722:	2901      	cmp	r1, #1
 8014724:	f44f 7a80 	mov.w	sl, #256	@ 0x100
 8014728:	f240 83f2 	bls.w	8014f10 <_lite_kernel_nl_softmax_is8os8+0x80c>
 801472c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801472e:	f04f 0b00 	mov.w	fp, #0
 8014732:	f04f 4e80 	mov.w	lr, #1073741824	@ 0x40000000
 8014736:	f8cd a004 	str.w	sl, [sp, #4]
 801473a:	3b04      	subs	r3, #4
 801473c:	f8cd c008 	str.w	ip, [sp, #8]
 8014740:	4698      	mov	r8, r3
 8014742:	e9cd 9704 	strd	r9, r7, [sp, #16]
 8014746:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8014748:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801474a:	fa0b f203 	lsl.w	r2, fp, r3
 801474e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014750:	4252      	negs	r2, r2
 8014752:	4053      	eors	r3, r2
 8014754:	0fdb      	lsrs	r3, r3, #31
 8014756:	2b00      	cmp	r3, #0
 8014758:	4bd9      	ldr	r3, [pc, #868]	@ (8014ac0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801475a:	bf12      	itee	ne
 801475c:	f04f 31ff 	movne.w	r1, #4294967295
 8014760:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8014764:	2100      	moveq	r1, #0
 8014766:	fbc0 3102 	smlal	r3, r1, r0, r2
 801476a:	2900      	cmp	r1, #0
 801476c:	da04      	bge.n	8014778 <_lite_kernel_nl_softmax_is8os8+0x74>
 801476e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8014772:	189b      	adds	r3, r3, r2
 8014774:	f141 0100 	adc.w	r1, r1, #0
 8014778:	0fdb      	lsrs	r3, r3, #31
 801477a:	f04f 0c00 	mov.w	ip, #0
 801477e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8014782:	4671      	mov	r1, lr
 8014784:	f043 427f 	orr.w	r2, r3, #4278190080	@ 0xff000000
 8014788:	0154      	lsls	r4, r2, #5
 801478a:	1ad2      	subs	r2, r2, r3
 801478c:	f104 5480 	add.w	r4, r4, #268435456	@ 0x10000000
 8014790:	fbc4 1c04 	smlal	r1, ip, r4, r4
 8014794:	f1bc 0f00 	cmp.w	ip, #0
 8014798:	ea4f 75e4 	mov.w	r5, r4, asr #31
 801479c:	da05      	bge.n	80147aa <_lite_kernel_nl_softmax_is8os8+0xa6>
 801479e:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80147a2:	1808      	adds	r0, r1, r0
 80147a4:	4601      	mov	r1, r0
 80147a6:	f14c 0c00 	adc.w	ip, ip, #0
 80147aa:	0fc9      	lsrs	r1, r1, #31
 80147ac:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
 80147b0:	ea4f 7cec 	mov.w	ip, ip, asr #31
 80147b4:	fba1 0701 	umull	r0, r7, r1, r1
 80147b8:	fb01 f90c 	mul.w	r9, r1, ip
 80147bc:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 80147c0:	eb47 0749 	adc.w	r7, r7, r9, lsl #1
 80147c4:	2f00      	cmp	r7, #0
 80147c6:	da06      	bge.n	80147d6 <_lite_kernel_nl_softmax_is8os8+0xd2>
 80147c8:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 80147cc:	eb10 0909 	adds.w	r9, r0, r9
 80147d0:	4648      	mov	r0, r9
 80147d2:	f147 0700 	adc.w	r7, r7, #0
 80147d6:	0fc0      	lsrs	r0, r0, #31
 80147d8:	fb01 f505 	mul.w	r5, r1, r5
 80147dc:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 80147e0:	fb04 550c 	mla	r5, r4, ip, r5
 80147e4:	1087      	asrs	r7, r0, #2
 80147e6:	f000 0003 	and.w	r0, r0, #3
 80147ea:	bf54      	ite	pl
 80147ec:	f04f 0901 	movpl.w	r9, #1
 80147f0:	f04f 0902 	movmi.w	r9, #2
 80147f4:	4581      	cmp	r9, r0
 80147f6:	ea81 0004 	eor.w	r0, r1, r4
 80147fa:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80147fe:	bfb8      	it	lt
 8014800:	3701      	addlt	r7, #1
 8014802:	2800      	cmp	r0, #0
 8014804:	48ae      	ldr	r0, [pc, #696]	@ (8014ac0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8014806:	bf0c      	ite	eq
 8014808:	f04f 4c80 	moveq.w	ip, #1073741824	@ 0x40000000
 801480c:	4684      	movne	ip, r0
 801480e:	fba1 0a04 	umull	r0, sl, r1, r4
 8014812:	bf14      	ite	ne
 8014814:	f04f 39ff 	movne.w	r9, #4294967295
 8014818:	f04f 0900 	moveq.w	r9, #0
 801481c:	4455      	add	r5, sl
 801481e:	eb10 000c 	adds.w	r0, r0, ip
 8014822:	eb45 0509 	adc.w	r5, r5, r9
 8014826:	2d00      	cmp	r5, #0
 8014828:	da06      	bge.n	8014838 <_lite_kernel_nl_softmax_is8os8+0x134>
 801482a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801482e:	eb10 0c0c 	adds.w	ip, r0, ip
 8014832:	4660      	mov	r0, ip
 8014834:	f145 0500 	adc.w	r5, r5, #0
 8014838:	0fc0      	lsrs	r0, r0, #31
 801483a:	4ea2      	ldr	r6, [pc, #648]	@ (8014ac4 <_lite_kernel_nl_softmax_is8os8+0x3c0>)
 801483c:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8014840:	4438      	add	r0, r7
 8014842:	0fc5      	lsrs	r5, r0, #31
 8014844:	2d00      	cmp	r5, #0
 8014846:	4d9e      	ldr	r5, [pc, #632]	@ (8014ac0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8014848:	bf12      	itee	ne
 801484a:	f04f 37ff 	movne.w	r7, #4294967295
 801484e:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 8014852:	2700      	moveq	r7, #0
 8014854:	fbc0 5706 	smlal	r5, r7, r0, r6
 8014858:	2f00      	cmp	r7, #0
 801485a:	da05      	bge.n	8014868 <_lite_kernel_nl_softmax_is8os8+0x164>
 801485c:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8014860:	1828      	adds	r0, r5, r0
 8014862:	4605      	mov	r5, r0
 8014864:	f147 0700 	adc.w	r7, r7, #0
 8014868:	0fed      	lsrs	r5, r5, #31
 801486a:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801486e:	4429      	add	r1, r5
 8014870:	2900      	cmp	r1, #0
 8014872:	ea4f 0061 	mov.w	r0, r1, asr #1
 8014876:	db02      	blt.n	801487e <_lite_kernel_nl_softmax_is8os8+0x17a>
 8014878:	07c9      	lsls	r1, r1, #31
 801487a:	bf48      	it	mi
 801487c:	3001      	addmi	r0, #1
 801487e:	4404      	add	r4, r0
 8014880:	4d91      	ldr	r5, [pc, #580]	@ (8014ac8 <_lite_kernel_nl_softmax_is8os8+0x3c4>)
 8014882:	0fe1      	lsrs	r1, r4, #31
 8014884:	2900      	cmp	r1, #0
 8014886:	498e      	ldr	r1, [pc, #568]	@ (8014ac0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8014888:	bf0b      	itete	eq
 801488a:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 801488e:	4608      	movne	r0, r1
 8014890:	2100      	moveq	r1, #0
 8014892:	f04f 31ff 	movne.w	r1, #4294967295
 8014896:	fbc4 0105 	smlal	r0, r1, r4, r5
 801489a:	2900      	cmp	r1, #0
 801489c:	da05      	bge.n	80148aa <_lite_kernel_nl_softmax_is8os8+0x1a6>
 801489e:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80148a2:	1904      	adds	r4, r0, r4
 80148a4:	4620      	mov	r0, r4
 80148a6:	f141 0100 	adc.w	r1, r1, #0
 80148aa:	0fc0      	lsrs	r0, r0, #31
 80148ac:	f3c2 6400 	ubfx	r4, r2, #24, #1
 80148b0:	4e86      	ldr	r6, [pc, #536]	@ (8014acc <_lite_kernel_nl_softmax_is8os8+0x3c8>)
 80148b2:	4675      	mov	r5, lr
 80148b4:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 80148b8:	2100      	movs	r1, #0
 80148ba:	3c01      	subs	r4, #1
 80148bc:	fab3 f383 	clz	r3, r3
 80148c0:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 80148c4:	460f      	mov	r7, r1
 80148c6:	468c      	mov	ip, r1
 80148c8:	095b      	lsrs	r3, r3, #5
 80148ca:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 80148ce:	f10b 0b01 	add.w	fp, fp, #1
 80148d2:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 80148d6:	fbc0 5706 	smlal	r5, r7, r0, r6
 80148da:	0fed      	lsrs	r5, r5, #31
 80148dc:	4004      	ands	r4, r0
 80148de:	f342 6000 	sbfx	r0, r2, #24, #1
 80148e2:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 80148e6:	4e7a      	ldr	r6, [pc, #488]	@ (8014ad0 <_lite_kernel_nl_softmax_is8os8+0x3cc>)
 80148e8:	460f      	mov	r7, r1
 80148ea:	4028      	ands	r0, r5
 80148ec:	4675      	mov	r5, lr
 80148ee:	4060      	eors	r0, r4
 80148f0:	f3c2 6440 	ubfx	r4, r2, #25, #1
 80148f4:	fbc0 5706 	smlal	r5, r7, r0, r6
 80148f8:	3c01      	subs	r4, #1
 80148fa:	0fed      	lsrs	r5, r5, #31
 80148fc:	4e75      	ldr	r6, [pc, #468]	@ (8014ad4 <_lite_kernel_nl_softmax_is8os8+0x3d0>)
 80148fe:	4004      	ands	r4, r0
 8014900:	f342 6040 	sbfx	r0, r2, #25, #1
 8014904:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8014908:	460f      	mov	r7, r1
 801490a:	4028      	ands	r0, r5
 801490c:	4675      	mov	r5, lr
 801490e:	4060      	eors	r0, r4
 8014910:	f3c2 6480 	ubfx	r4, r2, #26, #1
 8014914:	fbc0 5706 	smlal	r5, r7, r0, r6
 8014918:	3c01      	subs	r4, #1
 801491a:	0fed      	lsrs	r5, r5, #31
 801491c:	4e6e      	ldr	r6, [pc, #440]	@ (8014ad8 <_lite_kernel_nl_softmax_is8os8+0x3d4>)
 801491e:	4004      	ands	r4, r0
 8014920:	f342 6080 	sbfx	r0, r2, #26, #1
 8014924:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8014928:	460f      	mov	r7, r1
 801492a:	4028      	ands	r0, r5
 801492c:	f3c2 65c0 	ubfx	r5, r2, #27, #1
 8014930:	4060      	eors	r0, r4
 8014932:	4674      	mov	r4, lr
 8014934:	3d01      	subs	r5, #1
 8014936:	fbc0 4706 	smlal	r4, r7, r0, r6
 801493a:	0fe4      	lsrs	r4, r4, #31
 801493c:	4005      	ands	r5, r0
 801493e:	f342 60c0 	sbfx	r0, r2, #27, #1
 8014942:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8014946:	4e65      	ldr	r6, [pc, #404]	@ (8014adc <_lite_kernel_nl_softmax_is8os8+0x3d8>)
 8014948:	460f      	mov	r7, r1
 801494a:	4020      	ands	r0, r4
 801494c:	ea85 0400 	eor.w	r4, r5, r0
 8014950:	f3c2 7000 	ubfx	r0, r2, #28, #1
 8014954:	4675      	mov	r5, lr
 8014956:	3801      	subs	r0, #1
 8014958:	fbc4 5706 	smlal	r5, r7, r4, r6
 801495c:	0fed      	lsrs	r5, r5, #31
 801495e:	4020      	ands	r0, r4
 8014960:	f342 7400 	sbfx	r4, r2, #28, #1
 8014964:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8014968:	4f5d      	ldr	r7, [pc, #372]	@ (8014ae0 <_lite_kernel_nl_softmax_is8os8+0x3dc>)
 801496a:	402c      	ands	r4, r5
 801496c:	4675      	mov	r5, lr
 801496e:	4060      	eors	r0, r4
 8014970:	f3c2 7440 	ubfx	r4, r2, #29, #1
 8014974:	fbc0 5c07 	smlal	r5, ip, r0, r7
 8014978:	3c01      	subs	r4, #1
 801497a:	0fed      	lsrs	r5, r5, #31
 801497c:	4004      	ands	r4, r0
 801497e:	f342 7040 	sbfx	r0, r2, #29, #1
 8014982:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
 8014986:	4028      	ands	r0, r5
 8014988:	4675      	mov	r5, lr
 801498a:	4060      	eors	r0, r4
 801498c:	24f2      	movs	r4, #242	@ 0xf2
 801498e:	fbc0 5104 	smlal	r5, r1, r0, r4
 8014992:	0fed      	lsrs	r5, r5, #31
 8014994:	ea45 0541 	orr.w	r5, r5, r1, lsl #1
 8014998:	f3c2 7180 	ubfx	r1, r2, #30, #1
 801499c:	f342 7280 	sbfx	r2, r2, #30, #1
 80149a0:	3901      	subs	r1, #1
 80149a2:	402a      	ands	r2, r5
 80149a4:	4001      	ands	r1, r0
 80149a6:	404a      	eors	r2, r1
 80149a8:	1e59      	subs	r1, r3, #1
 80149aa:	425b      	negs	r3, r3
 80149ac:	400a      	ands	r2, r1
 80149ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80149b2:	4053      	eors	r3, r2
 80149b4:	f848 3f04 	str.w	r3, [r8, #4]!
 80149b8:	9b01      	ldr	r3, [sp, #4]
 80149ba:	455b      	cmp	r3, fp
 80149bc:	f63f aec3 	bhi.w	8014746 <_lite_kernel_nl_softmax_is8os8+0x42>
 80149c0:	469a      	mov	sl, r3
 80149c2:	f8dd c008 	ldr.w	ip, [sp, #8]
 80149c6:	e9dd 9704 	ldrd	r9, r7, [sp, #16]
 80149ca:	2f00      	cmp	r7, #0
 80149cc:	f000 81b3 	beq.w	8014d36 <_lite_kernel_nl_softmax_is8os8+0x632>
 80149d0:	9d03      	ldr	r5, [sp, #12]
 80149d2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80149d4:	fb03 f305 	mul.w	r3, r3, r5
 80149d8:	2d00      	cmp	r5, #0
 80149da:	f000 81ac 	beq.w	8014d36 <_lite_kernel_nl_softmax_is8os8+0x632>
 80149de:	eb09 0205 	add.w	r2, r9, r5
 80149e2:	4619      	mov	r1, r3
 80149e4:	464e      	mov	r6, r9
 80149e6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80149e8:	9206      	str	r2, [sp, #24]
 80149ea:	2200      	movs	r2, #0
 80149ec:	46d1      	mov	r9, sl
 80149ee:	970b      	str	r7, [sp, #44]	@ 0x2c
 80149f0:	4613      	mov	r3, r2
 80149f2:	4662      	mov	r2, ip
 80149f4:	4692      	mov	sl, r2
 80149f6:	46b4      	mov	ip, r6
 80149f8:	e9cd 1307 	strd	r1, r3, [sp, #28]
 80149fc:	e9cd 2609 	strd	r2, r6, [sp, #36]	@ 0x24
 8014a00:	2801      	cmp	r0, #1
 8014a02:	f99c 1000 	ldrsb.w	r1, [ip]
 8014a06:	f240 8270 	bls.w	8014eea <_lite_kernel_nl_softmax_is8os8+0x7e6>
 8014a0a:	eb0c 0205 	add.w	r2, ip, r5
 8014a0e:	2301      	movs	r3, #1
 8014a10:	f992 4000 	ldrsb.w	r4, [r2]
 8014a14:	3301      	adds	r3, #1
 8014a16:	442a      	add	r2, r5
 8014a18:	42a1      	cmp	r1, r4
 8014a1a:	bfb8      	it	lt
 8014a1c:	4621      	movlt	r1, r4
 8014a1e:	4298      	cmp	r0, r3
 8014a20:	d1f6      	bne.n	8014a10 <_lite_kernel_nl_softmax_is8os8+0x30c>
 8014a22:	2600      	movs	r6, #0
 8014a24:	4662      	mov	r2, ip
 8014a26:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8014a28:	4633      	mov	r3, r6
 8014a2a:	f992 4000 	ldrsb.w	r4, [r2]
 8014a2e:	3301      	adds	r3, #1
 8014a30:	442a      	add	r2, r5
 8014a32:	1b0c      	subs	r4, r1, r4
 8014a34:	454c      	cmp	r4, r9
 8014a36:	da0f      	bge.n	8014a58 <_lite_kernel_nl_softmax_is8os8+0x354>
 8014a38:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 8014a3c:	f240 78ff 	movw	r8, #2047	@ 0x7ff
 8014a40:	ea5f 3e24 	movs.w	lr, r4, asr #12
 8014a44:	f3c4 040b 	ubfx	r4, r4, #0, #12
 8014a48:	bf48      	it	mi
 8014a4a:	f44f 6800 	movmi.w	r8, #2048	@ 0x800
 8014a4e:	4544      	cmp	r4, r8
 8014a50:	bfc8      	it	gt
 8014a52:	f10e 0e01 	addgt.w	lr, lr, #1
 8014a56:	4476      	add	r6, lr
 8014a58:	4298      	cmp	r0, r3
 8014a5a:	d1e6      	bne.n	8014a2a <_lite_kernel_nl_softmax_is8os8+0x326>
 8014a5c:	2e00      	cmp	r6, #0
 8014a5e:	f000 8247 	beq.w	8014ef0 <_lite_kernel_nl_softmax_is8os8+0x7ec>
 8014a62:	fab6 fb86 	clz	fp, r6
 8014a66:	fa06 f60b 	lsl.w	r6, r6, fp
 8014a6a:	f1cb 0323 	rsb	r3, fp, #35	@ 0x23
 8014a6e:	f106 4200 	add.w	r2, r6, #2147483648	@ 0x80000000
 8014a72:	9302      	str	r3, [sp, #8]
 8014a74:	17d3      	asrs	r3, r2, #31
 8014a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a7a:	bf08      	it	eq
 8014a7c:	2e00      	cmpeq	r6, #0
 8014a7e:	f000 816a 	beq.w	8014d56 <_lite_kernel_nl_softmax_is8os8+0x652>
 8014a82:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 8014a86:	f143 0600 	adc.w	r6, r3, #0
 8014a8a:	0852      	lsrs	r2, r2, #1
 8014a8c:	4b15      	ldr	r3, [pc, #84]	@ (8014ae4 <_lite_kernel_nl_softmax_is8os8+0x3e0>)
 8014a8e:	ea42 72c6 	orr.w	r2, r2, r6, lsl #31
 8014a92:	1076      	asrs	r6, r6, #1
 8014a94:	4254      	negs	r4, r2
 8014a96:	9204      	str	r2, [sp, #16]
 8014a98:	9601      	str	r6, [sp, #4]
 8014a9a:	fb03 4406 	mla	r4, r3, r6, r4
 8014a9e:	fba2 3703 	umull	r3, r7, r2, r3
 8014aa2:	4427      	add	r7, r4
 8014aa4:	4c06      	ldr	r4, [pc, #24]	@ (8014ac0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8014aa6:	191b      	adds	r3, r3, r4
 8014aa8:	f167 0700 	sbc.w	r7, r7, #0
 8014aac:	2f00      	cmp	r7, #0
 8014aae:	da1b      	bge.n	8014ae8 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 8014ab0:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8014ab4:	191c      	adds	r4, r3, r4
 8014ab6:	4623      	mov	r3, r4
 8014ab8:	f147 0700 	adc.w	r7, r7, #0
 8014abc:	e014      	b.n	8014ae8 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 8014abe:	bf00      	nop
 8014ac0:	c0000001 	.word	0xc0000001
 8014ac4:	2aaaaaab 	.word	0x2aaaaaab
 8014ac8:	70f5a894 	.word	0x70f5a894
 8014acc:	63afbe7b 	.word	0x63afbe7b
 8014ad0:	4da2cbf2 	.word	0x4da2cbf2
 8014ad4:	2f16ac6c 	.word	0x2f16ac6c
 8014ad8:	1152aaa4 	.word	0x1152aaa4
 8014adc:	02582ab7 	.word	0x02582ab7
 8014ae0:	000afe11 	.word	0x000afe11
 8014ae4:	c3c3c3c4 	.word	0xc3c3c3c4
 8014ae8:	0fdc      	lsrs	r4, r3, #31
 8014aea:	9e01      	ldr	r6, [sp, #4]
 8014aec:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8014af0:	f104 375a 	add.w	r7, r4, #1515870810	@ 0x5a5a5a5a
 8014af4:	17fb      	asrs	r3, r7, #31
 8014af6:	fb07 fe06 	mul.w	lr, r7, r6
 8014afa:	fb02 ee03 	mla	lr, r2, r3, lr
 8014afe:	fba7 8302 	umull	r8, r3, r7, r2
 8014b02:	f118 4880 	adds.w	r8, r8, #1073741824	@ 0x40000000
 8014b06:	eb4e 0303 	adc.w	r3, lr, r3
 8014b0a:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 8014b0e:	ea48 0843 	orr.w	r8, r8, r3, lsl #1
 8014b12:	f1c8 5800 	rsb	r8, r8, #536870912	@ 0x20000000
 8014b16:	ea98 0f07 	teq	r8, r7
 8014b1a:	fb87 3e08 	smull	r3, lr, r7, r8
 8014b1e:	f140 81b8 	bpl.w	8014e92 <_lite_kernel_nl_softmax_is8os8+0x78e>
 8014b22:	4eb7      	ldr	r6, [pc, #732]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014b24:	199b      	adds	r3, r3, r6
 8014b26:	f16e 0e00 	sbc.w	lr, lr, #0
 8014b2a:	f1be 0f00 	cmp.w	lr, #0
 8014b2e:	f2c0 81b8 	blt.w	8014ea2 <_lite_kernel_nl_softmax_is8os8+0x79e>
 8014b32:	0fdb      	lsrs	r3, r3, #31
 8014b34:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8014b38:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8014b3c:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8014b40:	f300 81b7 	bgt.w	8014eb2 <_lite_kernel_nl_softmax_is8os8+0x7ae>
 8014b44:	f104 345a 	add.w	r4, r4, #1515870810	@ 0x5a5a5a5a
 8014b48:	9b01      	ldr	r3, [sp, #4]
 8014b4a:	4ead      	ldr	r6, [pc, #692]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014b4c:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8014b50:	17e7      	asrs	r7, r4, #31
 8014b52:	fb02 f807 	mul.w	r8, r2, r7
 8014b56:	fb04 8803 	mla	r8, r4, r3, r8
 8014b5a:	fba2 3e04 	umull	r3, lr, r2, r4
 8014b5e:	199b      	adds	r3, r3, r6
 8014b60:	44c6      	add	lr, r8
 8014b62:	f16e 0e00 	sbc.w	lr, lr, #0
 8014b66:	f1be 0f00 	cmp.w	lr, #0
 8014b6a:	da06      	bge.n	8014b7a <_lite_kernel_nl_softmax_is8os8+0x476>
 8014b6c:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8014b70:	eb13 0808 	adds.w	r8, r3, r8
 8014b74:	4643      	mov	r3, r8
 8014b76:	f14e 0e00 	adc.w	lr, lr, #0
 8014b7a:	0fdb      	lsrs	r3, r3, #31
 8014b7c:	f04f 38ff 	mov.w	r8, #4294967295
 8014b80:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8014b84:	f8df e278 	ldr.w	lr, [pc, #632]	@ 8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>
 8014b88:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8014b8c:	fb03 f707 	mul.w	r7, r3, r7
 8014b90:	17de      	asrs	r6, r3, #31
 8014b92:	fb04 7706 	mla	r7, r4, r6, r7
 8014b96:	fba3 3604 	umull	r3, r6, r3, r4
 8014b9a:	eb13 030e 	adds.w	r3, r3, lr
 8014b9e:	4437      	add	r7, r6
 8014ba0:	eb47 0708 	adc.w	r7, r7, r8
 8014ba4:	2f00      	cmp	r7, #0
 8014ba6:	da06      	bge.n	8014bb6 <_lite_kernel_nl_softmax_is8os8+0x4b2>
 8014ba8:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 8014bac:	eb13 0e0e 	adds.w	lr, r3, lr
 8014bb0:	4673      	mov	r3, lr
 8014bb2:	f147 0700 	adc.w	r7, r7, #0
 8014bb6:	0fdb      	lsrs	r3, r3, #31
 8014bb8:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 8014bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014bc0:	f280 8154 	bge.w	8014e6c <_lite_kernel_nl_softmax_is8os8+0x768>
 8014bc4:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8014bc8:	f300 818d 	bgt.w	8014ee6 <_lite_kernel_nl_softmax_is8os8+0x7e2>
 8014bcc:	f104 4300 	add.w	r3, r4, #2147483648	@ 0x80000000
 8014bd0:	ea93 0f02 	teq	r3, r2
 8014bd4:	f140 8118 	bpl.w	8014e08 <_lite_kernel_nl_softmax_is8os8+0x704>
 8014bd8:	9e01      	ldr	r6, [sp, #4]
 8014bda:	17dc      	asrs	r4, r3, #31
 8014bdc:	fb03 f606 	mul.w	r6, r3, r6
 8014be0:	fb02 6704 	mla	r7, r2, r4, r6
 8014be4:	fba3 2602 	umull	r2, r6, r3, r2
 8014be8:	443e      	add	r6, r7
 8014bea:	4f85      	ldr	r7, [pc, #532]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014bec:	19d2      	adds	r2, r2, r7
 8014bee:	f166 0600 	sbc.w	r6, r6, #0
 8014bf2:	2e00      	cmp	r6, #0
 8014bf4:	da05      	bge.n	8014c02 <_lite_kernel_nl_softmax_is8os8+0x4fe>
 8014bf6:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8014bfa:	19d7      	adds	r7, r2, r7
 8014bfc:	463a      	mov	r2, r7
 8014bfe:	f146 0600 	adc.w	r6, r6, #0
 8014c02:	0fd2      	lsrs	r2, r2, #31
 8014c04:	f04f 37ff 	mov.w	r7, #4294967295
 8014c08:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 8014c0c:	4e7c      	ldr	r6, [pc, #496]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014c0e:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 8014c12:	fb02 f404 	mul.w	r4, r2, r4
 8014c16:	ea4f 7ee2 	mov.w	lr, r2, asr #31
 8014c1a:	fb03 440e 	mla	r4, r3, lr, r4
 8014c1e:	fba2 2e03 	umull	r2, lr, r2, r3
 8014c22:	1992      	adds	r2, r2, r6
 8014c24:	4474      	add	r4, lr
 8014c26:	eb44 0407 	adc.w	r4, r4, r7
 8014c2a:	2c00      	cmp	r4, #0
 8014c2c:	da05      	bge.n	8014c3a <_lite_kernel_nl_softmax_is8os8+0x536>
 8014c2e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8014c32:	1996      	adds	r6, r2, r6
 8014c34:	4632      	mov	r2, r6
 8014c36:	f144 0400 	adc.w	r4, r4, #0
 8014c3a:	0fd2      	lsrs	r2, r2, #31
 8014c3c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8014c40:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8014c44:	f280 811c 	bge.w	8014e80 <_lite_kernel_nl_softmax_is8os8+0x77c>
 8014c48:	f1b2 4f60 	cmp.w	r2, #3758096384	@ 0xe0000000
 8014c4c:	f300 8142 	bgt.w	8014ed4 <_lite_kernel_nl_softmax_is8os8+0x7d0>
 8014c50:	f103 4200 	add.w	r2, r3, #2147483648	@ 0x80000000
 8014c54:	005e      	lsls	r6, r3, #1
 8014c56:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 8014c5a:	bfd8      	it	le
 8014c5c:	f04f 4600 	movle.w	r6, #2147483648	@ 0x80000000
 8014c60:	9b02      	ldr	r3, [sp, #8]
 8014c62:	2b1f      	cmp	r3, #31
 8014c64:	dd04      	ble.n	8014c70 <_lite_kernel_nl_softmax_is8os8+0x56c>
 8014c66:	f1cb 0304 	rsb	r3, fp, #4
 8014c6a:	411e      	asrs	r6, r3
 8014c6c:	231f      	movs	r3, #31
 8014c6e:	9302      	str	r3, [sp, #8]
 8014c70:	2800      	cmp	r0, #0
 8014c72:	d063      	beq.n	8014d3c <_lite_kernel_nl_softmax_is8os8+0x638>
 8014c74:	9c02      	ldr	r4, [sp, #8]
 8014c76:	f04f 0e01 	mov.w	lr, #1
 8014c7a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014c7e:	2200      	movs	r2, #0
 8014c80:	fa0e fe04 	lsl.w	lr, lr, r4
 8014c84:	9101      	str	r1, [sp, #4]
 8014c86:	fa43 f404 	asr.w	r4, r3, r4
 8014c8a:	f10e 3eff 	add.w	lr, lr, #4294967295
 8014c8e:	ea0e 0703 	and.w	r7, lr, r3
 8014c92:	ea4f 086e 	mov.w	r8, lr, asr #1
 8014c96:	4671      	mov	r1, lr
 8014c98:	f8dd e068 	ldr.w	lr, [sp, #104]	@ 0x68
 8014c9c:	9703      	str	r7, [sp, #12]
 8014c9e:	e9cd 4304 	strd	r4, r3, [sp, #16]
 8014ca2:	4614      	mov	r4, r2
 8014ca4:	e023      	b.n	8014cee <_lite_kernel_nl_softmax_is8os8+0x5ea>
 8014ca6:	f85e 7023 	ldr.w	r7, [lr, r3, lsl #2]
 8014caa:	ea87 0306 	eor.w	r3, r7, r6
 8014cae:	0fdb      	lsrs	r3, r3, #31
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	4b53      	ldr	r3, [pc, #332]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014cb4:	bf12      	itee	ne
 8014cb6:	f04f 3bff 	movne.w	fp, #4294967295
 8014cba:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8014cbe:	f04f 0b00 	moveq.w	fp, #0
 8014cc2:	42b7      	cmp	r7, r6
 8014cc4:	d17d      	bne.n	8014dc2 <_lite_kernel_nl_softmax_is8os8+0x6be>
 8014cc6:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
 8014cca:	d17a      	bne.n	8014dc2 <_lite_kernel_nl_softmax_is8os8+0x6be>
 8014ccc:	e9dd 3703 	ldrd	r3, r7, [sp, #12]
 8014cd0:	4598      	cmp	r8, r3
 8014cd2:	f280 808a 	bge.w	8014dea <_lite_kernel_nl_softmax_is8os8+0x6e6>
 8014cd6:	3701      	adds	r7, #1
 8014cd8:	2ffe      	cmp	r7, #254	@ 0xfe
 8014cda:	f300 808e 	bgt.w	8014dfa <_lite_kernel_nl_softmax_is8os8+0x6f6>
 8014cde:	3f80      	subs	r7, #128	@ 0x80
 8014ce0:	b27f      	sxtb	r7, r7
 8014ce2:	3401      	adds	r4, #1
 8014ce4:	f80a 7002 	strb.w	r7, [sl, r2]
 8014ce8:	442a      	add	r2, r5
 8014cea:	42a0      	cmp	r0, r4
 8014cec:	d00d      	beq.n	8014d0a <_lite_kernel_nl_softmax_is8os8+0x606>
 8014cee:	f91c 3002 	ldrsb.w	r3, [ip, r2]
 8014cf2:	9f01      	ldr	r7, [sp, #4]
 8014cf4:	1afb      	subs	r3, r7, r3
 8014cf6:	454b      	cmp	r3, r9
 8014cf8:	dbd5      	blt.n	8014ca6 <_lite_kernel_nl_softmax_is8os8+0x5a2>
 8014cfa:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 8014cfe:	3401      	adds	r4, #1
 8014d00:	f80a 7002 	strb.w	r7, [sl, r2]
 8014d04:	442a      	add	r2, r5
 8014d06:	42a0      	cmp	r0, r4
 8014d08:	d1f1      	bne.n	8014cee <_lite_kernel_nl_softmax_is8os8+0x5ea>
 8014d0a:	f10c 0c01 	add.w	ip, ip, #1
 8014d0e:	9b06      	ldr	r3, [sp, #24]
 8014d10:	f10a 0a01 	add.w	sl, sl, #1
 8014d14:	459c      	cmp	ip, r3
 8014d16:	f47f ae73 	bne.w	8014a00 <_lite_kernel_nl_softmax_is8os8+0x2fc>
 8014d1a:	9c06      	ldr	r4, [sp, #24]
 8014d1c:	e9dd 1307 	ldrd	r1, r3, [sp, #28]
 8014d20:	e9dd 2609 	ldrd	r2, r6, [sp, #36]	@ 0x24
 8014d24:	440c      	add	r4, r1
 8014d26:	3301      	adds	r3, #1
 8014d28:	440e      	add	r6, r1
 8014d2a:	440a      	add	r2, r1
 8014d2c:	9406      	str	r4, [sp, #24]
 8014d2e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8014d30:	429c      	cmp	r4, r3
 8014d32:	f47f ae5f 	bne.w	80149f4 <_lite_kernel_nl_softmax_is8os8+0x2f0>
 8014d36:	b00d      	add	sp, #52	@ 0x34
 8014d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d3c:	f10c 0c01 	add.w	ip, ip, #1
 8014d40:	9b06      	ldr	r3, [sp, #24]
 8014d42:	f10a 0a01 	add.w	sl, sl, #1
 8014d46:	459c      	cmp	ip, r3
 8014d48:	d0e7      	beq.n	8014d1a <_lite_kernel_nl_softmax_is8os8+0x616>
 8014d4a:	2303      	movs	r3, #3
 8014d4c:	f99c 1000 	ldrsb.w	r1, [ip]
 8014d50:	f04f 0b20 	mov.w	fp, #32
 8014d54:	9302      	str	r3, [sp, #8]
 8014d56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8014d5e:	4c29      	ldr	r4, [pc, #164]	@ (8014e04 <_lite_kernel_nl_softmax_is8os8+0x700>)
 8014d60:	461e      	mov	r6, r3
 8014d62:	2300      	movs	r3, #0
 8014d64:	9201      	str	r2, [sp, #4]
 8014d66:	9303      	str	r3, [sp, #12]
 8014d68:	9204      	str	r2, [sp, #16]
 8014d6a:	9b01      	ldr	r3, [sp, #4]
 8014d6c:	17e7      	asrs	r7, r4, #31
 8014d6e:	fb04 fe03 	mul.w	lr, r4, r3
 8014d72:	fba4 3802 	umull	r3, r8, r4, r2
 8014d76:	fb02 ee07 	mla	lr, r2, r7, lr
 8014d7a:	199b      	adds	r3, r3, r6
 8014d7c:	9e03      	ldr	r6, [sp, #12]
 8014d7e:	44c6      	add	lr, r8
 8014d80:	eb4e 0e06 	adc.w	lr, lr, r6
 8014d84:	f1be 0f00 	cmp.w	lr, #0
 8014d88:	da06      	bge.n	8014d98 <_lite_kernel_nl_softmax_is8os8+0x694>
 8014d8a:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8014d8e:	eb13 0808 	adds.w	r8, r3, r8
 8014d92:	4643      	mov	r3, r8
 8014d94:	f14e 0e00 	adc.w	lr, lr, #0
 8014d98:	0fdb      	lsrs	r3, r3, #31
 8014d9a:	4e19      	ldr	r6, [pc, #100]	@ (8014e00 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8014d9c:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8014da0:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8014da4:	ea83 0e04 	eor.w	lr, r3, r4
 8014da8:	ea4f 7ede 	mov.w	lr, lr, lsr #31
 8014dac:	f1be 0f00 	cmp.w	lr, #0
 8014db0:	bf15      	itete	ne
 8014db2:	46b6      	movne	lr, r6
 8014db4:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 8014db8:	f04f 38ff 	movne.w	r8, #4294967295
 8014dbc:	f04f 0800 	moveq.w	r8, #0
 8014dc0:	e6e4      	b.n	8014b8c <_lite_kernel_nl_softmax_is8os8+0x488>
 8014dc2:	fbc6 3b07 	smlal	r3, fp, r6, r7
 8014dc6:	f1bb 0f00 	cmp.w	fp, #0
 8014dca:	da03      	bge.n	8014dd4 <_lite_kernel_nl_softmax_is8os8+0x6d0>
 8014dcc:	9f05      	ldr	r7, [sp, #20]
 8014dce:	19db      	adds	r3, r3, r7
 8014dd0:	f14b 0b00 	adc.w	fp, fp, #0
 8014dd4:	0fdb      	lsrs	r3, r3, #31
 8014dd6:	9f02      	ldr	r7, [sp, #8]
 8014dd8:	ea43 034b 	orr.w	r3, r3, fp, lsl #1
 8014ddc:	fa53 f707 	asrs.w	r7, r3, r7
 8014de0:	d48b      	bmi.n	8014cfa <_lite_kernel_nl_softmax_is8os8+0x5f6>
 8014de2:	400b      	ands	r3, r1
 8014de4:	4598      	cmp	r8, r3
 8014de6:	f6ff af76 	blt.w	8014cd6 <_lite_kernel_nl_softmax_is8os8+0x5d2>
 8014dea:	2ffe      	cmp	r7, #254	@ 0xfe
 8014dec:	dc05      	bgt.n	8014dfa <_lite_kernel_nl_softmax_is8os8+0x6f6>
 8014dee:	2f00      	cmp	r7, #0
 8014df0:	f47f af75 	bne.w	8014cde <_lite_kernel_nl_softmax_is8os8+0x5da>
 8014df4:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 8014df8:	e781      	b.n	8014cfe <_lite_kernel_nl_softmax_is8os8+0x5fa>
 8014dfa:	277f      	movs	r7, #127	@ 0x7f
 8014dfc:	e771      	b.n	8014ce2 <_lite_kernel_nl_softmax_is8os8+0x5de>
 8014dfe:	bf00      	nop
 8014e00:	c0000001 	.word	0xc0000001
 8014e04:	b4b4b4b6 	.word	0xb4b4b4b6
 8014e08:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 8014e0c:	f04f 0e00 	mov.w	lr, #0
 8014e10:	9e01      	ldr	r6, [sp, #4]
 8014e12:	17dc      	asrs	r4, r3, #31
 8014e14:	fb03 f606 	mul.w	r6, r3, r6
 8014e18:	fb02 6604 	mla	r6, r2, r4, r6
 8014e1c:	fba3 2802 	umull	r2, r8, r3, r2
 8014e20:	19d2      	adds	r2, r2, r7
 8014e22:	4446      	add	r6, r8
 8014e24:	eb46 060e 	adc.w	r6, r6, lr
 8014e28:	2e00      	cmp	r6, #0
 8014e2a:	da05      	bge.n	8014e38 <_lite_kernel_nl_softmax_is8os8+0x734>
 8014e2c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8014e30:	19d7      	adds	r7, r2, r7
 8014e32:	463a      	mov	r2, r7
 8014e34:	f146 0600 	adc.w	r6, r6, #0
 8014e38:	0fd2      	lsrs	r2, r2, #31
 8014e3a:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 8014e3e:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 8014e42:	ea82 0603 	eor.w	r6, r2, r3
 8014e46:	0ff6      	lsrs	r6, r6, #31
 8014e48:	2e00      	cmp	r6, #0
 8014e4a:	4e30      	ldr	r6, [pc, #192]	@ (8014f0c <_lite_kernel_nl_softmax_is8os8+0x808>)
 8014e4c:	bf12      	itee	ne
 8014e4e:	f04f 37ff 	movne.w	r7, #4294967295
 8014e52:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 8014e56:	2700      	moveq	r7, #0
 8014e58:	429a      	cmp	r2, r3
 8014e5a:	f47f aeda 	bne.w	8014c12 <_lite_kernel_nl_softmax_is8os8+0x50e>
 8014e5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014e62:	f47f aed6 	bne.w	8014c12 <_lite_kernel_nl_softmax_is8os8+0x50e>
 8014e66:	f06f 0601 	mvn.w	r6, #1
 8014e6a:	e6f9      	b.n	8014c60 <_lite_kernel_nl_softmax_is8os8+0x55c>
 8014e6c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014e70:	4423      	add	r3, r4
 8014e72:	ea93 0f02 	teq	r3, r2
 8014e76:	d5c7      	bpl.n	8014e08 <_lite_kernel_nl_softmax_is8os8+0x704>
 8014e78:	4f24      	ldr	r7, [pc, #144]	@ (8014f0c <_lite_kernel_nl_softmax_is8os8+0x808>)
 8014e7a:	f04f 3eff 	mov.w	lr, #4294967295
 8014e7e:	e7c7      	b.n	8014e10 <_lite_kernel_nl_softmax_is8os8+0x70c>
 8014e80:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8014e84:	4433      	add	r3, r6
 8014e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014e8a:	f6bf aee9 	bge.w	8014c60 <_lite_kernel_nl_softmax_is8os8+0x55c>
 8014e8e:	005e      	lsls	r6, r3, #1
 8014e90:	e6e6      	b.n	8014c60 <_lite_kernel_nl_softmax_is8os8+0x55c>
 8014e92:	f113 4380 	adds.w	r3, r3, #1073741824	@ 0x40000000
 8014e96:	f14e 0e00 	adc.w	lr, lr, #0
 8014e9a:	f1be 0f00 	cmp.w	lr, #0
 8014e9e:	f6bf ae48 	bge.w	8014b32 <_lite_kernel_nl_softmax_is8os8+0x42e>
 8014ea2:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8014ea6:	eb13 0808 	adds.w	r8, r3, r8
 8014eaa:	4643      	mov	r3, r8
 8014eac:	f14e 0e00 	adc.w	lr, lr, #0
 8014eb0:	e63f      	b.n	8014b32 <_lite_kernel_nl_softmax_is8os8+0x42e>
 8014eb2:	eb07 040e 	add.w	r4, r7, lr
 8014eb6:	ea84 0302 	eor.w	r3, r4, r2
 8014eba:	0fdb      	lsrs	r3, r3, #31
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	4b13      	ldr	r3, [pc, #76]	@ (8014f0c <_lite_kernel_nl_softmax_is8os8+0x808>)
 8014ec0:	bf08      	it	eq
 8014ec2:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8014ec6:	461e      	mov	r6, r3
 8014ec8:	bf14      	ite	ne
 8014eca:	f04f 33ff 	movne.w	r3, #4294967295
 8014ece:	2300      	moveq	r3, #0
 8014ed0:	9303      	str	r3, [sp, #12]
 8014ed2:	e74a      	b.n	8014d6a <_lite_kernel_nl_softmax_is8os8+0x666>
 8014ed4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8014ed8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8014edc:	f2c0 8190 	blt.w	8015200 <_lite_kernel_nl_softmax_is8os8+0xafc>
 8014ee0:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8014ee4:	e6bc      	b.n	8014c60 <_lite_kernel_nl_softmax_is8os8+0x55c>
 8014ee6:	009b      	lsls	r3, r3, #2
 8014ee8:	e7c2      	b.n	8014e70 <_lite_kernel_nl_softmax_is8os8+0x76c>
 8014eea:	2800      	cmp	r0, #0
 8014eec:	f47f ad99 	bne.w	8014a22 <_lite_kernel_nl_softmax_is8os8+0x31e>
 8014ef0:	2303      	movs	r3, #3
 8014ef2:	f04f 0b20 	mov.w	fp, #32
 8014ef6:	9302      	str	r3, [sp, #8]
 8014ef8:	e72d      	b.n	8014d56 <_lite_kernel_nl_softmax_is8os8+0x652>
 8014efa:	2901      	cmp	r1, #1
 8014efc:	f1c3 0a00 	rsb	sl, r3, #0
 8014f00:	d906      	bls.n	8014f10 <_lite_kernel_nl_softmax_is8os8+0x80c>
 8014f02:	f1ba 0f00 	cmp.w	sl, #0
 8014f06:	f47f ac11 	bne.w	801472c <_lite_kernel_nl_softmax_is8os8+0x28>
 8014f0a:	e55e      	b.n	80149ca <_lite_kernel_nl_softmax_is8os8+0x2c6>
 8014f0c:	c0000001 	.word	0xc0000001
 8014f10:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014f12:	f999 2000 	ldrsb.w	r2, [r9]
 8014f16:	fb03 f101 	mul.w	r1, r3, r1
 8014f1a:	2901      	cmp	r1, #1
 8014f1c:	f240 816a 	bls.w	80151f4 <_lite_kernel_nl_softmax_is8os8+0xaf0>
 8014f20:	f109 34ff 	add.w	r4, r9, #4294967295
 8014f24:	464b      	mov	r3, r9
 8014f26:	1860      	adds	r0, r4, r1
 8014f28:	f913 5f01 	ldrsb.w	r5, [r3, #1]!
 8014f2c:	42aa      	cmp	r2, r5
 8014f2e:	bfb8      	it	lt
 8014f30:	462a      	movlt	r2, r5
 8014f32:	4298      	cmp	r0, r3
 8014f34:	d1f8      	bne.n	8014f28 <_lite_kernel_nl_softmax_is8os8+0x824>
 8014f36:	1863      	adds	r3, r4, r1
 8014f38:	46a3      	mov	fp, r4
 8014f3a:	9706      	str	r7, [sp, #24]
 8014f3c:	9301      	str	r3, [sp, #4]
 8014f3e:	9202      	str	r2, [sp, #8]
 8014f40:	e9cd c904 	strd	ip, r9, [sp, #16]
 8014f44:	f91b 6f01 	ldrsb.w	r6, [fp, #1]!
 8014f48:	9b02      	ldr	r3, [sp, #8]
 8014f4a:	1b9e      	subs	r6, r3, r6
 8014f4c:	45b2      	cmp	sl, r6
 8014f4e:	f240 8148 	bls.w	80151e2 <_lite_kernel_nl_softmax_is8os8+0xade>
 8014f52:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8014f54:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8014f56:	fa06 f103 	lsl.w	r1, r6, r3
 8014f5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014f5c:	4249      	negs	r1, r1
 8014f5e:	404b      	eors	r3, r1
 8014f60:	0fdb      	lsrs	r3, r3, #31
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	4ba7      	ldr	r3, [pc, #668]	@ (8015204 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8014f66:	bf12      	itee	ne
 8014f68:	f04f 32ff 	movne.w	r2, #4294967295
 8014f6c:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8014f70:	2200      	moveq	r2, #0
 8014f72:	fbc1 3200 	smlal	r3, r2, r1, r0
 8014f76:	2a00      	cmp	r2, #0
 8014f78:	da05      	bge.n	8014f86 <_lite_kernel_nl_softmax_is8os8+0x882>
 8014f7a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014f7e:	1859      	adds	r1, r3, r1
 8014f80:	460b      	mov	r3, r1
 8014f82:	f142 0200 	adc.w	r2, r2, #0
 8014f86:	0fdb      	lsrs	r3, r3, #31
 8014f88:	2400      	movs	r4, #0
 8014f8a:	ea43 0142 	orr.w	r1, r3, r2, lsl #1
 8014f8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8014f92:	f041 437f 	orr.w	r3, r1, #4278190080	@ 0xff000000
 8014f96:	015d      	lsls	r5, r3, #5
 8014f98:	1a5b      	subs	r3, r3, r1
 8014f9a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8014f9e:	fbc5 2405 	smlal	r2, r4, r5, r5
 8014fa2:	2c00      	cmp	r4, #0
 8014fa4:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8014fa8:	da05      	bge.n	8014fb6 <_lite_kernel_nl_softmax_is8os8+0x8b2>
 8014faa:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8014fae:	1810      	adds	r0, r2, r0
 8014fb0:	4602      	mov	r2, r0
 8014fb2:	f144 0400 	adc.w	r4, r4, #0
 8014fb6:	0fd2      	lsrs	r2, r2, #31
 8014fb8:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8014fbc:	17e4      	asrs	r4, r4, #31
 8014fbe:	fba2 0c02 	umull	r0, ip, r2, r2
 8014fc2:	fb02 f804 	mul.w	r8, r2, r4
 8014fc6:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 8014fca:	eb4c 0c48 	adc.w	ip, ip, r8, lsl #1
 8014fce:	f1bc 0f00 	cmp.w	ip, #0
 8014fd2:	da06      	bge.n	8014fe2 <_lite_kernel_nl_softmax_is8os8+0x8de>
 8014fd4:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8014fd8:	eb10 0808 	adds.w	r8, r0, r8
 8014fdc:	4640      	mov	r0, r8
 8014fde:	f14c 0c00 	adc.w	ip, ip, #0
 8014fe2:	0fc0      	lsrs	r0, r0, #31
 8014fe4:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
 8014fe8:	ea5f 0ca0 	movs.w	ip, r0, asr #2
 8014fec:	f000 0003 	and.w	r0, r0, #3
 8014ff0:	bf54      	ite	pl
 8014ff2:	f04f 0801 	movpl.w	r8, #1
 8014ff6:	f04f 0802 	movmi.w	r8, #2
 8014ffa:	4540      	cmp	r0, r8
 8014ffc:	fb05 f004 	mul.w	r0, r5, r4
 8015000:	ea85 0402 	eor.w	r4, r5, r2
 8015004:	bfc8      	it	gt
 8015006:	f10c 0c01 	addgt.w	ip, ip, #1
 801500a:	fb02 000e 	mla	r0, r2, lr, r0
 801500e:	0fe4      	lsrs	r4, r4, #31
 8015010:	2c00      	cmp	r4, #0
 8015012:	4c7c      	ldr	r4, [pc, #496]	@ (8015204 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8015014:	bf0c      	ite	eq
 8015016:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 801501a:	46a6      	movne	lr, r4
 801501c:	fba5 4902 	umull	r4, r9, r5, r2
 8015020:	bf14      	ite	ne
 8015022:	f04f 38ff 	movne.w	r8, #4294967295
 8015026:	f04f 0800 	moveq.w	r8, #0
 801502a:	4448      	add	r0, r9
 801502c:	eb14 040e 	adds.w	r4, r4, lr
 8015030:	eb40 0008 	adc.w	r0, r0, r8
 8015034:	2800      	cmp	r0, #0
 8015036:	da06      	bge.n	8015046 <_lite_kernel_nl_softmax_is8os8+0x942>
 8015038:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 801503c:	eb14 0e0e 	adds.w	lr, r4, lr
 8015040:	4674      	mov	r4, lr
 8015042:	f140 0000 	adc.w	r0, r0, #0
 8015046:	0fe4      	lsrs	r4, r4, #31
 8015048:	4f6f      	ldr	r7, [pc, #444]	@ (8015208 <_lite_kernel_nl_softmax_is8os8+0xb04>)
 801504a:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
 801504e:	eb0c 0004 	add.w	r0, ip, r4
 8015052:	0fc4      	lsrs	r4, r0, #31
 8015054:	2c00      	cmp	r4, #0
 8015056:	4c6b      	ldr	r4, [pc, #428]	@ (8015204 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8015058:	bf12      	itee	ne
 801505a:	f04f 3cff 	movne.w	ip, #4294967295
 801505e:	f04f 4480 	moveq.w	r4, #1073741824	@ 0x40000000
 8015062:	f04f 0c00 	moveq.w	ip, #0
 8015066:	fbc0 4c07 	smlal	r4, ip, r0, r7
 801506a:	f1bc 0f00 	cmp.w	ip, #0
 801506e:	da05      	bge.n	801507c <_lite_kernel_nl_softmax_is8os8+0x978>
 8015070:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8015074:	1820      	adds	r0, r4, r0
 8015076:	4604      	mov	r4, r0
 8015078:	f14c 0c00 	adc.w	ip, ip, #0
 801507c:	0fe4      	lsrs	r4, r4, #31
 801507e:	ea44 044c 	orr.w	r4, r4, ip, lsl #1
 8015082:	4422      	add	r2, r4
 8015084:	2a00      	cmp	r2, #0
 8015086:	ea4f 0462 	mov.w	r4, r2, asr #1
 801508a:	db02      	blt.n	8015092 <_lite_kernel_nl_softmax_is8os8+0x98e>
 801508c:	07d2      	lsls	r2, r2, #31
 801508e:	bf48      	it	mi
 8015090:	3401      	addmi	r4, #1
 8015092:	442c      	add	r4, r5
 8015094:	4d5d      	ldr	r5, [pc, #372]	@ (801520c <_lite_kernel_nl_softmax_is8os8+0xb08>)
 8015096:	0fe2      	lsrs	r2, r4, #31
 8015098:	2a00      	cmp	r2, #0
 801509a:	4a5a      	ldr	r2, [pc, #360]	@ (8015204 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801509c:	bf0b      	itete	eq
 801509e:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 80150a2:	4610      	movne	r0, r2
 80150a4:	2200      	moveq	r2, #0
 80150a6:	f04f 32ff 	movne.w	r2, #4294967295
 80150aa:	fbc4 0205 	smlal	r0, r2, r4, r5
 80150ae:	2a00      	cmp	r2, #0
 80150b0:	da05      	bge.n	80150be <_lite_kernel_nl_softmax_is8os8+0x9ba>
 80150b2:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80150b6:	1904      	adds	r4, r0, r4
 80150b8:	4620      	mov	r0, r4
 80150ba:	f142 0200 	adc.w	r2, r2, #0
 80150be:	0fc0      	lsrs	r0, r0, #31
 80150c0:	2400      	movs	r4, #0
 80150c2:	f3c3 6500 	ubfx	r5, r3, #24, #1
 80150c6:	4f52      	ldr	r7, [pc, #328]	@ (8015210 <_lite_kernel_nl_softmax_is8os8+0xb0c>)
 80150c8:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 80150cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80150d0:	46a6      	mov	lr, r4
 80150d2:	3d01      	subs	r5, #1
 80150d4:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 80150d8:	4694      	mov	ip, r2
 80150da:	fab1 f181 	clz	r1, r1
 80150de:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 80150e2:	0949      	lsrs	r1, r1, #5
 80150e4:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 80150e8:	fbc0 ce07 	smlal	ip, lr, r0, r7
 80150ec:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 80150f0:	4005      	ands	r5, r0
 80150f2:	f343 6000 	sbfx	r0, r3, #24, #1
 80150f6:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 80150fa:	4f46      	ldr	r7, [pc, #280]	@ (8015214 <_lite_kernel_nl_softmax_is8os8+0xb10>)
 80150fc:	46a6      	mov	lr, r4
 80150fe:	ea00 000c 	and.w	r0, r0, ip
 8015102:	4694      	mov	ip, r2
 8015104:	4068      	eors	r0, r5
 8015106:	f3c3 6540 	ubfx	r5, r3, #25, #1
 801510a:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801510e:	3d01      	subs	r5, #1
 8015110:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8015114:	4f40      	ldr	r7, [pc, #256]	@ (8015218 <_lite_kernel_nl_softmax_is8os8+0xb14>)
 8015116:	4005      	ands	r5, r0
 8015118:	f343 6040 	sbfx	r0, r3, #25, #1
 801511c:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8015120:	46a6      	mov	lr, r4
 8015122:	ea00 000c 	and.w	r0, r0, ip
 8015126:	4694      	mov	ip, r2
 8015128:	4068      	eors	r0, r5
 801512a:	f3c3 6580 	ubfx	r5, r3, #26, #1
 801512e:	fbc0 ce07 	smlal	ip, lr, r0, r7
 8015132:	3d01      	subs	r5, #1
 8015134:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8015138:	4f38      	ldr	r7, [pc, #224]	@ (801521c <_lite_kernel_nl_softmax_is8os8+0xb18>)
 801513a:	4005      	ands	r5, r0
 801513c:	f343 6080 	sbfx	r0, r3, #26, #1
 8015140:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8015144:	46a6      	mov	lr, r4
 8015146:	ea00 000c 	and.w	r0, r0, ip
 801514a:	4694      	mov	ip, r2
 801514c:	4068      	eors	r0, r5
 801514e:	f3c3 65c0 	ubfx	r5, r3, #27, #1
 8015152:	fbc0 ce07 	smlal	ip, lr, r0, r7
 8015156:	3d01      	subs	r5, #1
 8015158:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801515c:	4f30      	ldr	r7, [pc, #192]	@ (8015220 <_lite_kernel_nl_softmax_is8os8+0xb1c>)
 801515e:	4005      	ands	r5, r0
 8015160:	f343 60c0 	sbfx	r0, r3, #27, #1
 8015164:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8015168:	46a6      	mov	lr, r4
 801516a:	ea00 000c 	and.w	r0, r0, ip
 801516e:	4694      	mov	ip, r2
 8015170:	4068      	eors	r0, r5
 8015172:	f3c3 7500 	ubfx	r5, r3, #28, #1
 8015176:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801517a:	3d01      	subs	r5, #1
 801517c:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8015180:	4f28      	ldr	r7, [pc, #160]	@ (8015224 <_lite_kernel_nl_softmax_is8os8+0xb20>)
 8015182:	4005      	ands	r5, r0
 8015184:	f343 7000 	sbfx	r0, r3, #28, #1
 8015188:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801518c:	46a6      	mov	lr, r4
 801518e:	ea00 000c 	and.w	r0, r0, ip
 8015192:	4694      	mov	ip, r2
 8015194:	4068      	eors	r0, r5
 8015196:	f3c3 7540 	ubfx	r5, r3, #29, #1
 801519a:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801519e:	3d01      	subs	r5, #1
 80151a0:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 80151a4:	4005      	ands	r5, r0
 80151a6:	f343 7040 	sbfx	r0, r3, #29, #1
 80151aa:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 80151ae:	ea00 000c 	and.w	r0, r0, ip
 80151b2:	4068      	eors	r0, r5
 80151b4:	25f2      	movs	r5, #242	@ 0xf2
 80151b6:	fbc0 2405 	smlal	r2, r4, r0, r5
 80151ba:	0fd2      	lsrs	r2, r2, #31
 80151bc:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 80151c0:	f3c3 7480 	ubfx	r4, r3, #30, #1
 80151c4:	f343 7380 	sbfx	r3, r3, #30, #1
 80151c8:	3c01      	subs	r4, #1
 80151ca:	4013      	ands	r3, r2
 80151cc:	1e4a      	subs	r2, r1, #1
 80151ce:	4004      	ands	r4, r0
 80151d0:	4249      	negs	r1, r1
 80151d2:	4063      	eors	r3, r4
 80151d4:	401a      	ands	r2, r3
 80151d6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80151da:	405a      	eors	r2, r3
 80151dc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80151de:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80151e2:	9b01      	ldr	r3, [sp, #4]
 80151e4:	455b      	cmp	r3, fp
 80151e6:	f47f aead 	bne.w	8014f44 <_lite_kernel_nl_softmax_is8os8+0x840>
 80151ea:	9f06      	ldr	r7, [sp, #24]
 80151ec:	e9dd c904 	ldrd	ip, r9, [sp, #16]
 80151f0:	f7ff bbeb 	b.w	80149ca <_lite_kernel_nl_softmax_is8os8+0x2c6>
 80151f4:	2900      	cmp	r1, #0
 80151f6:	f43f abe8 	beq.w	80149ca <_lite_kernel_nl_softmax_is8os8+0x2c6>
 80151fa:	f109 34ff 	add.w	r4, r9, #4294967295
 80151fe:	e69a      	b.n	8014f36 <_lite_kernel_nl_softmax_is8os8+0x832>
 8015200:	0056      	lsls	r6, r2, #1
 8015202:	e528      	b.n	8014c56 <_lite_kernel_nl_softmax_is8os8+0x552>
 8015204:	c0000001 	.word	0xc0000001
 8015208:	2aaaaaab 	.word	0x2aaaaaab
 801520c:	70f5a894 	.word	0x70f5a894
 8015210:	63afbe7b 	.word	0x63afbe7b
 8015214:	4da2cbf2 	.word	0x4da2cbf2
 8015218:	2f16ac6c 	.word	0x2f16ac6c
 801521c:	1152aaa4 	.word	0x1152aaa4
 8015220:	02582ab7 	.word	0x02582ab7
 8015224:	000afe11 	.word	0x000afe11

08015228 <_lite_kernel_nl_softmax_iu8ou8>:
 8015228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801522c:	b09d      	sub	sp, #116	@ 0x74
 801522e:	4604      	mov	r4, r0
 8015230:	4608      	mov	r0, r1
 8015232:	4619      	mov	r1, r3
 8015234:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8015236:	2a00      	cmp	r2, #0
 8015238:	f000 830d 	beq.w	8015856 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801523c:	4617      	mov	r7, r2
 801523e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8015240:	fb02 f501 	mul.w	r5, r2, r1
 8015244:	2900      	cmp	r1, #0
 8015246:	f000 8306 	beq.w	8015856 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801524a:	3b04      	subs	r3, #4
 801524c:	4616      	mov	r6, r2
 801524e:	468e      	mov	lr, r1
 8015250:	4629      	mov	r1, r5
 8015252:	461a      	mov	r2, r3
 8015254:	9314      	str	r3, [sp, #80]	@ 0x50
 8015256:	2300      	movs	r3, #0
 8015258:	971b      	str	r7, [sp, #108]	@ 0x6c
 801525a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 801525e:	9204      	str	r2, [sp, #16]
 8015260:	4632      	mov	r2, r6
 8015262:	eb00 050e 	add.w	r5, r0, lr
 8015266:	46f0      	mov	r8, lr
 8015268:	901a      	str	r0, [sp, #104]	@ 0x68
 801526a:	e9cd 0412 	strd	r0, r4, [sp, #72]	@ 0x48
 801526e:	e9cd 5116 	strd	r5, r1, [sp, #88]	@ 0x58
 8015272:	e9cd 3418 	strd	r3, r4, [sp, #96]	@ 0x60
 8015276:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015278:	2a01      	cmp	r2, #1
 801527a:	f893 a000 	ldrb.w	sl, [r3]
 801527e:	f240 8363 	bls.w	8015948 <_lite_kernel_nl_softmax_iu8ou8+0x720>
 8015282:	eb03 0108 	add.w	r1, r3, r8
 8015286:	2301      	movs	r3, #1
 8015288:	7808      	ldrb	r0, [r1, #0]
 801528a:	3301      	adds	r3, #1
 801528c:	4441      	add	r1, r8
 801528e:	4582      	cmp	sl, r0
 8015290:	bfb8      	it	lt
 8015292:	4682      	movlt	sl, r0
 8015294:	429a      	cmp	r2, r3
 8015296:	d1f7      	bne.n	8015288 <_lite_kernel_nl_softmax_iu8ou8+0x60>
 8015298:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801529a:	f8dd 9048 	ldr.w	r9, [sp, #72]	@ 0x48
 801529e:	4453      	add	r3, sl
 80152a0:	f8dd e050 	ldr.w	lr, [sp, #80]	@ 0x50
 80152a4:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 80152a8:	9303      	str	r3, [sp, #12]
 80152aa:	2300      	movs	r3, #0
 80152ac:	f8cd 8008 	str.w	r8, [sp, #8]
 80152b0:	9301      	str	r3, [sp, #4]
 80152b2:	9215      	str	r2, [sp, #84]	@ 0x54
 80152b4:	e103      	b.n	80154be <_lite_kernel_nl_softmax_iu8ou8+0x296>
 80152b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80152b8:	1a9b      	subs	r3, r3, r2
 80152ba:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80152bc:	4093      	lsls	r3, r2
 80152be:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80152c0:	405a      	eors	r2, r3
 80152c2:	0fd2      	lsrs	r2, r2, #31
 80152c4:	2a00      	cmp	r2, #0
 80152c6:	4ac4      	ldr	r2, [pc, #784]	@ (80155d8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 80152c8:	bf12      	itee	ne
 80152ca:	f04f 31ff 	movne.w	r1, #4294967295
 80152ce:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 80152d2:	2100      	moveq	r1, #0
 80152d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80152d8:	f040 80f9 	bne.w	80154ce <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 80152dc:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 80152de:	4298      	cmp	r0, r3
 80152e0:	f040 80f5 	bne.w	80154ce <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 80152e4:	4bbd      	ldr	r3, [pc, #756]	@ (80155dc <_lite_kernel_nl_softmax_iu8ou8+0x3b4>)
 80152e6:	2200      	movs	r2, #0
 80152e8:	f04f 35ff 	mov.w	r5, #4294967295
 80152ec:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80152f0:	9306      	str	r3, [sp, #24]
 80152f2:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 80152f6:	4bba      	ldr	r3, [pc, #744]	@ (80155e0 <_lite_kernel_nl_softmax_iu8ou8+0x3b8>)
 80152f8:	46aa      	mov	sl, r5
 80152fa:	49ba      	ldr	r1, [pc, #744]	@ (80155e4 <_lite_kernel_nl_softmax_iu8ou8+0x3bc>)
 80152fc:	4693      	mov	fp, r2
 80152fe:	9307      	str	r3, [sp, #28]
 8015300:	4614      	mov	r4, r2
 8015302:	4bb9      	ldr	r3, [pc, #740]	@ (80155e8 <_lite_kernel_nl_softmax_iu8ou8+0x3c0>)
 8015304:	4690      	mov	r8, r2
 8015306:	2001      	movs	r0, #1
 8015308:	9205      	str	r2, [sp, #20]
 801530a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801530c:	950e      	str	r5, [sp, #56]	@ 0x38
 801530e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8015310:	920a      	str	r2, [sp, #40]	@ 0x28
 8015312:	9210      	str	r2, [sp, #64]	@ 0x40
 8015314:	e9cd 5208 	strd	r5, r2, [sp, #32]
 8015318:	e9cd 550c 	strd	r5, r5, [sp, #48]	@ 0x30
 801531c:	4282      	cmp	r2, r0
 801531e:	9a05      	ldr	r2, [sp, #20]
 8015320:	9f07      	ldr	r7, [sp, #28]
 8015322:	bfc8      	it	gt
 8015324:	3601      	addgt	r6, #1
 8015326:	2a00      	cmp	r2, #0
 8015328:	4aab      	ldr	r2, [pc, #684]	@ (80155d8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801532a:	bf0a      	itet	eq
 801532c:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 8015330:	f04f 30ff 	movne.w	r0, #4294967295
 8015334:	2000      	moveq	r0, #0
 8015336:	18ba      	adds	r2, r7, r2
 8015338:	eb43 0000 	adc.w	r0, r3, r0
 801533c:	2800      	cmp	r0, #0
 801533e:	da05      	bge.n	801534c <_lite_kernel_nl_softmax_iu8ou8+0x124>
 8015340:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8015344:	18d3      	adds	r3, r2, r3
 8015346:	461a      	mov	r2, r3
 8015348:	f140 0000 	adc.w	r0, r0, #0
 801534c:	0fd2      	lsrs	r2, r2, #31
 801534e:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8015352:	4432      	add	r2, r6
 8015354:	4ea5      	ldr	r6, [pc, #660]	@ (80155ec <_lite_kernel_nl_softmax_iu8ou8+0x3c4>)
 8015356:	0fd3      	lsrs	r3, r2, #31
 8015358:	2b00      	cmp	r3, #0
 801535a:	4b9f      	ldr	r3, [pc, #636]	@ (80155d8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801535c:	bf12      	itee	ne
 801535e:	f04f 30ff 	movne.w	r0, #4294967295
 8015362:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8015366:	2000      	moveq	r0, #0
 8015368:	fbc2 3006 	smlal	r3, r0, r2, r6
 801536c:	2800      	cmp	r0, #0
 801536e:	da05      	bge.n	801537c <_lite_kernel_nl_softmax_iu8ou8+0x154>
 8015370:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8015374:	189a      	adds	r2, r3, r2
 8015376:	4613      	mov	r3, r2
 8015378:	f140 0000 	adc.w	r0, r0, #0
 801537c:	0fdb      	lsrs	r3, r3, #31
 801537e:	9a06      	ldr	r2, [sp, #24]
 8015380:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8015384:	441a      	add	r2, r3
 8015386:	4613      	mov	r3, r2
 8015388:	1052      	asrs	r2, r2, #1
 801538a:	2b00      	cmp	r3, #0
 801538c:	db02      	blt.n	8015394 <_lite_kernel_nl_softmax_iu8ou8+0x16c>
 801538e:	07d8      	lsls	r0, r3, #31
 8015390:	bf48      	it	mi
 8015392:	3201      	addmi	r2, #1
 8015394:	188b      	adds	r3, r1, r2
 8015396:	0fda      	lsrs	r2, r3, #31
 8015398:	2a00      	cmp	r2, #0
 801539a:	4a8f      	ldr	r2, [pc, #572]	@ (80155d8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801539c:	bf12      	itee	ne
 801539e:	f04f 31ff 	movne.w	r1, #4294967295
 80153a2:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 80153a6:	2100      	moveq	r1, #0
 80153a8:	f1bc 0f00 	cmp.w	ip, #0
 80153ac:	f000 810e 	beq.w	80155cc <_lite_kernel_nl_softmax_iu8ou8+0x3a4>
 80153b0:	488f      	ldr	r0, [pc, #572]	@ (80155f0 <_lite_kernel_nl_softmax_iu8ou8+0x3c8>)
 80153b2:	fbc3 2100 	smlal	r2, r1, r3, r0
 80153b6:	2900      	cmp	r1, #0
 80153b8:	da05      	bge.n	80153c6 <_lite_kernel_nl_softmax_iu8ou8+0x19e>
 80153ba:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80153be:	18d3      	adds	r3, r2, r3
 80153c0:	461a      	mov	r2, r3
 80153c2:	f141 0100 	adc.w	r1, r1, #0
 80153c6:	0fd2      	lsrs	r2, r2, #31
 80153c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80153cc:	4889      	ldr	r0, [pc, #548]	@ (80155f4 <_lite_kernel_nl_softmax_iu8ou8+0x3cc>)
 80153ce:	26f2      	movs	r6, #242	@ 0xf2
 80153d0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80153d4:	2100      	movs	r1, #0
 80153d6:	469c      	mov	ip, r3
 80153d8:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
 80153dc:	460f      	mov	r7, r1
 80153de:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 80153e2:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
 80153e6:	fbc2 c700 	smlal	ip, r7, r2, r0
 80153ea:	4660      	mov	r0, ip
 80153ec:	ea0a 0a02 	and.w	sl, sl, r2
 80153f0:	469c      	mov	ip, r3
 80153f2:	0fc0      	lsrs	r0, r0, #31
 80153f4:	4a80      	ldr	r2, [pc, #512]	@ (80155f8 <_lite_kernel_nl_softmax_iu8ou8+0x3d0>)
 80153f6:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 80153fa:	460f      	mov	r7, r1
 80153fc:	4004      	ands	r4, r0
 80153fe:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8015400:	ea84 040a 	eor.w	r4, r4, sl
 8015404:	fbc4 c702 	smlal	ip, r7, r4, r2
 8015408:	4662      	mov	r2, ip
 801540a:	4020      	ands	r0, r4
 801540c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801540e:	0fd2      	lsrs	r2, r2, #31
 8015410:	469c      	mov	ip, r3
 8015412:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8015416:	460f      	mov	r7, r1
 8015418:	4014      	ands	r4, r2
 801541a:	4622      	mov	r2, r4
 801541c:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801541e:	4042      	eors	r2, r0
 8015420:	4876      	ldr	r0, [pc, #472]	@ (80155fc <_lite_kernel_nl_softmax_iu8ou8+0x3d4>)
 8015422:	fbc2 c700 	smlal	ip, r7, r2, r0
 8015426:	4660      	mov	r0, ip
 8015428:	4014      	ands	r4, r2
 801542a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801542c:	0fc0      	lsrs	r0, r0, #31
 801542e:	469c      	mov	ip, r3
 8015430:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 8015434:	4f72      	ldr	r7, [pc, #456]	@ (8015600 <_lite_kernel_nl_softmax_iu8ou8+0x3d8>)
 8015436:	ea0b 0b00 	and.w	fp, fp, r0
 801543a:	ea8b 0b04 	eor.w	fp, fp, r4
 801543e:	460c      	mov	r4, r1
 8015440:	ea02 000b 	and.w	r0, r2, fp
 8015444:	461a      	mov	r2, r3
 8015446:	fbcb 2407 	smlal	r2, r4, fp, r7
 801544a:	0fd2      	lsrs	r2, r2, #31
 801544c:	460f      	mov	r7, r1
 801544e:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8015452:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8015454:	4014      	ands	r4, r2
 8015456:	4622      	mov	r2, r4
 8015458:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801545a:	4042      	eors	r2, r0
 801545c:	4869      	ldr	r0, [pc, #420]	@ (8015604 <_lite_kernel_nl_softmax_iu8ou8+0x3dc>)
 801545e:	fbc2 c700 	smlal	ip, r7, r2, r0
 8015462:	4660      	mov	r0, ip
 8015464:	4014      	ands	r4, r2
 8015466:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8015468:	0fc0      	lsrs	r0, r0, #31
 801546a:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801546e:	4f66      	ldr	r7, [pc, #408]	@ (8015608 <_lite_kernel_nl_softmax_iu8ou8+0x3e0>)
 8015470:	4002      	ands	r2, r0
 8015472:	4618      	mov	r0, r3
 8015474:	4062      	eors	r2, r4
 8015476:	460c      	mov	r4, r1
 8015478:	fbc2 0407 	smlal	r0, r4, r2, r7
 801547c:	0fc0      	lsrs	r0, r0, #31
 801547e:	4015      	ands	r5, r2
 8015480:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015482:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
 8015486:	4002      	ands	r2, r0
 8015488:	9808      	ldr	r0, [sp, #32]
 801548a:	406a      	eors	r2, r5
 801548c:	fbc2 3106 	smlal	r3, r1, r2, r6
 8015490:	0fdb      	lsrs	r3, r3, #31
 8015492:	4010      	ands	r0, r2
 8015494:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8015498:	ea08 0803 	and.w	r8, r8, r3
 801549c:	ea88 0200 	eor.w	r2, r8, r0
 80154a0:	1313      	asrs	r3, r2, #12
 80154a2:	0511      	lsls	r1, r2, #20
 80154a4:	bf48      	it	mi
 80154a6:	3301      	addmi	r3, #1
 80154a8:	9901      	ldr	r1, [sp, #4]
 80154aa:	4419      	add	r1, r3
 80154ac:	9101      	str	r1, [sp, #4]
 80154ae:	9b02      	ldr	r3, [sp, #8]
 80154b0:	f84e 2f04 	str.w	r2, [lr, #4]!
 80154b4:	4499      	add	r9, r3
 80154b6:	9b04      	ldr	r3, [sp, #16]
 80154b8:	4573      	cmp	r3, lr
 80154ba:	f000 80a7 	beq.w	801560c <_lite_kernel_nl_softmax_iu8ou8+0x3e4>
 80154be:	f899 3000 	ldrb.w	r3, [r9]
 80154c2:	9a03      	ldr	r2, [sp, #12]
 80154c4:	429a      	cmp	r2, r3
 80154c6:	f77f aef6 	ble.w	80152b6 <_lite_kernel_nl_softmax_iu8ou8+0x8e>
 80154ca:	2200      	movs	r2, #0
 80154cc:	e7ef      	b.n	80154ae <_lite_kernel_nl_softmax_iu8ou8+0x286>
 80154ce:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 80154d0:	fbc3 2100 	smlal	r2, r1, r3, r0
 80154d4:	2900      	cmp	r1, #0
 80154d6:	da04      	bge.n	80154e2 <_lite_kernel_nl_softmax_iu8ou8+0x2ba>
 80154d8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80154dc:	18d2      	adds	r2, r2, r3
 80154de:	f141 0100 	adc.w	r1, r1, #0
 80154e2:	0fd2      	lsrs	r2, r2, #31
 80154e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80154e8:	2500      	movs	r5, #0
 80154ea:	ea42 0c41 	orr.w	ip, r2, r1, lsl #1
 80154ee:	f04c 407f 	orr.w	r0, ip, #4278190080	@ 0xff000000
 80154f2:	0141      	lsls	r1, r0, #5
 80154f4:	eba0 000c 	sub.w	r0, r0, ip
 80154f8:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 80154fc:	fbc1 3501 	smlal	r3, r5, r1, r1
 8015500:	2d00      	cmp	r5, #0
 8015502:	da05      	bge.n	8015510 <_lite_kernel_nl_softmax_iu8ou8+0x2e8>
 8015504:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8015508:	189a      	adds	r2, r3, r2
 801550a:	4613      	mov	r3, r2
 801550c:	f145 0500 	adc.w	r5, r5, #0
 8015510:	0fdb      	lsrs	r3, r3, #31
 8015512:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8015516:	17ed      	asrs	r5, r5, #31
 8015518:	fba3 2403 	umull	r2, r4, r3, r3
 801551c:	fb03 f605 	mul.w	r6, r3, r5
 8015520:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
 8015524:	9306      	str	r3, [sp, #24]
 8015526:	eb44 0446 	adc.w	r4, r4, r6, lsl #1
 801552a:	2c00      	cmp	r4, #0
 801552c:	da05      	bge.n	801553a <_lite_kernel_nl_softmax_iu8ou8+0x312>
 801552e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8015532:	1996      	adds	r6, r2, r6
 8015534:	4632      	mov	r2, r6
 8015536:	f144 0400 	adc.w	r4, r4, #0
 801553a:	ea83 0701 	eor.w	r7, r3, r1
 801553e:	0fd2      	lsrs	r2, r2, #31
 8015540:	fb01 f505 	mul.w	r5, r1, r5
 8015544:	f3c0 7b40 	ubfx	fp, r0, #29, #1
 8015548:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801554c:	f3c0 6a80 	ubfx	sl, r0, #26, #1
 8015550:	0ffe      	lsrs	r6, r7, #31
 8015552:	f1cb 0700 	rsb	r7, fp, #0
 8015556:	17cc      	asrs	r4, r1, #31
 8015558:	f3c0 7880 	ubfx	r8, r0, #30, #1
 801555c:	9605      	str	r6, [sp, #20]
 801555e:	fb03 5504 	mla	r5, r3, r4, r5
 8015562:	f3c0 6400 	ubfx	r4, r0, #24, #1
 8015566:	fba1 6303 	umull	r6, r3, r1, r3
 801556a:	970a      	str	r7, [sp, #40]	@ 0x28
 801556c:	f340 6740 	sbfx	r7, r0, #25, #1
 8015570:	442b      	add	r3, r5
 8015572:	f3c0 6540 	ubfx	r5, r0, #25, #1
 8015576:	970b      	str	r7, [sp, #44]	@ 0x2c
 8015578:	f10a 37ff 	add.w	r7, sl, #4294967295
 801557c:	3d01      	subs	r5, #1
 801557e:	9607      	str	r6, [sp, #28]
 8015580:	970e      	str	r7, [sp, #56]	@ 0x38
 8015582:	f340 7700 	sbfx	r7, r0, #28, #1
 8015586:	950f      	str	r5, [sp, #60]	@ 0x3c
 8015588:	f3c0 7500 	ubfx	r5, r0, #28, #1
 801558c:	1096      	asrs	r6, r2, #2
 801558e:	9710      	str	r7, [sp, #64]	@ 0x40
 8015590:	f105 35ff 	add.w	r5, r5, #4294967295
 8015594:	f002 0203 	and.w	r2, r2, #3
 8015598:	950d      	str	r5, [sp, #52]	@ 0x34
 801559a:	f3c0 65c0 	ubfx	r5, r0, #27, #1
 801559e:	f340 60c0 	sbfx	r0, r0, #27, #1
 80155a2:	f105 35ff 	add.w	r5, r5, #4294967295
 80155a6:	9009      	str	r0, [sp, #36]	@ 0x24
 80155a8:	f108 30ff 	add.w	r0, r8, #4294967295
 80155ac:	950c      	str	r5, [sp, #48]	@ 0x30
 80155ae:	f1c8 0800 	rsb	r8, r8, #0
 80155b2:	9008      	str	r0, [sp, #32]
 80155b4:	f10b 35ff 	add.w	r5, fp, #4294967295
 80155b8:	bf58      	it	pl
 80155ba:	2001      	movpl	r0, #1
 80155bc:	f1ca 0b00 	rsb	fp, sl, #0
 80155c0:	bf48      	it	mi
 80155c2:	2002      	movmi	r0, #2
 80155c4:	f104 3aff 	add.w	sl, r4, #4294967295
 80155c8:	4264      	negs	r4, r4
 80155ca:	e6a7      	b.n	801531c <_lite_kernel_nl_softmax_iu8ou8+0xf4>
 80155cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80155d0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80155d4:	e768      	b.n	80154a8 <_lite_kernel_nl_softmax_iu8ou8+0x280>
 80155d6:	bf00      	nop
 80155d8:	c0000001 	.word	0xc0000001
 80155dc:	01fffff8 	.word	0x01fffff8
 80155e0:	40000100 	.word	0x40000100
 80155e4:	0fffffe0 	.word	0x0fffffe0
 80155e8:	001fffff 	.word	0x001fffff
 80155ec:	2aaaaaab 	.word	0x2aaaaaab
 80155f0:	70f5a894 	.word	0x70f5a894
 80155f4:	63afbe7b 	.word	0x63afbe7b
 80155f8:	4da2cbf2 	.word	0x4da2cbf2
 80155fc:	2f16ac6c 	.word	0x2f16ac6c
 8015600:	1152aaa4 	.word	0x1152aaa4
 8015604:	02582ab7 	.word	0x02582ab7
 8015608:	000afe11 	.word	0x000afe11
 801560c:	9b01      	ldr	r3, [sp, #4]
 801560e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015612:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8015614:	2b00      	cmp	r3, #0
 8015616:	f000 819a 	beq.w	801594e <_lite_kernel_nl_softmax_iu8ou8+0x726>
 801561a:	fab3 f983 	clz	r9, r3
 801561e:	fa03 f009 	lsl.w	r0, r3, r9
 8015622:	f1c9 0b23 	rsb	fp, r9, #35	@ 0x23
 8015626:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 801562a:	17d9      	asrs	r1, r3, #31
 801562c:	f1b1 3fff 	cmp.w	r1, #4294967295
 8015630:	bf08      	it	eq
 8015632:	2800      	cmpeq	r0, #0
 8015634:	f000 818f 	beq.w	8015956 <_lite_kernel_nl_softmax_iu8ou8+0x72e>
 8015638:	f113 4300 	adds.w	r3, r3, #2147483648	@ 0x80000000
 801563c:	48bf      	ldr	r0, [pc, #764]	@ (801593c <_lite_kernel_nl_softmax_iu8ou8+0x714>)
 801563e:	4ec0      	ldr	r6, [pc, #768]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8015640:	f141 0100 	adc.w	r1, r1, #0
 8015644:	085b      	lsrs	r3, r3, #1
 8015646:	ea43 73c1 	orr.w	r3, r3, r1, lsl #31
 801564a:	1049      	asrs	r1, r1, #1
 801564c:	425d      	negs	r5, r3
 801564e:	461f      	mov	r7, r3
 8015650:	fb00 5501 	mla	r5, r0, r1, r5
 8015654:	fba3 0400 	umull	r0, r4, r3, r0
 8015658:	1980      	adds	r0, r0, r6
 801565a:	4425      	add	r5, r4
 801565c:	f165 0500 	sbc.w	r5, r5, #0
 8015660:	2d00      	cmp	r5, #0
 8015662:	da05      	bge.n	8015670 <_lite_kernel_nl_softmax_iu8ou8+0x448>
 8015664:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8015668:	1904      	adds	r4, r0, r4
 801566a:	4620      	mov	r0, r4
 801566c:	f145 0500 	adc.w	r5, r5, #0
 8015670:	0fc0      	lsrs	r0, r0, #31
 8015672:	ea40 0445 	orr.w	r4, r0, r5, lsl #1
 8015676:	f104 305a 	add.w	r0, r4, #1515870810	@ 0x5a5a5a5a
 801567a:	17c5      	asrs	r5, r0, #31
 801567c:	fb00 fc01 	mul.w	ip, r0, r1
 8015680:	fb03 cc05 	mla	ip, r3, r5, ip
 8015684:	fba0 5603 	umull	r5, r6, r0, r3
 8015688:	f115 4580 	adds.w	r5, r5, #1073741824	@ 0x40000000
 801568c:	eb4c 0606 	adc.w	r6, ip, r6
 8015690:	0fed      	lsrs	r5, r5, #31
 8015692:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8015696:	f1c5 5500 	rsb	r5, r5, #536870912	@ 0x20000000
 801569a:	ea95 0f00 	teq	r5, r0
 801569e:	fb80 c605 	smull	ip, r6, r0, r5
 80156a2:	f140 813b 	bpl.w	801591c <_lite_kernel_nl_softmax_iu8ou8+0x6f4>
 80156a6:	4da6      	ldr	r5, [pc, #664]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80156a8:	eb1c 0505 	adds.w	r5, ip, r5
 80156ac:	f166 0600 	sbc.w	r6, r6, #0
 80156b0:	2e00      	cmp	r6, #0
 80156b2:	f2c0 813a 	blt.w	801592a <_lite_kernel_nl_softmax_iu8ou8+0x702>
 80156b6:	0fed      	lsrs	r5, r5, #31
 80156b8:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 80156bc:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 80156c0:	ea4f 0685 	mov.w	r6, r5, lsl #2
 80156c4:	f300 818f 	bgt.w	80159e6 <_lite_kernel_nl_softmax_iu8ou8+0x7be>
 80156c8:	489e      	ldr	r0, [pc, #632]	@ (8015944 <_lite_kernel_nl_softmax_iu8ou8+0x71c>)
 80156ca:	4e9d      	ldr	r6, [pc, #628]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80156cc:	4420      	add	r0, r4
 80156ce:	17c4      	asrs	r4, r0, #31
 80156d0:	fb00 f501 	mul.w	r5, r0, r1
 80156d4:	fb03 5504 	mla	r5, r3, r4, r5
 80156d8:	fba0 4c03 	umull	r4, ip, r0, r3
 80156dc:	19a4      	adds	r4, r4, r6
 80156de:	4465      	add	r5, ip
 80156e0:	f165 0500 	sbc.w	r5, r5, #0
 80156e4:	2d00      	cmp	r5, #0
 80156e6:	da05      	bge.n	80156f4 <_lite_kernel_nl_softmax_iu8ou8+0x4cc>
 80156e8:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80156ec:	19a6      	adds	r6, r4, r6
 80156ee:	4634      	mov	r4, r6
 80156f0:	f145 0500 	adc.w	r5, r5, #0
 80156f4:	0fe4      	lsrs	r4, r4, #31
 80156f6:	f04f 36ff 	mov.w	r6, #4294967295
 80156fa:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 80156fe:	f1c4 5500 	rsb	r5, r4, #536870912	@ 0x20000000
 8015702:	4c8f      	ldr	r4, [pc, #572]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8015704:	fbc5 4600 	smlal	r4, r6, r5, r0
 8015708:	2e00      	cmp	r6, #0
 801570a:	da05      	bge.n	8015718 <_lite_kernel_nl_softmax_iu8ou8+0x4f0>
 801570c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8015710:	1965      	adds	r5, r4, r5
 8015712:	462c      	mov	r4, r5
 8015714:	f146 0600 	adc.w	r6, r6, #0
 8015718:	0fe4      	lsrs	r4, r4, #31
 801571a:	ea44 0546 	orr.w	r5, r4, r6, lsl #1
 801571e:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 8015722:	f300 8176 	bgt.w	8015a12 <_lite_kernel_nl_softmax_iu8ou8+0x7ea>
 8015726:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 801572a:	ea90 0f07 	teq	r0, r7
 801572e:	f140 80c5 	bpl.w	80158bc <_lite_kernel_nl_softmax_iu8ou8+0x694>
 8015732:	fb00 f101 	mul.w	r1, r0, r1
 8015736:	17c4      	asrs	r4, r0, #31
 8015738:	fb03 1104 	mla	r1, r3, r4, r1
 801573c:	fba0 5303 	umull	r5, r3, r0, r3
 8015740:	4419      	add	r1, r3
 8015742:	4b7f      	ldr	r3, [pc, #508]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8015744:	18eb      	adds	r3, r5, r3
 8015746:	f161 0100 	sbc.w	r1, r1, #0
 801574a:	2900      	cmp	r1, #0
 801574c:	da05      	bge.n	801575a <_lite_kernel_nl_softmax_iu8ou8+0x532>
 801574e:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8015752:	195d      	adds	r5, r3, r5
 8015754:	462b      	mov	r3, r5
 8015756:	f141 0100 	adc.w	r1, r1, #0
 801575a:	0fdb      	lsrs	r3, r3, #31
 801575c:	f04f 35ff 	mov.w	r5, #4294967295
 8015760:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8015764:	4976      	ldr	r1, [pc, #472]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8015766:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 801576a:	4283      	cmp	r3, r0
 801576c:	d17d      	bne.n	801586a <_lite_kernel_nl_softmax_iu8ou8+0x642>
 801576e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8015772:	d17a      	bne.n	801586a <_lite_kernel_nl_softmax_iu8ou8+0x642>
 8015774:	f06f 0101 	mvn.w	r1, #1
 8015778:	f1bb 0f1f 	cmp.w	fp, #31
 801577c:	dd04      	ble.n	8015788 <_lite_kernel_nl_softmax_iu8ou8+0x560>
 801577e:	f1c9 0304 	rsb	r3, r9, #4
 8015782:	f04f 0b1f 	mov.w	fp, #31
 8015786:	4119      	asrs	r1, r3
 8015788:	2a00      	cmp	r2, #0
 801578a:	d04e      	beq.n	801582a <_lite_kernel_nl_softmax_iu8ou8+0x602>
 801578c:	2701      	movs	r7, #1
 801578e:	f1a1 4c00 	sub.w	ip, r1, #2147483648	@ 0x80000000
 8015792:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8015796:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8015798:	fa07 f70b 	lsl.w	r7, r7, fp
 801579c:	fabc fc8c 	clz	ip, ip
 80157a0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80157a2:	1e7b      	subs	r3, r7, #1
 80157a4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80157a8:	fa46 f70b 	asr.w	r7, r6, fp
 80157ac:	4d64      	ldr	r5, [pc, #400]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80157ae:	ea4f 0e63 	mov.w	lr, r3, asr #1
 80157b2:	ea03 0906 	and.w	r9, r3, r6
 80157b6:	9701      	str	r7, [sp, #4]
 80157b8:	4667      	mov	r7, ip
 80157ba:	9305      	str	r3, [sp, #20]
 80157bc:	f8dd c010 	ldr.w	ip, [sp, #16]
 80157c0:	9602      	str	r6, [sp, #8]
 80157c2:	9203      	str	r2, [sp, #12]
 80157c4:	e00c      	b.n	80157e0 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 80157c6:	b1df      	cbz	r7, 8015800 <_lite_kernel_nl_softmax_iu8ou8+0x5d8>
 80157c8:	9a01      	ldr	r2, [sp, #4]
 80157ca:	464b      	mov	r3, r9
 80157cc:	459e      	cmp	lr, r3
 80157ce:	da47      	bge.n	8015860 <_lite_kernel_nl_softmax_iu8ou8+0x638>
 80157d0:	3201      	adds	r2, #1
 80157d2:	2afe      	cmp	r2, #254	@ 0xfe
 80157d4:	dc42      	bgt.n	801585c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 80157d6:	b2d2      	uxtb	r2, r2
 80157d8:	45a4      	cmp	ip, r4
 80157da:	7002      	strb	r2, [r0, #0]
 80157dc:	4440      	add	r0, r8
 80157de:	d023      	beq.n	8015828 <_lite_kernel_nl_softmax_iu8ou8+0x600>
 80157e0:	f854 2f04 	ldr.w	r2, [r4, #4]!
 80157e4:	ea82 0301 	eor.w	r3, r2, r1
 80157e8:	0fdb      	lsrs	r3, r3, #31
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	bf15      	itete	ne
 80157ee:	462b      	movne	r3, r5
 80157f0:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 80157f4:	f04f 3aff 	movne.w	sl, #4294967295
 80157f8:	f04f 0a00 	moveq.w	sl, #0
 80157fc:	428a      	cmp	r2, r1
 80157fe:	d0e2      	beq.n	80157c6 <_lite_kernel_nl_softmax_iu8ou8+0x59e>
 8015800:	fbc2 3a01 	smlal	r3, sl, r2, r1
 8015804:	f1ba 0f00 	cmp.w	sl, #0
 8015808:	da03      	bge.n	8015812 <_lite_kernel_nl_softmax_iu8ou8+0x5ea>
 801580a:	9a02      	ldr	r2, [sp, #8]
 801580c:	189b      	adds	r3, r3, r2
 801580e:	f14a 0a00 	adc.w	sl, sl, #0
 8015812:	0fdb      	lsrs	r3, r3, #31
 8015814:	ea43 034a 	orr.w	r3, r3, sl, lsl #1
 8015818:	fa53 f20b 	asrs.w	r2, r3, fp
 801581c:	d54b      	bpl.n	80158b6 <_lite_kernel_nl_softmax_iu8ou8+0x68e>
 801581e:	2200      	movs	r2, #0
 8015820:	45a4      	cmp	ip, r4
 8015822:	7002      	strb	r2, [r0, #0]
 8015824:	4440      	add	r0, r8
 8015826:	d1db      	bne.n	80157e0 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 8015828:	9a03      	ldr	r2, [sp, #12]
 801582a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801582c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801582e:	3101      	adds	r1, #1
 8015830:	3301      	adds	r3, #1
 8015832:	9113      	str	r1, [sp, #76]	@ 0x4c
 8015834:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8015836:	9312      	str	r3, [sp, #72]	@ 0x48
 8015838:	428b      	cmp	r3, r1
 801583a:	f47f ad1c 	bne.w	8015276 <_lite_kernel_nl_softmax_iu8ou8+0x4e>
 801583e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8015840:	46c6      	mov	lr, r8
 8015842:	e9dd 1317 	ldrd	r1, r3, [sp, #92]	@ 0x5c
 8015846:	e9dd 4019 	ldrd	r4, r0, [sp, #100]	@ 0x64
 801584a:	3301      	adds	r3, #1
 801584c:	4408      	add	r0, r1
 801584e:	440c      	add	r4, r1
 8015850:	429d      	cmp	r5, r3
 8015852:	f47f ad06 	bne.w	8015262 <_lite_kernel_nl_softmax_iu8ou8+0x3a>
 8015856:	b01d      	add	sp, #116	@ 0x74
 8015858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801585c:	22ff      	movs	r2, #255	@ 0xff
 801585e:	e7bb      	b.n	80157d8 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 8015860:	2afe      	cmp	r2, #254	@ 0xfe
 8015862:	dcfb      	bgt.n	801585c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 8015864:	2a00      	cmp	r2, #0
 8015866:	d1b6      	bne.n	80157d6 <_lite_kernel_nl_softmax_iu8ou8+0x5ae>
 8015868:	e7b6      	b.n	80157d8 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 801586a:	fb03 f404 	mul.w	r4, r3, r4
 801586e:	17de      	asrs	r6, r3, #31
 8015870:	fb00 4406 	mla	r4, r0, r6, r4
 8015874:	fba3 3600 	umull	r3, r6, r3, r0
 8015878:	185b      	adds	r3, r3, r1
 801587a:	4434      	add	r4, r6
 801587c:	eb44 0405 	adc.w	r4, r4, r5
 8015880:	2c00      	cmp	r4, #0
 8015882:	da05      	bge.n	8015890 <_lite_kernel_nl_softmax_iu8ou8+0x668>
 8015884:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015888:	1859      	adds	r1, r3, r1
 801588a:	460b      	mov	r3, r1
 801588c:	f144 0400 	adc.w	r4, r4, #0
 8015890:	0fdb      	lsrs	r3, r3, #31
 8015892:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8015896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801589a:	da36      	bge.n	801590a <_lite_kernel_nl_softmax_iu8ou8+0x6e2>
 801589c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80158a0:	f300 80af 	bgt.w	8015a02 <_lite_kernel_nl_softmax_iu8ou8+0x7da>
 80158a4:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 80158a8:	0041      	lsls	r1, r0, #1
 80158aa:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80158ae:	bfd8      	it	le
 80158b0:	f04f 4100 	movle.w	r1, #2147483648	@ 0x80000000
 80158b4:	e760      	b.n	8015778 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 80158b6:	9e05      	ldr	r6, [sp, #20]
 80158b8:	4033      	ands	r3, r6
 80158ba:	e787      	b.n	80157cc <_lite_kernel_nl_softmax_iu8ou8+0x5a4>
 80158bc:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 80158c0:	2600      	movs	r6, #0
 80158c2:	fb00 f101 	mul.w	r1, r0, r1
 80158c6:	17c4      	asrs	r4, r0, #31
 80158c8:	fb03 1104 	mla	r1, r3, r4, r1
 80158cc:	fba0 3703 	umull	r3, r7, r0, r3
 80158d0:	195b      	adds	r3, r3, r5
 80158d2:	4439      	add	r1, r7
 80158d4:	eb41 0106 	adc.w	r1, r1, r6
 80158d8:	2900      	cmp	r1, #0
 80158da:	da05      	bge.n	80158e8 <_lite_kernel_nl_softmax_iu8ou8+0x6c0>
 80158dc:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 80158e0:	195d      	adds	r5, r3, r5
 80158e2:	462b      	mov	r3, r5
 80158e4:	f141 0100 	adc.w	r1, r1, #0
 80158e8:	0fdb      	lsrs	r3, r3, #31
 80158ea:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80158ee:	4914      	ldr	r1, [pc, #80]	@ (8015940 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80158f0:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 80158f4:	ea83 0500 	eor.w	r5, r3, r0
 80158f8:	0fed      	lsrs	r5, r5, #31
 80158fa:	2d00      	cmp	r5, #0
 80158fc:	bf0a      	itet	eq
 80158fe:	f04f 4180 	moveq.w	r1, #1073741824	@ 0x40000000
 8015902:	f04f 35ff 	movne.w	r5, #4294967295
 8015906:	2500      	moveq	r5, #0
 8015908:	e72f      	b.n	801576a <_lite_kernel_nl_softmax_iu8ou8+0x542>
 801590a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801590e:	4408      	add	r0, r1
 8015910:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8015914:	f6bf af30 	bge.w	8015778 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8015918:	0041      	lsls	r1, r0, #1
 801591a:	e72d      	b.n	8015778 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 801591c:	f11c 4580 	adds.w	r5, ip, #1073741824	@ 0x40000000
 8015920:	f146 0600 	adc.w	r6, r6, #0
 8015924:	2e00      	cmp	r6, #0
 8015926:	f6bf aec6 	bge.w	80156b6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 801592a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801592e:	eb15 0c0c 	adds.w	ip, r5, ip
 8015932:	4665      	mov	r5, ip
 8015934:	f146 0600 	adc.w	r6, r6, #0
 8015938:	e6bd      	b.n	80156b6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 801593a:	bf00      	nop
 801593c:	c3c3c3c4 	.word	0xc3c3c3c4
 8015940:	c0000001 	.word	0xc0000001
 8015944:	da5a5a5a 	.word	0xda5a5a5a
 8015948:	2a00      	cmp	r2, #0
 801594a:	f47f aca5 	bne.w	8015298 <_lite_kernel_nl_softmax_iu8ou8+0x70>
 801594e:	f04f 0b03 	mov.w	fp, #3
 8015952:	f04f 0920 	mov.w	r9, #32
 8015956:	f04f 33ff 	mov.w	r3, #4294967295
 801595a:	4830      	ldr	r0, [pc, #192]	@ (8015a1c <_lite_kernel_nl_softmax_iu8ou8+0x7f4>)
 801595c:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 8015960:	f04f 0e00 	mov.w	lr, #0
 8015964:	4619      	mov	r1, r3
 8015966:	461f      	mov	r7, r3
 8015968:	17c4      	asrs	r4, r0, #31
 801596a:	fb00 f501 	mul.w	r5, r0, r1
 801596e:	fb03 5504 	mla	r5, r3, r4, r5
 8015972:	fba0 4c03 	umull	r4, ip, r0, r3
 8015976:	19a4      	adds	r4, r4, r6
 8015978:	4465      	add	r5, ip
 801597a:	eb45 050e 	adc.w	r5, r5, lr
 801597e:	2d00      	cmp	r5, #0
 8015980:	da05      	bge.n	801598e <_lite_kernel_nl_softmax_iu8ou8+0x766>
 8015982:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8015986:	19a6      	adds	r6, r4, r6
 8015988:	4634      	mov	r4, r6
 801598a:	f145 0500 	adc.w	r5, r5, #0
 801598e:	0fe4      	lsrs	r4, r4, #31
 8015990:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8015994:	4d22      	ldr	r5, [pc, #136]	@ (8015a20 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 8015996:	f1c4 5400 	rsb	r4, r4, #536870912	@ 0x20000000
 801599a:	ea84 0600 	eor.w	r6, r4, r0
 801599e:	0ff6      	lsrs	r6, r6, #31
 80159a0:	2e00      	cmp	r6, #0
 80159a2:	bf0a      	itet	eq
 80159a4:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 80159a8:	f04f 36ff 	movne.w	r6, #4294967295
 80159ac:	2600      	moveq	r6, #0
 80159ae:	fbc0 5604 	smlal	r5, r6, r0, r4
 80159b2:	2e00      	cmp	r6, #0
 80159b4:	da05      	bge.n	80159c2 <_lite_kernel_nl_softmax_iu8ou8+0x79a>
 80159b6:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80159ba:	192c      	adds	r4, r5, r4
 80159bc:	4625      	mov	r5, r4
 80159be:	f146 0600 	adc.w	r6, r6, #0
 80159c2:	0fed      	lsrs	r5, r5, #31
 80159c4:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 80159c8:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 80159cc:	f6ff aea7 	blt.w	801571e <_lite_kernel_nl_softmax_iu8ou8+0x4f6>
 80159d0:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 80159d4:	4428      	add	r0, r5
 80159d6:	ea90 0f07 	teq	r0, r7
 80159da:	f57f af6f 	bpl.w	80158bc <_lite_kernel_nl_softmax_iu8ou8+0x694>
 80159de:	4d10      	ldr	r5, [pc, #64]	@ (8015a20 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 80159e0:	f04f 36ff 	mov.w	r6, #4294967295
 80159e4:	e76d      	b.n	80158c2 <_lite_kernel_nl_softmax_iu8ou8+0x69a>
 80159e6:	4430      	add	r0, r6
 80159e8:	4e0d      	ldr	r6, [pc, #52]	@ (8015a20 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 80159ea:	ea80 0403 	eor.w	r4, r0, r3
 80159ee:	0fe4      	lsrs	r4, r4, #31
 80159f0:	2c00      	cmp	r4, #0
 80159f2:	bf0a      	itet	eq
 80159f4:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 80159f8:	f04f 3eff 	movne.w	lr, #4294967295
 80159fc:	f04f 0e00 	moveq.w	lr, #0
 8015a00:	e7b2      	b.n	8015968 <_lite_kernel_nl_softmax_iu8ou8+0x740>
 8015a02:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8015a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015a0a:	db04      	blt.n	8015a16 <_lite_kernel_nl_softmax_iu8ou8+0x7ee>
 8015a0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015a10:	e6b2      	b.n	8015778 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8015a12:	00ad      	lsls	r5, r5, #2
 8015a14:	e7de      	b.n	80159d4 <_lite_kernel_nl_softmax_iu8ou8+0x7ac>
 8015a16:	0059      	lsls	r1, r3, #1
 8015a18:	e747      	b.n	80158aa <_lite_kernel_nl_softmax_iu8ou8+0x682>
 8015a1a:	bf00      	nop
 8015a1c:	b4b4b4b6 	.word	0xb4b4b4b6
 8015a20:	c0000001 	.word	0xc0000001

08015a24 <sbrk_aligned>:
 8015a24:	b570      	push	{r4, r5, r6, lr}
 8015a26:	4e0f      	ldr	r6, [pc, #60]	@ (8015a64 <sbrk_aligned+0x40>)
 8015a28:	460c      	mov	r4, r1
 8015a2a:	6831      	ldr	r1, [r6, #0]
 8015a2c:	4605      	mov	r5, r0
 8015a2e:	b911      	cbnz	r1, 8015a36 <sbrk_aligned+0x12>
 8015a30:	f000 f918 	bl	8015c64 <_sbrk_r>
 8015a34:	6030      	str	r0, [r6, #0]
 8015a36:	4621      	mov	r1, r4
 8015a38:	4628      	mov	r0, r5
 8015a3a:	f000 f913 	bl	8015c64 <_sbrk_r>
 8015a3e:	1c43      	adds	r3, r0, #1
 8015a40:	d103      	bne.n	8015a4a <sbrk_aligned+0x26>
 8015a42:	f04f 34ff 	mov.w	r4, #4294967295
 8015a46:	4620      	mov	r0, r4
 8015a48:	bd70      	pop	{r4, r5, r6, pc}
 8015a4a:	1cc4      	adds	r4, r0, #3
 8015a4c:	f024 0403 	bic.w	r4, r4, #3
 8015a50:	42a0      	cmp	r0, r4
 8015a52:	d0f8      	beq.n	8015a46 <sbrk_aligned+0x22>
 8015a54:	1a21      	subs	r1, r4, r0
 8015a56:	4628      	mov	r0, r5
 8015a58:	f000 f904 	bl	8015c64 <_sbrk_r>
 8015a5c:	3001      	adds	r0, #1
 8015a5e:	d1f2      	bne.n	8015a46 <sbrk_aligned+0x22>
 8015a60:	e7ef      	b.n	8015a42 <sbrk_aligned+0x1e>
 8015a62:	bf00      	nop
 8015a64:	24030dbc 	.word	0x24030dbc

08015a68 <_malloc_r>:
 8015a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a6c:	1ccd      	adds	r5, r1, #3
 8015a6e:	f025 0503 	bic.w	r5, r5, #3
 8015a72:	3508      	adds	r5, #8
 8015a74:	2d0c      	cmp	r5, #12
 8015a76:	bf38      	it	cc
 8015a78:	250c      	movcc	r5, #12
 8015a7a:	2d00      	cmp	r5, #0
 8015a7c:	4606      	mov	r6, r0
 8015a7e:	db01      	blt.n	8015a84 <_malloc_r+0x1c>
 8015a80:	42a9      	cmp	r1, r5
 8015a82:	d904      	bls.n	8015a8e <_malloc_r+0x26>
 8015a84:	230c      	movs	r3, #12
 8015a86:	6033      	str	r3, [r6, #0]
 8015a88:	2000      	movs	r0, #0
 8015a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015b64 <_malloc_r+0xfc>
 8015a92:	f000 f869 	bl	8015b68 <__malloc_lock>
 8015a96:	f8d8 3000 	ldr.w	r3, [r8]
 8015a9a:	461c      	mov	r4, r3
 8015a9c:	bb44      	cbnz	r4, 8015af0 <_malloc_r+0x88>
 8015a9e:	4629      	mov	r1, r5
 8015aa0:	4630      	mov	r0, r6
 8015aa2:	f7ff ffbf 	bl	8015a24 <sbrk_aligned>
 8015aa6:	1c43      	adds	r3, r0, #1
 8015aa8:	4604      	mov	r4, r0
 8015aaa:	d158      	bne.n	8015b5e <_malloc_r+0xf6>
 8015aac:	f8d8 4000 	ldr.w	r4, [r8]
 8015ab0:	4627      	mov	r7, r4
 8015ab2:	2f00      	cmp	r7, #0
 8015ab4:	d143      	bne.n	8015b3e <_malloc_r+0xd6>
 8015ab6:	2c00      	cmp	r4, #0
 8015ab8:	d04b      	beq.n	8015b52 <_malloc_r+0xea>
 8015aba:	6823      	ldr	r3, [r4, #0]
 8015abc:	4639      	mov	r1, r7
 8015abe:	4630      	mov	r0, r6
 8015ac0:	eb04 0903 	add.w	r9, r4, r3
 8015ac4:	f000 f8ce 	bl	8015c64 <_sbrk_r>
 8015ac8:	4581      	cmp	r9, r0
 8015aca:	d142      	bne.n	8015b52 <_malloc_r+0xea>
 8015acc:	6821      	ldr	r1, [r4, #0]
 8015ace:	1a6d      	subs	r5, r5, r1
 8015ad0:	4629      	mov	r1, r5
 8015ad2:	4630      	mov	r0, r6
 8015ad4:	f7ff ffa6 	bl	8015a24 <sbrk_aligned>
 8015ad8:	3001      	adds	r0, #1
 8015ada:	d03a      	beq.n	8015b52 <_malloc_r+0xea>
 8015adc:	6823      	ldr	r3, [r4, #0]
 8015ade:	442b      	add	r3, r5
 8015ae0:	6023      	str	r3, [r4, #0]
 8015ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8015ae6:	685a      	ldr	r2, [r3, #4]
 8015ae8:	bb62      	cbnz	r2, 8015b44 <_malloc_r+0xdc>
 8015aea:	f8c8 7000 	str.w	r7, [r8]
 8015aee:	e00f      	b.n	8015b10 <_malloc_r+0xa8>
 8015af0:	6822      	ldr	r2, [r4, #0]
 8015af2:	1b52      	subs	r2, r2, r5
 8015af4:	d420      	bmi.n	8015b38 <_malloc_r+0xd0>
 8015af6:	2a0b      	cmp	r2, #11
 8015af8:	d917      	bls.n	8015b2a <_malloc_r+0xc2>
 8015afa:	1961      	adds	r1, r4, r5
 8015afc:	42a3      	cmp	r3, r4
 8015afe:	6025      	str	r5, [r4, #0]
 8015b00:	bf18      	it	ne
 8015b02:	6059      	strne	r1, [r3, #4]
 8015b04:	6863      	ldr	r3, [r4, #4]
 8015b06:	bf08      	it	eq
 8015b08:	f8c8 1000 	streq.w	r1, [r8]
 8015b0c:	5162      	str	r2, [r4, r5]
 8015b0e:	604b      	str	r3, [r1, #4]
 8015b10:	4630      	mov	r0, r6
 8015b12:	f000 f82f 	bl	8015b74 <__malloc_unlock>
 8015b16:	f104 000b 	add.w	r0, r4, #11
 8015b1a:	1d23      	adds	r3, r4, #4
 8015b1c:	f020 0007 	bic.w	r0, r0, #7
 8015b20:	1ac2      	subs	r2, r0, r3
 8015b22:	bf1c      	itt	ne
 8015b24:	1a1b      	subne	r3, r3, r0
 8015b26:	50a3      	strne	r3, [r4, r2]
 8015b28:	e7af      	b.n	8015a8a <_malloc_r+0x22>
 8015b2a:	6862      	ldr	r2, [r4, #4]
 8015b2c:	42a3      	cmp	r3, r4
 8015b2e:	bf0c      	ite	eq
 8015b30:	f8c8 2000 	streq.w	r2, [r8]
 8015b34:	605a      	strne	r2, [r3, #4]
 8015b36:	e7eb      	b.n	8015b10 <_malloc_r+0xa8>
 8015b38:	4623      	mov	r3, r4
 8015b3a:	6864      	ldr	r4, [r4, #4]
 8015b3c:	e7ae      	b.n	8015a9c <_malloc_r+0x34>
 8015b3e:	463c      	mov	r4, r7
 8015b40:	687f      	ldr	r7, [r7, #4]
 8015b42:	e7b6      	b.n	8015ab2 <_malloc_r+0x4a>
 8015b44:	461a      	mov	r2, r3
 8015b46:	685b      	ldr	r3, [r3, #4]
 8015b48:	42a3      	cmp	r3, r4
 8015b4a:	d1fb      	bne.n	8015b44 <_malloc_r+0xdc>
 8015b4c:	2300      	movs	r3, #0
 8015b4e:	6053      	str	r3, [r2, #4]
 8015b50:	e7de      	b.n	8015b10 <_malloc_r+0xa8>
 8015b52:	230c      	movs	r3, #12
 8015b54:	6033      	str	r3, [r6, #0]
 8015b56:	4630      	mov	r0, r6
 8015b58:	f000 f80c 	bl	8015b74 <__malloc_unlock>
 8015b5c:	e794      	b.n	8015a88 <_malloc_r+0x20>
 8015b5e:	6005      	str	r5, [r0, #0]
 8015b60:	e7d6      	b.n	8015b10 <_malloc_r+0xa8>
 8015b62:	bf00      	nop
 8015b64:	24030dc0 	.word	0x24030dc0

08015b68 <__malloc_lock>:
 8015b68:	4801      	ldr	r0, [pc, #4]	@ (8015b70 <__malloc_lock+0x8>)
 8015b6a:	f000 b8b5 	b.w	8015cd8 <__retarget_lock_acquire_recursive>
 8015b6e:	bf00      	nop
 8015b70:	24030f00 	.word	0x24030f00

08015b74 <__malloc_unlock>:
 8015b74:	4801      	ldr	r0, [pc, #4]	@ (8015b7c <__malloc_unlock+0x8>)
 8015b76:	f000 b8b0 	b.w	8015cda <__retarget_lock_release_recursive>
 8015b7a:	bf00      	nop
 8015b7c:	24030f00 	.word	0x24030f00

08015b80 <_realloc_r>:
 8015b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b84:	4607      	mov	r7, r0
 8015b86:	4614      	mov	r4, r2
 8015b88:	460d      	mov	r5, r1
 8015b8a:	b921      	cbnz	r1, 8015b96 <_realloc_r+0x16>
 8015b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015b90:	4611      	mov	r1, r2
 8015b92:	f7ff bf69 	b.w	8015a68 <_malloc_r>
 8015b96:	b92a      	cbnz	r2, 8015ba4 <_realloc_r+0x24>
 8015b98:	f000 f8ae 	bl	8015cf8 <_free_r>
 8015b9c:	4625      	mov	r5, r4
 8015b9e:	4628      	mov	r0, r5
 8015ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ba4:	f000 f8f2 	bl	8015d8c <_malloc_usable_size_r>
 8015ba8:	4284      	cmp	r4, r0
 8015baa:	4606      	mov	r6, r0
 8015bac:	d802      	bhi.n	8015bb4 <_realloc_r+0x34>
 8015bae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015bb2:	d8f4      	bhi.n	8015b9e <_realloc_r+0x1e>
 8015bb4:	4621      	mov	r1, r4
 8015bb6:	4638      	mov	r0, r7
 8015bb8:	f7ff ff56 	bl	8015a68 <_malloc_r>
 8015bbc:	4680      	mov	r8, r0
 8015bbe:	b908      	cbnz	r0, 8015bc4 <_realloc_r+0x44>
 8015bc0:	4645      	mov	r5, r8
 8015bc2:	e7ec      	b.n	8015b9e <_realloc_r+0x1e>
 8015bc4:	42b4      	cmp	r4, r6
 8015bc6:	4622      	mov	r2, r4
 8015bc8:	4629      	mov	r1, r5
 8015bca:	bf28      	it	cs
 8015bcc:	4632      	movcs	r2, r6
 8015bce:	f000 f885 	bl	8015cdc <memcpy>
 8015bd2:	4629      	mov	r1, r5
 8015bd4:	4638      	mov	r0, r7
 8015bd6:	f000 f88f 	bl	8015cf8 <_free_r>
 8015bda:	e7f1      	b.n	8015bc0 <_realloc_r+0x40>

08015bdc <siprintf>:
 8015bdc:	b40e      	push	{r1, r2, r3}
 8015bde:	b510      	push	{r4, lr}
 8015be0:	b09d      	sub	sp, #116	@ 0x74
 8015be2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015be4:	9002      	str	r0, [sp, #8]
 8015be6:	9006      	str	r0, [sp, #24]
 8015be8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015bec:	480a      	ldr	r0, [pc, #40]	@ (8015c18 <siprintf+0x3c>)
 8015bee:	9107      	str	r1, [sp, #28]
 8015bf0:	9104      	str	r1, [sp, #16]
 8015bf2:	490a      	ldr	r1, [pc, #40]	@ (8015c1c <siprintf+0x40>)
 8015bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8015bf8:	9105      	str	r1, [sp, #20]
 8015bfa:	2400      	movs	r4, #0
 8015bfc:	a902      	add	r1, sp, #8
 8015bfe:	6800      	ldr	r0, [r0, #0]
 8015c00:	9301      	str	r3, [sp, #4]
 8015c02:	941b      	str	r4, [sp, #108]	@ 0x6c
 8015c04:	f000 f926 	bl	8015e54 <_svfiprintf_r>
 8015c08:	9b02      	ldr	r3, [sp, #8]
 8015c0a:	701c      	strb	r4, [r3, #0]
 8015c0c:	b01d      	add	sp, #116	@ 0x74
 8015c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015c12:	b003      	add	sp, #12
 8015c14:	4770      	bx	lr
 8015c16:	bf00      	nop
 8015c18:	24002e28 	.word	0x24002e28
 8015c1c:	ffff0208 	.word	0xffff0208

08015c20 <memmove>:
 8015c20:	4288      	cmp	r0, r1
 8015c22:	b510      	push	{r4, lr}
 8015c24:	eb01 0402 	add.w	r4, r1, r2
 8015c28:	d902      	bls.n	8015c30 <memmove+0x10>
 8015c2a:	4284      	cmp	r4, r0
 8015c2c:	4623      	mov	r3, r4
 8015c2e:	d807      	bhi.n	8015c40 <memmove+0x20>
 8015c30:	1e43      	subs	r3, r0, #1
 8015c32:	42a1      	cmp	r1, r4
 8015c34:	d008      	beq.n	8015c48 <memmove+0x28>
 8015c36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015c3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015c3e:	e7f8      	b.n	8015c32 <memmove+0x12>
 8015c40:	4402      	add	r2, r0
 8015c42:	4601      	mov	r1, r0
 8015c44:	428a      	cmp	r2, r1
 8015c46:	d100      	bne.n	8015c4a <memmove+0x2a>
 8015c48:	bd10      	pop	{r4, pc}
 8015c4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015c4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015c52:	e7f7      	b.n	8015c44 <memmove+0x24>

08015c54 <memset>:
 8015c54:	4402      	add	r2, r0
 8015c56:	4603      	mov	r3, r0
 8015c58:	4293      	cmp	r3, r2
 8015c5a:	d100      	bne.n	8015c5e <memset+0xa>
 8015c5c:	4770      	bx	lr
 8015c5e:	f803 1b01 	strb.w	r1, [r3], #1
 8015c62:	e7f9      	b.n	8015c58 <memset+0x4>

08015c64 <_sbrk_r>:
 8015c64:	b538      	push	{r3, r4, r5, lr}
 8015c66:	4d06      	ldr	r5, [pc, #24]	@ (8015c80 <_sbrk_r+0x1c>)
 8015c68:	2300      	movs	r3, #0
 8015c6a:	4604      	mov	r4, r0
 8015c6c:	4608      	mov	r0, r1
 8015c6e:	602b      	str	r3, [r5, #0]
 8015c70:	f7ef fa42 	bl	80050f8 <_sbrk>
 8015c74:	1c43      	adds	r3, r0, #1
 8015c76:	d102      	bne.n	8015c7e <_sbrk_r+0x1a>
 8015c78:	682b      	ldr	r3, [r5, #0]
 8015c7a:	b103      	cbz	r3, 8015c7e <_sbrk_r+0x1a>
 8015c7c:	6023      	str	r3, [r4, #0]
 8015c7e:	bd38      	pop	{r3, r4, r5, pc}
 8015c80:	24030efc 	.word	0x24030efc

08015c84 <__errno>:
 8015c84:	4b01      	ldr	r3, [pc, #4]	@ (8015c8c <__errno+0x8>)
 8015c86:	6818      	ldr	r0, [r3, #0]
 8015c88:	4770      	bx	lr
 8015c8a:	bf00      	nop
 8015c8c:	24002e28 	.word	0x24002e28

08015c90 <__libc_init_array>:
 8015c90:	b570      	push	{r4, r5, r6, lr}
 8015c92:	4d0d      	ldr	r5, [pc, #52]	@ (8015cc8 <__libc_init_array+0x38>)
 8015c94:	4c0d      	ldr	r4, [pc, #52]	@ (8015ccc <__libc_init_array+0x3c>)
 8015c96:	1b64      	subs	r4, r4, r5
 8015c98:	10a4      	asrs	r4, r4, #2
 8015c9a:	2600      	movs	r6, #0
 8015c9c:	42a6      	cmp	r6, r4
 8015c9e:	d109      	bne.n	8015cb4 <__libc_init_array+0x24>
 8015ca0:	4d0b      	ldr	r5, [pc, #44]	@ (8015cd0 <__libc_init_array+0x40>)
 8015ca2:	4c0c      	ldr	r4, [pc, #48]	@ (8015cd4 <__libc_init_array+0x44>)
 8015ca4:	f000 fb5e 	bl	8016364 <_init>
 8015ca8:	1b64      	subs	r4, r4, r5
 8015caa:	10a4      	asrs	r4, r4, #2
 8015cac:	2600      	movs	r6, #0
 8015cae:	42a6      	cmp	r6, r4
 8015cb0:	d105      	bne.n	8015cbe <__libc_init_array+0x2e>
 8015cb2:	bd70      	pop	{r4, r5, r6, pc}
 8015cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8015cb8:	4798      	blx	r3
 8015cba:	3601      	adds	r6, #1
 8015cbc:	e7ee      	b.n	8015c9c <__libc_init_array+0xc>
 8015cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8015cc2:	4798      	blx	r3
 8015cc4:	3601      	adds	r6, #1
 8015cc6:	e7f2      	b.n	8015cae <__libc_init_array+0x1e>
 8015cc8:	0802447c 	.word	0x0802447c
 8015ccc:	0802447c 	.word	0x0802447c
 8015cd0:	0802447c 	.word	0x0802447c
 8015cd4:	08024480 	.word	0x08024480

08015cd8 <__retarget_lock_acquire_recursive>:
 8015cd8:	4770      	bx	lr

08015cda <__retarget_lock_release_recursive>:
 8015cda:	4770      	bx	lr

08015cdc <memcpy>:
 8015cdc:	440a      	add	r2, r1
 8015cde:	4291      	cmp	r1, r2
 8015ce0:	f100 33ff 	add.w	r3, r0, #4294967295
 8015ce4:	d100      	bne.n	8015ce8 <memcpy+0xc>
 8015ce6:	4770      	bx	lr
 8015ce8:	b510      	push	{r4, lr}
 8015cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015cf2:	4291      	cmp	r1, r2
 8015cf4:	d1f9      	bne.n	8015cea <memcpy+0xe>
 8015cf6:	bd10      	pop	{r4, pc}

08015cf8 <_free_r>:
 8015cf8:	b538      	push	{r3, r4, r5, lr}
 8015cfa:	4605      	mov	r5, r0
 8015cfc:	2900      	cmp	r1, #0
 8015cfe:	d041      	beq.n	8015d84 <_free_r+0x8c>
 8015d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d04:	1f0c      	subs	r4, r1, #4
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	bfb8      	it	lt
 8015d0a:	18e4      	addlt	r4, r4, r3
 8015d0c:	f7ff ff2c 	bl	8015b68 <__malloc_lock>
 8015d10:	4a1d      	ldr	r2, [pc, #116]	@ (8015d88 <_free_r+0x90>)
 8015d12:	6813      	ldr	r3, [r2, #0]
 8015d14:	b933      	cbnz	r3, 8015d24 <_free_r+0x2c>
 8015d16:	6063      	str	r3, [r4, #4]
 8015d18:	6014      	str	r4, [r2, #0]
 8015d1a:	4628      	mov	r0, r5
 8015d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d20:	f7ff bf28 	b.w	8015b74 <__malloc_unlock>
 8015d24:	42a3      	cmp	r3, r4
 8015d26:	d908      	bls.n	8015d3a <_free_r+0x42>
 8015d28:	6820      	ldr	r0, [r4, #0]
 8015d2a:	1821      	adds	r1, r4, r0
 8015d2c:	428b      	cmp	r3, r1
 8015d2e:	bf01      	itttt	eq
 8015d30:	6819      	ldreq	r1, [r3, #0]
 8015d32:	685b      	ldreq	r3, [r3, #4]
 8015d34:	1809      	addeq	r1, r1, r0
 8015d36:	6021      	streq	r1, [r4, #0]
 8015d38:	e7ed      	b.n	8015d16 <_free_r+0x1e>
 8015d3a:	461a      	mov	r2, r3
 8015d3c:	685b      	ldr	r3, [r3, #4]
 8015d3e:	b10b      	cbz	r3, 8015d44 <_free_r+0x4c>
 8015d40:	42a3      	cmp	r3, r4
 8015d42:	d9fa      	bls.n	8015d3a <_free_r+0x42>
 8015d44:	6811      	ldr	r1, [r2, #0]
 8015d46:	1850      	adds	r0, r2, r1
 8015d48:	42a0      	cmp	r0, r4
 8015d4a:	d10b      	bne.n	8015d64 <_free_r+0x6c>
 8015d4c:	6820      	ldr	r0, [r4, #0]
 8015d4e:	4401      	add	r1, r0
 8015d50:	1850      	adds	r0, r2, r1
 8015d52:	4283      	cmp	r3, r0
 8015d54:	6011      	str	r1, [r2, #0]
 8015d56:	d1e0      	bne.n	8015d1a <_free_r+0x22>
 8015d58:	6818      	ldr	r0, [r3, #0]
 8015d5a:	685b      	ldr	r3, [r3, #4]
 8015d5c:	6053      	str	r3, [r2, #4]
 8015d5e:	4408      	add	r0, r1
 8015d60:	6010      	str	r0, [r2, #0]
 8015d62:	e7da      	b.n	8015d1a <_free_r+0x22>
 8015d64:	d902      	bls.n	8015d6c <_free_r+0x74>
 8015d66:	230c      	movs	r3, #12
 8015d68:	602b      	str	r3, [r5, #0]
 8015d6a:	e7d6      	b.n	8015d1a <_free_r+0x22>
 8015d6c:	6820      	ldr	r0, [r4, #0]
 8015d6e:	1821      	adds	r1, r4, r0
 8015d70:	428b      	cmp	r3, r1
 8015d72:	bf04      	itt	eq
 8015d74:	6819      	ldreq	r1, [r3, #0]
 8015d76:	685b      	ldreq	r3, [r3, #4]
 8015d78:	6063      	str	r3, [r4, #4]
 8015d7a:	bf04      	itt	eq
 8015d7c:	1809      	addeq	r1, r1, r0
 8015d7e:	6021      	streq	r1, [r4, #0]
 8015d80:	6054      	str	r4, [r2, #4]
 8015d82:	e7ca      	b.n	8015d1a <_free_r+0x22>
 8015d84:	bd38      	pop	{r3, r4, r5, pc}
 8015d86:	bf00      	nop
 8015d88:	24030dc0 	.word	0x24030dc0

08015d8c <_malloc_usable_size_r>:
 8015d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d90:	1f18      	subs	r0, r3, #4
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	bfbc      	itt	lt
 8015d96:	580b      	ldrlt	r3, [r1, r0]
 8015d98:	18c0      	addlt	r0, r0, r3
 8015d9a:	4770      	bx	lr

08015d9c <__ssputs_r>:
 8015d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015da0:	688e      	ldr	r6, [r1, #8]
 8015da2:	461f      	mov	r7, r3
 8015da4:	42be      	cmp	r6, r7
 8015da6:	680b      	ldr	r3, [r1, #0]
 8015da8:	4682      	mov	sl, r0
 8015daa:	460c      	mov	r4, r1
 8015dac:	4690      	mov	r8, r2
 8015dae:	d82d      	bhi.n	8015e0c <__ssputs_r+0x70>
 8015db0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015db4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015db8:	d026      	beq.n	8015e08 <__ssputs_r+0x6c>
 8015dba:	6965      	ldr	r5, [r4, #20]
 8015dbc:	6909      	ldr	r1, [r1, #16]
 8015dbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015dc2:	eba3 0901 	sub.w	r9, r3, r1
 8015dc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015dca:	1c7b      	adds	r3, r7, #1
 8015dcc:	444b      	add	r3, r9
 8015dce:	106d      	asrs	r5, r5, #1
 8015dd0:	429d      	cmp	r5, r3
 8015dd2:	bf38      	it	cc
 8015dd4:	461d      	movcc	r5, r3
 8015dd6:	0553      	lsls	r3, r2, #21
 8015dd8:	d527      	bpl.n	8015e2a <__ssputs_r+0x8e>
 8015dda:	4629      	mov	r1, r5
 8015ddc:	f7ff fe44 	bl	8015a68 <_malloc_r>
 8015de0:	4606      	mov	r6, r0
 8015de2:	b360      	cbz	r0, 8015e3e <__ssputs_r+0xa2>
 8015de4:	6921      	ldr	r1, [r4, #16]
 8015de6:	464a      	mov	r2, r9
 8015de8:	f7ff ff78 	bl	8015cdc <memcpy>
 8015dec:	89a3      	ldrh	r3, [r4, #12]
 8015dee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015df6:	81a3      	strh	r3, [r4, #12]
 8015df8:	6126      	str	r6, [r4, #16]
 8015dfa:	6165      	str	r5, [r4, #20]
 8015dfc:	444e      	add	r6, r9
 8015dfe:	eba5 0509 	sub.w	r5, r5, r9
 8015e02:	6026      	str	r6, [r4, #0]
 8015e04:	60a5      	str	r5, [r4, #8]
 8015e06:	463e      	mov	r6, r7
 8015e08:	42be      	cmp	r6, r7
 8015e0a:	d900      	bls.n	8015e0e <__ssputs_r+0x72>
 8015e0c:	463e      	mov	r6, r7
 8015e0e:	6820      	ldr	r0, [r4, #0]
 8015e10:	4632      	mov	r2, r6
 8015e12:	4641      	mov	r1, r8
 8015e14:	f7ff ff04 	bl	8015c20 <memmove>
 8015e18:	68a3      	ldr	r3, [r4, #8]
 8015e1a:	1b9b      	subs	r3, r3, r6
 8015e1c:	60a3      	str	r3, [r4, #8]
 8015e1e:	6823      	ldr	r3, [r4, #0]
 8015e20:	4433      	add	r3, r6
 8015e22:	6023      	str	r3, [r4, #0]
 8015e24:	2000      	movs	r0, #0
 8015e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e2a:	462a      	mov	r2, r5
 8015e2c:	f7ff fea8 	bl	8015b80 <_realloc_r>
 8015e30:	4606      	mov	r6, r0
 8015e32:	2800      	cmp	r0, #0
 8015e34:	d1e0      	bne.n	8015df8 <__ssputs_r+0x5c>
 8015e36:	6921      	ldr	r1, [r4, #16]
 8015e38:	4650      	mov	r0, sl
 8015e3a:	f7ff ff5d 	bl	8015cf8 <_free_r>
 8015e3e:	230c      	movs	r3, #12
 8015e40:	f8ca 3000 	str.w	r3, [sl]
 8015e44:	89a3      	ldrh	r3, [r4, #12]
 8015e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e4a:	81a3      	strh	r3, [r4, #12]
 8015e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e50:	e7e9      	b.n	8015e26 <__ssputs_r+0x8a>
	...

08015e54 <_svfiprintf_r>:
 8015e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e58:	4698      	mov	r8, r3
 8015e5a:	898b      	ldrh	r3, [r1, #12]
 8015e5c:	061b      	lsls	r3, r3, #24
 8015e5e:	b09d      	sub	sp, #116	@ 0x74
 8015e60:	4607      	mov	r7, r0
 8015e62:	460d      	mov	r5, r1
 8015e64:	4614      	mov	r4, r2
 8015e66:	d510      	bpl.n	8015e8a <_svfiprintf_r+0x36>
 8015e68:	690b      	ldr	r3, [r1, #16]
 8015e6a:	b973      	cbnz	r3, 8015e8a <_svfiprintf_r+0x36>
 8015e6c:	2140      	movs	r1, #64	@ 0x40
 8015e6e:	f7ff fdfb 	bl	8015a68 <_malloc_r>
 8015e72:	6028      	str	r0, [r5, #0]
 8015e74:	6128      	str	r0, [r5, #16]
 8015e76:	b930      	cbnz	r0, 8015e86 <_svfiprintf_r+0x32>
 8015e78:	230c      	movs	r3, #12
 8015e7a:	603b      	str	r3, [r7, #0]
 8015e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e80:	b01d      	add	sp, #116	@ 0x74
 8015e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e86:	2340      	movs	r3, #64	@ 0x40
 8015e88:	616b      	str	r3, [r5, #20]
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e8e:	2320      	movs	r3, #32
 8015e90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015e94:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e98:	2330      	movs	r3, #48	@ 0x30
 8015e9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016038 <_svfiprintf_r+0x1e4>
 8015e9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015ea2:	f04f 0901 	mov.w	r9, #1
 8015ea6:	4623      	mov	r3, r4
 8015ea8:	469a      	mov	sl, r3
 8015eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015eae:	b10a      	cbz	r2, 8015eb4 <_svfiprintf_r+0x60>
 8015eb0:	2a25      	cmp	r2, #37	@ 0x25
 8015eb2:	d1f9      	bne.n	8015ea8 <_svfiprintf_r+0x54>
 8015eb4:	ebba 0b04 	subs.w	fp, sl, r4
 8015eb8:	d00b      	beq.n	8015ed2 <_svfiprintf_r+0x7e>
 8015eba:	465b      	mov	r3, fp
 8015ebc:	4622      	mov	r2, r4
 8015ebe:	4629      	mov	r1, r5
 8015ec0:	4638      	mov	r0, r7
 8015ec2:	f7ff ff6b 	bl	8015d9c <__ssputs_r>
 8015ec6:	3001      	adds	r0, #1
 8015ec8:	f000 80a7 	beq.w	801601a <_svfiprintf_r+0x1c6>
 8015ecc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ece:	445a      	add	r2, fp
 8015ed0:	9209      	str	r2, [sp, #36]	@ 0x24
 8015ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	f000 809f 	beq.w	801601a <_svfiprintf_r+0x1c6>
 8015edc:	2300      	movs	r3, #0
 8015ede:	f04f 32ff 	mov.w	r2, #4294967295
 8015ee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015ee6:	f10a 0a01 	add.w	sl, sl, #1
 8015eea:	9304      	str	r3, [sp, #16]
 8015eec:	9307      	str	r3, [sp, #28]
 8015eee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015ef2:	931a      	str	r3, [sp, #104]	@ 0x68
 8015ef4:	4654      	mov	r4, sl
 8015ef6:	2205      	movs	r2, #5
 8015ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015efc:	484e      	ldr	r0, [pc, #312]	@ (8016038 <_svfiprintf_r+0x1e4>)
 8015efe:	f7ea fa07 	bl	8000310 <memchr>
 8015f02:	9a04      	ldr	r2, [sp, #16]
 8015f04:	b9d8      	cbnz	r0, 8015f3e <_svfiprintf_r+0xea>
 8015f06:	06d0      	lsls	r0, r2, #27
 8015f08:	bf44      	itt	mi
 8015f0a:	2320      	movmi	r3, #32
 8015f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f10:	0711      	lsls	r1, r2, #28
 8015f12:	bf44      	itt	mi
 8015f14:	232b      	movmi	r3, #43	@ 0x2b
 8015f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8015f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f20:	d015      	beq.n	8015f4e <_svfiprintf_r+0xfa>
 8015f22:	9a07      	ldr	r2, [sp, #28]
 8015f24:	4654      	mov	r4, sl
 8015f26:	2000      	movs	r0, #0
 8015f28:	f04f 0c0a 	mov.w	ip, #10
 8015f2c:	4621      	mov	r1, r4
 8015f2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f32:	3b30      	subs	r3, #48	@ 0x30
 8015f34:	2b09      	cmp	r3, #9
 8015f36:	d94b      	bls.n	8015fd0 <_svfiprintf_r+0x17c>
 8015f38:	b1b0      	cbz	r0, 8015f68 <_svfiprintf_r+0x114>
 8015f3a:	9207      	str	r2, [sp, #28]
 8015f3c:	e014      	b.n	8015f68 <_svfiprintf_r+0x114>
 8015f3e:	eba0 0308 	sub.w	r3, r0, r8
 8015f42:	fa09 f303 	lsl.w	r3, r9, r3
 8015f46:	4313      	orrs	r3, r2
 8015f48:	9304      	str	r3, [sp, #16]
 8015f4a:	46a2      	mov	sl, r4
 8015f4c:	e7d2      	b.n	8015ef4 <_svfiprintf_r+0xa0>
 8015f4e:	9b03      	ldr	r3, [sp, #12]
 8015f50:	1d19      	adds	r1, r3, #4
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	9103      	str	r1, [sp, #12]
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	bfbb      	ittet	lt
 8015f5a:	425b      	neglt	r3, r3
 8015f5c:	f042 0202 	orrlt.w	r2, r2, #2
 8015f60:	9307      	strge	r3, [sp, #28]
 8015f62:	9307      	strlt	r3, [sp, #28]
 8015f64:	bfb8      	it	lt
 8015f66:	9204      	strlt	r2, [sp, #16]
 8015f68:	7823      	ldrb	r3, [r4, #0]
 8015f6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f6c:	d10a      	bne.n	8015f84 <_svfiprintf_r+0x130>
 8015f6e:	7863      	ldrb	r3, [r4, #1]
 8015f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f72:	d132      	bne.n	8015fda <_svfiprintf_r+0x186>
 8015f74:	9b03      	ldr	r3, [sp, #12]
 8015f76:	1d1a      	adds	r2, r3, #4
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	9203      	str	r2, [sp, #12]
 8015f7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015f80:	3402      	adds	r4, #2
 8015f82:	9305      	str	r3, [sp, #20]
 8015f84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016048 <_svfiprintf_r+0x1f4>
 8015f88:	7821      	ldrb	r1, [r4, #0]
 8015f8a:	2203      	movs	r2, #3
 8015f8c:	4650      	mov	r0, sl
 8015f8e:	f7ea f9bf 	bl	8000310 <memchr>
 8015f92:	b138      	cbz	r0, 8015fa4 <_svfiprintf_r+0x150>
 8015f94:	9b04      	ldr	r3, [sp, #16]
 8015f96:	eba0 000a 	sub.w	r0, r0, sl
 8015f9a:	2240      	movs	r2, #64	@ 0x40
 8015f9c:	4082      	lsls	r2, r0
 8015f9e:	4313      	orrs	r3, r2
 8015fa0:	3401      	adds	r4, #1
 8015fa2:	9304      	str	r3, [sp, #16]
 8015fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fa8:	4824      	ldr	r0, [pc, #144]	@ (801603c <_svfiprintf_r+0x1e8>)
 8015faa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015fae:	2206      	movs	r2, #6
 8015fb0:	f7ea f9ae 	bl	8000310 <memchr>
 8015fb4:	2800      	cmp	r0, #0
 8015fb6:	d036      	beq.n	8016026 <_svfiprintf_r+0x1d2>
 8015fb8:	4b21      	ldr	r3, [pc, #132]	@ (8016040 <_svfiprintf_r+0x1ec>)
 8015fba:	bb1b      	cbnz	r3, 8016004 <_svfiprintf_r+0x1b0>
 8015fbc:	9b03      	ldr	r3, [sp, #12]
 8015fbe:	3307      	adds	r3, #7
 8015fc0:	f023 0307 	bic.w	r3, r3, #7
 8015fc4:	3308      	adds	r3, #8
 8015fc6:	9303      	str	r3, [sp, #12]
 8015fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fca:	4433      	add	r3, r6
 8015fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fce:	e76a      	b.n	8015ea6 <_svfiprintf_r+0x52>
 8015fd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8015fd4:	460c      	mov	r4, r1
 8015fd6:	2001      	movs	r0, #1
 8015fd8:	e7a8      	b.n	8015f2c <_svfiprintf_r+0xd8>
 8015fda:	2300      	movs	r3, #0
 8015fdc:	3401      	adds	r4, #1
 8015fde:	9305      	str	r3, [sp, #20]
 8015fe0:	4619      	mov	r1, r3
 8015fe2:	f04f 0c0a 	mov.w	ip, #10
 8015fe6:	4620      	mov	r0, r4
 8015fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015fec:	3a30      	subs	r2, #48	@ 0x30
 8015fee:	2a09      	cmp	r2, #9
 8015ff0:	d903      	bls.n	8015ffa <_svfiprintf_r+0x1a6>
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d0c6      	beq.n	8015f84 <_svfiprintf_r+0x130>
 8015ff6:	9105      	str	r1, [sp, #20]
 8015ff8:	e7c4      	b.n	8015f84 <_svfiprintf_r+0x130>
 8015ffa:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ffe:	4604      	mov	r4, r0
 8016000:	2301      	movs	r3, #1
 8016002:	e7f0      	b.n	8015fe6 <_svfiprintf_r+0x192>
 8016004:	ab03      	add	r3, sp, #12
 8016006:	9300      	str	r3, [sp, #0]
 8016008:	462a      	mov	r2, r5
 801600a:	4b0e      	ldr	r3, [pc, #56]	@ (8016044 <_svfiprintf_r+0x1f0>)
 801600c:	a904      	add	r1, sp, #16
 801600e:	4638      	mov	r0, r7
 8016010:	f3af 8000 	nop.w
 8016014:	1c42      	adds	r2, r0, #1
 8016016:	4606      	mov	r6, r0
 8016018:	d1d6      	bne.n	8015fc8 <_svfiprintf_r+0x174>
 801601a:	89ab      	ldrh	r3, [r5, #12]
 801601c:	065b      	lsls	r3, r3, #25
 801601e:	f53f af2d 	bmi.w	8015e7c <_svfiprintf_r+0x28>
 8016022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016024:	e72c      	b.n	8015e80 <_svfiprintf_r+0x2c>
 8016026:	ab03      	add	r3, sp, #12
 8016028:	9300      	str	r3, [sp, #0]
 801602a:	462a      	mov	r2, r5
 801602c:	4b05      	ldr	r3, [pc, #20]	@ (8016044 <_svfiprintf_r+0x1f0>)
 801602e:	a904      	add	r1, sp, #16
 8016030:	4638      	mov	r0, r7
 8016032:	f000 f879 	bl	8016128 <_printf_i>
 8016036:	e7ed      	b.n	8016014 <_svfiprintf_r+0x1c0>
 8016038:	08024440 	.word	0x08024440
 801603c:	0802444a 	.word	0x0802444a
 8016040:	00000000 	.word	0x00000000
 8016044:	08015d9d 	.word	0x08015d9d
 8016048:	08024446 	.word	0x08024446

0801604c <_printf_common>:
 801604c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016050:	4616      	mov	r6, r2
 8016052:	4698      	mov	r8, r3
 8016054:	688a      	ldr	r2, [r1, #8]
 8016056:	690b      	ldr	r3, [r1, #16]
 8016058:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801605c:	4293      	cmp	r3, r2
 801605e:	bfb8      	it	lt
 8016060:	4613      	movlt	r3, r2
 8016062:	6033      	str	r3, [r6, #0]
 8016064:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016068:	4607      	mov	r7, r0
 801606a:	460c      	mov	r4, r1
 801606c:	b10a      	cbz	r2, 8016072 <_printf_common+0x26>
 801606e:	3301      	adds	r3, #1
 8016070:	6033      	str	r3, [r6, #0]
 8016072:	6823      	ldr	r3, [r4, #0]
 8016074:	0699      	lsls	r1, r3, #26
 8016076:	bf42      	ittt	mi
 8016078:	6833      	ldrmi	r3, [r6, #0]
 801607a:	3302      	addmi	r3, #2
 801607c:	6033      	strmi	r3, [r6, #0]
 801607e:	6825      	ldr	r5, [r4, #0]
 8016080:	f015 0506 	ands.w	r5, r5, #6
 8016084:	d106      	bne.n	8016094 <_printf_common+0x48>
 8016086:	f104 0a19 	add.w	sl, r4, #25
 801608a:	68e3      	ldr	r3, [r4, #12]
 801608c:	6832      	ldr	r2, [r6, #0]
 801608e:	1a9b      	subs	r3, r3, r2
 8016090:	42ab      	cmp	r3, r5
 8016092:	dc26      	bgt.n	80160e2 <_printf_common+0x96>
 8016094:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016098:	6822      	ldr	r2, [r4, #0]
 801609a:	3b00      	subs	r3, #0
 801609c:	bf18      	it	ne
 801609e:	2301      	movne	r3, #1
 80160a0:	0692      	lsls	r2, r2, #26
 80160a2:	d42b      	bmi.n	80160fc <_printf_common+0xb0>
 80160a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80160a8:	4641      	mov	r1, r8
 80160aa:	4638      	mov	r0, r7
 80160ac:	47c8      	blx	r9
 80160ae:	3001      	adds	r0, #1
 80160b0:	d01e      	beq.n	80160f0 <_printf_common+0xa4>
 80160b2:	6823      	ldr	r3, [r4, #0]
 80160b4:	6922      	ldr	r2, [r4, #16]
 80160b6:	f003 0306 	and.w	r3, r3, #6
 80160ba:	2b04      	cmp	r3, #4
 80160bc:	bf02      	ittt	eq
 80160be:	68e5      	ldreq	r5, [r4, #12]
 80160c0:	6833      	ldreq	r3, [r6, #0]
 80160c2:	1aed      	subeq	r5, r5, r3
 80160c4:	68a3      	ldr	r3, [r4, #8]
 80160c6:	bf0c      	ite	eq
 80160c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80160cc:	2500      	movne	r5, #0
 80160ce:	4293      	cmp	r3, r2
 80160d0:	bfc4      	itt	gt
 80160d2:	1a9b      	subgt	r3, r3, r2
 80160d4:	18ed      	addgt	r5, r5, r3
 80160d6:	2600      	movs	r6, #0
 80160d8:	341a      	adds	r4, #26
 80160da:	42b5      	cmp	r5, r6
 80160dc:	d11a      	bne.n	8016114 <_printf_common+0xc8>
 80160de:	2000      	movs	r0, #0
 80160e0:	e008      	b.n	80160f4 <_printf_common+0xa8>
 80160e2:	2301      	movs	r3, #1
 80160e4:	4652      	mov	r2, sl
 80160e6:	4641      	mov	r1, r8
 80160e8:	4638      	mov	r0, r7
 80160ea:	47c8      	blx	r9
 80160ec:	3001      	adds	r0, #1
 80160ee:	d103      	bne.n	80160f8 <_printf_common+0xac>
 80160f0:	f04f 30ff 	mov.w	r0, #4294967295
 80160f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80160f8:	3501      	adds	r5, #1
 80160fa:	e7c6      	b.n	801608a <_printf_common+0x3e>
 80160fc:	18e1      	adds	r1, r4, r3
 80160fe:	1c5a      	adds	r2, r3, #1
 8016100:	2030      	movs	r0, #48	@ 0x30
 8016102:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016106:	4422      	add	r2, r4
 8016108:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801610c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016110:	3302      	adds	r3, #2
 8016112:	e7c7      	b.n	80160a4 <_printf_common+0x58>
 8016114:	2301      	movs	r3, #1
 8016116:	4622      	mov	r2, r4
 8016118:	4641      	mov	r1, r8
 801611a:	4638      	mov	r0, r7
 801611c:	47c8      	blx	r9
 801611e:	3001      	adds	r0, #1
 8016120:	d0e6      	beq.n	80160f0 <_printf_common+0xa4>
 8016122:	3601      	adds	r6, #1
 8016124:	e7d9      	b.n	80160da <_printf_common+0x8e>
	...

08016128 <_printf_i>:
 8016128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801612c:	7e0f      	ldrb	r7, [r1, #24]
 801612e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016130:	2f78      	cmp	r7, #120	@ 0x78
 8016132:	4691      	mov	r9, r2
 8016134:	4680      	mov	r8, r0
 8016136:	460c      	mov	r4, r1
 8016138:	469a      	mov	sl, r3
 801613a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801613e:	d807      	bhi.n	8016150 <_printf_i+0x28>
 8016140:	2f62      	cmp	r7, #98	@ 0x62
 8016142:	d80a      	bhi.n	801615a <_printf_i+0x32>
 8016144:	2f00      	cmp	r7, #0
 8016146:	f000 80d1 	beq.w	80162ec <_printf_i+0x1c4>
 801614a:	2f58      	cmp	r7, #88	@ 0x58
 801614c:	f000 80b8 	beq.w	80162c0 <_printf_i+0x198>
 8016150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016154:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016158:	e03a      	b.n	80161d0 <_printf_i+0xa8>
 801615a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801615e:	2b15      	cmp	r3, #21
 8016160:	d8f6      	bhi.n	8016150 <_printf_i+0x28>
 8016162:	a101      	add	r1, pc, #4	@ (adr r1, 8016168 <_printf_i+0x40>)
 8016164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016168:	080161c1 	.word	0x080161c1
 801616c:	080161d5 	.word	0x080161d5
 8016170:	08016151 	.word	0x08016151
 8016174:	08016151 	.word	0x08016151
 8016178:	08016151 	.word	0x08016151
 801617c:	08016151 	.word	0x08016151
 8016180:	080161d5 	.word	0x080161d5
 8016184:	08016151 	.word	0x08016151
 8016188:	08016151 	.word	0x08016151
 801618c:	08016151 	.word	0x08016151
 8016190:	08016151 	.word	0x08016151
 8016194:	080162d3 	.word	0x080162d3
 8016198:	080161ff 	.word	0x080161ff
 801619c:	0801628d 	.word	0x0801628d
 80161a0:	08016151 	.word	0x08016151
 80161a4:	08016151 	.word	0x08016151
 80161a8:	080162f5 	.word	0x080162f5
 80161ac:	08016151 	.word	0x08016151
 80161b0:	080161ff 	.word	0x080161ff
 80161b4:	08016151 	.word	0x08016151
 80161b8:	08016151 	.word	0x08016151
 80161bc:	08016295 	.word	0x08016295
 80161c0:	6833      	ldr	r3, [r6, #0]
 80161c2:	1d1a      	adds	r2, r3, #4
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	6032      	str	r2, [r6, #0]
 80161c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80161cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80161d0:	2301      	movs	r3, #1
 80161d2:	e09c      	b.n	801630e <_printf_i+0x1e6>
 80161d4:	6833      	ldr	r3, [r6, #0]
 80161d6:	6820      	ldr	r0, [r4, #0]
 80161d8:	1d19      	adds	r1, r3, #4
 80161da:	6031      	str	r1, [r6, #0]
 80161dc:	0606      	lsls	r6, r0, #24
 80161de:	d501      	bpl.n	80161e4 <_printf_i+0xbc>
 80161e0:	681d      	ldr	r5, [r3, #0]
 80161e2:	e003      	b.n	80161ec <_printf_i+0xc4>
 80161e4:	0645      	lsls	r5, r0, #25
 80161e6:	d5fb      	bpl.n	80161e0 <_printf_i+0xb8>
 80161e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80161ec:	2d00      	cmp	r5, #0
 80161ee:	da03      	bge.n	80161f8 <_printf_i+0xd0>
 80161f0:	232d      	movs	r3, #45	@ 0x2d
 80161f2:	426d      	negs	r5, r5
 80161f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80161f8:	4858      	ldr	r0, [pc, #352]	@ (801635c <_printf_i+0x234>)
 80161fa:	230a      	movs	r3, #10
 80161fc:	e011      	b.n	8016222 <_printf_i+0xfa>
 80161fe:	6821      	ldr	r1, [r4, #0]
 8016200:	6833      	ldr	r3, [r6, #0]
 8016202:	0608      	lsls	r0, r1, #24
 8016204:	f853 5b04 	ldr.w	r5, [r3], #4
 8016208:	d402      	bmi.n	8016210 <_printf_i+0xe8>
 801620a:	0649      	lsls	r1, r1, #25
 801620c:	bf48      	it	mi
 801620e:	b2ad      	uxthmi	r5, r5
 8016210:	2f6f      	cmp	r7, #111	@ 0x6f
 8016212:	4852      	ldr	r0, [pc, #328]	@ (801635c <_printf_i+0x234>)
 8016214:	6033      	str	r3, [r6, #0]
 8016216:	bf14      	ite	ne
 8016218:	230a      	movne	r3, #10
 801621a:	2308      	moveq	r3, #8
 801621c:	2100      	movs	r1, #0
 801621e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016222:	6866      	ldr	r6, [r4, #4]
 8016224:	60a6      	str	r6, [r4, #8]
 8016226:	2e00      	cmp	r6, #0
 8016228:	db05      	blt.n	8016236 <_printf_i+0x10e>
 801622a:	6821      	ldr	r1, [r4, #0]
 801622c:	432e      	orrs	r6, r5
 801622e:	f021 0104 	bic.w	r1, r1, #4
 8016232:	6021      	str	r1, [r4, #0]
 8016234:	d04b      	beq.n	80162ce <_printf_i+0x1a6>
 8016236:	4616      	mov	r6, r2
 8016238:	fbb5 f1f3 	udiv	r1, r5, r3
 801623c:	fb03 5711 	mls	r7, r3, r1, r5
 8016240:	5dc7      	ldrb	r7, [r0, r7]
 8016242:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016246:	462f      	mov	r7, r5
 8016248:	42bb      	cmp	r3, r7
 801624a:	460d      	mov	r5, r1
 801624c:	d9f4      	bls.n	8016238 <_printf_i+0x110>
 801624e:	2b08      	cmp	r3, #8
 8016250:	d10b      	bne.n	801626a <_printf_i+0x142>
 8016252:	6823      	ldr	r3, [r4, #0]
 8016254:	07df      	lsls	r7, r3, #31
 8016256:	d508      	bpl.n	801626a <_printf_i+0x142>
 8016258:	6923      	ldr	r3, [r4, #16]
 801625a:	6861      	ldr	r1, [r4, #4]
 801625c:	4299      	cmp	r1, r3
 801625e:	bfde      	ittt	le
 8016260:	2330      	movle	r3, #48	@ 0x30
 8016262:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016266:	f106 36ff 	addle.w	r6, r6, #4294967295
 801626a:	1b92      	subs	r2, r2, r6
 801626c:	6122      	str	r2, [r4, #16]
 801626e:	f8cd a000 	str.w	sl, [sp]
 8016272:	464b      	mov	r3, r9
 8016274:	aa03      	add	r2, sp, #12
 8016276:	4621      	mov	r1, r4
 8016278:	4640      	mov	r0, r8
 801627a:	f7ff fee7 	bl	801604c <_printf_common>
 801627e:	3001      	adds	r0, #1
 8016280:	d14a      	bne.n	8016318 <_printf_i+0x1f0>
 8016282:	f04f 30ff 	mov.w	r0, #4294967295
 8016286:	b004      	add	sp, #16
 8016288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801628c:	6823      	ldr	r3, [r4, #0]
 801628e:	f043 0320 	orr.w	r3, r3, #32
 8016292:	6023      	str	r3, [r4, #0]
 8016294:	4832      	ldr	r0, [pc, #200]	@ (8016360 <_printf_i+0x238>)
 8016296:	2778      	movs	r7, #120	@ 0x78
 8016298:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801629c:	6823      	ldr	r3, [r4, #0]
 801629e:	6831      	ldr	r1, [r6, #0]
 80162a0:	061f      	lsls	r7, r3, #24
 80162a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80162a6:	d402      	bmi.n	80162ae <_printf_i+0x186>
 80162a8:	065f      	lsls	r7, r3, #25
 80162aa:	bf48      	it	mi
 80162ac:	b2ad      	uxthmi	r5, r5
 80162ae:	6031      	str	r1, [r6, #0]
 80162b0:	07d9      	lsls	r1, r3, #31
 80162b2:	bf44      	itt	mi
 80162b4:	f043 0320 	orrmi.w	r3, r3, #32
 80162b8:	6023      	strmi	r3, [r4, #0]
 80162ba:	b11d      	cbz	r5, 80162c4 <_printf_i+0x19c>
 80162bc:	2310      	movs	r3, #16
 80162be:	e7ad      	b.n	801621c <_printf_i+0xf4>
 80162c0:	4826      	ldr	r0, [pc, #152]	@ (801635c <_printf_i+0x234>)
 80162c2:	e7e9      	b.n	8016298 <_printf_i+0x170>
 80162c4:	6823      	ldr	r3, [r4, #0]
 80162c6:	f023 0320 	bic.w	r3, r3, #32
 80162ca:	6023      	str	r3, [r4, #0]
 80162cc:	e7f6      	b.n	80162bc <_printf_i+0x194>
 80162ce:	4616      	mov	r6, r2
 80162d0:	e7bd      	b.n	801624e <_printf_i+0x126>
 80162d2:	6833      	ldr	r3, [r6, #0]
 80162d4:	6825      	ldr	r5, [r4, #0]
 80162d6:	6961      	ldr	r1, [r4, #20]
 80162d8:	1d18      	adds	r0, r3, #4
 80162da:	6030      	str	r0, [r6, #0]
 80162dc:	062e      	lsls	r6, r5, #24
 80162de:	681b      	ldr	r3, [r3, #0]
 80162e0:	d501      	bpl.n	80162e6 <_printf_i+0x1be>
 80162e2:	6019      	str	r1, [r3, #0]
 80162e4:	e002      	b.n	80162ec <_printf_i+0x1c4>
 80162e6:	0668      	lsls	r0, r5, #25
 80162e8:	d5fb      	bpl.n	80162e2 <_printf_i+0x1ba>
 80162ea:	8019      	strh	r1, [r3, #0]
 80162ec:	2300      	movs	r3, #0
 80162ee:	6123      	str	r3, [r4, #16]
 80162f0:	4616      	mov	r6, r2
 80162f2:	e7bc      	b.n	801626e <_printf_i+0x146>
 80162f4:	6833      	ldr	r3, [r6, #0]
 80162f6:	1d1a      	adds	r2, r3, #4
 80162f8:	6032      	str	r2, [r6, #0]
 80162fa:	681e      	ldr	r6, [r3, #0]
 80162fc:	6862      	ldr	r2, [r4, #4]
 80162fe:	2100      	movs	r1, #0
 8016300:	4630      	mov	r0, r6
 8016302:	f7ea f805 	bl	8000310 <memchr>
 8016306:	b108      	cbz	r0, 801630c <_printf_i+0x1e4>
 8016308:	1b80      	subs	r0, r0, r6
 801630a:	6060      	str	r0, [r4, #4]
 801630c:	6863      	ldr	r3, [r4, #4]
 801630e:	6123      	str	r3, [r4, #16]
 8016310:	2300      	movs	r3, #0
 8016312:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016316:	e7aa      	b.n	801626e <_printf_i+0x146>
 8016318:	6923      	ldr	r3, [r4, #16]
 801631a:	4632      	mov	r2, r6
 801631c:	4649      	mov	r1, r9
 801631e:	4640      	mov	r0, r8
 8016320:	47d0      	blx	sl
 8016322:	3001      	adds	r0, #1
 8016324:	d0ad      	beq.n	8016282 <_printf_i+0x15a>
 8016326:	6823      	ldr	r3, [r4, #0]
 8016328:	079b      	lsls	r3, r3, #30
 801632a:	d413      	bmi.n	8016354 <_printf_i+0x22c>
 801632c:	68e0      	ldr	r0, [r4, #12]
 801632e:	9b03      	ldr	r3, [sp, #12]
 8016330:	4298      	cmp	r0, r3
 8016332:	bfb8      	it	lt
 8016334:	4618      	movlt	r0, r3
 8016336:	e7a6      	b.n	8016286 <_printf_i+0x15e>
 8016338:	2301      	movs	r3, #1
 801633a:	4632      	mov	r2, r6
 801633c:	4649      	mov	r1, r9
 801633e:	4640      	mov	r0, r8
 8016340:	47d0      	blx	sl
 8016342:	3001      	adds	r0, #1
 8016344:	d09d      	beq.n	8016282 <_printf_i+0x15a>
 8016346:	3501      	adds	r5, #1
 8016348:	68e3      	ldr	r3, [r4, #12]
 801634a:	9903      	ldr	r1, [sp, #12]
 801634c:	1a5b      	subs	r3, r3, r1
 801634e:	42ab      	cmp	r3, r5
 8016350:	dcf2      	bgt.n	8016338 <_printf_i+0x210>
 8016352:	e7eb      	b.n	801632c <_printf_i+0x204>
 8016354:	2500      	movs	r5, #0
 8016356:	f104 0619 	add.w	r6, r4, #25
 801635a:	e7f5      	b.n	8016348 <_printf_i+0x220>
 801635c:	08024451 	.word	0x08024451
 8016360:	08024462 	.word	0x08024462

08016364 <_init>:
 8016364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016366:	bf00      	nop
 8016368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801636a:	bc08      	pop	{r3}
 801636c:	469e      	mov	lr, r3
 801636e:	4770      	bx	lr

08016370 <_fini>:
 8016370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016372:	bf00      	nop
 8016374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016376:	bc08      	pop	{r3}
 8016378:	469e      	mov	lr, r3
 801637a:	4770      	bx	lr
