

================================================================
== Vitis HLS Report for 'Block_entry2022_proc'
================================================================
* Date:           Wed Jun 29 08:15:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.455 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     112|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      23|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     135|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |sub_ln59_1_fu_57_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln59_fu_28_p2    |         -|   0|  0|  39|           1|          32|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |ap_return            |    select|   0|  0|  32|           1|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 112|           4|          97|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |lshr_ln59_1_reg_78  |  31|   0|   31|          0|
    |lshr_ln59_2_reg_83  |  31|   0|   31|          0|
    |tmp_reg_73          |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  66|   0|   66|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|  Block_entry2022_proc|  return value|
|in_img_linestride  |   in|   32|     ap_none|     in_img_linestride|        scalar|
+-------------------+-----+-----+------------+----------------------+--------------+

