<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_aon_sysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_aon_sysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__aon__sysctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_aon_sysctl_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_AON_SYSCTL_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_AON_SYSCTL_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// AON_SYSCTL component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Power Management</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a799167b8a42da4a5b8a57d99342b03a9">   47</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_O_PWRCTL                                         0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Reset Management</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac59252a83233e81c4e5b5e402bd63345">   50</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_O_RESETCTL                                       0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Sleep Mode</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ad353865aea2ce5bb619f6d209a511ce0">   53</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_O_SLEEPCTL                                       0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Register: AON_SYSCTL_O_PWRCTL</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// Field:     [2] DCDC_ACTIVE</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Select to use DCDC regulator for VDDR in active mode</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// 0: Use GLDO for regulation of VDDRin active mode.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// 1: Use DCDC for regulation of VDDRin active mode.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a92eaba508c393a0674b9d8c51149673f">   66</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_ACTIVE                               0x00000004</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a8e8a7d2813bbc94f10cc8f48d88e1343">   67</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_ACTIVE_BITN                                   2</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a2dad2d77fac3c0f8919d617d4b65e717">   68</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_ACTIVE_M                             0x00000004</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aeacc659ea1c66258a92dfc5ebda20ac1">   69</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_ACTIVE_S                                      2</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// Field:     [1] EXT_REG_MODE</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Status of source for VDDRsupply:</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// 0: DCDC/GLDO are generating VDDR</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// 1: DCDC/GLDO are bypassed, external regulator supplies VDDR</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a03678d3d655e0f2c6f8966a76a718936">   77</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_EXT_REG_MODE                              0x00000002</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ad4b7ad3933247a81520662471e96e558">   78</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_EXT_REG_MODE_BITN                                  1</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#abe718f37ba5d2d66c8b0eee8344717ed">   79</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_EXT_REG_MODE_M                            0x00000002</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac80e5b0d0df5d9efd9a88ead896557de">   80</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_EXT_REG_MODE_S                                     1</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Field:     [0] DCDC_EN</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Select to use DCDC regulator during recharge of VDDR</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// 0: Use GLDO for recharge of VDDR</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// 1: Use DCDC for recharge of VDDR</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// Note: This bitfield should be set to the same as DCDC_ACTIVE</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5e8be1e21c83476101b2681f4ffd9dee">   90</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_EN                                   0x00000001</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a70a295bbcb4d01bb404ffa104c7bc35e">   91</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_EN_BITN                                       0</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a7265054d736c82de0f528a0f671acabb">   92</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_EN_M                                 0x00000001</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a77e71fd23c3b8c8c86d0be7f7858d6fd">   93</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_PWRCTL_DCDC_EN_S                                          0</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Register: AON_SYSCTL_O_RESETCTL</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Field:    [31] SYSRESET</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// Cold reset register. Writing 1 to this bitfield will reset the entire chip</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// and cause boot code to run again.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// 0: No effect</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// 1: Generate system reset. Appears as SYSRESET in RESET_SRC.</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a8afce05b87f94537aab25c589b10aa38">  107</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_SYSRESET                                0x80000000</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#af88f635f43205ec149695633a92d2f03">  108</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_SYSRESET_BITN                                   31</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ae1e874bddf2b849c4b00676639c4dcd4">  109</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_SYSRESET_M                              0x80000000</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5b34982eabb451570e27b96797cc0961">  110</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_SYSRESET_S                                      31</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Field:    [25] BOOT_DET_1_CLR</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#af2ff30bf462179fd1c5781f681670362">  115</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_CLR                          0x02000000</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a8e752d98ef8fdd7c126732b8c8be5e19">  116</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_CLR_BITN                             25</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a6b68c7f686fb3a433f125114b49186c0">  117</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_CLR_M                        0x02000000</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#adbcfa9b1ef9542e92e72dc8823de618a">  118</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_CLR_S                                25</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// Field:    [24] BOOT_DET_0_CLR</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a7a736bb73180ed830c8076cf25b1dca1">  123</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_CLR                          0x01000000</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a60d910016bb906cddd02ffe83bd5f34a">  124</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_CLR_BITN                             24</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a70a3c501c7cf4807c59eceb8c93c14aa">  125</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_CLR_M                        0x01000000</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a4259f648322d6f720b263bc541d9447c">  126</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_CLR_S                                24</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// Field:    [17] BOOT_DET_1_SET</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aa810de1a66045ff1073ac43f5dbf6d38">  131</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_SET                          0x00020000</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a90e798b829bcce906d9a7b83d9652803">  132</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_SET_BITN                             17</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a3c5e8e27fd5ff1333832ff1203487bda">  133</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_SET_M                        0x00020000</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a26f92dec237f1ca2bb08cda1e1cdcb5b">  134</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_SET_S                                17</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// Field:    [16] BOOT_DET_0_SET</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a4b050279c725a4d154005b4c9c0f0628">  139</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_SET                          0x00010000</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a3e191d99bf2a03205c8bc190da5e6ae5">  140</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_SET_BITN                             16</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a74f46889d9d9e0d880cec17e0851b3be">  141</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_SET_M                        0x00010000</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac5d1fe38437b56bcb3eed680d830e8aa">  142</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_SET_S                                16</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Field:    [15] WU_FROM_SD</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// A Wakeup from SHUTDOWN on an IO event has occurred, or a wakeup from</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// SHUTDOWN has occurred as a result of the debugger being attached.. (TCK pin</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// being forced low)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// Please refer to [IOC:IOCFGn,.WU_CFG] for configuring the IO&#39;s as wakeup</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// sources.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// 0: Wakeup occurred from cold reset or brown out as seen in RESET_SRC</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// 1: A wakeup has occurred from SHUTDOWN</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Note: This flag can not be cleared and will therefor remain valid untill</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// poweroff/reset</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#acba6f954fe77e7c70d8924d4dff1cb06">  158</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_WU_FROM_SD                              0x00008000</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aec03def11cdbf626364a47defeacde6c">  159</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_WU_FROM_SD_BITN                                 15</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a3d8f1aa4db2937973840348158b32e2c">  160</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_WU_FROM_SD_M                            0x00008000</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#afd3996c91fb0c16f914246af365334de">  161</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_WU_FROM_SD_S                                    15</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// Field:    [14] GPIO_WU_FROM_SD</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// A wakeup from SHUTDOWN on an IO event has occurred</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Please refer to [IOC:IOCFGn,.WU_CFG] for configuring the IO&#39;s as wakeup</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// sources.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// 0: The wakeup did not occur from SHUTDOWN on an IO event</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// 1: A wakeup from SHUTDOWN occurred from an IO event</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// The case where WU_FROM_SD is asserted but this bitfield is not asserted will</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// only occur in a debug session. The boot code will not proceed with wakeup</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// from SHUTDOWN procedure until this bitfield is asserted as well.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// Note: This flag can not be cleared and will therefor remain valid untill</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// poweroff/reset</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a2600c59238aca8f11f12375df694483d">  179</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_GPIO_WU_FROM_SD                         0x00004000</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a0d0874a94e824c4b42ed5c9ca95391d5">  180</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_GPIO_WU_FROM_SD_BITN                            14</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aba073213397a3ceb0200119c2afea55d">  181</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_GPIO_WU_FROM_SD_M                       0x00004000</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ae62c65728ad56a5cfa0f7db196b02798">  182</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_GPIO_WU_FROM_SD_S                               14</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Field:    [13] BOOT_DET_1</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ab338e86f26c806fcbddfeb4d251c7bb8">  187</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1                              0x00002000</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a7ae9411648161d1a13b3ecd1f132d591">  188</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_BITN                                 13</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a107a930f6d94b4258657064a30a464a9">  189</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_M                            0x00002000</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#abe28cb025070b3df2e3401474d815e7a">  190</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_1_S                                    13</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Field:    [12] BOOT_DET_0</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a457aa0212da9e04d857eb1cc98d024d1">  195</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0                              0x00001000</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a0a41f0eef2973c1b13e47b45db345295">  196</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_BITN                                 12</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#af262ba581baf5a1c5a4016eda7ba51f3">  197</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_M                            0x00001000</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a74635b1b0517dd922c795f1d3e6494ec">  198</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_BOOT_DET_0_S                                    12</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// Field:    [11] VDDS_LOSS_EN_OVR</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// Override of VDDS_LOSS_EN</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// 0: Brown out detect of VDDS is ignored, unless VDDS_LOSS_EN=1</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// 1: Brown out detect of VDDS generates system reset (regardless of</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// VDDS_LOSS_EN)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// This bit can be locked</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aab767d4fc17519ea8674d91e2ff00f81">  209</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_OVR                        0x00000800</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#adce680c97da0c9517f41401f6128e417">  210</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_OVR_BITN                           11</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5cf077d2b01d755e9b99e0369cba5446">  211</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_OVR_M                      0x00000800</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a036f37e2948a48c3778987bf83c7c8c1">  212</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_OVR_S                              11</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// Field:    [10] VDDR_LOSS_EN_OVR</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Override of VDDR_LOSS_EN</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// 0: Brown out detect of VDDR is ignored, unless VDDR_LOSS_EN=1</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// 1: Brown out detect of VDDR generates system reset (regardless of</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// VDDR_LOSS_EN)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// This bit can be locked</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a50d5f0d71521302833502a7e7b9af9fe">  223</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_OVR                        0x00000400</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5db582089cfd4ee5e46d0d99dec5889d">  224</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_OVR_BITN                           10</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a57c6474ad3d9feb654d68c4fe1338d80">  225</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_OVR_M                      0x00000400</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a61004f5a61c3a5b62064ed786b0d251d">  226</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_OVR_S                              10</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Field:     [9] VDD_LOSS_EN_OVR</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// Override of VDD_LOSS_EN</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// 0: Brown out detect of VDD is ignored, unless VDD_LOSS_EN=1</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// 1: Brown out detect of VDD generates system reset (regardless of</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// VDD_LOSS_EN)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// This bit can be locked</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ae3c872f59f4323ffd0732bc278f3847b">  237</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_OVR                         0x00000200</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a032ceb6e2de827b37ffd9137100cbe83">  238</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_OVR_BITN                             9</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#aebd42566ffd8e0bfd632b7d6bba26315">  239</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_OVR_M                       0x00000200</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac29b4a9b0b9213dad7c2a9fb6e19e412">  240</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_OVR_S                                9</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// Field:     [7] VDDS_LOSS_EN</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// Controls reset generation in case VDDS is lost</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// 0: Brown out detect of VDDS is ignored, unless VDDS_LOSS_EN_OVR=1</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// 1: Brown out detect of VDDS generates system reset</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#abefeae15dab4b7e850adc9c3346cfa40">  248</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN                            0x00000080</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a763a158114edc25d306df3433f8ee244">  249</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_BITN                                7</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#afce83e591155ebf88b6388ae1591b708">  250</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_M                          0x00000080</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ae71e9e998a1a7b7d37a4986f737476ff">  251</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDS_LOSS_EN_S                                   7</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// Field:     [6] VDDR_LOSS_EN</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// Controls reset generation in case VDDR is lost</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// 0: Brown out detect of VDDR is ignored, unless VDDR_LOSS_EN_OVR=1</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// 1: Brown out detect of VDDR generates system reset</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a9535f3fa6d22d42e3dbbe63e899c5396">  259</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN                            0x00000040</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a094be31cc2c14de81c5e9eaf22330b24">  260</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_BITN                                6</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a236039c76285bc9ffa0edc715be805cf">  261</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_M                          0x00000040</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#afee3872939acfa4af0d4834106cf17eb">  262</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDDR_LOSS_EN_S                                   6</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Field:     [5] VDD_LOSS_EN</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// Controls reset generation in case VDD is lost</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// 0: Brown out detect of VDD is ignored, unless VDD_LOSS_EN_OVR=1</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// 1: Brown out detect of VDD generates system reset</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a6f04bc3487df77f65855791b9fb26b33">  270</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN                             0x00000020</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a4cda022ba958b19bf979bc40d18960d2">  271</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_BITN                                 5</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ae47b0b850a703df21f9c9dbc40e34913">  272</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_M                           0x00000020</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#accbbbac7d074f9f0662e07a334229cbe">  273</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_VDD_LOSS_EN_S                                    5</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Field:     [4] CLK_LOSS_EN</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// Controls reset generation in case SCLK_LF is lost.  (provided that clock</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// loss detection is enabled by DDI_0_OSC:CTL0.CLK_LOSS_EN)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Note: Clock loss reset generation must be disabled before SCLK_LF clock</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// source is changed in  DDI_0_OSC:CTL0.SCLK_LF_SRC_SEL and remain disabled</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// untill the change is confirmed in DDI_0_OSC:STAT0.SCLK_LF_SRC. Failure to do</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// so may result in a spurious system reset. Clock loss reset generation can be</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// disabled through this bitfield or by clearing  DDI_0_OSC:CTL0.CLK_LOSS_EN</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// 0: Clock loss is ignored</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// 1: Clock loss generates system reset</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac35c697c3889c3be150e2e1b8ef0f5a2">  288</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_CLK_LOSS_EN                             0x00000010</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a60192ab0cc490fe0919bcddabc0f282e">  289</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_CLK_LOSS_EN_BITN                                 4</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a9114bc44266bdb8f23bd44c9ad31dba1">  290</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_CLK_LOSS_EN_M                           0x00000010</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ad63d7fec20438428cd66ea3853d9e588">  291</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_CLK_LOSS_EN_S                                    4</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// Field:   [3:1] RESET_SRC</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// Shows the source of the last system reset:</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// Occurrence of one of the reset sources may trigger several other reset</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// sources as essential parts of the system are undergoing reset. This field</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// will report the root cause of the reset (not the other resets that are</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// consequence of the system reset).</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// To support this feature the actual register is not captured before the reset</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// source being released. If a new reset source is triggered, in a window of</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// four  32 kHz periods after the previous has been released,  this register</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// may indicate Power on reset as source.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// WARMRESET                Software reset via PRCM warm reset request</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// SYSRESET                 Software reset via SYSRESET register</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// CLK_LOSS                 Clock loss detect</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// VDDR_LOSS                Brown out detect on VDDR</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// VDD_LOSS                 Brown out detect on VDD</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// VDDS_LOSS                Brown out detect on VDDS</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// PIN_RESET                Reset pin</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// PWR_ON                   Power on reset</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a87c73ee38dc7e27f73c18cee2797a46e">  313</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_W                                      3</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5f3fef4a4434cb4bc030f5b0d7e16ebc">  314</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_M                             0x0000000E</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a97a3bded215e9e061824d7610d1c8714">  315</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_S                                      1</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a5560aff4520363fc84a0c4805e01f7f5">  316</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_WARMRESET                     0x0000000E</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a070b444e53e1d0f7d7f3ddacd5cf1d7b">  317</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_SYSRESET                      0x0000000C</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a2ff8f96d7f7eaf29ac85fa1b663d2663">  318</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_CLK_LOSS                      0x0000000A</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a836cb10c18417e63fa9dd52996e693d4">  319</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_VDDR_LOSS                     0x00000008</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#adfb1e8b060b943ed63d23936af72e8e1">  320</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_VDD_LOSS                      0x00000006</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a3e131f0c411157bb02959073e07adcb4">  321</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_VDDS_LOSS                     0x00000004</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a27966f550f425026c4fbb911576b5ad9">  322</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_PIN_RESET                     0x00000002</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ac109feac002b549545dd8c04fa25bbc9">  323</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_RESETCTL_RESET_SRC_PWR_ON                        0x00000000</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// Register: AON_SYSCTL_O_SLEEPCTL</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// Field:     [0] IO_PAD_SLEEP_DIS</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// Controls the I/O pad sleep mode. The boot code will set this bitfield</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// automatically unless waking up from a SHUTDOWN ( RESETCTL.WU_FROM_SD is set</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// ).</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// 0: I/O pad sleep mode is enabled, ie all pads are latched and can not</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// toggle.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// 1: I/O pad sleep mode is disabled</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Application software may want to reconfigure the state for all IO&#39;s before</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// setting this bitfield upon waking up from a SHUTDOWN.</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a8de5b0a3bc9a3cc590cbae99d27bf6c5">  342</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_SLEEPCTL_IO_PAD_SLEEP_DIS                        0x00000001</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#a52ad5d2d880f9da147a23b99ecd82acc">  343</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_SLEEPCTL_IO_PAD_SLEEP_DIS_BITN                            0</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ab26e3ce50ef0b612fcbbce503bce21ee">  344</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_SLEEPCTL_IO_PAD_SLEEP_DIS_M                      0x00000001</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__aon__sysctl_8h.html#ad6098c76910deabf50955f20912e71aa">  345</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_SLEEPCTL_IO_PAD_SLEEP_DIS_S                               0</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#endif // __AON_SYSCTL__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
