$date
	Sun Apr 13 15:01:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 1 $ rst $end
$var reg 3 % val [2:0] $end
$scope module dut $end
$var wire 1 ! parity $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
bx %
1$
bx #
0"
x!
$end
#10
b0 #
1"
#20
0"
0$
#30
0!
0&
0'
0(
b0 %
1"
#40
0"
#50
1!
1(
b1 %
1"
b1 #
#60
0"
#70
1!
1'
0(
b10 %
1"
b10 #
#80
0"
#90
0!
1(
b11 %
1"
b11 #
#100
0"
#110
1!
1&
0'
0(
b100 %
1"
b100 #
#120
0"
#130
0!
1(
b101 %
1"
b101 #
#140
0"
#150
0!
1'
0(
b110 %
1"
b110 #
#160
0"
#170
1!
1(
b111 %
1"
b111 #
#180
0"
#190
1"
b1000 #
