Classic Timing Analyzer report for ProjetoCPU
Thu Oct 17 12:21:16 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.417 ns                        ; Controle:inst4|ALUControl[0] ; S[30]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 99.74 MHz ( period = 10.026 ns ) ; Controle:inst4|ALUControl[0] ; Banco_reg:Reg_Control|Reg9[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 99.74 MHz ( period = 10.026 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.874 ns                ;
; N/A                                     ; 100.27 MHz ( period = 9.973 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.29 MHz ( period = 9.971 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.821 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.772 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.770 ns                ;
; N/A                                     ; 100.97 MHz ( period = 9.904 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.750 ns                ;
; N/A                                     ; 100.99 MHz ( period = 9.902 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.748 ns                ;
; N/A                                     ; 101.62 MHz ( period = 9.841 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.688 ns                ;
; N/A                                     ; 102.01 MHz ( period = 9.803 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 102.03 MHz ( period = 9.801 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 102.17 MHz ( period = 9.788 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.635 ns                ;
; N/A                                     ; 102.52 MHz ( period = 9.754 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 102.63 MHz ( period = 9.744 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 102.82 MHz ( period = 9.726 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 102.84 MHz ( period = 9.724 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.570 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 103.08 MHz ( period = 9.701 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.547 ns                ;
; N/A                                     ; 103.16 MHz ( period = 9.694 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.547 ns                ;
; N/A                                     ; 103.18 MHz ( period = 9.692 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.545 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.540 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.541 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.538 ns                ;
; N/A                                     ; 103.24 MHz ( period = 9.686 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.539 ns                ;
; N/A                                     ; 103.25 MHz ( period = 9.685 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 103.27 MHz ( period = 9.683 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; Instr_Reg:IRWrite|Instr15_0[5]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 103.38 MHz ( period = 9.673 ns )                    ; Instr_Reg:IRWrite|Instr15_0[5]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.513 ns                ;
; N/A                                     ; 103.44 MHz ( period = 9.667 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.511 ns                ;
; N/A                                     ; 103.44 MHz ( period = 9.667 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.511 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.496 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 103.69 MHz ( period = 9.644 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.491 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.497 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; Registrador:B_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.482 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; Registrador:B_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 103.81 MHz ( period = 9.633 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.474 ns                ;
; N/A                                     ; 103.97 MHz ( period = 9.618 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.465 ns                ;
; N/A                                     ; 103.99 MHz ( period = 9.616 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.460 ns                ;
; N/A                                     ; 104.01 MHz ( period = 9.614 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 104.01 MHz ( period = 9.614 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 104.08 MHz ( period = 9.608 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 104.11 MHz ( period = 9.605 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.455 ns                ;
; N/A                                     ; 104.11 MHz ( period = 9.605 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.455 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 104.23 MHz ( period = 9.594 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.442 ns                ;
; N/A                                     ; 104.26 MHz ( period = 9.591 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 104.28 MHz ( period = 9.590 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 104.34 MHz ( period = 9.584 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.437 ns                ;
; N/A                                     ; 104.38 MHz ( period = 9.580 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.427 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 104.47 MHz ( period = 9.572 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.409 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 104.50 MHz ( period = 9.569 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 104.66 MHz ( period = 9.555 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 104.74 MHz ( period = 9.547 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 104.74 MHz ( period = 9.547 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.388 ns                ;
; N/A                                     ; 104.74 MHz ( period = 9.547 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 104.76 MHz ( period = 9.546 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 104.88 MHz ( period = 9.535 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 104.99 MHz ( period = 9.525 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 105.02 MHz ( period = 9.522 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.366 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.373 ns                ;
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 105.09 MHz ( period = 9.516 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.349 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.353 ns                ;
; N/A                                     ; 105.16 MHz ( period = 9.509 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.359 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 105.21 MHz ( period = 9.505 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.352 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.346 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.353 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 105.27 MHz ( period = 9.499 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.334 ns                ;
; N/A                                     ; 105.30 MHz ( period = 9.497 ns )                    ; Registrador:A_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 105.32 MHz ( period = 9.495 ns )                    ; Registrador:A_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.348 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Instr_Reg:IRWrite|Instr15_0[5]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.348 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.332 ns                ;
; N/A                                     ; 105.45 MHz ( period = 9.483 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 105.45 MHz ( period = 9.483 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 105.45 MHz ( period = 9.483 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.336 ns                ;
; N/A                                     ; 105.46 MHz ( period = 9.482 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 105.51 MHz ( period = 9.478 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.324 ns                ;
; N/A                                     ; 105.56 MHz ( period = 9.473 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 105.57 MHz ( period = 9.472 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.298 ns                ;
; N/A                                     ; 105.59 MHz ( period = 9.471 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.320 ns                ;
; N/A                                     ; 105.60 MHz ( period = 9.470 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.320 ns                ;
; N/A                                     ; 105.60 MHz ( period = 9.470 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.319 ns                ;
; N/A                                     ; 105.60 MHz ( period = 9.470 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 105.61 MHz ( period = 9.469 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 105.62 MHz ( period = 9.468 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.320 ns                ;
; N/A                                     ; 105.62 MHz ( period = 9.468 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 105.63 MHz ( period = 9.467 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 105.63 MHz ( period = 9.467 ns )                    ; Registrador:B_Control|Saida[1]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.320 ns                ;
; N/A                                     ; 105.64 MHz ( period = 9.466 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 105.65 MHz ( period = 9.465 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.319 ns                ;
; N/A                                     ; 105.67 MHz ( period = 9.463 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 105.69 MHz ( period = 9.462 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.311 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.305 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 105.78 MHz ( period = 9.454 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 105.79 MHz ( period = 9.453 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.303 ns                ;
; N/A                                     ; 105.79 MHz ( period = 9.453 ns )                    ; Registrador:B_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.294 ns                ;
; N/A                                     ; 105.83 MHz ( period = 9.449 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.284 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 105.85 MHz ( period = 9.447 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.276 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.288 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.288 ns                ;
; N/A                                     ; 106.04 MHz ( period = 9.430 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 106.04 MHz ( period = 9.430 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 106.06 MHz ( period = 9.429 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.282 ns                ;
; N/A                                     ; 106.11 MHz ( period = 9.424 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 106.11 MHz ( period = 9.424 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.272 ns                ;
; N/A                                     ; 106.13 MHz ( period = 9.422 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.271 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 106.16 MHz ( period = 9.420 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.268 ns                ;
; N/A                                     ; 106.16 MHz ( period = 9.420 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 106.18 MHz ( period = 9.418 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.267 ns                ;
; N/A                                     ; 106.18 MHz ( period = 9.418 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 106.20 MHz ( period = 9.416 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.265 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 106.24 MHz ( period = 9.413 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.246 ns                ;
; N/A                                     ; 106.24 MHz ( period = 9.413 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.270 ns                ;
; N/A                                     ; 106.25 MHz ( period = 9.412 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.257 ns                ;
; N/A                                     ; 106.28 MHz ( period = 9.409 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; Instr_Reg:IRWrite|Instr15_0[5]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 106.36 MHz ( period = 9.402 ns )                    ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.254 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 106.39 MHz ( period = 9.399 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 106.43 MHz ( period = 9.396 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 106.44 MHz ( period = 9.395 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 106.54 MHz ( period = 9.386 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.55 MHz ( period = 9.385 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 106.55 MHz ( period = 9.385 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 106.59 MHz ( period = 9.382 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.59 MHz ( period = 9.382 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.64 MHz ( period = 9.377 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 106.66 MHz ( period = 9.376 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.218 ns                ;
; N/A                                     ; 106.68 MHz ( period = 9.374 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 106.69 MHz ( period = 9.373 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 106.69 MHz ( period = 9.373 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.218 ns                ;
; N/A                                     ; 106.72 MHz ( period = 9.370 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 106.73 MHz ( period = 9.369 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.195 ns                ;
; N/A                                     ; 106.73 MHz ( period = 9.369 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 106.75 MHz ( period = 9.368 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 106.76 MHz ( period = 9.367 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 106.76 MHz ( period = 9.367 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 106.77 MHz ( period = 9.366 ns )                    ; Registrador:B_Control|Saida[3]~DUPLICATE ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.206 ns                ;
; N/A                                     ; 106.83 MHz ( period = 9.361 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.210 ns                ;
; N/A                                     ; 106.83 MHz ( period = 9.361 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 106.84 MHz ( period = 9.360 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 106.93 MHz ( period = 9.352 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.180 ns                ;
; N/A                                     ; 106.94 MHz ( period = 9.351 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 106.94 MHz ( period = 9.351 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 106.96 MHz ( period = 9.349 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 106.97 MHz ( period = 9.348 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.193 ns                ;
; N/A                                     ; 106.97 MHz ( period = 9.348 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 106.99 MHz ( period = 9.347 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.191 ns                ;
; N/A                                     ; 107.00 MHz ( period = 9.346 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 107.01 MHz ( period = 9.345 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.174 ns                ;
; N/A                                     ; 107.02 MHz ( period = 9.344 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 107.02 MHz ( period = 9.344 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.188 ns                ;
; N/A                                     ; 107.03 MHz ( period = 9.343 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 107.10 MHz ( period = 9.337 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 107.12 MHz ( period = 9.335 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 107.12 MHz ( period = 9.335 ns )                    ; Registrador:A_Control|Saida[3]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 107.15 MHz ( period = 9.333 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.176 ns                ;
; N/A                                     ; 107.15 MHz ( period = 9.333 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.177 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 107.17 MHz ( period = 9.331 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 107.17 MHz ( period = 9.331 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 107.17 MHz ( period = 9.331 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 107.19 MHz ( period = 9.329 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.164 ns                ;
; N/A                                     ; 107.19 MHz ( period = 9.329 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.176 ns                ;
; N/A                                     ; 107.19 MHz ( period = 9.329 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.176 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.417 ns  ; Controle:inst4|ALUControl[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.364 ns  ; Controle:inst4|ALUControl[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.320 ns  ; Controle:inst4|ALUSrcB[1]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.317 ns  ; Controle:inst4|ALUControl[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.295 ns  ; Controle:inst4|ALUSrcB[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.264 ns  ; Controle:inst4|ALUControl[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.220 ns  ; Controle:inst4|ALUSrcB[1]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.195 ns  ; Controle:inst4|ALUSrcB[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.194 ns  ; Controle:inst4|ALUControl[2]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.117 ns  ; Registrador:B_Control|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.094 ns  ; Controle:inst4|ALUControl[2]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.085 ns  ; Registrador:A_Control|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.081 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.079 ns  ; Registrador:B_Control|Saida[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.076 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.066 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.040 ns  ; Controle:inst4|ALUControl[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.031 ns  ; Controle:inst4|ALUSrcA[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.029 ns  ; Registrador:B_Control|Saida[3]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.017 ns  ; Registrador:B_Control|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.987 ns  ; Controle:inst4|ALUControl[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.985 ns  ; Registrador:A_Control|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.981 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.979 ns  ; Registrador:B_Control|Saida[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.966 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.943 ns  ; Controle:inst4|ALUSrcB[1]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.931 ns  ; Controle:inst4|ALUSrcA[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.929 ns  ; Registrador:B_Control|Saida[3]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.918 ns  ; Controle:inst4|ALUSrcB[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.888 ns  ; Registrador:A_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.861 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.860 ns  ; Registrador:B_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.856 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.846 ns  ; Registrador:PCWrite|Saida[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.817 ns  ; Controle:inst4|ALUControl[2]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.803 ns  ; Registrador:A_Control|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.793 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.788 ns  ; Registrador:A_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.761 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.760 ns  ; Registrador:B_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.756 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.746 ns  ; Registrador:PCWrite|Saida[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.740 ns  ; Registrador:B_Control|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.708 ns  ; Registrador:A_Control|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.704 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.703 ns  ; Registrador:A_Control|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.702 ns  ; Registrador:B_Control|Saida[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.699 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.693 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.689 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.683 ns  ; Registrador:PCWrite|Saida[7]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.674 ns  ; Registrador:B_Control|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.654 ns  ; Controle:inst4|ALUSrcA[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.652 ns  ; Registrador:B_Control|Saida[3]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.642 ns  ; Registrador:PCWrite|Saida[2]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.636 ns  ; Instr_Reg:IRWrite|Instr15_0[12]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.634 ns  ; Registrador:B_Control|Saida[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.611 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.587 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.583 ns  ; Registrador:PCWrite|Saida[7]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.574 ns  ; Registrador:B_Control|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Registrador:B_Control|Saida[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.547 ns  ; Registrador:A_Control|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.545 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.542 ns  ; Registrador:PCWrite|Saida[2]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.536 ns  ; Instr_Reg:IRWrite|Instr15_0[12]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.534 ns  ; Registrador:B_Control|Saida[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.512 ns  ; Registrador:PCWrite|Saida[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.511 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.511 ns  ; Registrador:A_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.506 ns  ; Registrador:PCWrite|Saida[4]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.487 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.484 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.483 ns  ; Registrador:B_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.479 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.473 ns  ; Instr_Reg:IRWrite|Instr15_0[10]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.469 ns  ; Registrador:PCWrite|Saida[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.465 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.455 ns  ; Instr_Reg:IRWrite|Instr15_0[13]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.455 ns  ; Registrador:B_Control|Saida[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.447 ns  ; Registrador:A_Control|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.438 ns  ; Registrador:A_Control|Saida[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; Registrador:A_Control|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.423 ns  ; Registrador:B_Control|Saida[13]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.420 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.416 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.413 ns  ; Controle:inst4|ALUControl[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.412 ns  ; Registrador:PCWrite|Saida[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.406 ns  ; Registrador:PCWrite|Saida[4]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.385 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.380 ns  ; Registrador:B_Control|Saida[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.373 ns  ; Instr_Reg:IRWrite|Instr15_0[10]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.365 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.360 ns  ; Controle:inst4|ALUControl[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.358 ns  ; Registrador:PCWrite|Saida[9]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.355 ns  ; Instr_Reg:IRWrite|Instr15_0[13]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.347 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.340 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.338 ns  ; Registrador:A_Control|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.331 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.328 ns  ; Registrador:B_Control|Saida[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.326 ns  ; Registrador:PCWrite|Saida[6]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.323 ns  ; Registrador:B_Control|Saida[13]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.320 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.316 ns  ; Controle:inst4|ALUSrcB[1]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.312 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.306 ns  ; Registrador:PCWrite|Saida[7]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.297 ns  ; Registrador:B_Control|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.291 ns  ; Controle:inst4|ALUSrcB[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.285 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.280 ns  ; Registrador:B_Control|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.276 ns  ; Registrador:B_Control|Saida[10]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.265 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.265 ns  ; Registrador:PCWrite|Saida[2]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.263 ns  ; Controle:inst4|ALUControl[0]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.259 ns  ; Instr_Reg:IRWrite|Instr15_0[12]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.258 ns  ; Registrador:PCWrite|Saida[9]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.257 ns  ; Registrador:B_Control|Saida[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.247 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.240 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.234 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.231 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.228 ns  ; Registrador:B_Control|Saida[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.226 ns  ; Registrador:A_Control|Saida[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.226 ns  ; Registrador:PCWrite|Saida[6]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.212 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.210 ns  ; Controle:inst4|ALUControl[1]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.210 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.202 ns  ; Registrador:A_Control|Saida[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; Controle:inst4|ALUControl[2]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.178 ns  ; Registrador:B_Control|Saida[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.176 ns  ; Registrador:B_Control|Saida[10]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.173 ns  ; Controle:inst4|ALUControl[0]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.170 ns  ; Registrador:A_Control|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.168 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.166 ns  ; Controle:inst4|ALUSrcB[1]                ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.165 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.141 ns  ; Controle:inst4|ALUSrcB[0]                ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.135 ns  ; Registrador:PCWrite|Saida[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.129 ns  ; Registrador:PCWrite|Saida[4]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.126 ns  ; Registrador:A_Control|Saida[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.122 ns  ; Controle:inst4|ALUControl[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Controle:inst4|ALUControl[1]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.113 ns  ; Registrador:B_Control|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.102 ns  ; Registrador:A_Control|Saida[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.096 ns  ; Instr_Reg:IRWrite|Instr15_0[10]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.088 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.085 ns  ; Registrador:A_Control|Saida[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.081 ns  ; Registrador:A_Control|Saida[3]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.078 ns  ; Instr_Reg:IRWrite|Instr15_0[13]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.077 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.076 ns  ; Controle:inst4|ALUSrcB[1]                ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:B_Control|Saida[2]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.072 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.071 ns  ; Registrador:PCWrite|Saida[11]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.069 ns  ; Controle:inst4|ALUControl[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.066 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.066 ns  ; Registrador:B_Control|Saida[11]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.062 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.061 ns  ; Registrador:A_Control|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.057 ns  ; Registrador:A_Control|Saida[11]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.051 ns  ; Controle:inst4|ALUSrcB[0]                ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.046 ns  ; Registrador:B_Control|Saida[13]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.043 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.040 ns  ; Controle:inst4|ALUControl[2]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.036 ns  ; Registrador:B_Control|Saida[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.027 ns  ; Controle:inst4|ALUSrcA[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.025 ns  ; Controle:inst4|ALUSrcB[1]                ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.025 ns  ; Registrador:B_Control|Saida[3]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.008 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.003 ns  ; Registrador:B_Control|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.000 ns  ; Controle:inst4|ALUSrcB[0]                ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.998 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.985 ns  ; Registrador:A_Control|Saida[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.981 ns  ; Registrador:PCWrite|Saida[9]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.971 ns  ; Registrador:A_Control|Saida[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.971 ns  ; Registrador:PCWrite|Saida[11]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.970 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.966 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.966 ns  ; Registrador:B_Control|Saida[11]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.963 ns  ; Registrador:B_Control|Saida[0]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.963 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.957 ns  ; Registrador:A_Control|Saida[11]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.954 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.951 ns  ; Registrador:B_Control|Saida[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.950 ns  ; Controle:inst4|ALUControl[2]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.950 ns  ; Instr_Reg:IRWrite|Instr15_0[14]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.949 ns  ; Registrador:PCWrite|Saida[6]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.945 ns  ; Registrador:PCWrite|Saida[8]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:B_Control|Saida[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.935 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.931 ns  ; Registrador:A_Control|Saida[3]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.927 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.925 ns  ; Registrador:B_Control|Saida[2]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.924 ns  ; Controle:inst4|ALUControl[0]             ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.922 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.912 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 14.899 ns  ; Controle:inst4|ALUControl[2]             ; S[26]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 17 12:21:15 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 99.74 MHz between source register "Controle:inst4|ALUControl[0]" and destination register "Banco_reg:Reg_Control|Reg9[0]" (period= 10.026 ns)
    Info: + Longest register to register delay is 9.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y28_N21; Fanout = 73; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(0.273 ns) + CELL(0.228 ns) = 0.501 ns; Loc. = LCCOMB_X36_Y28_N8; Fanout = 34; COMB Node = 'Ula32:ALUControl|Mux55~0'
        Info: 3: + IC(0.298 ns) + CELL(0.378 ns) = 1.177 ns; Loc. = LCCOMB_X36_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux62~0'
        Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 1.909 ns; Loc. = LCCOMB_X37_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.231 ns) + CELL(0.053 ns) = 2.193 ns; Loc. = LCCOMB_X37_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~21'
        Info: 6: + IC(0.201 ns) + CELL(0.053 ns) = 2.447 ns; Loc. = LCCOMB_X37_Y28_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.712 ns; Loc. = LCCOMB_X37_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~4'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.986 ns; Loc. = LCCOMB_X37_Y28_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~5'
        Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 3.251 ns; Loc. = LCCOMB_X37_Y28_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 3.514 ns; Loc. = LCCOMB_X37_Y28_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 11: + IC(0.804 ns) + CELL(0.053 ns) = 4.371 ns; Loc. = LCCOMB_X41_Y27_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~8'
        Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 4.656 ns; Loc. = LCCOMB_X41_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~9'
        Info: 13: + IC(0.212 ns) + CELL(0.053 ns) = 4.921 ns; Loc. = LCCOMB_X41_Y27_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~10'
        Info: 14: + IC(0.212 ns) + CELL(0.053 ns) = 5.186 ns; Loc. = LCCOMB_X41_Y27_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~11'
        Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.454 ns; Loc. = LCCOMB_X41_Y27_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[21]~12'
        Info: 16: + IC(0.234 ns) + CELL(0.053 ns) = 5.741 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[23]~13'
        Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 6.009 ns; Loc. = LCCOMB_X41_Y27_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~14'
        Info: 18: + IC(0.478 ns) + CELL(0.053 ns) = 6.540 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~15'
        Info: 19: + IC(0.278 ns) + CELL(0.346 ns) = 7.164 ns; Loc. = LCCOMB_X45_Y27_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~16'
        Info: 20: + IC(0.288 ns) + CELL(0.346 ns) = 7.798 ns; Loc. = LCCOMB_X45_Y27_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[31]~17'
        Info: 21: + IC(0.632 ns) + CELL(0.053 ns) = 8.483 ns; Loc. = LCCOMB_X45_Y25_N30; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 22: + IC(1.084 ns) + CELL(0.309 ns) = 9.876 ns; Loc. = LCFF_X45_Y25_N27; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg9[0]'
        Info: Total cell delay = 2.768 ns ( 28.03 % )
        Info: Total interconnect delay = 7.108 ns ( 71.97 % )
    Info: - Smallest clock skew is 0.034 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.976 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.151 ns) + CELL(0.618 ns) = 2.976 ns; Loc. = LCFF_X45_Y25_N27; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg9[0]'
            Info: Total cell delay = 1.482 ns ( 49.80 % )
            Info: Total interconnect delay = 1.494 ns ( 50.20 % )
        Info: - Longest clock path from clock "clk" to source register is 2.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 2.942 ns; Loc. = LCFF_X36_Y28_N21; Fanout = 73; REG Node = 'Controle:inst4|ALUControl[0]'
            Info: Total cell delay = 1.482 ns ( 50.37 % )
            Info: Total interconnect delay = 1.460 ns ( 49.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[30]" through register "Controle:inst4|ALUControl[0]" is 16.417 ns
    Info: + Longest clock path from clock "clk" to source register is 2.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1469; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 2.942 ns; Loc. = LCFF_X36_Y28_N21; Fanout = 73; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: Total cell delay = 1.482 ns ( 50.37 % )
        Info: Total interconnect delay = 1.460 ns ( 49.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.381 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y28_N21; Fanout = 73; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(0.273 ns) + CELL(0.228 ns) = 0.501 ns; Loc. = LCCOMB_X36_Y28_N8; Fanout = 34; COMB Node = 'Ula32:ALUControl|Mux55~0'
        Info: 3: + IC(0.298 ns) + CELL(0.378 ns) = 1.177 ns; Loc. = LCCOMB_X36_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux62~0'
        Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 1.909 ns; Loc. = LCCOMB_X37_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.231 ns) + CELL(0.053 ns) = 2.193 ns; Loc. = LCCOMB_X37_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~21'
        Info: 6: + IC(0.201 ns) + CELL(0.053 ns) = 2.447 ns; Loc. = LCCOMB_X37_Y28_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.712 ns; Loc. = LCCOMB_X37_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~4'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.986 ns; Loc. = LCCOMB_X37_Y28_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~5'
        Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 3.251 ns; Loc. = LCCOMB_X37_Y28_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 3.514 ns; Loc. = LCCOMB_X37_Y28_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 11: + IC(0.804 ns) + CELL(0.053 ns) = 4.371 ns; Loc. = LCCOMB_X41_Y27_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~8'
        Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 4.656 ns; Loc. = LCCOMB_X41_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~9'
        Info: 13: + IC(0.212 ns) + CELL(0.053 ns) = 4.921 ns; Loc. = LCCOMB_X41_Y27_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~10'
        Info: 14: + IC(0.212 ns) + CELL(0.053 ns) = 5.186 ns; Loc. = LCCOMB_X41_Y27_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~11'
        Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.454 ns; Loc. = LCCOMB_X41_Y27_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[21]~12'
        Info: 16: + IC(0.234 ns) + CELL(0.053 ns) = 5.741 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[23]~13'
        Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 6.009 ns; Loc. = LCCOMB_X41_Y27_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~14'
        Info: 18: + IC(0.478 ns) + CELL(0.053 ns) = 6.540 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~15'
        Info: 19: + IC(0.278 ns) + CELL(0.346 ns) = 7.164 ns; Loc. = LCCOMB_X45_Y27_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~16'
        Info: 20: + IC(0.288 ns) + CELL(0.346 ns) = 7.798 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux1~1'
        Info: 21: + IC(3.419 ns) + CELL(2.164 ns) = 13.381 ns; Loc. = PIN_L32; Fanout = 0; PIN Node = 'S[30]'
        Info: Total cell delay = 4.570 ns ( 34.15 % )
        Info: Total interconnect delay = 8.811 ns ( 65.85 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4401 megabytes
    Info: Processing ended: Thu Oct 17 12:21:16 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


