 ** Message System Log
 ** Database: 
 ** Date:   Wed Jan 21 12:37:33 2015


****************
Macro Parameters
****************

Name                            : cmp_constant_4b
Family                          : ProASIC3
Output Format                   : VERILOG
Type                            : Constant Decoder
AEB                             : Active Low
Insert Regs                     : No
Insert Pads                     : No
Clock Edge                      : Rise
width                           : 4
Constant                        : 1001
Radix                           : Binary

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      2  Total:  24576   (0.01%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to
F:/Project/tmp/2DNMRECBP/Final_One/2D_NMR_EC_FPGA_150114/smartgen\cmp_constan\
t_4b\cmp_constant_4b.v.

 ** Log Ended:   Wed Jan 21 12:37:33 2015

