// Seed: 2334578301
module module_0 (
    id_1,
    id_2
);
  inout supply0 id_2;
  inout wire id_1;
  logic id_3, id_4;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd0,
    parameter id_4  = 32'd8
) (
    input tri id_0,
    output tri id_1,
    input supply1 id_2#(
        .id_11(1'b0),
        .id_12(1)
    ),
    input tri id_3,
    input wire _id_4,
    input wand id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply1 id_8
    , _id_13,
    output tri1 id_9
);
  timeunit 1ps;
  and primCall (id_1, id_14, id_5, id_6);
  wire [id_13 : id_4] id_14;
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
