// Seed: 1380259526
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  always @(posedge 1) id_1 = id_0 + 1;
endmodule
