# üöÄ Chapter 8: Build Your Own Advanced Verilog Skills
## Functions ‡¶•‡ßá‡¶ï‡ßá Generate - Professional HDL Mastery!

> **"Basic Verilog builds circuits. Advanced Verilog builds processors. Time to level up!"**
>
> **"Basic Verilog circuits ‡¶¨‡¶æ‡¶®‡¶æ‡¶Ø‡¶º‡•§ Advanced Verilog processors ‡¶¨‡¶æ‡¶®‡¶æ‡¶Ø‡¶º‡•§ ‡¶è‡¶¨‡¶æ‡¶∞ level up ‡¶ï‡¶∞‡ßã!"**

---

## üéØ ‡¶è‡¶á Chapter ‡¶è ‡¶§‡ßÅ‡¶Æ‡¶ø ‡¶¨‡¶æ‡¶®‡¶æ‡¶¨‡ßá:

```
‚úÖ Functions - reusable computation
‚úÖ Tasks - complex operations
‚úÖ Generate blocks - parameterized hardware
‚úÖ Parameters - configurable modules
‚úÖ Compiler directives - conditional compilation
‚úÖ Memory arrays - RAM/ROM modeling
‚úÖ Advanced synthesis concepts
‚úÖ ‡¶§‡ßã‡¶Æ‡¶æ‡¶∞ processor ‡¶è‡¶∞ reusable components! üéâ
```

**Time Required:** 1 week (4-5 hours/day)  
**Tools Needed:** Text editor, Icarus Verilog, GTKWave

---

## üöÄ Quick Win - 5 ‡¶Æ‡¶ø‡¶®‡¶ø‡¶ü‡ßá ‡¶§‡ßã‡¶Æ‡¶æ‡¶∞ First Function!

### ‡¶è‡¶ñ‡¶®‡¶á ‡¶≤‡ßá‡¶ñ‡ßã - Parity Function:

```verilog
module parity_checker(
    input [7:0] data,
    output parity
);
    // Function to calculate parity
    function automatic parity_calc;
        input [7:0] data_in;
        integer i;
        begin
            parity_calc = 0;
            for (i = 0; i < 8; i = i + 1)
                parity_calc = parity_calc ^ data_in[i];
        end
    endfunction
    
    // Use the function
    assign parity = parity_calc(data);
endmodule
```

üéâ **Congratulations! ‡¶§‡ßÅ‡¶Æ‡¶ø reusable function ‡¶≤‡¶ø‡¶ñ‡ßá‡¶õ‡ßã!**

---

## ‡ßÆ.‡ßß Functions - Reusable Computations

### What are Functions?

```verilog
Function:
‚úÖ Returns single value
‚úÖ Combinational logic only
‚úÖ No timing control (#, @)
‚úÖ Can have local variables
‚úÖ Reusable code

Like C functions, but creates hardware!
```

### Basic Function Syntax:

```verilog
function [return_width-1:0] function_name;
    input [width-1:0] input1;
    input [width-1:0] input2;
    // local variables
    integer i;
    begin
        // function body
        function_name = result;
    end
endfunction
```

### Example 1 - Maximum of Two Numbers:

```verilog
module max_finder(
    input [7:0] a, b,
    output [7:0] max_val
);
    // Function to find maximum
    function [7:0] max;
        input [7:0] x, y;
        begin
            max = (x > y) ? x : y;
        end
    endfunction
    
    assign max_val = max(a, b);
endmodule
```

### Example 2 - Count Leading Zeros:

```verilog
function integer count_leading_zeros;
    input [31:0] data;
    integer i;
    begin
        count_leading_zeros = 0;
        for (i = 31; i >= 0; i = i - 1) begin
            if (data[i] == 0)
                count_leading_zeros = count_leading_zeros + 1;
            else
                i = -1; // Exit loop
        end
    end
endfunction

// Usage
wire [5:0] clz;
assign clz = count_leading_zeros(data_in);
```

### Example 3 - Gray to Binary Conversion:

```verilog
function [3:0] gray_to_binary;
    input [3:0] gray;
    integer i;
    begin
        gray_to_binary[3] = gray[3];
        for (i = 2; i >= 0; i = i - 1)
            gray_to_binary[i] = gray_to_binary[i+1] ^ gray[i];
    end
endfunction
```

### Automatic Functions (Recursive):

```verilog
// Factorial using recursion
function automatic integer factorial;
    input integer n;
    begin
        if (n <= 1)
            factorial = 1;
        else
            factorial = n * factorial(n - 1);
    end
endfunction

// Usage (only for constants in synthesis!)
localparam FACT_5 = factorial(5); // 120
```

---

## ‡ßÆ.‡ß® Tasks - Complex Operations

### Functions vs Tasks:

```verilog
Function:
‚úÖ Returns ONE value
‚ùå No timing control
‚ùå No output/inout
‚úÖ Combinational

Task:
‚úÖ Multiple outputs
‚úÖ Timing control (#, @)
‚úÖ output/inout ports
‚úÖ Sequential operations
```

### Basic Task Syntax:

```verilog
task task_name;
    input [width-1:0] in1;
    output [width-1:0] out1;
    inout [width-1:0] inout1;
    begin
        // task body
        out1 = ...;
    end
endtask
```

### Example 1 - UART Transmit Task:

```verilog
module uart_tx(
    input clk,
    input [7:0] data,
    input send,
    output reg tx
);
    // Task to send one bit
    task send_bit;
        input bit_value;
        begin
            tx = bit_value;
            repeat(BAUD_TICKS) @(posedge clk);
        end
    endtask
    
    // Task to send byte
    task send_byte;
        input [7:0] byte_data;
        integer i;
        begin
            send_bit(0);  // Start bit
            for (i = 0; i < 8; i = i + 1)
                send_bit(byte_data[i]);  // Data bits
            send_bit(1);  // Stop bit
        end
    endtask
    
    always @(posedge clk) begin
        if (send)
            send_byte(data);
    end
endmodule
```

### Example 2 - Bus Write Task:

```verilog
task bus_write;
    input [31:0] address;
    input [31:0] data;
    begin
        @(posedge clk);
        addr <= address;
        write_en <= 1;
        data_out <= data;
        @(posedge clk);
        write_en <= 0;
    end
endtask

// Usage in testbench
initial begin
    bus_write(32'h1000, 32'hDEADBEEF);
    bus_write(32'h1004, 32'hCAFEBABE);
end
```

### Example 3 - Memory Initialization Task:

```verilog
task init_memory;
    input [7:0] init_value;
    integer i;
    begin
        for (i = 0; i < MEM_SIZE; i = i + 1)
            memory[i] = init_value;
        $display("Memory initialized with 0x%h", init_value);
    end
endtask
```

---

## ‡ßÆ.‡ß© Parameters - Configurable Modules

### What are Parameters?

```verilog
Parameter:
‚úÖ Compile-time constants
‚úÖ Configurable module width
‚úÖ Reusable modules
‚úÖ No runtime overhead
```

### Basic Parameter Usage:

```verilog
module adder #(
    parameter WIDTH = 8  // Default 8-bit
)(
    input  [WIDTH-1:0] a, b,
    output [WIDTH:0]   sum
);
    assign sum = a + b;
endmodule

// Instantiation with different widths
adder #(.WIDTH(16)) adder16(...);  // 16-bit
adder #(.WIDTH(32)) adder32(...);  // 32-bit
```

### Multiple Parameters:

```verilog
module fifo #(
    parameter DATA_WIDTH = 8,
    parameter DEPTH      = 16,
    parameter ADDR_WIDTH = $clog2(DEPTH)  // Calculated!
)(
    input                    clk,
    input  [DATA_WIDTH-1:0]  data_in,
    output [DATA_WIDTH-1:0]  data_out,
    // ...
);
    reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];
    // ...
endmodule
```

### localparam vs parameter:

```verilog
module my_module #(
    parameter WIDTH = 8
)(
    // ports
);
    // localparam - cannot be overridden
    localparam HALF_WIDTH = WIDTH / 2;
    localparam MAX_VALUE  = (1 << WIDTH) - 1;
    
    // Use in code
    wire [HALF_WIDTH-1:0] lower_half;
    wire [MAX_VALUE:0]    wide_signal;
endmodule
```

### Parameterized Register File:

```verilog
module register_file #(
    parameter DATA_WIDTH = 32,
    parameter NUM_REGS   = 32,
    parameter ADDR_WIDTH = $clog2(NUM_REGS)
)(
    input                       clk,
    input  [ADDR_WIDTH-1:0]     read_addr1,
    input  [ADDR_WIDTH-1:0]     read_addr2,
    output [DATA_WIDTH-1:0]     read_data1,
    output [DATA_WIDTH-1:0]     read_data2,
    input  [ADDR_WIDTH-1:0]     write_addr,
    input  [DATA_WIDTH-1:0]     write_data,
    input                       write_en
);
    reg [DATA_WIDTH-1:0] registers [0:NUM_REGS-1];
    
    // Read (combinational)
    assign read_data1 = registers[read_addr1];
    assign read_data2 = registers[read_addr2];
    
    // Write (sequential)
    always @(posedge clk) begin
        if (write_en)
            registers[write_addr] <= write_data;
    end
endmodule

// Usage
register_file #(
    .DATA_WIDTH(32),
    .NUM_REGS(32)
) rf(...);
```

---

## ‡ßÆ.‡ß™ Generate Blocks - Hardware Replication

### What is Generate?

```verilog
Generate:
‚úÖ Replicate hardware at compile-time
‚úÖ for loops that create hardware
‚úÖ Conditional hardware instantiation
‚úÖ Parameterized designs

Like #define loops, but smarter!
```

### Generate for Loop:

```verilog
// Ripple carry adder using generate
module adder_nbit #(
    parameter WIDTH = 8
)(
    input  [WIDTH-1:0] a, b,
    input              cin,
    output [WIDTH-1:0] sum,
    output             cout
);
    wire [WIDTH:0] carry;
    assign carry[0] = cin;
    
    genvar i;
    generate
        for (i = 0; i < WIDTH; i = i + 1) begin : adder_stage
            full_adder fa(
                .a(a[i]),
                .b(b[i]),
                .cin(carry[i]),
                .sum(sum[i]),
                .cout(carry[i+1])
            );
        end
    endgenerate
    
    assign cout = carry[WIDTH];
endmodule
```

### Generate if (Conditional):

```verilog
module memory #(
    parameter TYPE = "BLOCK",  // "BLOCK" or "DISTRIBUTED"
    parameter SIZE = 1024
)(
    // ports
);
    generate
        if (TYPE == "BLOCK") begin : block_ram
            // Infer block RAM
            reg [7:0] mem [0:SIZE-1];
            // Block RAM implementation
        end else begin : distributed_ram
            // Infer distributed RAM
            (* ram_style = "distributed" *)
            reg [7:0] mem [0:SIZE-1];
            // Distributed RAM implementation
        end
    endgenerate
endmodule
```

### Generate case:

```verilog
module mux_tree #(
    parameter INPUTS = 8,
    parameter WIDTH  = 8
)(
    input  [INPUTS*WIDTH-1:0] data_in,
    input  [$clog2(INPUTS)-1:0] sel,
    output [WIDTH-1:0] data_out
);
    generate
        case (INPUTS)
            2: begin
                assign data_out = sel ? 
                    data_in[WIDTH*2-1:WIDTH] : 
                    data_in[WIDTH-1:0];
            end
            4: begin
                // 4-input mux
                // ... implementation
            end
            8: begin
                // 8-input mux
                // ... implementation
            end
            default: begin
                // Generic implementation
            end
        endcase
    endgenerate
endmodule
```

### Nested Generate:

```verilog
module crossbar #(
    parameter INPUTS  = 4,
    parameter OUTPUTS = 4,
    parameter WIDTH   = 8
)(
    input  [INPUTS-1:0][WIDTH-1:0]  data_in,
    output [OUTPUTS-1:0][WIDTH-1:0] data_out
    // control signals...
);
    genvar i, j;
    generate
        for (i = 0; i < OUTPUTS; i = i + 1) begin : output_stage
            for (j = 0; j < INPUTS; j = j + 1) begin : input_mux
                // Create crossbar switch
                // ...
            end
        end
    endgenerate
endmodule
```

---

## ‡ßÆ.‡ß´ Compiler Directives

### `define - Macro Definition:

```verilog
`define WIDTH 8
`define MAX_COUNT (1 << `WIDTH)

// Usage
reg [`WIDTH-1:0] data;
if (counter == `MAX_COUNT)
    // ...

// With arguments
`define MAX(a, b) ((a) > (b) ? (a) : (b))
assign max_val = `MAX(x, y);
```

### `ifdef / `ifndef - Conditional Compilation:

```verilog
`define DEBUG
`define SYNTHESIS

module my_module(...);
    `ifdef DEBUG
        // Debug-only code
        initial begin
            $display("Debug mode enabled");
            $monitor("signal=%d", signal);
        end
    `endif
    
    `ifndef SYNTHESIS
        // Simulation-only code
        assert property (@(posedge clk) signal < 100);
    `endif
    
    `ifdef SYNTHESIS
        // Synthesis-only code
        (* keep = "true" *)
        wire important_signal;
    `endif
endmodule
```

### `include - File Inclusion:

```verilog
// defines.vh
`define DATA_WIDTH 32
`define ADDR_WIDTH 16

// main.v
`include "defines.vh"

module processor(
    input [`ADDR_WIDTH-1:0] addr,
    input [`DATA_WIDTH-1:0] data
);
    // ...
endmodule
```

### `timescale - Time Units:

```verilog
`timescale 1ns/1ps
// 1ns = time unit
// 1ps = precision

module testbench;
    reg clk;
    initial begin
        clk = 0;
        forever #5 clk = ~clk;  // 5ns = 5 time units
    end
endmodule
```

### Useful Compiler Directives:

```verilog
`default_nettype none   // Catch typos
`resetall               // Reset directives
`celldefine             // Mark cell
`endcelldefine

`undef WIDTH            // Undefine macro
```

---

## ‡ßÆ.‡ß¨ Memory Arrays - RAM/ROM Modeling

### Single-Port RAM:

```verilog
module single_port_ram #(
    parameter DATA_WIDTH = 8,
    parameter ADDR_WIDTH = 10,
    parameter DEPTH      = 1024
)(
    input                       clk,
    input  [ADDR_WIDTH-1:0]     addr,
    input  [DATA_WIDTH-1:0]     data_in,
    input                       write_en,
    output reg [DATA_WIDTH-1:0] data_out
);
    // Memory array
    reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];
    
    always @(posedge clk) begin
        if (write_en)
            memory[addr] <= data_in;
        data_out <= memory[addr];
    end
endmodule
```

### Dual-Port RAM:

```verilog
module dual_port_ram #(
    parameter DATA_WIDTH = 8,
    parameter DEPTH      = 1024
)(
    input                   clk,
    // Port A
    input  [9:0]            addr_a,
    input  [DATA_WIDTH-1:0] data_in_a,
    input                   write_en_a,
    output reg [DATA_WIDTH-1:0] data_out_a,
    // Port B
    input  [9:0]            addr_b,
    input  [DATA_WIDTH-1:0] data_in_b,
    input                   write_en_b,
    output reg [DATA_WIDTH-1:0] data_out_b
);
    reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];
    
    // Port A
    always @(posedge clk) begin
        if (write_en_a)
            memory[addr_a] <= data_in_a;
        data_out_a <= memory[addr_a];
    end
    
    // Port B
    always @(posedge clk) begin
        if (write_en_b)
            memory[addr_b] <= data_in_b;
        data_out_b <= memory[addr_b];
    end
endmodule
```

### ROM with Initialization:

```verilog
module rom #(
    parameter WIDTH = 8,
    parameter DEPTH = 256
)(
    input  [$clog2(DEPTH)-1:0] addr,
    output [WIDTH-1:0]         data
);
    reg [WIDTH-1:0] memory [0:DEPTH-1];
    
    // Initialize from file
    initial begin
        $readmemh("rom_data.hex", memory);
    end
    
    assign data = memory[addr];
endmodule
```

### Memory Initialization:

```verilog
// Method 1: initial block
reg [7:0] memory [0:255];
initial begin
    memory[0] = 8'h00;
    memory[1] = 8'hAA;
    memory[2] = 8'h55;
    // ...
end

// Method 2: $readmemh (hex file)
initial begin
    $readmemh("data.hex", memory);
end

// Method 3: $readmemb (binary file)
initial begin
    $readmemb("data.bin", memory);
end

// data.hex format:
// @00  // Address
// AA
// 55
// FF
// @10  // Next address
// 12
// 34
```

---

## ‡ßÆ.‡ß≠ File I/O System Tasks

### Reading Files:

```verilog
// $readmemh - Hexadecimal
$readmemh("file.hex", memory_array);
$readmemh("file.hex", memory_array, start_addr, end_addr);

// $readmemb - Binary
$readmemb("file.bin", memory_array);

// $fopen, $fread
integer file, status;
reg [7:0] data;

initial begin
    file = $fopen("input.txt", "r");
    if (file == 0) begin
        $display("Error opening file");
        $finish;
    end
    
    while (!$feof(file)) begin
        status = $fscanf(file, "%h", data);
        if (status == 1)
            $display("Read: %h", data);
    end
    
    $fclose(file);
end
```

### Writing Files:

```verilog
integer outfile;

initial begin
    outfile = $fopen("output.txt", "w");
    
    $fwrite(outfile, "Header Line\n");
    $fdisplay(outfile, "Value: %d", value);
    
    $fclose(outfile);
end

// $writememh - Write array to file
initial begin
    #1000;  // After some simulation
    $writememh("memory_dump.hex", memory);
    $writememb("memory_dump.bin", memory);
end
```

---

## ‡ßÆ.‡ßÆ Synthesis Attributes

### Common Attributes:

```verilog
// Keep signal (don't optimize away)
(* keep = "true" *)
wire important_signal;

// RAM style
(* ram_style = "block" *)
reg [7:0] block_ram [0:1023];

(* ram_style = "distributed" *)
reg [7:0] dist_ram [0:31];

// FSM encoding
(* fsm_encoding = "one_hot" *)
reg [2:0] state;

(* fsm_encoding = "sequential" *)
reg [1:0] state;

// Full case / Parallel case
(* full_case *)
(* parallel_case *)
case (sel)
    // ...
endcase

// Don't touch (preserve hierarchy)
(* dont_touch = "true" *)
module my_module(...);
```

---

## ‡ßÆ.‡ßØ Advanced Patterns

### Parameterized Encoder:

```verilog
module priority_encoder #(
    parameter WIDTH = 8
)(
    input  [WIDTH-1:0]          data_in,
    output [$clog2(WIDTH)-1:0]  encoded,
    output                      valid
);
    integer i;
    reg [$clog2(WIDTH)-1:0] temp;
    reg found;
    
    always @(*) begin
        temp = 0;
        found = 0;
        for (i = WIDTH-1; i >= 0; i = i - 1) begin
            if (data_in[i] && !found) begin
                temp = i;
                found = 1;
            end
        end
    end
    
    assign encoded = temp;
    assign valid = found;
endmodule
```

### Gray Counter with Generate:

```verilog
module gray_counter #(
    parameter WIDTH = 4
)(
    input                 clk,
    input                 reset,
    output [WIDTH-1:0]    gray_count
);
    reg [WIDTH-1:0] binary_count;
    
    always @(posedge clk or posedge reset) begin
        if (reset)
            binary_count <= 0;
        else
            binary_count <= binary_count + 1;
    end
    
    // Binary to Gray conversion
    genvar i;
    generate
        assign gray_count[WIDTH-1] = binary_count[WIDTH-1];
        for (i = 0; i < WIDTH-1; i = i + 1) begin : gray_gen
            assign gray_count[i] = binary_count[i+1] ^ binary_count[i];
        end
    endgenerate
endmodule
```

---

## ‡ßÆ.‡ßß‡ß¶ Your 1-Week Build Plan

### Day 1: Functions
```
‚ñ° Write utility functions
‚ñ° Parity, CRC functions
‚ñ° Test functions thoroughly
‚ñ° Understand combinational nature
```

### Day 2: Tasks
```
‚ñ° Write sequential tasks
‚ñ° Bus transaction tasks
‚ñ° Memory init tasks
‚ñ° Use in testbenches
```

### Day 3: Parameters
```
‚ñ° Parameterize existing modules
‚ñ° Create configurable ALU
‚ñ° Register file with parameters
‚ñ° Test different configurations
```

### Day 4: Generate
```
‚ñ° Use generate for loops
‚ñ° Conditional hardware
‚ñ° Build adder with generate
‚ñ° Create scalable designs
```

### Day 5: Compiler Directives
```
‚ñ° Use `define for constants
‚ñ° `ifdef for debug code
‚ñ° `include for organization
‚ñ° Create configuration files
```

### Day 6: Memory & File I/O
```
‚ñ° Model RAM/ROM
‚ñ° Initialize from files
‚ñ° Test with real data
‚ñ° Dump results to files
```

### Day 7: Integration
```
‚ñ° Build complete project
‚ñ° Use all advanced features
‚ñ° Parameterized processor component
‚ñ° Professional design
```

---

## ‡ßÆ.‡ßß‡ßß Common Mistakes

### Mistake 1: Function with Timing ‚ùå

```verilog
// ‚ùå WRONG
function [7:0] bad_func;
    input [7:0] x;
    begin
        #10;  // NO timing in functions!
        bad_func = x + 1;
    end
endfunction

// ‚úÖ CORRECT - Use task
task good_task;
    input [7:0] x;
    output [7:0] result;
    begin
        #10;
        result = x + 1;
    end
endtask
```

### Mistake 2: Generate Without genvar ‚ùå

```verilog
// ‚ùå WRONG
generate
    for (i = 0; i < 8; i = i + 1) begin
        // i not declared as genvar
    end
endgenerate

// ‚úÖ CORRECT
genvar i;
generate
    for (i = 0; i < 8; i = i + 1) begin
        // ...
    end
endgenerate
```

### Mistake 3: Parameter Override Confusion ‚ùå

```verilog
// ‚ùå Wrong parameter override
module top;
    my_module #(16) inst1(...);  // Positional
endmodule

// ‚úÖ CORRECT - Named
module top;
    my_module #(.WIDTH(16)) inst1(...);
endmodule
```

---

## ‡ßÆ.‡ßß‡ß® Chapter 8 Mission Complete!

### ‡¶§‡ßÅ‡¶Æ‡¶ø ‡¶è‡¶ñ‡¶® ‡¶™‡¶æ‡¶∞‡ßã:

```
‚úÖ Write reusable functions
‚úÖ Create complex tasks
‚úÖ Design parameterized modules
‚úÖ Use generate blocks
‚úÖ Apply compiler directives
‚úÖ Model memories (RAM/ROM)
‚úÖ Professional Verilog coding
‚úÖ ‡¶§‡ßã‡¶Æ‡¶æ‡¶∞ processor components professionally!
```

### ‡¶§‡ßÅ‡¶Æ‡¶ø ‡¶¨‡¶æ‡¶®‡¶ø‡¶Ø‡¶º‡ßá‡¶õ‡ßã:
```
‚úÖ Utility functions (parity, max, etc.)
‚úÖ Transaction tasks
‚úÖ Parameterized modules
‚úÖ Generated hardware
‚úÖ Memory models
‚úÖ Professional designs! üéâ
```

### Stats:
```
Advanced features: 8
Reusable code: Maximum
Configurability: Full
Professional level: ‚úÖ
Level: Advanced Verilog Master! üèÜ
```

### Next Level Unlocked:
```
‚Üí Chapter 9: FPGA Architecture
   ‡¶§‡ßÅ‡¶Æ‡¶ø ‡¶∂‡¶ø‡¶ñ‡¶¨‡ßá: Real hardware!
   LUTs, Block RAM, DSP!
   
   From simulation ‚Üí REAL CHIPS!
```

---

## üéØ Final Project

### Project: Configurable Processor Component

**Requirements:**
```
Create parameterized ALU:
‚úÖ WIDTH parameter (8/16/32 bit)
‚úÖ NUM_OPS parameter (4/8/16 operations)
‚úÖ Generate-based operation selection
‚úÖ Functions for complex ops
‚úÖ Tasks for testing
‚úÖ Compiler directives for debug
‚úÖ Complete testbench

This project uses:
- All Chapter 8 concepts
- Professional design
- Reusable code
- Scalable architecture
```

---

## üèÜ Achievement Unlocked!

```
Level 8: ‚úÖ COMPLETE - Advanced Verilog Expert!
Progress: [‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà] 40%

XP Gained: +3000
Skills: Functions, Tasks, Generate, Professional HDL

Badges Earned:
ü•â Function Writer
ü•à Task Master
ü•á Generate Wizard
üèÖ Parameter Expert
üéñÔ∏è Memory Modeler
üèÜ Advanced Verilog Master

VERILOG COMPLETE! üéâ

Next: Chapter 9 - FPGA Hardware!
      Real silicon! Real circuits! üîß
```

---

**[‚¨ÖÔ∏è Previous: Chapter 7](Chapter_07_Testbenches.md)** | **[‚û°Ô∏è Next: Chapter 9](Chapter_09_FPGA_Architecture.md)**

---

<div align="center">

**"You mastered Verilog. Now let's make it real on FPGA!"**

**"‡¶§‡ßÅ‡¶Æ‡¶ø Verilog master ‡¶ï‡¶∞‡ßá‡¶õ‡ßã‡•§ ‡¶è‡¶¨‡¶æ‡¶∞ FPGA ‡¶§‡ßá real ‡¶¨‡¶æ‡¶®‡¶æ‡¶ì!"**

Made with ‚ù§Ô∏è for builders | ‡¶¨‡¶æ‡¶®‡¶æ‡¶®‡ßã‡¶∞ ‡¶ú‡¶®‡ßç‡¶Ø ‡¶≠‡¶æ‡¶≤‡ßã‡¶¨‡¶æ‡¶∏‡¶æ ‡¶¶‡¶ø‡¶Ø‡¶º‡ßá ‡¶§‡ßà‡¶∞‡¶ø

</div>
