IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.75        Core1: 143.88        
Core2: 30.08        Core3: 147.36        
Core4: 32.78        Core5: 135.85        
Core6: 32.34        Core7: 127.06        
Core8: 19.80        Core9: 84.17        
Core10: 30.85        Core11: 182.54        
Core12: 27.34        Core13: 186.92        
Core14: 14.91        Core15: 187.87        
Core16: 23.51        Core17: 45.32        
Core18: 30.05        Core19: 23.26        
Core20: 26.73        Core21: 139.69        
Core22: 24.03        Core23: 26.61        
Core24: 27.69        Core25: 136.93        
Core26: 31.51        Core27: 165.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.17
Socket1: 110.54
DDR read Latency(ns)
Socket0: 23037.60
Socket1: 253.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.15        Core1: 142.60        
Core2: 30.56        Core3: 146.26        
Core4: 30.05        Core5: 141.02        
Core6: 33.06        Core7: 121.61        
Core8: 31.46        Core9: 81.48        
Core10: 32.55        Core11: 182.04        
Core12: 37.12        Core13: 187.05        
Core14: 14.27        Core15: 187.94        
Core16: 21.67        Core17: 49.36        
Core18: 22.20        Core19: 22.87        
Core20: 21.95        Core21: 138.44        
Core22: 27.66        Core23: 29.10        
Core24: 28.27        Core25: 134.98        
Core26: 32.08        Core27: 167.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 111.11
DDR read Latency(ns)
Socket0: 24583.55
Socket1: 254.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.09        Core1: 141.19        
Core2: 30.46        Core3: 145.79        
Core4: 30.73        Core5: 137.37        
Core6: 31.35        Core7: 119.81        
Core8: 30.70        Core9: 79.54        
Core10: 35.73        Core11: 180.90        
Core12: 34.85        Core13: 186.73        
Core14: 19.61        Core15: 187.38        
Core16: 26.27        Core17: 50.77        
Core18: 26.25        Core19: 22.65        
Core20: 24.10        Core21: 139.55        
Core22: 26.14        Core23: 29.02        
Core24: 26.50        Core25: 134.18        
Core26: 26.88        Core27: 166.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 110.75
DDR read Latency(ns)
Socket0: 23115.44
Socket1: 253.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.96        Core1: 142.18        
Core2: 30.43        Core3: 147.17        
Core4: 30.55        Core5: 141.68        
Core6: 32.05        Core7: 127.69        
Core8: 30.94        Core9: 82.41        
Core10: 31.14        Core11: 182.74        
Core12: 31.03        Core13: 187.45        
Core14: 27.07        Core15: 188.56        
Core16: 34.48        Core17: 49.40        
Core18: 15.69        Core19: 23.70        
Core20: 23.90        Core21: 140.15        
Core22: 24.98        Core23: 24.25        
Core24: 35.99        Core25: 136.18        
Core26: 35.23        Core27: 164.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 110.85
DDR read Latency(ns)
Socket0: 23587.70
Socket1: 256.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.67        Core1: 144.97        
Core2: 30.42        Core3: 145.75        
Core4: 31.31        Core5: 139.29        
Core6: 31.81        Core7: 127.47        
Core8: 30.10        Core9: 82.42        
Core10: 32.05        Core11: 182.35        
Core12: 15.50        Core13: 187.08        
Core14: 23.39        Core15: 188.32        
Core16: 30.11        Core17: 43.19        
Core18: 17.86        Core19: 23.09        
Core20: 28.76        Core21: 141.80        
Core22: 24.75        Core23: 29.79        
Core24: 24.71        Core25: 132.32        
Core26: 27.37        Core27: 167.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 111.29
DDR read Latency(ns)
Socket0: 23871.40
Socket1: 253.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.09        Core1: 142.65        
Core2: 14.99        Core3: 147.33        
Core4: 29.94        Core5: 137.09        
Core6: 31.39        Core7: 121.61        
Core8: 30.47        Core9: 83.67        
Core10: 27.74        Core11: 180.94        
Core12: 19.85        Core13: 186.22        
Core14: 27.79        Core15: 187.26        
Core16: 24.77        Core17: 49.74        
Core18: 26.31        Core19: 22.05        
Core20: 25.61        Core21: 140.26        
Core22: 28.03        Core23: 26.18        
Core24: 28.67        Core25: 135.14        
Core26: 36.00        Core27: 165.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.26
Socket1: 110.11
DDR read Latency(ns)
Socket0: 23220.95
Socket1: 254.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 160.68        
Core2: 31.67        Core3: 159.80        
Core4: 31.62        Core5: 158.89        
Core6: 30.95        Core7: 131.75        
Core8: 30.36        Core9: 104.05        
Core10: 24.96        Core11: 191.46        
Core12: 26.38        Core13: 182.25        
Core14: 29.31        Core15: 183.85        
Core16: 23.49        Core17: 18.82        
Core18: 29.86        Core19: 22.53        
Core20: 31.93        Core21: 147.98        
Core22: 14.60        Core23: 32.84        
Core24: 29.69        Core25: 134.76        
Core26: 24.07        Core27: 176.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.60
Socket1: 108.70
DDR read Latency(ns)
Socket0: 22220.89
Socket1: 258.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.77        Core1: 158.72        
Core2: 30.12        Core3: 158.90        
Core4: 29.86        Core5: 155.86        
Core6: 31.25        Core7: 132.97        
Core8: 29.00        Core9: 100.98        
Core10: 28.80        Core11: 190.85        
Core12: 31.86        Core13: 180.97        
Core14: 14.43        Core15: 183.80        
Core16: 27.19        Core17: 19.97        
Core18: 24.24        Core19: 26.82        
Core20: 27.54        Core21: 146.91        
Core22: 18.82        Core23: 32.50        
Core24: 24.81        Core25: 134.66        
Core26: 27.51        Core27: 174.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 110.98
DDR read Latency(ns)
Socket0: 22372.02
Socket1: 258.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.46        Core1: 159.71        
Core2: 34.54        Core3: 157.89        
Core4: 29.11        Core5: 157.40        
Core6: 29.89        Core7: 127.77        
Core8: 30.06        Core9: 101.29        
Core10: 30.16        Core11: 188.80        
Core12: 15.03        Core13: 180.28        
Core14: 16.04        Core15: 183.32        
Core16: 29.85        Core17: 20.56        
Core18: 23.67        Core19: 24.07        
Core20: 24.90        Core21: 145.83        
Core22: 27.22        Core23: 32.24        
Core24: 25.13        Core25: 136.76        
Core26: 31.33        Core27: 175.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 109.70
DDR read Latency(ns)
Socket0: 21641.17
Socket1: 258.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.38        Core1: 156.22        
Core2: 30.95        Core3: 158.92        
Core4: 35.19        Core5: 156.87        
Core6: 30.15        Core7: 132.70        
Core8: 31.81        Core9: 104.49        
Core10: 29.51        Core11: 190.65        
Core12: 15.11        Core13: 181.88        
Core14: 25.59        Core15: 185.67        
Core16: 25.55        Core17: 18.99        
Core18: 24.67        Core19: 25.13        
Core20: 26.79        Core21: 148.73        
Core22: 27.89        Core23: 28.60        
Core24: 29.87        Core25: 135.95        
Core26: 32.23        Core27: 177.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.79
Socket1: 109.40
DDR read Latency(ns)
Socket0: 22788.66
Socket1: 260.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.59        Core1: 160.38        
Core2: 28.50        Core3: 160.64        
Core4: 28.23        Core5: 160.19        
Core6: 12.48        Core7: 130.86        
Core8: 31.48        Core9: 105.88        
Core10: 29.64        Core11: 190.62        
Core12: 21.41        Core13: 181.21        
Core14: 29.88        Core15: 184.55        
Core16: 24.66        Core17: 19.80        
Core18: 26.45        Core19: 29.63        
Core20: 26.57        Core21: 146.31        
Core22: 24.62        Core23: 33.18        
Core24: 27.16        Core25: 137.31        
Core26: 31.47        Core27: 178.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.13
Socket1: 112.41
DDR read Latency(ns)
Socket0: 23169.74
Socket1: 258.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.18        Core1: 159.09        
Core2: 40.80        Core3: 161.14        
Core4: 35.52        Core5: 156.29        
Core6: 19.28        Core7: 131.84        
Core8: 32.02        Core9: 104.22        
Core10: 30.84        Core11: 191.45        
Core12: 33.19        Core13: 182.23        
Core14: 31.07        Core15: 185.84        
Core16: 33.60        Core17: 20.07        
Core18: 36.38        Core19: 28.85        
Core20: 27.84        Core21: 148.99        
Core22: 36.05        Core23: 29.80        
Core24: 30.53        Core25: 139.06        
Core26: 34.09        Core27: 178.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.70
Socket1: 111.62
DDR read Latency(ns)
Socket0: 23041.74
Socket1: 260.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.51        Core1: 149.42        
Core2: 30.11        Core3: 155.07        
Core4: 21.06        Core5: 146.86        
Core6: 25.43        Core7: 125.58        
Core8: 12.90        Core9: 108.82        
Core10: 26.59        Core11: 188.52        
Core12: 36.32        Core13: 179.01        
Core14: 32.62        Core15: 188.68        
Core16: 31.07        Core17: 61.06        
Core18: 36.64        Core19: 14.98        
Core20: 31.16        Core21: 146.91        
Core22: 27.25        Core23: 17.59        
Core24: 29.80        Core25: 133.07        
Core26: 29.67        Core27: 169.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 106.35
DDR read Latency(ns)
Socket0: 21037.65
Socket1: 258.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 151.87        
Core2: 27.44        Core3: 154.29        
Core4: 27.76        Core5: 146.87        
Core6: 33.37        Core7: 118.98        
Core8: 25.54        Core9: 109.45        
Core10: 26.88        Core11: 190.93        
Core12: 33.81        Core13: 182.16        
Core14: 35.62        Core15: 188.66        
Core16: 34.08        Core17: 82.43        
Core18: 32.61        Core19: 14.85        
Core20: 20.90        Core21: 149.85        
Core22: 22.19        Core23: 16.39        
Core24: 29.88        Core25: 132.63        
Core26: 30.07        Core27: 173.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 107.60
DDR read Latency(ns)
Socket0: 21869.50
Socket1: 261.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.49        Core1: 151.39        
Core2: 27.54        Core3: 155.24        
Core4: 26.59        Core5: 148.23        
Core6: 14.40        Core7: 123.98        
Core8: 24.13        Core9: 109.81        
Core10: 23.57        Core11: 189.86        
Core12: 29.41        Core13: 182.65        
Core14: 24.89        Core15: 188.92        
Core16: 25.23        Core17: 81.54        
Core18: 35.31        Core19: 15.67        
Core20: 18.56        Core21: 151.01        
Core22: 25.29        Core23: 17.67        
Core24: 26.99        Core25: 135.36        
Core26: 29.43        Core27: 171.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.65
Socket1: 109.54
DDR read Latency(ns)
Socket0: 21291.27
Socket1: 261.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.06        Core1: 145.40        
Core2: 27.56        Core3: 155.00        
Core4: 13.18        Core5: 143.88        
Core6: 16.64        Core7: 122.11        
Core8: 25.49        Core9: 107.87        
Core10: 23.99        Core11: 184.50        
Core12: 23.66        Core13: 180.68        
Core14: 24.09        Core15: 185.94        
Core16: 28.82        Core17: 69.05        
Core18: 31.66        Core19: 14.70        
Core20: 30.74        Core21: 149.41        
Core22: 27.15        Core23: 16.17        
Core24: 30.72        Core25: 135.07        
Core26: 29.66        Core27: 169.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 104.76
DDR read Latency(ns)
Socket0: 20985.96
Socket1: 260.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 150.49        
Core2: 12.94        Core3: 156.26        
Core4: 19.21        Core5: 147.63        
Core6: 27.30        Core7: 124.19        
Core8: 27.46        Core9: 109.94        
Core10: 27.00        Core11: 188.34        
Core12: 23.64        Core13: 182.00        
Core14: 25.30        Core15: 188.67        
Core16: 24.95        Core17: 66.47        
Core18: 30.98        Core19: 15.44        
Core20: 30.32        Core21: 151.17        
Core22: 31.71        Core23: 18.26        
Core24: 30.03        Core25: 133.57        
Core26: 29.57        Core27: 172.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.98
Socket1: 108.33
DDR read Latency(ns)
Socket0: 21711.78
Socket1: 260.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.12        Core1: 151.27        
Core2: 23.24        Core3: 155.66        
Core4: 21.43        Core5: 144.34        
Core6: 25.63        Core7: 122.43        
Core8: 24.41        Core9: 110.23        
Core10: 24.51        Core11: 190.67        
Core12: 33.91        Core13: 178.48        
Core14: 33.03        Core15: 188.75        
Core16: 26.88        Core17: 61.47        
Core18: 30.27        Core19: 14.70        
Core20: 29.18        Core21: 149.83        
Core22: 12.53        Core23: 17.84        
Core24: 27.74        Core25: 136.87        
Core26: 29.31        Core27: 171.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.12
Socket1: 105.73
DDR read Latency(ns)
Socket0: 21848.04
Socket1: 262.16
