# 6502 Operations

This section describes how the processor performs various operations:
- Processor Reset, Interrupts and BRK Sequence
- A description of the operation of the various instructions
- Reaction to external signals (RDY, SO pins)
- Undefined Behaviour (execution of opcodes not provided by processor's developers)

Operation description motif:
- The operation is divided into cycles (T0, T1, and so on)
- Each cycle is considered in two half-cycles (PHI1 / PHI2)
- The state of processor internals (signals, registers, buses) is described by tables at each half-cycle

Instruction operation is considered in context between two `nop` operations:

```
nop
<instr>
nop
```

This is because the overlap causes some instructions to "finish" their work at the first half-—Åycle (PHI1) of the next instruction.
This is why a wrapper in the form of `nop` is used, as a maximum non-invasive variant of work.

Table of opcodes:

|   |00     |01        |02   |03 |04        |05        |06        |07 |
|---|-------|----------|-----|---|----------|----------|----------|---|
|00 |BRK    |ORA X, ind|     |   |          |ORA zpg   |ASL zpg   |   |
|10 |BPL rel|ORA ind, Y|     |   |          |ORA zpg, X|ASL zpg, X|   |
|20 |JSR abs|AND X, ind|     |   |BIT zpg   |AND zpg   |ROL zpg   |   |
|30 |BMI rel|AND ind, Y|     |   |          |AND zpg, X|ROL zpg, X|   |
|40 |RTI    |EOR X, ind|     |   |          |EOR zpg   |LSR zpg   |   |
|50 |BVC rel|EOR ind, Y|     |   |          |EOR zpg, X|LSR zpg, X|   |
|60 |RTS    |ADC X, ind|     |   |          |ADC zpg   |ROR zpg   |   |
|70 |BVS rel|ADC ind, Y|     |   |          |ADC zpg, X|ROR zpg, X|   |
|80 |       |STA X, ind|     |   |STY zpg   |STA zpg   |STX zpg   |   |
|90 |BCC rel|STA ind, Y|     |   |STY zpg, X|STA zpg, X|STX zpg, Y|   |
|A0 |LDY #  |LDA X, ind|LDX #|   |LDY zpg   |LDA zpg   |LDX zpg   |   |
|B0 |BCS rel|LDA ind, Y|     |   |LDY zpg, X|LDA zpg, X|LDX zpg, Y|   |
|C0 |CPY #  |CMP X, ind|     |   |CPY zpg   |CMP zpg   |DEC zpg   |   |
|D0 |BNE rel|CMP ind, Y|     |   |          |CMP zpg, X|DEC zpg, X|   |
|E0 |CPX #  |SBC X, ind|     |   |CPX zpg   |SBC zpg   |INC zpg   |   |
|F0 |BEQ rel|SBC ind, Y|     |   |          |SBC zpg, X|INC zpg, X|   |

|   |08 |09        |0A   |0B |0C        |0D        |0E        |0F |
|---|---|----------|-----|---|----------|----------|----------|---|
|00 |PHP|ORA #     |ASL A|   |          |ORA abs   |ASL abs   |   |
|10 |CLC|ORA abs, Y|     |   |          |ORA abs, X|ASL abs, X|   |
|20 |PLP|AND #     |ROL A|   |BIT abs   |AND abs   |ROL abs   |   |
|30 |SEC|AND abs, Y|     |   |          |AND abs, X|ROL abs, X|   |
|40 |PHA|EOR #     |LSR A|   |JMP abs   |EOR abs   |LSR abs   |   |
|50 |CLI|EOR abs, Y|     |   |          |EOR abs, X|LSR abs, X|   |
|60 |PLA|ADC #     |ROR A|   |JMP ind   |ADC abs   |ROR abs   |   |
|70 |SEI|ADC abs, Y|     |   |          |ADC abs, X|ROR abs, X|   |
|80 |DEY|          |TXA  |   |STY abs   |STA abs   |STX abs   |   |
|90 |TYA|STA abs, Y|TXS  |   |          |STA abs, X|          |   |
|A0 |TAY|LDA #     |TAX  |   |LDY abs   |LDA abs   |LDX abs   |   |
|B0 |CLV|LDA abs, Y|TSX  |   |LDY abs, X|LDA abs, X|LDX abs, Y|   |
|C0 |INY|CMP #     |DEX  |   |CPY abs   |CMP abs   |DEC abs   |   |
|D0 |CLD|CMP abs, Y|     |   |          |CMP abs, X|DEC abs, X|   |
|E0 |INX|SBC #     |NOP  |   |CPX abs   |SBC abs   |INC abs   |   |
|F0 |SED|SBC abs, Y|     |   |          |SBC abs, X|INC abs, X|   |

(I will not make links to each opcode, so that the table does not become a monster. Use the navigation menu)
