
VildanCuturic_MiniProjekat_5_118-2018.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005930  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08005a40  08005a40  00015a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e74  08005e74  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005e74  08005e74  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e74  08005e74  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e74  08005e74  00015e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e78  08005e78  00015e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  200001dc  08006058  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08006058  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000507c  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000156a  00000000  00000000  00025281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f0  00000000  00000000  000267f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000528  00000000  00000000  00026de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001798f  00000000  00000000  00027308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006e6e  00000000  00000000  0003ec97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083f5c  00000000  00000000  00045b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c9a61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002728  00000000  00000000  000c9ab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08005a28 	.word	0x08005a28

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08005a28 	.word	0x08005a28

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t result;
	float adcConverted;
	float adcPrevious = -1;
 8001036:	4b28      	ldr	r3, [pc, #160]	; (80010d8 <main+0xa8>)
 8001038:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103a:	f000 fb11 	bl	8001660 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103e:	f000 f859 	bl	80010f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001042:	f000 f8e5 	bl	8001210 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001046:	f000 f8a5 	bl	8001194 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LCD_init();
 800104a:	f000 f921 	bl	8001290 <LCD_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 800104e:	4823      	ldr	r0, [pc, #140]	; (80010dc <main+0xac>)
 8001050:	f000 fc64 	bl	800191c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001054:	f04f 31ff 	mov.w	r1, #4294967295
 8001058:	4820      	ldr	r0, [pc, #128]	; (80010dc <main+0xac>)
 800105a:	f000 fd0d 	bl	8001a78 <HAL_ADC_PollForConversion>
	  result = HAL_ADC_GetValue(&hadc1);
 800105e:	481f      	ldr	r0, [pc, #124]	; (80010dc <main+0xac>)
 8001060:	f000 fe10 	bl	8001c84 <HAL_ADC_GetValue>
 8001064:	4603      	mov	r3, r0
 8001066:	817b      	strh	r3, [r7, #10]
	  adcConverted = (float)(result*10)/4095;
 8001068:	897a      	ldrh	r2, [r7, #10]
 800106a:	4613      	mov	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4413      	add	r3, r2
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fdc2 	bl	8000bfc <__aeabi_i2f>
 8001078:	4603      	mov	r3, r0
 800107a:	4919      	ldr	r1, [pc, #100]	; (80010e0 <main+0xb0>)
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fec5 	bl	8000e0c <__aeabi_fdiv>
 8001082:	4603      	mov	r3, r0
 8001084:	607b      	str	r3, [r7, #4]

	  LCD_string("118");
 8001086:	4817      	ldr	r0, [pc, #92]	; (80010e4 <main+0xb4>)
 8001088:	f000 f93e 	bl	8001308 <LCD_string>
	  if(adcConverted < 5) {
 800108c:	4916      	ldr	r1, [pc, #88]	; (80010e8 <main+0xb8>)
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff ffa6 	bl	8000fe0 <__aeabi_fcmplt>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00b      	beq.n	80010b2 <main+0x82>
		  LCD(CURSOR_AT_SECOND_LINE, COMMAND_MODE);
 800109a:	2100      	movs	r1, #0
 800109c:	20c0      	movs	r0, #192	; 0xc0
 800109e:	f000 f919 	bl	80012d4 <LCD>
		  LCD_string("                       ");
 80010a2:	4812      	ldr	r0, [pc, #72]	; (80010ec <main+0xbc>)
 80010a4:	f000 f930 	bl	8001308 <LCD_string>
		  LCD(CURSOR_AT_HOME_POS, COMMAND_MODE);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	f000 f912 	bl	80012d4 <LCD>
 80010b0:	e7cd      	b.n	800104e <main+0x1e>
	  }
	  else if(adcConverted >= 5) {
 80010b2:	490d      	ldr	r1, [pc, #52]	; (80010e8 <main+0xb8>)
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ffa7 	bl	8001008 <__aeabi_fcmpge>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00a      	beq.n	80010d6 <main+0xa6>
		  LCD(CURSOR_AT_SECOND_LINE, COMMAND_MODE);
 80010c0:	2100      	movs	r1, #0
 80010c2:	20c0      	movs	r0, #192	; 0xc0
 80010c4:	f000 f906 	bl	80012d4 <LCD>
		  LCD_string("2018");
 80010c8:	4809      	ldr	r0, [pc, #36]	; (80010f0 <main+0xc0>)
 80010ca:	f000 f91d 	bl	8001308 <LCD_string>
		  LCD(CURSOR_AT_HOME_POS,COMMAND_MODE);
 80010ce:	2100      	movs	r1, #0
 80010d0:	2080      	movs	r0, #128	; 0x80
 80010d2:	f000 f8ff 	bl	80012d4 <LCD>
	  HAL_ADC_Start(&hadc1);
 80010d6:	e7ba      	b.n	800104e <main+0x1e>
 80010d8:	bf800000 	.word	0xbf800000
 80010dc:	200001f8 	.word	0x200001f8
 80010e0:	457ff000 	.word	0x457ff000
 80010e4:	08005a40 	.word	0x08005a40
 80010e8:	40a00000 	.word	0x40a00000
 80010ec:	08005a44 	.word	0x08005a44
 80010f0:	08005a5c 	.word	0x08005a5c

080010f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b094      	sub	sp, #80	; 0x50
 80010f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fe:	2228      	movs	r2, #40	; 0x28
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f001 ff7c 	bl	8003000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001124:	2302      	movs	r3, #2
 8001126:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001128:	2301      	movs	r3, #1
 800112a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112c:	2310      	movs	r3, #16
 800112e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001130:	2300      	movs	r3, #0
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001138:	4618      	mov	r0, r3
 800113a:	f001 f9bb 	bl	80024b4 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001144:	f000 f914 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f001 fc28 	bl	80029b8 <HAL_RCC_ClockConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800116e:	f000 f8ff 	bl	8001370 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001172:	2302      	movs	r3, #2
 8001174:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	4618      	mov	r0, r3
 800117e:	f001 fd9f 	bl	8002cc0 <HAL_RCCEx_PeriphCLKConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001188:	f000 f8f2 	bl	8001370 <Error_Handler>
  }
}
 800118c:	bf00      	nop
 800118e:	3750      	adds	r7, #80	; 0x50
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011a4:	4b18      	ldr	r3, [pc, #96]	; (8001208 <MX_ADC1_Init+0x74>)
 80011a6:	4a19      	ldr	r2, [pc, #100]	; (800120c <MX_ADC1_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011aa:	4b17      	ldr	r3, [pc, #92]	; (8001208 <MX_ADC1_Init+0x74>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011b0:	4b15      	ldr	r3, [pc, #84]	; (8001208 <MX_ADC1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011b6:	4b14      	ldr	r3, [pc, #80]	; (8001208 <MX_ADC1_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <MX_ADC1_Init+0x74>)
 80011be:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <MX_ADC1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <MX_ADC1_Init+0x74>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011d0:	480d      	ldr	r0, [pc, #52]	; (8001208 <MX_ADC1_Init+0x74>)
 80011d2:	f000 facb 	bl	800176c <HAL_ADC_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011dc:	f000 f8c8 	bl	8001370 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80011e0:	2308      	movs	r3, #8
 80011e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_ADC1_Init+0x74>)
 80011f2:	f000 fd53 	bl	8001c9c <HAL_ADC_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80011fc:	f000 f8b8 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200001f8 	.word	0x200001f8
 800120c:	40012400 	.word	0x40012400

08001210 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001216:	f107 0308 	add.w	r3, r7, #8
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <MX_GPIO_Init+0x78>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a17      	ldr	r2, [pc, #92]	; (8001288 <MX_GPIO_Init+0x78>)
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <MX_GPIO_Init+0x78>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_GPIO_Init+0x78>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a11      	ldr	r2, [pc, #68]	; (8001288 <MX_GPIO_Init+0x78>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_GPIO_Init+0x78>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001254:	2200      	movs	r2, #0
 8001256:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800125a:	480c      	ldr	r0, [pc, #48]	; (800128c <MX_GPIO_Init+0x7c>)
 800125c:	f001 f912 	bl	8002484 <HAL_GPIO_WritePin>
                          |RS_Pin|Enable_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin
                           RS_Pin Enable_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001260:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001264:	60bb      	str	r3, [r7, #8]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |RS_Pin|Enable_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2302      	movs	r3, #2
 8001270:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	4619      	mov	r1, r3
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <MX_GPIO_Init+0x7c>)
 800127a:	f000 ff87 	bl	800218c <HAL_GPIO_Init>

}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	40010800 	.word	0x40010800

08001290 <LCD_init>:

/* USER CODE BEGIN 4 */
void LCD_init(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	LCD(SET_8_BIT_MODE, COMMAND_MODE);
 8001294:	2100      	movs	r1, #0
 8001296:	2038      	movs	r0, #56	; 0x38
 8001298:	f000 f81c 	bl	80012d4 <LCD>
	LCD_EnablePulse();
 800129c:	f000 f852 	bl	8001344 <LCD_EnablePulse>
	LCD(DISPLAY_ON_CURSOR_OFF, COMMAND_MODE);
 80012a0:	2100      	movs	r1, #0
 80012a2:	200c      	movs	r0, #12
 80012a4:	f000 f816 	bl	80012d4 <LCD>
	LCD_EnablePulse();
 80012a8:	f000 f84c 	bl	8001344 <LCD_EnablePulse>
	LCD(AUTO_INCREMENT_CURSOR, COMMAND_MODE);
 80012ac:	2100      	movs	r1, #0
 80012ae:	2006      	movs	r0, #6
 80012b0:	f000 f810 	bl	80012d4 <LCD>
	LCD_EnablePulse();
 80012b4:	f000 f846 	bl	8001344 <LCD_EnablePulse>
	LCD(CLEAR_DISPLAY, COMMAND_MODE);
 80012b8:	2100      	movs	r1, #0
 80012ba:	2001      	movs	r0, #1
 80012bc:	f000 f80a 	bl	80012d4 <LCD>
	LCD_EnablePulse();
 80012c0:	f000 f840 	bl	8001344 <LCD_EnablePulse>
	LCD(CURSOR_AT_HOME_POS, COMMAND_MODE);
 80012c4:	2100      	movs	r1, #0
 80012c6:	2080      	movs	r0, #128	; 0x80
 80012c8:	f000 f804 	bl	80012d4 <LCD>
	LCD_EnablePulse();
 80012cc:	f000 f83a 	bl	8001344 <LCD_EnablePulse>
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <LCD>:

void LCD(uint8_t data, uint8_t command) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
	// command refers to RS (RegisterSelect),
	// if RS == 0 then we send a LCD_command
	// if RS == 1 then we send a string

	GPIOA -> ODR = data;
 80012e4:	4a07      	ldr	r2, [pc, #28]	; (8001304 <LCD+0x30>)
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	60d3      	str	r3, [r2, #12]

	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, command);
 80012ea:	79bb      	ldrb	r3, [r7, #6]
 80012ec:	461a      	mov	r2, r3
 80012ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f2:	4804      	ldr	r0, [pc, #16]	; (8001304 <LCD+0x30>)
 80012f4:	f001 f8c6 	bl	8002484 <HAL_GPIO_WritePin>

	LCD_EnablePulse();
 80012f8:	f000 f824 	bl	8001344 <LCD_EnablePulse>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40010800 	.word	0x40010800

08001308 <LCD_string>:

void LCD_string(char *s)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < strlen(s); i++) {
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	e00a      	b.n	800132c <LCD_string+0x24>
		LCD(s[i], DATA_MODE);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	4413      	add	r3, r2
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2101      	movs	r1, #1
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ffd7 	bl	80012d4 <LCD>
	for (int i = 0; i < strlen(s); i++) {
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7fe ff0f 	bl	8000150 <strlen>
 8001332:	4602      	mov	r2, r0
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	429a      	cmp	r2, r3
 8001338:	d8ed      	bhi.n	8001316 <LCD_string+0xe>
	}
}
 800133a:	bf00      	nop
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <LCD_EnablePulse>:

void LCD_EnablePulse() {
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	// Data is only written on LCD only when Enable goes from LOW to HIGH
	HAL_GPIO_WritePin(Enable_GPIO_Port, Enable_Pin, GPIO_PIN_SET);
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800134e:	4807      	ldr	r0, [pc, #28]	; (800136c <LCD_EnablePulse+0x28>)
 8001350:	f001 f898 	bl	8002484 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001354:	2005      	movs	r0, #5
 8001356:	f000 f9e5 	bl	8001724 <HAL_Delay>
	HAL_GPIO_WritePin(Enable_GPIO_Port, Enable_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <LCD_EnablePulse+0x28>)
 8001362:	f001 f88f 	bl	8002484 <HAL_GPIO_WritePin>
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40010800 	.word	0x40010800

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	e7fe      	b.n	8001378 <Error_Handler+0x8>
	...

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <HAL_MspInit+0x40>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <HAL_MspInit+0x40>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6193      	str	r3, [r2, #24]
 800138e:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <HAL_MspInit+0x40>)
 8001390:	699b      	ldr	r3, [r3, #24]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	4b08      	ldr	r3, [pc, #32]	; (80013bc <HAL_MspInit+0x40>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a07      	ldr	r2, [pc, #28]	; (80013bc <HAL_MspInit+0x40>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_MspInit+0x40>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a14      	ldr	r2, [pc, #80]	; (800142c <HAL_ADC_MspInit+0x6c>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d121      	bne.n	8001424 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013e0:	4b13      	ldr	r3, [pc, #76]	; (8001430 <HAL_ADC_MspInit+0x70>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a12      	ldr	r2, [pc, #72]	; (8001430 <HAL_ADC_MspInit+0x70>)
 80013e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b10      	ldr	r3, [pc, #64]	; (8001430 <HAL_ADC_MspInit+0x70>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f8:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <HAL_ADC_MspInit+0x70>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a0c      	ldr	r2, [pc, #48]	; (8001430 <HAL_ADC_MspInit+0x70>)
 80013fe:	f043 0308 	orr.w	r3, r3, #8
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <HAL_ADC_MspInit+0x70>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0308 	and.w	r3, r3, #8
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001410:	2301      	movs	r3, #1
 8001412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001414:	2303      	movs	r3, #3
 8001416:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4619      	mov	r1, r3
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <HAL_ADC_MspInit+0x74>)
 8001420:	f000 feb4 	bl	800218c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40012400 	.word	0x40012400
 8001430:	40021000 	.word	0x40021000
 8001434:	40010c00 	.word	0x40010c00

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800143c:	e7fe      	b.n	800143c <NMI_Handler+0x4>

0800143e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <HardFault_Handler+0x4>

08001444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <MemManage_Handler+0x4>

0800144a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <BusFault_Handler+0x4>

08001450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <UsageFault_Handler+0x4>

08001456 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr

0800147a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147e:	f000 f935 	bl	80016ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}

08001486 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
	return 1;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <_kill>:

int _kill(int pid, int sig)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800149e:	f001 fd85 	bl	8002fac <__errno>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2216      	movs	r2, #22
 80014a6:	601a      	str	r2, [r3, #0]
	return -1;
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_exit>:

void _exit (int status)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014bc:	f04f 31ff 	mov.w	r1, #4294967295
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ffe7 	bl	8001494 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014c6:	e7fe      	b.n	80014c6 <_exit+0x12>

080014c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	e00a      	b.n	80014f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014da:	f3af 8000 	nop.w
 80014de:	4601      	mov	r1, r0
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	1c5a      	adds	r2, r3, #1
 80014e4:	60ba      	str	r2, [r7, #8]
 80014e6:	b2ca      	uxtb	r2, r1
 80014e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	3301      	adds	r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	dbf0      	blt.n	80014da <_read+0x12>
	}

return len;
 80014f8:	687b      	ldr	r3, [r7, #4]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
 8001508:	60f8      	str	r0, [r7, #12]
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e009      	b.n	8001528 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	1c5a      	adds	r2, r3, #1
 8001518:	60ba      	str	r2, [r7, #8]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	4618      	mov	r0, r3
 800151e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	dbf1      	blt.n	8001514 <_write+0x12>
	}
	return len;
 8001530:	687b      	ldr	r3, [r7, #4]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_close>:

int _close(int file)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
	return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001560:	605a      	str	r2, [r3, #4]
	return 0;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr

0800156e <_isatty>:

int _isatty(int file)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
	return 1;
 8001576:	2301      	movs	r3, #1
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr

08001582 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001582:	b480      	push	{r7}
 8001584:	b085      	sub	sp, #20
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
	return 0;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
	...

0800159c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a4:	4a14      	ldr	r2, [pc, #80]	; (80015f8 <_sbrk+0x5c>)
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <_sbrk+0x60>)
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <_sbrk+0x64>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d102      	bne.n	80015be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <_sbrk+0x64>)
 80015ba:	4a12      	ldr	r2, [pc, #72]	; (8001604 <_sbrk+0x68>)
 80015bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <_sbrk+0x64>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d207      	bcs.n	80015dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015cc:	f001 fcee 	bl	8002fac <__errno>
 80015d0:	4603      	mov	r3, r0
 80015d2:	220c      	movs	r2, #12
 80015d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	e009      	b.n	80015f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	4a05      	ldr	r2, [pc, #20]	; (8001600 <_sbrk+0x64>)
 80015ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20002800 	.word	0x20002800
 80015fc:	00000400 	.word	0x00000400
 8001600:	20000228 	.word	0x20000228
 8001604:	20000240 	.word	0x20000240

08001608 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001614:	480c      	ldr	r0, [pc, #48]	; (8001648 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001616:	490d      	ldr	r1, [pc, #52]	; (800164c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001618:	4a0d      	ldr	r2, [pc, #52]	; (8001650 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800161a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800161c:	e002      	b.n	8001624 <LoopCopyDataInit>

0800161e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001622:	3304      	adds	r3, #4

08001624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001628:	d3f9      	bcc.n	800161e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162a:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800162c:	4c0a      	ldr	r4, [pc, #40]	; (8001658 <LoopFillZerobss+0x22>)
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001630:	e001      	b.n	8001636 <LoopFillZerobss>

08001632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001634:	3204      	adds	r2, #4

08001636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001638:	d3fb      	bcc.n	8001632 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800163a:	f7ff ffe5 	bl	8001608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800163e:	f001 fcbb 	bl	8002fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001642:	f7ff fcf5 	bl	8001030 <main>
  bx lr
 8001646:	4770      	bx	lr
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001650:	08005e7c 	.word	0x08005e7c
  ldr r2, =_sbss
 8001654:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001658:	20000240 	.word	0x20000240

0800165c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC1_2_IRQHandler>
	...

08001660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_Init+0x28>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_Init+0x28>)
 800166a:	f043 0310 	orr.w	r3, r3, #16
 800166e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001670:	2003      	movs	r0, #3
 8001672:	f000 fd57 	bl	8002124 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001676:	200f      	movs	r0, #15
 8001678:	f000 f808 	bl	800168c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800167c:	f7ff fe7e 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40022000 	.word	0x40022000

0800168c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <HAL_InitTick+0x54>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_InitTick+0x58>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fd61 	bl	8002172 <HAL_SYSTICK_Config>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00e      	b.n	80016d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b0f      	cmp	r3, #15
 80016be:	d80a      	bhi.n	80016d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c0:	2200      	movs	r2, #0
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f000 fd37 	bl	800213a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016cc:	4a06      	ldr	r2, [pc, #24]	; (80016e8 <HAL_InitTick+0x5c>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e000      	b.n	80016d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000000 	.word	0x20000000
 80016e4:	20000008 	.word	0x20000008
 80016e8:	20000004 	.word	0x20000004

080016ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <HAL_IncTick+0x1c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b05      	ldr	r3, [pc, #20]	; (800170c <HAL_IncTick+0x20>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4413      	add	r3, r2
 80016fc:	4a03      	ldr	r2, [pc, #12]	; (800170c <HAL_IncTick+0x20>)
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000008 	.word	0x20000008
 800170c:	2000022c 	.word	0x2000022c

08001710 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return uwTick;
 8001714:	4b02      	ldr	r3, [pc, #8]	; (8001720 <HAL_GetTick+0x10>)
 8001716:	681b      	ldr	r3, [r3, #0]
}
 8001718:	4618      	mov	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	2000022c 	.word	0x2000022c

08001724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff fff0 	bl	8001710 <HAL_GetTick>
 8001730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173c:	d005      	beq.n	800174a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_Delay+0x44>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4413      	add	r3, r2
 8001748:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800174a:	bf00      	nop
 800174c:	f7ff ffe0 	bl	8001710 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	429a      	cmp	r2, r3
 800175a:	d8f7      	bhi.n	800174c <HAL_Delay+0x28>
  {
  }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000008 	.word	0x20000008

0800176c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001774:	2300      	movs	r3, #0
 8001776:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e0be      	b.n	800190c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff fe08 	bl	80013c0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 fbc5 	bl	8001f40 <ADC_ConversionStop_Disable>
 80017b6:	4603      	mov	r3, r0
 80017b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 8099 	bne.w	80018fa <HAL_ADC_Init+0x18e>
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 8095 	bne.w	80018fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017d8:	f023 0302 	bic.w	r3, r3, #2
 80017dc:	f043 0202 	orr.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7b1b      	ldrb	r3, [r3, #12]
 80017f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001804:	d003      	beq.n	800180e <HAL_ADC_Init+0xa2>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d102      	bne.n	8001814 <HAL_ADC_Init+0xa8>
 800180e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001812:	e000      	b.n	8001816 <HAL_ADC_Init+0xaa>
 8001814:	2300      	movs	r3, #0
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	7d1b      	ldrb	r3, [r3, #20]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d119      	bne.n	8001858 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	7b1b      	ldrb	r3, [r3, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d109      	bne.n	8001840 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	3b01      	subs	r3, #1
 8001832:	035a      	lsls	r2, r3, #13
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	e00b      	b.n	8001858 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001844:	f043 0220 	orr.w	r2, r3, #32
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001850:	f043 0201 	orr.w	r2, r3, #1
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	430a      	orrs	r2, r1
 800186a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689a      	ldr	r2, [r3, #8]
 8001872:	4b28      	ldr	r3, [pc, #160]	; (8001914 <HAL_ADC_Init+0x1a8>)
 8001874:	4013      	ands	r3, r2
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	430b      	orrs	r3, r1
 800187e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001888:	d003      	beq.n	8001892 <HAL_ADC_Init+0x126>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d104      	bne.n	800189c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	3b01      	subs	r3, #1
 8001898:	051b      	lsls	r3, r3, #20
 800189a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <HAL_ADC_Init+0x1ac>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d10b      	bne.n	80018d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	f023 0303 	bic.w	r3, r3, #3
 80018ce:	f043 0201 	orr.w	r2, r3, #1
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018d6:	e018      	b.n	800190a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018dc:	f023 0312 	bic.w	r3, r3, #18
 80018e0:	f043 0210 	orr.w	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ec:	f043 0201 	orr.w	r2, r3, #1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018f8:	e007      	b.n	800190a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fe:	f043 0210 	orr.w	r2, r3, #16
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800190a:	7dfb      	ldrb	r3, [r7, #23]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	ffe1f7fd 	.word	0xffe1f7fd
 8001918:	ff1f0efe 	.word	0xff1f0efe

0800191c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <HAL_ADC_Start+0x1a>
 8001932:	2302      	movs	r3, #2
 8001934:	e098      	b.n	8001a68 <HAL_ADC_Start+0x14c>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 faa4 	bl	8001e8c <ADC_Enable>
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	f040 8087 	bne.w	8001a5e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a41      	ldr	r2, [pc, #260]	; (8001a70 <HAL_ADC_Start+0x154>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d105      	bne.n	800197a <HAL_ADC_Start+0x5e>
 800196e:	4b41      	ldr	r3, [pc, #260]	; (8001a74 <HAL_ADC_Start+0x158>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d115      	bne.n	80019a6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001990:	2b00      	cmp	r3, #0
 8001992:	d026      	beq.n	80019e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001998:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800199c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019a4:	e01d      	b.n	80019e2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a2f      	ldr	r2, [pc, #188]	; (8001a74 <HAL_ADC_Start+0x158>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d004      	beq.n	80019c6 <HAL_ADC_Start+0xaa>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a2b      	ldr	r2, [pc, #172]	; (8001a70 <HAL_ADC_Start+0x154>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d10d      	bne.n	80019e2 <HAL_ADC_Start+0xc6>
 80019c6:	4b2b      	ldr	r3, [pc, #172]	; (8001a74 <HAL_ADC_Start+0x158>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d007      	beq.n	80019e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d006      	beq.n	80019fc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f2:	f023 0206 	bic.w	r2, r3, #6
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80019fa:	e002      	b.n	8001a02 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f06f 0202 	mvn.w	r2, #2
 8001a12:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001a1e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a22:	d113      	bne.n	8001a4c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a28:	4a11      	ldr	r2, [pc, #68]	; (8001a70 <HAL_ADC_Start+0x154>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d105      	bne.n	8001a3a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_ADC_Start+0x158>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d108      	bne.n	8001a4c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	e00c      	b.n	8001a66 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	e003      	b.n	8001a66 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40012800 	.word	0x40012800
 8001a74:	40012400 	.word	0x40012400

08001a78 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a8e:	f7ff fe3f 	bl	8001710 <HAL_GetTick>
 8001a92:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00b      	beq.n	8001aba <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa6:	f043 0220 	orr.w	r2, r3, #32
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e0d3      	b.n	8001c62 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d131      	bne.n	8001b2c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d12a      	bne.n	8001b2c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001ad6:	e021      	b.n	8001b1c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ade:	d01d      	beq.n	8001b1c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d007      	beq.n	8001af6 <HAL_ADC_PollForConversion+0x7e>
 8001ae6:	f7ff fe13 	bl	8001710 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d212      	bcs.n	8001b1c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d10b      	bne.n	8001b1c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b08:	f043 0204 	orr.w	r2, r3, #4
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e0a2      	b.n	8001c62 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0d6      	beq.n	8001ad8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b2a:	e070      	b.n	8001c0e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001b2c:	4b4f      	ldr	r3, [pc, #316]	; (8001c6c <HAL_ADC_PollForConversion+0x1f4>)
 8001b2e:	681c      	ldr	r4, [r3, #0]
 8001b30:	2002      	movs	r0, #2
 8001b32:	f001 f97b 	bl	8002e2c <HAL_RCCEx_GetPeriphCLKFreq>
 8001b36:	4603      	mov	r3, r0
 8001b38:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6919      	ldr	r1, [r3, #16]
 8001b42:	4b4b      	ldr	r3, [pc, #300]	; (8001c70 <HAL_ADC_PollForConversion+0x1f8>)
 8001b44:	400b      	ands	r3, r1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d118      	bne.n	8001b7c <HAL_ADC_PollForConversion+0x104>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68d9      	ldr	r1, [r3, #12]
 8001b50:	4b48      	ldr	r3, [pc, #288]	; (8001c74 <HAL_ADC_PollForConversion+0x1fc>)
 8001b52:	400b      	ands	r3, r1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d111      	bne.n	8001b7c <HAL_ADC_PollForConversion+0x104>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6919      	ldr	r1, [r3, #16]
 8001b5e:	4b46      	ldr	r3, [pc, #280]	; (8001c78 <HAL_ADC_PollForConversion+0x200>)
 8001b60:	400b      	ands	r3, r1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d108      	bne.n	8001b78 <HAL_ADC_PollForConversion+0x100>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68d9      	ldr	r1, [r3, #12]
 8001b6c:	4b43      	ldr	r3, [pc, #268]	; (8001c7c <HAL_ADC_PollForConversion+0x204>)
 8001b6e:	400b      	ands	r3, r1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_ADC_PollForConversion+0x100>
 8001b74:	2314      	movs	r3, #20
 8001b76:	e020      	b.n	8001bba <HAL_ADC_PollForConversion+0x142>
 8001b78:	2329      	movs	r3, #41	; 0x29
 8001b7a:	e01e      	b.n	8001bba <HAL_ADC_PollForConversion+0x142>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6919      	ldr	r1, [r3, #16]
 8001b82:	4b3d      	ldr	r3, [pc, #244]	; (8001c78 <HAL_ADC_PollForConversion+0x200>)
 8001b84:	400b      	ands	r3, r1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <HAL_ADC_PollForConversion+0x120>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68d9      	ldr	r1, [r3, #12]
 8001b90:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <HAL_ADC_PollForConversion+0x204>)
 8001b92:	400b      	ands	r3, r1
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00d      	beq.n	8001bb4 <HAL_ADC_PollForConversion+0x13c>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6919      	ldr	r1, [r3, #16]
 8001b9e:	4b38      	ldr	r3, [pc, #224]	; (8001c80 <HAL_ADC_PollForConversion+0x208>)
 8001ba0:	400b      	ands	r3, r1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d108      	bne.n	8001bb8 <HAL_ADC_PollForConversion+0x140>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68d9      	ldr	r1, [r3, #12]
 8001bac:	4b34      	ldr	r3, [pc, #208]	; (8001c80 <HAL_ADC_PollForConversion+0x208>)
 8001bae:	400b      	ands	r3, r1
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_ADC_PollForConversion+0x140>
 8001bb4:	2354      	movs	r3, #84	; 0x54
 8001bb6:	e000      	b.n	8001bba <HAL_ADC_PollForConversion+0x142>
 8001bb8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001bc0:	e021      	b.n	8001c06 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc8:	d01a      	beq.n	8001c00 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d007      	beq.n	8001be0 <HAL_ADC_PollForConversion+0x168>
 8001bd0:	f7ff fd9e 	bl	8001710 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d20f      	bcs.n	8001c00 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d90b      	bls.n	8001c00 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bec:	f043 0204 	orr.w	r2, r3, #4
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e030      	b.n	8001c62 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	3301      	adds	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d8d9      	bhi.n	8001bc2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f06f 0212 	mvn.w	r2, #18
 8001c16:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c2e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c32:	d115      	bne.n	8001c60 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d111      	bne.n	8001c60 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c58:	f043 0201 	orr.w	r2, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd90      	pop	{r4, r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	24924924 	.word	0x24924924
 8001c74:	00924924 	.word	0x00924924
 8001c78:	12492492 	.word	0x12492492
 8001c7c:	00492492 	.word	0x00492492
 8001c80:	00249249 	.word	0x00249249

08001c84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d101      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x20>
 8001cb8:	2302      	movs	r3, #2
 8001cba:	e0dc      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1da>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b06      	cmp	r3, #6
 8001cca:	d81c      	bhi.n	8001d06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	3b05      	subs	r3, #5
 8001cde:	221f      	movs	r2, #31
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	4019      	ands	r1, r3
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4413      	add	r3, r2
 8001cf6:	3b05      	subs	r3, #5
 8001cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	430a      	orrs	r2, r1
 8001d02:	635a      	str	r2, [r3, #52]	; 0x34
 8001d04:	e03c      	b.n	8001d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d81c      	bhi.n	8001d48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	3b23      	subs	r3, #35	; 0x23
 8001d20:	221f      	movs	r2, #31
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	4019      	ands	r1, r3
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	4613      	mov	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	3b23      	subs	r3, #35	; 0x23
 8001d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	631a      	str	r2, [r3, #48]	; 0x30
 8001d46:	e01b      	b.n	8001d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	3b41      	subs	r3, #65	; 0x41
 8001d5a:	221f      	movs	r2, #31
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	4019      	ands	r1, r3
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	3b41      	subs	r3, #65	; 0x41
 8001d74:	fa00 f203 	lsl.w	r2, r0, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	d91c      	bls.n	8001dc2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68d9      	ldr	r1, [r3, #12]
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4613      	mov	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	3b1e      	subs	r3, #30
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	4019      	ands	r1, r3
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6898      	ldr	r0, [r3, #8]
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4613      	mov	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	3b1e      	subs	r3, #30
 8001db4:	fa00 f203 	lsl.w	r2, r0, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	60da      	str	r2, [r3, #12]
 8001dc0:	e019      	b.n	8001df6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6919      	ldr	r1, [r3, #16]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	2207      	movs	r2, #7
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	4019      	ands	r1, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6898      	ldr	r0, [r3, #8]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4613      	mov	r3, r2
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	4413      	add	r3, r2
 8001dea:	fa00 f203 	lsl.w	r2, r0, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2b10      	cmp	r3, #16
 8001dfc:	d003      	beq.n	8001e06 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e02:	2b11      	cmp	r3, #17
 8001e04:	d132      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1d      	ldr	r2, [pc, #116]	; (8001e80 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d125      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d126      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e2c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b10      	cmp	r3, #16
 8001e34:	d11a      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e36:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <HAL_ADC_ConfigChannel+0x1e8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a13      	ldr	r2, [pc, #76]	; (8001e88 <HAL_ADC_ConfigChannel+0x1ec>)
 8001e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e40:	0c9a      	lsrs	r2, r3, #18
 8001e42:	4613      	mov	r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4413      	add	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e4c:	e002      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	3b01      	subs	r3, #1
 8001e52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f9      	bne.n	8001e4e <HAL_ADC_ConfigChannel+0x1b2>
 8001e5a:	e007      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e60:	f043 0220 	orr.w	r2, r3, #32
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	40012400 	.word	0x40012400
 8001e84:	20000000 	.word	0x20000000
 8001e88:	431bde83 	.word	0x431bde83

08001e8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d040      	beq.n	8001f2c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0201 	orr.w	r2, r2, #1
 8001eb8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001eba:	4b1f      	ldr	r3, [pc, #124]	; (8001f38 <ADC_Enable+0xac>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <ADC_Enable+0xb0>)
 8001ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec4:	0c9b      	lsrs	r3, r3, #18
 8001ec6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ec8:	e002      	b.n	8001ed0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f9      	bne.n	8001eca <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ed6:	f7ff fc1b 	bl	8001710 <HAL_GetTick>
 8001eda:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001edc:	e01f      	b.n	8001f1e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ede:	f7ff fc17 	bl	8001710 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d918      	bls.n	8001f1e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d011      	beq.n	8001f1e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	f043 0210 	orr.w	r2, r3, #16
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	f043 0201 	orr.w	r2, r3, #1
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e007      	b.n	8001f2e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d1d8      	bne.n	8001ede <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	431bde83 	.word	0x431bde83

08001f40 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d12e      	bne.n	8001fb8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 0201 	bic.w	r2, r2, #1
 8001f68:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f6a:	f7ff fbd1 	bl	8001710 <HAL_GetTick>
 8001f6e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f70:	e01b      	b.n	8001faa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f72:	f7ff fbcd 	bl	8001710 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d914      	bls.n	8001faa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d10d      	bne.n	8001faa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f92:	f043 0210 	orr.w	r2, r3, #16
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	f043 0201 	orr.w	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e007      	b.n	8001fba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d0dc      	beq.n	8001f72 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ff6:	4a04      	ldr	r2, [pc, #16]	; (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	60d3      	str	r3, [r2, #12]
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <__NVIC_GetPriorityGrouping+0x18>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	f003 0307 	and.w	r3, r3, #7
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	db0a      	blt.n	8002052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	b2da      	uxtb	r2, r3
 8002040:	490c      	ldr	r1, [pc, #48]	; (8002074 <__NVIC_SetPriority+0x4c>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002050:	e00a      	b.n	8002068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4908      	ldr	r1, [pc, #32]	; (8002078 <__NVIC_SetPriority+0x50>)
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	3b04      	subs	r3, #4
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	440b      	add	r3, r1
 8002066:	761a      	strb	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000e100 	.word	0xe000e100
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f1c3 0307 	rsb	r3, r3, #7
 8002096:	2b04      	cmp	r3, #4
 8002098:	bf28      	it	cs
 800209a:	2304      	movcs	r3, #4
 800209c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3304      	adds	r3, #4
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d902      	bls.n	80020ac <NVIC_EncodePriority+0x30>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3b03      	subs	r3, #3
 80020aa:	e000      	b.n	80020ae <NVIC_EncodePriority+0x32>
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	f04f 32ff 	mov.w	r2, #4294967295
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43da      	mvns	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	401a      	ands	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c4:	f04f 31ff 	mov.w	r1, #4294967295
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	43d9      	mvns	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	4313      	orrs	r3, r2
         );
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3724      	adds	r7, #36	; 0x24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr

080020e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f0:	d301      	bcc.n	80020f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00f      	b.n	8002116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020f6:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <SysTick_Config+0x40>)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020fe:	210f      	movs	r1, #15
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f7ff ff90 	bl	8002028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <SysTick_Config+0x40>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800210e:	4b04      	ldr	r3, [pc, #16]	; (8002120 <SysTick_Config+0x40>)
 8002110:	2207      	movs	r2, #7
 8002112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	e000e010 	.word	0xe000e010

08002124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff ff49 	bl	8001fc4 <__NVIC_SetPriorityGrouping>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800214c:	f7ff ff5e 	bl	800200c <__NVIC_GetPriorityGrouping>
 8002150:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	6978      	ldr	r0, [r7, #20]
 8002158:	f7ff ff90 	bl	800207c <NVIC_EncodePriority>
 800215c:	4602      	mov	r2, r0
 800215e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff5f 	bl	8002028 <__NVIC_SetPriority>
}
 800216a:	bf00      	nop
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff ffb0 	bl	80020e0 <SysTick_Config>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b08b      	sub	sp, #44	; 0x2c
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e161      	b.n	8002464 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021a0:	2201      	movs	r2, #1
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	4013      	ands	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	f040 8150 	bne.w	800245e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4a97      	ldr	r2, [pc, #604]	; (8002420 <HAL_GPIO_Init+0x294>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d05e      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021c8:	4a95      	ldr	r2, [pc, #596]	; (8002420 <HAL_GPIO_Init+0x294>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d875      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021ce:	4a95      	ldr	r2, [pc, #596]	; (8002424 <HAL_GPIO_Init+0x298>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d058      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021d4:	4a93      	ldr	r2, [pc, #588]	; (8002424 <HAL_GPIO_Init+0x298>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d86f      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021da:	4a93      	ldr	r2, [pc, #588]	; (8002428 <HAL_GPIO_Init+0x29c>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d052      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021e0:	4a91      	ldr	r2, [pc, #580]	; (8002428 <HAL_GPIO_Init+0x29c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d869      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021e6:	4a91      	ldr	r2, [pc, #580]	; (800242c <HAL_GPIO_Init+0x2a0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d04c      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021ec:	4a8f      	ldr	r2, [pc, #572]	; (800242c <HAL_GPIO_Init+0x2a0>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d863      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021f2:	4a8f      	ldr	r2, [pc, #572]	; (8002430 <HAL_GPIO_Init+0x2a4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d046      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021f8:	4a8d      	ldr	r2, [pc, #564]	; (8002430 <HAL_GPIO_Init+0x2a4>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d85d      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021fe:	2b12      	cmp	r3, #18
 8002200:	d82a      	bhi.n	8002258 <HAL_GPIO_Init+0xcc>
 8002202:	2b12      	cmp	r3, #18
 8002204:	d859      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 8002206:	a201      	add	r2, pc, #4	; (adr r2, 800220c <HAL_GPIO_Init+0x80>)
 8002208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800220c:	08002287 	.word	0x08002287
 8002210:	08002261 	.word	0x08002261
 8002214:	08002273 	.word	0x08002273
 8002218:	080022b5 	.word	0x080022b5
 800221c:	080022bb 	.word	0x080022bb
 8002220:	080022bb 	.word	0x080022bb
 8002224:	080022bb 	.word	0x080022bb
 8002228:	080022bb 	.word	0x080022bb
 800222c:	080022bb 	.word	0x080022bb
 8002230:	080022bb 	.word	0x080022bb
 8002234:	080022bb 	.word	0x080022bb
 8002238:	080022bb 	.word	0x080022bb
 800223c:	080022bb 	.word	0x080022bb
 8002240:	080022bb 	.word	0x080022bb
 8002244:	080022bb 	.word	0x080022bb
 8002248:	080022bb 	.word	0x080022bb
 800224c:	080022bb 	.word	0x080022bb
 8002250:	08002269 	.word	0x08002269
 8002254:	0800227d 	.word	0x0800227d
 8002258:	4a76      	ldr	r2, [pc, #472]	; (8002434 <HAL_GPIO_Init+0x2a8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d013      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800225e:	e02c      	b.n	80022ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	623b      	str	r3, [r7, #32]
          break;
 8002266:	e029      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	3304      	adds	r3, #4
 800226e:	623b      	str	r3, [r7, #32]
          break;
 8002270:	e024      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	3308      	adds	r3, #8
 8002278:	623b      	str	r3, [r7, #32]
          break;
 800227a:	e01f      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	330c      	adds	r3, #12
 8002282:	623b      	str	r3, [r7, #32]
          break;
 8002284:	e01a      	b.n	80022bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d102      	bne.n	8002294 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800228e:	2304      	movs	r3, #4
 8002290:	623b      	str	r3, [r7, #32]
          break;
 8002292:	e013      	b.n	80022bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d105      	bne.n	80022a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800229c:	2308      	movs	r3, #8
 800229e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69fa      	ldr	r2, [r7, #28]
 80022a4:	611a      	str	r2, [r3, #16]
          break;
 80022a6:	e009      	b.n	80022bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022a8:	2308      	movs	r3, #8
 80022aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69fa      	ldr	r2, [r7, #28]
 80022b0:	615a      	str	r2, [r3, #20]
          break;
 80022b2:	e003      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022b4:	2300      	movs	r3, #0
 80022b6:	623b      	str	r3, [r7, #32]
          break;
 80022b8:	e000      	b.n	80022bc <HAL_GPIO_Init+0x130>
          break;
 80022ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2bff      	cmp	r3, #255	; 0xff
 80022c0:	d801      	bhi.n	80022c6 <HAL_GPIO_Init+0x13a>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	e001      	b.n	80022ca <HAL_GPIO_Init+0x13e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3304      	adds	r3, #4
 80022ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2bff      	cmp	r3, #255	; 0xff
 80022d0:	d802      	bhi.n	80022d8 <HAL_GPIO_Init+0x14c>
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	e002      	b.n	80022de <HAL_GPIO_Init+0x152>
 80022d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022da:	3b08      	subs	r3, #8
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	210f      	movs	r1, #15
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	401a      	ands	r2, r3
 80022f0:	6a39      	ldr	r1, [r7, #32]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	fa01 f303 	lsl.w	r3, r1, r3
 80022f8:	431a      	orrs	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80a9 	beq.w	800245e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800230c:	4b4a      	ldr	r3, [pc, #296]	; (8002438 <HAL_GPIO_Init+0x2ac>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a49      	ldr	r2, [pc, #292]	; (8002438 <HAL_GPIO_Init+0x2ac>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6193      	str	r3, [r2, #24]
 8002318:	4b47      	ldr	r3, [pc, #284]	; (8002438 <HAL_GPIO_Init+0x2ac>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002324:	4a45      	ldr	r2, [pc, #276]	; (800243c <HAL_GPIO_Init+0x2b0>)
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	089b      	lsrs	r3, r3, #2
 800232a:	3302      	adds	r3, #2
 800232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002330:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	220f      	movs	r2, #15
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	4013      	ands	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a3d      	ldr	r2, [pc, #244]	; (8002440 <HAL_GPIO_Init+0x2b4>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00d      	beq.n	800236c <HAL_GPIO_Init+0x1e0>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a3c      	ldr	r2, [pc, #240]	; (8002444 <HAL_GPIO_Init+0x2b8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d007      	beq.n	8002368 <HAL_GPIO_Init+0x1dc>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a3b      	ldr	r2, [pc, #236]	; (8002448 <HAL_GPIO_Init+0x2bc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d101      	bne.n	8002364 <HAL_GPIO_Init+0x1d8>
 8002360:	2302      	movs	r3, #2
 8002362:	e004      	b.n	800236e <HAL_GPIO_Init+0x1e2>
 8002364:	2303      	movs	r3, #3
 8002366:	e002      	b.n	800236e <HAL_GPIO_Init+0x1e2>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <HAL_GPIO_Init+0x1e2>
 800236c:	2300      	movs	r3, #0
 800236e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002370:	f002 0203 	and.w	r2, r2, #3
 8002374:	0092      	lsls	r2, r2, #2
 8002376:	4093      	lsls	r3, r2
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	4313      	orrs	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800237e:	492f      	ldr	r1, [pc, #188]	; (800243c <HAL_GPIO_Init+0x2b0>)
 8002380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002382:	089b      	lsrs	r3, r3, #2
 8002384:	3302      	adds	r3, #2
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d006      	beq.n	80023a6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002398:	4b2c      	ldr	r3, [pc, #176]	; (800244c <HAL_GPIO_Init+0x2c0>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	492b      	ldr	r1, [pc, #172]	; (800244c <HAL_GPIO_Init+0x2c0>)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	600b      	str	r3, [r1, #0]
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023a6:	4b29      	ldr	r3, [pc, #164]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	4927      	ldr	r1, [pc, #156]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d006      	beq.n	80023ce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023c0:	4b22      	ldr	r3, [pc, #136]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	4921      	ldr	r1, [pc, #132]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	604b      	str	r3, [r1, #4]
 80023cc:	e006      	b.n	80023dc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023ce:	4b1f      	ldr	r3, [pc, #124]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	491d      	ldr	r1, [pc, #116]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023d8:	4013      	ands	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023e8:	4b18      	ldr	r3, [pc, #96]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	4917      	ldr	r1, [pc, #92]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	608b      	str	r3, [r1, #8]
 80023f4:	e006      	b.n	8002404 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_GPIO_Init+0x2c0>)
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	43db      	mvns	r3, r3
 80023fe:	4913      	ldr	r1, [pc, #76]	; (800244c <HAL_GPIO_Init+0x2c0>)
 8002400:	4013      	ands	r3, r2
 8002402:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d01f      	beq.n	8002450 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002410:	4b0e      	ldr	r3, [pc, #56]	; (800244c <HAL_GPIO_Init+0x2c0>)
 8002412:	68da      	ldr	r2, [r3, #12]
 8002414:	490d      	ldr	r1, [pc, #52]	; (800244c <HAL_GPIO_Init+0x2c0>)
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	4313      	orrs	r3, r2
 800241a:	60cb      	str	r3, [r1, #12]
 800241c:	e01f      	b.n	800245e <HAL_GPIO_Init+0x2d2>
 800241e:	bf00      	nop
 8002420:	10320000 	.word	0x10320000
 8002424:	10310000 	.word	0x10310000
 8002428:	10220000 	.word	0x10220000
 800242c:	10210000 	.word	0x10210000
 8002430:	10120000 	.word	0x10120000
 8002434:	10110000 	.word	0x10110000
 8002438:	40021000 	.word	0x40021000
 800243c:	40010000 	.word	0x40010000
 8002440:	40010800 	.word	0x40010800
 8002444:	40010c00 	.word	0x40010c00
 8002448:	40011000 	.word	0x40011000
 800244c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_GPIO_Init+0x2f4>)
 8002452:	68da      	ldr	r2, [r3, #12]
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	43db      	mvns	r3, r3
 8002458:	4909      	ldr	r1, [pc, #36]	; (8002480 <HAL_GPIO_Init+0x2f4>)
 800245a:	4013      	ands	r3, r2
 800245c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	3301      	adds	r3, #1
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	fa22 f303 	lsr.w	r3, r2, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	f47f ae96 	bne.w	80021a0 <HAL_GPIO_Init+0x14>
  }
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop
 8002478:	372c      	adds	r7, #44	; 0x2c
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr
 8002480:	40010400 	.word	0x40010400

08002484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
 8002490:	4613      	mov	r3, r2
 8002492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002494:	787b      	ldrb	r3, [r7, #1]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024a0:	e003      	b.n	80024aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024a2:	887b      	ldrh	r3, [r7, #2]
 80024a4:	041a      	lsls	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	611a      	str	r2, [r3, #16]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr

080024b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e272      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 8087 	beq.w	80025e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024d4:	4b92      	ldr	r3, [pc, #584]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f003 030c 	and.w	r3, r3, #12
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d00c      	beq.n	80024fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024e0:	4b8f      	ldr	r3, [pc, #572]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d112      	bne.n	8002512 <HAL_RCC_OscConfig+0x5e>
 80024ec:	4b8c      	ldr	r3, [pc, #560]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f8:	d10b      	bne.n	8002512 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fa:	4b89      	ldr	r3, [pc, #548]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d06c      	beq.n	80025e0 <HAL_RCC_OscConfig+0x12c>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d168      	bne.n	80025e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e24c      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800251a:	d106      	bne.n	800252a <HAL_RCC_OscConfig+0x76>
 800251c:	4b80      	ldr	r3, [pc, #512]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a7f      	ldr	r2, [pc, #508]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e02e      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0x98>
 8002532:	4b7b      	ldr	r3, [pc, #492]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a7a      	ldr	r2, [pc, #488]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b78      	ldr	r3, [pc, #480]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a77      	ldr	r2, [pc, #476]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e01d      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002554:	d10c      	bne.n	8002570 <HAL_RCC_OscConfig+0xbc>
 8002556:	4b72      	ldr	r3, [pc, #456]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a71      	ldr	r2, [pc, #452]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800255c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	4b6f      	ldr	r3, [pc, #444]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a6e      	ldr	r2, [pc, #440]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e00b      	b.n	8002588 <HAL_RCC_OscConfig+0xd4>
 8002570:	4b6b      	ldr	r3, [pc, #428]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a6a      	ldr	r2, [pc, #424]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b68      	ldr	r3, [pc, #416]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a67      	ldr	r2, [pc, #412]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002586:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d013      	beq.n	80025b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002590:	f7ff f8be 	bl	8001710 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002598:	f7ff f8ba 	bl	8001710 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b64      	cmp	r3, #100	; 0x64
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e200      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025aa:	4b5d      	ldr	r3, [pc, #372]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0f0      	beq.n	8002598 <HAL_RCC_OscConfig+0xe4>
 80025b6:	e014      	b.n	80025e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7ff f8aa 	bl	8001710 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c0:	f7ff f8a6 	bl	8001710 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	; 0x64
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e1ec      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d2:	4b53      	ldr	r3, [pc, #332]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x10c>
 80025de:	e000      	b.n	80025e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d063      	beq.n	80026b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ee:	4b4c      	ldr	r3, [pc, #304]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f003 030c 	and.w	r3, r3, #12
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025fa:	4b49      	ldr	r3, [pc, #292]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b08      	cmp	r3, #8
 8002604:	d11c      	bne.n	8002640 <HAL_RCC_OscConfig+0x18c>
 8002606:	4b46      	ldr	r3, [pc, #280]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d116      	bne.n	8002640 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002612:	4b43      	ldr	r3, [pc, #268]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <HAL_RCC_OscConfig+0x176>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d001      	beq.n	800262a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e1c0      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262a:	4b3d      	ldr	r3, [pc, #244]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4939      	ldr	r1, [pc, #228]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263e:	e03a      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d020      	beq.n	800268a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002648:	4b36      	ldr	r3, [pc, #216]	; (8002724 <HAL_RCC_OscConfig+0x270>)
 800264a:	2201      	movs	r2, #1
 800264c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264e:	f7ff f85f 	bl	8001710 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002656:	f7ff f85b 	bl	8001710 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e1a1      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002668:	4b2d      	ldr	r3, [pc, #180]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002674:	4b2a      	ldr	r3, [pc, #168]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	4927      	ldr	r1, [pc, #156]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 8002684:	4313      	orrs	r3, r2
 8002686:	600b      	str	r3, [r1, #0]
 8002688:	e015      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800268a:	4b26      	ldr	r3, [pc, #152]	; (8002724 <HAL_RCC_OscConfig+0x270>)
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7ff f83e 	bl	8001710 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002698:	f7ff f83a 	bl	8001710 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e180      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026aa:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d03a      	beq.n	8002738 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d019      	beq.n	80026fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ca:	4b17      	ldr	r3, [pc, #92]	; (8002728 <HAL_RCC_OscConfig+0x274>)
 80026cc:	2201      	movs	r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d0:	f7ff f81e 	bl	8001710 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d8:	f7ff f81a 	bl	8001710 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e160      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ea:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026f6:	2001      	movs	r0, #1
 80026f8:	f000 fac4 	bl	8002c84 <RCC_Delay>
 80026fc:	e01c      	b.n	8002738 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026fe:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <HAL_RCC_OscConfig+0x274>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002704:	f7ff f804 	bl	8001710 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270a:	e00f      	b.n	800272c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270c:	f7ff f800 	bl	8001710 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d908      	bls.n	800272c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e146      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
 800271e:	bf00      	nop
 8002720:	40021000 	.word	0x40021000
 8002724:	42420000 	.word	0x42420000
 8002728:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	4b92      	ldr	r3, [pc, #584]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e9      	bne.n	800270c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80a6 	beq.w	8002892 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002746:	2300      	movs	r3, #0
 8002748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800274a:	4b8b      	ldr	r3, [pc, #556]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b88      	ldr	r3, [pc, #544]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a87      	ldr	r2, [pc, #540]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]
 8002762:	4b85      	ldr	r3, [pc, #532]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800276e:	2301      	movs	r3, #1
 8002770:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002772:	4b82      	ldr	r3, [pc, #520]	; (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d118      	bne.n	80027b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800277e:	4b7f      	ldr	r3, [pc, #508]	; (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a7e      	ldr	r2, [pc, #504]	; (800297c <HAL_RCC_OscConfig+0x4c8>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278a:	f7fe ffc1 	bl	8001710 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002792:	f7fe ffbd 	bl	8001710 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b64      	cmp	r3, #100	; 0x64
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e103      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a4:	4b75      	ldr	r3, [pc, #468]	; (800297c <HAL_RCC_OscConfig+0x4c8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d106      	bne.n	80027c6 <HAL_RCC_OscConfig+0x312>
 80027b8:	4b6f      	ldr	r3, [pc, #444]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4a6e      	ldr	r2, [pc, #440]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6213      	str	r3, [r2, #32]
 80027c4:	e02d      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x334>
 80027ce:	4b6a      	ldr	r3, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4a69      	ldr	r2, [pc, #420]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6213      	str	r3, [r2, #32]
 80027da:	4b67      	ldr	r3, [pc, #412]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a66      	ldr	r2, [pc, #408]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	6213      	str	r3, [r2, #32]
 80027e6:	e01c      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d10c      	bne.n	800280a <HAL_RCC_OscConfig+0x356>
 80027f0:	4b61      	ldr	r3, [pc, #388]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4a60      	ldr	r2, [pc, #384]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6213      	str	r3, [r2, #32]
 80027fc:	4b5e      	ldr	r3, [pc, #376]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4a5d      	ldr	r2, [pc, #372]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6213      	str	r3, [r2, #32]
 8002808:	e00b      	b.n	8002822 <HAL_RCC_OscConfig+0x36e>
 800280a:	4b5b      	ldr	r3, [pc, #364]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4a5a      	ldr	r2, [pc, #360]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	6213      	str	r3, [r2, #32]
 8002816:	4b58      	ldr	r3, [pc, #352]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a57      	ldr	r2, [pc, #348]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	f023 0304 	bic.w	r3, r3, #4
 8002820:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d015      	beq.n	8002856 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282a:	f7fe ff71 	bl	8001710 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002830:	e00a      	b.n	8002848 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002832:	f7fe ff6d 	bl	8001710 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e0b1      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002848:	4b4b      	ldr	r3, [pc, #300]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0ee      	beq.n	8002832 <HAL_RCC_OscConfig+0x37e>
 8002854:	e014      	b.n	8002880 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002856:	f7fe ff5b 	bl	8001710 <HAL_GetTick>
 800285a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285c:	e00a      	b.n	8002874 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7fe ff57 	bl	8001710 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	f241 3288 	movw	r2, #5000	; 0x1388
 800286c:	4293      	cmp	r3, r2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e09b      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002874:	4b40      	ldr	r3, [pc, #256]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1ee      	bne.n	800285e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d105      	bne.n	8002892 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002886:	4b3c      	ldr	r3, [pc, #240]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a3b      	ldr	r2, [pc, #236]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 8087 	beq.w	80029aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800289c:	4b36      	ldr	r3, [pc, #216]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d061      	beq.n	800296c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d146      	bne.n	800293e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b0:	4b33      	ldr	r3, [pc, #204]	; (8002980 <HAL_RCC_OscConfig+0x4cc>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b6:	f7fe ff2b 	bl	8001710 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028be:	f7fe ff27 	bl	8001710 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e06d      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d0:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f0      	bne.n	80028be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e4:	d108      	bne.n	80028f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028e6:	4b24      	ldr	r3, [pc, #144]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4921      	ldr	r1, [pc, #132]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f8:	4b1f      	ldr	r3, [pc, #124]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a19      	ldr	r1, [r3, #32]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002908:	430b      	orrs	r3, r1
 800290a:	491b      	ldr	r1, [pc, #108]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	4313      	orrs	r3, r2
 800290e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <HAL_RCC_OscConfig+0x4cc>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7fe fefb 	bl	8001710 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291e:	f7fe fef7 	bl	8001710 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e03d      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002930:	4b11      	ldr	r3, [pc, #68]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x46a>
 800293c:	e035      	b.n	80029aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <HAL_RCC_OscConfig+0x4cc>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe fee4 	bl	8001710 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fee0 	bl	8001710 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e026      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_RCC_OscConfig+0x4c4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x498>
 800296a:	e01e      	b.n	80029aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d107      	bne.n	8002984 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e019      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
 8002980:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002984:	4b0b      	ldr	r3, [pc, #44]	; (80029b4 <HAL_RCC_OscConfig+0x500>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	429a      	cmp	r2, r3
 8002996:	d106      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d001      	beq.n	80029aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40021000 	.word	0x40021000

080029b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e0d0      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029cc:	4b6a      	ldr	r3, [pc, #424]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d910      	bls.n	80029fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029da:	4b67      	ldr	r3, [pc, #412]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 0207 	bic.w	r2, r3, #7
 80029e2:	4965      	ldr	r1, [pc, #404]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ea:	4b63      	ldr	r3, [pc, #396]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0b8      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d020      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a14:	4b59      	ldr	r3, [pc, #356]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a58      	ldr	r2, [pc, #352]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a2c:	4b53      	ldr	r3, [pc, #332]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a52      	ldr	r2, [pc, #328]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a38:	4b50      	ldr	r3, [pc, #320]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	494d      	ldr	r1, [pc, #308]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d040      	beq.n	8002ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	4b47      	ldr	r3, [pc, #284]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d115      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e07f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d107      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a76:	4b41      	ldr	r3, [pc, #260]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d109      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e073      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a86:	4b3d      	ldr	r3, [pc, #244]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e06b      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a96:	4b39      	ldr	r3, [pc, #228]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f023 0203 	bic.w	r2, r3, #3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4936      	ldr	r1, [pc, #216]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aa8:	f7fe fe32 	bl	8001710 <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aae:	e00a      	b.n	8002ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab0:	f7fe fe2e 	bl	8001710 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e053      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac6:	4b2d      	ldr	r3, [pc, #180]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 020c 	and.w	r2, r3, #12
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d1eb      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b27      	ldr	r3, [pc, #156]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d210      	bcs.n	8002b08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b24      	ldr	r3, [pc, #144]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 0207 	bic.w	r2, r3, #7
 8002aee:	4922      	ldr	r1, [pc, #136]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af6:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <HAL_RCC_ClockConfig+0x1c0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e032      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b14:	4b19      	ldr	r3, [pc, #100]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4916      	ldr	r1, [pc, #88]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b32:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	490e      	ldr	r1, [pc, #56]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b46:	f000 f821 	bl	8002b8c <HAL_RCC_GetSysClockFreq>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	490a      	ldr	r1, [pc, #40]	; (8002b80 <HAL_RCC_ClockConfig+0x1c8>)
 8002b58:	5ccb      	ldrb	r3, [r1, r3]
 8002b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5e:	4a09      	ldr	r2, [pc, #36]	; (8002b84 <HAL_RCC_ClockConfig+0x1cc>)
 8002b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b62:	4b09      	ldr	r3, [pc, #36]	; (8002b88 <HAL_RCC_ClockConfig+0x1d0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fd90 	bl	800168c <HAL_InitTick>

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40022000 	.word	0x40022000
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	08005a84 	.word	0x08005a84
 8002b84:	20000000 	.word	0x20000000
 8002b88:	20000004 	.word	0x20000004

08002b8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b8c:	b490      	push	{r4, r7}
 8002b8e:	b08a      	sub	sp, #40	; 0x28
 8002b90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b92:	4b29      	ldr	r3, [pc, #164]	; (8002c38 <HAL_RCC_GetSysClockFreq+0xac>)
 8002b94:	1d3c      	adds	r4, r7, #4
 8002b96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b9c:	f240 2301 	movw	r3, #513	; 0x201
 8002ba0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61bb      	str	r3, [r7, #24]
 8002baa:	2300      	movs	r3, #0
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bb6:	4b21      	ldr	r3, [pc, #132]	; (8002c3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 030c 	and.w	r3, r3, #12
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d002      	beq.n	8002bcc <HAL_RCC_GetSysClockFreq+0x40>
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d003      	beq.n	8002bd2 <HAL_RCC_GetSysClockFreq+0x46>
 8002bca:	e02b      	b.n	8002c24 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bcc:	4b1c      	ldr	r3, [pc, #112]	; (8002c40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bce:	623b      	str	r3, [r7, #32]
      break;
 8002bd0:	e02b      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	0c9b      	lsrs	r3, r3, #18
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	3328      	adds	r3, #40	; 0x28
 8002bdc:	443b      	add	r3, r7
 8002bde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002be2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d012      	beq.n	8002c14 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	0c5b      	lsrs	r3, r3, #17
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	3328      	adds	r3, #40	; 0x28
 8002bfa:	443b      	add	r3, r7
 8002bfc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c00:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	4a0e      	ldr	r2, [pc, #56]	; (8002c40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c06:	fb03 f202 	mul.w	r2, r3, r2
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
 8002c12:	e004      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	4a0b      	ldr	r2, [pc, #44]	; (8002c44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c18:	fb02 f303 	mul.w	r3, r2, r3
 8002c1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	623b      	str	r3, [r7, #32]
      break;
 8002c22:	e002      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c24:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c26:	623b      	str	r3, [r7, #32]
      break;
 8002c28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3728      	adds	r7, #40	; 0x28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc90      	pop	{r4, r7}
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	08005a64 	.word	0x08005a64
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	007a1200 	.word	0x007a1200
 8002c44:	003d0900 	.word	0x003d0900

08002c48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c4c:	4b02      	ldr	r3, [pc, #8]	; (8002c58 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	20000000 	.word	0x20000000

08002c5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c60:	f7ff fff2 	bl	8002c48 <HAL_RCC_GetHCLKFreq>
 8002c64:	4602      	mov	r2, r0
 8002c66:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	0adb      	lsrs	r3, r3, #11
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	4903      	ldr	r1, [pc, #12]	; (8002c80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c72:	5ccb      	ldrb	r3, [r1, r3]
 8002c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	08005a94 	.word	0x08005a94

08002c84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c8c:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <RCC_Delay+0x34>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a0a      	ldr	r2, [pc, #40]	; (8002cbc <RCC_Delay+0x38>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	0a5b      	lsrs	r3, r3, #9
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	fb02 f303 	mul.w	r3, r2, r3
 8002c9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ca0:	bf00      	nop
  }
  while (Delay --);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	1e5a      	subs	r2, r3, #1
 8002ca6:	60fa      	str	r2, [r7, #12]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f9      	bne.n	8002ca0 <RCC_Delay+0x1c>
}
 8002cac:	bf00      	nop
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	10624dd3 	.word	0x10624dd3

08002cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d07d      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ce0:	4b4f      	ldr	r3, [pc, #316]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10d      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cec:	4b4c      	ldr	r3, [pc, #304]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	4a4b      	ldr	r2, [pc, #300]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	61d3      	str	r3, [r2, #28]
 8002cf8:	4b49      	ldr	r3, [pc, #292]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d04:	2301      	movs	r3, #1
 8002d06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d08:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d118      	bne.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d14:	4b43      	ldr	r3, [pc, #268]	; (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a42      	ldr	r2, [pc, #264]	; (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d20:	f7fe fcf6 	bl	8001710 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d26:	e008      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d28:	f7fe fcf2 	bl	8001710 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b64      	cmp	r3, #100	; 0x64
 8002d34:	d901      	bls.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e06d      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d3a:	4b3a      	ldr	r3, [pc, #232]	; (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d46:	4b36      	ldr	r3, [pc, #216]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d02e      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d027      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d64:	4b2e      	ldr	r3, [pc, #184]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d6e:	4b2e      	ldr	r3, [pc, #184]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d74:	4b2c      	ldr	r3, [pc, #176]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d7a:	4a29      	ldr	r2, [pc, #164]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d014      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8a:	f7fe fcc1 	bl	8001710 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d90:	e00a      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d92:	f7fe fcbd 	bl	8001710 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e036      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da8:	4b1d      	ldr	r3, [pc, #116]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0ee      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002db4:	4b1a      	ldr	r3, [pc, #104]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	4917      	ldr	r1, [pc, #92]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dc6:	7dfb      	ldrb	r3, [r7, #23]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d105      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dcc:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	4a13      	ldr	r2, [pc, #76]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d008      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002de4:	4b0e      	ldr	r3, [pc, #56]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	490b      	ldr	r1, [pc, #44]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0310 	and.w	r3, r3, #16
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d008      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e02:	4b07      	ldr	r3, [pc, #28]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	4904      	ldr	r1, [pc, #16]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40007000 	.word	0x40007000
 8002e28:	42420440 	.word	0x42420440

08002e2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002e2c:	b590      	push	{r4, r7, lr}
 8002e2e:	b08d      	sub	sp, #52	; 0x34
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e34:	4b58      	ldr	r3, [pc, #352]	; (8002f98 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002e36:	f107 040c 	add.w	r4, r7, #12
 8002e3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e40:	f240 2301 	movw	r3, #513	; 0x201
 8002e44:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
 8002e56:	2300      	movs	r3, #0
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b10      	cmp	r3, #16
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b10      	cmp	r3, #16
 8002e64:	f200 808e 	bhi.w	8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d049      	beq.n	8002f02 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d079      	beq.n	8002f68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002e74:	e086      	b.n	8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8002e76:	4b49      	ldr	r3, [pc, #292]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002e7c:	4b47      	ldr	r3, [pc, #284]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d07f      	beq.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	0c9b      	lsrs	r3, r3, #18
 8002e8c:	f003 030f 	and.w	r3, r3, #15
 8002e90:	3330      	adds	r3, #48	; 0x30
 8002e92:	443b      	add	r3, r7
 8002e94:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002e98:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d017      	beq.n	8002ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ea4:	4b3d      	ldr	r3, [pc, #244]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	0c5b      	lsrs	r3, r3, #17
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	3330      	adds	r3, #48	; 0x30
 8002eb0:	443b      	add	r3, r7
 8002eb2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00d      	beq.n	8002ede <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002ec2:	4a37      	ldr	r2, [pc, #220]	; (8002fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	fb02 f303 	mul.w	r3, r2, r3
 8002ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ed2:	e004      	b.n	8002ede <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	4a33      	ldr	r2, [pc, #204]	; (8002fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002ed8:	fb02 f303 	mul.w	r3, r2, r3
 8002edc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002ede:	4b2f      	ldr	r3, [pc, #188]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eea:	d102      	bne.n	8002ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8002eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002ef0:	e04a      	b.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8002ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4a2c      	ldr	r2, [pc, #176]	; (8002fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	085b      	lsrs	r3, r3, #1
 8002efe:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002f00:	e042      	b.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8002f02:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f12:	d108      	bne.n	8002f26 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8002f1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f22:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f24:	e01f      	b.n	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f30:	d109      	bne.n	8002f46 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8002f32:	4b1a      	ldr	r3, [pc, #104]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8002f3e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f44:	e00f      	b.n	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f50:	d11c      	bne.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8002f52:	4b12      	ldr	r3, [pc, #72]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d016      	beq.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8002f5e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002f64:	e012      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8002f66:	e011      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002f68:	f7ff fe78 	bl	8002c5c <HAL_RCC_GetPCLK2Freq>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	0b9b      	lsrs	r3, r3, #14
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	3301      	adds	r3, #1
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002f82:	e004      	b.n	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002f84:	bf00      	nop
 8002f86:	e002      	b.n	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002f88:	bf00      	nop
 8002f8a:	e000      	b.n	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002f8c:	bf00      	nop
    }
  }
  return (frequency);
 8002f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3734      	adds	r7, #52	; 0x34
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd90      	pop	{r4, r7, pc}
 8002f98:	08005a74 	.word	0x08005a74
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	007a1200 	.word	0x007a1200
 8002fa4:	003d0900 	.word	0x003d0900
 8002fa8:	aaaaaaab 	.word	0xaaaaaaab

08002fac <__errno>:
 8002fac:	4b01      	ldr	r3, [pc, #4]	; (8002fb4 <__errno+0x8>)
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	2000000c 	.word	0x2000000c

08002fb8 <__libc_init_array>:
 8002fb8:	b570      	push	{r4, r5, r6, lr}
 8002fba:	2600      	movs	r6, #0
 8002fbc:	4d0c      	ldr	r5, [pc, #48]	; (8002ff0 <__libc_init_array+0x38>)
 8002fbe:	4c0d      	ldr	r4, [pc, #52]	; (8002ff4 <__libc_init_array+0x3c>)
 8002fc0:	1b64      	subs	r4, r4, r5
 8002fc2:	10a4      	asrs	r4, r4, #2
 8002fc4:	42a6      	cmp	r6, r4
 8002fc6:	d109      	bne.n	8002fdc <__libc_init_array+0x24>
 8002fc8:	f002 fd2e 	bl	8005a28 <_init>
 8002fcc:	2600      	movs	r6, #0
 8002fce:	4d0a      	ldr	r5, [pc, #40]	; (8002ff8 <__libc_init_array+0x40>)
 8002fd0:	4c0a      	ldr	r4, [pc, #40]	; (8002ffc <__libc_init_array+0x44>)
 8002fd2:	1b64      	subs	r4, r4, r5
 8002fd4:	10a4      	asrs	r4, r4, #2
 8002fd6:	42a6      	cmp	r6, r4
 8002fd8:	d105      	bne.n	8002fe6 <__libc_init_array+0x2e>
 8002fda:	bd70      	pop	{r4, r5, r6, pc}
 8002fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fe0:	4798      	blx	r3
 8002fe2:	3601      	adds	r6, #1
 8002fe4:	e7ee      	b.n	8002fc4 <__libc_init_array+0xc>
 8002fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fea:	4798      	blx	r3
 8002fec:	3601      	adds	r6, #1
 8002fee:	e7f2      	b.n	8002fd6 <__libc_init_array+0x1e>
 8002ff0:	08005e74 	.word	0x08005e74
 8002ff4:	08005e74 	.word	0x08005e74
 8002ff8:	08005e74 	.word	0x08005e74
 8002ffc:	08005e78 	.word	0x08005e78

08003000 <memset>:
 8003000:	4603      	mov	r3, r0
 8003002:	4402      	add	r2, r0
 8003004:	4293      	cmp	r3, r2
 8003006:	d100      	bne.n	800300a <memset+0xa>
 8003008:	4770      	bx	lr
 800300a:	f803 1b01 	strb.w	r1, [r3], #1
 800300e:	e7f9      	b.n	8003004 <memset+0x4>

08003010 <__cvt>:
 8003010:	2b00      	cmp	r3, #0
 8003012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003016:	461f      	mov	r7, r3
 8003018:	bfbb      	ittet	lt
 800301a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800301e:	461f      	movlt	r7, r3
 8003020:	2300      	movge	r3, #0
 8003022:	232d      	movlt	r3, #45	; 0x2d
 8003024:	b088      	sub	sp, #32
 8003026:	4614      	mov	r4, r2
 8003028:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800302a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800302c:	7013      	strb	r3, [r2, #0]
 800302e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003030:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003034:	f023 0820 	bic.w	r8, r3, #32
 8003038:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800303c:	d005      	beq.n	800304a <__cvt+0x3a>
 800303e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003042:	d100      	bne.n	8003046 <__cvt+0x36>
 8003044:	3501      	adds	r5, #1
 8003046:	2302      	movs	r3, #2
 8003048:	e000      	b.n	800304c <__cvt+0x3c>
 800304a:	2303      	movs	r3, #3
 800304c:	aa07      	add	r2, sp, #28
 800304e:	9204      	str	r2, [sp, #16]
 8003050:	aa06      	add	r2, sp, #24
 8003052:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003056:	e9cd 3500 	strd	r3, r5, [sp]
 800305a:	4622      	mov	r2, r4
 800305c:	463b      	mov	r3, r7
 800305e:	f000 fcc3 	bl	80039e8 <_dtoa_r>
 8003062:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003066:	4606      	mov	r6, r0
 8003068:	d102      	bne.n	8003070 <__cvt+0x60>
 800306a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800306c:	07db      	lsls	r3, r3, #31
 800306e:	d522      	bpl.n	80030b6 <__cvt+0xa6>
 8003070:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003074:	eb06 0905 	add.w	r9, r6, r5
 8003078:	d110      	bne.n	800309c <__cvt+0x8c>
 800307a:	7833      	ldrb	r3, [r6, #0]
 800307c:	2b30      	cmp	r3, #48	; 0x30
 800307e:	d10a      	bne.n	8003096 <__cvt+0x86>
 8003080:	2200      	movs	r2, #0
 8003082:	2300      	movs	r3, #0
 8003084:	4620      	mov	r0, r4
 8003086:	4639      	mov	r1, r7
 8003088:	f7fd fc8e 	bl	80009a8 <__aeabi_dcmpeq>
 800308c:	b918      	cbnz	r0, 8003096 <__cvt+0x86>
 800308e:	f1c5 0501 	rsb	r5, r5, #1
 8003092:	f8ca 5000 	str.w	r5, [sl]
 8003096:	f8da 3000 	ldr.w	r3, [sl]
 800309a:	4499      	add	r9, r3
 800309c:	2200      	movs	r2, #0
 800309e:	2300      	movs	r3, #0
 80030a0:	4620      	mov	r0, r4
 80030a2:	4639      	mov	r1, r7
 80030a4:	f7fd fc80 	bl	80009a8 <__aeabi_dcmpeq>
 80030a8:	b108      	cbz	r0, 80030ae <__cvt+0x9e>
 80030aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80030ae:	2230      	movs	r2, #48	; 0x30
 80030b0:	9b07      	ldr	r3, [sp, #28]
 80030b2:	454b      	cmp	r3, r9
 80030b4:	d307      	bcc.n	80030c6 <__cvt+0xb6>
 80030b6:	4630      	mov	r0, r6
 80030b8:	9b07      	ldr	r3, [sp, #28]
 80030ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80030bc:	1b9b      	subs	r3, r3, r6
 80030be:	6013      	str	r3, [r2, #0]
 80030c0:	b008      	add	sp, #32
 80030c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030c6:	1c59      	adds	r1, r3, #1
 80030c8:	9107      	str	r1, [sp, #28]
 80030ca:	701a      	strb	r2, [r3, #0]
 80030cc:	e7f0      	b.n	80030b0 <__cvt+0xa0>

080030ce <__exponent>:
 80030ce:	4603      	mov	r3, r0
 80030d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030d2:	2900      	cmp	r1, #0
 80030d4:	f803 2b02 	strb.w	r2, [r3], #2
 80030d8:	bfb6      	itet	lt
 80030da:	222d      	movlt	r2, #45	; 0x2d
 80030dc:	222b      	movge	r2, #43	; 0x2b
 80030de:	4249      	neglt	r1, r1
 80030e0:	2909      	cmp	r1, #9
 80030e2:	7042      	strb	r2, [r0, #1]
 80030e4:	dd2b      	ble.n	800313e <__exponent+0x70>
 80030e6:	f10d 0407 	add.w	r4, sp, #7
 80030ea:	46a4      	mov	ip, r4
 80030ec:	270a      	movs	r7, #10
 80030ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80030f2:	460a      	mov	r2, r1
 80030f4:	46a6      	mov	lr, r4
 80030f6:	fb07 1516 	mls	r5, r7, r6, r1
 80030fa:	2a63      	cmp	r2, #99	; 0x63
 80030fc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003100:	4631      	mov	r1, r6
 8003102:	f104 34ff 	add.w	r4, r4, #4294967295
 8003106:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800310a:	dcf0      	bgt.n	80030ee <__exponent+0x20>
 800310c:	3130      	adds	r1, #48	; 0x30
 800310e:	f1ae 0502 	sub.w	r5, lr, #2
 8003112:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003116:	4629      	mov	r1, r5
 8003118:	1c44      	adds	r4, r0, #1
 800311a:	4561      	cmp	r1, ip
 800311c:	d30a      	bcc.n	8003134 <__exponent+0x66>
 800311e:	f10d 0209 	add.w	r2, sp, #9
 8003122:	eba2 020e 	sub.w	r2, r2, lr
 8003126:	4565      	cmp	r5, ip
 8003128:	bf88      	it	hi
 800312a:	2200      	movhi	r2, #0
 800312c:	4413      	add	r3, r2
 800312e:	1a18      	subs	r0, r3, r0
 8003130:	b003      	add	sp, #12
 8003132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003134:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003138:	f804 2f01 	strb.w	r2, [r4, #1]!
 800313c:	e7ed      	b.n	800311a <__exponent+0x4c>
 800313e:	2330      	movs	r3, #48	; 0x30
 8003140:	3130      	adds	r1, #48	; 0x30
 8003142:	7083      	strb	r3, [r0, #2]
 8003144:	70c1      	strb	r1, [r0, #3]
 8003146:	1d03      	adds	r3, r0, #4
 8003148:	e7f1      	b.n	800312e <__exponent+0x60>
	...

0800314c <_printf_float>:
 800314c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003150:	b091      	sub	sp, #68	; 0x44
 8003152:	460c      	mov	r4, r1
 8003154:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003158:	4616      	mov	r6, r2
 800315a:	461f      	mov	r7, r3
 800315c:	4605      	mov	r5, r0
 800315e:	f001 fa31 	bl	80045c4 <_localeconv_r>
 8003162:	6803      	ldr	r3, [r0, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	9309      	str	r3, [sp, #36]	; 0x24
 8003168:	f7fc fff2 	bl	8000150 <strlen>
 800316c:	2300      	movs	r3, #0
 800316e:	930e      	str	r3, [sp, #56]	; 0x38
 8003170:	f8d8 3000 	ldr.w	r3, [r8]
 8003174:	900a      	str	r0, [sp, #40]	; 0x28
 8003176:	3307      	adds	r3, #7
 8003178:	f023 0307 	bic.w	r3, r3, #7
 800317c:	f103 0208 	add.w	r2, r3, #8
 8003180:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003184:	f8d4 b000 	ldr.w	fp, [r4]
 8003188:	f8c8 2000 	str.w	r2, [r8]
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003194:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003198:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800319c:	930b      	str	r3, [sp, #44]	; 0x2c
 800319e:	f04f 32ff 	mov.w	r2, #4294967295
 80031a2:	4640      	mov	r0, r8
 80031a4:	4b9c      	ldr	r3, [pc, #624]	; (8003418 <_printf_float+0x2cc>)
 80031a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80031a8:	f7fd fc30 	bl	8000a0c <__aeabi_dcmpun>
 80031ac:	bb70      	cbnz	r0, 800320c <_printf_float+0xc0>
 80031ae:	f04f 32ff 	mov.w	r2, #4294967295
 80031b2:	4640      	mov	r0, r8
 80031b4:	4b98      	ldr	r3, [pc, #608]	; (8003418 <_printf_float+0x2cc>)
 80031b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80031b8:	f7fd fc0a 	bl	80009d0 <__aeabi_dcmple>
 80031bc:	bb30      	cbnz	r0, 800320c <_printf_float+0xc0>
 80031be:	2200      	movs	r2, #0
 80031c0:	2300      	movs	r3, #0
 80031c2:	4640      	mov	r0, r8
 80031c4:	4651      	mov	r1, sl
 80031c6:	f7fd fbf9 	bl	80009bc <__aeabi_dcmplt>
 80031ca:	b110      	cbz	r0, 80031d2 <_printf_float+0x86>
 80031cc:	232d      	movs	r3, #45	; 0x2d
 80031ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031d2:	4b92      	ldr	r3, [pc, #584]	; (800341c <_printf_float+0x2d0>)
 80031d4:	4892      	ldr	r0, [pc, #584]	; (8003420 <_printf_float+0x2d4>)
 80031d6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80031da:	bf94      	ite	ls
 80031dc:	4698      	movls	r8, r3
 80031de:	4680      	movhi	r8, r0
 80031e0:	2303      	movs	r3, #3
 80031e2:	f04f 0a00 	mov.w	sl, #0
 80031e6:	6123      	str	r3, [r4, #16]
 80031e8:	f02b 0304 	bic.w	r3, fp, #4
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	4633      	mov	r3, r6
 80031f0:	4621      	mov	r1, r4
 80031f2:	4628      	mov	r0, r5
 80031f4:	9700      	str	r7, [sp, #0]
 80031f6:	aa0f      	add	r2, sp, #60	; 0x3c
 80031f8:	f000 f9d4 	bl	80035a4 <_printf_common>
 80031fc:	3001      	adds	r0, #1
 80031fe:	f040 8090 	bne.w	8003322 <_printf_float+0x1d6>
 8003202:	f04f 30ff 	mov.w	r0, #4294967295
 8003206:	b011      	add	sp, #68	; 0x44
 8003208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800320c:	4642      	mov	r2, r8
 800320e:	4653      	mov	r3, sl
 8003210:	4640      	mov	r0, r8
 8003212:	4651      	mov	r1, sl
 8003214:	f7fd fbfa 	bl	8000a0c <__aeabi_dcmpun>
 8003218:	b148      	cbz	r0, 800322e <_printf_float+0xe2>
 800321a:	f1ba 0f00 	cmp.w	sl, #0
 800321e:	bfb8      	it	lt
 8003220:	232d      	movlt	r3, #45	; 0x2d
 8003222:	4880      	ldr	r0, [pc, #512]	; (8003424 <_printf_float+0x2d8>)
 8003224:	bfb8      	it	lt
 8003226:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800322a:	4b7f      	ldr	r3, [pc, #508]	; (8003428 <_printf_float+0x2dc>)
 800322c:	e7d3      	b.n	80031d6 <_printf_float+0x8a>
 800322e:	6863      	ldr	r3, [r4, #4]
 8003230:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	d142      	bne.n	80032be <_printf_float+0x172>
 8003238:	2306      	movs	r3, #6
 800323a:	6063      	str	r3, [r4, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	9206      	str	r2, [sp, #24]
 8003240:	aa0e      	add	r2, sp, #56	; 0x38
 8003242:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003246:	aa0d      	add	r2, sp, #52	; 0x34
 8003248:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800324c:	9203      	str	r2, [sp, #12]
 800324e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003252:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003256:	6023      	str	r3, [r4, #0]
 8003258:	6863      	ldr	r3, [r4, #4]
 800325a:	4642      	mov	r2, r8
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	4628      	mov	r0, r5
 8003260:	4653      	mov	r3, sl
 8003262:	910b      	str	r1, [sp, #44]	; 0x2c
 8003264:	f7ff fed4 	bl	8003010 <__cvt>
 8003268:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800326a:	4680      	mov	r8, r0
 800326c:	2947      	cmp	r1, #71	; 0x47
 800326e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003270:	d108      	bne.n	8003284 <_printf_float+0x138>
 8003272:	1cc8      	adds	r0, r1, #3
 8003274:	db02      	blt.n	800327c <_printf_float+0x130>
 8003276:	6863      	ldr	r3, [r4, #4]
 8003278:	4299      	cmp	r1, r3
 800327a:	dd40      	ble.n	80032fe <_printf_float+0x1b2>
 800327c:	f1a9 0902 	sub.w	r9, r9, #2
 8003280:	fa5f f989 	uxtb.w	r9, r9
 8003284:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003288:	d81f      	bhi.n	80032ca <_printf_float+0x17e>
 800328a:	464a      	mov	r2, r9
 800328c:	3901      	subs	r1, #1
 800328e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003292:	910d      	str	r1, [sp, #52]	; 0x34
 8003294:	f7ff ff1b 	bl	80030ce <__exponent>
 8003298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800329a:	4682      	mov	sl, r0
 800329c:	1813      	adds	r3, r2, r0
 800329e:	2a01      	cmp	r2, #1
 80032a0:	6123      	str	r3, [r4, #16]
 80032a2:	dc02      	bgt.n	80032aa <_printf_float+0x15e>
 80032a4:	6822      	ldr	r2, [r4, #0]
 80032a6:	07d2      	lsls	r2, r2, #31
 80032a8:	d501      	bpl.n	80032ae <_printf_float+0x162>
 80032aa:	3301      	adds	r3, #1
 80032ac:	6123      	str	r3, [r4, #16]
 80032ae:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d09b      	beq.n	80031ee <_printf_float+0xa2>
 80032b6:	232d      	movs	r3, #45	; 0x2d
 80032b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032bc:	e797      	b.n	80031ee <_printf_float+0xa2>
 80032be:	2947      	cmp	r1, #71	; 0x47
 80032c0:	d1bc      	bne.n	800323c <_printf_float+0xf0>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1ba      	bne.n	800323c <_printf_float+0xf0>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e7b7      	b.n	800323a <_printf_float+0xee>
 80032ca:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80032ce:	d118      	bne.n	8003302 <_printf_float+0x1b6>
 80032d0:	2900      	cmp	r1, #0
 80032d2:	6863      	ldr	r3, [r4, #4]
 80032d4:	dd0b      	ble.n	80032ee <_printf_float+0x1a2>
 80032d6:	6121      	str	r1, [r4, #16]
 80032d8:	b913      	cbnz	r3, 80032e0 <_printf_float+0x194>
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	07d0      	lsls	r0, r2, #31
 80032de:	d502      	bpl.n	80032e6 <_printf_float+0x19a>
 80032e0:	3301      	adds	r3, #1
 80032e2:	440b      	add	r3, r1
 80032e4:	6123      	str	r3, [r4, #16]
 80032e6:	f04f 0a00 	mov.w	sl, #0
 80032ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80032ec:	e7df      	b.n	80032ae <_printf_float+0x162>
 80032ee:	b913      	cbnz	r3, 80032f6 <_printf_float+0x1aa>
 80032f0:	6822      	ldr	r2, [r4, #0]
 80032f2:	07d2      	lsls	r2, r2, #31
 80032f4:	d501      	bpl.n	80032fa <_printf_float+0x1ae>
 80032f6:	3302      	adds	r3, #2
 80032f8:	e7f4      	b.n	80032e4 <_printf_float+0x198>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e7f2      	b.n	80032e4 <_printf_float+0x198>
 80032fe:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003304:	4299      	cmp	r1, r3
 8003306:	db05      	blt.n	8003314 <_printf_float+0x1c8>
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	6121      	str	r1, [r4, #16]
 800330c:	07d8      	lsls	r0, r3, #31
 800330e:	d5ea      	bpl.n	80032e6 <_printf_float+0x19a>
 8003310:	1c4b      	adds	r3, r1, #1
 8003312:	e7e7      	b.n	80032e4 <_printf_float+0x198>
 8003314:	2900      	cmp	r1, #0
 8003316:	bfcc      	ite	gt
 8003318:	2201      	movgt	r2, #1
 800331a:	f1c1 0202 	rsble	r2, r1, #2
 800331e:	4413      	add	r3, r2
 8003320:	e7e0      	b.n	80032e4 <_printf_float+0x198>
 8003322:	6823      	ldr	r3, [r4, #0]
 8003324:	055a      	lsls	r2, r3, #21
 8003326:	d407      	bmi.n	8003338 <_printf_float+0x1ec>
 8003328:	6923      	ldr	r3, [r4, #16]
 800332a:	4642      	mov	r2, r8
 800332c:	4631      	mov	r1, r6
 800332e:	4628      	mov	r0, r5
 8003330:	47b8      	blx	r7
 8003332:	3001      	adds	r0, #1
 8003334:	d12b      	bne.n	800338e <_printf_float+0x242>
 8003336:	e764      	b.n	8003202 <_printf_float+0xb6>
 8003338:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800333c:	f240 80dd 	bls.w	80034fa <_printf_float+0x3ae>
 8003340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003344:	2200      	movs	r2, #0
 8003346:	2300      	movs	r3, #0
 8003348:	f7fd fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800334c:	2800      	cmp	r0, #0
 800334e:	d033      	beq.n	80033b8 <_printf_float+0x26c>
 8003350:	2301      	movs	r3, #1
 8003352:	4631      	mov	r1, r6
 8003354:	4628      	mov	r0, r5
 8003356:	4a35      	ldr	r2, [pc, #212]	; (800342c <_printf_float+0x2e0>)
 8003358:	47b8      	blx	r7
 800335a:	3001      	adds	r0, #1
 800335c:	f43f af51 	beq.w	8003202 <_printf_float+0xb6>
 8003360:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003364:	429a      	cmp	r2, r3
 8003366:	db02      	blt.n	800336e <_printf_float+0x222>
 8003368:	6823      	ldr	r3, [r4, #0]
 800336a:	07d8      	lsls	r0, r3, #31
 800336c:	d50f      	bpl.n	800338e <_printf_float+0x242>
 800336e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003372:	4631      	mov	r1, r6
 8003374:	4628      	mov	r0, r5
 8003376:	47b8      	blx	r7
 8003378:	3001      	adds	r0, #1
 800337a:	f43f af42 	beq.w	8003202 <_printf_float+0xb6>
 800337e:	f04f 0800 	mov.w	r8, #0
 8003382:	f104 091a 	add.w	r9, r4, #26
 8003386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003388:	3b01      	subs	r3, #1
 800338a:	4543      	cmp	r3, r8
 800338c:	dc09      	bgt.n	80033a2 <_printf_float+0x256>
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	079b      	lsls	r3, r3, #30
 8003392:	f100 8102 	bmi.w	800359a <_printf_float+0x44e>
 8003396:	68e0      	ldr	r0, [r4, #12]
 8003398:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800339a:	4298      	cmp	r0, r3
 800339c:	bfb8      	it	lt
 800339e:	4618      	movlt	r0, r3
 80033a0:	e731      	b.n	8003206 <_printf_float+0xba>
 80033a2:	2301      	movs	r3, #1
 80033a4:	464a      	mov	r2, r9
 80033a6:	4631      	mov	r1, r6
 80033a8:	4628      	mov	r0, r5
 80033aa:	47b8      	blx	r7
 80033ac:	3001      	adds	r0, #1
 80033ae:	f43f af28 	beq.w	8003202 <_printf_float+0xb6>
 80033b2:	f108 0801 	add.w	r8, r8, #1
 80033b6:	e7e6      	b.n	8003386 <_printf_float+0x23a>
 80033b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	dc38      	bgt.n	8003430 <_printf_float+0x2e4>
 80033be:	2301      	movs	r3, #1
 80033c0:	4631      	mov	r1, r6
 80033c2:	4628      	mov	r0, r5
 80033c4:	4a19      	ldr	r2, [pc, #100]	; (800342c <_printf_float+0x2e0>)
 80033c6:	47b8      	blx	r7
 80033c8:	3001      	adds	r0, #1
 80033ca:	f43f af1a 	beq.w	8003202 <_printf_float+0xb6>
 80033ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80033d2:	4313      	orrs	r3, r2
 80033d4:	d102      	bne.n	80033dc <_printf_float+0x290>
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	07d9      	lsls	r1, r3, #31
 80033da:	d5d8      	bpl.n	800338e <_printf_float+0x242>
 80033dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80033e0:	4631      	mov	r1, r6
 80033e2:	4628      	mov	r0, r5
 80033e4:	47b8      	blx	r7
 80033e6:	3001      	adds	r0, #1
 80033e8:	f43f af0b 	beq.w	8003202 <_printf_float+0xb6>
 80033ec:	f04f 0900 	mov.w	r9, #0
 80033f0:	f104 0a1a 	add.w	sl, r4, #26
 80033f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033f6:	425b      	negs	r3, r3
 80033f8:	454b      	cmp	r3, r9
 80033fa:	dc01      	bgt.n	8003400 <_printf_float+0x2b4>
 80033fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80033fe:	e794      	b.n	800332a <_printf_float+0x1de>
 8003400:	2301      	movs	r3, #1
 8003402:	4652      	mov	r2, sl
 8003404:	4631      	mov	r1, r6
 8003406:	4628      	mov	r0, r5
 8003408:	47b8      	blx	r7
 800340a:	3001      	adds	r0, #1
 800340c:	f43f aef9 	beq.w	8003202 <_printf_float+0xb6>
 8003410:	f109 0901 	add.w	r9, r9, #1
 8003414:	e7ee      	b.n	80033f4 <_printf_float+0x2a8>
 8003416:	bf00      	nop
 8003418:	7fefffff 	.word	0x7fefffff
 800341c:	08005aa0 	.word	0x08005aa0
 8003420:	08005aa4 	.word	0x08005aa4
 8003424:	08005aac 	.word	0x08005aac
 8003428:	08005aa8 	.word	0x08005aa8
 800342c:	08005ab0 	.word	0x08005ab0
 8003430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003432:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003434:	429a      	cmp	r2, r3
 8003436:	bfa8      	it	ge
 8003438:	461a      	movge	r2, r3
 800343a:	2a00      	cmp	r2, #0
 800343c:	4691      	mov	r9, r2
 800343e:	dc37      	bgt.n	80034b0 <_printf_float+0x364>
 8003440:	f04f 0b00 	mov.w	fp, #0
 8003444:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003448:	f104 021a 	add.w	r2, r4, #26
 800344c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003450:	ebaa 0309 	sub.w	r3, sl, r9
 8003454:	455b      	cmp	r3, fp
 8003456:	dc33      	bgt.n	80034c0 <_printf_float+0x374>
 8003458:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800345c:	429a      	cmp	r2, r3
 800345e:	db3b      	blt.n	80034d8 <_printf_float+0x38c>
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	07da      	lsls	r2, r3, #31
 8003464:	d438      	bmi.n	80034d8 <_printf_float+0x38c>
 8003466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003468:	990d      	ldr	r1, [sp, #52]	; 0x34
 800346a:	eba3 020a 	sub.w	r2, r3, sl
 800346e:	eba3 0901 	sub.w	r9, r3, r1
 8003472:	4591      	cmp	r9, r2
 8003474:	bfa8      	it	ge
 8003476:	4691      	movge	r9, r2
 8003478:	f1b9 0f00 	cmp.w	r9, #0
 800347c:	dc34      	bgt.n	80034e8 <_printf_float+0x39c>
 800347e:	f04f 0800 	mov.w	r8, #0
 8003482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003486:	f104 0a1a 	add.w	sl, r4, #26
 800348a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800348e:	1a9b      	subs	r3, r3, r2
 8003490:	eba3 0309 	sub.w	r3, r3, r9
 8003494:	4543      	cmp	r3, r8
 8003496:	f77f af7a 	ble.w	800338e <_printf_float+0x242>
 800349a:	2301      	movs	r3, #1
 800349c:	4652      	mov	r2, sl
 800349e:	4631      	mov	r1, r6
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b8      	blx	r7
 80034a4:	3001      	adds	r0, #1
 80034a6:	f43f aeac 	beq.w	8003202 <_printf_float+0xb6>
 80034aa:	f108 0801 	add.w	r8, r8, #1
 80034ae:	e7ec      	b.n	800348a <_printf_float+0x33e>
 80034b0:	4613      	mov	r3, r2
 80034b2:	4631      	mov	r1, r6
 80034b4:	4642      	mov	r2, r8
 80034b6:	4628      	mov	r0, r5
 80034b8:	47b8      	blx	r7
 80034ba:	3001      	adds	r0, #1
 80034bc:	d1c0      	bne.n	8003440 <_printf_float+0x2f4>
 80034be:	e6a0      	b.n	8003202 <_printf_float+0xb6>
 80034c0:	2301      	movs	r3, #1
 80034c2:	4631      	mov	r1, r6
 80034c4:	4628      	mov	r0, r5
 80034c6:	920b      	str	r2, [sp, #44]	; 0x2c
 80034c8:	47b8      	blx	r7
 80034ca:	3001      	adds	r0, #1
 80034cc:	f43f ae99 	beq.w	8003202 <_printf_float+0xb6>
 80034d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80034d2:	f10b 0b01 	add.w	fp, fp, #1
 80034d6:	e7b9      	b.n	800344c <_printf_float+0x300>
 80034d8:	4631      	mov	r1, r6
 80034da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034de:	4628      	mov	r0, r5
 80034e0:	47b8      	blx	r7
 80034e2:	3001      	adds	r0, #1
 80034e4:	d1bf      	bne.n	8003466 <_printf_float+0x31a>
 80034e6:	e68c      	b.n	8003202 <_printf_float+0xb6>
 80034e8:	464b      	mov	r3, r9
 80034ea:	4631      	mov	r1, r6
 80034ec:	4628      	mov	r0, r5
 80034ee:	eb08 020a 	add.w	r2, r8, sl
 80034f2:	47b8      	blx	r7
 80034f4:	3001      	adds	r0, #1
 80034f6:	d1c2      	bne.n	800347e <_printf_float+0x332>
 80034f8:	e683      	b.n	8003202 <_printf_float+0xb6>
 80034fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80034fc:	2a01      	cmp	r2, #1
 80034fe:	dc01      	bgt.n	8003504 <_printf_float+0x3b8>
 8003500:	07db      	lsls	r3, r3, #31
 8003502:	d537      	bpl.n	8003574 <_printf_float+0x428>
 8003504:	2301      	movs	r3, #1
 8003506:	4642      	mov	r2, r8
 8003508:	4631      	mov	r1, r6
 800350a:	4628      	mov	r0, r5
 800350c:	47b8      	blx	r7
 800350e:	3001      	adds	r0, #1
 8003510:	f43f ae77 	beq.w	8003202 <_printf_float+0xb6>
 8003514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003518:	4631      	mov	r1, r6
 800351a:	4628      	mov	r0, r5
 800351c:	47b8      	blx	r7
 800351e:	3001      	adds	r0, #1
 8003520:	f43f ae6f 	beq.w	8003202 <_printf_float+0xb6>
 8003524:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003528:	2200      	movs	r2, #0
 800352a:	2300      	movs	r3, #0
 800352c:	f7fd fa3c 	bl	80009a8 <__aeabi_dcmpeq>
 8003530:	b9d8      	cbnz	r0, 800356a <_printf_float+0x41e>
 8003532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003534:	f108 0201 	add.w	r2, r8, #1
 8003538:	3b01      	subs	r3, #1
 800353a:	4631      	mov	r1, r6
 800353c:	4628      	mov	r0, r5
 800353e:	47b8      	blx	r7
 8003540:	3001      	adds	r0, #1
 8003542:	d10e      	bne.n	8003562 <_printf_float+0x416>
 8003544:	e65d      	b.n	8003202 <_printf_float+0xb6>
 8003546:	2301      	movs	r3, #1
 8003548:	464a      	mov	r2, r9
 800354a:	4631      	mov	r1, r6
 800354c:	4628      	mov	r0, r5
 800354e:	47b8      	blx	r7
 8003550:	3001      	adds	r0, #1
 8003552:	f43f ae56 	beq.w	8003202 <_printf_float+0xb6>
 8003556:	f108 0801 	add.w	r8, r8, #1
 800355a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800355c:	3b01      	subs	r3, #1
 800355e:	4543      	cmp	r3, r8
 8003560:	dcf1      	bgt.n	8003546 <_printf_float+0x3fa>
 8003562:	4653      	mov	r3, sl
 8003564:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003568:	e6e0      	b.n	800332c <_printf_float+0x1e0>
 800356a:	f04f 0800 	mov.w	r8, #0
 800356e:	f104 091a 	add.w	r9, r4, #26
 8003572:	e7f2      	b.n	800355a <_printf_float+0x40e>
 8003574:	2301      	movs	r3, #1
 8003576:	4642      	mov	r2, r8
 8003578:	e7df      	b.n	800353a <_printf_float+0x3ee>
 800357a:	2301      	movs	r3, #1
 800357c:	464a      	mov	r2, r9
 800357e:	4631      	mov	r1, r6
 8003580:	4628      	mov	r0, r5
 8003582:	47b8      	blx	r7
 8003584:	3001      	adds	r0, #1
 8003586:	f43f ae3c 	beq.w	8003202 <_printf_float+0xb6>
 800358a:	f108 0801 	add.w	r8, r8, #1
 800358e:	68e3      	ldr	r3, [r4, #12]
 8003590:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003592:	1a5b      	subs	r3, r3, r1
 8003594:	4543      	cmp	r3, r8
 8003596:	dcf0      	bgt.n	800357a <_printf_float+0x42e>
 8003598:	e6fd      	b.n	8003396 <_printf_float+0x24a>
 800359a:	f04f 0800 	mov.w	r8, #0
 800359e:	f104 0919 	add.w	r9, r4, #25
 80035a2:	e7f4      	b.n	800358e <_printf_float+0x442>

080035a4 <_printf_common>:
 80035a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a8:	4616      	mov	r6, r2
 80035aa:	4699      	mov	r9, r3
 80035ac:	688a      	ldr	r2, [r1, #8]
 80035ae:	690b      	ldr	r3, [r1, #16]
 80035b0:	4607      	mov	r7, r0
 80035b2:	4293      	cmp	r3, r2
 80035b4:	bfb8      	it	lt
 80035b6:	4613      	movlt	r3, r2
 80035b8:	6033      	str	r3, [r6, #0]
 80035ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035be:	460c      	mov	r4, r1
 80035c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035c4:	b10a      	cbz	r2, 80035ca <_printf_common+0x26>
 80035c6:	3301      	adds	r3, #1
 80035c8:	6033      	str	r3, [r6, #0]
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	0699      	lsls	r1, r3, #26
 80035ce:	bf42      	ittt	mi
 80035d0:	6833      	ldrmi	r3, [r6, #0]
 80035d2:	3302      	addmi	r3, #2
 80035d4:	6033      	strmi	r3, [r6, #0]
 80035d6:	6825      	ldr	r5, [r4, #0]
 80035d8:	f015 0506 	ands.w	r5, r5, #6
 80035dc:	d106      	bne.n	80035ec <_printf_common+0x48>
 80035de:	f104 0a19 	add.w	sl, r4, #25
 80035e2:	68e3      	ldr	r3, [r4, #12]
 80035e4:	6832      	ldr	r2, [r6, #0]
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	42ab      	cmp	r3, r5
 80035ea:	dc28      	bgt.n	800363e <_printf_common+0x9a>
 80035ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035f0:	1e13      	subs	r3, r2, #0
 80035f2:	6822      	ldr	r2, [r4, #0]
 80035f4:	bf18      	it	ne
 80035f6:	2301      	movne	r3, #1
 80035f8:	0692      	lsls	r2, r2, #26
 80035fa:	d42d      	bmi.n	8003658 <_printf_common+0xb4>
 80035fc:	4649      	mov	r1, r9
 80035fe:	4638      	mov	r0, r7
 8003600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003604:	47c0      	blx	r8
 8003606:	3001      	adds	r0, #1
 8003608:	d020      	beq.n	800364c <_printf_common+0xa8>
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	68e5      	ldr	r5, [r4, #12]
 800360e:	f003 0306 	and.w	r3, r3, #6
 8003612:	2b04      	cmp	r3, #4
 8003614:	bf18      	it	ne
 8003616:	2500      	movne	r5, #0
 8003618:	6832      	ldr	r2, [r6, #0]
 800361a:	f04f 0600 	mov.w	r6, #0
 800361e:	68a3      	ldr	r3, [r4, #8]
 8003620:	bf08      	it	eq
 8003622:	1aad      	subeq	r5, r5, r2
 8003624:	6922      	ldr	r2, [r4, #16]
 8003626:	bf08      	it	eq
 8003628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800362c:	4293      	cmp	r3, r2
 800362e:	bfc4      	itt	gt
 8003630:	1a9b      	subgt	r3, r3, r2
 8003632:	18ed      	addgt	r5, r5, r3
 8003634:	341a      	adds	r4, #26
 8003636:	42b5      	cmp	r5, r6
 8003638:	d11a      	bne.n	8003670 <_printf_common+0xcc>
 800363a:	2000      	movs	r0, #0
 800363c:	e008      	b.n	8003650 <_printf_common+0xac>
 800363e:	2301      	movs	r3, #1
 8003640:	4652      	mov	r2, sl
 8003642:	4649      	mov	r1, r9
 8003644:	4638      	mov	r0, r7
 8003646:	47c0      	blx	r8
 8003648:	3001      	adds	r0, #1
 800364a:	d103      	bne.n	8003654 <_printf_common+0xb0>
 800364c:	f04f 30ff 	mov.w	r0, #4294967295
 8003650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003654:	3501      	adds	r5, #1
 8003656:	e7c4      	b.n	80035e2 <_printf_common+0x3e>
 8003658:	2030      	movs	r0, #48	; 0x30
 800365a:	18e1      	adds	r1, r4, r3
 800365c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003666:	4422      	add	r2, r4
 8003668:	3302      	adds	r3, #2
 800366a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800366e:	e7c5      	b.n	80035fc <_printf_common+0x58>
 8003670:	2301      	movs	r3, #1
 8003672:	4622      	mov	r2, r4
 8003674:	4649      	mov	r1, r9
 8003676:	4638      	mov	r0, r7
 8003678:	47c0      	blx	r8
 800367a:	3001      	adds	r0, #1
 800367c:	d0e6      	beq.n	800364c <_printf_common+0xa8>
 800367e:	3601      	adds	r6, #1
 8003680:	e7d9      	b.n	8003636 <_printf_common+0x92>
	...

08003684 <_printf_i>:
 8003684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003688:	7e0f      	ldrb	r7, [r1, #24]
 800368a:	4691      	mov	r9, r2
 800368c:	2f78      	cmp	r7, #120	; 0x78
 800368e:	4680      	mov	r8, r0
 8003690:	460c      	mov	r4, r1
 8003692:	469a      	mov	sl, r3
 8003694:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003696:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800369a:	d807      	bhi.n	80036ac <_printf_i+0x28>
 800369c:	2f62      	cmp	r7, #98	; 0x62
 800369e:	d80a      	bhi.n	80036b6 <_printf_i+0x32>
 80036a0:	2f00      	cmp	r7, #0
 80036a2:	f000 80d9 	beq.w	8003858 <_printf_i+0x1d4>
 80036a6:	2f58      	cmp	r7, #88	; 0x58
 80036a8:	f000 80a4 	beq.w	80037f4 <_printf_i+0x170>
 80036ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80036b4:	e03a      	b.n	800372c <_printf_i+0xa8>
 80036b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80036ba:	2b15      	cmp	r3, #21
 80036bc:	d8f6      	bhi.n	80036ac <_printf_i+0x28>
 80036be:	a101      	add	r1, pc, #4	; (adr r1, 80036c4 <_printf_i+0x40>)
 80036c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036c4:	0800371d 	.word	0x0800371d
 80036c8:	08003731 	.word	0x08003731
 80036cc:	080036ad 	.word	0x080036ad
 80036d0:	080036ad 	.word	0x080036ad
 80036d4:	080036ad 	.word	0x080036ad
 80036d8:	080036ad 	.word	0x080036ad
 80036dc:	08003731 	.word	0x08003731
 80036e0:	080036ad 	.word	0x080036ad
 80036e4:	080036ad 	.word	0x080036ad
 80036e8:	080036ad 	.word	0x080036ad
 80036ec:	080036ad 	.word	0x080036ad
 80036f0:	0800383f 	.word	0x0800383f
 80036f4:	08003761 	.word	0x08003761
 80036f8:	08003821 	.word	0x08003821
 80036fc:	080036ad 	.word	0x080036ad
 8003700:	080036ad 	.word	0x080036ad
 8003704:	08003861 	.word	0x08003861
 8003708:	080036ad 	.word	0x080036ad
 800370c:	08003761 	.word	0x08003761
 8003710:	080036ad 	.word	0x080036ad
 8003714:	080036ad 	.word	0x080036ad
 8003718:	08003829 	.word	0x08003829
 800371c:	682b      	ldr	r3, [r5, #0]
 800371e:	1d1a      	adds	r2, r3, #4
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	602a      	str	r2, [r5, #0]
 8003724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800372c:	2301      	movs	r3, #1
 800372e:	e0a4      	b.n	800387a <_printf_i+0x1f6>
 8003730:	6820      	ldr	r0, [r4, #0]
 8003732:	6829      	ldr	r1, [r5, #0]
 8003734:	0606      	lsls	r6, r0, #24
 8003736:	f101 0304 	add.w	r3, r1, #4
 800373a:	d50a      	bpl.n	8003752 <_printf_i+0xce>
 800373c:	680e      	ldr	r6, [r1, #0]
 800373e:	602b      	str	r3, [r5, #0]
 8003740:	2e00      	cmp	r6, #0
 8003742:	da03      	bge.n	800374c <_printf_i+0xc8>
 8003744:	232d      	movs	r3, #45	; 0x2d
 8003746:	4276      	negs	r6, r6
 8003748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800374c:	230a      	movs	r3, #10
 800374e:	485e      	ldr	r0, [pc, #376]	; (80038c8 <_printf_i+0x244>)
 8003750:	e019      	b.n	8003786 <_printf_i+0x102>
 8003752:	680e      	ldr	r6, [r1, #0]
 8003754:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003758:	602b      	str	r3, [r5, #0]
 800375a:	bf18      	it	ne
 800375c:	b236      	sxthne	r6, r6
 800375e:	e7ef      	b.n	8003740 <_printf_i+0xbc>
 8003760:	682b      	ldr	r3, [r5, #0]
 8003762:	6820      	ldr	r0, [r4, #0]
 8003764:	1d19      	adds	r1, r3, #4
 8003766:	6029      	str	r1, [r5, #0]
 8003768:	0601      	lsls	r1, r0, #24
 800376a:	d501      	bpl.n	8003770 <_printf_i+0xec>
 800376c:	681e      	ldr	r6, [r3, #0]
 800376e:	e002      	b.n	8003776 <_printf_i+0xf2>
 8003770:	0646      	lsls	r6, r0, #25
 8003772:	d5fb      	bpl.n	800376c <_printf_i+0xe8>
 8003774:	881e      	ldrh	r6, [r3, #0]
 8003776:	2f6f      	cmp	r7, #111	; 0x6f
 8003778:	bf0c      	ite	eq
 800377a:	2308      	moveq	r3, #8
 800377c:	230a      	movne	r3, #10
 800377e:	4852      	ldr	r0, [pc, #328]	; (80038c8 <_printf_i+0x244>)
 8003780:	2100      	movs	r1, #0
 8003782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003786:	6865      	ldr	r5, [r4, #4]
 8003788:	2d00      	cmp	r5, #0
 800378a:	bfa8      	it	ge
 800378c:	6821      	ldrge	r1, [r4, #0]
 800378e:	60a5      	str	r5, [r4, #8]
 8003790:	bfa4      	itt	ge
 8003792:	f021 0104 	bicge.w	r1, r1, #4
 8003796:	6021      	strge	r1, [r4, #0]
 8003798:	b90e      	cbnz	r6, 800379e <_printf_i+0x11a>
 800379a:	2d00      	cmp	r5, #0
 800379c:	d04d      	beq.n	800383a <_printf_i+0x1b6>
 800379e:	4615      	mov	r5, r2
 80037a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80037a4:	fb03 6711 	mls	r7, r3, r1, r6
 80037a8:	5dc7      	ldrb	r7, [r0, r7]
 80037aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80037ae:	4637      	mov	r7, r6
 80037b0:	42bb      	cmp	r3, r7
 80037b2:	460e      	mov	r6, r1
 80037b4:	d9f4      	bls.n	80037a0 <_printf_i+0x11c>
 80037b6:	2b08      	cmp	r3, #8
 80037b8:	d10b      	bne.n	80037d2 <_printf_i+0x14e>
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	07de      	lsls	r6, r3, #31
 80037be:	d508      	bpl.n	80037d2 <_printf_i+0x14e>
 80037c0:	6923      	ldr	r3, [r4, #16]
 80037c2:	6861      	ldr	r1, [r4, #4]
 80037c4:	4299      	cmp	r1, r3
 80037c6:	bfde      	ittt	le
 80037c8:	2330      	movle	r3, #48	; 0x30
 80037ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80037ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80037d2:	1b52      	subs	r2, r2, r5
 80037d4:	6122      	str	r2, [r4, #16]
 80037d6:	464b      	mov	r3, r9
 80037d8:	4621      	mov	r1, r4
 80037da:	4640      	mov	r0, r8
 80037dc:	f8cd a000 	str.w	sl, [sp]
 80037e0:	aa03      	add	r2, sp, #12
 80037e2:	f7ff fedf 	bl	80035a4 <_printf_common>
 80037e6:	3001      	adds	r0, #1
 80037e8:	d14c      	bne.n	8003884 <_printf_i+0x200>
 80037ea:	f04f 30ff 	mov.w	r0, #4294967295
 80037ee:	b004      	add	sp, #16
 80037f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f4:	4834      	ldr	r0, [pc, #208]	; (80038c8 <_printf_i+0x244>)
 80037f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80037fa:	6829      	ldr	r1, [r5, #0]
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8003802:	6029      	str	r1, [r5, #0]
 8003804:	061d      	lsls	r5, r3, #24
 8003806:	d514      	bpl.n	8003832 <_printf_i+0x1ae>
 8003808:	07df      	lsls	r7, r3, #31
 800380a:	bf44      	itt	mi
 800380c:	f043 0320 	orrmi.w	r3, r3, #32
 8003810:	6023      	strmi	r3, [r4, #0]
 8003812:	b91e      	cbnz	r6, 800381c <_printf_i+0x198>
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	f023 0320 	bic.w	r3, r3, #32
 800381a:	6023      	str	r3, [r4, #0]
 800381c:	2310      	movs	r3, #16
 800381e:	e7af      	b.n	8003780 <_printf_i+0xfc>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	f043 0320 	orr.w	r3, r3, #32
 8003826:	6023      	str	r3, [r4, #0]
 8003828:	2378      	movs	r3, #120	; 0x78
 800382a:	4828      	ldr	r0, [pc, #160]	; (80038cc <_printf_i+0x248>)
 800382c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003830:	e7e3      	b.n	80037fa <_printf_i+0x176>
 8003832:	0659      	lsls	r1, r3, #25
 8003834:	bf48      	it	mi
 8003836:	b2b6      	uxthmi	r6, r6
 8003838:	e7e6      	b.n	8003808 <_printf_i+0x184>
 800383a:	4615      	mov	r5, r2
 800383c:	e7bb      	b.n	80037b6 <_printf_i+0x132>
 800383e:	682b      	ldr	r3, [r5, #0]
 8003840:	6826      	ldr	r6, [r4, #0]
 8003842:	1d18      	adds	r0, r3, #4
 8003844:	6961      	ldr	r1, [r4, #20]
 8003846:	6028      	str	r0, [r5, #0]
 8003848:	0635      	lsls	r5, r6, #24
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	d501      	bpl.n	8003852 <_printf_i+0x1ce>
 800384e:	6019      	str	r1, [r3, #0]
 8003850:	e002      	b.n	8003858 <_printf_i+0x1d4>
 8003852:	0670      	lsls	r0, r6, #25
 8003854:	d5fb      	bpl.n	800384e <_printf_i+0x1ca>
 8003856:	8019      	strh	r1, [r3, #0]
 8003858:	2300      	movs	r3, #0
 800385a:	4615      	mov	r5, r2
 800385c:	6123      	str	r3, [r4, #16]
 800385e:	e7ba      	b.n	80037d6 <_printf_i+0x152>
 8003860:	682b      	ldr	r3, [r5, #0]
 8003862:	2100      	movs	r1, #0
 8003864:	1d1a      	adds	r2, r3, #4
 8003866:	602a      	str	r2, [r5, #0]
 8003868:	681d      	ldr	r5, [r3, #0]
 800386a:	6862      	ldr	r2, [r4, #4]
 800386c:	4628      	mov	r0, r5
 800386e:	f000 feb5 	bl	80045dc <memchr>
 8003872:	b108      	cbz	r0, 8003878 <_printf_i+0x1f4>
 8003874:	1b40      	subs	r0, r0, r5
 8003876:	6060      	str	r0, [r4, #4]
 8003878:	6863      	ldr	r3, [r4, #4]
 800387a:	6123      	str	r3, [r4, #16]
 800387c:	2300      	movs	r3, #0
 800387e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003882:	e7a8      	b.n	80037d6 <_printf_i+0x152>
 8003884:	462a      	mov	r2, r5
 8003886:	4649      	mov	r1, r9
 8003888:	4640      	mov	r0, r8
 800388a:	6923      	ldr	r3, [r4, #16]
 800388c:	47d0      	blx	sl
 800388e:	3001      	adds	r0, #1
 8003890:	d0ab      	beq.n	80037ea <_printf_i+0x166>
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	079b      	lsls	r3, r3, #30
 8003896:	d413      	bmi.n	80038c0 <_printf_i+0x23c>
 8003898:	68e0      	ldr	r0, [r4, #12]
 800389a:	9b03      	ldr	r3, [sp, #12]
 800389c:	4298      	cmp	r0, r3
 800389e:	bfb8      	it	lt
 80038a0:	4618      	movlt	r0, r3
 80038a2:	e7a4      	b.n	80037ee <_printf_i+0x16a>
 80038a4:	2301      	movs	r3, #1
 80038a6:	4632      	mov	r2, r6
 80038a8:	4649      	mov	r1, r9
 80038aa:	4640      	mov	r0, r8
 80038ac:	47d0      	blx	sl
 80038ae:	3001      	adds	r0, #1
 80038b0:	d09b      	beq.n	80037ea <_printf_i+0x166>
 80038b2:	3501      	adds	r5, #1
 80038b4:	68e3      	ldr	r3, [r4, #12]
 80038b6:	9903      	ldr	r1, [sp, #12]
 80038b8:	1a5b      	subs	r3, r3, r1
 80038ba:	42ab      	cmp	r3, r5
 80038bc:	dcf2      	bgt.n	80038a4 <_printf_i+0x220>
 80038be:	e7eb      	b.n	8003898 <_printf_i+0x214>
 80038c0:	2500      	movs	r5, #0
 80038c2:	f104 0619 	add.w	r6, r4, #25
 80038c6:	e7f5      	b.n	80038b4 <_printf_i+0x230>
 80038c8:	08005ab2 	.word	0x08005ab2
 80038cc:	08005ac3 	.word	0x08005ac3

080038d0 <quorem>:
 80038d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038d4:	6903      	ldr	r3, [r0, #16]
 80038d6:	690c      	ldr	r4, [r1, #16]
 80038d8:	4607      	mov	r7, r0
 80038da:	42a3      	cmp	r3, r4
 80038dc:	f2c0 8082 	blt.w	80039e4 <quorem+0x114>
 80038e0:	3c01      	subs	r4, #1
 80038e2:	f100 0514 	add.w	r5, r0, #20
 80038e6:	f101 0814 	add.w	r8, r1, #20
 80038ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038ee:	9301      	str	r3, [sp, #4]
 80038f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80038f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80038f8:	3301      	adds	r3, #1
 80038fa:	429a      	cmp	r2, r3
 80038fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8003900:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003904:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003908:	d331      	bcc.n	800396e <quorem+0x9e>
 800390a:	f04f 0e00 	mov.w	lr, #0
 800390e:	4640      	mov	r0, r8
 8003910:	46ac      	mov	ip, r5
 8003912:	46f2      	mov	sl, lr
 8003914:	f850 2b04 	ldr.w	r2, [r0], #4
 8003918:	b293      	uxth	r3, r2
 800391a:	fb06 e303 	mla	r3, r6, r3, lr
 800391e:	0c12      	lsrs	r2, r2, #16
 8003920:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003924:	b29b      	uxth	r3, r3
 8003926:	fb06 e202 	mla	r2, r6, r2, lr
 800392a:	ebaa 0303 	sub.w	r3, sl, r3
 800392e:	f8dc a000 	ldr.w	sl, [ip]
 8003932:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003936:	fa1f fa8a 	uxth.w	sl, sl
 800393a:	4453      	add	r3, sl
 800393c:	f8dc a000 	ldr.w	sl, [ip]
 8003940:	b292      	uxth	r2, r2
 8003942:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003946:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800394a:	b29b      	uxth	r3, r3
 800394c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003950:	4581      	cmp	r9, r0
 8003952:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003956:	f84c 3b04 	str.w	r3, [ip], #4
 800395a:	d2db      	bcs.n	8003914 <quorem+0x44>
 800395c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003960:	b92b      	cbnz	r3, 800396e <quorem+0x9e>
 8003962:	9b01      	ldr	r3, [sp, #4]
 8003964:	3b04      	subs	r3, #4
 8003966:	429d      	cmp	r5, r3
 8003968:	461a      	mov	r2, r3
 800396a:	d32f      	bcc.n	80039cc <quorem+0xfc>
 800396c:	613c      	str	r4, [r7, #16]
 800396e:	4638      	mov	r0, r7
 8003970:	f001 f8ce 	bl	8004b10 <__mcmp>
 8003974:	2800      	cmp	r0, #0
 8003976:	db25      	blt.n	80039c4 <quorem+0xf4>
 8003978:	4628      	mov	r0, r5
 800397a:	f04f 0c00 	mov.w	ip, #0
 800397e:	3601      	adds	r6, #1
 8003980:	f858 1b04 	ldr.w	r1, [r8], #4
 8003984:	f8d0 e000 	ldr.w	lr, [r0]
 8003988:	b28b      	uxth	r3, r1
 800398a:	ebac 0303 	sub.w	r3, ip, r3
 800398e:	fa1f f28e 	uxth.w	r2, lr
 8003992:	4413      	add	r3, r2
 8003994:	0c0a      	lsrs	r2, r1, #16
 8003996:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800399a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800399e:	b29b      	uxth	r3, r3
 80039a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80039a4:	45c1      	cmp	r9, r8
 80039a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80039aa:	f840 3b04 	str.w	r3, [r0], #4
 80039ae:	d2e7      	bcs.n	8003980 <quorem+0xb0>
 80039b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80039b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80039b8:	b922      	cbnz	r2, 80039c4 <quorem+0xf4>
 80039ba:	3b04      	subs	r3, #4
 80039bc:	429d      	cmp	r5, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	d30a      	bcc.n	80039d8 <quorem+0x108>
 80039c2:	613c      	str	r4, [r7, #16]
 80039c4:	4630      	mov	r0, r6
 80039c6:	b003      	add	sp, #12
 80039c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	3b04      	subs	r3, #4
 80039d0:	2a00      	cmp	r2, #0
 80039d2:	d1cb      	bne.n	800396c <quorem+0x9c>
 80039d4:	3c01      	subs	r4, #1
 80039d6:	e7c6      	b.n	8003966 <quorem+0x96>
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	3b04      	subs	r3, #4
 80039dc:	2a00      	cmp	r2, #0
 80039de:	d1f0      	bne.n	80039c2 <quorem+0xf2>
 80039e0:	3c01      	subs	r4, #1
 80039e2:	e7eb      	b.n	80039bc <quorem+0xec>
 80039e4:	2000      	movs	r0, #0
 80039e6:	e7ee      	b.n	80039c6 <quorem+0xf6>

080039e8 <_dtoa_r>:
 80039e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039ec:	4616      	mov	r6, r2
 80039ee:	461f      	mov	r7, r3
 80039f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80039f2:	b099      	sub	sp, #100	; 0x64
 80039f4:	4605      	mov	r5, r0
 80039f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80039fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80039fe:	b974      	cbnz	r4, 8003a1e <_dtoa_r+0x36>
 8003a00:	2010      	movs	r0, #16
 8003a02:	f000 fde3 	bl	80045cc <malloc>
 8003a06:	4602      	mov	r2, r0
 8003a08:	6268      	str	r0, [r5, #36]	; 0x24
 8003a0a:	b920      	cbnz	r0, 8003a16 <_dtoa_r+0x2e>
 8003a0c:	21ea      	movs	r1, #234	; 0xea
 8003a0e:	4ba8      	ldr	r3, [pc, #672]	; (8003cb0 <_dtoa_r+0x2c8>)
 8003a10:	48a8      	ldr	r0, [pc, #672]	; (8003cb4 <_dtoa_r+0x2cc>)
 8003a12:	f001 fa81 	bl	8004f18 <__assert_func>
 8003a16:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003a1a:	6004      	str	r4, [r0, #0]
 8003a1c:	60c4      	str	r4, [r0, #12]
 8003a1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a20:	6819      	ldr	r1, [r3, #0]
 8003a22:	b151      	cbz	r1, 8003a3a <_dtoa_r+0x52>
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	2301      	movs	r3, #1
 8003a28:	4093      	lsls	r3, r2
 8003a2a:	604a      	str	r2, [r1, #4]
 8003a2c:	608b      	str	r3, [r1, #8]
 8003a2e:	4628      	mov	r0, r5
 8003a30:	f000 fe30 	bl	8004694 <_Bfree>
 8003a34:	2200      	movs	r2, #0
 8003a36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	1e3b      	subs	r3, r7, #0
 8003a3c:	bfaf      	iteee	ge
 8003a3e:	2300      	movge	r3, #0
 8003a40:	2201      	movlt	r2, #1
 8003a42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003a46:	9305      	strlt	r3, [sp, #20]
 8003a48:	bfa8      	it	ge
 8003a4a:	f8c8 3000 	strge.w	r3, [r8]
 8003a4e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003a52:	4b99      	ldr	r3, [pc, #612]	; (8003cb8 <_dtoa_r+0x2d0>)
 8003a54:	bfb8      	it	lt
 8003a56:	f8c8 2000 	strlt.w	r2, [r8]
 8003a5a:	ea33 0309 	bics.w	r3, r3, r9
 8003a5e:	d119      	bne.n	8003a94 <_dtoa_r+0xac>
 8003a60:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003a6c:	4333      	orrs	r3, r6
 8003a6e:	f000 857f 	beq.w	8004570 <_dtoa_r+0xb88>
 8003a72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003a74:	b953      	cbnz	r3, 8003a8c <_dtoa_r+0xa4>
 8003a76:	4b91      	ldr	r3, [pc, #580]	; (8003cbc <_dtoa_r+0x2d4>)
 8003a78:	e022      	b.n	8003ac0 <_dtoa_r+0xd8>
 8003a7a:	4b91      	ldr	r3, [pc, #580]	; (8003cc0 <_dtoa_r+0x2d8>)
 8003a7c:	9303      	str	r3, [sp, #12]
 8003a7e:	3308      	adds	r3, #8
 8003a80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	9803      	ldr	r0, [sp, #12]
 8003a86:	b019      	add	sp, #100	; 0x64
 8003a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a8c:	4b8b      	ldr	r3, [pc, #556]	; (8003cbc <_dtoa_r+0x2d4>)
 8003a8e:	9303      	str	r3, [sp, #12]
 8003a90:	3303      	adds	r3, #3
 8003a92:	e7f5      	b.n	8003a80 <_dtoa_r+0x98>
 8003a94:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003a98:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8003a9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	f7fc ff80 	bl	80009a8 <__aeabi_dcmpeq>
 8003aa8:	4680      	mov	r8, r0
 8003aaa:	b158      	cbz	r0, 8003ac4 <_dtoa_r+0xdc>
 8003aac:	2301      	movs	r3, #1
 8003aae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8558 	beq.w	800456a <_dtoa_r+0xb82>
 8003aba:	4882      	ldr	r0, [pc, #520]	; (8003cc4 <_dtoa_r+0x2dc>)
 8003abc:	6018      	str	r0, [r3, #0]
 8003abe:	1e43      	subs	r3, r0, #1
 8003ac0:	9303      	str	r3, [sp, #12]
 8003ac2:	e7df      	b.n	8003a84 <_dtoa_r+0x9c>
 8003ac4:	ab16      	add	r3, sp, #88	; 0x58
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	ab17      	add	r3, sp, #92	; 0x5c
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	4628      	mov	r0, r5
 8003ace:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003ad2:	f001 f8c5 	bl	8004c60 <__d2b>
 8003ad6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003ada:	4683      	mov	fp, r0
 8003adc:	2c00      	cmp	r4, #0
 8003ade:	d07f      	beq.n	8003be0 <_dtoa_r+0x1f8>
 8003ae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ae4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ae6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8003aea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003aee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003af2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003af6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003afa:	2200      	movs	r2, #0
 8003afc:	4b72      	ldr	r3, [pc, #456]	; (8003cc8 <_dtoa_r+0x2e0>)
 8003afe:	f7fc fb33 	bl	8000168 <__aeabi_dsub>
 8003b02:	a365      	add	r3, pc, #404	; (adr r3, 8003c98 <_dtoa_r+0x2b0>)
 8003b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b08:	f7fc fce6 	bl	80004d8 <__aeabi_dmul>
 8003b0c:	a364      	add	r3, pc, #400	; (adr r3, 8003ca0 <_dtoa_r+0x2b8>)
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	f7fc fb2b 	bl	800016c <__adddf3>
 8003b16:	4606      	mov	r6, r0
 8003b18:	4620      	mov	r0, r4
 8003b1a:	460f      	mov	r7, r1
 8003b1c:	f7fc fc72 	bl	8000404 <__aeabi_i2d>
 8003b20:	a361      	add	r3, pc, #388	; (adr r3, 8003ca8 <_dtoa_r+0x2c0>)
 8003b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b26:	f7fc fcd7 	bl	80004d8 <__aeabi_dmul>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4630      	mov	r0, r6
 8003b30:	4639      	mov	r1, r7
 8003b32:	f7fc fb1b 	bl	800016c <__adddf3>
 8003b36:	4606      	mov	r6, r0
 8003b38:	460f      	mov	r7, r1
 8003b3a:	f7fc ff7d 	bl	8000a38 <__aeabi_d2iz>
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4682      	mov	sl, r0
 8003b42:	2300      	movs	r3, #0
 8003b44:	4630      	mov	r0, r6
 8003b46:	4639      	mov	r1, r7
 8003b48:	f7fc ff38 	bl	80009bc <__aeabi_dcmplt>
 8003b4c:	b148      	cbz	r0, 8003b62 <_dtoa_r+0x17a>
 8003b4e:	4650      	mov	r0, sl
 8003b50:	f7fc fc58 	bl	8000404 <__aeabi_i2d>
 8003b54:	4632      	mov	r2, r6
 8003b56:	463b      	mov	r3, r7
 8003b58:	f7fc ff26 	bl	80009a8 <__aeabi_dcmpeq>
 8003b5c:	b908      	cbnz	r0, 8003b62 <_dtoa_r+0x17a>
 8003b5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b62:	f1ba 0f16 	cmp.w	sl, #22
 8003b66:	d858      	bhi.n	8003c1a <_dtoa_r+0x232>
 8003b68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003b6c:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <_dtoa_r+0x2e4>)
 8003b6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b76:	f7fc ff21 	bl	80009bc <__aeabi_dcmplt>
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	d04f      	beq.n	8003c1e <_dtoa_r+0x236>
 8003b7e:	2300      	movs	r3, #0
 8003b80:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b84:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b88:	1b1c      	subs	r4, r3, r4
 8003b8a:	1e63      	subs	r3, r4, #1
 8003b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b8e:	bf49      	itett	mi
 8003b90:	f1c4 0301 	rsbmi	r3, r4, #1
 8003b94:	2300      	movpl	r3, #0
 8003b96:	9306      	strmi	r3, [sp, #24]
 8003b98:	2300      	movmi	r3, #0
 8003b9a:	bf54      	ite	pl
 8003b9c:	9306      	strpl	r3, [sp, #24]
 8003b9e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003ba0:	f1ba 0f00 	cmp.w	sl, #0
 8003ba4:	db3d      	blt.n	8003c22 <_dtoa_r+0x23a>
 8003ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ba8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8003bac:	4453      	add	r3, sl
 8003bae:	9309      	str	r3, [sp, #36]	; 0x24
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8003bb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003bb6:	2b09      	cmp	r3, #9
 8003bb8:	f200 808c 	bhi.w	8003cd4 <_dtoa_r+0x2ec>
 8003bbc:	2b05      	cmp	r3, #5
 8003bbe:	bfc4      	itt	gt
 8003bc0:	3b04      	subgt	r3, #4
 8003bc2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003bc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003bc6:	bfc8      	it	gt
 8003bc8:	2400      	movgt	r4, #0
 8003bca:	f1a3 0302 	sub.w	r3, r3, #2
 8003bce:	bfd8      	it	le
 8003bd0:	2401      	movle	r4, #1
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	f200 808a 	bhi.w	8003cec <_dtoa_r+0x304>
 8003bd8:	e8df f003 	tbb	[pc, r3]
 8003bdc:	5b4d4f2d 	.word	0x5b4d4f2d
 8003be0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003be4:	441c      	add	r4, r3
 8003be6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003bea:	2b20      	cmp	r3, #32
 8003bec:	bfc3      	ittte	gt
 8003bee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003bf2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003bf6:	fa09 f303 	lslgt.w	r3, r9, r3
 8003bfa:	f1c3 0320 	rsble	r3, r3, #32
 8003bfe:	bfc6      	itte	gt
 8003c00:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003c04:	4318      	orrgt	r0, r3
 8003c06:	fa06 f003 	lslle.w	r0, r6, r3
 8003c0a:	f7fc fbeb 	bl	80003e4 <__aeabi_ui2d>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003c14:	3c01      	subs	r4, #1
 8003c16:	9313      	str	r3, [sp, #76]	; 0x4c
 8003c18:	e76f      	b.n	8003afa <_dtoa_r+0x112>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e7b2      	b.n	8003b84 <_dtoa_r+0x19c>
 8003c1e:	900f      	str	r0, [sp, #60]	; 0x3c
 8003c20:	e7b1      	b.n	8003b86 <_dtoa_r+0x19e>
 8003c22:	9b06      	ldr	r3, [sp, #24]
 8003c24:	eba3 030a 	sub.w	r3, r3, sl
 8003c28:	9306      	str	r3, [sp, #24]
 8003c2a:	f1ca 0300 	rsb	r3, sl, #0
 8003c2e:	930a      	str	r3, [sp, #40]	; 0x28
 8003c30:	2300      	movs	r3, #0
 8003c32:	930e      	str	r3, [sp, #56]	; 0x38
 8003c34:	e7be      	b.n	8003bb4 <_dtoa_r+0x1cc>
 8003c36:	2300      	movs	r3, #0
 8003c38:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	dc58      	bgt.n	8003cf2 <_dtoa_r+0x30a>
 8003c40:	f04f 0901 	mov.w	r9, #1
 8003c44:	464b      	mov	r3, r9
 8003c46:	f8cd 9020 	str.w	r9, [sp, #32]
 8003c4a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8003c4e:	2200      	movs	r2, #0
 8003c50:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003c52:	6042      	str	r2, [r0, #4]
 8003c54:	2204      	movs	r2, #4
 8003c56:	f102 0614 	add.w	r6, r2, #20
 8003c5a:	429e      	cmp	r6, r3
 8003c5c:	6841      	ldr	r1, [r0, #4]
 8003c5e:	d94e      	bls.n	8003cfe <_dtoa_r+0x316>
 8003c60:	4628      	mov	r0, r5
 8003c62:	f000 fcd7 	bl	8004614 <_Balloc>
 8003c66:	9003      	str	r0, [sp, #12]
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d14c      	bne.n	8003d06 <_dtoa_r+0x31e>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003c72:	4b17      	ldr	r3, [pc, #92]	; (8003cd0 <_dtoa_r+0x2e8>)
 8003c74:	e6cc      	b.n	8003a10 <_dtoa_r+0x28>
 8003c76:	2301      	movs	r3, #1
 8003c78:	e7de      	b.n	8003c38 <_dtoa_r+0x250>
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c80:	eb0a 0903 	add.w	r9, sl, r3
 8003c84:	f109 0301 	add.w	r3, r9, #1
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	9308      	str	r3, [sp, #32]
 8003c8c:	bfb8      	it	lt
 8003c8e:	2301      	movlt	r3, #1
 8003c90:	e7dd      	b.n	8003c4e <_dtoa_r+0x266>
 8003c92:	2301      	movs	r3, #1
 8003c94:	e7f2      	b.n	8003c7c <_dtoa_r+0x294>
 8003c96:	bf00      	nop
 8003c98:	636f4361 	.word	0x636f4361
 8003c9c:	3fd287a7 	.word	0x3fd287a7
 8003ca0:	8b60c8b3 	.word	0x8b60c8b3
 8003ca4:	3fc68a28 	.word	0x3fc68a28
 8003ca8:	509f79fb 	.word	0x509f79fb
 8003cac:	3fd34413 	.word	0x3fd34413
 8003cb0:	08005ae1 	.word	0x08005ae1
 8003cb4:	08005af8 	.word	0x08005af8
 8003cb8:	7ff00000 	.word	0x7ff00000
 8003cbc:	08005add 	.word	0x08005add
 8003cc0:	08005ad4 	.word	0x08005ad4
 8003cc4:	08005ab1 	.word	0x08005ab1
 8003cc8:	3ff80000 	.word	0x3ff80000
 8003ccc:	08005be8 	.word	0x08005be8
 8003cd0:	08005b53 	.word	0x08005b53
 8003cd4:	2401      	movs	r4, #1
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	940b      	str	r4, [sp, #44]	; 0x2c
 8003cda:	9322      	str	r3, [sp, #136]	; 0x88
 8003cdc:	f04f 39ff 	mov.w	r9, #4294967295
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2312      	movs	r3, #18
 8003ce4:	f8cd 9020 	str.w	r9, [sp, #32]
 8003ce8:	9223      	str	r2, [sp, #140]	; 0x8c
 8003cea:	e7b0      	b.n	8003c4e <_dtoa_r+0x266>
 8003cec:	2301      	movs	r3, #1
 8003cee:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cf0:	e7f4      	b.n	8003cdc <_dtoa_r+0x2f4>
 8003cf2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8003cf6:	464b      	mov	r3, r9
 8003cf8:	f8cd 9020 	str.w	r9, [sp, #32]
 8003cfc:	e7a7      	b.n	8003c4e <_dtoa_r+0x266>
 8003cfe:	3101      	adds	r1, #1
 8003d00:	6041      	str	r1, [r0, #4]
 8003d02:	0052      	lsls	r2, r2, #1
 8003d04:	e7a7      	b.n	8003c56 <_dtoa_r+0x26e>
 8003d06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003d08:	9a03      	ldr	r2, [sp, #12]
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	9b08      	ldr	r3, [sp, #32]
 8003d0e:	2b0e      	cmp	r3, #14
 8003d10:	f200 80a8 	bhi.w	8003e64 <_dtoa_r+0x47c>
 8003d14:	2c00      	cmp	r4, #0
 8003d16:	f000 80a5 	beq.w	8003e64 <_dtoa_r+0x47c>
 8003d1a:	f1ba 0f00 	cmp.w	sl, #0
 8003d1e:	dd34      	ble.n	8003d8a <_dtoa_r+0x3a2>
 8003d20:	4a9a      	ldr	r2, [pc, #616]	; (8003f8c <_dtoa_r+0x5a4>)
 8003d22:	f00a 030f 	and.w	r3, sl, #15
 8003d26:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d2a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003d2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003d36:	ea4f 142a 	mov.w	r4, sl, asr #4
 8003d3a:	d016      	beq.n	8003d6a <_dtoa_r+0x382>
 8003d3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d40:	4b93      	ldr	r3, [pc, #588]	; (8003f90 <_dtoa_r+0x5a8>)
 8003d42:	2703      	movs	r7, #3
 8003d44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d48:	f7fc fcf0 	bl	800072c <__aeabi_ddiv>
 8003d4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d50:	f004 040f 	and.w	r4, r4, #15
 8003d54:	4e8e      	ldr	r6, [pc, #568]	; (8003f90 <_dtoa_r+0x5a8>)
 8003d56:	b954      	cbnz	r4, 8003d6e <_dtoa_r+0x386>
 8003d58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003d5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d60:	f7fc fce4 	bl	800072c <__aeabi_ddiv>
 8003d64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d68:	e029      	b.n	8003dbe <_dtoa_r+0x3d6>
 8003d6a:	2702      	movs	r7, #2
 8003d6c:	e7f2      	b.n	8003d54 <_dtoa_r+0x36c>
 8003d6e:	07e1      	lsls	r1, r4, #31
 8003d70:	d508      	bpl.n	8003d84 <_dtoa_r+0x39c>
 8003d72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003d7a:	f7fc fbad 	bl	80004d8 <__aeabi_dmul>
 8003d7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003d82:	3701      	adds	r7, #1
 8003d84:	1064      	asrs	r4, r4, #1
 8003d86:	3608      	adds	r6, #8
 8003d88:	e7e5      	b.n	8003d56 <_dtoa_r+0x36e>
 8003d8a:	f000 80a5 	beq.w	8003ed8 <_dtoa_r+0x4f0>
 8003d8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d92:	f1ca 0400 	rsb	r4, sl, #0
 8003d96:	4b7d      	ldr	r3, [pc, #500]	; (8003f8c <_dtoa_r+0x5a4>)
 8003d98:	f004 020f 	and.w	r2, r4, #15
 8003d9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da4:	f7fc fb98 	bl	80004d8 <__aeabi_dmul>
 8003da8:	2702      	movs	r7, #2
 8003daa:	2300      	movs	r3, #0
 8003dac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003db0:	4e77      	ldr	r6, [pc, #476]	; (8003f90 <_dtoa_r+0x5a8>)
 8003db2:	1124      	asrs	r4, r4, #4
 8003db4:	2c00      	cmp	r4, #0
 8003db6:	f040 8084 	bne.w	8003ec2 <_dtoa_r+0x4da>
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1d2      	bne.n	8003d64 <_dtoa_r+0x37c>
 8003dbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 808b 	beq.w	8003edc <_dtoa_r+0x4f4>
 8003dc6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003dca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003dce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	4b6f      	ldr	r3, [pc, #444]	; (8003f94 <_dtoa_r+0x5ac>)
 8003dd6:	f7fc fdf1 	bl	80009bc <__aeabi_dcmplt>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d07e      	beq.n	8003edc <_dtoa_r+0x4f4>
 8003dde:	9b08      	ldr	r3, [sp, #32]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d07b      	beq.n	8003edc <_dtoa_r+0x4f4>
 8003de4:	f1b9 0f00 	cmp.w	r9, #0
 8003de8:	dd38      	ble.n	8003e5c <_dtoa_r+0x474>
 8003dea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003dee:	2200      	movs	r2, #0
 8003df0:	4b69      	ldr	r3, [pc, #420]	; (8003f98 <_dtoa_r+0x5b0>)
 8003df2:	f7fc fb71 	bl	80004d8 <__aeabi_dmul>
 8003df6:	464c      	mov	r4, r9
 8003df8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003dfc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8003e00:	3701      	adds	r7, #1
 8003e02:	4638      	mov	r0, r7
 8003e04:	f7fc fafe 	bl	8000404 <__aeabi_i2d>
 8003e08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e0c:	f7fc fb64 	bl	80004d8 <__aeabi_dmul>
 8003e10:	2200      	movs	r2, #0
 8003e12:	4b62      	ldr	r3, [pc, #392]	; (8003f9c <_dtoa_r+0x5b4>)
 8003e14:	f7fc f9aa 	bl	800016c <__adddf3>
 8003e18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003e1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003e20:	9611      	str	r6, [sp, #68]	; 0x44
 8003e22:	2c00      	cmp	r4, #0
 8003e24:	d15d      	bne.n	8003ee2 <_dtoa_r+0x4fa>
 8003e26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	4b5c      	ldr	r3, [pc, #368]	; (8003fa0 <_dtoa_r+0x5b8>)
 8003e2e:	f7fc f99b 	bl	8000168 <__aeabi_dsub>
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003e3a:	4633      	mov	r3, r6
 8003e3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e3e:	f7fc fddb 	bl	80009f8 <__aeabi_dcmpgt>
 8003e42:	2800      	cmp	r0, #0
 8003e44:	f040 829c 	bne.w	8004380 <_dtoa_r+0x998>
 8003e48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e4e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003e52:	f7fc fdb3 	bl	80009bc <__aeabi_dcmplt>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	f040 8290 	bne.w	800437c <_dtoa_r+0x994>
 8003e5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003e60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003e64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f2c0 8152 	blt.w	8004110 <_dtoa_r+0x728>
 8003e6c:	f1ba 0f0e 	cmp.w	sl, #14
 8003e70:	f300 814e 	bgt.w	8004110 <_dtoa_r+0x728>
 8003e74:	4b45      	ldr	r3, [pc, #276]	; (8003f8c <_dtoa_r+0x5a4>)
 8003e76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003e7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003e7e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003e82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f280 80db 	bge.w	8004040 <_dtoa_r+0x658>
 8003e8a:	9b08      	ldr	r3, [sp, #32]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f300 80d7 	bgt.w	8004040 <_dtoa_r+0x658>
 8003e92:	f040 8272 	bne.w	800437a <_dtoa_r+0x992>
 8003e96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	4b40      	ldr	r3, [pc, #256]	; (8003fa0 <_dtoa_r+0x5b8>)
 8003e9e:	f7fc fb1b 	bl	80004d8 <__aeabi_dmul>
 8003ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ea6:	f7fc fd9d 	bl	80009e4 <__aeabi_dcmpge>
 8003eaa:	9c08      	ldr	r4, [sp, #32]
 8003eac:	4626      	mov	r6, r4
 8003eae:	2800      	cmp	r0, #0
 8003eb0:	f040 8248 	bne.w	8004344 <_dtoa_r+0x95c>
 8003eb4:	2331      	movs	r3, #49	; 0x31
 8003eb6:	9f03      	ldr	r7, [sp, #12]
 8003eb8:	f10a 0a01 	add.w	sl, sl, #1
 8003ebc:	f807 3b01 	strb.w	r3, [r7], #1
 8003ec0:	e244      	b.n	800434c <_dtoa_r+0x964>
 8003ec2:	07e2      	lsls	r2, r4, #31
 8003ec4:	d505      	bpl.n	8003ed2 <_dtoa_r+0x4ea>
 8003ec6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003eca:	f7fc fb05 	bl	80004d8 <__aeabi_dmul>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	3701      	adds	r7, #1
 8003ed2:	1064      	asrs	r4, r4, #1
 8003ed4:	3608      	adds	r6, #8
 8003ed6:	e76d      	b.n	8003db4 <_dtoa_r+0x3cc>
 8003ed8:	2702      	movs	r7, #2
 8003eda:	e770      	b.n	8003dbe <_dtoa_r+0x3d6>
 8003edc:	46d0      	mov	r8, sl
 8003ede:	9c08      	ldr	r4, [sp, #32]
 8003ee0:	e78f      	b.n	8003e02 <_dtoa_r+0x41a>
 8003ee2:	9903      	ldr	r1, [sp, #12]
 8003ee4:	4b29      	ldr	r3, [pc, #164]	; (8003f8c <_dtoa_r+0x5a4>)
 8003ee6:	4421      	add	r1, r4
 8003ee8:	9112      	str	r1, [sp, #72]	; 0x48
 8003eea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003eec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003ef0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003ef4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003ef8:	2900      	cmp	r1, #0
 8003efa:	d055      	beq.n	8003fa8 <_dtoa_r+0x5c0>
 8003efc:	2000      	movs	r0, #0
 8003efe:	4929      	ldr	r1, [pc, #164]	; (8003fa4 <_dtoa_r+0x5bc>)
 8003f00:	f7fc fc14 	bl	800072c <__aeabi_ddiv>
 8003f04:	463b      	mov	r3, r7
 8003f06:	4632      	mov	r2, r6
 8003f08:	f7fc f92e 	bl	8000168 <__aeabi_dsub>
 8003f0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f10:	9f03      	ldr	r7, [sp, #12]
 8003f12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f16:	f7fc fd8f 	bl	8000a38 <__aeabi_d2iz>
 8003f1a:	4604      	mov	r4, r0
 8003f1c:	f7fc fa72 	bl	8000404 <__aeabi_i2d>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f28:	f7fc f91e 	bl	8000168 <__aeabi_dsub>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	460b      	mov	r3, r1
 8003f30:	3430      	adds	r4, #48	; 0x30
 8003f32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f3a:	f807 4b01 	strb.w	r4, [r7], #1
 8003f3e:	f7fc fd3d 	bl	80009bc <__aeabi_dcmplt>
 8003f42:	2800      	cmp	r0, #0
 8003f44:	d174      	bne.n	8004030 <_dtoa_r+0x648>
 8003f46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	4911      	ldr	r1, [pc, #68]	; (8003f94 <_dtoa_r+0x5ac>)
 8003f4e:	f7fc f90b 	bl	8000168 <__aeabi_dsub>
 8003f52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f56:	f7fc fd31 	bl	80009bc <__aeabi_dcmplt>
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	f040 80b7 	bne.w	80040ce <_dtoa_r+0x6e6>
 8003f60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f62:	429f      	cmp	r7, r3
 8003f64:	f43f af7a 	beq.w	8003e5c <_dtoa_r+0x474>
 8003f68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	; (8003f98 <_dtoa_r+0x5b0>)
 8003f70:	f7fc fab2 	bl	80004d8 <__aeabi_dmul>
 8003f74:	2200      	movs	r2, #0
 8003f76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f7e:	4b06      	ldr	r3, [pc, #24]	; (8003f98 <_dtoa_r+0x5b0>)
 8003f80:	f7fc faaa 	bl	80004d8 <__aeabi_dmul>
 8003f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f88:	e7c3      	b.n	8003f12 <_dtoa_r+0x52a>
 8003f8a:	bf00      	nop
 8003f8c:	08005be8 	.word	0x08005be8
 8003f90:	08005bc0 	.word	0x08005bc0
 8003f94:	3ff00000 	.word	0x3ff00000
 8003f98:	40240000 	.word	0x40240000
 8003f9c:	401c0000 	.word	0x401c0000
 8003fa0:	40140000 	.word	0x40140000
 8003fa4:	3fe00000 	.word	0x3fe00000
 8003fa8:	4630      	mov	r0, r6
 8003faa:	4639      	mov	r1, r7
 8003fac:	f7fc fa94 	bl	80004d8 <__aeabi_dmul>
 8003fb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003fb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003fb6:	9c03      	ldr	r4, [sp, #12]
 8003fb8:	9314      	str	r3, [sp, #80]	; 0x50
 8003fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fbe:	f7fc fd3b 	bl	8000a38 <__aeabi_d2iz>
 8003fc2:	9015      	str	r0, [sp, #84]	; 0x54
 8003fc4:	f7fc fa1e 	bl	8000404 <__aeabi_i2d>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fd0:	f7fc f8ca 	bl	8000168 <__aeabi_dsub>
 8003fd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003fd6:	4606      	mov	r6, r0
 8003fd8:	3330      	adds	r3, #48	; 0x30
 8003fda:	f804 3b01 	strb.w	r3, [r4], #1
 8003fde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003fe0:	460f      	mov	r7, r1
 8003fe2:	429c      	cmp	r4, r3
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	d124      	bne.n	8004034 <_dtoa_r+0x64c>
 8003fea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003fee:	4bb0      	ldr	r3, [pc, #704]	; (80042b0 <_dtoa_r+0x8c8>)
 8003ff0:	f7fc f8bc 	bl	800016c <__adddf3>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4630      	mov	r0, r6
 8003ffa:	4639      	mov	r1, r7
 8003ffc:	f7fc fcfc 	bl	80009f8 <__aeabi_dcmpgt>
 8004000:	2800      	cmp	r0, #0
 8004002:	d163      	bne.n	80040cc <_dtoa_r+0x6e4>
 8004004:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004008:	2000      	movs	r0, #0
 800400a:	49a9      	ldr	r1, [pc, #676]	; (80042b0 <_dtoa_r+0x8c8>)
 800400c:	f7fc f8ac 	bl	8000168 <__aeabi_dsub>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4630      	mov	r0, r6
 8004016:	4639      	mov	r1, r7
 8004018:	f7fc fcd0 	bl	80009bc <__aeabi_dcmplt>
 800401c:	2800      	cmp	r0, #0
 800401e:	f43f af1d 	beq.w	8003e5c <_dtoa_r+0x474>
 8004022:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004024:	1e7b      	subs	r3, r7, #1
 8004026:	9314      	str	r3, [sp, #80]	; 0x50
 8004028:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800402c:	2b30      	cmp	r3, #48	; 0x30
 800402e:	d0f8      	beq.n	8004022 <_dtoa_r+0x63a>
 8004030:	46c2      	mov	sl, r8
 8004032:	e03b      	b.n	80040ac <_dtoa_r+0x6c4>
 8004034:	4b9f      	ldr	r3, [pc, #636]	; (80042b4 <_dtoa_r+0x8cc>)
 8004036:	f7fc fa4f 	bl	80004d8 <__aeabi_dmul>
 800403a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800403e:	e7bc      	b.n	8003fba <_dtoa_r+0x5d2>
 8004040:	9f03      	ldr	r7, [sp, #12]
 8004042:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004046:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800404a:	4640      	mov	r0, r8
 800404c:	4649      	mov	r1, r9
 800404e:	f7fc fb6d 	bl	800072c <__aeabi_ddiv>
 8004052:	f7fc fcf1 	bl	8000a38 <__aeabi_d2iz>
 8004056:	4604      	mov	r4, r0
 8004058:	f7fc f9d4 	bl	8000404 <__aeabi_i2d>
 800405c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004060:	f7fc fa3a 	bl	80004d8 <__aeabi_dmul>
 8004064:	4602      	mov	r2, r0
 8004066:	460b      	mov	r3, r1
 8004068:	4640      	mov	r0, r8
 800406a:	4649      	mov	r1, r9
 800406c:	f7fc f87c 	bl	8000168 <__aeabi_dsub>
 8004070:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004074:	f807 6b01 	strb.w	r6, [r7], #1
 8004078:	9e03      	ldr	r6, [sp, #12]
 800407a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800407e:	1bbe      	subs	r6, r7, r6
 8004080:	45b4      	cmp	ip, r6
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	d136      	bne.n	80040f6 <_dtoa_r+0x70e>
 8004088:	f7fc f870 	bl	800016c <__adddf3>
 800408c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004090:	4680      	mov	r8, r0
 8004092:	4689      	mov	r9, r1
 8004094:	f7fc fcb0 	bl	80009f8 <__aeabi_dcmpgt>
 8004098:	bb58      	cbnz	r0, 80040f2 <_dtoa_r+0x70a>
 800409a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800409e:	4640      	mov	r0, r8
 80040a0:	4649      	mov	r1, r9
 80040a2:	f7fc fc81 	bl	80009a8 <__aeabi_dcmpeq>
 80040a6:	b108      	cbz	r0, 80040ac <_dtoa_r+0x6c4>
 80040a8:	07e1      	lsls	r1, r4, #31
 80040aa:	d422      	bmi.n	80040f2 <_dtoa_r+0x70a>
 80040ac:	4628      	mov	r0, r5
 80040ae:	4659      	mov	r1, fp
 80040b0:	f000 faf0 	bl	8004694 <_Bfree>
 80040b4:	2300      	movs	r3, #0
 80040b6:	703b      	strb	r3, [r7, #0]
 80040b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80040ba:	f10a 0001 	add.w	r0, sl, #1
 80040be:	6018      	str	r0, [r3, #0]
 80040c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f43f acde 	beq.w	8003a84 <_dtoa_r+0x9c>
 80040c8:	601f      	str	r7, [r3, #0]
 80040ca:	e4db      	b.n	8003a84 <_dtoa_r+0x9c>
 80040cc:	4627      	mov	r7, r4
 80040ce:	463b      	mov	r3, r7
 80040d0:	461f      	mov	r7, r3
 80040d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80040d6:	2a39      	cmp	r2, #57	; 0x39
 80040d8:	d107      	bne.n	80040ea <_dtoa_r+0x702>
 80040da:	9a03      	ldr	r2, [sp, #12]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d1f7      	bne.n	80040d0 <_dtoa_r+0x6e8>
 80040e0:	2230      	movs	r2, #48	; 0x30
 80040e2:	9903      	ldr	r1, [sp, #12]
 80040e4:	f108 0801 	add.w	r8, r8, #1
 80040e8:	700a      	strb	r2, [r1, #0]
 80040ea:	781a      	ldrb	r2, [r3, #0]
 80040ec:	3201      	adds	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
 80040f0:	e79e      	b.n	8004030 <_dtoa_r+0x648>
 80040f2:	46d0      	mov	r8, sl
 80040f4:	e7eb      	b.n	80040ce <_dtoa_r+0x6e6>
 80040f6:	2200      	movs	r2, #0
 80040f8:	4b6e      	ldr	r3, [pc, #440]	; (80042b4 <_dtoa_r+0x8cc>)
 80040fa:	f7fc f9ed 	bl	80004d8 <__aeabi_dmul>
 80040fe:	2200      	movs	r2, #0
 8004100:	2300      	movs	r3, #0
 8004102:	4680      	mov	r8, r0
 8004104:	4689      	mov	r9, r1
 8004106:	f7fc fc4f 	bl	80009a8 <__aeabi_dcmpeq>
 800410a:	2800      	cmp	r0, #0
 800410c:	d09b      	beq.n	8004046 <_dtoa_r+0x65e>
 800410e:	e7cd      	b.n	80040ac <_dtoa_r+0x6c4>
 8004110:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004112:	2a00      	cmp	r2, #0
 8004114:	f000 80d0 	beq.w	80042b8 <_dtoa_r+0x8d0>
 8004118:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800411a:	2a01      	cmp	r2, #1
 800411c:	f300 80ae 	bgt.w	800427c <_dtoa_r+0x894>
 8004120:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004122:	2a00      	cmp	r2, #0
 8004124:	f000 80a6 	beq.w	8004274 <_dtoa_r+0x88c>
 8004128:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800412c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800412e:	9f06      	ldr	r7, [sp, #24]
 8004130:	9a06      	ldr	r2, [sp, #24]
 8004132:	2101      	movs	r1, #1
 8004134:	441a      	add	r2, r3
 8004136:	9206      	str	r2, [sp, #24]
 8004138:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800413a:	4628      	mov	r0, r5
 800413c:	441a      	add	r2, r3
 800413e:	9209      	str	r2, [sp, #36]	; 0x24
 8004140:	f000 fb5e 	bl	8004800 <__i2b>
 8004144:	4606      	mov	r6, r0
 8004146:	2f00      	cmp	r7, #0
 8004148:	dd0c      	ble.n	8004164 <_dtoa_r+0x77c>
 800414a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800414c:	2b00      	cmp	r3, #0
 800414e:	dd09      	ble.n	8004164 <_dtoa_r+0x77c>
 8004150:	42bb      	cmp	r3, r7
 8004152:	bfa8      	it	ge
 8004154:	463b      	movge	r3, r7
 8004156:	9a06      	ldr	r2, [sp, #24]
 8004158:	1aff      	subs	r7, r7, r3
 800415a:	1ad2      	subs	r2, r2, r3
 800415c:	9206      	str	r2, [sp, #24]
 800415e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	9309      	str	r3, [sp, #36]	; 0x24
 8004164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004166:	b1f3      	cbz	r3, 80041a6 <_dtoa_r+0x7be>
 8004168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 80a8 	beq.w	80042c0 <_dtoa_r+0x8d8>
 8004170:	2c00      	cmp	r4, #0
 8004172:	dd10      	ble.n	8004196 <_dtoa_r+0x7ae>
 8004174:	4631      	mov	r1, r6
 8004176:	4622      	mov	r2, r4
 8004178:	4628      	mov	r0, r5
 800417a:	f000 fbff 	bl	800497c <__pow5mult>
 800417e:	465a      	mov	r2, fp
 8004180:	4601      	mov	r1, r0
 8004182:	4606      	mov	r6, r0
 8004184:	4628      	mov	r0, r5
 8004186:	f000 fb51 	bl	800482c <__multiply>
 800418a:	4680      	mov	r8, r0
 800418c:	4659      	mov	r1, fp
 800418e:	4628      	mov	r0, r5
 8004190:	f000 fa80 	bl	8004694 <_Bfree>
 8004194:	46c3      	mov	fp, r8
 8004196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004198:	1b1a      	subs	r2, r3, r4
 800419a:	d004      	beq.n	80041a6 <_dtoa_r+0x7be>
 800419c:	4659      	mov	r1, fp
 800419e:	4628      	mov	r0, r5
 80041a0:	f000 fbec 	bl	800497c <__pow5mult>
 80041a4:	4683      	mov	fp, r0
 80041a6:	2101      	movs	r1, #1
 80041a8:	4628      	mov	r0, r5
 80041aa:	f000 fb29 	bl	8004800 <__i2b>
 80041ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041b0:	4604      	mov	r4, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f340 8086 	ble.w	80042c4 <_dtoa_r+0x8dc>
 80041b8:	461a      	mov	r2, r3
 80041ba:	4601      	mov	r1, r0
 80041bc:	4628      	mov	r0, r5
 80041be:	f000 fbdd 	bl	800497c <__pow5mult>
 80041c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041c4:	4604      	mov	r4, r0
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	dd7f      	ble.n	80042ca <_dtoa_r+0x8e2>
 80041ca:	f04f 0800 	mov.w	r8, #0
 80041ce:	6923      	ldr	r3, [r4, #16]
 80041d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80041d4:	6918      	ldr	r0, [r3, #16]
 80041d6:	f000 fac5 	bl	8004764 <__hi0bits>
 80041da:	f1c0 0020 	rsb	r0, r0, #32
 80041de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e0:	4418      	add	r0, r3
 80041e2:	f010 001f 	ands.w	r0, r0, #31
 80041e6:	f000 8092 	beq.w	800430e <_dtoa_r+0x926>
 80041ea:	f1c0 0320 	rsb	r3, r0, #32
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	f340 808a 	ble.w	8004308 <_dtoa_r+0x920>
 80041f4:	f1c0 001c 	rsb	r0, r0, #28
 80041f8:	9b06      	ldr	r3, [sp, #24]
 80041fa:	4407      	add	r7, r0
 80041fc:	4403      	add	r3, r0
 80041fe:	9306      	str	r3, [sp, #24]
 8004200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004202:	4403      	add	r3, r0
 8004204:	9309      	str	r3, [sp, #36]	; 0x24
 8004206:	9b06      	ldr	r3, [sp, #24]
 8004208:	2b00      	cmp	r3, #0
 800420a:	dd05      	ble.n	8004218 <_dtoa_r+0x830>
 800420c:	4659      	mov	r1, fp
 800420e:	461a      	mov	r2, r3
 8004210:	4628      	mov	r0, r5
 8004212:	f000 fc0d 	bl	8004a30 <__lshift>
 8004216:	4683      	mov	fp, r0
 8004218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800421a:	2b00      	cmp	r3, #0
 800421c:	dd05      	ble.n	800422a <_dtoa_r+0x842>
 800421e:	4621      	mov	r1, r4
 8004220:	461a      	mov	r2, r3
 8004222:	4628      	mov	r0, r5
 8004224:	f000 fc04 	bl	8004a30 <__lshift>
 8004228:	4604      	mov	r4, r0
 800422a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800422c:	2b00      	cmp	r3, #0
 800422e:	d070      	beq.n	8004312 <_dtoa_r+0x92a>
 8004230:	4621      	mov	r1, r4
 8004232:	4658      	mov	r0, fp
 8004234:	f000 fc6c 	bl	8004b10 <__mcmp>
 8004238:	2800      	cmp	r0, #0
 800423a:	da6a      	bge.n	8004312 <_dtoa_r+0x92a>
 800423c:	2300      	movs	r3, #0
 800423e:	4659      	mov	r1, fp
 8004240:	220a      	movs	r2, #10
 8004242:	4628      	mov	r0, r5
 8004244:	f000 fa48 	bl	80046d8 <__multadd>
 8004248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800424a:	4683      	mov	fp, r0
 800424c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 8194 	beq.w	800457e <_dtoa_r+0xb96>
 8004256:	4631      	mov	r1, r6
 8004258:	2300      	movs	r3, #0
 800425a:	220a      	movs	r2, #10
 800425c:	4628      	mov	r0, r5
 800425e:	f000 fa3b 	bl	80046d8 <__multadd>
 8004262:	f1b9 0f00 	cmp.w	r9, #0
 8004266:	4606      	mov	r6, r0
 8004268:	f300 8093 	bgt.w	8004392 <_dtoa_r+0x9aa>
 800426c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800426e:	2b02      	cmp	r3, #2
 8004270:	dc57      	bgt.n	8004322 <_dtoa_r+0x93a>
 8004272:	e08e      	b.n	8004392 <_dtoa_r+0x9aa>
 8004274:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004276:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800427a:	e757      	b.n	800412c <_dtoa_r+0x744>
 800427c:	9b08      	ldr	r3, [sp, #32]
 800427e:	1e5c      	subs	r4, r3, #1
 8004280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004282:	42a3      	cmp	r3, r4
 8004284:	bfb7      	itett	lt
 8004286:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004288:	1b1c      	subge	r4, r3, r4
 800428a:	1ae2      	sublt	r2, r4, r3
 800428c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800428e:	bfbe      	ittt	lt
 8004290:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004292:	189b      	addlt	r3, r3, r2
 8004294:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004296:	9b08      	ldr	r3, [sp, #32]
 8004298:	bfb8      	it	lt
 800429a:	2400      	movlt	r4, #0
 800429c:	2b00      	cmp	r3, #0
 800429e:	bfbb      	ittet	lt
 80042a0:	9b06      	ldrlt	r3, [sp, #24]
 80042a2:	9a08      	ldrlt	r2, [sp, #32]
 80042a4:	9f06      	ldrge	r7, [sp, #24]
 80042a6:	1a9f      	sublt	r7, r3, r2
 80042a8:	bfac      	ite	ge
 80042aa:	9b08      	ldrge	r3, [sp, #32]
 80042ac:	2300      	movlt	r3, #0
 80042ae:	e73f      	b.n	8004130 <_dtoa_r+0x748>
 80042b0:	3fe00000 	.word	0x3fe00000
 80042b4:	40240000 	.word	0x40240000
 80042b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80042ba:	9f06      	ldr	r7, [sp, #24]
 80042bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80042be:	e742      	b.n	8004146 <_dtoa_r+0x75e>
 80042c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042c2:	e76b      	b.n	800419c <_dtoa_r+0x7b4>
 80042c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	dc19      	bgt.n	80042fe <_dtoa_r+0x916>
 80042ca:	9b04      	ldr	r3, [sp, #16]
 80042cc:	b9bb      	cbnz	r3, 80042fe <_dtoa_r+0x916>
 80042ce:	9b05      	ldr	r3, [sp, #20]
 80042d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042d4:	b99b      	cbnz	r3, 80042fe <_dtoa_r+0x916>
 80042d6:	9b05      	ldr	r3, [sp, #20]
 80042d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042dc:	0d1b      	lsrs	r3, r3, #20
 80042de:	051b      	lsls	r3, r3, #20
 80042e0:	b183      	cbz	r3, 8004304 <_dtoa_r+0x91c>
 80042e2:	f04f 0801 	mov.w	r8, #1
 80042e6:	9b06      	ldr	r3, [sp, #24]
 80042e8:	3301      	adds	r3, #1
 80042ea:	9306      	str	r3, [sp, #24]
 80042ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ee:	3301      	adds	r3, #1
 80042f0:	9309      	str	r3, [sp, #36]	; 0x24
 80042f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f47f af6a 	bne.w	80041ce <_dtoa_r+0x7e6>
 80042fa:	2001      	movs	r0, #1
 80042fc:	e76f      	b.n	80041de <_dtoa_r+0x7f6>
 80042fe:	f04f 0800 	mov.w	r8, #0
 8004302:	e7f6      	b.n	80042f2 <_dtoa_r+0x90a>
 8004304:	4698      	mov	r8, r3
 8004306:	e7f4      	b.n	80042f2 <_dtoa_r+0x90a>
 8004308:	f43f af7d 	beq.w	8004206 <_dtoa_r+0x81e>
 800430c:	4618      	mov	r0, r3
 800430e:	301c      	adds	r0, #28
 8004310:	e772      	b.n	80041f8 <_dtoa_r+0x810>
 8004312:	9b08      	ldr	r3, [sp, #32]
 8004314:	2b00      	cmp	r3, #0
 8004316:	dc36      	bgt.n	8004386 <_dtoa_r+0x99e>
 8004318:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800431a:	2b02      	cmp	r3, #2
 800431c:	dd33      	ble.n	8004386 <_dtoa_r+0x99e>
 800431e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004322:	f1b9 0f00 	cmp.w	r9, #0
 8004326:	d10d      	bne.n	8004344 <_dtoa_r+0x95c>
 8004328:	4621      	mov	r1, r4
 800432a:	464b      	mov	r3, r9
 800432c:	2205      	movs	r2, #5
 800432e:	4628      	mov	r0, r5
 8004330:	f000 f9d2 	bl	80046d8 <__multadd>
 8004334:	4601      	mov	r1, r0
 8004336:	4604      	mov	r4, r0
 8004338:	4658      	mov	r0, fp
 800433a:	f000 fbe9 	bl	8004b10 <__mcmp>
 800433e:	2800      	cmp	r0, #0
 8004340:	f73f adb8 	bgt.w	8003eb4 <_dtoa_r+0x4cc>
 8004344:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004346:	9f03      	ldr	r7, [sp, #12]
 8004348:	ea6f 0a03 	mvn.w	sl, r3
 800434c:	f04f 0800 	mov.w	r8, #0
 8004350:	4621      	mov	r1, r4
 8004352:	4628      	mov	r0, r5
 8004354:	f000 f99e 	bl	8004694 <_Bfree>
 8004358:	2e00      	cmp	r6, #0
 800435a:	f43f aea7 	beq.w	80040ac <_dtoa_r+0x6c4>
 800435e:	f1b8 0f00 	cmp.w	r8, #0
 8004362:	d005      	beq.n	8004370 <_dtoa_r+0x988>
 8004364:	45b0      	cmp	r8, r6
 8004366:	d003      	beq.n	8004370 <_dtoa_r+0x988>
 8004368:	4641      	mov	r1, r8
 800436a:	4628      	mov	r0, r5
 800436c:	f000 f992 	bl	8004694 <_Bfree>
 8004370:	4631      	mov	r1, r6
 8004372:	4628      	mov	r0, r5
 8004374:	f000 f98e 	bl	8004694 <_Bfree>
 8004378:	e698      	b.n	80040ac <_dtoa_r+0x6c4>
 800437a:	2400      	movs	r4, #0
 800437c:	4626      	mov	r6, r4
 800437e:	e7e1      	b.n	8004344 <_dtoa_r+0x95c>
 8004380:	46c2      	mov	sl, r8
 8004382:	4626      	mov	r6, r4
 8004384:	e596      	b.n	8003eb4 <_dtoa_r+0x4cc>
 8004386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 80fd 	beq.w	800458c <_dtoa_r+0xba4>
 8004392:	2f00      	cmp	r7, #0
 8004394:	dd05      	ble.n	80043a2 <_dtoa_r+0x9ba>
 8004396:	4631      	mov	r1, r6
 8004398:	463a      	mov	r2, r7
 800439a:	4628      	mov	r0, r5
 800439c:	f000 fb48 	bl	8004a30 <__lshift>
 80043a0:	4606      	mov	r6, r0
 80043a2:	f1b8 0f00 	cmp.w	r8, #0
 80043a6:	d05c      	beq.n	8004462 <_dtoa_r+0xa7a>
 80043a8:	4628      	mov	r0, r5
 80043aa:	6871      	ldr	r1, [r6, #4]
 80043ac:	f000 f932 	bl	8004614 <_Balloc>
 80043b0:	4607      	mov	r7, r0
 80043b2:	b928      	cbnz	r0, 80043c0 <_dtoa_r+0x9d8>
 80043b4:	4602      	mov	r2, r0
 80043b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80043ba:	4b7f      	ldr	r3, [pc, #508]	; (80045b8 <_dtoa_r+0xbd0>)
 80043bc:	f7ff bb28 	b.w	8003a10 <_dtoa_r+0x28>
 80043c0:	6932      	ldr	r2, [r6, #16]
 80043c2:	f106 010c 	add.w	r1, r6, #12
 80043c6:	3202      	adds	r2, #2
 80043c8:	0092      	lsls	r2, r2, #2
 80043ca:	300c      	adds	r0, #12
 80043cc:	f000 f914 	bl	80045f8 <memcpy>
 80043d0:	2201      	movs	r2, #1
 80043d2:	4639      	mov	r1, r7
 80043d4:	4628      	mov	r0, r5
 80043d6:	f000 fb2b 	bl	8004a30 <__lshift>
 80043da:	46b0      	mov	r8, r6
 80043dc:	4606      	mov	r6, r0
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	3301      	adds	r3, #1
 80043e2:	9308      	str	r3, [sp, #32]
 80043e4:	9b03      	ldr	r3, [sp, #12]
 80043e6:	444b      	add	r3, r9
 80043e8:	930a      	str	r3, [sp, #40]	; 0x28
 80043ea:	9b04      	ldr	r3, [sp, #16]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	9309      	str	r3, [sp, #36]	; 0x24
 80043f2:	9b08      	ldr	r3, [sp, #32]
 80043f4:	4621      	mov	r1, r4
 80043f6:	3b01      	subs	r3, #1
 80043f8:	4658      	mov	r0, fp
 80043fa:	9304      	str	r3, [sp, #16]
 80043fc:	f7ff fa68 	bl	80038d0 <quorem>
 8004400:	4603      	mov	r3, r0
 8004402:	4641      	mov	r1, r8
 8004404:	3330      	adds	r3, #48	; 0x30
 8004406:	9006      	str	r0, [sp, #24]
 8004408:	4658      	mov	r0, fp
 800440a:	930b      	str	r3, [sp, #44]	; 0x2c
 800440c:	f000 fb80 	bl	8004b10 <__mcmp>
 8004410:	4632      	mov	r2, r6
 8004412:	4681      	mov	r9, r0
 8004414:	4621      	mov	r1, r4
 8004416:	4628      	mov	r0, r5
 8004418:	f000 fb96 	bl	8004b48 <__mdiff>
 800441c:	68c2      	ldr	r2, [r0, #12]
 800441e:	4607      	mov	r7, r0
 8004420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004422:	bb02      	cbnz	r2, 8004466 <_dtoa_r+0xa7e>
 8004424:	4601      	mov	r1, r0
 8004426:	4658      	mov	r0, fp
 8004428:	f000 fb72 	bl	8004b10 <__mcmp>
 800442c:	4602      	mov	r2, r0
 800442e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004430:	4639      	mov	r1, r7
 8004432:	4628      	mov	r0, r5
 8004434:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004438:	f000 f92c 	bl	8004694 <_Bfree>
 800443c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800443e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004440:	9f08      	ldr	r7, [sp, #32]
 8004442:	ea43 0102 	orr.w	r1, r3, r2
 8004446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004448:	430b      	orrs	r3, r1
 800444a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800444c:	d10d      	bne.n	800446a <_dtoa_r+0xa82>
 800444e:	2b39      	cmp	r3, #57	; 0x39
 8004450:	d029      	beq.n	80044a6 <_dtoa_r+0xabe>
 8004452:	f1b9 0f00 	cmp.w	r9, #0
 8004456:	dd01      	ble.n	800445c <_dtoa_r+0xa74>
 8004458:	9b06      	ldr	r3, [sp, #24]
 800445a:	3331      	adds	r3, #49	; 0x31
 800445c:	9a04      	ldr	r2, [sp, #16]
 800445e:	7013      	strb	r3, [r2, #0]
 8004460:	e776      	b.n	8004350 <_dtoa_r+0x968>
 8004462:	4630      	mov	r0, r6
 8004464:	e7b9      	b.n	80043da <_dtoa_r+0x9f2>
 8004466:	2201      	movs	r2, #1
 8004468:	e7e2      	b.n	8004430 <_dtoa_r+0xa48>
 800446a:	f1b9 0f00 	cmp.w	r9, #0
 800446e:	db06      	blt.n	800447e <_dtoa_r+0xa96>
 8004470:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004472:	ea41 0909 	orr.w	r9, r1, r9
 8004476:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004478:	ea59 0101 	orrs.w	r1, r9, r1
 800447c:	d120      	bne.n	80044c0 <_dtoa_r+0xad8>
 800447e:	2a00      	cmp	r2, #0
 8004480:	ddec      	ble.n	800445c <_dtoa_r+0xa74>
 8004482:	4659      	mov	r1, fp
 8004484:	2201      	movs	r2, #1
 8004486:	4628      	mov	r0, r5
 8004488:	9308      	str	r3, [sp, #32]
 800448a:	f000 fad1 	bl	8004a30 <__lshift>
 800448e:	4621      	mov	r1, r4
 8004490:	4683      	mov	fp, r0
 8004492:	f000 fb3d 	bl	8004b10 <__mcmp>
 8004496:	2800      	cmp	r0, #0
 8004498:	9b08      	ldr	r3, [sp, #32]
 800449a:	dc02      	bgt.n	80044a2 <_dtoa_r+0xaba>
 800449c:	d1de      	bne.n	800445c <_dtoa_r+0xa74>
 800449e:	07da      	lsls	r2, r3, #31
 80044a0:	d5dc      	bpl.n	800445c <_dtoa_r+0xa74>
 80044a2:	2b39      	cmp	r3, #57	; 0x39
 80044a4:	d1d8      	bne.n	8004458 <_dtoa_r+0xa70>
 80044a6:	2339      	movs	r3, #57	; 0x39
 80044a8:	9a04      	ldr	r2, [sp, #16]
 80044aa:	7013      	strb	r3, [r2, #0]
 80044ac:	463b      	mov	r3, r7
 80044ae:	461f      	mov	r7, r3
 80044b0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	2a39      	cmp	r2, #57	; 0x39
 80044b8:	d050      	beq.n	800455c <_dtoa_r+0xb74>
 80044ba:	3201      	adds	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	e747      	b.n	8004350 <_dtoa_r+0x968>
 80044c0:	2a00      	cmp	r2, #0
 80044c2:	dd03      	ble.n	80044cc <_dtoa_r+0xae4>
 80044c4:	2b39      	cmp	r3, #57	; 0x39
 80044c6:	d0ee      	beq.n	80044a6 <_dtoa_r+0xabe>
 80044c8:	3301      	adds	r3, #1
 80044ca:	e7c7      	b.n	800445c <_dtoa_r+0xa74>
 80044cc:	9a08      	ldr	r2, [sp, #32]
 80044ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80044d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80044d4:	428a      	cmp	r2, r1
 80044d6:	d02a      	beq.n	800452e <_dtoa_r+0xb46>
 80044d8:	4659      	mov	r1, fp
 80044da:	2300      	movs	r3, #0
 80044dc:	220a      	movs	r2, #10
 80044de:	4628      	mov	r0, r5
 80044e0:	f000 f8fa 	bl	80046d8 <__multadd>
 80044e4:	45b0      	cmp	r8, r6
 80044e6:	4683      	mov	fp, r0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	f04f 020a 	mov.w	r2, #10
 80044f0:	4641      	mov	r1, r8
 80044f2:	4628      	mov	r0, r5
 80044f4:	d107      	bne.n	8004506 <_dtoa_r+0xb1e>
 80044f6:	f000 f8ef 	bl	80046d8 <__multadd>
 80044fa:	4680      	mov	r8, r0
 80044fc:	4606      	mov	r6, r0
 80044fe:	9b08      	ldr	r3, [sp, #32]
 8004500:	3301      	adds	r3, #1
 8004502:	9308      	str	r3, [sp, #32]
 8004504:	e775      	b.n	80043f2 <_dtoa_r+0xa0a>
 8004506:	f000 f8e7 	bl	80046d8 <__multadd>
 800450a:	4631      	mov	r1, r6
 800450c:	4680      	mov	r8, r0
 800450e:	2300      	movs	r3, #0
 8004510:	220a      	movs	r2, #10
 8004512:	4628      	mov	r0, r5
 8004514:	f000 f8e0 	bl	80046d8 <__multadd>
 8004518:	4606      	mov	r6, r0
 800451a:	e7f0      	b.n	80044fe <_dtoa_r+0xb16>
 800451c:	f1b9 0f00 	cmp.w	r9, #0
 8004520:	bfcc      	ite	gt
 8004522:	464f      	movgt	r7, r9
 8004524:	2701      	movle	r7, #1
 8004526:	f04f 0800 	mov.w	r8, #0
 800452a:	9a03      	ldr	r2, [sp, #12]
 800452c:	4417      	add	r7, r2
 800452e:	4659      	mov	r1, fp
 8004530:	2201      	movs	r2, #1
 8004532:	4628      	mov	r0, r5
 8004534:	9308      	str	r3, [sp, #32]
 8004536:	f000 fa7b 	bl	8004a30 <__lshift>
 800453a:	4621      	mov	r1, r4
 800453c:	4683      	mov	fp, r0
 800453e:	f000 fae7 	bl	8004b10 <__mcmp>
 8004542:	2800      	cmp	r0, #0
 8004544:	dcb2      	bgt.n	80044ac <_dtoa_r+0xac4>
 8004546:	d102      	bne.n	800454e <_dtoa_r+0xb66>
 8004548:	9b08      	ldr	r3, [sp, #32]
 800454a:	07db      	lsls	r3, r3, #31
 800454c:	d4ae      	bmi.n	80044ac <_dtoa_r+0xac4>
 800454e:	463b      	mov	r3, r7
 8004550:	461f      	mov	r7, r3
 8004552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004556:	2a30      	cmp	r2, #48	; 0x30
 8004558:	d0fa      	beq.n	8004550 <_dtoa_r+0xb68>
 800455a:	e6f9      	b.n	8004350 <_dtoa_r+0x968>
 800455c:	9a03      	ldr	r2, [sp, #12]
 800455e:	429a      	cmp	r2, r3
 8004560:	d1a5      	bne.n	80044ae <_dtoa_r+0xac6>
 8004562:	2331      	movs	r3, #49	; 0x31
 8004564:	f10a 0a01 	add.w	sl, sl, #1
 8004568:	e779      	b.n	800445e <_dtoa_r+0xa76>
 800456a:	4b14      	ldr	r3, [pc, #80]	; (80045bc <_dtoa_r+0xbd4>)
 800456c:	f7ff baa8 	b.w	8003ac0 <_dtoa_r+0xd8>
 8004570:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004572:	2b00      	cmp	r3, #0
 8004574:	f47f aa81 	bne.w	8003a7a <_dtoa_r+0x92>
 8004578:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <_dtoa_r+0xbd8>)
 800457a:	f7ff baa1 	b.w	8003ac0 <_dtoa_r+0xd8>
 800457e:	f1b9 0f00 	cmp.w	r9, #0
 8004582:	dc03      	bgt.n	800458c <_dtoa_r+0xba4>
 8004584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004586:	2b02      	cmp	r3, #2
 8004588:	f73f aecb 	bgt.w	8004322 <_dtoa_r+0x93a>
 800458c:	9f03      	ldr	r7, [sp, #12]
 800458e:	4621      	mov	r1, r4
 8004590:	4658      	mov	r0, fp
 8004592:	f7ff f99d 	bl	80038d0 <quorem>
 8004596:	9a03      	ldr	r2, [sp, #12]
 8004598:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800459c:	f807 3b01 	strb.w	r3, [r7], #1
 80045a0:	1aba      	subs	r2, r7, r2
 80045a2:	4591      	cmp	r9, r2
 80045a4:	ddba      	ble.n	800451c <_dtoa_r+0xb34>
 80045a6:	4659      	mov	r1, fp
 80045a8:	2300      	movs	r3, #0
 80045aa:	220a      	movs	r2, #10
 80045ac:	4628      	mov	r0, r5
 80045ae:	f000 f893 	bl	80046d8 <__multadd>
 80045b2:	4683      	mov	fp, r0
 80045b4:	e7eb      	b.n	800458e <_dtoa_r+0xba6>
 80045b6:	bf00      	nop
 80045b8:	08005b53 	.word	0x08005b53
 80045bc:	08005ab0 	.word	0x08005ab0
 80045c0:	08005ad4 	.word	0x08005ad4

080045c4 <_localeconv_r>:
 80045c4:	4800      	ldr	r0, [pc, #0]	; (80045c8 <_localeconv_r+0x4>)
 80045c6:	4770      	bx	lr
 80045c8:	20000160 	.word	0x20000160

080045cc <malloc>:
 80045cc:	4b02      	ldr	r3, [pc, #8]	; (80045d8 <malloc+0xc>)
 80045ce:	4601      	mov	r1, r0
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	f000 bc1d 	b.w	8004e10 <_malloc_r>
 80045d6:	bf00      	nop
 80045d8:	2000000c 	.word	0x2000000c

080045dc <memchr>:
 80045dc:	4603      	mov	r3, r0
 80045de:	b510      	push	{r4, lr}
 80045e0:	b2c9      	uxtb	r1, r1
 80045e2:	4402      	add	r2, r0
 80045e4:	4293      	cmp	r3, r2
 80045e6:	4618      	mov	r0, r3
 80045e8:	d101      	bne.n	80045ee <memchr+0x12>
 80045ea:	2000      	movs	r0, #0
 80045ec:	e003      	b.n	80045f6 <memchr+0x1a>
 80045ee:	7804      	ldrb	r4, [r0, #0]
 80045f0:	3301      	adds	r3, #1
 80045f2:	428c      	cmp	r4, r1
 80045f4:	d1f6      	bne.n	80045e4 <memchr+0x8>
 80045f6:	bd10      	pop	{r4, pc}

080045f8 <memcpy>:
 80045f8:	440a      	add	r2, r1
 80045fa:	4291      	cmp	r1, r2
 80045fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004600:	d100      	bne.n	8004604 <memcpy+0xc>
 8004602:	4770      	bx	lr
 8004604:	b510      	push	{r4, lr}
 8004606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800460a:	4291      	cmp	r1, r2
 800460c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004610:	d1f9      	bne.n	8004606 <memcpy+0xe>
 8004612:	bd10      	pop	{r4, pc}

08004614 <_Balloc>:
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004618:	4604      	mov	r4, r0
 800461a:	460d      	mov	r5, r1
 800461c:	b976      	cbnz	r6, 800463c <_Balloc+0x28>
 800461e:	2010      	movs	r0, #16
 8004620:	f7ff ffd4 	bl	80045cc <malloc>
 8004624:	4602      	mov	r2, r0
 8004626:	6260      	str	r0, [r4, #36]	; 0x24
 8004628:	b920      	cbnz	r0, 8004634 <_Balloc+0x20>
 800462a:	2166      	movs	r1, #102	; 0x66
 800462c:	4b17      	ldr	r3, [pc, #92]	; (800468c <_Balloc+0x78>)
 800462e:	4818      	ldr	r0, [pc, #96]	; (8004690 <_Balloc+0x7c>)
 8004630:	f000 fc72 	bl	8004f18 <__assert_func>
 8004634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004638:	6006      	str	r6, [r0, #0]
 800463a:	60c6      	str	r6, [r0, #12]
 800463c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800463e:	68f3      	ldr	r3, [r6, #12]
 8004640:	b183      	cbz	r3, 8004664 <_Balloc+0x50>
 8004642:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800464a:	b9b8      	cbnz	r0, 800467c <_Balloc+0x68>
 800464c:	2101      	movs	r1, #1
 800464e:	fa01 f605 	lsl.w	r6, r1, r5
 8004652:	1d72      	adds	r2, r6, #5
 8004654:	4620      	mov	r0, r4
 8004656:	0092      	lsls	r2, r2, #2
 8004658:	f000 fb5e 	bl	8004d18 <_calloc_r>
 800465c:	b160      	cbz	r0, 8004678 <_Balloc+0x64>
 800465e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004662:	e00e      	b.n	8004682 <_Balloc+0x6e>
 8004664:	2221      	movs	r2, #33	; 0x21
 8004666:	2104      	movs	r1, #4
 8004668:	4620      	mov	r0, r4
 800466a:	f000 fb55 	bl	8004d18 <_calloc_r>
 800466e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004670:	60f0      	str	r0, [r6, #12]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e4      	bne.n	8004642 <_Balloc+0x2e>
 8004678:	2000      	movs	r0, #0
 800467a:	bd70      	pop	{r4, r5, r6, pc}
 800467c:	6802      	ldr	r2, [r0, #0]
 800467e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004682:	2300      	movs	r3, #0
 8004684:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004688:	e7f7      	b.n	800467a <_Balloc+0x66>
 800468a:	bf00      	nop
 800468c:	08005ae1 	.word	0x08005ae1
 8004690:	08005b64 	.word	0x08005b64

08004694 <_Bfree>:
 8004694:	b570      	push	{r4, r5, r6, lr}
 8004696:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004698:	4605      	mov	r5, r0
 800469a:	460c      	mov	r4, r1
 800469c:	b976      	cbnz	r6, 80046bc <_Bfree+0x28>
 800469e:	2010      	movs	r0, #16
 80046a0:	f7ff ff94 	bl	80045cc <malloc>
 80046a4:	4602      	mov	r2, r0
 80046a6:	6268      	str	r0, [r5, #36]	; 0x24
 80046a8:	b920      	cbnz	r0, 80046b4 <_Bfree+0x20>
 80046aa:	218a      	movs	r1, #138	; 0x8a
 80046ac:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <_Bfree+0x3c>)
 80046ae:	4809      	ldr	r0, [pc, #36]	; (80046d4 <_Bfree+0x40>)
 80046b0:	f000 fc32 	bl	8004f18 <__assert_func>
 80046b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80046b8:	6006      	str	r6, [r0, #0]
 80046ba:	60c6      	str	r6, [r0, #12]
 80046bc:	b13c      	cbz	r4, 80046ce <_Bfree+0x3a>
 80046be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046c0:	6862      	ldr	r2, [r4, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046c8:	6021      	str	r1, [r4, #0]
 80046ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80046ce:	bd70      	pop	{r4, r5, r6, pc}
 80046d0:	08005ae1 	.word	0x08005ae1
 80046d4:	08005b64 	.word	0x08005b64

080046d8 <__multadd>:
 80046d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046dc:	4607      	mov	r7, r0
 80046de:	460c      	mov	r4, r1
 80046e0:	461e      	mov	r6, r3
 80046e2:	2000      	movs	r0, #0
 80046e4:	690d      	ldr	r5, [r1, #16]
 80046e6:	f101 0c14 	add.w	ip, r1, #20
 80046ea:	f8dc 3000 	ldr.w	r3, [ip]
 80046ee:	3001      	adds	r0, #1
 80046f0:	b299      	uxth	r1, r3
 80046f2:	fb02 6101 	mla	r1, r2, r1, r6
 80046f6:	0c1e      	lsrs	r6, r3, #16
 80046f8:	0c0b      	lsrs	r3, r1, #16
 80046fa:	fb02 3306 	mla	r3, r2, r6, r3
 80046fe:	b289      	uxth	r1, r1
 8004700:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004704:	4285      	cmp	r5, r0
 8004706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800470a:	f84c 1b04 	str.w	r1, [ip], #4
 800470e:	dcec      	bgt.n	80046ea <__multadd+0x12>
 8004710:	b30e      	cbz	r6, 8004756 <__multadd+0x7e>
 8004712:	68a3      	ldr	r3, [r4, #8]
 8004714:	42ab      	cmp	r3, r5
 8004716:	dc19      	bgt.n	800474c <__multadd+0x74>
 8004718:	6861      	ldr	r1, [r4, #4]
 800471a:	4638      	mov	r0, r7
 800471c:	3101      	adds	r1, #1
 800471e:	f7ff ff79 	bl	8004614 <_Balloc>
 8004722:	4680      	mov	r8, r0
 8004724:	b928      	cbnz	r0, 8004732 <__multadd+0x5a>
 8004726:	4602      	mov	r2, r0
 8004728:	21b5      	movs	r1, #181	; 0xb5
 800472a:	4b0c      	ldr	r3, [pc, #48]	; (800475c <__multadd+0x84>)
 800472c:	480c      	ldr	r0, [pc, #48]	; (8004760 <__multadd+0x88>)
 800472e:	f000 fbf3 	bl	8004f18 <__assert_func>
 8004732:	6922      	ldr	r2, [r4, #16]
 8004734:	f104 010c 	add.w	r1, r4, #12
 8004738:	3202      	adds	r2, #2
 800473a:	0092      	lsls	r2, r2, #2
 800473c:	300c      	adds	r0, #12
 800473e:	f7ff ff5b 	bl	80045f8 <memcpy>
 8004742:	4621      	mov	r1, r4
 8004744:	4638      	mov	r0, r7
 8004746:	f7ff ffa5 	bl	8004694 <_Bfree>
 800474a:	4644      	mov	r4, r8
 800474c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004750:	3501      	adds	r5, #1
 8004752:	615e      	str	r6, [r3, #20]
 8004754:	6125      	str	r5, [r4, #16]
 8004756:	4620      	mov	r0, r4
 8004758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800475c:	08005b53 	.word	0x08005b53
 8004760:	08005b64 	.word	0x08005b64

08004764 <__hi0bits>:
 8004764:	0c02      	lsrs	r2, r0, #16
 8004766:	0412      	lsls	r2, r2, #16
 8004768:	4603      	mov	r3, r0
 800476a:	b9ca      	cbnz	r2, 80047a0 <__hi0bits+0x3c>
 800476c:	0403      	lsls	r3, r0, #16
 800476e:	2010      	movs	r0, #16
 8004770:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004774:	bf04      	itt	eq
 8004776:	021b      	lsleq	r3, r3, #8
 8004778:	3008      	addeq	r0, #8
 800477a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800477e:	bf04      	itt	eq
 8004780:	011b      	lsleq	r3, r3, #4
 8004782:	3004      	addeq	r0, #4
 8004784:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004788:	bf04      	itt	eq
 800478a:	009b      	lsleq	r3, r3, #2
 800478c:	3002      	addeq	r0, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	db05      	blt.n	800479e <__hi0bits+0x3a>
 8004792:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004796:	f100 0001 	add.w	r0, r0, #1
 800479a:	bf08      	it	eq
 800479c:	2020      	moveq	r0, #32
 800479e:	4770      	bx	lr
 80047a0:	2000      	movs	r0, #0
 80047a2:	e7e5      	b.n	8004770 <__hi0bits+0xc>

080047a4 <__lo0bits>:
 80047a4:	6803      	ldr	r3, [r0, #0]
 80047a6:	4602      	mov	r2, r0
 80047a8:	f013 0007 	ands.w	r0, r3, #7
 80047ac:	d00b      	beq.n	80047c6 <__lo0bits+0x22>
 80047ae:	07d9      	lsls	r1, r3, #31
 80047b0:	d421      	bmi.n	80047f6 <__lo0bits+0x52>
 80047b2:	0798      	lsls	r0, r3, #30
 80047b4:	bf49      	itett	mi
 80047b6:	085b      	lsrmi	r3, r3, #1
 80047b8:	089b      	lsrpl	r3, r3, #2
 80047ba:	2001      	movmi	r0, #1
 80047bc:	6013      	strmi	r3, [r2, #0]
 80047be:	bf5c      	itt	pl
 80047c0:	2002      	movpl	r0, #2
 80047c2:	6013      	strpl	r3, [r2, #0]
 80047c4:	4770      	bx	lr
 80047c6:	b299      	uxth	r1, r3
 80047c8:	b909      	cbnz	r1, 80047ce <__lo0bits+0x2a>
 80047ca:	2010      	movs	r0, #16
 80047cc:	0c1b      	lsrs	r3, r3, #16
 80047ce:	b2d9      	uxtb	r1, r3
 80047d0:	b909      	cbnz	r1, 80047d6 <__lo0bits+0x32>
 80047d2:	3008      	adds	r0, #8
 80047d4:	0a1b      	lsrs	r3, r3, #8
 80047d6:	0719      	lsls	r1, r3, #28
 80047d8:	bf04      	itt	eq
 80047da:	091b      	lsreq	r3, r3, #4
 80047dc:	3004      	addeq	r0, #4
 80047de:	0799      	lsls	r1, r3, #30
 80047e0:	bf04      	itt	eq
 80047e2:	089b      	lsreq	r3, r3, #2
 80047e4:	3002      	addeq	r0, #2
 80047e6:	07d9      	lsls	r1, r3, #31
 80047e8:	d403      	bmi.n	80047f2 <__lo0bits+0x4e>
 80047ea:	085b      	lsrs	r3, r3, #1
 80047ec:	f100 0001 	add.w	r0, r0, #1
 80047f0:	d003      	beq.n	80047fa <__lo0bits+0x56>
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	4770      	bx	lr
 80047f6:	2000      	movs	r0, #0
 80047f8:	4770      	bx	lr
 80047fa:	2020      	movs	r0, #32
 80047fc:	4770      	bx	lr
	...

08004800 <__i2b>:
 8004800:	b510      	push	{r4, lr}
 8004802:	460c      	mov	r4, r1
 8004804:	2101      	movs	r1, #1
 8004806:	f7ff ff05 	bl	8004614 <_Balloc>
 800480a:	4602      	mov	r2, r0
 800480c:	b928      	cbnz	r0, 800481a <__i2b+0x1a>
 800480e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004812:	4b04      	ldr	r3, [pc, #16]	; (8004824 <__i2b+0x24>)
 8004814:	4804      	ldr	r0, [pc, #16]	; (8004828 <__i2b+0x28>)
 8004816:	f000 fb7f 	bl	8004f18 <__assert_func>
 800481a:	2301      	movs	r3, #1
 800481c:	6144      	str	r4, [r0, #20]
 800481e:	6103      	str	r3, [r0, #16]
 8004820:	bd10      	pop	{r4, pc}
 8004822:	bf00      	nop
 8004824:	08005b53 	.word	0x08005b53
 8004828:	08005b64 	.word	0x08005b64

0800482c <__multiply>:
 800482c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004830:	4691      	mov	r9, r2
 8004832:	690a      	ldr	r2, [r1, #16]
 8004834:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004838:	460c      	mov	r4, r1
 800483a:	429a      	cmp	r2, r3
 800483c:	bfbe      	ittt	lt
 800483e:	460b      	movlt	r3, r1
 8004840:	464c      	movlt	r4, r9
 8004842:	4699      	movlt	r9, r3
 8004844:	6927      	ldr	r7, [r4, #16]
 8004846:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800484a:	68a3      	ldr	r3, [r4, #8]
 800484c:	6861      	ldr	r1, [r4, #4]
 800484e:	eb07 060a 	add.w	r6, r7, sl
 8004852:	42b3      	cmp	r3, r6
 8004854:	b085      	sub	sp, #20
 8004856:	bfb8      	it	lt
 8004858:	3101      	addlt	r1, #1
 800485a:	f7ff fedb 	bl	8004614 <_Balloc>
 800485e:	b930      	cbnz	r0, 800486e <__multiply+0x42>
 8004860:	4602      	mov	r2, r0
 8004862:	f240 115d 	movw	r1, #349	; 0x15d
 8004866:	4b43      	ldr	r3, [pc, #268]	; (8004974 <__multiply+0x148>)
 8004868:	4843      	ldr	r0, [pc, #268]	; (8004978 <__multiply+0x14c>)
 800486a:	f000 fb55 	bl	8004f18 <__assert_func>
 800486e:	f100 0514 	add.w	r5, r0, #20
 8004872:	462b      	mov	r3, r5
 8004874:	2200      	movs	r2, #0
 8004876:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800487a:	4543      	cmp	r3, r8
 800487c:	d321      	bcc.n	80048c2 <__multiply+0x96>
 800487e:	f104 0314 	add.w	r3, r4, #20
 8004882:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004886:	f109 0314 	add.w	r3, r9, #20
 800488a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800488e:	9202      	str	r2, [sp, #8]
 8004890:	1b3a      	subs	r2, r7, r4
 8004892:	3a15      	subs	r2, #21
 8004894:	f022 0203 	bic.w	r2, r2, #3
 8004898:	3204      	adds	r2, #4
 800489a:	f104 0115 	add.w	r1, r4, #21
 800489e:	428f      	cmp	r7, r1
 80048a0:	bf38      	it	cc
 80048a2:	2204      	movcc	r2, #4
 80048a4:	9201      	str	r2, [sp, #4]
 80048a6:	9a02      	ldr	r2, [sp, #8]
 80048a8:	9303      	str	r3, [sp, #12]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d80c      	bhi.n	80048c8 <__multiply+0x9c>
 80048ae:	2e00      	cmp	r6, #0
 80048b0:	dd03      	ble.n	80048ba <__multiply+0x8e>
 80048b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d059      	beq.n	800496e <__multiply+0x142>
 80048ba:	6106      	str	r6, [r0, #16]
 80048bc:	b005      	add	sp, #20
 80048be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048c2:	f843 2b04 	str.w	r2, [r3], #4
 80048c6:	e7d8      	b.n	800487a <__multiply+0x4e>
 80048c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80048cc:	f1ba 0f00 	cmp.w	sl, #0
 80048d0:	d023      	beq.n	800491a <__multiply+0xee>
 80048d2:	46a9      	mov	r9, r5
 80048d4:	f04f 0c00 	mov.w	ip, #0
 80048d8:	f104 0e14 	add.w	lr, r4, #20
 80048dc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80048e0:	f8d9 1000 	ldr.w	r1, [r9]
 80048e4:	fa1f fb82 	uxth.w	fp, r2
 80048e8:	b289      	uxth	r1, r1
 80048ea:	fb0a 110b 	mla	r1, sl, fp, r1
 80048ee:	4461      	add	r1, ip
 80048f0:	f8d9 c000 	ldr.w	ip, [r9]
 80048f4:	0c12      	lsrs	r2, r2, #16
 80048f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80048fa:	fb0a c202 	mla	r2, sl, r2, ip
 80048fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004902:	b289      	uxth	r1, r1
 8004904:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004908:	4577      	cmp	r7, lr
 800490a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800490e:	f849 1b04 	str.w	r1, [r9], #4
 8004912:	d8e3      	bhi.n	80048dc <__multiply+0xb0>
 8004914:	9a01      	ldr	r2, [sp, #4]
 8004916:	f845 c002 	str.w	ip, [r5, r2]
 800491a:	9a03      	ldr	r2, [sp, #12]
 800491c:	3304      	adds	r3, #4
 800491e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004922:	f1b9 0f00 	cmp.w	r9, #0
 8004926:	d020      	beq.n	800496a <__multiply+0x13e>
 8004928:	46ae      	mov	lr, r5
 800492a:	f04f 0a00 	mov.w	sl, #0
 800492e:	6829      	ldr	r1, [r5, #0]
 8004930:	f104 0c14 	add.w	ip, r4, #20
 8004934:	f8bc b000 	ldrh.w	fp, [ip]
 8004938:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800493c:	b289      	uxth	r1, r1
 800493e:	fb09 220b 	mla	r2, r9, fp, r2
 8004942:	4492      	add	sl, r2
 8004944:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004948:	f84e 1b04 	str.w	r1, [lr], #4
 800494c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004950:	f8be 1000 	ldrh.w	r1, [lr]
 8004954:	0c12      	lsrs	r2, r2, #16
 8004956:	fb09 1102 	mla	r1, r9, r2, r1
 800495a:	4567      	cmp	r7, ip
 800495c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004960:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004964:	d8e6      	bhi.n	8004934 <__multiply+0x108>
 8004966:	9a01      	ldr	r2, [sp, #4]
 8004968:	50a9      	str	r1, [r5, r2]
 800496a:	3504      	adds	r5, #4
 800496c:	e79b      	b.n	80048a6 <__multiply+0x7a>
 800496e:	3e01      	subs	r6, #1
 8004970:	e79d      	b.n	80048ae <__multiply+0x82>
 8004972:	bf00      	nop
 8004974:	08005b53 	.word	0x08005b53
 8004978:	08005b64 	.word	0x08005b64

0800497c <__pow5mult>:
 800497c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004980:	4615      	mov	r5, r2
 8004982:	f012 0203 	ands.w	r2, r2, #3
 8004986:	4606      	mov	r6, r0
 8004988:	460f      	mov	r7, r1
 800498a:	d007      	beq.n	800499c <__pow5mult+0x20>
 800498c:	4c25      	ldr	r4, [pc, #148]	; (8004a24 <__pow5mult+0xa8>)
 800498e:	3a01      	subs	r2, #1
 8004990:	2300      	movs	r3, #0
 8004992:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004996:	f7ff fe9f 	bl	80046d8 <__multadd>
 800499a:	4607      	mov	r7, r0
 800499c:	10ad      	asrs	r5, r5, #2
 800499e:	d03d      	beq.n	8004a1c <__pow5mult+0xa0>
 80049a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80049a2:	b97c      	cbnz	r4, 80049c4 <__pow5mult+0x48>
 80049a4:	2010      	movs	r0, #16
 80049a6:	f7ff fe11 	bl	80045cc <malloc>
 80049aa:	4602      	mov	r2, r0
 80049ac:	6270      	str	r0, [r6, #36]	; 0x24
 80049ae:	b928      	cbnz	r0, 80049bc <__pow5mult+0x40>
 80049b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80049b4:	4b1c      	ldr	r3, [pc, #112]	; (8004a28 <__pow5mult+0xac>)
 80049b6:	481d      	ldr	r0, [pc, #116]	; (8004a2c <__pow5mult+0xb0>)
 80049b8:	f000 faae 	bl	8004f18 <__assert_func>
 80049bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80049c0:	6004      	str	r4, [r0, #0]
 80049c2:	60c4      	str	r4, [r0, #12]
 80049c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80049c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80049cc:	b94c      	cbnz	r4, 80049e2 <__pow5mult+0x66>
 80049ce:	f240 2171 	movw	r1, #625	; 0x271
 80049d2:	4630      	mov	r0, r6
 80049d4:	f7ff ff14 	bl	8004800 <__i2b>
 80049d8:	2300      	movs	r3, #0
 80049da:	4604      	mov	r4, r0
 80049dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80049e0:	6003      	str	r3, [r0, #0]
 80049e2:	f04f 0900 	mov.w	r9, #0
 80049e6:	07eb      	lsls	r3, r5, #31
 80049e8:	d50a      	bpl.n	8004a00 <__pow5mult+0x84>
 80049ea:	4639      	mov	r1, r7
 80049ec:	4622      	mov	r2, r4
 80049ee:	4630      	mov	r0, r6
 80049f0:	f7ff ff1c 	bl	800482c <__multiply>
 80049f4:	4680      	mov	r8, r0
 80049f6:	4639      	mov	r1, r7
 80049f8:	4630      	mov	r0, r6
 80049fa:	f7ff fe4b 	bl	8004694 <_Bfree>
 80049fe:	4647      	mov	r7, r8
 8004a00:	106d      	asrs	r5, r5, #1
 8004a02:	d00b      	beq.n	8004a1c <__pow5mult+0xa0>
 8004a04:	6820      	ldr	r0, [r4, #0]
 8004a06:	b938      	cbnz	r0, 8004a18 <__pow5mult+0x9c>
 8004a08:	4622      	mov	r2, r4
 8004a0a:	4621      	mov	r1, r4
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	f7ff ff0d 	bl	800482c <__multiply>
 8004a12:	6020      	str	r0, [r4, #0]
 8004a14:	f8c0 9000 	str.w	r9, [r0]
 8004a18:	4604      	mov	r4, r0
 8004a1a:	e7e4      	b.n	80049e6 <__pow5mult+0x6a>
 8004a1c:	4638      	mov	r0, r7
 8004a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a22:	bf00      	nop
 8004a24:	08005cb0 	.word	0x08005cb0
 8004a28:	08005ae1 	.word	0x08005ae1
 8004a2c:	08005b64 	.word	0x08005b64

08004a30 <__lshift>:
 8004a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a34:	460c      	mov	r4, r1
 8004a36:	4607      	mov	r7, r0
 8004a38:	4691      	mov	r9, r2
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	6849      	ldr	r1, [r1, #4]
 8004a3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004a42:	68a3      	ldr	r3, [r4, #8]
 8004a44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004a48:	f108 0601 	add.w	r6, r8, #1
 8004a4c:	42b3      	cmp	r3, r6
 8004a4e:	db0b      	blt.n	8004a68 <__lshift+0x38>
 8004a50:	4638      	mov	r0, r7
 8004a52:	f7ff fddf 	bl	8004614 <_Balloc>
 8004a56:	4605      	mov	r5, r0
 8004a58:	b948      	cbnz	r0, 8004a6e <__lshift+0x3e>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004a60:	4b29      	ldr	r3, [pc, #164]	; (8004b08 <__lshift+0xd8>)
 8004a62:	482a      	ldr	r0, [pc, #168]	; (8004b0c <__lshift+0xdc>)
 8004a64:	f000 fa58 	bl	8004f18 <__assert_func>
 8004a68:	3101      	adds	r1, #1
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	e7ee      	b.n	8004a4c <__lshift+0x1c>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f100 0114 	add.w	r1, r0, #20
 8004a74:	f100 0210 	add.w	r2, r0, #16
 8004a78:	4618      	mov	r0, r3
 8004a7a:	4553      	cmp	r3, sl
 8004a7c:	db37      	blt.n	8004aee <__lshift+0xbe>
 8004a7e:	6920      	ldr	r0, [r4, #16]
 8004a80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004a84:	f104 0314 	add.w	r3, r4, #20
 8004a88:	f019 091f 	ands.w	r9, r9, #31
 8004a8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004a90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004a94:	d02f      	beq.n	8004af6 <__lshift+0xc6>
 8004a96:	468a      	mov	sl, r1
 8004a98:	f04f 0c00 	mov.w	ip, #0
 8004a9c:	f1c9 0e20 	rsb	lr, r9, #32
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	fa02 f209 	lsl.w	r2, r2, r9
 8004aa6:	ea42 020c 	orr.w	r2, r2, ip
 8004aaa:	f84a 2b04 	str.w	r2, [sl], #4
 8004aae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ab2:	4298      	cmp	r0, r3
 8004ab4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004ab8:	d8f2      	bhi.n	8004aa0 <__lshift+0x70>
 8004aba:	1b03      	subs	r3, r0, r4
 8004abc:	3b15      	subs	r3, #21
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	f104 0215 	add.w	r2, r4, #21
 8004ac8:	4290      	cmp	r0, r2
 8004aca:	bf38      	it	cc
 8004acc:	2304      	movcc	r3, #4
 8004ace:	f841 c003 	str.w	ip, [r1, r3]
 8004ad2:	f1bc 0f00 	cmp.w	ip, #0
 8004ad6:	d001      	beq.n	8004adc <__lshift+0xac>
 8004ad8:	f108 0602 	add.w	r6, r8, #2
 8004adc:	3e01      	subs	r6, #1
 8004ade:	4638      	mov	r0, r7
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	612e      	str	r6, [r5, #16]
 8004ae4:	f7ff fdd6 	bl	8004694 <_Bfree>
 8004ae8:	4628      	mov	r0, r5
 8004aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aee:	f842 0f04 	str.w	r0, [r2, #4]!
 8004af2:	3301      	adds	r3, #1
 8004af4:	e7c1      	b.n	8004a7a <__lshift+0x4a>
 8004af6:	3904      	subs	r1, #4
 8004af8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004afc:	4298      	cmp	r0, r3
 8004afe:	f841 2f04 	str.w	r2, [r1, #4]!
 8004b02:	d8f9      	bhi.n	8004af8 <__lshift+0xc8>
 8004b04:	e7ea      	b.n	8004adc <__lshift+0xac>
 8004b06:	bf00      	nop
 8004b08:	08005b53 	.word	0x08005b53
 8004b0c:	08005b64 	.word	0x08005b64

08004b10 <__mcmp>:
 8004b10:	4603      	mov	r3, r0
 8004b12:	690a      	ldr	r2, [r1, #16]
 8004b14:	6900      	ldr	r0, [r0, #16]
 8004b16:	b530      	push	{r4, r5, lr}
 8004b18:	1a80      	subs	r0, r0, r2
 8004b1a:	d10d      	bne.n	8004b38 <__mcmp+0x28>
 8004b1c:	3314      	adds	r3, #20
 8004b1e:	3114      	adds	r1, #20
 8004b20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004b24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004b28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004b2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004b30:	4295      	cmp	r5, r2
 8004b32:	d002      	beq.n	8004b3a <__mcmp+0x2a>
 8004b34:	d304      	bcc.n	8004b40 <__mcmp+0x30>
 8004b36:	2001      	movs	r0, #1
 8004b38:	bd30      	pop	{r4, r5, pc}
 8004b3a:	42a3      	cmp	r3, r4
 8004b3c:	d3f4      	bcc.n	8004b28 <__mcmp+0x18>
 8004b3e:	e7fb      	b.n	8004b38 <__mcmp+0x28>
 8004b40:	f04f 30ff 	mov.w	r0, #4294967295
 8004b44:	e7f8      	b.n	8004b38 <__mcmp+0x28>
	...

08004b48 <__mdiff>:
 8004b48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b4c:	460d      	mov	r5, r1
 8004b4e:	4607      	mov	r7, r0
 8004b50:	4611      	mov	r1, r2
 8004b52:	4628      	mov	r0, r5
 8004b54:	4614      	mov	r4, r2
 8004b56:	f7ff ffdb 	bl	8004b10 <__mcmp>
 8004b5a:	1e06      	subs	r6, r0, #0
 8004b5c:	d111      	bne.n	8004b82 <__mdiff+0x3a>
 8004b5e:	4631      	mov	r1, r6
 8004b60:	4638      	mov	r0, r7
 8004b62:	f7ff fd57 	bl	8004614 <_Balloc>
 8004b66:	4602      	mov	r2, r0
 8004b68:	b928      	cbnz	r0, 8004b76 <__mdiff+0x2e>
 8004b6a:	f240 2132 	movw	r1, #562	; 0x232
 8004b6e:	4b3a      	ldr	r3, [pc, #232]	; (8004c58 <__mdiff+0x110>)
 8004b70:	483a      	ldr	r0, [pc, #232]	; (8004c5c <__mdiff+0x114>)
 8004b72:	f000 f9d1 	bl	8004f18 <__assert_func>
 8004b76:	2301      	movs	r3, #1
 8004b78:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b82:	bfa4      	itt	ge
 8004b84:	4623      	movge	r3, r4
 8004b86:	462c      	movge	r4, r5
 8004b88:	4638      	mov	r0, r7
 8004b8a:	6861      	ldr	r1, [r4, #4]
 8004b8c:	bfa6      	itte	ge
 8004b8e:	461d      	movge	r5, r3
 8004b90:	2600      	movge	r6, #0
 8004b92:	2601      	movlt	r6, #1
 8004b94:	f7ff fd3e 	bl	8004614 <_Balloc>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	b918      	cbnz	r0, 8004ba4 <__mdiff+0x5c>
 8004b9c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004ba0:	4b2d      	ldr	r3, [pc, #180]	; (8004c58 <__mdiff+0x110>)
 8004ba2:	e7e5      	b.n	8004b70 <__mdiff+0x28>
 8004ba4:	f102 0814 	add.w	r8, r2, #20
 8004ba8:	46c2      	mov	sl, r8
 8004baa:	f04f 0c00 	mov.w	ip, #0
 8004bae:	6927      	ldr	r7, [r4, #16]
 8004bb0:	60c6      	str	r6, [r0, #12]
 8004bb2:	692e      	ldr	r6, [r5, #16]
 8004bb4:	f104 0014 	add.w	r0, r4, #20
 8004bb8:	f105 0914 	add.w	r9, r5, #20
 8004bbc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8004bc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004bc4:	3410      	adds	r4, #16
 8004bc6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8004bca:	f859 3b04 	ldr.w	r3, [r9], #4
 8004bce:	fa1f f18b 	uxth.w	r1, fp
 8004bd2:	448c      	add	ip, r1
 8004bd4:	b299      	uxth	r1, r3
 8004bd6:	0c1b      	lsrs	r3, r3, #16
 8004bd8:	ebac 0101 	sub.w	r1, ip, r1
 8004bdc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004be0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004be4:	b289      	uxth	r1, r1
 8004be6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004bea:	454e      	cmp	r6, r9
 8004bec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004bf0:	f84a 3b04 	str.w	r3, [sl], #4
 8004bf4:	d8e7      	bhi.n	8004bc6 <__mdiff+0x7e>
 8004bf6:	1b73      	subs	r3, r6, r5
 8004bf8:	3b15      	subs	r3, #21
 8004bfa:	f023 0303 	bic.w	r3, r3, #3
 8004bfe:	3515      	adds	r5, #21
 8004c00:	3304      	adds	r3, #4
 8004c02:	42ae      	cmp	r6, r5
 8004c04:	bf38      	it	cc
 8004c06:	2304      	movcc	r3, #4
 8004c08:	4418      	add	r0, r3
 8004c0a:	4443      	add	r3, r8
 8004c0c:	461e      	mov	r6, r3
 8004c0e:	4605      	mov	r5, r0
 8004c10:	4575      	cmp	r5, lr
 8004c12:	d30e      	bcc.n	8004c32 <__mdiff+0xea>
 8004c14:	f10e 0103 	add.w	r1, lr, #3
 8004c18:	1a09      	subs	r1, r1, r0
 8004c1a:	f021 0103 	bic.w	r1, r1, #3
 8004c1e:	3803      	subs	r0, #3
 8004c20:	4586      	cmp	lr, r0
 8004c22:	bf38      	it	cc
 8004c24:	2100      	movcc	r1, #0
 8004c26:	4419      	add	r1, r3
 8004c28:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004c2c:	b18b      	cbz	r3, 8004c52 <__mdiff+0x10a>
 8004c2e:	6117      	str	r7, [r2, #16]
 8004c30:	e7a4      	b.n	8004b7c <__mdiff+0x34>
 8004c32:	f855 8b04 	ldr.w	r8, [r5], #4
 8004c36:	fa1f f188 	uxth.w	r1, r8
 8004c3a:	4461      	add	r1, ip
 8004c3c:	140c      	asrs	r4, r1, #16
 8004c3e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004c42:	b289      	uxth	r1, r1
 8004c44:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004c48:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8004c4c:	f846 1b04 	str.w	r1, [r6], #4
 8004c50:	e7de      	b.n	8004c10 <__mdiff+0xc8>
 8004c52:	3f01      	subs	r7, #1
 8004c54:	e7e8      	b.n	8004c28 <__mdiff+0xe0>
 8004c56:	bf00      	nop
 8004c58:	08005b53 	.word	0x08005b53
 8004c5c:	08005b64 	.word	0x08005b64

08004c60 <__d2b>:
 8004c60:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004c64:	2101      	movs	r1, #1
 8004c66:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004c6a:	4690      	mov	r8, r2
 8004c6c:	461d      	mov	r5, r3
 8004c6e:	f7ff fcd1 	bl	8004614 <_Balloc>
 8004c72:	4604      	mov	r4, r0
 8004c74:	b930      	cbnz	r0, 8004c84 <__d2b+0x24>
 8004c76:	4602      	mov	r2, r0
 8004c78:	f240 310a 	movw	r1, #778	; 0x30a
 8004c7c:	4b24      	ldr	r3, [pc, #144]	; (8004d10 <__d2b+0xb0>)
 8004c7e:	4825      	ldr	r0, [pc, #148]	; (8004d14 <__d2b+0xb4>)
 8004c80:	f000 f94a 	bl	8004f18 <__assert_func>
 8004c84:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004c88:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004c8c:	bb2d      	cbnz	r5, 8004cda <__d2b+0x7a>
 8004c8e:	9301      	str	r3, [sp, #4]
 8004c90:	f1b8 0300 	subs.w	r3, r8, #0
 8004c94:	d026      	beq.n	8004ce4 <__d2b+0x84>
 8004c96:	4668      	mov	r0, sp
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	f7ff fd83 	bl	80047a4 <__lo0bits>
 8004c9e:	9900      	ldr	r1, [sp, #0]
 8004ca0:	b1f0      	cbz	r0, 8004ce0 <__d2b+0x80>
 8004ca2:	9a01      	ldr	r2, [sp, #4]
 8004ca4:	f1c0 0320 	rsb	r3, r0, #32
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	430b      	orrs	r3, r1
 8004cae:	40c2      	lsrs	r2, r0
 8004cb0:	6163      	str	r3, [r4, #20]
 8004cb2:	9201      	str	r2, [sp, #4]
 8004cb4:	9b01      	ldr	r3, [sp, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	bf14      	ite	ne
 8004cba:	2102      	movne	r1, #2
 8004cbc:	2101      	moveq	r1, #1
 8004cbe:	61a3      	str	r3, [r4, #24]
 8004cc0:	6121      	str	r1, [r4, #16]
 8004cc2:	b1c5      	cbz	r5, 8004cf6 <__d2b+0x96>
 8004cc4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004cc8:	4405      	add	r5, r0
 8004cca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004cce:	603d      	str	r5, [r7, #0]
 8004cd0:	6030      	str	r0, [r6, #0]
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	b002      	add	sp, #8
 8004cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cde:	e7d6      	b.n	8004c8e <__d2b+0x2e>
 8004ce0:	6161      	str	r1, [r4, #20]
 8004ce2:	e7e7      	b.n	8004cb4 <__d2b+0x54>
 8004ce4:	a801      	add	r0, sp, #4
 8004ce6:	f7ff fd5d 	bl	80047a4 <__lo0bits>
 8004cea:	2101      	movs	r1, #1
 8004cec:	9b01      	ldr	r3, [sp, #4]
 8004cee:	6121      	str	r1, [r4, #16]
 8004cf0:	6163      	str	r3, [r4, #20]
 8004cf2:	3020      	adds	r0, #32
 8004cf4:	e7e5      	b.n	8004cc2 <__d2b+0x62>
 8004cf6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004cfa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004cfe:	6038      	str	r0, [r7, #0]
 8004d00:	6918      	ldr	r0, [r3, #16]
 8004d02:	f7ff fd2f 	bl	8004764 <__hi0bits>
 8004d06:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004d0a:	6031      	str	r1, [r6, #0]
 8004d0c:	e7e1      	b.n	8004cd2 <__d2b+0x72>
 8004d0e:	bf00      	nop
 8004d10:	08005b53 	.word	0x08005b53
 8004d14:	08005b64 	.word	0x08005b64

08004d18 <_calloc_r>:
 8004d18:	b570      	push	{r4, r5, r6, lr}
 8004d1a:	fba1 5402 	umull	r5, r4, r1, r2
 8004d1e:	b934      	cbnz	r4, 8004d2e <_calloc_r+0x16>
 8004d20:	4629      	mov	r1, r5
 8004d22:	f000 f875 	bl	8004e10 <_malloc_r>
 8004d26:	4606      	mov	r6, r0
 8004d28:	b928      	cbnz	r0, 8004d36 <_calloc_r+0x1e>
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	bd70      	pop	{r4, r5, r6, pc}
 8004d2e:	220c      	movs	r2, #12
 8004d30:	2600      	movs	r6, #0
 8004d32:	6002      	str	r2, [r0, #0]
 8004d34:	e7f9      	b.n	8004d2a <_calloc_r+0x12>
 8004d36:	462a      	mov	r2, r5
 8004d38:	4621      	mov	r1, r4
 8004d3a:	f7fe f961 	bl	8003000 <memset>
 8004d3e:	e7f4      	b.n	8004d2a <_calloc_r+0x12>

08004d40 <_free_r>:
 8004d40:	b538      	push	{r3, r4, r5, lr}
 8004d42:	4605      	mov	r5, r0
 8004d44:	2900      	cmp	r1, #0
 8004d46:	d040      	beq.n	8004dca <_free_r+0x8a>
 8004d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d4c:	1f0c      	subs	r4, r1, #4
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	bfb8      	it	lt
 8004d52:	18e4      	addlt	r4, r4, r3
 8004d54:	f000 f922 	bl	8004f9c <__malloc_lock>
 8004d58:	4a1c      	ldr	r2, [pc, #112]	; (8004dcc <_free_r+0x8c>)
 8004d5a:	6813      	ldr	r3, [r2, #0]
 8004d5c:	b933      	cbnz	r3, 8004d6c <_free_r+0x2c>
 8004d5e:	6063      	str	r3, [r4, #4]
 8004d60:	6014      	str	r4, [r2, #0]
 8004d62:	4628      	mov	r0, r5
 8004d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d68:	f000 b91e 	b.w	8004fa8 <__malloc_unlock>
 8004d6c:	42a3      	cmp	r3, r4
 8004d6e:	d908      	bls.n	8004d82 <_free_r+0x42>
 8004d70:	6820      	ldr	r0, [r4, #0]
 8004d72:	1821      	adds	r1, r4, r0
 8004d74:	428b      	cmp	r3, r1
 8004d76:	bf01      	itttt	eq
 8004d78:	6819      	ldreq	r1, [r3, #0]
 8004d7a:	685b      	ldreq	r3, [r3, #4]
 8004d7c:	1809      	addeq	r1, r1, r0
 8004d7e:	6021      	streq	r1, [r4, #0]
 8004d80:	e7ed      	b.n	8004d5e <_free_r+0x1e>
 8004d82:	461a      	mov	r2, r3
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	b10b      	cbz	r3, 8004d8c <_free_r+0x4c>
 8004d88:	42a3      	cmp	r3, r4
 8004d8a:	d9fa      	bls.n	8004d82 <_free_r+0x42>
 8004d8c:	6811      	ldr	r1, [r2, #0]
 8004d8e:	1850      	adds	r0, r2, r1
 8004d90:	42a0      	cmp	r0, r4
 8004d92:	d10b      	bne.n	8004dac <_free_r+0x6c>
 8004d94:	6820      	ldr	r0, [r4, #0]
 8004d96:	4401      	add	r1, r0
 8004d98:	1850      	adds	r0, r2, r1
 8004d9a:	4283      	cmp	r3, r0
 8004d9c:	6011      	str	r1, [r2, #0]
 8004d9e:	d1e0      	bne.n	8004d62 <_free_r+0x22>
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4401      	add	r1, r0
 8004da6:	6011      	str	r1, [r2, #0]
 8004da8:	6053      	str	r3, [r2, #4]
 8004daa:	e7da      	b.n	8004d62 <_free_r+0x22>
 8004dac:	d902      	bls.n	8004db4 <_free_r+0x74>
 8004dae:	230c      	movs	r3, #12
 8004db0:	602b      	str	r3, [r5, #0]
 8004db2:	e7d6      	b.n	8004d62 <_free_r+0x22>
 8004db4:	6820      	ldr	r0, [r4, #0]
 8004db6:	1821      	adds	r1, r4, r0
 8004db8:	428b      	cmp	r3, r1
 8004dba:	bf01      	itttt	eq
 8004dbc:	6819      	ldreq	r1, [r3, #0]
 8004dbe:	685b      	ldreq	r3, [r3, #4]
 8004dc0:	1809      	addeq	r1, r1, r0
 8004dc2:	6021      	streq	r1, [r4, #0]
 8004dc4:	6063      	str	r3, [r4, #4]
 8004dc6:	6054      	str	r4, [r2, #4]
 8004dc8:	e7cb      	b.n	8004d62 <_free_r+0x22>
 8004dca:	bd38      	pop	{r3, r4, r5, pc}
 8004dcc:	20000230 	.word	0x20000230

08004dd0 <sbrk_aligned>:
 8004dd0:	b570      	push	{r4, r5, r6, lr}
 8004dd2:	4e0e      	ldr	r6, [pc, #56]	; (8004e0c <sbrk_aligned+0x3c>)
 8004dd4:	460c      	mov	r4, r1
 8004dd6:	6831      	ldr	r1, [r6, #0]
 8004dd8:	4605      	mov	r5, r0
 8004dda:	b911      	cbnz	r1, 8004de2 <sbrk_aligned+0x12>
 8004ddc:	f000 f88c 	bl	8004ef8 <_sbrk_r>
 8004de0:	6030      	str	r0, [r6, #0]
 8004de2:	4621      	mov	r1, r4
 8004de4:	4628      	mov	r0, r5
 8004de6:	f000 f887 	bl	8004ef8 <_sbrk_r>
 8004dea:	1c43      	adds	r3, r0, #1
 8004dec:	d00a      	beq.n	8004e04 <sbrk_aligned+0x34>
 8004dee:	1cc4      	adds	r4, r0, #3
 8004df0:	f024 0403 	bic.w	r4, r4, #3
 8004df4:	42a0      	cmp	r0, r4
 8004df6:	d007      	beq.n	8004e08 <sbrk_aligned+0x38>
 8004df8:	1a21      	subs	r1, r4, r0
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	f000 f87c 	bl	8004ef8 <_sbrk_r>
 8004e00:	3001      	adds	r0, #1
 8004e02:	d101      	bne.n	8004e08 <sbrk_aligned+0x38>
 8004e04:	f04f 34ff 	mov.w	r4, #4294967295
 8004e08:	4620      	mov	r0, r4
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	20000234 	.word	0x20000234

08004e10 <_malloc_r>:
 8004e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e14:	1ccd      	adds	r5, r1, #3
 8004e16:	f025 0503 	bic.w	r5, r5, #3
 8004e1a:	3508      	adds	r5, #8
 8004e1c:	2d0c      	cmp	r5, #12
 8004e1e:	bf38      	it	cc
 8004e20:	250c      	movcc	r5, #12
 8004e22:	2d00      	cmp	r5, #0
 8004e24:	4607      	mov	r7, r0
 8004e26:	db01      	blt.n	8004e2c <_malloc_r+0x1c>
 8004e28:	42a9      	cmp	r1, r5
 8004e2a:	d905      	bls.n	8004e38 <_malloc_r+0x28>
 8004e2c:	230c      	movs	r3, #12
 8004e2e:	2600      	movs	r6, #0
 8004e30:	603b      	str	r3, [r7, #0]
 8004e32:	4630      	mov	r0, r6
 8004e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e38:	4e2e      	ldr	r6, [pc, #184]	; (8004ef4 <_malloc_r+0xe4>)
 8004e3a:	f000 f8af 	bl	8004f9c <__malloc_lock>
 8004e3e:	6833      	ldr	r3, [r6, #0]
 8004e40:	461c      	mov	r4, r3
 8004e42:	bb34      	cbnz	r4, 8004e92 <_malloc_r+0x82>
 8004e44:	4629      	mov	r1, r5
 8004e46:	4638      	mov	r0, r7
 8004e48:	f7ff ffc2 	bl	8004dd0 <sbrk_aligned>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	4604      	mov	r4, r0
 8004e50:	d14d      	bne.n	8004eee <_malloc_r+0xde>
 8004e52:	6834      	ldr	r4, [r6, #0]
 8004e54:	4626      	mov	r6, r4
 8004e56:	2e00      	cmp	r6, #0
 8004e58:	d140      	bne.n	8004edc <_malloc_r+0xcc>
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	4631      	mov	r1, r6
 8004e5e:	4638      	mov	r0, r7
 8004e60:	eb04 0803 	add.w	r8, r4, r3
 8004e64:	f000 f848 	bl	8004ef8 <_sbrk_r>
 8004e68:	4580      	cmp	r8, r0
 8004e6a:	d13a      	bne.n	8004ee2 <_malloc_r+0xd2>
 8004e6c:	6821      	ldr	r1, [r4, #0]
 8004e6e:	3503      	adds	r5, #3
 8004e70:	1a6d      	subs	r5, r5, r1
 8004e72:	f025 0503 	bic.w	r5, r5, #3
 8004e76:	3508      	adds	r5, #8
 8004e78:	2d0c      	cmp	r5, #12
 8004e7a:	bf38      	it	cc
 8004e7c:	250c      	movcc	r5, #12
 8004e7e:	4638      	mov	r0, r7
 8004e80:	4629      	mov	r1, r5
 8004e82:	f7ff ffa5 	bl	8004dd0 <sbrk_aligned>
 8004e86:	3001      	adds	r0, #1
 8004e88:	d02b      	beq.n	8004ee2 <_malloc_r+0xd2>
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	442b      	add	r3, r5
 8004e8e:	6023      	str	r3, [r4, #0]
 8004e90:	e00e      	b.n	8004eb0 <_malloc_r+0xa0>
 8004e92:	6822      	ldr	r2, [r4, #0]
 8004e94:	1b52      	subs	r2, r2, r5
 8004e96:	d41e      	bmi.n	8004ed6 <_malloc_r+0xc6>
 8004e98:	2a0b      	cmp	r2, #11
 8004e9a:	d916      	bls.n	8004eca <_malloc_r+0xba>
 8004e9c:	1961      	adds	r1, r4, r5
 8004e9e:	42a3      	cmp	r3, r4
 8004ea0:	6025      	str	r5, [r4, #0]
 8004ea2:	bf18      	it	ne
 8004ea4:	6059      	strne	r1, [r3, #4]
 8004ea6:	6863      	ldr	r3, [r4, #4]
 8004ea8:	bf08      	it	eq
 8004eaa:	6031      	streq	r1, [r6, #0]
 8004eac:	5162      	str	r2, [r4, r5]
 8004eae:	604b      	str	r3, [r1, #4]
 8004eb0:	4638      	mov	r0, r7
 8004eb2:	f104 060b 	add.w	r6, r4, #11
 8004eb6:	f000 f877 	bl	8004fa8 <__malloc_unlock>
 8004eba:	f026 0607 	bic.w	r6, r6, #7
 8004ebe:	1d23      	adds	r3, r4, #4
 8004ec0:	1af2      	subs	r2, r6, r3
 8004ec2:	d0b6      	beq.n	8004e32 <_malloc_r+0x22>
 8004ec4:	1b9b      	subs	r3, r3, r6
 8004ec6:	50a3      	str	r3, [r4, r2]
 8004ec8:	e7b3      	b.n	8004e32 <_malloc_r+0x22>
 8004eca:	6862      	ldr	r2, [r4, #4]
 8004ecc:	42a3      	cmp	r3, r4
 8004ece:	bf0c      	ite	eq
 8004ed0:	6032      	streq	r2, [r6, #0]
 8004ed2:	605a      	strne	r2, [r3, #4]
 8004ed4:	e7ec      	b.n	8004eb0 <_malloc_r+0xa0>
 8004ed6:	4623      	mov	r3, r4
 8004ed8:	6864      	ldr	r4, [r4, #4]
 8004eda:	e7b2      	b.n	8004e42 <_malloc_r+0x32>
 8004edc:	4634      	mov	r4, r6
 8004ede:	6876      	ldr	r6, [r6, #4]
 8004ee0:	e7b9      	b.n	8004e56 <_malloc_r+0x46>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	4638      	mov	r0, r7
 8004ee6:	603b      	str	r3, [r7, #0]
 8004ee8:	f000 f85e 	bl	8004fa8 <__malloc_unlock>
 8004eec:	e7a1      	b.n	8004e32 <_malloc_r+0x22>
 8004eee:	6025      	str	r5, [r4, #0]
 8004ef0:	e7de      	b.n	8004eb0 <_malloc_r+0xa0>
 8004ef2:	bf00      	nop
 8004ef4:	20000230 	.word	0x20000230

08004ef8 <_sbrk_r>:
 8004ef8:	b538      	push	{r3, r4, r5, lr}
 8004efa:	2300      	movs	r3, #0
 8004efc:	4d05      	ldr	r5, [pc, #20]	; (8004f14 <_sbrk_r+0x1c>)
 8004efe:	4604      	mov	r4, r0
 8004f00:	4608      	mov	r0, r1
 8004f02:	602b      	str	r3, [r5, #0]
 8004f04:	f7fc fb4a 	bl	800159c <_sbrk>
 8004f08:	1c43      	adds	r3, r0, #1
 8004f0a:	d102      	bne.n	8004f12 <_sbrk_r+0x1a>
 8004f0c:	682b      	ldr	r3, [r5, #0]
 8004f0e:	b103      	cbz	r3, 8004f12 <_sbrk_r+0x1a>
 8004f10:	6023      	str	r3, [r4, #0]
 8004f12:	bd38      	pop	{r3, r4, r5, pc}
 8004f14:	20000238 	.word	0x20000238

08004f18 <__assert_func>:
 8004f18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f1a:	4614      	mov	r4, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4b09      	ldr	r3, [pc, #36]	; (8004f44 <__assert_func+0x2c>)
 8004f20:	4605      	mov	r5, r0
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68d8      	ldr	r0, [r3, #12]
 8004f26:	b14c      	cbz	r4, 8004f3c <__assert_func+0x24>
 8004f28:	4b07      	ldr	r3, [pc, #28]	; (8004f48 <__assert_func+0x30>)
 8004f2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f2e:	9100      	str	r1, [sp, #0]
 8004f30:	462b      	mov	r3, r5
 8004f32:	4906      	ldr	r1, [pc, #24]	; (8004f4c <__assert_func+0x34>)
 8004f34:	f000 f80e 	bl	8004f54 <fiprintf>
 8004f38:	f000 fa62 	bl	8005400 <abort>
 8004f3c:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <__assert_func+0x38>)
 8004f3e:	461c      	mov	r4, r3
 8004f40:	e7f3      	b.n	8004f2a <__assert_func+0x12>
 8004f42:	bf00      	nop
 8004f44:	2000000c 	.word	0x2000000c
 8004f48:	08005cbc 	.word	0x08005cbc
 8004f4c:	08005cc9 	.word	0x08005cc9
 8004f50:	08005cf7 	.word	0x08005cf7

08004f54 <fiprintf>:
 8004f54:	b40e      	push	{r1, r2, r3}
 8004f56:	b503      	push	{r0, r1, lr}
 8004f58:	4601      	mov	r1, r0
 8004f5a:	ab03      	add	r3, sp, #12
 8004f5c:	4805      	ldr	r0, [pc, #20]	; (8004f74 <fiprintf+0x20>)
 8004f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f62:	6800      	ldr	r0, [r0, #0]
 8004f64:	9301      	str	r3, [sp, #4]
 8004f66:	f000 f84d 	bl	8005004 <_vfiprintf_r>
 8004f6a:	b002      	add	sp, #8
 8004f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f70:	b003      	add	sp, #12
 8004f72:	4770      	bx	lr
 8004f74:	2000000c 	.word	0x2000000c

08004f78 <__ascii_mbtowc>:
 8004f78:	b082      	sub	sp, #8
 8004f7a:	b901      	cbnz	r1, 8004f7e <__ascii_mbtowc+0x6>
 8004f7c:	a901      	add	r1, sp, #4
 8004f7e:	b142      	cbz	r2, 8004f92 <__ascii_mbtowc+0x1a>
 8004f80:	b14b      	cbz	r3, 8004f96 <__ascii_mbtowc+0x1e>
 8004f82:	7813      	ldrb	r3, [r2, #0]
 8004f84:	600b      	str	r3, [r1, #0]
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	1e10      	subs	r0, r2, #0
 8004f8a:	bf18      	it	ne
 8004f8c:	2001      	movne	r0, #1
 8004f8e:	b002      	add	sp, #8
 8004f90:	4770      	bx	lr
 8004f92:	4610      	mov	r0, r2
 8004f94:	e7fb      	b.n	8004f8e <__ascii_mbtowc+0x16>
 8004f96:	f06f 0001 	mvn.w	r0, #1
 8004f9a:	e7f8      	b.n	8004f8e <__ascii_mbtowc+0x16>

08004f9c <__malloc_lock>:
 8004f9c:	4801      	ldr	r0, [pc, #4]	; (8004fa4 <__malloc_lock+0x8>)
 8004f9e:	f000 bbeb 	b.w	8005778 <__retarget_lock_acquire_recursive>
 8004fa2:	bf00      	nop
 8004fa4:	2000023c 	.word	0x2000023c

08004fa8 <__malloc_unlock>:
 8004fa8:	4801      	ldr	r0, [pc, #4]	; (8004fb0 <__malloc_unlock+0x8>)
 8004faa:	f000 bbe6 	b.w	800577a <__retarget_lock_release_recursive>
 8004fae:	bf00      	nop
 8004fb0:	2000023c 	.word	0x2000023c

08004fb4 <__sfputc_r>:
 8004fb4:	6893      	ldr	r3, [r2, #8]
 8004fb6:	b410      	push	{r4}
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	6093      	str	r3, [r2, #8]
 8004fbe:	da07      	bge.n	8004fd0 <__sfputc_r+0x1c>
 8004fc0:	6994      	ldr	r4, [r2, #24]
 8004fc2:	42a3      	cmp	r3, r4
 8004fc4:	db01      	blt.n	8004fca <__sfputc_r+0x16>
 8004fc6:	290a      	cmp	r1, #10
 8004fc8:	d102      	bne.n	8004fd0 <__sfputc_r+0x1c>
 8004fca:	bc10      	pop	{r4}
 8004fcc:	f000 b94a 	b.w	8005264 <__swbuf_r>
 8004fd0:	6813      	ldr	r3, [r2, #0]
 8004fd2:	1c58      	adds	r0, r3, #1
 8004fd4:	6010      	str	r0, [r2, #0]
 8004fd6:	7019      	strb	r1, [r3, #0]
 8004fd8:	4608      	mov	r0, r1
 8004fda:	bc10      	pop	{r4}
 8004fdc:	4770      	bx	lr

08004fde <__sfputs_r>:
 8004fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe0:	4606      	mov	r6, r0
 8004fe2:	460f      	mov	r7, r1
 8004fe4:	4614      	mov	r4, r2
 8004fe6:	18d5      	adds	r5, r2, r3
 8004fe8:	42ac      	cmp	r4, r5
 8004fea:	d101      	bne.n	8004ff0 <__sfputs_r+0x12>
 8004fec:	2000      	movs	r0, #0
 8004fee:	e007      	b.n	8005000 <__sfputs_r+0x22>
 8004ff0:	463a      	mov	r2, r7
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff8:	f7ff ffdc 	bl	8004fb4 <__sfputc_r>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d1f3      	bne.n	8004fe8 <__sfputs_r+0xa>
 8005000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005004 <_vfiprintf_r>:
 8005004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005008:	460d      	mov	r5, r1
 800500a:	4614      	mov	r4, r2
 800500c:	4698      	mov	r8, r3
 800500e:	4606      	mov	r6, r0
 8005010:	b09d      	sub	sp, #116	; 0x74
 8005012:	b118      	cbz	r0, 800501c <_vfiprintf_r+0x18>
 8005014:	6983      	ldr	r3, [r0, #24]
 8005016:	b90b      	cbnz	r3, 800501c <_vfiprintf_r+0x18>
 8005018:	f000 fb10 	bl	800563c <__sinit>
 800501c:	4b89      	ldr	r3, [pc, #548]	; (8005244 <_vfiprintf_r+0x240>)
 800501e:	429d      	cmp	r5, r3
 8005020:	d11b      	bne.n	800505a <_vfiprintf_r+0x56>
 8005022:	6875      	ldr	r5, [r6, #4]
 8005024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005026:	07d9      	lsls	r1, r3, #31
 8005028:	d405      	bmi.n	8005036 <_vfiprintf_r+0x32>
 800502a:	89ab      	ldrh	r3, [r5, #12]
 800502c:	059a      	lsls	r2, r3, #22
 800502e:	d402      	bmi.n	8005036 <_vfiprintf_r+0x32>
 8005030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005032:	f000 fba1 	bl	8005778 <__retarget_lock_acquire_recursive>
 8005036:	89ab      	ldrh	r3, [r5, #12]
 8005038:	071b      	lsls	r3, r3, #28
 800503a:	d501      	bpl.n	8005040 <_vfiprintf_r+0x3c>
 800503c:	692b      	ldr	r3, [r5, #16]
 800503e:	b9eb      	cbnz	r3, 800507c <_vfiprintf_r+0x78>
 8005040:	4629      	mov	r1, r5
 8005042:	4630      	mov	r0, r6
 8005044:	f000 f96e 	bl	8005324 <__swsetup_r>
 8005048:	b1c0      	cbz	r0, 800507c <_vfiprintf_r+0x78>
 800504a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800504c:	07dc      	lsls	r4, r3, #31
 800504e:	d50e      	bpl.n	800506e <_vfiprintf_r+0x6a>
 8005050:	f04f 30ff 	mov.w	r0, #4294967295
 8005054:	b01d      	add	sp, #116	; 0x74
 8005056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505a:	4b7b      	ldr	r3, [pc, #492]	; (8005248 <_vfiprintf_r+0x244>)
 800505c:	429d      	cmp	r5, r3
 800505e:	d101      	bne.n	8005064 <_vfiprintf_r+0x60>
 8005060:	68b5      	ldr	r5, [r6, #8]
 8005062:	e7df      	b.n	8005024 <_vfiprintf_r+0x20>
 8005064:	4b79      	ldr	r3, [pc, #484]	; (800524c <_vfiprintf_r+0x248>)
 8005066:	429d      	cmp	r5, r3
 8005068:	bf08      	it	eq
 800506a:	68f5      	ldreq	r5, [r6, #12]
 800506c:	e7da      	b.n	8005024 <_vfiprintf_r+0x20>
 800506e:	89ab      	ldrh	r3, [r5, #12]
 8005070:	0598      	lsls	r0, r3, #22
 8005072:	d4ed      	bmi.n	8005050 <_vfiprintf_r+0x4c>
 8005074:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005076:	f000 fb80 	bl	800577a <__retarget_lock_release_recursive>
 800507a:	e7e9      	b.n	8005050 <_vfiprintf_r+0x4c>
 800507c:	2300      	movs	r3, #0
 800507e:	9309      	str	r3, [sp, #36]	; 0x24
 8005080:	2320      	movs	r3, #32
 8005082:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005086:	2330      	movs	r3, #48	; 0x30
 8005088:	f04f 0901 	mov.w	r9, #1
 800508c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005090:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005250 <_vfiprintf_r+0x24c>
 8005094:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005098:	4623      	mov	r3, r4
 800509a:	469a      	mov	sl, r3
 800509c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050a0:	b10a      	cbz	r2, 80050a6 <_vfiprintf_r+0xa2>
 80050a2:	2a25      	cmp	r2, #37	; 0x25
 80050a4:	d1f9      	bne.n	800509a <_vfiprintf_r+0x96>
 80050a6:	ebba 0b04 	subs.w	fp, sl, r4
 80050aa:	d00b      	beq.n	80050c4 <_vfiprintf_r+0xc0>
 80050ac:	465b      	mov	r3, fp
 80050ae:	4622      	mov	r2, r4
 80050b0:	4629      	mov	r1, r5
 80050b2:	4630      	mov	r0, r6
 80050b4:	f7ff ff93 	bl	8004fde <__sfputs_r>
 80050b8:	3001      	adds	r0, #1
 80050ba:	f000 80aa 	beq.w	8005212 <_vfiprintf_r+0x20e>
 80050be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050c0:	445a      	add	r2, fp
 80050c2:	9209      	str	r2, [sp, #36]	; 0x24
 80050c4:	f89a 3000 	ldrb.w	r3, [sl]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 80a2 	beq.w	8005212 <_vfiprintf_r+0x20e>
 80050ce:	2300      	movs	r3, #0
 80050d0:	f04f 32ff 	mov.w	r2, #4294967295
 80050d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050d8:	f10a 0a01 	add.w	sl, sl, #1
 80050dc:	9304      	str	r3, [sp, #16]
 80050de:	9307      	str	r3, [sp, #28]
 80050e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050e4:	931a      	str	r3, [sp, #104]	; 0x68
 80050e6:	4654      	mov	r4, sl
 80050e8:	2205      	movs	r2, #5
 80050ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ee:	4858      	ldr	r0, [pc, #352]	; (8005250 <_vfiprintf_r+0x24c>)
 80050f0:	f7ff fa74 	bl	80045dc <memchr>
 80050f4:	9a04      	ldr	r2, [sp, #16]
 80050f6:	b9d8      	cbnz	r0, 8005130 <_vfiprintf_r+0x12c>
 80050f8:	06d1      	lsls	r1, r2, #27
 80050fa:	bf44      	itt	mi
 80050fc:	2320      	movmi	r3, #32
 80050fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005102:	0713      	lsls	r3, r2, #28
 8005104:	bf44      	itt	mi
 8005106:	232b      	movmi	r3, #43	; 0x2b
 8005108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800510c:	f89a 3000 	ldrb.w	r3, [sl]
 8005110:	2b2a      	cmp	r3, #42	; 0x2a
 8005112:	d015      	beq.n	8005140 <_vfiprintf_r+0x13c>
 8005114:	4654      	mov	r4, sl
 8005116:	2000      	movs	r0, #0
 8005118:	f04f 0c0a 	mov.w	ip, #10
 800511c:	9a07      	ldr	r2, [sp, #28]
 800511e:	4621      	mov	r1, r4
 8005120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005124:	3b30      	subs	r3, #48	; 0x30
 8005126:	2b09      	cmp	r3, #9
 8005128:	d94e      	bls.n	80051c8 <_vfiprintf_r+0x1c4>
 800512a:	b1b0      	cbz	r0, 800515a <_vfiprintf_r+0x156>
 800512c:	9207      	str	r2, [sp, #28]
 800512e:	e014      	b.n	800515a <_vfiprintf_r+0x156>
 8005130:	eba0 0308 	sub.w	r3, r0, r8
 8005134:	fa09 f303 	lsl.w	r3, r9, r3
 8005138:	4313      	orrs	r3, r2
 800513a:	46a2      	mov	sl, r4
 800513c:	9304      	str	r3, [sp, #16]
 800513e:	e7d2      	b.n	80050e6 <_vfiprintf_r+0xe2>
 8005140:	9b03      	ldr	r3, [sp, #12]
 8005142:	1d19      	adds	r1, r3, #4
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	9103      	str	r1, [sp, #12]
 8005148:	2b00      	cmp	r3, #0
 800514a:	bfbb      	ittet	lt
 800514c:	425b      	neglt	r3, r3
 800514e:	f042 0202 	orrlt.w	r2, r2, #2
 8005152:	9307      	strge	r3, [sp, #28]
 8005154:	9307      	strlt	r3, [sp, #28]
 8005156:	bfb8      	it	lt
 8005158:	9204      	strlt	r2, [sp, #16]
 800515a:	7823      	ldrb	r3, [r4, #0]
 800515c:	2b2e      	cmp	r3, #46	; 0x2e
 800515e:	d10c      	bne.n	800517a <_vfiprintf_r+0x176>
 8005160:	7863      	ldrb	r3, [r4, #1]
 8005162:	2b2a      	cmp	r3, #42	; 0x2a
 8005164:	d135      	bne.n	80051d2 <_vfiprintf_r+0x1ce>
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	3402      	adds	r4, #2
 800516a:	1d1a      	adds	r2, r3, #4
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	9203      	str	r2, [sp, #12]
 8005170:	2b00      	cmp	r3, #0
 8005172:	bfb8      	it	lt
 8005174:	f04f 33ff 	movlt.w	r3, #4294967295
 8005178:	9305      	str	r3, [sp, #20]
 800517a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005254 <_vfiprintf_r+0x250>
 800517e:	2203      	movs	r2, #3
 8005180:	4650      	mov	r0, sl
 8005182:	7821      	ldrb	r1, [r4, #0]
 8005184:	f7ff fa2a 	bl	80045dc <memchr>
 8005188:	b140      	cbz	r0, 800519c <_vfiprintf_r+0x198>
 800518a:	2340      	movs	r3, #64	; 0x40
 800518c:	eba0 000a 	sub.w	r0, r0, sl
 8005190:	fa03 f000 	lsl.w	r0, r3, r0
 8005194:	9b04      	ldr	r3, [sp, #16]
 8005196:	3401      	adds	r4, #1
 8005198:	4303      	orrs	r3, r0
 800519a:	9304      	str	r3, [sp, #16]
 800519c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051a0:	2206      	movs	r2, #6
 80051a2:	482d      	ldr	r0, [pc, #180]	; (8005258 <_vfiprintf_r+0x254>)
 80051a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051a8:	f7ff fa18 	bl	80045dc <memchr>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d03f      	beq.n	8005230 <_vfiprintf_r+0x22c>
 80051b0:	4b2a      	ldr	r3, [pc, #168]	; (800525c <_vfiprintf_r+0x258>)
 80051b2:	bb1b      	cbnz	r3, 80051fc <_vfiprintf_r+0x1f8>
 80051b4:	9b03      	ldr	r3, [sp, #12]
 80051b6:	3307      	adds	r3, #7
 80051b8:	f023 0307 	bic.w	r3, r3, #7
 80051bc:	3308      	adds	r3, #8
 80051be:	9303      	str	r3, [sp, #12]
 80051c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051c2:	443b      	add	r3, r7
 80051c4:	9309      	str	r3, [sp, #36]	; 0x24
 80051c6:	e767      	b.n	8005098 <_vfiprintf_r+0x94>
 80051c8:	460c      	mov	r4, r1
 80051ca:	2001      	movs	r0, #1
 80051cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80051d0:	e7a5      	b.n	800511e <_vfiprintf_r+0x11a>
 80051d2:	2300      	movs	r3, #0
 80051d4:	f04f 0c0a 	mov.w	ip, #10
 80051d8:	4619      	mov	r1, r3
 80051da:	3401      	adds	r4, #1
 80051dc:	9305      	str	r3, [sp, #20]
 80051de:	4620      	mov	r0, r4
 80051e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051e4:	3a30      	subs	r2, #48	; 0x30
 80051e6:	2a09      	cmp	r2, #9
 80051e8:	d903      	bls.n	80051f2 <_vfiprintf_r+0x1ee>
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0c5      	beq.n	800517a <_vfiprintf_r+0x176>
 80051ee:	9105      	str	r1, [sp, #20]
 80051f0:	e7c3      	b.n	800517a <_vfiprintf_r+0x176>
 80051f2:	4604      	mov	r4, r0
 80051f4:	2301      	movs	r3, #1
 80051f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80051fa:	e7f0      	b.n	80051de <_vfiprintf_r+0x1da>
 80051fc:	ab03      	add	r3, sp, #12
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	462a      	mov	r2, r5
 8005202:	4630      	mov	r0, r6
 8005204:	4b16      	ldr	r3, [pc, #88]	; (8005260 <_vfiprintf_r+0x25c>)
 8005206:	a904      	add	r1, sp, #16
 8005208:	f7fd ffa0 	bl	800314c <_printf_float>
 800520c:	4607      	mov	r7, r0
 800520e:	1c78      	adds	r0, r7, #1
 8005210:	d1d6      	bne.n	80051c0 <_vfiprintf_r+0x1bc>
 8005212:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005214:	07d9      	lsls	r1, r3, #31
 8005216:	d405      	bmi.n	8005224 <_vfiprintf_r+0x220>
 8005218:	89ab      	ldrh	r3, [r5, #12]
 800521a:	059a      	lsls	r2, r3, #22
 800521c:	d402      	bmi.n	8005224 <_vfiprintf_r+0x220>
 800521e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005220:	f000 faab 	bl	800577a <__retarget_lock_release_recursive>
 8005224:	89ab      	ldrh	r3, [r5, #12]
 8005226:	065b      	lsls	r3, r3, #25
 8005228:	f53f af12 	bmi.w	8005050 <_vfiprintf_r+0x4c>
 800522c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800522e:	e711      	b.n	8005054 <_vfiprintf_r+0x50>
 8005230:	ab03      	add	r3, sp, #12
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	462a      	mov	r2, r5
 8005236:	4630      	mov	r0, r6
 8005238:	4b09      	ldr	r3, [pc, #36]	; (8005260 <_vfiprintf_r+0x25c>)
 800523a:	a904      	add	r1, sp, #16
 800523c:	f7fe fa22 	bl	8003684 <_printf_i>
 8005240:	e7e4      	b.n	800520c <_vfiprintf_r+0x208>
 8005242:	bf00      	nop
 8005244:	08005e34 	.word	0x08005e34
 8005248:	08005e54 	.word	0x08005e54
 800524c:	08005e14 	.word	0x08005e14
 8005250:	08005d02 	.word	0x08005d02
 8005254:	08005d08 	.word	0x08005d08
 8005258:	08005d0c 	.word	0x08005d0c
 800525c:	0800314d 	.word	0x0800314d
 8005260:	08004fdf 	.word	0x08004fdf

08005264 <__swbuf_r>:
 8005264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005266:	460e      	mov	r6, r1
 8005268:	4614      	mov	r4, r2
 800526a:	4605      	mov	r5, r0
 800526c:	b118      	cbz	r0, 8005276 <__swbuf_r+0x12>
 800526e:	6983      	ldr	r3, [r0, #24]
 8005270:	b90b      	cbnz	r3, 8005276 <__swbuf_r+0x12>
 8005272:	f000 f9e3 	bl	800563c <__sinit>
 8005276:	4b21      	ldr	r3, [pc, #132]	; (80052fc <__swbuf_r+0x98>)
 8005278:	429c      	cmp	r4, r3
 800527a:	d12b      	bne.n	80052d4 <__swbuf_r+0x70>
 800527c:	686c      	ldr	r4, [r5, #4]
 800527e:	69a3      	ldr	r3, [r4, #24]
 8005280:	60a3      	str	r3, [r4, #8]
 8005282:	89a3      	ldrh	r3, [r4, #12]
 8005284:	071a      	lsls	r2, r3, #28
 8005286:	d52f      	bpl.n	80052e8 <__swbuf_r+0x84>
 8005288:	6923      	ldr	r3, [r4, #16]
 800528a:	b36b      	cbz	r3, 80052e8 <__swbuf_r+0x84>
 800528c:	6923      	ldr	r3, [r4, #16]
 800528e:	6820      	ldr	r0, [r4, #0]
 8005290:	b2f6      	uxtb	r6, r6
 8005292:	1ac0      	subs	r0, r0, r3
 8005294:	6963      	ldr	r3, [r4, #20]
 8005296:	4637      	mov	r7, r6
 8005298:	4283      	cmp	r3, r0
 800529a:	dc04      	bgt.n	80052a6 <__swbuf_r+0x42>
 800529c:	4621      	mov	r1, r4
 800529e:	4628      	mov	r0, r5
 80052a0:	f000 f938 	bl	8005514 <_fflush_r>
 80052a4:	bb30      	cbnz	r0, 80052f4 <__swbuf_r+0x90>
 80052a6:	68a3      	ldr	r3, [r4, #8]
 80052a8:	3001      	adds	r0, #1
 80052aa:	3b01      	subs	r3, #1
 80052ac:	60a3      	str	r3, [r4, #8]
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	1c5a      	adds	r2, r3, #1
 80052b2:	6022      	str	r2, [r4, #0]
 80052b4:	701e      	strb	r6, [r3, #0]
 80052b6:	6963      	ldr	r3, [r4, #20]
 80052b8:	4283      	cmp	r3, r0
 80052ba:	d004      	beq.n	80052c6 <__swbuf_r+0x62>
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	07db      	lsls	r3, r3, #31
 80052c0:	d506      	bpl.n	80052d0 <__swbuf_r+0x6c>
 80052c2:	2e0a      	cmp	r6, #10
 80052c4:	d104      	bne.n	80052d0 <__swbuf_r+0x6c>
 80052c6:	4621      	mov	r1, r4
 80052c8:	4628      	mov	r0, r5
 80052ca:	f000 f923 	bl	8005514 <_fflush_r>
 80052ce:	b988      	cbnz	r0, 80052f4 <__swbuf_r+0x90>
 80052d0:	4638      	mov	r0, r7
 80052d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052d4:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <__swbuf_r+0x9c>)
 80052d6:	429c      	cmp	r4, r3
 80052d8:	d101      	bne.n	80052de <__swbuf_r+0x7a>
 80052da:	68ac      	ldr	r4, [r5, #8]
 80052dc:	e7cf      	b.n	800527e <__swbuf_r+0x1a>
 80052de:	4b09      	ldr	r3, [pc, #36]	; (8005304 <__swbuf_r+0xa0>)
 80052e0:	429c      	cmp	r4, r3
 80052e2:	bf08      	it	eq
 80052e4:	68ec      	ldreq	r4, [r5, #12]
 80052e6:	e7ca      	b.n	800527e <__swbuf_r+0x1a>
 80052e8:	4621      	mov	r1, r4
 80052ea:	4628      	mov	r0, r5
 80052ec:	f000 f81a 	bl	8005324 <__swsetup_r>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d0cb      	beq.n	800528c <__swbuf_r+0x28>
 80052f4:	f04f 37ff 	mov.w	r7, #4294967295
 80052f8:	e7ea      	b.n	80052d0 <__swbuf_r+0x6c>
 80052fa:	bf00      	nop
 80052fc:	08005e34 	.word	0x08005e34
 8005300:	08005e54 	.word	0x08005e54
 8005304:	08005e14 	.word	0x08005e14

08005308 <__ascii_wctomb>:
 8005308:	4603      	mov	r3, r0
 800530a:	4608      	mov	r0, r1
 800530c:	b141      	cbz	r1, 8005320 <__ascii_wctomb+0x18>
 800530e:	2aff      	cmp	r2, #255	; 0xff
 8005310:	d904      	bls.n	800531c <__ascii_wctomb+0x14>
 8005312:	228a      	movs	r2, #138	; 0x8a
 8005314:	f04f 30ff 	mov.w	r0, #4294967295
 8005318:	601a      	str	r2, [r3, #0]
 800531a:	4770      	bx	lr
 800531c:	2001      	movs	r0, #1
 800531e:	700a      	strb	r2, [r1, #0]
 8005320:	4770      	bx	lr
	...

08005324 <__swsetup_r>:
 8005324:	4b32      	ldr	r3, [pc, #200]	; (80053f0 <__swsetup_r+0xcc>)
 8005326:	b570      	push	{r4, r5, r6, lr}
 8005328:	681d      	ldr	r5, [r3, #0]
 800532a:	4606      	mov	r6, r0
 800532c:	460c      	mov	r4, r1
 800532e:	b125      	cbz	r5, 800533a <__swsetup_r+0x16>
 8005330:	69ab      	ldr	r3, [r5, #24]
 8005332:	b913      	cbnz	r3, 800533a <__swsetup_r+0x16>
 8005334:	4628      	mov	r0, r5
 8005336:	f000 f981 	bl	800563c <__sinit>
 800533a:	4b2e      	ldr	r3, [pc, #184]	; (80053f4 <__swsetup_r+0xd0>)
 800533c:	429c      	cmp	r4, r3
 800533e:	d10f      	bne.n	8005360 <__swsetup_r+0x3c>
 8005340:	686c      	ldr	r4, [r5, #4]
 8005342:	89a3      	ldrh	r3, [r4, #12]
 8005344:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005348:	0719      	lsls	r1, r3, #28
 800534a:	d42c      	bmi.n	80053a6 <__swsetup_r+0x82>
 800534c:	06dd      	lsls	r5, r3, #27
 800534e:	d411      	bmi.n	8005374 <__swsetup_r+0x50>
 8005350:	2309      	movs	r3, #9
 8005352:	6033      	str	r3, [r6, #0]
 8005354:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005358:	f04f 30ff 	mov.w	r0, #4294967295
 800535c:	81a3      	strh	r3, [r4, #12]
 800535e:	e03e      	b.n	80053de <__swsetup_r+0xba>
 8005360:	4b25      	ldr	r3, [pc, #148]	; (80053f8 <__swsetup_r+0xd4>)
 8005362:	429c      	cmp	r4, r3
 8005364:	d101      	bne.n	800536a <__swsetup_r+0x46>
 8005366:	68ac      	ldr	r4, [r5, #8]
 8005368:	e7eb      	b.n	8005342 <__swsetup_r+0x1e>
 800536a:	4b24      	ldr	r3, [pc, #144]	; (80053fc <__swsetup_r+0xd8>)
 800536c:	429c      	cmp	r4, r3
 800536e:	bf08      	it	eq
 8005370:	68ec      	ldreq	r4, [r5, #12]
 8005372:	e7e6      	b.n	8005342 <__swsetup_r+0x1e>
 8005374:	0758      	lsls	r0, r3, #29
 8005376:	d512      	bpl.n	800539e <__swsetup_r+0x7a>
 8005378:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800537a:	b141      	cbz	r1, 800538e <__swsetup_r+0x6a>
 800537c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005380:	4299      	cmp	r1, r3
 8005382:	d002      	beq.n	800538a <__swsetup_r+0x66>
 8005384:	4630      	mov	r0, r6
 8005386:	f7ff fcdb 	bl	8004d40 <_free_r>
 800538a:	2300      	movs	r3, #0
 800538c:	6363      	str	r3, [r4, #52]	; 0x34
 800538e:	89a3      	ldrh	r3, [r4, #12]
 8005390:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005394:	81a3      	strh	r3, [r4, #12]
 8005396:	2300      	movs	r3, #0
 8005398:	6063      	str	r3, [r4, #4]
 800539a:	6923      	ldr	r3, [r4, #16]
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	89a3      	ldrh	r3, [r4, #12]
 80053a0:	f043 0308 	orr.w	r3, r3, #8
 80053a4:	81a3      	strh	r3, [r4, #12]
 80053a6:	6923      	ldr	r3, [r4, #16]
 80053a8:	b94b      	cbnz	r3, 80053be <__swsetup_r+0x9a>
 80053aa:	89a3      	ldrh	r3, [r4, #12]
 80053ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80053b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b4:	d003      	beq.n	80053be <__swsetup_r+0x9a>
 80053b6:	4621      	mov	r1, r4
 80053b8:	4630      	mov	r0, r6
 80053ba:	f000 fa05 	bl	80057c8 <__smakebuf_r>
 80053be:	89a0      	ldrh	r0, [r4, #12]
 80053c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053c4:	f010 0301 	ands.w	r3, r0, #1
 80053c8:	d00a      	beq.n	80053e0 <__swsetup_r+0xbc>
 80053ca:	2300      	movs	r3, #0
 80053cc:	60a3      	str	r3, [r4, #8]
 80053ce:	6963      	ldr	r3, [r4, #20]
 80053d0:	425b      	negs	r3, r3
 80053d2:	61a3      	str	r3, [r4, #24]
 80053d4:	6923      	ldr	r3, [r4, #16]
 80053d6:	b943      	cbnz	r3, 80053ea <__swsetup_r+0xc6>
 80053d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80053dc:	d1ba      	bne.n	8005354 <__swsetup_r+0x30>
 80053de:	bd70      	pop	{r4, r5, r6, pc}
 80053e0:	0781      	lsls	r1, r0, #30
 80053e2:	bf58      	it	pl
 80053e4:	6963      	ldrpl	r3, [r4, #20]
 80053e6:	60a3      	str	r3, [r4, #8]
 80053e8:	e7f4      	b.n	80053d4 <__swsetup_r+0xb0>
 80053ea:	2000      	movs	r0, #0
 80053ec:	e7f7      	b.n	80053de <__swsetup_r+0xba>
 80053ee:	bf00      	nop
 80053f0:	2000000c 	.word	0x2000000c
 80053f4:	08005e34 	.word	0x08005e34
 80053f8:	08005e54 	.word	0x08005e54
 80053fc:	08005e14 	.word	0x08005e14

08005400 <abort>:
 8005400:	2006      	movs	r0, #6
 8005402:	b508      	push	{r3, lr}
 8005404:	f000 fa48 	bl	8005898 <raise>
 8005408:	2001      	movs	r0, #1
 800540a:	f7fc f853 	bl	80014b4 <_exit>
	...

08005410 <__sflush_r>:
 8005410:	898a      	ldrh	r2, [r1, #12]
 8005412:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005414:	4605      	mov	r5, r0
 8005416:	0710      	lsls	r0, r2, #28
 8005418:	460c      	mov	r4, r1
 800541a:	d457      	bmi.n	80054cc <__sflush_r+0xbc>
 800541c:	684b      	ldr	r3, [r1, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	dc04      	bgt.n	800542c <__sflush_r+0x1c>
 8005422:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	dc01      	bgt.n	800542c <__sflush_r+0x1c>
 8005428:	2000      	movs	r0, #0
 800542a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800542c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800542e:	2e00      	cmp	r6, #0
 8005430:	d0fa      	beq.n	8005428 <__sflush_r+0x18>
 8005432:	2300      	movs	r3, #0
 8005434:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005438:	682f      	ldr	r7, [r5, #0]
 800543a:	602b      	str	r3, [r5, #0]
 800543c:	d032      	beq.n	80054a4 <__sflush_r+0x94>
 800543e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005440:	89a3      	ldrh	r3, [r4, #12]
 8005442:	075a      	lsls	r2, r3, #29
 8005444:	d505      	bpl.n	8005452 <__sflush_r+0x42>
 8005446:	6863      	ldr	r3, [r4, #4]
 8005448:	1ac0      	subs	r0, r0, r3
 800544a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800544c:	b10b      	cbz	r3, 8005452 <__sflush_r+0x42>
 800544e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005450:	1ac0      	subs	r0, r0, r3
 8005452:	2300      	movs	r3, #0
 8005454:	4602      	mov	r2, r0
 8005456:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005458:	4628      	mov	r0, r5
 800545a:	6a21      	ldr	r1, [r4, #32]
 800545c:	47b0      	blx	r6
 800545e:	1c43      	adds	r3, r0, #1
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	d106      	bne.n	8005472 <__sflush_r+0x62>
 8005464:	6829      	ldr	r1, [r5, #0]
 8005466:	291d      	cmp	r1, #29
 8005468:	d82c      	bhi.n	80054c4 <__sflush_r+0xb4>
 800546a:	4a29      	ldr	r2, [pc, #164]	; (8005510 <__sflush_r+0x100>)
 800546c:	40ca      	lsrs	r2, r1
 800546e:	07d6      	lsls	r6, r2, #31
 8005470:	d528      	bpl.n	80054c4 <__sflush_r+0xb4>
 8005472:	2200      	movs	r2, #0
 8005474:	6062      	str	r2, [r4, #4]
 8005476:	6922      	ldr	r2, [r4, #16]
 8005478:	04d9      	lsls	r1, r3, #19
 800547a:	6022      	str	r2, [r4, #0]
 800547c:	d504      	bpl.n	8005488 <__sflush_r+0x78>
 800547e:	1c42      	adds	r2, r0, #1
 8005480:	d101      	bne.n	8005486 <__sflush_r+0x76>
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	b903      	cbnz	r3, 8005488 <__sflush_r+0x78>
 8005486:	6560      	str	r0, [r4, #84]	; 0x54
 8005488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800548a:	602f      	str	r7, [r5, #0]
 800548c:	2900      	cmp	r1, #0
 800548e:	d0cb      	beq.n	8005428 <__sflush_r+0x18>
 8005490:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005494:	4299      	cmp	r1, r3
 8005496:	d002      	beq.n	800549e <__sflush_r+0x8e>
 8005498:	4628      	mov	r0, r5
 800549a:	f7ff fc51 	bl	8004d40 <_free_r>
 800549e:	2000      	movs	r0, #0
 80054a0:	6360      	str	r0, [r4, #52]	; 0x34
 80054a2:	e7c2      	b.n	800542a <__sflush_r+0x1a>
 80054a4:	6a21      	ldr	r1, [r4, #32]
 80054a6:	2301      	movs	r3, #1
 80054a8:	4628      	mov	r0, r5
 80054aa:	47b0      	blx	r6
 80054ac:	1c41      	adds	r1, r0, #1
 80054ae:	d1c7      	bne.n	8005440 <__sflush_r+0x30>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0c4      	beq.n	8005440 <__sflush_r+0x30>
 80054b6:	2b1d      	cmp	r3, #29
 80054b8:	d001      	beq.n	80054be <__sflush_r+0xae>
 80054ba:	2b16      	cmp	r3, #22
 80054bc:	d101      	bne.n	80054c2 <__sflush_r+0xb2>
 80054be:	602f      	str	r7, [r5, #0]
 80054c0:	e7b2      	b.n	8005428 <__sflush_r+0x18>
 80054c2:	89a3      	ldrh	r3, [r4, #12]
 80054c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054c8:	81a3      	strh	r3, [r4, #12]
 80054ca:	e7ae      	b.n	800542a <__sflush_r+0x1a>
 80054cc:	690f      	ldr	r7, [r1, #16]
 80054ce:	2f00      	cmp	r7, #0
 80054d0:	d0aa      	beq.n	8005428 <__sflush_r+0x18>
 80054d2:	0793      	lsls	r3, r2, #30
 80054d4:	bf18      	it	ne
 80054d6:	2300      	movne	r3, #0
 80054d8:	680e      	ldr	r6, [r1, #0]
 80054da:	bf08      	it	eq
 80054dc:	694b      	ldreq	r3, [r1, #20]
 80054de:	1bf6      	subs	r6, r6, r7
 80054e0:	600f      	str	r7, [r1, #0]
 80054e2:	608b      	str	r3, [r1, #8]
 80054e4:	2e00      	cmp	r6, #0
 80054e6:	dd9f      	ble.n	8005428 <__sflush_r+0x18>
 80054e8:	4633      	mov	r3, r6
 80054ea:	463a      	mov	r2, r7
 80054ec:	4628      	mov	r0, r5
 80054ee:	6a21      	ldr	r1, [r4, #32]
 80054f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80054f4:	47e0      	blx	ip
 80054f6:	2800      	cmp	r0, #0
 80054f8:	dc06      	bgt.n	8005508 <__sflush_r+0xf8>
 80054fa:	89a3      	ldrh	r3, [r4, #12]
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005504:	81a3      	strh	r3, [r4, #12]
 8005506:	e790      	b.n	800542a <__sflush_r+0x1a>
 8005508:	4407      	add	r7, r0
 800550a:	1a36      	subs	r6, r6, r0
 800550c:	e7ea      	b.n	80054e4 <__sflush_r+0xd4>
 800550e:	bf00      	nop
 8005510:	20400001 	.word	0x20400001

08005514 <_fflush_r>:
 8005514:	b538      	push	{r3, r4, r5, lr}
 8005516:	690b      	ldr	r3, [r1, #16]
 8005518:	4605      	mov	r5, r0
 800551a:	460c      	mov	r4, r1
 800551c:	b913      	cbnz	r3, 8005524 <_fflush_r+0x10>
 800551e:	2500      	movs	r5, #0
 8005520:	4628      	mov	r0, r5
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	b118      	cbz	r0, 800552e <_fflush_r+0x1a>
 8005526:	6983      	ldr	r3, [r0, #24]
 8005528:	b90b      	cbnz	r3, 800552e <_fflush_r+0x1a>
 800552a:	f000 f887 	bl	800563c <__sinit>
 800552e:	4b14      	ldr	r3, [pc, #80]	; (8005580 <_fflush_r+0x6c>)
 8005530:	429c      	cmp	r4, r3
 8005532:	d11b      	bne.n	800556c <_fflush_r+0x58>
 8005534:	686c      	ldr	r4, [r5, #4]
 8005536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0ef      	beq.n	800551e <_fflush_r+0xa>
 800553e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005540:	07d0      	lsls	r0, r2, #31
 8005542:	d404      	bmi.n	800554e <_fflush_r+0x3a>
 8005544:	0599      	lsls	r1, r3, #22
 8005546:	d402      	bmi.n	800554e <_fflush_r+0x3a>
 8005548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800554a:	f000 f915 	bl	8005778 <__retarget_lock_acquire_recursive>
 800554e:	4628      	mov	r0, r5
 8005550:	4621      	mov	r1, r4
 8005552:	f7ff ff5d 	bl	8005410 <__sflush_r>
 8005556:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005558:	4605      	mov	r5, r0
 800555a:	07da      	lsls	r2, r3, #31
 800555c:	d4e0      	bmi.n	8005520 <_fflush_r+0xc>
 800555e:	89a3      	ldrh	r3, [r4, #12]
 8005560:	059b      	lsls	r3, r3, #22
 8005562:	d4dd      	bmi.n	8005520 <_fflush_r+0xc>
 8005564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005566:	f000 f908 	bl	800577a <__retarget_lock_release_recursive>
 800556a:	e7d9      	b.n	8005520 <_fflush_r+0xc>
 800556c:	4b05      	ldr	r3, [pc, #20]	; (8005584 <_fflush_r+0x70>)
 800556e:	429c      	cmp	r4, r3
 8005570:	d101      	bne.n	8005576 <_fflush_r+0x62>
 8005572:	68ac      	ldr	r4, [r5, #8]
 8005574:	e7df      	b.n	8005536 <_fflush_r+0x22>
 8005576:	4b04      	ldr	r3, [pc, #16]	; (8005588 <_fflush_r+0x74>)
 8005578:	429c      	cmp	r4, r3
 800557a:	bf08      	it	eq
 800557c:	68ec      	ldreq	r4, [r5, #12]
 800557e:	e7da      	b.n	8005536 <_fflush_r+0x22>
 8005580:	08005e34 	.word	0x08005e34
 8005584:	08005e54 	.word	0x08005e54
 8005588:	08005e14 	.word	0x08005e14

0800558c <std>:
 800558c:	2300      	movs	r3, #0
 800558e:	b510      	push	{r4, lr}
 8005590:	4604      	mov	r4, r0
 8005592:	e9c0 3300 	strd	r3, r3, [r0]
 8005596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800559a:	6083      	str	r3, [r0, #8]
 800559c:	8181      	strh	r1, [r0, #12]
 800559e:	6643      	str	r3, [r0, #100]	; 0x64
 80055a0:	81c2      	strh	r2, [r0, #14]
 80055a2:	6183      	str	r3, [r0, #24]
 80055a4:	4619      	mov	r1, r3
 80055a6:	2208      	movs	r2, #8
 80055a8:	305c      	adds	r0, #92	; 0x5c
 80055aa:	f7fd fd29 	bl	8003000 <memset>
 80055ae:	4b05      	ldr	r3, [pc, #20]	; (80055c4 <std+0x38>)
 80055b0:	6224      	str	r4, [r4, #32]
 80055b2:	6263      	str	r3, [r4, #36]	; 0x24
 80055b4:	4b04      	ldr	r3, [pc, #16]	; (80055c8 <std+0x3c>)
 80055b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80055b8:	4b04      	ldr	r3, [pc, #16]	; (80055cc <std+0x40>)
 80055ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055bc:	4b04      	ldr	r3, [pc, #16]	; (80055d0 <std+0x44>)
 80055be:	6323      	str	r3, [r4, #48]	; 0x30
 80055c0:	bd10      	pop	{r4, pc}
 80055c2:	bf00      	nop
 80055c4:	080058d1 	.word	0x080058d1
 80055c8:	080058f3 	.word	0x080058f3
 80055cc:	0800592b 	.word	0x0800592b
 80055d0:	0800594f 	.word	0x0800594f

080055d4 <_cleanup_r>:
 80055d4:	4901      	ldr	r1, [pc, #4]	; (80055dc <_cleanup_r+0x8>)
 80055d6:	f000 b8af 	b.w	8005738 <_fwalk_reent>
 80055da:	bf00      	nop
 80055dc:	08005515 	.word	0x08005515

080055e0 <__sfmoreglue>:
 80055e0:	2268      	movs	r2, #104	; 0x68
 80055e2:	b570      	push	{r4, r5, r6, lr}
 80055e4:	1e4d      	subs	r5, r1, #1
 80055e6:	4355      	muls	r5, r2
 80055e8:	460e      	mov	r6, r1
 80055ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80055ee:	f7ff fc0f 	bl	8004e10 <_malloc_r>
 80055f2:	4604      	mov	r4, r0
 80055f4:	b140      	cbz	r0, 8005608 <__sfmoreglue+0x28>
 80055f6:	2100      	movs	r1, #0
 80055f8:	e9c0 1600 	strd	r1, r6, [r0]
 80055fc:	300c      	adds	r0, #12
 80055fe:	60a0      	str	r0, [r4, #8]
 8005600:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005604:	f7fd fcfc 	bl	8003000 <memset>
 8005608:	4620      	mov	r0, r4
 800560a:	bd70      	pop	{r4, r5, r6, pc}

0800560c <__sfp_lock_acquire>:
 800560c:	4801      	ldr	r0, [pc, #4]	; (8005614 <__sfp_lock_acquire+0x8>)
 800560e:	f000 b8b3 	b.w	8005778 <__retarget_lock_acquire_recursive>
 8005612:	bf00      	nop
 8005614:	2000023d 	.word	0x2000023d

08005618 <__sfp_lock_release>:
 8005618:	4801      	ldr	r0, [pc, #4]	; (8005620 <__sfp_lock_release+0x8>)
 800561a:	f000 b8ae 	b.w	800577a <__retarget_lock_release_recursive>
 800561e:	bf00      	nop
 8005620:	2000023d 	.word	0x2000023d

08005624 <__sinit_lock_acquire>:
 8005624:	4801      	ldr	r0, [pc, #4]	; (800562c <__sinit_lock_acquire+0x8>)
 8005626:	f000 b8a7 	b.w	8005778 <__retarget_lock_acquire_recursive>
 800562a:	bf00      	nop
 800562c:	2000023e 	.word	0x2000023e

08005630 <__sinit_lock_release>:
 8005630:	4801      	ldr	r0, [pc, #4]	; (8005638 <__sinit_lock_release+0x8>)
 8005632:	f000 b8a2 	b.w	800577a <__retarget_lock_release_recursive>
 8005636:	bf00      	nop
 8005638:	2000023e 	.word	0x2000023e

0800563c <__sinit>:
 800563c:	b510      	push	{r4, lr}
 800563e:	4604      	mov	r4, r0
 8005640:	f7ff fff0 	bl	8005624 <__sinit_lock_acquire>
 8005644:	69a3      	ldr	r3, [r4, #24]
 8005646:	b11b      	cbz	r3, 8005650 <__sinit+0x14>
 8005648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800564c:	f7ff bff0 	b.w	8005630 <__sinit_lock_release>
 8005650:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005654:	6523      	str	r3, [r4, #80]	; 0x50
 8005656:	4b13      	ldr	r3, [pc, #76]	; (80056a4 <__sinit+0x68>)
 8005658:	4a13      	ldr	r2, [pc, #76]	; (80056a8 <__sinit+0x6c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	62a2      	str	r2, [r4, #40]	; 0x28
 800565e:	42a3      	cmp	r3, r4
 8005660:	bf08      	it	eq
 8005662:	2301      	moveq	r3, #1
 8005664:	4620      	mov	r0, r4
 8005666:	bf08      	it	eq
 8005668:	61a3      	streq	r3, [r4, #24]
 800566a:	f000 f81f 	bl	80056ac <__sfp>
 800566e:	6060      	str	r0, [r4, #4]
 8005670:	4620      	mov	r0, r4
 8005672:	f000 f81b 	bl	80056ac <__sfp>
 8005676:	60a0      	str	r0, [r4, #8]
 8005678:	4620      	mov	r0, r4
 800567a:	f000 f817 	bl	80056ac <__sfp>
 800567e:	2200      	movs	r2, #0
 8005680:	2104      	movs	r1, #4
 8005682:	60e0      	str	r0, [r4, #12]
 8005684:	6860      	ldr	r0, [r4, #4]
 8005686:	f7ff ff81 	bl	800558c <std>
 800568a:	2201      	movs	r2, #1
 800568c:	2109      	movs	r1, #9
 800568e:	68a0      	ldr	r0, [r4, #8]
 8005690:	f7ff ff7c 	bl	800558c <std>
 8005694:	2202      	movs	r2, #2
 8005696:	2112      	movs	r1, #18
 8005698:	68e0      	ldr	r0, [r4, #12]
 800569a:	f7ff ff77 	bl	800558c <std>
 800569e:	2301      	movs	r3, #1
 80056a0:	61a3      	str	r3, [r4, #24]
 80056a2:	e7d1      	b.n	8005648 <__sinit+0xc>
 80056a4:	08005a9c 	.word	0x08005a9c
 80056a8:	080055d5 	.word	0x080055d5

080056ac <__sfp>:
 80056ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ae:	4607      	mov	r7, r0
 80056b0:	f7ff ffac 	bl	800560c <__sfp_lock_acquire>
 80056b4:	4b1e      	ldr	r3, [pc, #120]	; (8005730 <__sfp+0x84>)
 80056b6:	681e      	ldr	r6, [r3, #0]
 80056b8:	69b3      	ldr	r3, [r6, #24]
 80056ba:	b913      	cbnz	r3, 80056c2 <__sfp+0x16>
 80056bc:	4630      	mov	r0, r6
 80056be:	f7ff ffbd 	bl	800563c <__sinit>
 80056c2:	3648      	adds	r6, #72	; 0x48
 80056c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	d503      	bpl.n	80056d4 <__sfp+0x28>
 80056cc:	6833      	ldr	r3, [r6, #0]
 80056ce:	b30b      	cbz	r3, 8005714 <__sfp+0x68>
 80056d0:	6836      	ldr	r6, [r6, #0]
 80056d2:	e7f7      	b.n	80056c4 <__sfp+0x18>
 80056d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80056d8:	b9d5      	cbnz	r5, 8005710 <__sfp+0x64>
 80056da:	4b16      	ldr	r3, [pc, #88]	; (8005734 <__sfp+0x88>)
 80056dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80056e0:	60e3      	str	r3, [r4, #12]
 80056e2:	6665      	str	r5, [r4, #100]	; 0x64
 80056e4:	f000 f847 	bl	8005776 <__retarget_lock_init_recursive>
 80056e8:	f7ff ff96 	bl	8005618 <__sfp_lock_release>
 80056ec:	2208      	movs	r2, #8
 80056ee:	4629      	mov	r1, r5
 80056f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80056f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80056f8:	6025      	str	r5, [r4, #0]
 80056fa:	61a5      	str	r5, [r4, #24]
 80056fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005700:	f7fd fc7e 	bl	8003000 <memset>
 8005704:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005708:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800570c:	4620      	mov	r0, r4
 800570e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005710:	3468      	adds	r4, #104	; 0x68
 8005712:	e7d9      	b.n	80056c8 <__sfp+0x1c>
 8005714:	2104      	movs	r1, #4
 8005716:	4638      	mov	r0, r7
 8005718:	f7ff ff62 	bl	80055e0 <__sfmoreglue>
 800571c:	4604      	mov	r4, r0
 800571e:	6030      	str	r0, [r6, #0]
 8005720:	2800      	cmp	r0, #0
 8005722:	d1d5      	bne.n	80056d0 <__sfp+0x24>
 8005724:	f7ff ff78 	bl	8005618 <__sfp_lock_release>
 8005728:	230c      	movs	r3, #12
 800572a:	603b      	str	r3, [r7, #0]
 800572c:	e7ee      	b.n	800570c <__sfp+0x60>
 800572e:	bf00      	nop
 8005730:	08005a9c 	.word	0x08005a9c
 8005734:	ffff0001 	.word	0xffff0001

08005738 <_fwalk_reent>:
 8005738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800573c:	4606      	mov	r6, r0
 800573e:	4688      	mov	r8, r1
 8005740:	2700      	movs	r7, #0
 8005742:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005746:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800574a:	f1b9 0901 	subs.w	r9, r9, #1
 800574e:	d505      	bpl.n	800575c <_fwalk_reent+0x24>
 8005750:	6824      	ldr	r4, [r4, #0]
 8005752:	2c00      	cmp	r4, #0
 8005754:	d1f7      	bne.n	8005746 <_fwalk_reent+0xe>
 8005756:	4638      	mov	r0, r7
 8005758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800575c:	89ab      	ldrh	r3, [r5, #12]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d907      	bls.n	8005772 <_fwalk_reent+0x3a>
 8005762:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005766:	3301      	adds	r3, #1
 8005768:	d003      	beq.n	8005772 <_fwalk_reent+0x3a>
 800576a:	4629      	mov	r1, r5
 800576c:	4630      	mov	r0, r6
 800576e:	47c0      	blx	r8
 8005770:	4307      	orrs	r7, r0
 8005772:	3568      	adds	r5, #104	; 0x68
 8005774:	e7e9      	b.n	800574a <_fwalk_reent+0x12>

08005776 <__retarget_lock_init_recursive>:
 8005776:	4770      	bx	lr

08005778 <__retarget_lock_acquire_recursive>:
 8005778:	4770      	bx	lr

0800577a <__retarget_lock_release_recursive>:
 800577a:	4770      	bx	lr

0800577c <__swhatbuf_r>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	460e      	mov	r6, r1
 8005780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005784:	4614      	mov	r4, r2
 8005786:	2900      	cmp	r1, #0
 8005788:	461d      	mov	r5, r3
 800578a:	b096      	sub	sp, #88	; 0x58
 800578c:	da08      	bge.n	80057a0 <__swhatbuf_r+0x24>
 800578e:	2200      	movs	r2, #0
 8005790:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005794:	602a      	str	r2, [r5, #0]
 8005796:	061a      	lsls	r2, r3, #24
 8005798:	d410      	bmi.n	80057bc <__swhatbuf_r+0x40>
 800579a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800579e:	e00e      	b.n	80057be <__swhatbuf_r+0x42>
 80057a0:	466a      	mov	r2, sp
 80057a2:	f000 f8fb 	bl	800599c <_fstat_r>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	dbf1      	blt.n	800578e <__swhatbuf_r+0x12>
 80057aa:	9a01      	ldr	r2, [sp, #4]
 80057ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057b4:	425a      	negs	r2, r3
 80057b6:	415a      	adcs	r2, r3
 80057b8:	602a      	str	r2, [r5, #0]
 80057ba:	e7ee      	b.n	800579a <__swhatbuf_r+0x1e>
 80057bc:	2340      	movs	r3, #64	; 0x40
 80057be:	2000      	movs	r0, #0
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	b016      	add	sp, #88	; 0x58
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080057c8 <__smakebuf_r>:
 80057c8:	898b      	ldrh	r3, [r1, #12]
 80057ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057cc:	079d      	lsls	r5, r3, #30
 80057ce:	4606      	mov	r6, r0
 80057d0:	460c      	mov	r4, r1
 80057d2:	d507      	bpl.n	80057e4 <__smakebuf_r+0x1c>
 80057d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	6123      	str	r3, [r4, #16]
 80057dc:	2301      	movs	r3, #1
 80057de:	6163      	str	r3, [r4, #20]
 80057e0:	b002      	add	sp, #8
 80057e2:	bd70      	pop	{r4, r5, r6, pc}
 80057e4:	466a      	mov	r2, sp
 80057e6:	ab01      	add	r3, sp, #4
 80057e8:	f7ff ffc8 	bl	800577c <__swhatbuf_r>
 80057ec:	9900      	ldr	r1, [sp, #0]
 80057ee:	4605      	mov	r5, r0
 80057f0:	4630      	mov	r0, r6
 80057f2:	f7ff fb0d 	bl	8004e10 <_malloc_r>
 80057f6:	b948      	cbnz	r0, 800580c <__smakebuf_r+0x44>
 80057f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057fc:	059a      	lsls	r2, r3, #22
 80057fe:	d4ef      	bmi.n	80057e0 <__smakebuf_r+0x18>
 8005800:	f023 0303 	bic.w	r3, r3, #3
 8005804:	f043 0302 	orr.w	r3, r3, #2
 8005808:	81a3      	strh	r3, [r4, #12]
 800580a:	e7e3      	b.n	80057d4 <__smakebuf_r+0xc>
 800580c:	4b0d      	ldr	r3, [pc, #52]	; (8005844 <__smakebuf_r+0x7c>)
 800580e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005810:	89a3      	ldrh	r3, [r4, #12]
 8005812:	6020      	str	r0, [r4, #0]
 8005814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005818:	81a3      	strh	r3, [r4, #12]
 800581a:	9b00      	ldr	r3, [sp, #0]
 800581c:	6120      	str	r0, [r4, #16]
 800581e:	6163      	str	r3, [r4, #20]
 8005820:	9b01      	ldr	r3, [sp, #4]
 8005822:	b15b      	cbz	r3, 800583c <__smakebuf_r+0x74>
 8005824:	4630      	mov	r0, r6
 8005826:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800582a:	f000 f8c9 	bl	80059c0 <_isatty_r>
 800582e:	b128      	cbz	r0, 800583c <__smakebuf_r+0x74>
 8005830:	89a3      	ldrh	r3, [r4, #12]
 8005832:	f023 0303 	bic.w	r3, r3, #3
 8005836:	f043 0301 	orr.w	r3, r3, #1
 800583a:	81a3      	strh	r3, [r4, #12]
 800583c:	89a0      	ldrh	r0, [r4, #12]
 800583e:	4305      	orrs	r5, r0
 8005840:	81a5      	strh	r5, [r4, #12]
 8005842:	e7cd      	b.n	80057e0 <__smakebuf_r+0x18>
 8005844:	080055d5 	.word	0x080055d5

08005848 <_raise_r>:
 8005848:	291f      	cmp	r1, #31
 800584a:	b538      	push	{r3, r4, r5, lr}
 800584c:	4604      	mov	r4, r0
 800584e:	460d      	mov	r5, r1
 8005850:	d904      	bls.n	800585c <_raise_r+0x14>
 8005852:	2316      	movs	r3, #22
 8005854:	6003      	str	r3, [r0, #0]
 8005856:	f04f 30ff 	mov.w	r0, #4294967295
 800585a:	bd38      	pop	{r3, r4, r5, pc}
 800585c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800585e:	b112      	cbz	r2, 8005866 <_raise_r+0x1e>
 8005860:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005864:	b94b      	cbnz	r3, 800587a <_raise_r+0x32>
 8005866:	4620      	mov	r0, r4
 8005868:	f000 f830 	bl	80058cc <_getpid_r>
 800586c:	462a      	mov	r2, r5
 800586e:	4601      	mov	r1, r0
 8005870:	4620      	mov	r0, r4
 8005872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005876:	f000 b817 	b.w	80058a8 <_kill_r>
 800587a:	2b01      	cmp	r3, #1
 800587c:	d00a      	beq.n	8005894 <_raise_r+0x4c>
 800587e:	1c59      	adds	r1, r3, #1
 8005880:	d103      	bne.n	800588a <_raise_r+0x42>
 8005882:	2316      	movs	r3, #22
 8005884:	6003      	str	r3, [r0, #0]
 8005886:	2001      	movs	r0, #1
 8005888:	e7e7      	b.n	800585a <_raise_r+0x12>
 800588a:	2400      	movs	r4, #0
 800588c:	4628      	mov	r0, r5
 800588e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005892:	4798      	blx	r3
 8005894:	2000      	movs	r0, #0
 8005896:	e7e0      	b.n	800585a <_raise_r+0x12>

08005898 <raise>:
 8005898:	4b02      	ldr	r3, [pc, #8]	; (80058a4 <raise+0xc>)
 800589a:	4601      	mov	r1, r0
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	f7ff bfd3 	b.w	8005848 <_raise_r>
 80058a2:	bf00      	nop
 80058a4:	2000000c 	.word	0x2000000c

080058a8 <_kill_r>:
 80058a8:	b538      	push	{r3, r4, r5, lr}
 80058aa:	2300      	movs	r3, #0
 80058ac:	4d06      	ldr	r5, [pc, #24]	; (80058c8 <_kill_r+0x20>)
 80058ae:	4604      	mov	r4, r0
 80058b0:	4608      	mov	r0, r1
 80058b2:	4611      	mov	r1, r2
 80058b4:	602b      	str	r3, [r5, #0]
 80058b6:	f7fb fded 	bl	8001494 <_kill>
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	d102      	bne.n	80058c4 <_kill_r+0x1c>
 80058be:	682b      	ldr	r3, [r5, #0]
 80058c0:	b103      	cbz	r3, 80058c4 <_kill_r+0x1c>
 80058c2:	6023      	str	r3, [r4, #0]
 80058c4:	bd38      	pop	{r3, r4, r5, pc}
 80058c6:	bf00      	nop
 80058c8:	20000238 	.word	0x20000238

080058cc <_getpid_r>:
 80058cc:	f7fb bddb 	b.w	8001486 <_getpid>

080058d0 <__sread>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	460c      	mov	r4, r1
 80058d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d8:	f000 f894 	bl	8005a04 <_read_r>
 80058dc:	2800      	cmp	r0, #0
 80058de:	bfab      	itete	ge
 80058e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058e2:	89a3      	ldrhlt	r3, [r4, #12]
 80058e4:	181b      	addge	r3, r3, r0
 80058e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058ea:	bfac      	ite	ge
 80058ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80058ee:	81a3      	strhlt	r3, [r4, #12]
 80058f0:	bd10      	pop	{r4, pc}

080058f2 <__swrite>:
 80058f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f6:	461f      	mov	r7, r3
 80058f8:	898b      	ldrh	r3, [r1, #12]
 80058fa:	4605      	mov	r5, r0
 80058fc:	05db      	lsls	r3, r3, #23
 80058fe:	460c      	mov	r4, r1
 8005900:	4616      	mov	r6, r2
 8005902:	d505      	bpl.n	8005910 <__swrite+0x1e>
 8005904:	2302      	movs	r3, #2
 8005906:	2200      	movs	r2, #0
 8005908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800590c:	f000 f868 	bl	80059e0 <_lseek_r>
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	4632      	mov	r2, r6
 8005914:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005918:	81a3      	strh	r3, [r4, #12]
 800591a:	4628      	mov	r0, r5
 800591c:	463b      	mov	r3, r7
 800591e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005926:	f000 b817 	b.w	8005958 <_write_r>

0800592a <__sseek>:
 800592a:	b510      	push	{r4, lr}
 800592c:	460c      	mov	r4, r1
 800592e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005932:	f000 f855 	bl	80059e0 <_lseek_r>
 8005936:	1c43      	adds	r3, r0, #1
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	bf15      	itete	ne
 800593c:	6560      	strne	r0, [r4, #84]	; 0x54
 800593e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005942:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005946:	81a3      	strheq	r3, [r4, #12]
 8005948:	bf18      	it	ne
 800594a:	81a3      	strhne	r3, [r4, #12]
 800594c:	bd10      	pop	{r4, pc}

0800594e <__sclose>:
 800594e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005952:	f000 b813 	b.w	800597c <_close_r>
	...

08005958 <_write_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4604      	mov	r4, r0
 800595c:	4608      	mov	r0, r1
 800595e:	4611      	mov	r1, r2
 8005960:	2200      	movs	r2, #0
 8005962:	4d05      	ldr	r5, [pc, #20]	; (8005978 <_write_r+0x20>)
 8005964:	602a      	str	r2, [r5, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	f7fb fdcb 	bl	8001502 <_write>
 800596c:	1c43      	adds	r3, r0, #1
 800596e:	d102      	bne.n	8005976 <_write_r+0x1e>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	b103      	cbz	r3, 8005976 <_write_r+0x1e>
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	20000238 	.word	0x20000238

0800597c <_close_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	2300      	movs	r3, #0
 8005980:	4d05      	ldr	r5, [pc, #20]	; (8005998 <_close_r+0x1c>)
 8005982:	4604      	mov	r4, r0
 8005984:	4608      	mov	r0, r1
 8005986:	602b      	str	r3, [r5, #0]
 8005988:	f7fb fdd7 	bl	800153a <_close>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d102      	bne.n	8005996 <_close_r+0x1a>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	b103      	cbz	r3, 8005996 <_close_r+0x1a>
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	bd38      	pop	{r3, r4, r5, pc}
 8005998:	20000238 	.word	0x20000238

0800599c <_fstat_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	2300      	movs	r3, #0
 80059a0:	4d06      	ldr	r5, [pc, #24]	; (80059bc <_fstat_r+0x20>)
 80059a2:	4604      	mov	r4, r0
 80059a4:	4608      	mov	r0, r1
 80059a6:	4611      	mov	r1, r2
 80059a8:	602b      	str	r3, [r5, #0]
 80059aa:	f7fb fdd1 	bl	8001550 <_fstat>
 80059ae:	1c43      	adds	r3, r0, #1
 80059b0:	d102      	bne.n	80059b8 <_fstat_r+0x1c>
 80059b2:	682b      	ldr	r3, [r5, #0]
 80059b4:	b103      	cbz	r3, 80059b8 <_fstat_r+0x1c>
 80059b6:	6023      	str	r3, [r4, #0]
 80059b8:	bd38      	pop	{r3, r4, r5, pc}
 80059ba:	bf00      	nop
 80059bc:	20000238 	.word	0x20000238

080059c0 <_isatty_r>:
 80059c0:	b538      	push	{r3, r4, r5, lr}
 80059c2:	2300      	movs	r3, #0
 80059c4:	4d05      	ldr	r5, [pc, #20]	; (80059dc <_isatty_r+0x1c>)
 80059c6:	4604      	mov	r4, r0
 80059c8:	4608      	mov	r0, r1
 80059ca:	602b      	str	r3, [r5, #0]
 80059cc:	f7fb fdcf 	bl	800156e <_isatty>
 80059d0:	1c43      	adds	r3, r0, #1
 80059d2:	d102      	bne.n	80059da <_isatty_r+0x1a>
 80059d4:	682b      	ldr	r3, [r5, #0]
 80059d6:	b103      	cbz	r3, 80059da <_isatty_r+0x1a>
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	bd38      	pop	{r3, r4, r5, pc}
 80059dc:	20000238 	.word	0x20000238

080059e0 <_lseek_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	4604      	mov	r4, r0
 80059e4:	4608      	mov	r0, r1
 80059e6:	4611      	mov	r1, r2
 80059e8:	2200      	movs	r2, #0
 80059ea:	4d05      	ldr	r5, [pc, #20]	; (8005a00 <_lseek_r+0x20>)
 80059ec:	602a      	str	r2, [r5, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	f7fb fdc7 	bl	8001582 <_lseek>
 80059f4:	1c43      	adds	r3, r0, #1
 80059f6:	d102      	bne.n	80059fe <_lseek_r+0x1e>
 80059f8:	682b      	ldr	r3, [r5, #0]
 80059fa:	b103      	cbz	r3, 80059fe <_lseek_r+0x1e>
 80059fc:	6023      	str	r3, [r4, #0]
 80059fe:	bd38      	pop	{r3, r4, r5, pc}
 8005a00:	20000238 	.word	0x20000238

08005a04 <_read_r>:
 8005a04:	b538      	push	{r3, r4, r5, lr}
 8005a06:	4604      	mov	r4, r0
 8005a08:	4608      	mov	r0, r1
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	4d05      	ldr	r5, [pc, #20]	; (8005a24 <_read_r+0x20>)
 8005a10:	602a      	str	r2, [r5, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	f7fb fd58 	bl	80014c8 <_read>
 8005a18:	1c43      	adds	r3, r0, #1
 8005a1a:	d102      	bne.n	8005a22 <_read_r+0x1e>
 8005a1c:	682b      	ldr	r3, [r5, #0]
 8005a1e:	b103      	cbz	r3, 8005a22 <_read_r+0x1e>
 8005a20:	6023      	str	r3, [r4, #0]
 8005a22:	bd38      	pop	{r3, r4, r5, pc}
 8005a24:	20000238 	.word	0x20000238

08005a28 <_init>:
 8005a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a2a:	bf00      	nop
 8005a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a2e:	bc08      	pop	{r3}
 8005a30:	469e      	mov	lr, r3
 8005a32:	4770      	bx	lr

08005a34 <_fini>:
 8005a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a36:	bf00      	nop
 8005a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a3a:	bc08      	pop	{r3}
 8005a3c:	469e      	mov	lr, r3
 8005a3e:	4770      	bx	lr
