// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln138,
        tmp_local_address0,
        tmp_local_ce0,
        tmp_local_q0,
        tmp_local_1_address0,
        tmp_local_1_ce0,
        tmp_local_1_q0,
        tmp_local_2_address0,
        tmp_local_2_ce0,
        tmp_local_2_q0,
        tmp_local_3_address0,
        tmp_local_3_ce0,
        tmp_local_3_q0,
        tmp_local_4_address0,
        tmp_local_4_ce0,
        tmp_local_4_q0,
        tmp_local_5_address0,
        tmp_local_5_ce0,
        tmp_local_5_q0,
        tmp_local_6_address0,
        tmp_local_6_ce0,
        tmp_local_6_q0,
        tmp_local_7_address0,
        tmp_local_7_ce0,
        tmp_local_7_q0,
        tmp_local_8_address0,
        tmp_local_8_ce0,
        tmp_local_8_q0,
        tmp_local_9_address0,
        tmp_local_9_ce0,
        tmp_local_9_q0,
        tmp_local_10_address0,
        tmp_local_10_ce0,
        tmp_local_10_q0,
        tmp_local_11_address0,
        tmp_local_11_ce0,
        tmp_local_11_q0,
        tmp_local_12_address0,
        tmp_local_12_ce0,
        tmp_local_12_q0,
        tmp_local_13_address0,
        tmp_local_13_ce0,
        tmp_local_13_q0,
        tmp_local_14_address0,
        tmp_local_14_ce0,
        tmp_local_14_q0,
        tmp_local_15_address0,
        tmp_local_15_ce0,
        tmp_local_15_q0,
        col_sums_address0,
        col_sums_ce0,
        col_sums_q0,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_q0,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_q0,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_q0,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_q0,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_q0,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_q0,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_q0,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_q0,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_q0,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_q0,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_q0,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_q0,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_q0,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_q0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln138;
output  [9:0] tmp_local_address0;
output   tmp_local_ce0;
input  [23:0] tmp_local_q0;
output  [9:0] tmp_local_1_address0;
output   tmp_local_1_ce0;
input  [23:0] tmp_local_1_q0;
output  [9:0] tmp_local_2_address0;
output   tmp_local_2_ce0;
input  [23:0] tmp_local_2_q0;
output  [9:0] tmp_local_3_address0;
output   tmp_local_3_ce0;
input  [23:0] tmp_local_3_q0;
output  [9:0] tmp_local_4_address0;
output   tmp_local_4_ce0;
input  [23:0] tmp_local_4_q0;
output  [9:0] tmp_local_5_address0;
output   tmp_local_5_ce0;
input  [23:0] tmp_local_5_q0;
output  [9:0] tmp_local_6_address0;
output   tmp_local_6_ce0;
input  [23:0] tmp_local_6_q0;
output  [9:0] tmp_local_7_address0;
output   tmp_local_7_ce0;
input  [23:0] tmp_local_7_q0;
output  [9:0] tmp_local_8_address0;
output   tmp_local_8_ce0;
input  [23:0] tmp_local_8_q0;
output  [9:0] tmp_local_9_address0;
output   tmp_local_9_ce0;
input  [23:0] tmp_local_9_q0;
output  [9:0] tmp_local_10_address0;
output   tmp_local_10_ce0;
input  [23:0] tmp_local_10_q0;
output  [9:0] tmp_local_11_address0;
output   tmp_local_11_ce0;
input  [23:0] tmp_local_11_q0;
output  [9:0] tmp_local_12_address0;
output   tmp_local_12_ce0;
input  [23:0] tmp_local_12_q0;
output  [9:0] tmp_local_13_address0;
output   tmp_local_13_ce0;
input  [23:0] tmp_local_13_q0;
output  [9:0] tmp_local_14_address0;
output   tmp_local_14_ce0;
input  [23:0] tmp_local_14_q0;
output  [9:0] tmp_local_15_address0;
output   tmp_local_15_ce0;
input  [23:0] tmp_local_15_q0;
output  [1:0] col_sums_address0;
output   col_sums_ce0;
input  [23:0] col_sums_q0;
output  [1:0] col_sums_1_address0;
output   col_sums_1_ce0;
input  [23:0] col_sums_1_q0;
output  [1:0] col_sums_2_address0;
output   col_sums_2_ce0;
input  [23:0] col_sums_2_q0;
output  [1:0] col_sums_3_address0;
output   col_sums_3_ce0;
input  [23:0] col_sums_3_q0;
output  [1:0] col_sums_4_address0;
output   col_sums_4_ce0;
input  [23:0] col_sums_4_q0;
output  [1:0] col_sums_5_address0;
output   col_sums_5_ce0;
input  [23:0] col_sums_5_q0;
output  [1:0] col_sums_6_address0;
output   col_sums_6_ce0;
input  [23:0] col_sums_6_q0;
output  [1:0] col_sums_7_address0;
output   col_sums_7_ce0;
input  [23:0] col_sums_7_q0;
output  [1:0] col_sums_8_address0;
output   col_sums_8_ce0;
input  [23:0] col_sums_8_q0;
output  [1:0] col_sums_9_address0;
output   col_sums_9_ce0;
input  [23:0] col_sums_9_q0;
output  [1:0] col_sums_10_address0;
output   col_sums_10_ce0;
input  [23:0] col_sums_10_q0;
output  [1:0] col_sums_11_address0;
output   col_sums_11_ce0;
input  [23:0] col_sums_11_q0;
output  [1:0] col_sums_12_address0;
output   col_sums_12_ce0;
input  [23:0] col_sums_12_q0;
output  [1:0] col_sums_13_address0;
output   col_sums_13_ce0;
input  [23:0] col_sums_13_q0;
output  [1:0] col_sums_14_address0;
output   col_sums_14_ce0;
input  [23:0] col_sums_14_q0;
output  [1:0] col_sums_15_address0;
output   col_sums_15_ce0;
input  [23:0] col_sums_15_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;
reg[31:0] m_axi_C_0_WDATA;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln138_reg_5583;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state16_io_grp13;
reg    ap_block_pp0_stage15_subdone;
reg    C_blk_n_W;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp2;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp3;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp4;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp5;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp6;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp7;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp8;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp9;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp10;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp11;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp12;
wire    ap_block_pp0_stage15_grp13;
wire    ap_block_pp0_stage0_grp14;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp15;
wire    ap_block_pp0_stage2_grp16;
wire   [0:0] icmp_ln138_fu_652_p2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage0_11001_grp14;
wire  signed [40:0] mul_ln143_fu_869_p2;
reg  signed [40:0] mul_ln143_reg_5752;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
reg   [23:0] trunc_ln5_reg_5757;
reg   [1:0] tmp_9_reg_5762;
reg   [2:0] tmp_10_reg_5767;
wire   [16:0] scale_1_fu_961_p3;
reg  signed [16:0] scale_1_reg_5773;
reg  signed [23:0] tmp_local_1_load_reg_5778;
wire   [16:0] scale_2_fu_1025_p3;
reg  signed [16:0] scale_2_reg_5783;
reg  signed [23:0] tmp_local_2_load_reg_5788;
wire   [16:0] scale_3_fu_1089_p3;
reg  signed [16:0] scale_3_reg_5793;
reg  signed [23:0] tmp_local_3_load_reg_5798;
wire   [16:0] scale_4_fu_1153_p3;
reg  signed [16:0] scale_4_reg_5803;
reg  signed [23:0] tmp_local_4_load_reg_5808;
wire   [16:0] scale_5_fu_1217_p3;
reg  signed [16:0] scale_5_reg_5813;
reg  signed [23:0] tmp_local_5_load_reg_5818;
wire   [16:0] scale_6_fu_1281_p3;
reg  signed [16:0] scale_6_reg_5823;
reg  signed [23:0] tmp_local_6_load_reg_5828;
wire   [16:0] scale_7_fu_1345_p3;
reg  signed [16:0] scale_7_reg_5833;
reg  signed [23:0] tmp_local_7_load_reg_5838;
wire   [16:0] scale_8_fu_1409_p3;
reg  signed [16:0] scale_8_reg_5843;
reg  signed [23:0] tmp_local_8_load_reg_5848;
wire   [16:0] scale_9_fu_1473_p3;
reg  signed [16:0] scale_9_reg_5853;
reg  signed [23:0] tmp_local_9_load_reg_5858;
wire   [16:0] scale_10_fu_1537_p3;
reg  signed [16:0] scale_10_reg_5863;
reg  signed [23:0] tmp_local_10_load_reg_5868;
wire   [16:0] scale_11_fu_1601_p3;
reg  signed [16:0] scale_11_reg_5873;
reg  signed [23:0] tmp_local_11_load_reg_5878;
wire   [16:0] scale_12_fu_1665_p3;
reg  signed [16:0] scale_12_reg_5883;
reg  signed [23:0] tmp_local_12_load_reg_5888;
wire   [16:0] scale_13_fu_1729_p3;
reg  signed [16:0] scale_13_reg_5893;
reg  signed [23:0] tmp_local_13_load_reg_5898;
wire   [16:0] scale_14_fu_1793_p3;
reg  signed [16:0] scale_14_reg_5903;
reg  signed [23:0] tmp_local_14_load_reg_5908;
wire   [16:0] scale_15_fu_1857_p3;
reg  signed [16:0] scale_15_reg_5913;
reg  signed [23:0] tmp_local_15_load_reg_5918;
wire   [23:0] select_ln143_3_fu_2040_p3;
reg   [23:0] select_ln143_3_reg_5923;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
wire   [23:0] select_ln143_7_fu_2270_p3;
reg   [23:0] select_ln143_7_reg_5928;
wire   [23:0] select_ln143_11_fu_2504_p3;
reg   [23:0] select_ln143_11_reg_5933;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_subdone;
wire   [23:0] select_ln143_15_fu_2738_p3;
reg   [23:0] select_ln143_15_reg_5938;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg    ap_block_pp0_stage4_subdone;
wire   [23:0] select_ln143_19_fu_2972_p3;
reg   [23:0] select_ln143_19_reg_5943;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_pp0_stage5_subdone;
wire   [23:0] select_ln143_23_fu_3206_p3;
reg   [23:0] select_ln143_23_reg_5948;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg    ap_block_pp0_stage6_subdone;
wire   [23:0] select_ln143_27_fu_3440_p3;
reg   [23:0] select_ln143_27_reg_5953;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
reg    ap_block_pp0_stage7_subdone;
wire   [23:0] select_ln143_31_fu_3674_p3;
reg   [23:0] select_ln143_31_reg_5958;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
reg    ap_block_pp0_stage8_subdone;
wire   [23:0] select_ln143_35_fu_3908_p3;
reg   [23:0] select_ln143_35_reg_5963;
wire    ap_block_pp0_stage9_11001_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
wire    ap_block_pp0_stage9_subdone_grp0;
reg    ap_block_pp0_stage9_subdone;
wire   [23:0] select_ln143_39_fu_4142_p3;
reg   [23:0] select_ln143_39_reg_5968;
wire    ap_block_pp0_stage10_11001_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
reg    ap_block_pp0_stage10_subdone;
wire   [23:0] select_ln143_43_fu_4376_p3;
reg   [23:0] select_ln143_43_reg_5973;
wire    ap_block_pp0_stage11_11001_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
reg    ap_block_pp0_stage11_subdone;
wire   [23:0] select_ln143_47_fu_4610_p3;
reg   [23:0] select_ln143_47_reg_5978;
wire    ap_block_pp0_stage12_11001_grp0;
reg    ap_block_pp0_stage12_subdone_grp0_done_reg;
wire    ap_block_pp0_stage12_subdone_grp0;
reg    ap_block_pp0_stage12_subdone;
wire   [23:0] select_ln143_51_fu_4844_p3;
reg   [23:0] select_ln143_51_reg_5983;
wire    ap_block_pp0_stage13_11001_grp0;
reg    ap_block_pp0_stage13_subdone_grp0_done_reg;
wire    ap_block_pp0_stage13_subdone_grp0;
reg    ap_block_pp0_stage13_subdone;
wire   [23:0] select_ln143_55_fu_5078_p3;
reg   [23:0] select_ln143_55_reg_5988;
wire    ap_block_pp0_stage14_11001_grp0;
reg    ap_block_pp0_stage14_subdone_grp0_done_reg;
wire    ap_block_pp0_stage14_subdone_grp0;
reg    ap_block_pp0_stage14_subdone;
wire   [23:0] select_ln143_59_fu_5312_p3;
reg   [23:0] select_ln143_59_reg_5993;
wire    ap_block_pp0_stage15_11001_grp0;
reg    ap_block_pp0_stage15_subdone_grp0_done_reg;
wire    ap_block_pp0_stage15_subdone_grp0;
wire   [23:0] select_ln143_63_fu_5546_p3;
reg   [23:0] select_ln143_63_reg_5998;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln143_32_fu_756_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln139_fu_728_p1;
reg    ap_block_state4_io_grp1;
reg    ap_block_pp0_stage3_11001_grp1;
wire   [31:0] zext_ln143_1_fu_2278_p1;
wire    ap_block_pp0_stage3_01001_grp1;
reg    ap_block_state5_io_grp2;
reg    ap_block_pp0_stage4_11001_grp2;
wire   [31:0] zext_ln143_3_fu_2512_p1;
wire    ap_block_pp0_stage4_01001_grp2;
reg    ap_block_state6_io_grp3;
reg    ap_block_pp0_stage5_11001_grp3;
wire   [31:0] zext_ln143_5_fu_2746_p1;
wire    ap_block_pp0_stage5_01001_grp3;
reg    ap_block_state7_io_grp4;
reg    ap_block_pp0_stage6_11001_grp4;
wire   [31:0] zext_ln143_7_fu_2980_p1;
wire    ap_block_pp0_stage6_01001_grp4;
reg    ap_block_state8_io_grp5;
reg    ap_block_pp0_stage7_11001_grp5;
wire   [31:0] zext_ln143_9_fu_3214_p1;
wire    ap_block_pp0_stage7_01001_grp5;
reg    ap_block_state9_io_grp6;
reg    ap_block_pp0_stage8_11001_grp6;
wire   [31:0] zext_ln143_11_fu_3448_p1;
wire    ap_block_pp0_stage8_01001_grp6;
reg    ap_block_state10_io_grp7;
reg    ap_block_pp0_stage9_11001_grp7;
wire   [31:0] zext_ln143_13_fu_3682_p1;
wire    ap_block_pp0_stage9_01001_grp7;
reg    ap_block_state11_io_grp8;
reg    ap_block_pp0_stage10_11001_grp8;
wire   [31:0] zext_ln143_15_fu_3916_p1;
wire    ap_block_pp0_stage10_01001_grp8;
reg    ap_block_state12_io_grp9;
reg    ap_block_pp0_stage11_11001_grp9;
wire   [31:0] zext_ln143_17_fu_4150_p1;
wire    ap_block_pp0_stage11_01001_grp9;
reg    ap_block_state13_io_grp10;
reg    ap_block_pp0_stage12_11001_grp10;
wire   [31:0] zext_ln143_19_fu_4384_p1;
wire    ap_block_pp0_stage12_01001_grp10;
reg    ap_block_state14_io_grp11;
reg    ap_block_pp0_stage13_11001_grp11;
wire   [31:0] zext_ln143_21_fu_4618_p1;
wire    ap_block_pp0_stage13_01001_grp11;
reg    ap_block_state15_io_grp12;
reg    ap_block_pp0_stage14_11001_grp12;
wire   [31:0] zext_ln143_23_fu_4852_p1;
wire    ap_block_pp0_stage14_01001_grp12;
reg    ap_block_pp0_stage15_11001_grp13;
wire   [31:0] zext_ln143_25_fu_5086_p1;
wire    ap_block_pp0_stage15_01001_grp13;
wire   [31:0] zext_ln143_27_fu_5320_p1;
wire    ap_block_pp0_stage0_01001_grp14;
reg    ap_block_pp0_stage1_11001_grp15;
wire   [31:0] zext_ln143_29_fu_5554_p1;
wire    ap_block_pp0_stage1_01001_grp15;
reg    ap_block_pp0_stage2_11001_grp16;
wire   [31:0] zext_ln143_31_fu_5558_p1;
wire    ap_block_pp0_stage2_01001_grp16;
reg   [6:0] j_fu_188;
wire   [6:0] add_ln139_fu_776_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_192;
wire   [8:0] select_ln138_1_fu_706_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten6_fu_196;
wire   [10:0] add_ln138_1_fu_658_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    col_sums_ce0_local;
reg    tmp_local_ce0_local;
reg    col_sums_1_ce0_local;
reg    tmp_local_1_ce0_local;
reg    col_sums_2_ce0_local;
reg    tmp_local_2_ce0_local;
reg    col_sums_3_ce0_local;
reg    tmp_local_3_ce0_local;
reg    col_sums_4_ce0_local;
reg    tmp_local_4_ce0_local;
reg    col_sums_5_ce0_local;
reg    tmp_local_5_ce0_local;
reg    col_sums_6_ce0_local;
reg    tmp_local_6_ce0_local;
reg    col_sums_7_ce0_local;
reg    tmp_local_7_ce0_local;
reg    col_sums_8_ce0_local;
reg    tmp_local_8_ce0_local;
reg    col_sums_9_ce0_local;
reg    tmp_local_9_ce0_local;
reg    col_sums_10_ce0_local;
reg    tmp_local_10_ce0_local;
reg    col_sums_11_ce0_local;
reg    tmp_local_11_ce0_local;
reg    col_sums_12_ce0_local;
reg    tmp_local_12_ce0_local;
reg    col_sums_13_ce0_local;
reg    tmp_local_13_ce0_local;
reg    col_sums_14_ce0_local;
reg    tmp_local_14_ce0_local;
reg    col_sums_15_ce0_local;
reg    tmp_local_15_ce0_local;
wire   [0:0] tmp_fu_686_p3;
wire   [5:0] empty_fu_670_p1;
wire   [5:0] select_ln138_fu_694_p3;
wire   [8:0] add_ln138_fu_680_p2;
wire   [1:0] lshr_ln2_fu_718_p4;
wire   [7:0] trunc_ln140_fu_714_p1;
wire   [9:0] tmp_6_fu_748_p3;
wire   [6:0] zext_ln138_fu_702_p1;
wire    ap_block_pp0_stage1_grp0;
wire   [37:0] shl_ln_fu_797_p3;
wire   [37:0] sub_ln142_fu_813_p2;
wire   [15:0] tmp_7_fu_819_p4;
wire   [16:0] zext_ln142_fu_829_p1;
wire   [15:0] tmp_s_fu_839_p4;
wire   [0:0] tmp_1_fu_805_p3;
wire   [16:0] sub_ln142_1_fu_833_p2;
wire   [16:0] zext_ln142_1_fu_849_p1;
wire  signed [16:0] scale_fu_853_p3;
wire   [37:0] shl_ln142_1_fu_905_p3;
wire   [37:0] sub_ln142_2_fu_921_p2;
wire   [15:0] tmp_12_fu_927_p4;
wire   [16:0] zext_ln142_2_fu_937_p1;
wire   [15:0] tmp_13_fu_947_p4;
wire   [0:0] tmp_11_fu_913_p3;
wire   [16:0] sub_ln142_3_fu_941_p2;
wire   [16:0] zext_ln142_3_fu_957_p1;
wire   [37:0] shl_ln142_2_fu_969_p3;
wire   [37:0] sub_ln142_4_fu_985_p2;
wire   [15:0] tmp_22_fu_991_p4;
wire   [16:0] zext_ln142_4_fu_1001_p1;
wire   [15:0] tmp_23_fu_1011_p4;
wire   [0:0] tmp_21_fu_977_p3;
wire   [16:0] sub_ln142_5_fu_1005_p2;
wire   [16:0] zext_ln142_5_fu_1021_p1;
wire   [37:0] shl_ln142_3_fu_1033_p3;
wire   [37:0] sub_ln142_6_fu_1049_p2;
wire   [15:0] tmp_32_fu_1055_p4;
wire   [16:0] zext_ln142_6_fu_1065_p1;
wire   [15:0] tmp_33_fu_1075_p4;
wire   [0:0] tmp_31_fu_1041_p3;
wire   [16:0] sub_ln142_7_fu_1069_p2;
wire   [16:0] zext_ln142_7_fu_1085_p1;
wire   [37:0] shl_ln142_4_fu_1097_p3;
wire   [37:0] sub_ln142_8_fu_1113_p2;
wire   [15:0] tmp_42_fu_1119_p4;
wire   [16:0] zext_ln142_8_fu_1129_p1;
wire   [15:0] tmp_43_fu_1139_p4;
wire   [0:0] tmp_41_fu_1105_p3;
wire   [16:0] sub_ln142_9_fu_1133_p2;
wire   [16:0] zext_ln142_9_fu_1149_p1;
wire   [37:0] shl_ln142_5_fu_1161_p3;
wire   [37:0] sub_ln142_10_fu_1177_p2;
wire   [15:0] tmp_51_fu_1183_p4;
wire   [16:0] zext_ln142_10_fu_1193_p1;
wire   [15:0] tmp_52_fu_1203_p4;
wire   [0:0] tmp_53_fu_1169_p3;
wire   [16:0] sub_ln142_11_fu_1197_p2;
wire   [16:0] zext_ln142_11_fu_1213_p1;
wire   [37:0] shl_ln142_6_fu_1225_p3;
wire   [37:0] sub_ln142_12_fu_1241_p2;
wire   [15:0] tmp_60_fu_1247_p4;
wire   [16:0] zext_ln142_12_fu_1257_p1;
wire   [15:0] tmp_61_fu_1267_p4;
wire   [0:0] tmp_63_fu_1233_p3;
wire   [16:0] sub_ln142_13_fu_1261_p2;
wire   [16:0] zext_ln142_13_fu_1277_p1;
wire   [37:0] shl_ln142_7_fu_1289_p3;
wire   [37:0] sub_ln142_14_fu_1305_p2;
wire   [15:0] tmp_69_fu_1311_p4;
wire   [16:0] zext_ln142_14_fu_1321_p1;
wire   [15:0] tmp_70_fu_1331_p4;
wire   [0:0] tmp_73_fu_1297_p3;
wire   [16:0] sub_ln142_15_fu_1325_p2;
wire   [16:0] zext_ln142_15_fu_1341_p1;
wire   [37:0] shl_ln142_8_fu_1353_p3;
wire   [37:0] sub_ln142_16_fu_1369_p2;
wire   [15:0] tmp_78_fu_1375_p4;
wire   [16:0] zext_ln142_16_fu_1385_p1;
wire   [15:0] tmp_79_fu_1395_p4;
wire   [0:0] tmp_83_fu_1361_p3;
wire   [16:0] sub_ln142_17_fu_1389_p2;
wire   [16:0] zext_ln142_17_fu_1405_p1;
wire   [37:0] shl_ln142_9_fu_1417_p3;
wire   [37:0] sub_ln142_18_fu_1433_p2;
wire   [15:0] tmp_87_fu_1439_p4;
wire   [16:0] zext_ln142_18_fu_1449_p1;
wire   [15:0] tmp_88_fu_1459_p4;
wire   [0:0] tmp_93_fu_1425_p3;
wire   [16:0] sub_ln142_19_fu_1453_p2;
wire   [16:0] zext_ln142_19_fu_1469_p1;
wire   [37:0] shl_ln142_s_fu_1481_p3;
wire   [37:0] sub_ln142_20_fu_1497_p2;
wire   [15:0] tmp_96_fu_1503_p4;
wire   [16:0] zext_ln142_20_fu_1513_p1;
wire   [15:0] tmp_97_fu_1523_p4;
wire   [0:0] tmp_103_fu_1489_p3;
wire   [16:0] sub_ln142_21_fu_1517_p2;
wire   [16:0] zext_ln142_21_fu_1533_p1;
wire   [37:0] shl_ln142_10_fu_1545_p3;
wire   [37:0] sub_ln142_22_fu_1561_p2;
wire   [15:0] tmp_105_fu_1567_p4;
wire   [16:0] zext_ln142_22_fu_1577_p1;
wire   [15:0] tmp_106_fu_1587_p4;
wire   [0:0] tmp_113_fu_1553_p3;
wire   [16:0] sub_ln142_23_fu_1581_p2;
wire   [16:0] zext_ln142_23_fu_1597_p1;
wire   [37:0] shl_ln142_11_fu_1609_p3;
wire   [37:0] sub_ln142_24_fu_1625_p2;
wire   [15:0] tmp_114_fu_1631_p4;
wire   [16:0] zext_ln142_24_fu_1641_p1;
wire   [15:0] tmp_115_fu_1651_p4;
wire   [0:0] tmp_125_fu_1617_p3;
wire   [16:0] sub_ln142_25_fu_1645_p2;
wire   [16:0] zext_ln142_25_fu_1661_p1;
wire   [37:0] shl_ln142_12_fu_1673_p3;
wire   [37:0] sub_ln142_26_fu_1689_p2;
wire   [15:0] tmp_123_fu_1695_p4;
wire   [16:0] zext_ln142_26_fu_1705_p1;
wire   [15:0] tmp_124_fu_1715_p4;
wire   [0:0] tmp_135_fu_1681_p3;
wire   [16:0] sub_ln142_27_fu_1709_p2;
wire   [16:0] zext_ln142_27_fu_1725_p1;
wire   [37:0] shl_ln142_13_fu_1737_p3;
wire   [37:0] sub_ln142_28_fu_1753_p2;
wire   [15:0] tmp_132_fu_1759_p4;
wire   [16:0] zext_ln142_28_fu_1769_p1;
wire   [15:0] tmp_133_fu_1779_p4;
wire   [0:0] tmp_145_fu_1745_p3;
wire   [16:0] sub_ln142_29_fu_1773_p2;
wire   [16:0] zext_ln142_29_fu_1789_p1;
wire   [37:0] shl_ln142_14_fu_1801_p3;
wire   [37:0] sub_ln142_30_fu_1817_p2;
wire   [15:0] tmp_141_fu_1823_p4;
wire   [16:0] zext_ln142_30_fu_1833_p1;
wire   [15:0] tmp_142_fu_1843_p4;
wire   [0:0] tmp_153_fu_1809_p3;
wire   [16:0] sub_ln142_31_fu_1837_p2;
wire   [16:0] zext_ln142_31_fu_1853_p1;
wire    ap_block_pp0_stage2_grp0;
wire  signed [47:0] sext_ln143_2_fu_1865_p1;
wire   [0:0] tmp_3_fu_1876_p3;
wire   [23:0] zext_ln143_fu_1892_p1;
wire   [23:0] add_ln143_fu_1896_p2;
wire   [0:0] tmp_5_fu_1901_p3;
wire   [0:0] tmp_4_fu_1884_p3;
wire   [0:0] xor_ln143_fu_1909_p2;
wire   [0:0] and_ln143_fu_1915_p2;
wire   [0:0] icmp_ln143_1_fu_1934_p2;
wire   [0:0] icmp_ln143_2_fu_1939_p2;
wire   [0:0] tmp_8_fu_1921_p3;
wire   [0:0] icmp_ln143_fu_1929_p2;
wire   [0:0] xor_ln143_1_fu_1952_p2;
wire   [0:0] and_ln143_1_fu_1958_p2;
wire   [0:0] select_ln143_fu_1944_p3;
wire   [0:0] xor_ln143_2_fu_1978_p2;
wire   [0:0] tmp_2_fu_1868_p3;
wire   [0:0] or_ln143_fu_1984_p2;
wire   [0:0] xor_ln143_3_fu_1990_p2;
wire   [0:0] select_ln143_1_fu_1964_p3;
wire   [0:0] and_ln143_2_fu_1972_p2;
wire   [0:0] and_ln143_4_fu_2002_p2;
wire   [0:0] or_ln143_32_fu_2008_p2;
wire   [0:0] xor_ln143_4_fu_2014_p2;
wire   [0:0] and_ln143_3_fu_1996_p2;
wire   [0:0] and_ln143_5_fu_2020_p2;
wire   [0:0] or_ln143_1_fu_2034_p2;
wire   [23:0] select_ln143_2_fu_2026_p3;
wire  signed [40:0] mul_ln143_1_fu_2054_p2;
wire  signed [47:0] sext_ln143_5_fu_2060_p1;
wire   [0:0] tmp_15_fu_2082_p3;
wire   [23:0] trunc_ln143_1_fu_2072_p4;
wire   [23:0] zext_ln143_2_fu_2098_p1;
wire   [23:0] add_ln143_1_fu_2102_p2;
wire   [0:0] tmp_17_fu_2108_p3;
wire   [0:0] tmp_16_fu_2090_p3;
wire   [0:0] xor_ln143_5_fu_2116_p2;
wire   [1:0] tmp_19_fu_2136_p4;
wire   [2:0] tmp_20_fu_2152_p4;
wire   [0:0] and_ln143_6_fu_2122_p2;
wire   [0:0] icmp_ln143_4_fu_2162_p2;
wire   [0:0] icmp_ln143_5_fu_2168_p2;
wire   [0:0] tmp_18_fu_2128_p3;
wire   [0:0] icmp_ln143_3_fu_2146_p2;
wire   [0:0] xor_ln143_6_fu_2182_p2;
wire   [0:0] and_ln143_7_fu_2188_p2;
wire   [0:0] select_ln143_4_fu_2174_p3;
wire   [0:0] xor_ln143_7_fu_2208_p2;
wire   [0:0] tmp_14_fu_2064_p3;
wire   [0:0] or_ln143_2_fu_2214_p2;
wire   [0:0] xor_ln143_8_fu_2220_p2;
wire   [0:0] select_ln143_5_fu_2194_p3;
wire   [0:0] and_ln143_8_fu_2202_p2;
wire   [0:0] and_ln143_10_fu_2232_p2;
wire   [0:0] or_ln143_33_fu_2238_p2;
wire   [0:0] xor_ln143_9_fu_2244_p2;
wire   [0:0] and_ln143_9_fu_2226_p2;
wire   [0:0] and_ln143_11_fu_2250_p2;
wire   [0:0] or_ln143_3_fu_2264_p2;
wire   [23:0] select_ln143_6_fu_2256_p3;
wire    ap_block_pp0_stage3_grp0;
wire  signed [40:0] mul_ln143_2_fu_2288_p2;
wire  signed [47:0] sext_ln143_8_fu_2294_p1;
wire   [0:0] tmp_25_fu_2316_p3;
wire   [23:0] trunc_ln143_2_fu_2306_p4;
wire   [23:0] zext_ln143_4_fu_2332_p1;
wire   [23:0] add_ln143_2_fu_2336_p2;
wire   [0:0] tmp_27_fu_2342_p3;
wire   [0:0] tmp_26_fu_2324_p3;
wire   [0:0] xor_ln143_10_fu_2350_p2;
wire   [1:0] tmp_29_fu_2370_p4;
wire   [2:0] tmp_30_fu_2386_p4;
wire   [0:0] and_ln143_12_fu_2356_p2;
wire   [0:0] icmp_ln143_7_fu_2396_p2;
wire   [0:0] icmp_ln143_8_fu_2402_p2;
wire   [0:0] tmp_28_fu_2362_p3;
wire   [0:0] icmp_ln143_6_fu_2380_p2;
wire   [0:0] xor_ln143_11_fu_2416_p2;
wire   [0:0] and_ln143_13_fu_2422_p2;
wire   [0:0] select_ln143_8_fu_2408_p3;
wire   [0:0] xor_ln143_12_fu_2442_p2;
wire   [0:0] tmp_24_fu_2298_p3;
wire   [0:0] or_ln143_4_fu_2448_p2;
wire   [0:0] xor_ln143_13_fu_2454_p2;
wire   [0:0] select_ln143_9_fu_2428_p3;
wire   [0:0] and_ln143_14_fu_2436_p2;
wire   [0:0] and_ln143_16_fu_2466_p2;
wire   [0:0] or_ln143_34_fu_2472_p2;
wire   [0:0] xor_ln143_14_fu_2478_p2;
wire   [0:0] and_ln143_15_fu_2460_p2;
wire   [0:0] and_ln143_17_fu_2484_p2;
wire   [0:0] or_ln143_5_fu_2498_p2;
wire   [23:0] select_ln143_10_fu_2490_p3;
wire    ap_block_pp0_stage4_grp0;
wire  signed [40:0] mul_ln143_3_fu_2522_p2;
wire  signed [47:0] sext_ln143_11_fu_2528_p1;
wire   [0:0] tmp_35_fu_2550_p3;
wire   [23:0] trunc_ln143_3_fu_2540_p4;
wire   [23:0] zext_ln143_6_fu_2566_p1;
wire   [23:0] add_ln143_3_fu_2570_p2;
wire   [0:0] tmp_37_fu_2576_p3;
wire   [0:0] tmp_36_fu_2558_p3;
wire   [0:0] xor_ln143_15_fu_2584_p2;
wire   [1:0] tmp_39_fu_2604_p4;
wire   [2:0] tmp_40_fu_2620_p4;
wire   [0:0] and_ln143_18_fu_2590_p2;
wire   [0:0] icmp_ln143_10_fu_2630_p2;
wire   [0:0] icmp_ln143_11_fu_2636_p2;
wire   [0:0] tmp_38_fu_2596_p3;
wire   [0:0] icmp_ln143_9_fu_2614_p2;
wire   [0:0] xor_ln143_16_fu_2650_p2;
wire   [0:0] and_ln143_19_fu_2656_p2;
wire   [0:0] select_ln143_12_fu_2642_p3;
wire   [0:0] xor_ln143_17_fu_2676_p2;
wire   [0:0] tmp_34_fu_2532_p3;
wire   [0:0] or_ln143_6_fu_2682_p2;
wire   [0:0] xor_ln143_18_fu_2688_p2;
wire   [0:0] select_ln143_13_fu_2662_p3;
wire   [0:0] and_ln143_20_fu_2670_p2;
wire   [0:0] and_ln143_22_fu_2700_p2;
wire   [0:0] or_ln143_35_fu_2706_p2;
wire   [0:0] xor_ln143_19_fu_2712_p2;
wire   [0:0] and_ln143_21_fu_2694_p2;
wire   [0:0] and_ln143_23_fu_2718_p2;
wire   [0:0] or_ln143_7_fu_2732_p2;
wire   [23:0] select_ln143_14_fu_2724_p3;
wire    ap_block_pp0_stage5_grp0;
wire  signed [40:0] mul_ln143_4_fu_2756_p2;
wire  signed [47:0] sext_ln143_14_fu_2762_p1;
wire   [0:0] tmp_45_fu_2784_p3;
wire   [23:0] trunc_ln143_4_fu_2774_p4;
wire   [23:0] zext_ln143_8_fu_2800_p1;
wire   [23:0] add_ln143_4_fu_2804_p2;
wire   [0:0] tmp_47_fu_2810_p3;
wire   [0:0] tmp_46_fu_2792_p3;
wire   [0:0] xor_ln143_20_fu_2818_p2;
wire   [1:0] tmp_49_fu_2838_p4;
wire   [2:0] tmp_50_fu_2854_p4;
wire   [0:0] and_ln143_24_fu_2824_p2;
wire   [0:0] icmp_ln143_13_fu_2864_p2;
wire   [0:0] icmp_ln143_14_fu_2870_p2;
wire   [0:0] tmp_48_fu_2830_p3;
wire   [0:0] icmp_ln143_12_fu_2848_p2;
wire   [0:0] xor_ln143_21_fu_2884_p2;
wire   [0:0] and_ln143_25_fu_2890_p2;
wire   [0:0] select_ln143_16_fu_2876_p3;
wire   [0:0] xor_ln143_22_fu_2910_p2;
wire   [0:0] tmp_44_fu_2766_p3;
wire   [0:0] or_ln143_8_fu_2916_p2;
wire   [0:0] xor_ln143_23_fu_2922_p2;
wire   [0:0] select_ln143_17_fu_2896_p3;
wire   [0:0] and_ln143_26_fu_2904_p2;
wire   [0:0] and_ln143_28_fu_2934_p2;
wire   [0:0] or_ln143_36_fu_2940_p2;
wire   [0:0] xor_ln143_24_fu_2946_p2;
wire   [0:0] and_ln143_27_fu_2928_p2;
wire   [0:0] and_ln143_29_fu_2952_p2;
wire   [0:0] or_ln143_9_fu_2966_p2;
wire   [23:0] select_ln143_18_fu_2958_p3;
wire    ap_block_pp0_stage6_grp0;
wire  signed [40:0] mul_ln143_5_fu_2990_p2;
wire  signed [47:0] sext_ln143_17_fu_2996_p1;
wire   [0:0] tmp_55_fu_3018_p3;
wire   [23:0] trunc_ln143_5_fu_3008_p4;
wire   [23:0] zext_ln143_10_fu_3034_p1;
wire   [23:0] add_ln143_5_fu_3038_p2;
wire   [0:0] tmp_57_fu_3044_p3;
wire   [0:0] tmp_56_fu_3026_p3;
wire   [0:0] xor_ln143_25_fu_3052_p2;
wire   [1:0] tmp_59_fu_3072_p4;
wire   [2:0] tmp_62_fu_3088_p4;
wire   [0:0] and_ln143_30_fu_3058_p2;
wire   [0:0] icmp_ln143_16_fu_3098_p2;
wire   [0:0] icmp_ln143_17_fu_3104_p2;
wire   [0:0] tmp_58_fu_3064_p3;
wire   [0:0] icmp_ln143_15_fu_3082_p2;
wire   [0:0] xor_ln143_26_fu_3118_p2;
wire   [0:0] and_ln143_31_fu_3124_p2;
wire   [0:0] select_ln143_20_fu_3110_p3;
wire   [0:0] xor_ln143_27_fu_3144_p2;
wire   [0:0] tmp_54_fu_3000_p3;
wire   [0:0] or_ln143_10_fu_3150_p2;
wire   [0:0] xor_ln143_28_fu_3156_p2;
wire   [0:0] select_ln143_21_fu_3130_p3;
wire   [0:0] and_ln143_32_fu_3138_p2;
wire   [0:0] and_ln143_34_fu_3168_p2;
wire   [0:0] or_ln143_37_fu_3174_p2;
wire   [0:0] xor_ln143_29_fu_3180_p2;
wire   [0:0] and_ln143_33_fu_3162_p2;
wire   [0:0] and_ln143_35_fu_3186_p2;
wire   [0:0] or_ln143_11_fu_3200_p2;
wire   [23:0] select_ln143_22_fu_3192_p3;
wire    ap_block_pp0_stage7_grp0;
wire  signed [40:0] mul_ln143_6_fu_3224_p2;
wire  signed [47:0] sext_ln143_20_fu_3230_p1;
wire   [0:0] tmp_65_fu_3252_p3;
wire   [23:0] trunc_ln143_6_fu_3242_p4;
wire   [23:0] zext_ln143_12_fu_3268_p1;
wire   [23:0] add_ln143_6_fu_3272_p2;
wire   [0:0] tmp_67_fu_3278_p3;
wire   [0:0] tmp_66_fu_3260_p3;
wire   [0:0] xor_ln143_30_fu_3286_p2;
wire   [1:0] tmp_71_fu_3306_p4;
wire   [2:0] tmp_72_fu_3322_p4;
wire   [0:0] and_ln143_36_fu_3292_p2;
wire   [0:0] icmp_ln143_19_fu_3332_p2;
wire   [0:0] icmp_ln143_20_fu_3338_p2;
wire   [0:0] tmp_68_fu_3298_p3;
wire   [0:0] icmp_ln143_18_fu_3316_p2;
wire   [0:0] xor_ln143_31_fu_3352_p2;
wire   [0:0] and_ln143_37_fu_3358_p2;
wire   [0:0] select_ln143_24_fu_3344_p3;
wire   [0:0] xor_ln143_32_fu_3378_p2;
wire   [0:0] tmp_64_fu_3234_p3;
wire   [0:0] or_ln143_12_fu_3384_p2;
wire   [0:0] xor_ln143_33_fu_3390_p2;
wire   [0:0] select_ln143_25_fu_3364_p3;
wire   [0:0] and_ln143_38_fu_3372_p2;
wire   [0:0] and_ln143_40_fu_3402_p2;
wire   [0:0] or_ln143_38_fu_3408_p2;
wire   [0:0] xor_ln143_34_fu_3414_p2;
wire   [0:0] and_ln143_39_fu_3396_p2;
wire   [0:0] and_ln143_41_fu_3420_p2;
wire   [0:0] or_ln143_13_fu_3434_p2;
wire   [23:0] select_ln143_26_fu_3426_p3;
wire    ap_block_pp0_stage8_grp0;
wire  signed [40:0] mul_ln143_7_fu_3458_p2;
wire  signed [47:0] sext_ln143_23_fu_3464_p1;
wire   [0:0] tmp_75_fu_3486_p3;
wire   [23:0] trunc_ln143_7_fu_3476_p4;
wire   [23:0] zext_ln143_14_fu_3502_p1;
wire   [23:0] add_ln143_7_fu_3506_p2;
wire   [0:0] tmp_77_fu_3512_p3;
wire   [0:0] tmp_76_fu_3494_p3;
wire   [0:0] xor_ln143_35_fu_3520_p2;
wire   [1:0] tmp_81_fu_3540_p4;
wire   [2:0] tmp_82_fu_3556_p4;
wire   [0:0] and_ln143_42_fu_3526_p2;
wire   [0:0] icmp_ln143_22_fu_3566_p2;
wire   [0:0] icmp_ln143_23_fu_3572_p2;
wire   [0:0] tmp_80_fu_3532_p3;
wire   [0:0] icmp_ln143_21_fu_3550_p2;
wire   [0:0] xor_ln143_36_fu_3586_p2;
wire   [0:0] and_ln143_43_fu_3592_p2;
wire   [0:0] select_ln143_28_fu_3578_p3;
wire   [0:0] xor_ln143_37_fu_3612_p2;
wire   [0:0] tmp_74_fu_3468_p3;
wire   [0:0] or_ln143_14_fu_3618_p2;
wire   [0:0] xor_ln143_38_fu_3624_p2;
wire   [0:0] select_ln143_29_fu_3598_p3;
wire   [0:0] and_ln143_44_fu_3606_p2;
wire   [0:0] and_ln143_46_fu_3636_p2;
wire   [0:0] or_ln143_39_fu_3642_p2;
wire   [0:0] xor_ln143_39_fu_3648_p2;
wire   [0:0] and_ln143_45_fu_3630_p2;
wire   [0:0] and_ln143_47_fu_3654_p2;
wire   [0:0] or_ln143_15_fu_3668_p2;
wire   [23:0] select_ln143_30_fu_3660_p3;
wire    ap_block_pp0_stage9_grp0;
wire  signed [40:0] mul_ln143_8_fu_3692_p2;
wire  signed [47:0] sext_ln143_26_fu_3698_p1;
wire   [0:0] tmp_85_fu_3720_p3;
wire   [23:0] trunc_ln143_8_fu_3710_p4;
wire   [23:0] zext_ln143_16_fu_3736_p1;
wire   [23:0] add_ln143_8_fu_3740_p2;
wire   [0:0] tmp_89_fu_3746_p3;
wire   [0:0] tmp_86_fu_3728_p3;
wire   [0:0] xor_ln143_40_fu_3754_p2;
wire   [1:0] tmp_91_fu_3774_p4;
wire   [2:0] tmp_92_fu_3790_p4;
wire   [0:0] and_ln143_48_fu_3760_p2;
wire   [0:0] icmp_ln143_25_fu_3800_p2;
wire   [0:0] icmp_ln143_26_fu_3806_p2;
wire   [0:0] tmp_90_fu_3766_p3;
wire   [0:0] icmp_ln143_24_fu_3784_p2;
wire   [0:0] xor_ln143_41_fu_3820_p2;
wire   [0:0] and_ln143_49_fu_3826_p2;
wire   [0:0] select_ln143_32_fu_3812_p3;
wire   [0:0] xor_ln143_42_fu_3846_p2;
wire   [0:0] tmp_84_fu_3702_p3;
wire   [0:0] or_ln143_16_fu_3852_p2;
wire   [0:0] xor_ln143_43_fu_3858_p2;
wire   [0:0] select_ln143_33_fu_3832_p3;
wire   [0:0] and_ln143_50_fu_3840_p2;
wire   [0:0] and_ln143_52_fu_3870_p2;
wire   [0:0] or_ln143_40_fu_3876_p2;
wire   [0:0] xor_ln143_44_fu_3882_p2;
wire   [0:0] and_ln143_51_fu_3864_p2;
wire   [0:0] and_ln143_53_fu_3888_p2;
wire   [0:0] or_ln143_17_fu_3902_p2;
wire   [23:0] select_ln143_34_fu_3894_p3;
wire    ap_block_pp0_stage10_grp0;
wire  signed [40:0] mul_ln143_9_fu_3926_p2;
wire  signed [47:0] sext_ln143_29_fu_3932_p1;
wire   [0:0] tmp_95_fu_3954_p3;
wire   [23:0] trunc_ln143_9_fu_3944_p4;
wire   [23:0] zext_ln143_18_fu_3970_p1;
wire   [23:0] add_ln143_9_fu_3974_p2;
wire   [0:0] tmp_99_fu_3980_p3;
wire   [0:0] tmp_98_fu_3962_p3;
wire   [0:0] xor_ln143_45_fu_3988_p2;
wire   [1:0] tmp_101_fu_4008_p4;
wire   [2:0] tmp_102_fu_4024_p4;
wire   [0:0] and_ln143_54_fu_3994_p2;
wire   [0:0] icmp_ln143_28_fu_4034_p2;
wire   [0:0] icmp_ln143_29_fu_4040_p2;
wire   [0:0] tmp_100_fu_4000_p3;
wire   [0:0] icmp_ln143_27_fu_4018_p2;
wire   [0:0] xor_ln143_46_fu_4054_p2;
wire   [0:0] and_ln143_55_fu_4060_p2;
wire   [0:0] select_ln143_36_fu_4046_p3;
wire   [0:0] xor_ln143_47_fu_4080_p2;
wire   [0:0] tmp_94_fu_3936_p3;
wire   [0:0] or_ln143_18_fu_4086_p2;
wire   [0:0] xor_ln143_48_fu_4092_p2;
wire   [0:0] select_ln143_37_fu_4066_p3;
wire   [0:0] and_ln143_56_fu_4074_p2;
wire   [0:0] and_ln143_58_fu_4104_p2;
wire   [0:0] or_ln143_41_fu_4110_p2;
wire   [0:0] xor_ln143_49_fu_4116_p2;
wire   [0:0] and_ln143_57_fu_4098_p2;
wire   [0:0] and_ln143_59_fu_4122_p2;
wire   [0:0] or_ln143_19_fu_4136_p2;
wire   [23:0] select_ln143_38_fu_4128_p3;
wire    ap_block_pp0_stage11_grp0;
wire  signed [40:0] mul_ln143_10_fu_4160_p2;
wire  signed [47:0] sext_ln143_32_fu_4166_p1;
wire   [0:0] tmp_107_fu_4188_p3;
wire   [23:0] trunc_ln143_s_fu_4178_p4;
wire   [23:0] zext_ln143_20_fu_4204_p1;
wire   [23:0] add_ln143_10_fu_4208_p2;
wire   [0:0] tmp_109_fu_4214_p3;
wire   [0:0] tmp_108_fu_4196_p3;
wire   [0:0] xor_ln143_50_fu_4222_p2;
wire   [1:0] tmp_111_fu_4242_p4;
wire   [2:0] tmp_112_fu_4258_p4;
wire   [0:0] and_ln143_60_fu_4228_p2;
wire   [0:0] icmp_ln143_31_fu_4268_p2;
wire   [0:0] icmp_ln143_32_fu_4274_p2;
wire   [0:0] tmp_110_fu_4234_p3;
wire   [0:0] icmp_ln143_30_fu_4252_p2;
wire   [0:0] xor_ln143_51_fu_4288_p2;
wire   [0:0] and_ln143_61_fu_4294_p2;
wire   [0:0] select_ln143_40_fu_4280_p3;
wire   [0:0] xor_ln143_52_fu_4314_p2;
wire   [0:0] tmp_104_fu_4170_p3;
wire   [0:0] or_ln143_20_fu_4320_p2;
wire   [0:0] xor_ln143_53_fu_4326_p2;
wire   [0:0] select_ln143_41_fu_4300_p3;
wire   [0:0] and_ln143_62_fu_4308_p2;
wire   [0:0] and_ln143_64_fu_4338_p2;
wire   [0:0] or_ln143_42_fu_4344_p2;
wire   [0:0] xor_ln143_54_fu_4350_p2;
wire   [0:0] and_ln143_63_fu_4332_p2;
wire   [0:0] and_ln143_65_fu_4356_p2;
wire   [0:0] or_ln143_21_fu_4370_p2;
wire   [23:0] select_ln143_42_fu_4362_p3;
wire    ap_block_pp0_stage12_grp0;
wire  signed [40:0] mul_ln143_11_fu_4394_p2;
wire  signed [47:0] sext_ln143_35_fu_4400_p1;
wire   [0:0] tmp_117_fu_4422_p3;
wire   [23:0] trunc_ln143_10_fu_4412_p4;
wire   [23:0] zext_ln143_22_fu_4438_p1;
wire   [23:0] add_ln143_11_fu_4442_p2;
wire   [0:0] tmp_119_fu_4448_p3;
wire   [0:0] tmp_118_fu_4430_p3;
wire   [0:0] xor_ln143_55_fu_4456_p2;
wire   [1:0] tmp_121_fu_4476_p4;
wire   [2:0] tmp_122_fu_4492_p4;
wire   [0:0] and_ln143_66_fu_4462_p2;
wire   [0:0] icmp_ln143_34_fu_4502_p2;
wire   [0:0] icmp_ln143_35_fu_4508_p2;
wire   [0:0] tmp_120_fu_4468_p3;
wire   [0:0] icmp_ln143_33_fu_4486_p2;
wire   [0:0] xor_ln143_56_fu_4522_p2;
wire   [0:0] and_ln143_67_fu_4528_p2;
wire   [0:0] select_ln143_44_fu_4514_p3;
wire   [0:0] xor_ln143_57_fu_4548_p2;
wire   [0:0] tmp_116_fu_4404_p3;
wire   [0:0] or_ln143_22_fu_4554_p2;
wire   [0:0] xor_ln143_58_fu_4560_p2;
wire   [0:0] select_ln143_45_fu_4534_p3;
wire   [0:0] and_ln143_68_fu_4542_p2;
wire   [0:0] and_ln143_70_fu_4572_p2;
wire   [0:0] or_ln143_43_fu_4578_p2;
wire   [0:0] xor_ln143_59_fu_4584_p2;
wire   [0:0] and_ln143_69_fu_4566_p2;
wire   [0:0] and_ln143_71_fu_4590_p2;
wire   [0:0] or_ln143_23_fu_4604_p2;
wire   [23:0] select_ln143_46_fu_4596_p3;
wire    ap_block_pp0_stage13_grp0;
wire  signed [40:0] mul_ln143_12_fu_4628_p2;
wire  signed [47:0] sext_ln143_38_fu_4634_p1;
wire   [0:0] tmp_127_fu_4656_p3;
wire   [23:0] trunc_ln143_11_fu_4646_p4;
wire   [23:0] zext_ln143_24_fu_4672_p1;
wire   [23:0] add_ln143_12_fu_4676_p2;
wire   [0:0] tmp_129_fu_4682_p3;
wire   [0:0] tmp_128_fu_4664_p3;
wire   [0:0] xor_ln143_60_fu_4690_p2;
wire   [1:0] tmp_131_fu_4710_p4;
wire   [2:0] tmp_134_fu_4726_p4;
wire   [0:0] and_ln143_72_fu_4696_p2;
wire   [0:0] icmp_ln143_37_fu_4736_p2;
wire   [0:0] icmp_ln143_38_fu_4742_p2;
wire   [0:0] tmp_130_fu_4702_p3;
wire   [0:0] icmp_ln143_36_fu_4720_p2;
wire   [0:0] xor_ln143_61_fu_4756_p2;
wire   [0:0] and_ln143_73_fu_4762_p2;
wire   [0:0] select_ln143_48_fu_4748_p3;
wire   [0:0] xor_ln143_62_fu_4782_p2;
wire   [0:0] tmp_126_fu_4638_p3;
wire   [0:0] or_ln143_24_fu_4788_p2;
wire   [0:0] xor_ln143_63_fu_4794_p2;
wire   [0:0] select_ln143_49_fu_4768_p3;
wire   [0:0] and_ln143_74_fu_4776_p2;
wire   [0:0] and_ln143_76_fu_4806_p2;
wire   [0:0] or_ln143_44_fu_4812_p2;
wire   [0:0] xor_ln143_64_fu_4818_p2;
wire   [0:0] and_ln143_75_fu_4800_p2;
wire   [0:0] and_ln143_77_fu_4824_p2;
wire   [0:0] or_ln143_25_fu_4838_p2;
wire   [23:0] select_ln143_50_fu_4830_p3;
wire    ap_block_pp0_stage14_grp0;
wire  signed [40:0] mul_ln143_13_fu_4862_p2;
wire  signed [47:0] sext_ln143_41_fu_4868_p1;
wire   [0:0] tmp_137_fu_4890_p3;
wire   [23:0] trunc_ln143_12_fu_4880_p4;
wire   [23:0] zext_ln143_26_fu_4906_p1;
wire   [23:0] add_ln143_13_fu_4910_p2;
wire   [0:0] tmp_139_fu_4916_p3;
wire   [0:0] tmp_138_fu_4898_p3;
wire   [0:0] xor_ln143_65_fu_4924_p2;
wire   [1:0] tmp_143_fu_4944_p4;
wire   [2:0] tmp_144_fu_4960_p4;
wire   [0:0] and_ln143_78_fu_4930_p2;
wire   [0:0] icmp_ln143_40_fu_4970_p2;
wire   [0:0] icmp_ln143_41_fu_4976_p2;
wire   [0:0] tmp_140_fu_4936_p3;
wire   [0:0] icmp_ln143_39_fu_4954_p2;
wire   [0:0] xor_ln143_66_fu_4990_p2;
wire   [0:0] and_ln143_79_fu_4996_p2;
wire   [0:0] select_ln143_52_fu_4982_p3;
wire   [0:0] xor_ln143_67_fu_5016_p2;
wire   [0:0] tmp_136_fu_4872_p3;
wire   [0:0] or_ln143_26_fu_5022_p2;
wire   [0:0] xor_ln143_68_fu_5028_p2;
wire   [0:0] select_ln143_53_fu_5002_p3;
wire   [0:0] and_ln143_80_fu_5010_p2;
wire   [0:0] and_ln143_82_fu_5040_p2;
wire   [0:0] or_ln143_45_fu_5046_p2;
wire   [0:0] xor_ln143_69_fu_5052_p2;
wire   [0:0] and_ln143_81_fu_5034_p2;
wire   [0:0] and_ln143_83_fu_5058_p2;
wire   [0:0] or_ln143_27_fu_5072_p2;
wire   [23:0] select_ln143_54_fu_5064_p3;
wire    ap_block_pp0_stage15_grp0;
wire  signed [40:0] mul_ln143_14_fu_5096_p2;
wire  signed [47:0] sext_ln143_44_fu_5102_p1;
wire   [0:0] tmp_147_fu_5124_p3;
wire   [23:0] trunc_ln143_13_fu_5114_p4;
wire   [23:0] zext_ln143_28_fu_5140_p1;
wire   [23:0] add_ln143_14_fu_5144_p2;
wire   [0:0] tmp_149_fu_5150_p3;
wire   [0:0] tmp_148_fu_5132_p3;
wire   [0:0] xor_ln143_70_fu_5158_p2;
wire   [1:0] tmp_151_fu_5178_p4;
wire   [2:0] tmp_152_fu_5194_p4;
wire   [0:0] and_ln143_84_fu_5164_p2;
wire   [0:0] icmp_ln143_43_fu_5204_p2;
wire   [0:0] icmp_ln143_44_fu_5210_p2;
wire   [0:0] tmp_150_fu_5170_p3;
wire   [0:0] icmp_ln143_42_fu_5188_p2;
wire   [0:0] xor_ln143_71_fu_5224_p2;
wire   [0:0] and_ln143_85_fu_5230_p2;
wire   [0:0] select_ln143_56_fu_5216_p3;
wire   [0:0] xor_ln143_72_fu_5250_p2;
wire   [0:0] tmp_146_fu_5106_p3;
wire   [0:0] or_ln143_28_fu_5256_p2;
wire   [0:0] xor_ln143_73_fu_5262_p2;
wire   [0:0] select_ln143_57_fu_5236_p3;
wire   [0:0] and_ln143_86_fu_5244_p2;
wire   [0:0] and_ln143_88_fu_5274_p2;
wire   [0:0] or_ln143_46_fu_5280_p2;
wire   [0:0] xor_ln143_74_fu_5286_p2;
wire   [0:0] and_ln143_87_fu_5268_p2;
wire   [0:0] and_ln143_89_fu_5292_p2;
wire   [0:0] or_ln143_29_fu_5306_p2;
wire   [23:0] select_ln143_58_fu_5298_p3;
wire    ap_block_pp0_stage0_grp0;
wire  signed [40:0] mul_ln143_15_fu_5330_p2;
wire  signed [47:0] sext_ln143_47_fu_5336_p1;
wire   [0:0] tmp_155_fu_5358_p3;
wire   [23:0] trunc_ln143_14_fu_5348_p4;
wire   [23:0] zext_ln143_30_fu_5374_p1;
wire   [23:0] add_ln143_15_fu_5378_p2;
wire   [0:0] tmp_157_fu_5384_p3;
wire   [0:0] tmp_156_fu_5366_p3;
wire   [0:0] xor_ln143_75_fu_5392_p2;
wire   [1:0] tmp_159_fu_5412_p4;
wire   [2:0] tmp_160_fu_5428_p4;
wire   [0:0] and_ln143_90_fu_5398_p2;
wire   [0:0] icmp_ln143_46_fu_5438_p2;
wire   [0:0] icmp_ln143_47_fu_5444_p2;
wire   [0:0] tmp_158_fu_5404_p3;
wire   [0:0] icmp_ln143_45_fu_5422_p2;
wire   [0:0] xor_ln143_76_fu_5458_p2;
wire   [0:0] and_ln143_91_fu_5464_p2;
wire   [0:0] select_ln143_60_fu_5450_p3;
wire   [0:0] xor_ln143_77_fu_5484_p2;
wire   [0:0] tmp_154_fu_5340_p3;
wire   [0:0] or_ln143_30_fu_5490_p2;
wire   [0:0] xor_ln143_78_fu_5496_p2;
wire   [0:0] select_ln143_61_fu_5470_p3;
wire   [0:0] and_ln143_92_fu_5478_p2;
wire   [0:0] and_ln143_94_fu_5508_p2;
wire   [0:0] or_ln143_47_fu_5514_p2;
wire   [0:0] xor_ln143_79_fu_5520_p2;
wire   [0:0] and_ln143_93_fu_5502_p2;
wire   [0:0] and_ln143_95_fu_5526_p2;
wire   [0:0] or_ln143_31_fu_5540_p2;
wire   [23:0] select_ln143_62_fu_5532_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 j_fu_188 = 7'd0;
#0 i_fu_192 = 9'd0;
#0 indvar_flatten6_fu_196 = 11'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U122(
    .din0(scale_fu_853_p3),
    .din1(tmp_local_q0),
    .dout(mul_ln143_fu_869_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U123(
    .din0(scale_1_reg_5773),
    .din1(tmp_local_1_load_reg_5778),
    .dout(mul_ln143_1_fu_2054_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U124(
    .din0(scale_2_reg_5783),
    .din1(tmp_local_2_load_reg_5788),
    .dout(mul_ln143_2_fu_2288_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U125(
    .din0(scale_3_reg_5793),
    .din1(tmp_local_3_load_reg_5798),
    .dout(mul_ln143_3_fu_2522_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U126(
    .din0(scale_4_reg_5803),
    .din1(tmp_local_4_load_reg_5808),
    .dout(mul_ln143_4_fu_2756_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U127(
    .din0(scale_5_reg_5813),
    .din1(tmp_local_5_load_reg_5818),
    .dout(mul_ln143_5_fu_2990_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U128(
    .din0(scale_6_reg_5823),
    .din1(tmp_local_6_load_reg_5828),
    .dout(mul_ln143_6_fu_3224_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U129(
    .din0(scale_7_reg_5833),
    .din1(tmp_local_7_load_reg_5838),
    .dout(mul_ln143_7_fu_3458_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U130(
    .din0(scale_8_reg_5843),
    .din1(tmp_local_8_load_reg_5848),
    .dout(mul_ln143_8_fu_3692_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U131(
    .din0(scale_9_reg_5853),
    .din1(tmp_local_9_load_reg_5858),
    .dout(mul_ln143_9_fu_3926_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U132(
    .din0(scale_10_reg_5863),
    .din1(tmp_local_10_load_reg_5868),
    .dout(mul_ln143_10_fu_4160_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U133(
    .din0(scale_11_reg_5873),
    .din1(tmp_local_11_load_reg_5878),
    .dout(mul_ln143_11_fu_4394_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U134(
    .din0(scale_12_reg_5883),
    .din1(tmp_local_12_load_reg_5888),
    .dout(mul_ln143_12_fu_4628_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U135(
    .din0(scale_13_reg_5893),
    .din1(tmp_local_13_load_reg_5898),
    .dout(mul_ln143_13_fu_4862_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U136(
    .din0(scale_14_reg_5903),
    .din1(tmp_local_14_load_reg_5908),
    .dout(mul_ln143_14_fu_5096_p2)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U137(
    .din0(scale_15_reg_5913),
    .din1(tmp_local_15_load_reg_5918),
    .dout(mul_ln143_15_fu_5330_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp0)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp0)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp0)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp0)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln138_fu_652_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_192 <= select_ln138_1_fu_706_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_192 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln138_fu_652_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_196 <= add_ln138_1_fu_658_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_196 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln138_fu_652_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_188 <= add_ln139_fu_776_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_188 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln138_reg_5583 <= icmp_ln138_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        mul_ln143_reg_5752 <= mul_ln143_fu_869_p2;
        scale_10_reg_5863 <= scale_10_fu_1537_p3;
        scale_11_reg_5873 <= scale_11_fu_1601_p3;
        scale_12_reg_5883 <= scale_12_fu_1665_p3;
        scale_13_reg_5893 <= scale_13_fu_1729_p3;
        scale_14_reg_5903 <= scale_14_fu_1793_p3;
        scale_15_reg_5913 <= scale_15_fu_1857_p3;
        scale_1_reg_5773 <= scale_1_fu_961_p3;
        scale_2_reg_5783 <= scale_2_fu_1025_p3;
        scale_3_reg_5793 <= scale_3_fu_1089_p3;
        scale_4_reg_5803 <= scale_4_fu_1153_p3;
        scale_5_reg_5813 <= scale_5_fu_1217_p3;
        scale_6_reg_5823 <= scale_6_fu_1281_p3;
        scale_7_reg_5833 <= scale_7_fu_1345_p3;
        scale_8_reg_5843 <= scale_8_fu_1409_p3;
        scale_9_reg_5853 <= scale_9_fu_1473_p3;
        tmp_10_reg_5767 <= {{mul_ln143_fu_869_p2[40:38]}};
        tmp_9_reg_5762 <= {{mul_ln143_fu_869_p2[40:39]}};
        tmp_local_10_load_reg_5868 <= tmp_local_10_q0;
        tmp_local_11_load_reg_5878 <= tmp_local_11_q0;
        tmp_local_12_load_reg_5888 <= tmp_local_12_q0;
        tmp_local_13_load_reg_5898 <= tmp_local_13_q0;
        tmp_local_14_load_reg_5908 <= tmp_local_14_q0;
        tmp_local_15_load_reg_5918 <= tmp_local_15_q0;
        tmp_local_1_load_reg_5778 <= tmp_local_1_q0;
        tmp_local_2_load_reg_5788 <= tmp_local_2_q0;
        tmp_local_3_load_reg_5798 <= tmp_local_3_q0;
        tmp_local_4_load_reg_5808 <= tmp_local_4_q0;
        tmp_local_5_load_reg_5818 <= tmp_local_5_q0;
        tmp_local_6_load_reg_5828 <= tmp_local_6_q0;
        tmp_local_7_load_reg_5838 <= tmp_local_7_q0;
        tmp_local_8_load_reg_5848 <= tmp_local_8_q0;
        tmp_local_9_load_reg_5858 <= tmp_local_9_q0;
        trunc_ln5_reg_5757 <= {{mul_ln143_fu_869_p2[37:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        select_ln143_11_reg_5933 <= select_ln143_11_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        select_ln143_15_reg_5938 <= select_ln143_15_fu_2738_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        select_ln143_19_reg_5943 <= select_ln143_19_fu_2972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        select_ln143_23_reg_5948 <= select_ln143_23_fu_3206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        select_ln143_27_reg_5953 <= select_ln143_27_fu_3440_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        select_ln143_31_reg_5958 <= select_ln143_31_fu_3674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        select_ln143_35_reg_5963 <= select_ln143_35_fu_3908_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))) begin
        select_ln143_39_reg_5968 <= select_ln143_39_fu_4142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        select_ln143_3_reg_5923 <= select_ln143_3_fu_2040_p3;
        select_ln143_7_reg_5928 <= select_ln143_7_fu_2270_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        select_ln143_43_reg_5973 <= select_ln143_43_fu_4376_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))) begin
        select_ln143_47_reg_5978 <= select_ln143_47_fu_4610_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        select_ln143_51_reg_5983 <= select_ln143_51_fu_4844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))) begin
        select_ln143_55_reg_5988 <= select_ln143_55_fu_5078_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        select_ln143_59_reg_5993 <= select_ln143_59_fu_5312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        select_ln143_63_reg_5998 <= select_ln143_63_fu_5546_p3;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_grp12)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_grp10)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_grp8)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_grp6)) | ((1'b1 
    == ap_CS_fsm_pp0_stage7) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp5)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_grp1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (1'b0 == ap_block_pp0_stage2_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp14)))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln138_reg_5583 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_192;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_196;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_188;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001_grp16))) begin
        m_axi_C_0_WDATA = zext_ln143_31_fu_5558_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001_grp15))) begin
        m_axi_C_0_WDATA = zext_ln143_29_fu_5554_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001_grp14))) begin
        m_axi_C_0_WDATA = zext_ln143_27_fu_5320_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_01001_grp13))) begin
        m_axi_C_0_WDATA = zext_ln143_25_fu_5086_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_01001_grp12))) begin
        m_axi_C_0_WDATA = zext_ln143_23_fu_4852_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_01001_grp11))) begin
        m_axi_C_0_WDATA = zext_ln143_21_fu_4618_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_01001_grp10))) begin
        m_axi_C_0_WDATA = zext_ln143_19_fu_4384_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_01001_grp9))) begin
        m_axi_C_0_WDATA = zext_ln143_17_fu_4150_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_01001_grp8))) begin
        m_axi_C_0_WDATA = zext_ln143_15_fu_3916_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_01001_grp7))) begin
        m_axi_C_0_WDATA = zext_ln143_13_fu_3682_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_01001_grp6))) begin
        m_axi_C_0_WDATA = zext_ln143_11_fu_3448_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001_grp5))) begin
        m_axi_C_0_WDATA = zext_ln143_9_fu_3214_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001_grp4))) begin
        m_axi_C_0_WDATA = zext_ln143_7_fu_2980_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001_grp3))) begin
        m_axi_C_0_WDATA = zext_ln143_5_fu_2746_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001_grp2))) begin
        m_axi_C_0_WDATA = zext_ln143_3_fu_2512_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001_grp1))) begin
        m_axi_C_0_WDATA = zext_ln143_1_fu_2278_p1;
    end else begin
        m_axi_C_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001_grp12)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001_grp10)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001_grp8)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 
    == ap_block_pp0_stage8_11001_grp6)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp5)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln138_reg_5583 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp15)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp14)))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_10_ce0_local = 1'b1;
    end else begin
        tmp_local_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_11_ce0_local = 1'b1;
    end else begin
        tmp_local_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_12_ce0_local = 1'b1;
    end else begin
        tmp_local_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_13_ce0_local = 1'b1;
    end else begin
        tmp_local_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_14_ce0_local = 1'b1;
    end else begin
        tmp_local_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_15_ce0_local = 1'b1;
    end else begin
        tmp_local_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_1_ce0_local = 1'b1;
    end else begin
        tmp_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_2_ce0_local = 1'b1;
    end else begin
        tmp_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_3_ce0_local = 1'b1;
    end else begin
        tmp_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_4_ce0_local = 1'b1;
    end else begin
        tmp_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_5_ce0_local = 1'b1;
    end else begin
        tmp_local_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_6_ce0_local = 1'b1;
    end else begin
        tmp_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_7_ce0_local = 1'b1;
    end else begin
        tmp_local_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_8_ce0_local = 1'b1;
    end else begin
        tmp_local_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_9_ce0_local = 1'b1;
    end else begin
        tmp_local_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_local_ce0_local = 1'b1;
    end else begin
        tmp_local_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln138_1_fu_658_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 11'd1);

assign add_ln138_fu_680_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln139_fu_776_p2 = (zext_ln138_fu_702_p1 + 7'd16);

assign add_ln143_10_fu_4208_p2 = (trunc_ln143_s_fu_4178_p4 + zext_ln143_20_fu_4204_p1);

assign add_ln143_11_fu_4442_p2 = (trunc_ln143_10_fu_4412_p4 + zext_ln143_22_fu_4438_p1);

assign add_ln143_12_fu_4676_p2 = (trunc_ln143_11_fu_4646_p4 + zext_ln143_24_fu_4672_p1);

assign add_ln143_13_fu_4910_p2 = (trunc_ln143_12_fu_4880_p4 + zext_ln143_26_fu_4906_p1);

assign add_ln143_14_fu_5144_p2 = (trunc_ln143_13_fu_5114_p4 + zext_ln143_28_fu_5140_p1);

assign add_ln143_15_fu_5378_p2 = (trunc_ln143_14_fu_5348_p4 + zext_ln143_30_fu_5374_p1);

assign add_ln143_1_fu_2102_p2 = (trunc_ln143_1_fu_2072_p4 + zext_ln143_2_fu_2098_p1);

assign add_ln143_2_fu_2336_p2 = (trunc_ln143_2_fu_2306_p4 + zext_ln143_4_fu_2332_p1);

assign add_ln143_3_fu_2570_p2 = (trunc_ln143_3_fu_2540_p4 + zext_ln143_6_fu_2566_p1);

assign add_ln143_4_fu_2804_p2 = (trunc_ln143_4_fu_2774_p4 + zext_ln143_8_fu_2800_p1);

assign add_ln143_5_fu_3038_p2 = (trunc_ln143_5_fu_3008_p4 + zext_ln143_10_fu_3034_p1);

assign add_ln143_6_fu_3272_p2 = (trunc_ln143_6_fu_3242_p4 + zext_ln143_12_fu_3268_p1);

assign add_ln143_7_fu_3506_p2 = (trunc_ln143_7_fu_3476_p4 + zext_ln143_14_fu_3502_p1);

assign add_ln143_8_fu_3740_p2 = (trunc_ln143_8_fu_3710_p4 + zext_ln143_16_fu_3736_p1);

assign add_ln143_9_fu_3974_p2 = (trunc_ln143_9_fu_3944_p4 + zext_ln143_18_fu_3970_p1);

assign add_ln143_fu_1896_p2 = (trunc_ln5_reg_5757 + zext_ln143_fu_1892_p1);

assign and_ln143_10_fu_2232_p2 = (tmp_17_fu_2108_p3 & select_ln143_5_fu_2194_p3);

assign and_ln143_11_fu_2250_p2 = (xor_ln143_9_fu_2244_p2 & tmp_14_fu_2064_p3);

assign and_ln143_12_fu_2356_p2 = (xor_ln143_10_fu_2350_p2 & tmp_26_fu_2324_p3);

assign and_ln143_13_fu_2422_p2 = (xor_ln143_11_fu_2416_p2 & icmp_ln143_6_fu_2380_p2);

assign and_ln143_14_fu_2436_p2 = (icmp_ln143_7_fu_2396_p2 & and_ln143_12_fu_2356_p2);

assign and_ln143_15_fu_2460_p2 = (xor_ln143_13_fu_2454_p2 & or_ln143_4_fu_2448_p2);

assign and_ln143_16_fu_2466_p2 = (tmp_27_fu_2342_p3 & select_ln143_9_fu_2428_p3);

assign and_ln143_17_fu_2484_p2 = (xor_ln143_14_fu_2478_p2 & tmp_24_fu_2298_p3);

assign and_ln143_18_fu_2590_p2 = (xor_ln143_15_fu_2584_p2 & tmp_36_fu_2558_p3);

assign and_ln143_19_fu_2656_p2 = (xor_ln143_16_fu_2650_p2 & icmp_ln143_9_fu_2614_p2);

assign and_ln143_1_fu_1958_p2 = (xor_ln143_1_fu_1952_p2 & icmp_ln143_fu_1929_p2);

assign and_ln143_20_fu_2670_p2 = (icmp_ln143_10_fu_2630_p2 & and_ln143_18_fu_2590_p2);

assign and_ln143_21_fu_2694_p2 = (xor_ln143_18_fu_2688_p2 & or_ln143_6_fu_2682_p2);

assign and_ln143_22_fu_2700_p2 = (tmp_37_fu_2576_p3 & select_ln143_13_fu_2662_p3);

assign and_ln143_23_fu_2718_p2 = (xor_ln143_19_fu_2712_p2 & tmp_34_fu_2532_p3);

assign and_ln143_24_fu_2824_p2 = (xor_ln143_20_fu_2818_p2 & tmp_46_fu_2792_p3);

assign and_ln143_25_fu_2890_p2 = (xor_ln143_21_fu_2884_p2 & icmp_ln143_12_fu_2848_p2);

assign and_ln143_26_fu_2904_p2 = (icmp_ln143_13_fu_2864_p2 & and_ln143_24_fu_2824_p2);

assign and_ln143_27_fu_2928_p2 = (xor_ln143_23_fu_2922_p2 & or_ln143_8_fu_2916_p2);

assign and_ln143_28_fu_2934_p2 = (tmp_47_fu_2810_p3 & select_ln143_17_fu_2896_p3);

assign and_ln143_29_fu_2952_p2 = (xor_ln143_24_fu_2946_p2 & tmp_44_fu_2766_p3);

assign and_ln143_2_fu_1972_p2 = (icmp_ln143_1_fu_1934_p2 & and_ln143_fu_1915_p2);

assign and_ln143_30_fu_3058_p2 = (xor_ln143_25_fu_3052_p2 & tmp_56_fu_3026_p3);

assign and_ln143_31_fu_3124_p2 = (xor_ln143_26_fu_3118_p2 & icmp_ln143_15_fu_3082_p2);

assign and_ln143_32_fu_3138_p2 = (icmp_ln143_16_fu_3098_p2 & and_ln143_30_fu_3058_p2);

assign and_ln143_33_fu_3162_p2 = (xor_ln143_28_fu_3156_p2 & or_ln143_10_fu_3150_p2);

assign and_ln143_34_fu_3168_p2 = (tmp_57_fu_3044_p3 & select_ln143_21_fu_3130_p3);

assign and_ln143_35_fu_3186_p2 = (xor_ln143_29_fu_3180_p2 & tmp_54_fu_3000_p3);

assign and_ln143_36_fu_3292_p2 = (xor_ln143_30_fu_3286_p2 & tmp_66_fu_3260_p3);

assign and_ln143_37_fu_3358_p2 = (xor_ln143_31_fu_3352_p2 & icmp_ln143_18_fu_3316_p2);

assign and_ln143_38_fu_3372_p2 = (icmp_ln143_19_fu_3332_p2 & and_ln143_36_fu_3292_p2);

assign and_ln143_39_fu_3396_p2 = (xor_ln143_33_fu_3390_p2 & or_ln143_12_fu_3384_p2);

assign and_ln143_3_fu_1996_p2 = (xor_ln143_3_fu_1990_p2 & or_ln143_fu_1984_p2);

assign and_ln143_40_fu_3402_p2 = (tmp_67_fu_3278_p3 & select_ln143_25_fu_3364_p3);

assign and_ln143_41_fu_3420_p2 = (xor_ln143_34_fu_3414_p2 & tmp_64_fu_3234_p3);

assign and_ln143_42_fu_3526_p2 = (xor_ln143_35_fu_3520_p2 & tmp_76_fu_3494_p3);

assign and_ln143_43_fu_3592_p2 = (xor_ln143_36_fu_3586_p2 & icmp_ln143_21_fu_3550_p2);

assign and_ln143_44_fu_3606_p2 = (icmp_ln143_22_fu_3566_p2 & and_ln143_42_fu_3526_p2);

assign and_ln143_45_fu_3630_p2 = (xor_ln143_38_fu_3624_p2 & or_ln143_14_fu_3618_p2);

assign and_ln143_46_fu_3636_p2 = (tmp_77_fu_3512_p3 & select_ln143_29_fu_3598_p3);

assign and_ln143_47_fu_3654_p2 = (xor_ln143_39_fu_3648_p2 & tmp_74_fu_3468_p3);

assign and_ln143_48_fu_3760_p2 = (xor_ln143_40_fu_3754_p2 & tmp_86_fu_3728_p3);

assign and_ln143_49_fu_3826_p2 = (xor_ln143_41_fu_3820_p2 & icmp_ln143_24_fu_3784_p2);

assign and_ln143_4_fu_2002_p2 = (tmp_5_fu_1901_p3 & select_ln143_1_fu_1964_p3);

assign and_ln143_50_fu_3840_p2 = (icmp_ln143_25_fu_3800_p2 & and_ln143_48_fu_3760_p2);

assign and_ln143_51_fu_3864_p2 = (xor_ln143_43_fu_3858_p2 & or_ln143_16_fu_3852_p2);

assign and_ln143_52_fu_3870_p2 = (tmp_89_fu_3746_p3 & select_ln143_33_fu_3832_p3);

assign and_ln143_53_fu_3888_p2 = (xor_ln143_44_fu_3882_p2 & tmp_84_fu_3702_p3);

assign and_ln143_54_fu_3994_p2 = (xor_ln143_45_fu_3988_p2 & tmp_98_fu_3962_p3);

assign and_ln143_55_fu_4060_p2 = (xor_ln143_46_fu_4054_p2 & icmp_ln143_27_fu_4018_p2);

assign and_ln143_56_fu_4074_p2 = (icmp_ln143_28_fu_4034_p2 & and_ln143_54_fu_3994_p2);

assign and_ln143_57_fu_4098_p2 = (xor_ln143_48_fu_4092_p2 & or_ln143_18_fu_4086_p2);

assign and_ln143_58_fu_4104_p2 = (tmp_99_fu_3980_p3 & select_ln143_37_fu_4066_p3);

assign and_ln143_59_fu_4122_p2 = (xor_ln143_49_fu_4116_p2 & tmp_94_fu_3936_p3);

assign and_ln143_5_fu_2020_p2 = (xor_ln143_4_fu_2014_p2 & tmp_2_fu_1868_p3);

assign and_ln143_60_fu_4228_p2 = (xor_ln143_50_fu_4222_p2 & tmp_108_fu_4196_p3);

assign and_ln143_61_fu_4294_p2 = (xor_ln143_51_fu_4288_p2 & icmp_ln143_30_fu_4252_p2);

assign and_ln143_62_fu_4308_p2 = (icmp_ln143_31_fu_4268_p2 & and_ln143_60_fu_4228_p2);

assign and_ln143_63_fu_4332_p2 = (xor_ln143_53_fu_4326_p2 & or_ln143_20_fu_4320_p2);

assign and_ln143_64_fu_4338_p2 = (tmp_109_fu_4214_p3 & select_ln143_41_fu_4300_p3);

assign and_ln143_65_fu_4356_p2 = (xor_ln143_54_fu_4350_p2 & tmp_104_fu_4170_p3);

assign and_ln143_66_fu_4462_p2 = (xor_ln143_55_fu_4456_p2 & tmp_118_fu_4430_p3);

assign and_ln143_67_fu_4528_p2 = (xor_ln143_56_fu_4522_p2 & icmp_ln143_33_fu_4486_p2);

assign and_ln143_68_fu_4542_p2 = (icmp_ln143_34_fu_4502_p2 & and_ln143_66_fu_4462_p2);

assign and_ln143_69_fu_4566_p2 = (xor_ln143_58_fu_4560_p2 & or_ln143_22_fu_4554_p2);

assign and_ln143_6_fu_2122_p2 = (xor_ln143_5_fu_2116_p2 & tmp_16_fu_2090_p3);

assign and_ln143_70_fu_4572_p2 = (tmp_119_fu_4448_p3 & select_ln143_45_fu_4534_p3);

assign and_ln143_71_fu_4590_p2 = (xor_ln143_59_fu_4584_p2 & tmp_116_fu_4404_p3);

assign and_ln143_72_fu_4696_p2 = (xor_ln143_60_fu_4690_p2 & tmp_128_fu_4664_p3);

assign and_ln143_73_fu_4762_p2 = (xor_ln143_61_fu_4756_p2 & icmp_ln143_36_fu_4720_p2);

assign and_ln143_74_fu_4776_p2 = (icmp_ln143_37_fu_4736_p2 & and_ln143_72_fu_4696_p2);

assign and_ln143_75_fu_4800_p2 = (xor_ln143_63_fu_4794_p2 & or_ln143_24_fu_4788_p2);

assign and_ln143_76_fu_4806_p2 = (tmp_129_fu_4682_p3 & select_ln143_49_fu_4768_p3);

assign and_ln143_77_fu_4824_p2 = (xor_ln143_64_fu_4818_p2 & tmp_126_fu_4638_p3);

assign and_ln143_78_fu_4930_p2 = (xor_ln143_65_fu_4924_p2 & tmp_138_fu_4898_p3);

assign and_ln143_79_fu_4996_p2 = (xor_ln143_66_fu_4990_p2 & icmp_ln143_39_fu_4954_p2);

assign and_ln143_7_fu_2188_p2 = (xor_ln143_6_fu_2182_p2 & icmp_ln143_3_fu_2146_p2);

assign and_ln143_80_fu_5010_p2 = (icmp_ln143_40_fu_4970_p2 & and_ln143_78_fu_4930_p2);

assign and_ln143_81_fu_5034_p2 = (xor_ln143_68_fu_5028_p2 & or_ln143_26_fu_5022_p2);

assign and_ln143_82_fu_5040_p2 = (tmp_139_fu_4916_p3 & select_ln143_53_fu_5002_p3);

assign and_ln143_83_fu_5058_p2 = (xor_ln143_69_fu_5052_p2 & tmp_136_fu_4872_p3);

assign and_ln143_84_fu_5164_p2 = (xor_ln143_70_fu_5158_p2 & tmp_148_fu_5132_p3);

assign and_ln143_85_fu_5230_p2 = (xor_ln143_71_fu_5224_p2 & icmp_ln143_42_fu_5188_p2);

assign and_ln143_86_fu_5244_p2 = (icmp_ln143_43_fu_5204_p2 & and_ln143_84_fu_5164_p2);

assign and_ln143_87_fu_5268_p2 = (xor_ln143_73_fu_5262_p2 & or_ln143_28_fu_5256_p2);

assign and_ln143_88_fu_5274_p2 = (tmp_149_fu_5150_p3 & select_ln143_57_fu_5236_p3);

assign and_ln143_89_fu_5292_p2 = (xor_ln143_74_fu_5286_p2 & tmp_146_fu_5106_p3);

assign and_ln143_8_fu_2202_p2 = (icmp_ln143_4_fu_2162_p2 & and_ln143_6_fu_2122_p2);

assign and_ln143_90_fu_5398_p2 = (xor_ln143_75_fu_5392_p2 & tmp_156_fu_5366_p3);

assign and_ln143_91_fu_5464_p2 = (xor_ln143_76_fu_5458_p2 & icmp_ln143_45_fu_5422_p2);

assign and_ln143_92_fu_5478_p2 = (icmp_ln143_46_fu_5438_p2 & and_ln143_90_fu_5398_p2);

assign and_ln143_93_fu_5502_p2 = (xor_ln143_78_fu_5496_p2 & or_ln143_30_fu_5490_p2);

assign and_ln143_94_fu_5508_p2 = (tmp_157_fu_5384_p3 & select_ln143_61_fu_5470_p3);

assign and_ln143_95_fu_5526_p2 = (xor_ln143_79_fu_5520_p2 & tmp_154_fu_5340_p3);

assign and_ln143_9_fu_2226_p2 = (xor_ln143_8_fu_2220_p2 & or_ln143_2_fu_2214_p2);

assign and_ln143_fu_1915_p2 = (xor_ln143_fu_1909_p2 & tmp_4_fu_1884_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp14 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_01001_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_grp8 = ((1'b1 == ap_block_state11_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage10_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b1 == ap_block_state11_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_01001_grp9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_grp9 = ((1'b1 == ap_block_state12_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage11_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b1 == ap_block_state12_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_01001_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001_grp10 = ((1'b1 == ap_block_state13_io_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage12_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b1 == ap_block_state13_io_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage12_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_01001_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_grp11 = ((1'b1 == ap_block_state14_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage13_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((1'b1 == ap_block_state14_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage13_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_01001_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_grp12 = ((1'b1 == ap_block_state15_io_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage14_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b1 == ap_block_state15_io_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage14_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_01001_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_grp13 = ((1'b1 == ap_block_state16_io_grp13) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage15_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b1 == ap_block_state16_io_grp13) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage15_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp15 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp16 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp1 = ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp2 = ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp3 = ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp4 = ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp6 = ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_grp7 = ((1'b1 == ap_block_state10_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage9_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b1 == ap_block_state10_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage9_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_io_grp7 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state11_io_grp8 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state12_io_grp9 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io_grp10 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io_grp11 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io_grp12 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io_grp13 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state4_io_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state5_io_grp2 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state6_io_grp3 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state7_io_grp4 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state8_io_grp5 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

always @ (*) begin
    ap_block_state9_io_grp6 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln138_reg_5583 == 1'd0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = zext_ln139_fu_728_p1;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_11_address0 = zext_ln139_fu_728_p1;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_12_address0 = zext_ln139_fu_728_p1;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_13_address0 = zext_ln139_fu_728_p1;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_14_address0 = zext_ln139_fu_728_p1;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_15_address0 = zext_ln139_fu_728_p1;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_1_address0 = zext_ln139_fu_728_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_2_address0 = zext_ln139_fu_728_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_3_address0 = zext_ln139_fu_728_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_4_address0 = zext_ln139_fu_728_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_5_address0 = zext_ln139_fu_728_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_6_address0 = zext_ln139_fu_728_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_7_address0 = zext_ln139_fu_728_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_8_address0 = zext_ln139_fu_728_p1;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_9_address0 = zext_ln139_fu_728_p1;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_address0 = zext_ln139_fu_728_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign empty_fu_670_p1 = ap_sig_allocacmp_j_load[5:0];

assign icmp_ln138_fu_652_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln143_10_fu_2630_p2 = ((tmp_40_fu_2620_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_11_fu_2636_p2 = ((tmp_40_fu_2620_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_12_fu_2848_p2 = ((tmp_49_fu_2838_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_13_fu_2864_p2 = ((tmp_50_fu_2854_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_14_fu_2870_p2 = ((tmp_50_fu_2854_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_15_fu_3082_p2 = ((tmp_59_fu_3072_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_16_fu_3098_p2 = ((tmp_62_fu_3088_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_17_fu_3104_p2 = ((tmp_62_fu_3088_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_18_fu_3316_p2 = ((tmp_71_fu_3306_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_19_fu_3332_p2 = ((tmp_72_fu_3322_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_1_fu_1934_p2 = ((tmp_10_reg_5767 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_20_fu_3338_p2 = ((tmp_72_fu_3322_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_21_fu_3550_p2 = ((tmp_81_fu_3540_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_22_fu_3566_p2 = ((tmp_82_fu_3556_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_23_fu_3572_p2 = ((tmp_82_fu_3556_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_24_fu_3784_p2 = ((tmp_91_fu_3774_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_25_fu_3800_p2 = ((tmp_92_fu_3790_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_26_fu_3806_p2 = ((tmp_92_fu_3790_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_27_fu_4018_p2 = ((tmp_101_fu_4008_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_28_fu_4034_p2 = ((tmp_102_fu_4024_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_29_fu_4040_p2 = ((tmp_102_fu_4024_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_2_fu_1939_p2 = ((tmp_10_reg_5767 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_30_fu_4252_p2 = ((tmp_111_fu_4242_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_31_fu_4268_p2 = ((tmp_112_fu_4258_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_32_fu_4274_p2 = ((tmp_112_fu_4258_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_33_fu_4486_p2 = ((tmp_121_fu_4476_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_34_fu_4502_p2 = ((tmp_122_fu_4492_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_35_fu_4508_p2 = ((tmp_122_fu_4492_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_36_fu_4720_p2 = ((tmp_131_fu_4710_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_37_fu_4736_p2 = ((tmp_134_fu_4726_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_38_fu_4742_p2 = ((tmp_134_fu_4726_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_39_fu_4954_p2 = ((tmp_143_fu_4944_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_3_fu_2146_p2 = ((tmp_19_fu_2136_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_40_fu_4970_p2 = ((tmp_144_fu_4960_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_41_fu_4976_p2 = ((tmp_144_fu_4960_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_42_fu_5188_p2 = ((tmp_151_fu_5178_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_43_fu_5204_p2 = ((tmp_152_fu_5194_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_44_fu_5210_p2 = ((tmp_152_fu_5194_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_45_fu_5422_p2 = ((tmp_159_fu_5412_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_46_fu_5438_p2 = ((tmp_160_fu_5428_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_47_fu_5444_p2 = ((tmp_160_fu_5428_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_4_fu_2162_p2 = ((tmp_20_fu_2152_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_5_fu_2168_p2 = ((tmp_20_fu_2152_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_6_fu_2380_p2 = ((tmp_29_fu_2370_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_7_fu_2396_p2 = ((tmp_30_fu_2386_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln143_8_fu_2402_p2 = ((tmp_30_fu_2386_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_9_fu_2614_p2 = ((tmp_39_fu_2604_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_1929_p2 = ((tmp_9_reg_5762 == 2'd3) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_718_p4 = {{select_ln138_fu_694_p3[5:4]}};

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln143_10_fu_3150_p2 = (xor_ln143_27_fu_3144_p2 | tmp_57_fu_3044_p3);

assign or_ln143_11_fu_3200_p2 = (and_ln143_35_fu_3186_p2 | and_ln143_33_fu_3162_p2);

assign or_ln143_12_fu_3384_p2 = (xor_ln143_32_fu_3378_p2 | tmp_67_fu_3278_p3);

assign or_ln143_13_fu_3434_p2 = (and_ln143_41_fu_3420_p2 | and_ln143_39_fu_3396_p2);

assign or_ln143_14_fu_3618_p2 = (xor_ln143_37_fu_3612_p2 | tmp_77_fu_3512_p3);

assign or_ln143_15_fu_3668_p2 = (and_ln143_47_fu_3654_p2 | and_ln143_45_fu_3630_p2);

assign or_ln143_16_fu_3852_p2 = (xor_ln143_42_fu_3846_p2 | tmp_89_fu_3746_p3);

assign or_ln143_17_fu_3902_p2 = (and_ln143_53_fu_3888_p2 | and_ln143_51_fu_3864_p2);

assign or_ln143_18_fu_4086_p2 = (xor_ln143_47_fu_4080_p2 | tmp_99_fu_3980_p3);

assign or_ln143_19_fu_4136_p2 = (and_ln143_59_fu_4122_p2 | and_ln143_57_fu_4098_p2);

assign or_ln143_1_fu_2034_p2 = (and_ln143_5_fu_2020_p2 | and_ln143_3_fu_1996_p2);

assign or_ln143_20_fu_4320_p2 = (xor_ln143_52_fu_4314_p2 | tmp_109_fu_4214_p3);

assign or_ln143_21_fu_4370_p2 = (and_ln143_65_fu_4356_p2 | and_ln143_63_fu_4332_p2);

assign or_ln143_22_fu_4554_p2 = (xor_ln143_57_fu_4548_p2 | tmp_119_fu_4448_p3);

assign or_ln143_23_fu_4604_p2 = (and_ln143_71_fu_4590_p2 | and_ln143_69_fu_4566_p2);

assign or_ln143_24_fu_4788_p2 = (xor_ln143_62_fu_4782_p2 | tmp_129_fu_4682_p3);

assign or_ln143_25_fu_4838_p2 = (and_ln143_77_fu_4824_p2 | and_ln143_75_fu_4800_p2);

assign or_ln143_26_fu_5022_p2 = (xor_ln143_67_fu_5016_p2 | tmp_139_fu_4916_p3);

assign or_ln143_27_fu_5072_p2 = (and_ln143_83_fu_5058_p2 | and_ln143_81_fu_5034_p2);

assign or_ln143_28_fu_5256_p2 = (xor_ln143_72_fu_5250_p2 | tmp_149_fu_5150_p3);

assign or_ln143_29_fu_5306_p2 = (and_ln143_89_fu_5292_p2 | and_ln143_87_fu_5268_p2);

assign or_ln143_2_fu_2214_p2 = (xor_ln143_7_fu_2208_p2 | tmp_17_fu_2108_p3);

assign or_ln143_30_fu_5490_p2 = (xor_ln143_77_fu_5484_p2 | tmp_157_fu_5384_p3);

assign or_ln143_31_fu_5540_p2 = (and_ln143_95_fu_5526_p2 | and_ln143_93_fu_5502_p2);

assign or_ln143_32_fu_2008_p2 = (and_ln143_4_fu_2002_p2 | and_ln143_2_fu_1972_p2);

assign or_ln143_33_fu_2238_p2 = (and_ln143_8_fu_2202_p2 | and_ln143_10_fu_2232_p2);

assign or_ln143_34_fu_2472_p2 = (and_ln143_16_fu_2466_p2 | and_ln143_14_fu_2436_p2);

assign or_ln143_35_fu_2706_p2 = (and_ln143_22_fu_2700_p2 | and_ln143_20_fu_2670_p2);

assign or_ln143_36_fu_2940_p2 = (and_ln143_28_fu_2934_p2 | and_ln143_26_fu_2904_p2);

assign or_ln143_37_fu_3174_p2 = (and_ln143_34_fu_3168_p2 | and_ln143_32_fu_3138_p2);

assign or_ln143_38_fu_3408_p2 = (and_ln143_40_fu_3402_p2 | and_ln143_38_fu_3372_p2);

assign or_ln143_39_fu_3642_p2 = (and_ln143_46_fu_3636_p2 | and_ln143_44_fu_3606_p2);

assign or_ln143_3_fu_2264_p2 = (and_ln143_9_fu_2226_p2 | and_ln143_11_fu_2250_p2);

assign or_ln143_40_fu_3876_p2 = (and_ln143_52_fu_3870_p2 | and_ln143_50_fu_3840_p2);

assign or_ln143_41_fu_4110_p2 = (and_ln143_58_fu_4104_p2 | and_ln143_56_fu_4074_p2);

assign or_ln143_42_fu_4344_p2 = (and_ln143_64_fu_4338_p2 | and_ln143_62_fu_4308_p2);

assign or_ln143_43_fu_4578_p2 = (and_ln143_70_fu_4572_p2 | and_ln143_68_fu_4542_p2);

assign or_ln143_44_fu_4812_p2 = (and_ln143_76_fu_4806_p2 | and_ln143_74_fu_4776_p2);

assign or_ln143_45_fu_5046_p2 = (and_ln143_82_fu_5040_p2 | and_ln143_80_fu_5010_p2);

assign or_ln143_46_fu_5280_p2 = (and_ln143_88_fu_5274_p2 | and_ln143_86_fu_5244_p2);

assign or_ln143_47_fu_5514_p2 = (and_ln143_94_fu_5508_p2 | and_ln143_92_fu_5478_p2);

assign or_ln143_4_fu_2448_p2 = (xor_ln143_12_fu_2442_p2 | tmp_27_fu_2342_p3);

assign or_ln143_5_fu_2498_p2 = (and_ln143_17_fu_2484_p2 | and_ln143_15_fu_2460_p2);

assign or_ln143_6_fu_2682_p2 = (xor_ln143_17_fu_2676_p2 | tmp_37_fu_2576_p3);

assign or_ln143_7_fu_2732_p2 = (and_ln143_23_fu_2718_p2 | and_ln143_21_fu_2694_p2);

assign or_ln143_8_fu_2916_p2 = (xor_ln143_22_fu_2910_p2 | tmp_47_fu_2810_p3);

assign or_ln143_9_fu_2966_p2 = (and_ln143_29_fu_2952_p2 | and_ln143_27_fu_2928_p2);

assign or_ln143_fu_1984_p2 = (xor_ln143_2_fu_1978_p2 | tmp_5_fu_1901_p3);

assign scale_10_fu_1537_p3 = ((tmp_103_fu_1489_p3[0:0] == 1'b1) ? sub_ln142_21_fu_1517_p2 : zext_ln142_21_fu_1533_p1);

assign scale_11_fu_1601_p3 = ((tmp_113_fu_1553_p3[0:0] == 1'b1) ? sub_ln142_23_fu_1581_p2 : zext_ln142_23_fu_1597_p1);

assign scale_12_fu_1665_p3 = ((tmp_125_fu_1617_p3[0:0] == 1'b1) ? sub_ln142_25_fu_1645_p2 : zext_ln142_25_fu_1661_p1);

assign scale_13_fu_1729_p3 = ((tmp_135_fu_1681_p3[0:0] == 1'b1) ? sub_ln142_27_fu_1709_p2 : zext_ln142_27_fu_1725_p1);

assign scale_14_fu_1793_p3 = ((tmp_145_fu_1745_p3[0:0] == 1'b1) ? sub_ln142_29_fu_1773_p2 : zext_ln142_29_fu_1789_p1);

assign scale_15_fu_1857_p3 = ((tmp_153_fu_1809_p3[0:0] == 1'b1) ? sub_ln142_31_fu_1837_p2 : zext_ln142_31_fu_1853_p1);

assign scale_1_fu_961_p3 = ((tmp_11_fu_913_p3[0:0] == 1'b1) ? sub_ln142_3_fu_941_p2 : zext_ln142_3_fu_957_p1);

assign scale_2_fu_1025_p3 = ((tmp_21_fu_977_p3[0:0] == 1'b1) ? sub_ln142_5_fu_1005_p2 : zext_ln142_5_fu_1021_p1);

assign scale_3_fu_1089_p3 = ((tmp_31_fu_1041_p3[0:0] == 1'b1) ? sub_ln142_7_fu_1069_p2 : zext_ln142_7_fu_1085_p1);

assign scale_4_fu_1153_p3 = ((tmp_41_fu_1105_p3[0:0] == 1'b1) ? sub_ln142_9_fu_1133_p2 : zext_ln142_9_fu_1149_p1);

assign scale_5_fu_1217_p3 = ((tmp_53_fu_1169_p3[0:0] == 1'b1) ? sub_ln142_11_fu_1197_p2 : zext_ln142_11_fu_1213_p1);

assign scale_6_fu_1281_p3 = ((tmp_63_fu_1233_p3[0:0] == 1'b1) ? sub_ln142_13_fu_1261_p2 : zext_ln142_13_fu_1277_p1);

assign scale_7_fu_1345_p3 = ((tmp_73_fu_1297_p3[0:0] == 1'b1) ? sub_ln142_15_fu_1325_p2 : zext_ln142_15_fu_1341_p1);

assign scale_8_fu_1409_p3 = ((tmp_83_fu_1361_p3[0:0] == 1'b1) ? sub_ln142_17_fu_1389_p2 : zext_ln142_17_fu_1405_p1);

assign scale_9_fu_1473_p3 = ((tmp_93_fu_1425_p3[0:0] == 1'b1) ? sub_ln142_19_fu_1453_p2 : zext_ln142_19_fu_1469_p1);

assign scale_fu_853_p3 = ((tmp_1_fu_805_p3[0:0] == 1'b1) ? sub_ln142_1_fu_833_p2 : zext_ln142_1_fu_849_p1);

assign select_ln138_1_fu_706_p3 = ((tmp_fu_686_p3[0:0] == 1'b1) ? add_ln138_fu_680_p2 : ap_sig_allocacmp_i_load);

assign select_ln138_fu_694_p3 = ((tmp_fu_686_p3[0:0] == 1'b1) ? 6'd0 : empty_fu_670_p1);

assign select_ln143_10_fu_2490_p3 = ((and_ln143_15_fu_2460_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_11_fu_2504_p3 = ((or_ln143_5_fu_2498_p2[0:0] == 1'b1) ? select_ln143_10_fu_2490_p3 : add_ln143_2_fu_2336_p2);

assign select_ln143_12_fu_2642_p3 = ((and_ln143_18_fu_2590_p2[0:0] == 1'b1) ? icmp_ln143_10_fu_2630_p2 : icmp_ln143_11_fu_2636_p2);

assign select_ln143_13_fu_2662_p3 = ((and_ln143_18_fu_2590_p2[0:0] == 1'b1) ? and_ln143_19_fu_2656_p2 : icmp_ln143_10_fu_2630_p2);

assign select_ln143_14_fu_2724_p3 = ((and_ln143_21_fu_2694_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_15_fu_2738_p3 = ((or_ln143_7_fu_2732_p2[0:0] == 1'b1) ? select_ln143_14_fu_2724_p3 : add_ln143_3_fu_2570_p2);

assign select_ln143_16_fu_2876_p3 = ((and_ln143_24_fu_2824_p2[0:0] == 1'b1) ? icmp_ln143_13_fu_2864_p2 : icmp_ln143_14_fu_2870_p2);

assign select_ln143_17_fu_2896_p3 = ((and_ln143_24_fu_2824_p2[0:0] == 1'b1) ? and_ln143_25_fu_2890_p2 : icmp_ln143_13_fu_2864_p2);

assign select_ln143_18_fu_2958_p3 = ((and_ln143_27_fu_2928_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_19_fu_2972_p3 = ((or_ln143_9_fu_2966_p2[0:0] == 1'b1) ? select_ln143_18_fu_2958_p3 : add_ln143_4_fu_2804_p2);

assign select_ln143_1_fu_1964_p3 = ((and_ln143_fu_1915_p2[0:0] == 1'b1) ? and_ln143_1_fu_1958_p2 : icmp_ln143_1_fu_1934_p2);

assign select_ln143_20_fu_3110_p3 = ((and_ln143_30_fu_3058_p2[0:0] == 1'b1) ? icmp_ln143_16_fu_3098_p2 : icmp_ln143_17_fu_3104_p2);

assign select_ln143_21_fu_3130_p3 = ((and_ln143_30_fu_3058_p2[0:0] == 1'b1) ? and_ln143_31_fu_3124_p2 : icmp_ln143_16_fu_3098_p2);

assign select_ln143_22_fu_3192_p3 = ((and_ln143_33_fu_3162_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_23_fu_3206_p3 = ((or_ln143_11_fu_3200_p2[0:0] == 1'b1) ? select_ln143_22_fu_3192_p3 : add_ln143_5_fu_3038_p2);

assign select_ln143_24_fu_3344_p3 = ((and_ln143_36_fu_3292_p2[0:0] == 1'b1) ? icmp_ln143_19_fu_3332_p2 : icmp_ln143_20_fu_3338_p2);

assign select_ln143_25_fu_3364_p3 = ((and_ln143_36_fu_3292_p2[0:0] == 1'b1) ? and_ln143_37_fu_3358_p2 : icmp_ln143_19_fu_3332_p2);

assign select_ln143_26_fu_3426_p3 = ((and_ln143_39_fu_3396_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_27_fu_3440_p3 = ((or_ln143_13_fu_3434_p2[0:0] == 1'b1) ? select_ln143_26_fu_3426_p3 : add_ln143_6_fu_3272_p2);

assign select_ln143_28_fu_3578_p3 = ((and_ln143_42_fu_3526_p2[0:0] == 1'b1) ? icmp_ln143_22_fu_3566_p2 : icmp_ln143_23_fu_3572_p2);

assign select_ln143_29_fu_3598_p3 = ((and_ln143_42_fu_3526_p2[0:0] == 1'b1) ? and_ln143_43_fu_3592_p2 : icmp_ln143_22_fu_3566_p2);

assign select_ln143_2_fu_2026_p3 = ((and_ln143_3_fu_1996_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_30_fu_3660_p3 = ((and_ln143_45_fu_3630_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_31_fu_3674_p3 = ((or_ln143_15_fu_3668_p2[0:0] == 1'b1) ? select_ln143_30_fu_3660_p3 : add_ln143_7_fu_3506_p2);

assign select_ln143_32_fu_3812_p3 = ((and_ln143_48_fu_3760_p2[0:0] == 1'b1) ? icmp_ln143_25_fu_3800_p2 : icmp_ln143_26_fu_3806_p2);

assign select_ln143_33_fu_3832_p3 = ((and_ln143_48_fu_3760_p2[0:0] == 1'b1) ? and_ln143_49_fu_3826_p2 : icmp_ln143_25_fu_3800_p2);

assign select_ln143_34_fu_3894_p3 = ((and_ln143_51_fu_3864_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_35_fu_3908_p3 = ((or_ln143_17_fu_3902_p2[0:0] == 1'b1) ? select_ln143_34_fu_3894_p3 : add_ln143_8_fu_3740_p2);

assign select_ln143_36_fu_4046_p3 = ((and_ln143_54_fu_3994_p2[0:0] == 1'b1) ? icmp_ln143_28_fu_4034_p2 : icmp_ln143_29_fu_4040_p2);

assign select_ln143_37_fu_4066_p3 = ((and_ln143_54_fu_3994_p2[0:0] == 1'b1) ? and_ln143_55_fu_4060_p2 : icmp_ln143_28_fu_4034_p2);

assign select_ln143_38_fu_4128_p3 = ((and_ln143_57_fu_4098_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_39_fu_4142_p3 = ((or_ln143_19_fu_4136_p2[0:0] == 1'b1) ? select_ln143_38_fu_4128_p3 : add_ln143_9_fu_3974_p2);

assign select_ln143_3_fu_2040_p3 = ((or_ln143_1_fu_2034_p2[0:0] == 1'b1) ? select_ln143_2_fu_2026_p3 : add_ln143_fu_1896_p2);

assign select_ln143_40_fu_4280_p3 = ((and_ln143_60_fu_4228_p2[0:0] == 1'b1) ? icmp_ln143_31_fu_4268_p2 : icmp_ln143_32_fu_4274_p2);

assign select_ln143_41_fu_4300_p3 = ((and_ln143_60_fu_4228_p2[0:0] == 1'b1) ? and_ln143_61_fu_4294_p2 : icmp_ln143_31_fu_4268_p2);

assign select_ln143_42_fu_4362_p3 = ((and_ln143_63_fu_4332_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_43_fu_4376_p3 = ((or_ln143_21_fu_4370_p2[0:0] == 1'b1) ? select_ln143_42_fu_4362_p3 : add_ln143_10_fu_4208_p2);

assign select_ln143_44_fu_4514_p3 = ((and_ln143_66_fu_4462_p2[0:0] == 1'b1) ? icmp_ln143_34_fu_4502_p2 : icmp_ln143_35_fu_4508_p2);

assign select_ln143_45_fu_4534_p3 = ((and_ln143_66_fu_4462_p2[0:0] == 1'b1) ? and_ln143_67_fu_4528_p2 : icmp_ln143_34_fu_4502_p2);

assign select_ln143_46_fu_4596_p3 = ((and_ln143_69_fu_4566_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_47_fu_4610_p3 = ((or_ln143_23_fu_4604_p2[0:0] == 1'b1) ? select_ln143_46_fu_4596_p3 : add_ln143_11_fu_4442_p2);

assign select_ln143_48_fu_4748_p3 = ((and_ln143_72_fu_4696_p2[0:0] == 1'b1) ? icmp_ln143_37_fu_4736_p2 : icmp_ln143_38_fu_4742_p2);

assign select_ln143_49_fu_4768_p3 = ((and_ln143_72_fu_4696_p2[0:0] == 1'b1) ? and_ln143_73_fu_4762_p2 : icmp_ln143_37_fu_4736_p2);

assign select_ln143_4_fu_2174_p3 = ((and_ln143_6_fu_2122_p2[0:0] == 1'b1) ? icmp_ln143_4_fu_2162_p2 : icmp_ln143_5_fu_2168_p2);

assign select_ln143_50_fu_4830_p3 = ((and_ln143_75_fu_4800_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_51_fu_4844_p3 = ((or_ln143_25_fu_4838_p2[0:0] == 1'b1) ? select_ln143_50_fu_4830_p3 : add_ln143_12_fu_4676_p2);

assign select_ln143_52_fu_4982_p3 = ((and_ln143_78_fu_4930_p2[0:0] == 1'b1) ? icmp_ln143_40_fu_4970_p2 : icmp_ln143_41_fu_4976_p2);

assign select_ln143_53_fu_5002_p3 = ((and_ln143_78_fu_4930_p2[0:0] == 1'b1) ? and_ln143_79_fu_4996_p2 : icmp_ln143_40_fu_4970_p2);

assign select_ln143_54_fu_5064_p3 = ((and_ln143_81_fu_5034_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_55_fu_5078_p3 = ((or_ln143_27_fu_5072_p2[0:0] == 1'b1) ? select_ln143_54_fu_5064_p3 : add_ln143_13_fu_4910_p2);

assign select_ln143_56_fu_5216_p3 = ((and_ln143_84_fu_5164_p2[0:0] == 1'b1) ? icmp_ln143_43_fu_5204_p2 : icmp_ln143_44_fu_5210_p2);

assign select_ln143_57_fu_5236_p3 = ((and_ln143_84_fu_5164_p2[0:0] == 1'b1) ? and_ln143_85_fu_5230_p2 : icmp_ln143_43_fu_5204_p2);

assign select_ln143_58_fu_5298_p3 = ((and_ln143_87_fu_5268_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_59_fu_5312_p3 = ((or_ln143_29_fu_5306_p2[0:0] == 1'b1) ? select_ln143_58_fu_5298_p3 : add_ln143_14_fu_5144_p2);

assign select_ln143_5_fu_2194_p3 = ((and_ln143_6_fu_2122_p2[0:0] == 1'b1) ? and_ln143_7_fu_2188_p2 : icmp_ln143_4_fu_2162_p2);

assign select_ln143_60_fu_5450_p3 = ((and_ln143_90_fu_5398_p2[0:0] == 1'b1) ? icmp_ln143_46_fu_5438_p2 : icmp_ln143_47_fu_5444_p2);

assign select_ln143_61_fu_5470_p3 = ((and_ln143_90_fu_5398_p2[0:0] == 1'b1) ? and_ln143_91_fu_5464_p2 : icmp_ln143_46_fu_5438_p2);

assign select_ln143_62_fu_5532_p3 = ((and_ln143_93_fu_5502_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_63_fu_5546_p3 = ((or_ln143_31_fu_5540_p2[0:0] == 1'b1) ? select_ln143_62_fu_5532_p3 : add_ln143_15_fu_5378_p2);

assign select_ln143_6_fu_2256_p3 = ((and_ln143_9_fu_2226_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln143_7_fu_2270_p3 = ((or_ln143_3_fu_2264_p2[0:0] == 1'b1) ? select_ln143_6_fu_2256_p3 : add_ln143_1_fu_2102_p2);

assign select_ln143_8_fu_2408_p3 = ((and_ln143_12_fu_2356_p2[0:0] == 1'b1) ? icmp_ln143_7_fu_2396_p2 : icmp_ln143_8_fu_2402_p2);

assign select_ln143_9_fu_2428_p3 = ((and_ln143_12_fu_2356_p2[0:0] == 1'b1) ? and_ln143_13_fu_2422_p2 : icmp_ln143_7_fu_2396_p2);

assign select_ln143_fu_1944_p3 = ((and_ln143_fu_1915_p2[0:0] == 1'b1) ? icmp_ln143_1_fu_1934_p2 : icmp_ln143_2_fu_1939_p2);

assign sext_ln143_11_fu_2528_p1 = mul_ln143_3_fu_2522_p2;

assign sext_ln143_14_fu_2762_p1 = mul_ln143_4_fu_2756_p2;

assign sext_ln143_17_fu_2996_p1 = mul_ln143_5_fu_2990_p2;

assign sext_ln143_20_fu_3230_p1 = mul_ln143_6_fu_3224_p2;

assign sext_ln143_23_fu_3464_p1 = mul_ln143_7_fu_3458_p2;

assign sext_ln143_26_fu_3698_p1 = mul_ln143_8_fu_3692_p2;

assign sext_ln143_29_fu_3932_p1 = mul_ln143_9_fu_3926_p2;

assign sext_ln143_2_fu_1865_p1 = mul_ln143_reg_5752;

assign sext_ln143_32_fu_4166_p1 = mul_ln143_10_fu_4160_p2;

assign sext_ln143_35_fu_4400_p1 = mul_ln143_11_fu_4394_p2;

assign sext_ln143_38_fu_4634_p1 = mul_ln143_12_fu_4628_p2;

assign sext_ln143_41_fu_4868_p1 = mul_ln143_13_fu_4862_p2;

assign sext_ln143_44_fu_5102_p1 = mul_ln143_14_fu_5096_p2;

assign sext_ln143_47_fu_5336_p1 = mul_ln143_15_fu_5330_p2;

assign sext_ln143_5_fu_2060_p1 = mul_ln143_1_fu_2054_p2;

assign sext_ln143_8_fu_2294_p1 = mul_ln143_2_fu_2288_p2;

assign shl_ln142_10_fu_1545_p3 = {{col_sums_11_q0}, {14'd0}};

assign shl_ln142_11_fu_1609_p3 = {{col_sums_12_q0}, {14'd0}};

assign shl_ln142_12_fu_1673_p3 = {{col_sums_13_q0}, {14'd0}};

assign shl_ln142_13_fu_1737_p3 = {{col_sums_14_q0}, {14'd0}};

assign shl_ln142_14_fu_1801_p3 = {{col_sums_15_q0}, {14'd0}};

assign shl_ln142_1_fu_905_p3 = {{col_sums_1_q0}, {14'd0}};

assign shl_ln142_2_fu_969_p3 = {{col_sums_2_q0}, {14'd0}};

assign shl_ln142_3_fu_1033_p3 = {{col_sums_3_q0}, {14'd0}};

assign shl_ln142_4_fu_1097_p3 = {{col_sums_4_q0}, {14'd0}};

assign shl_ln142_5_fu_1161_p3 = {{col_sums_5_q0}, {14'd0}};

assign shl_ln142_6_fu_1225_p3 = {{col_sums_6_q0}, {14'd0}};

assign shl_ln142_7_fu_1289_p3 = {{col_sums_7_q0}, {14'd0}};

assign shl_ln142_8_fu_1353_p3 = {{col_sums_8_q0}, {14'd0}};

assign shl_ln142_9_fu_1417_p3 = {{col_sums_9_q0}, {14'd0}};

assign shl_ln142_s_fu_1481_p3 = {{col_sums_10_q0}, {14'd0}};

assign shl_ln_fu_797_p3 = {{col_sums_q0}, {14'd0}};

assign sub_ln142_10_fu_1177_p2 = (38'd0 - shl_ln142_5_fu_1161_p3);

assign sub_ln142_11_fu_1197_p2 = (17'd0 - zext_ln142_10_fu_1193_p1);

assign sub_ln142_12_fu_1241_p2 = (38'd0 - shl_ln142_6_fu_1225_p3);

assign sub_ln142_13_fu_1261_p2 = (17'd0 - zext_ln142_12_fu_1257_p1);

assign sub_ln142_14_fu_1305_p2 = (38'd0 - shl_ln142_7_fu_1289_p3);

assign sub_ln142_15_fu_1325_p2 = (17'd0 - zext_ln142_14_fu_1321_p1);

assign sub_ln142_16_fu_1369_p2 = (38'd0 - shl_ln142_8_fu_1353_p3);

assign sub_ln142_17_fu_1389_p2 = (17'd0 - zext_ln142_16_fu_1385_p1);

assign sub_ln142_18_fu_1433_p2 = (38'd0 - shl_ln142_9_fu_1417_p3);

assign sub_ln142_19_fu_1453_p2 = (17'd0 - zext_ln142_18_fu_1449_p1);

assign sub_ln142_1_fu_833_p2 = (17'd0 - zext_ln142_fu_829_p1);

assign sub_ln142_20_fu_1497_p2 = (38'd0 - shl_ln142_s_fu_1481_p3);

assign sub_ln142_21_fu_1517_p2 = (17'd0 - zext_ln142_20_fu_1513_p1);

assign sub_ln142_22_fu_1561_p2 = (38'd0 - shl_ln142_10_fu_1545_p3);

assign sub_ln142_23_fu_1581_p2 = (17'd0 - zext_ln142_22_fu_1577_p1);

assign sub_ln142_24_fu_1625_p2 = (38'd0 - shl_ln142_11_fu_1609_p3);

assign sub_ln142_25_fu_1645_p2 = (17'd0 - zext_ln142_24_fu_1641_p1);

assign sub_ln142_26_fu_1689_p2 = (38'd0 - shl_ln142_12_fu_1673_p3);

assign sub_ln142_27_fu_1709_p2 = (17'd0 - zext_ln142_26_fu_1705_p1);

assign sub_ln142_28_fu_1753_p2 = (38'd0 - shl_ln142_13_fu_1737_p3);

assign sub_ln142_29_fu_1773_p2 = (17'd0 - zext_ln142_28_fu_1769_p1);

assign sub_ln142_2_fu_921_p2 = (38'd0 - shl_ln142_1_fu_905_p3);

assign sub_ln142_30_fu_1817_p2 = (38'd0 - shl_ln142_14_fu_1801_p3);

assign sub_ln142_31_fu_1837_p2 = (17'd0 - zext_ln142_30_fu_1833_p1);

assign sub_ln142_3_fu_941_p2 = (17'd0 - zext_ln142_2_fu_937_p1);

assign sub_ln142_4_fu_985_p2 = (38'd0 - shl_ln142_2_fu_969_p3);

assign sub_ln142_5_fu_1005_p2 = (17'd0 - zext_ln142_4_fu_1001_p1);

assign sub_ln142_6_fu_1049_p2 = (38'd0 - shl_ln142_3_fu_1033_p3);

assign sub_ln142_7_fu_1069_p2 = (17'd0 - zext_ln142_6_fu_1065_p1);

assign sub_ln142_8_fu_1113_p2 = (38'd0 - shl_ln142_4_fu_1097_p3);

assign sub_ln142_9_fu_1133_p2 = (17'd0 - zext_ln142_8_fu_1129_p1);

assign sub_ln142_fu_813_p2 = (38'd0 - shl_ln_fu_797_p3);

assign tmp_100_fu_4000_p3 = sext_ln143_29_fu_3932_p1[32'd38];

assign tmp_101_fu_4008_p4 = {{mul_ln143_9_fu_3926_p2[40:39]}};

assign tmp_102_fu_4024_p4 = {{mul_ln143_9_fu_3926_p2[40:38]}};

assign tmp_103_fu_1489_p3 = col_sums_10_q0[32'd23];

assign tmp_104_fu_4170_p3 = sext_ln143_32_fu_4166_p1[32'd47];

assign tmp_105_fu_1567_p4 = {{sub_ln142_22_fu_1561_p2[37:22]}};

assign tmp_106_fu_1587_p4 = {{col_sums_11_q0[23:8]}};

assign tmp_107_fu_4188_p3 = sext_ln143_32_fu_4166_p1[32'd13];

assign tmp_108_fu_4196_p3 = sext_ln143_32_fu_4166_p1[32'd37];

assign tmp_109_fu_4214_p3 = add_ln143_10_fu_4208_p2[32'd23];

assign tmp_110_fu_4234_p3 = sext_ln143_32_fu_4166_p1[32'd38];

assign tmp_111_fu_4242_p4 = {{mul_ln143_10_fu_4160_p2[40:39]}};

assign tmp_112_fu_4258_p4 = {{mul_ln143_10_fu_4160_p2[40:38]}};

assign tmp_113_fu_1553_p3 = col_sums_11_q0[32'd23];

assign tmp_114_fu_1631_p4 = {{sub_ln142_24_fu_1625_p2[37:22]}};

assign tmp_115_fu_1651_p4 = {{col_sums_12_q0[23:8]}};

assign tmp_116_fu_4404_p3 = sext_ln143_35_fu_4400_p1[32'd47];

assign tmp_117_fu_4422_p3 = sext_ln143_35_fu_4400_p1[32'd13];

assign tmp_118_fu_4430_p3 = sext_ln143_35_fu_4400_p1[32'd37];

assign tmp_119_fu_4448_p3 = add_ln143_11_fu_4442_p2[32'd23];

assign tmp_11_fu_913_p3 = col_sums_1_q0[32'd23];

assign tmp_120_fu_4468_p3 = sext_ln143_35_fu_4400_p1[32'd38];

assign tmp_121_fu_4476_p4 = {{mul_ln143_11_fu_4394_p2[40:39]}};

assign tmp_122_fu_4492_p4 = {{mul_ln143_11_fu_4394_p2[40:38]}};

assign tmp_123_fu_1695_p4 = {{sub_ln142_26_fu_1689_p2[37:22]}};

assign tmp_124_fu_1715_p4 = {{col_sums_13_q0[23:8]}};

assign tmp_125_fu_1617_p3 = col_sums_12_q0[32'd23];

assign tmp_126_fu_4638_p3 = sext_ln143_38_fu_4634_p1[32'd47];

assign tmp_127_fu_4656_p3 = sext_ln143_38_fu_4634_p1[32'd13];

assign tmp_128_fu_4664_p3 = sext_ln143_38_fu_4634_p1[32'd37];

assign tmp_129_fu_4682_p3 = add_ln143_12_fu_4676_p2[32'd23];

assign tmp_12_fu_927_p4 = {{sub_ln142_2_fu_921_p2[37:22]}};

assign tmp_130_fu_4702_p3 = sext_ln143_38_fu_4634_p1[32'd38];

assign tmp_131_fu_4710_p4 = {{mul_ln143_12_fu_4628_p2[40:39]}};

assign tmp_132_fu_1759_p4 = {{sub_ln142_28_fu_1753_p2[37:22]}};

assign tmp_133_fu_1779_p4 = {{col_sums_14_q0[23:8]}};

assign tmp_134_fu_4726_p4 = {{mul_ln143_12_fu_4628_p2[40:38]}};

assign tmp_135_fu_1681_p3 = col_sums_13_q0[32'd23];

assign tmp_136_fu_4872_p3 = sext_ln143_41_fu_4868_p1[32'd47];

assign tmp_137_fu_4890_p3 = sext_ln143_41_fu_4868_p1[32'd13];

assign tmp_138_fu_4898_p3 = sext_ln143_41_fu_4868_p1[32'd37];

assign tmp_139_fu_4916_p3 = add_ln143_13_fu_4910_p2[32'd23];

assign tmp_13_fu_947_p4 = {{col_sums_1_q0[23:8]}};

assign tmp_140_fu_4936_p3 = sext_ln143_41_fu_4868_p1[32'd38];

assign tmp_141_fu_1823_p4 = {{sub_ln142_30_fu_1817_p2[37:22]}};

assign tmp_142_fu_1843_p4 = {{col_sums_15_q0[23:8]}};

assign tmp_143_fu_4944_p4 = {{mul_ln143_13_fu_4862_p2[40:39]}};

assign tmp_144_fu_4960_p4 = {{mul_ln143_13_fu_4862_p2[40:38]}};

assign tmp_145_fu_1745_p3 = col_sums_14_q0[32'd23];

assign tmp_146_fu_5106_p3 = sext_ln143_44_fu_5102_p1[32'd47];

assign tmp_147_fu_5124_p3 = sext_ln143_44_fu_5102_p1[32'd13];

assign tmp_148_fu_5132_p3 = sext_ln143_44_fu_5102_p1[32'd37];

assign tmp_149_fu_5150_p3 = add_ln143_14_fu_5144_p2[32'd23];

assign tmp_14_fu_2064_p3 = sext_ln143_5_fu_2060_p1[32'd47];

assign tmp_150_fu_5170_p3 = sext_ln143_44_fu_5102_p1[32'd38];

assign tmp_151_fu_5178_p4 = {{mul_ln143_14_fu_5096_p2[40:39]}};

assign tmp_152_fu_5194_p4 = {{mul_ln143_14_fu_5096_p2[40:38]}};

assign tmp_153_fu_1809_p3 = col_sums_15_q0[32'd23];

assign tmp_154_fu_5340_p3 = sext_ln143_47_fu_5336_p1[32'd47];

assign tmp_155_fu_5358_p3 = sext_ln143_47_fu_5336_p1[32'd13];

assign tmp_156_fu_5366_p3 = sext_ln143_47_fu_5336_p1[32'd37];

assign tmp_157_fu_5384_p3 = add_ln143_15_fu_5378_p2[32'd23];

assign tmp_158_fu_5404_p3 = sext_ln143_47_fu_5336_p1[32'd38];

assign tmp_159_fu_5412_p4 = {{mul_ln143_15_fu_5330_p2[40:39]}};

assign tmp_15_fu_2082_p3 = sext_ln143_5_fu_2060_p1[32'd13];

assign tmp_160_fu_5428_p4 = {{mul_ln143_15_fu_5330_p2[40:38]}};

assign tmp_16_fu_2090_p3 = sext_ln143_5_fu_2060_p1[32'd37];

assign tmp_17_fu_2108_p3 = add_ln143_1_fu_2102_p2[32'd23];

assign tmp_18_fu_2128_p3 = sext_ln143_5_fu_2060_p1[32'd38];

assign tmp_19_fu_2136_p4 = {{mul_ln143_1_fu_2054_p2[40:39]}};

assign tmp_1_fu_805_p3 = col_sums_q0[32'd23];

assign tmp_20_fu_2152_p4 = {{mul_ln143_1_fu_2054_p2[40:38]}};

assign tmp_21_fu_977_p3 = col_sums_2_q0[32'd23];

assign tmp_22_fu_991_p4 = {{sub_ln142_4_fu_985_p2[37:22]}};

assign tmp_23_fu_1011_p4 = {{col_sums_2_q0[23:8]}};

assign tmp_24_fu_2298_p3 = sext_ln143_8_fu_2294_p1[32'd47];

assign tmp_25_fu_2316_p3 = sext_ln143_8_fu_2294_p1[32'd13];

assign tmp_26_fu_2324_p3 = sext_ln143_8_fu_2294_p1[32'd37];

assign tmp_27_fu_2342_p3 = add_ln143_2_fu_2336_p2[32'd23];

assign tmp_28_fu_2362_p3 = sext_ln143_8_fu_2294_p1[32'd38];

assign tmp_29_fu_2370_p4 = {{mul_ln143_2_fu_2288_p2[40:39]}};

assign tmp_2_fu_1868_p3 = sext_ln143_2_fu_1865_p1[32'd47];

assign tmp_30_fu_2386_p4 = {{mul_ln143_2_fu_2288_p2[40:38]}};

assign tmp_31_fu_1041_p3 = col_sums_3_q0[32'd23];

assign tmp_32_fu_1055_p4 = {{sub_ln142_6_fu_1049_p2[37:22]}};

assign tmp_33_fu_1075_p4 = {{col_sums_3_q0[23:8]}};

assign tmp_34_fu_2532_p3 = sext_ln143_11_fu_2528_p1[32'd47];

assign tmp_35_fu_2550_p3 = sext_ln143_11_fu_2528_p1[32'd13];

assign tmp_36_fu_2558_p3 = sext_ln143_11_fu_2528_p1[32'd37];

assign tmp_37_fu_2576_p3 = add_ln143_3_fu_2570_p2[32'd23];

assign tmp_38_fu_2596_p3 = sext_ln143_11_fu_2528_p1[32'd38];

assign tmp_39_fu_2604_p4 = {{mul_ln143_3_fu_2522_p2[40:39]}};

assign tmp_3_fu_1876_p3 = sext_ln143_2_fu_1865_p1[32'd13];

assign tmp_40_fu_2620_p4 = {{mul_ln143_3_fu_2522_p2[40:38]}};

assign tmp_41_fu_1105_p3 = col_sums_4_q0[32'd23];

assign tmp_42_fu_1119_p4 = {{sub_ln142_8_fu_1113_p2[37:22]}};

assign tmp_43_fu_1139_p4 = {{col_sums_4_q0[23:8]}};

assign tmp_44_fu_2766_p3 = sext_ln143_14_fu_2762_p1[32'd47];

assign tmp_45_fu_2784_p3 = sext_ln143_14_fu_2762_p1[32'd13];

assign tmp_46_fu_2792_p3 = sext_ln143_14_fu_2762_p1[32'd37];

assign tmp_47_fu_2810_p3 = add_ln143_4_fu_2804_p2[32'd23];

assign tmp_48_fu_2830_p3 = sext_ln143_14_fu_2762_p1[32'd38];

assign tmp_49_fu_2838_p4 = {{mul_ln143_4_fu_2756_p2[40:39]}};

assign tmp_4_fu_1884_p3 = sext_ln143_2_fu_1865_p1[32'd37];

assign tmp_50_fu_2854_p4 = {{mul_ln143_4_fu_2756_p2[40:38]}};

assign tmp_51_fu_1183_p4 = {{sub_ln142_10_fu_1177_p2[37:22]}};

assign tmp_52_fu_1203_p4 = {{col_sums_5_q0[23:8]}};

assign tmp_53_fu_1169_p3 = col_sums_5_q0[32'd23];

assign tmp_54_fu_3000_p3 = sext_ln143_17_fu_2996_p1[32'd47];

assign tmp_55_fu_3018_p3 = sext_ln143_17_fu_2996_p1[32'd13];

assign tmp_56_fu_3026_p3 = sext_ln143_17_fu_2996_p1[32'd37];

assign tmp_57_fu_3044_p3 = add_ln143_5_fu_3038_p2[32'd23];

assign tmp_58_fu_3064_p3 = sext_ln143_17_fu_2996_p1[32'd38];

assign tmp_59_fu_3072_p4 = {{mul_ln143_5_fu_2990_p2[40:39]}};

assign tmp_5_fu_1901_p3 = add_ln143_fu_1896_p2[32'd23];

assign tmp_60_fu_1247_p4 = {{sub_ln142_12_fu_1241_p2[37:22]}};

assign tmp_61_fu_1267_p4 = {{col_sums_6_q0[23:8]}};

assign tmp_62_fu_3088_p4 = {{mul_ln143_5_fu_2990_p2[40:38]}};

assign tmp_63_fu_1233_p3 = col_sums_6_q0[32'd23];

assign tmp_64_fu_3234_p3 = sext_ln143_20_fu_3230_p1[32'd47];

assign tmp_65_fu_3252_p3 = sext_ln143_20_fu_3230_p1[32'd13];

assign tmp_66_fu_3260_p3 = sext_ln143_20_fu_3230_p1[32'd37];

assign tmp_67_fu_3278_p3 = add_ln143_6_fu_3272_p2[32'd23];

assign tmp_68_fu_3298_p3 = sext_ln143_20_fu_3230_p1[32'd38];

assign tmp_69_fu_1311_p4 = {{sub_ln142_14_fu_1305_p2[37:22]}};

assign tmp_6_fu_748_p3 = {{trunc_ln140_fu_714_p1}, {lshr_ln2_fu_718_p4}};

assign tmp_70_fu_1331_p4 = {{col_sums_7_q0[23:8]}};

assign tmp_71_fu_3306_p4 = {{mul_ln143_6_fu_3224_p2[40:39]}};

assign tmp_72_fu_3322_p4 = {{mul_ln143_6_fu_3224_p2[40:38]}};

assign tmp_73_fu_1297_p3 = col_sums_7_q0[32'd23];

assign tmp_74_fu_3468_p3 = sext_ln143_23_fu_3464_p1[32'd47];

assign tmp_75_fu_3486_p3 = sext_ln143_23_fu_3464_p1[32'd13];

assign tmp_76_fu_3494_p3 = sext_ln143_23_fu_3464_p1[32'd37];

assign tmp_77_fu_3512_p3 = add_ln143_7_fu_3506_p2[32'd23];

assign tmp_78_fu_1375_p4 = {{sub_ln142_16_fu_1369_p2[37:22]}};

assign tmp_79_fu_1395_p4 = {{col_sums_8_q0[23:8]}};

assign tmp_7_fu_819_p4 = {{sub_ln142_fu_813_p2[37:22]}};

assign tmp_80_fu_3532_p3 = sext_ln143_23_fu_3464_p1[32'd38];

assign tmp_81_fu_3540_p4 = {{mul_ln143_7_fu_3458_p2[40:39]}};

assign tmp_82_fu_3556_p4 = {{mul_ln143_7_fu_3458_p2[40:38]}};

assign tmp_83_fu_1361_p3 = col_sums_8_q0[32'd23];

assign tmp_84_fu_3702_p3 = sext_ln143_26_fu_3698_p1[32'd47];

assign tmp_85_fu_3720_p3 = sext_ln143_26_fu_3698_p1[32'd13];

assign tmp_86_fu_3728_p3 = sext_ln143_26_fu_3698_p1[32'd37];

assign tmp_87_fu_1439_p4 = {{sub_ln142_18_fu_1433_p2[37:22]}};

assign tmp_88_fu_1459_p4 = {{col_sums_9_q0[23:8]}};

assign tmp_89_fu_3746_p3 = add_ln143_8_fu_3740_p2[32'd23];

assign tmp_8_fu_1921_p3 = sext_ln143_2_fu_1865_p1[32'd38];

assign tmp_90_fu_3766_p3 = sext_ln143_26_fu_3698_p1[32'd38];

assign tmp_91_fu_3774_p4 = {{mul_ln143_8_fu_3692_p2[40:39]}};

assign tmp_92_fu_3790_p4 = {{mul_ln143_8_fu_3692_p2[40:38]}};

assign tmp_93_fu_1425_p3 = col_sums_9_q0[32'd23];

assign tmp_94_fu_3936_p3 = sext_ln143_29_fu_3932_p1[32'd47];

assign tmp_95_fu_3954_p3 = sext_ln143_29_fu_3932_p1[32'd13];

assign tmp_96_fu_1503_p4 = {{sub_ln142_20_fu_1497_p2[37:22]}};

assign tmp_97_fu_1523_p4 = {{col_sums_10_q0[23:8]}};

assign tmp_98_fu_3962_p3 = sext_ln143_29_fu_3932_p1[32'd37];

assign tmp_99_fu_3980_p3 = add_ln143_9_fu_3974_p2[32'd23];

assign tmp_fu_686_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_local_10_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_10_ce0 = tmp_local_10_ce0_local;

assign tmp_local_11_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_11_ce0 = tmp_local_11_ce0_local;

assign tmp_local_12_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_12_ce0 = tmp_local_12_ce0_local;

assign tmp_local_13_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_13_ce0 = tmp_local_13_ce0_local;

assign tmp_local_14_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_14_ce0 = tmp_local_14_ce0_local;

assign tmp_local_15_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_15_ce0 = tmp_local_15_ce0_local;

assign tmp_local_1_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_1_ce0 = tmp_local_1_ce0_local;

assign tmp_local_2_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_2_ce0 = tmp_local_2_ce0_local;

assign tmp_local_3_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_3_ce0 = tmp_local_3_ce0_local;

assign tmp_local_4_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_4_ce0 = tmp_local_4_ce0_local;

assign tmp_local_5_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_5_ce0 = tmp_local_5_ce0_local;

assign tmp_local_6_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_6_ce0 = tmp_local_6_ce0_local;

assign tmp_local_7_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_7_ce0 = tmp_local_7_ce0_local;

assign tmp_local_8_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_8_ce0 = tmp_local_8_ce0_local;

assign tmp_local_9_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_9_ce0 = tmp_local_9_ce0_local;

assign tmp_local_address0 = zext_ln143_32_fu_756_p1;

assign tmp_local_ce0 = tmp_local_ce0_local;

assign tmp_s_fu_839_p4 = {{col_sums_q0[23:8]}};

assign trunc_ln140_fu_714_p1 = select_ln138_1_fu_706_p3[7:0];

assign trunc_ln143_10_fu_4412_p4 = {{mul_ln143_11_fu_4394_p2[37:14]}};

assign trunc_ln143_11_fu_4646_p4 = {{mul_ln143_12_fu_4628_p2[37:14]}};

assign trunc_ln143_12_fu_4880_p4 = {{mul_ln143_13_fu_4862_p2[37:14]}};

assign trunc_ln143_13_fu_5114_p4 = {{mul_ln143_14_fu_5096_p2[37:14]}};

assign trunc_ln143_14_fu_5348_p4 = {{mul_ln143_15_fu_5330_p2[37:14]}};

assign trunc_ln143_1_fu_2072_p4 = {{mul_ln143_1_fu_2054_p2[37:14]}};

assign trunc_ln143_2_fu_2306_p4 = {{mul_ln143_2_fu_2288_p2[37:14]}};

assign trunc_ln143_3_fu_2540_p4 = {{mul_ln143_3_fu_2522_p2[37:14]}};

assign trunc_ln143_4_fu_2774_p4 = {{mul_ln143_4_fu_2756_p2[37:14]}};

assign trunc_ln143_5_fu_3008_p4 = {{mul_ln143_5_fu_2990_p2[37:14]}};

assign trunc_ln143_6_fu_3242_p4 = {{mul_ln143_6_fu_3224_p2[37:14]}};

assign trunc_ln143_7_fu_3476_p4 = {{mul_ln143_7_fu_3458_p2[37:14]}};

assign trunc_ln143_8_fu_3710_p4 = {{mul_ln143_8_fu_3692_p2[37:14]}};

assign trunc_ln143_9_fu_3944_p4 = {{mul_ln143_9_fu_3926_p2[37:14]}};

assign trunc_ln143_s_fu_4178_p4 = {{mul_ln143_10_fu_4160_p2[37:14]}};

assign xor_ln143_10_fu_2350_p2 = (tmp_27_fu_2342_p3 ^ 1'd1);

assign xor_ln143_11_fu_2416_p2 = (tmp_28_fu_2362_p3 ^ 1'd1);

assign xor_ln143_12_fu_2442_p2 = (select_ln143_8_fu_2408_p3 ^ 1'd1);

assign xor_ln143_13_fu_2454_p2 = (tmp_24_fu_2298_p3 ^ 1'd1);

assign xor_ln143_14_fu_2478_p2 = (or_ln143_34_fu_2472_p2 ^ 1'd1);

assign xor_ln143_15_fu_2584_p2 = (tmp_37_fu_2576_p3 ^ 1'd1);

assign xor_ln143_16_fu_2650_p2 = (tmp_38_fu_2596_p3 ^ 1'd1);

assign xor_ln143_17_fu_2676_p2 = (select_ln143_12_fu_2642_p3 ^ 1'd1);

assign xor_ln143_18_fu_2688_p2 = (tmp_34_fu_2532_p3 ^ 1'd1);

assign xor_ln143_19_fu_2712_p2 = (or_ln143_35_fu_2706_p2 ^ 1'd1);

assign xor_ln143_1_fu_1952_p2 = (tmp_8_fu_1921_p3 ^ 1'd1);

assign xor_ln143_20_fu_2818_p2 = (tmp_47_fu_2810_p3 ^ 1'd1);

assign xor_ln143_21_fu_2884_p2 = (tmp_48_fu_2830_p3 ^ 1'd1);

assign xor_ln143_22_fu_2910_p2 = (select_ln143_16_fu_2876_p3 ^ 1'd1);

assign xor_ln143_23_fu_2922_p2 = (tmp_44_fu_2766_p3 ^ 1'd1);

assign xor_ln143_24_fu_2946_p2 = (or_ln143_36_fu_2940_p2 ^ 1'd1);

assign xor_ln143_25_fu_3052_p2 = (tmp_57_fu_3044_p3 ^ 1'd1);

assign xor_ln143_26_fu_3118_p2 = (tmp_58_fu_3064_p3 ^ 1'd1);

assign xor_ln143_27_fu_3144_p2 = (select_ln143_20_fu_3110_p3 ^ 1'd1);

assign xor_ln143_28_fu_3156_p2 = (tmp_54_fu_3000_p3 ^ 1'd1);

assign xor_ln143_29_fu_3180_p2 = (or_ln143_37_fu_3174_p2 ^ 1'd1);

assign xor_ln143_2_fu_1978_p2 = (select_ln143_fu_1944_p3 ^ 1'd1);

assign xor_ln143_30_fu_3286_p2 = (tmp_67_fu_3278_p3 ^ 1'd1);

assign xor_ln143_31_fu_3352_p2 = (tmp_68_fu_3298_p3 ^ 1'd1);

assign xor_ln143_32_fu_3378_p2 = (select_ln143_24_fu_3344_p3 ^ 1'd1);

assign xor_ln143_33_fu_3390_p2 = (tmp_64_fu_3234_p3 ^ 1'd1);

assign xor_ln143_34_fu_3414_p2 = (or_ln143_38_fu_3408_p2 ^ 1'd1);

assign xor_ln143_35_fu_3520_p2 = (tmp_77_fu_3512_p3 ^ 1'd1);

assign xor_ln143_36_fu_3586_p2 = (tmp_80_fu_3532_p3 ^ 1'd1);

assign xor_ln143_37_fu_3612_p2 = (select_ln143_28_fu_3578_p3 ^ 1'd1);

assign xor_ln143_38_fu_3624_p2 = (tmp_74_fu_3468_p3 ^ 1'd1);

assign xor_ln143_39_fu_3648_p2 = (or_ln143_39_fu_3642_p2 ^ 1'd1);

assign xor_ln143_3_fu_1990_p2 = (tmp_2_fu_1868_p3 ^ 1'd1);

assign xor_ln143_40_fu_3754_p2 = (tmp_89_fu_3746_p3 ^ 1'd1);

assign xor_ln143_41_fu_3820_p2 = (tmp_90_fu_3766_p3 ^ 1'd1);

assign xor_ln143_42_fu_3846_p2 = (select_ln143_32_fu_3812_p3 ^ 1'd1);

assign xor_ln143_43_fu_3858_p2 = (tmp_84_fu_3702_p3 ^ 1'd1);

assign xor_ln143_44_fu_3882_p2 = (or_ln143_40_fu_3876_p2 ^ 1'd1);

assign xor_ln143_45_fu_3988_p2 = (tmp_99_fu_3980_p3 ^ 1'd1);

assign xor_ln143_46_fu_4054_p2 = (tmp_100_fu_4000_p3 ^ 1'd1);

assign xor_ln143_47_fu_4080_p2 = (select_ln143_36_fu_4046_p3 ^ 1'd1);

assign xor_ln143_48_fu_4092_p2 = (tmp_94_fu_3936_p3 ^ 1'd1);

assign xor_ln143_49_fu_4116_p2 = (or_ln143_41_fu_4110_p2 ^ 1'd1);

assign xor_ln143_4_fu_2014_p2 = (or_ln143_32_fu_2008_p2 ^ 1'd1);

assign xor_ln143_50_fu_4222_p2 = (tmp_109_fu_4214_p3 ^ 1'd1);

assign xor_ln143_51_fu_4288_p2 = (tmp_110_fu_4234_p3 ^ 1'd1);

assign xor_ln143_52_fu_4314_p2 = (select_ln143_40_fu_4280_p3 ^ 1'd1);

assign xor_ln143_53_fu_4326_p2 = (tmp_104_fu_4170_p3 ^ 1'd1);

assign xor_ln143_54_fu_4350_p2 = (or_ln143_42_fu_4344_p2 ^ 1'd1);

assign xor_ln143_55_fu_4456_p2 = (tmp_119_fu_4448_p3 ^ 1'd1);

assign xor_ln143_56_fu_4522_p2 = (tmp_120_fu_4468_p3 ^ 1'd1);

assign xor_ln143_57_fu_4548_p2 = (select_ln143_44_fu_4514_p3 ^ 1'd1);

assign xor_ln143_58_fu_4560_p2 = (tmp_116_fu_4404_p3 ^ 1'd1);

assign xor_ln143_59_fu_4584_p2 = (or_ln143_43_fu_4578_p2 ^ 1'd1);

assign xor_ln143_5_fu_2116_p2 = (tmp_17_fu_2108_p3 ^ 1'd1);

assign xor_ln143_60_fu_4690_p2 = (tmp_129_fu_4682_p3 ^ 1'd1);

assign xor_ln143_61_fu_4756_p2 = (tmp_130_fu_4702_p3 ^ 1'd1);

assign xor_ln143_62_fu_4782_p2 = (select_ln143_48_fu_4748_p3 ^ 1'd1);

assign xor_ln143_63_fu_4794_p2 = (tmp_126_fu_4638_p3 ^ 1'd1);

assign xor_ln143_64_fu_4818_p2 = (or_ln143_44_fu_4812_p2 ^ 1'd1);

assign xor_ln143_65_fu_4924_p2 = (tmp_139_fu_4916_p3 ^ 1'd1);

assign xor_ln143_66_fu_4990_p2 = (tmp_140_fu_4936_p3 ^ 1'd1);

assign xor_ln143_67_fu_5016_p2 = (select_ln143_52_fu_4982_p3 ^ 1'd1);

assign xor_ln143_68_fu_5028_p2 = (tmp_136_fu_4872_p3 ^ 1'd1);

assign xor_ln143_69_fu_5052_p2 = (or_ln143_45_fu_5046_p2 ^ 1'd1);

assign xor_ln143_6_fu_2182_p2 = (tmp_18_fu_2128_p3 ^ 1'd1);

assign xor_ln143_70_fu_5158_p2 = (tmp_149_fu_5150_p3 ^ 1'd1);

assign xor_ln143_71_fu_5224_p2 = (tmp_150_fu_5170_p3 ^ 1'd1);

assign xor_ln143_72_fu_5250_p2 = (select_ln143_56_fu_5216_p3 ^ 1'd1);

assign xor_ln143_73_fu_5262_p2 = (tmp_146_fu_5106_p3 ^ 1'd1);

assign xor_ln143_74_fu_5286_p2 = (or_ln143_46_fu_5280_p2 ^ 1'd1);

assign xor_ln143_75_fu_5392_p2 = (tmp_157_fu_5384_p3 ^ 1'd1);

assign xor_ln143_76_fu_5458_p2 = (tmp_158_fu_5404_p3 ^ 1'd1);

assign xor_ln143_77_fu_5484_p2 = (select_ln143_60_fu_5450_p3 ^ 1'd1);

assign xor_ln143_78_fu_5496_p2 = (tmp_154_fu_5340_p3 ^ 1'd1);

assign xor_ln143_79_fu_5520_p2 = (or_ln143_47_fu_5514_p2 ^ 1'd1);

assign xor_ln143_7_fu_2208_p2 = (select_ln143_4_fu_2174_p3 ^ 1'd1);

assign xor_ln143_8_fu_2220_p2 = (tmp_14_fu_2064_p3 ^ 1'd1);

assign xor_ln143_9_fu_2244_p2 = (or_ln143_33_fu_2238_p2 ^ 1'd1);

assign xor_ln143_fu_1909_p2 = (tmp_5_fu_1901_p3 ^ 1'd1);

assign zext_ln138_fu_702_p1 = select_ln138_fu_694_p3;

assign zext_ln139_fu_728_p1 = lshr_ln2_fu_718_p4;

assign zext_ln142_10_fu_1193_p1 = tmp_51_fu_1183_p4;

assign zext_ln142_11_fu_1213_p1 = tmp_52_fu_1203_p4;

assign zext_ln142_12_fu_1257_p1 = tmp_60_fu_1247_p4;

assign zext_ln142_13_fu_1277_p1 = tmp_61_fu_1267_p4;

assign zext_ln142_14_fu_1321_p1 = tmp_69_fu_1311_p4;

assign zext_ln142_15_fu_1341_p1 = tmp_70_fu_1331_p4;

assign zext_ln142_16_fu_1385_p1 = tmp_78_fu_1375_p4;

assign zext_ln142_17_fu_1405_p1 = tmp_79_fu_1395_p4;

assign zext_ln142_18_fu_1449_p1 = tmp_87_fu_1439_p4;

assign zext_ln142_19_fu_1469_p1 = tmp_88_fu_1459_p4;

assign zext_ln142_1_fu_849_p1 = tmp_s_fu_839_p4;

assign zext_ln142_20_fu_1513_p1 = tmp_96_fu_1503_p4;

assign zext_ln142_21_fu_1533_p1 = tmp_97_fu_1523_p4;

assign zext_ln142_22_fu_1577_p1 = tmp_105_fu_1567_p4;

assign zext_ln142_23_fu_1597_p1 = tmp_106_fu_1587_p4;

assign zext_ln142_24_fu_1641_p1 = tmp_114_fu_1631_p4;

assign zext_ln142_25_fu_1661_p1 = tmp_115_fu_1651_p4;

assign zext_ln142_26_fu_1705_p1 = tmp_123_fu_1695_p4;

assign zext_ln142_27_fu_1725_p1 = tmp_124_fu_1715_p4;

assign zext_ln142_28_fu_1769_p1 = tmp_132_fu_1759_p4;

assign zext_ln142_29_fu_1789_p1 = tmp_133_fu_1779_p4;

assign zext_ln142_2_fu_937_p1 = tmp_12_fu_927_p4;

assign zext_ln142_30_fu_1833_p1 = tmp_141_fu_1823_p4;

assign zext_ln142_31_fu_1853_p1 = tmp_142_fu_1843_p4;

assign zext_ln142_3_fu_957_p1 = tmp_13_fu_947_p4;

assign zext_ln142_4_fu_1001_p1 = tmp_22_fu_991_p4;

assign zext_ln142_5_fu_1021_p1 = tmp_23_fu_1011_p4;

assign zext_ln142_6_fu_1065_p1 = tmp_32_fu_1055_p4;

assign zext_ln142_7_fu_1085_p1 = tmp_33_fu_1075_p4;

assign zext_ln142_8_fu_1129_p1 = tmp_42_fu_1119_p4;

assign zext_ln142_9_fu_1149_p1 = tmp_43_fu_1139_p4;

assign zext_ln142_fu_829_p1 = tmp_7_fu_819_p4;

assign zext_ln143_10_fu_3034_p1 = tmp_55_fu_3018_p3;

assign zext_ln143_11_fu_3448_p1 = select_ln143_23_reg_5948;

assign zext_ln143_12_fu_3268_p1 = tmp_65_fu_3252_p3;

assign zext_ln143_13_fu_3682_p1 = select_ln143_27_reg_5953;

assign zext_ln143_14_fu_3502_p1 = tmp_75_fu_3486_p3;

assign zext_ln143_15_fu_3916_p1 = select_ln143_31_reg_5958;

assign zext_ln143_16_fu_3736_p1 = tmp_85_fu_3720_p3;

assign zext_ln143_17_fu_4150_p1 = select_ln143_35_reg_5963;

assign zext_ln143_18_fu_3970_p1 = tmp_95_fu_3954_p3;

assign zext_ln143_19_fu_4384_p1 = select_ln143_39_reg_5968;

assign zext_ln143_1_fu_2278_p1 = select_ln143_3_reg_5923;

assign zext_ln143_20_fu_4204_p1 = tmp_107_fu_4188_p3;

assign zext_ln143_21_fu_4618_p1 = select_ln143_43_reg_5973;

assign zext_ln143_22_fu_4438_p1 = tmp_117_fu_4422_p3;

assign zext_ln143_23_fu_4852_p1 = select_ln143_47_reg_5978;

assign zext_ln143_24_fu_4672_p1 = tmp_127_fu_4656_p3;

assign zext_ln143_25_fu_5086_p1 = select_ln143_51_reg_5983;

assign zext_ln143_26_fu_4906_p1 = tmp_137_fu_4890_p3;

assign zext_ln143_27_fu_5320_p1 = select_ln143_55_reg_5988;

assign zext_ln143_28_fu_5140_p1 = tmp_147_fu_5124_p3;

assign zext_ln143_29_fu_5554_p1 = select_ln143_59_reg_5993;

assign zext_ln143_2_fu_2098_p1 = tmp_15_fu_2082_p3;

assign zext_ln143_30_fu_5374_p1 = tmp_155_fu_5358_p3;

assign zext_ln143_31_fu_5558_p1 = select_ln143_63_reg_5998;

assign zext_ln143_32_fu_756_p1 = tmp_6_fu_748_p3;

assign zext_ln143_3_fu_2512_p1 = select_ln143_7_reg_5928;

assign zext_ln143_4_fu_2332_p1 = tmp_25_fu_2316_p3;

assign zext_ln143_5_fu_2746_p1 = select_ln143_11_reg_5933;

assign zext_ln143_6_fu_2566_p1 = tmp_35_fu_2550_p3;

assign zext_ln143_7_fu_2980_p1 = select_ln143_15_reg_5938;

assign zext_ln143_8_fu_2800_p1 = tmp_45_fu_2784_p3;

assign zext_ln143_9_fu_3214_p1 = select_ln143_19_reg_5943;

assign zext_ln143_fu_1892_p1 = tmp_3_fu_1876_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8
