/**
 *
 * @file NVIC_RegisterDefines_IPR21.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 22 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR21_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR21_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* IPR21 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES100_MASK      ((uint32_t)0x000000E0U)
#define NVIC_IPR21_R_NVIC_RES100_BIT       (5U)
#define NVIC_IPR21_R_NVIC_RES100_IP0       ((uint32_t)0x00000000U)
#define NVIC_IPR21_R_NVIC_RES100_IP1       ((uint32_t)0x00000020U)
#define NVIC_IPR21_R_NVIC_RES100_IP2       ((uint32_t)0x00000040U)
#define NVIC_IPR21_R_NVIC_RES100_IP3       ((uint32_t)0x00000060U)
#define NVIC_IPR21_R_NVIC_RES100_IP4       ((uint32_t)0x00000080U)
#define NVIC_IPR21_R_NVIC_RES100_IP5       ((uint32_t)0x000000A0U)
#define NVIC_IPR21_R_NVIC_RES100_IP6       ((uint32_t)0x000000C0U)
#define NVIC_IPR21_R_NVIC_RES100_IP7       ((uint32_t)0x000000E0U)

#define NVIC_IPR21_NVIC_RES100_MASK        ((uint32_t)0x00000007U)
#define NVIC_IPR21_NVIC_RES100_IP0         ((uint32_t)0x00000000U)
#define NVIC_IPR21_NVIC_RES100_IP1         ((uint32_t)0x00000001U)
#define NVIC_IPR21_NVIC_RES100_IP2         ((uint32_t)0x00000002U)
#define NVIC_IPR21_NVIC_RES100_IP3         ((uint32_t)0x00000003U)
#define NVIC_IPR21_NVIC_RES100_IP4         ((uint32_t)0x00000004U)
#define NVIC_IPR21_NVIC_RES100_IP5         ((uint32_t)0x00000005U)
#define NVIC_IPR21_NVIC_RES100_IP6         ((uint32_t)0x00000006U)
#define NVIC_IPR21_NVIC_RES100_IP7         ((uint32_t)0x00000007U)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES101_MASK  ((uint32_t)0x0000E000U)
#define NVIC_IPR21_R_NVIC_RES101_BIT   (13U)
#define NVIC_IPR21_R_NVIC_RES101_IP0   ((uint32_t)0x00000000U)
#define NVIC_IPR21_R_NVIC_RES101_IP1   ((uint32_t)0x00002000U)
#define NVIC_IPR21_R_NVIC_RES101_IP2   ((uint32_t)0x00004000U)
#define NVIC_IPR21_R_NVIC_RES101_IP3   ((uint32_t)0x00006000U)
#define NVIC_IPR21_R_NVIC_RES101_IP4   ((uint32_t)0x00008000U)
#define NVIC_IPR21_R_NVIC_RES101_IP5   ((uint32_t)0x0000A000U)
#define NVIC_IPR21_R_NVIC_RES101_IP6   ((uint32_t)0x0000C000U)
#define NVIC_IPR21_R_NVIC_RES101_IP7   ((uint32_t)0x0000E000U)

#define NVIC_IPR21_NVIC_RES101_MASK    ((uint32_t)0x00000007U)
#define NVIC_IPR21_NVIC_RES101_IP0     ((uint32_t)0x00000000U)
#define NVIC_IPR21_NVIC_RES101_IP1     ((uint32_t)0x00000001U)
#define NVIC_IPR21_NVIC_RES101_IP2     ((uint32_t)0x00000002U)
#define NVIC_IPR21_NVIC_RES101_IP3     ((uint32_t)0x00000003U)
#define NVIC_IPR21_NVIC_RES101_IP4     ((uint32_t)0x00000004U)
#define NVIC_IPR21_NVIC_RES101_IP5     ((uint32_t)0x00000005U)
#define NVIC_IPR21_NVIC_RES101_IP6     ((uint32_t)0x00000006U)
#define NVIC_IPR21_NVIC_RES101_IP7     ((uint32_t)0x00000007U)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES102_MASK   ((uint32_t)0x00E00000U)
#define NVIC_IPR21_R_NVIC_RES102_BIT    (21U)
#define NVIC_IPR21_R_NVIC_RES102_IP0    ((uint32_t)0x00000000U)
#define NVIC_IPR21_R_NVIC_RES102_IP1    ((uint32_t)0x00200000U)
#define NVIC_IPR21_R_NVIC_RES102_IP2    ((uint32_t)0x00400000U)
#define NVIC_IPR21_R_NVIC_RES102_IP3    ((uint32_t)0x00600000U)
#define NVIC_IPR21_R_NVIC_RES102_IP4    ((uint32_t)0x00800000U)
#define NVIC_IPR21_R_NVIC_RES102_IP5    ((uint32_t)0x00A00000U)
#define NVIC_IPR21_R_NVIC_RES102_IP6    ((uint32_t)0x00C00000U)
#define NVIC_IPR21_R_NVIC_RES102_IP7    ((uint32_t)0x00E00000U)

#define NVIC_IPR21_NVIC_RES102_MASK     ((uint32_t)0x00000007U)
#define NVIC_IPR21_NVIC_RES102_IP0      ((uint32_t)0x00000000U)
#define NVIC_IPR21_NVIC_RES102_IP1      ((uint32_t)0x00000001U)
#define NVIC_IPR21_NVIC_RES102_IP2      ((uint32_t)0x00000002U)
#define NVIC_IPR21_NVIC_RES102_IP3      ((uint32_t)0x00000003U)
#define NVIC_IPR21_NVIC_RES102_IP4      ((uint32_t)0x00000004U)
#define NVIC_IPR21_NVIC_RES102_IP5      ((uint32_t)0x00000005U)
#define NVIC_IPR21_NVIC_RES102_IP6      ((uint32_t)0x00000006U)
#define NVIC_IPR21_NVIC_RES102_IP7      ((uint32_t)0x00000007U)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES103_MASK   ((uint32_t)0xE0000000U)
#define NVIC_IPR21_R_NVIC_RES103_BIT    (29U)
#define NVIC_IPR21_R_NVIC_RES103_IP0    ((uint32_t)0x00000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP1    ((uint32_t)0x20000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP2    ((uint32_t)0x40000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP3    ((uint32_t)0x60000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP4    ((uint32_t)0x80000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP5    ((uint32_t)0xA0000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP6    ((uint32_t)0xC0000000U)
#define NVIC_IPR21_R_NVIC_RES103_IP7    ((uint32_t)0xE0000000U)

#define NVIC_IPR21_NVIC_RES103_MASK     ((uint32_t)0x00000007U)
#define NVIC_IPR21_NVIC_RES103_IP0      ((uint32_t)0x00000000U)
#define NVIC_IPR21_NVIC_RES103_IP1      ((uint32_t)0x00000001U)
#define NVIC_IPR21_NVIC_RES103_IP2      ((uint32_t)0x00000002U)
#define NVIC_IPR21_NVIC_RES103_IP3      ((uint32_t)0x00000003U)
#define NVIC_IPR21_NVIC_RES103_IP4      ((uint32_t)0x00000004U)
#define NVIC_IPR21_NVIC_RES103_IP5      ((uint32_t)0x00000005U)
#define NVIC_IPR21_NVIC_RES103_IP6      ((uint32_t)0x00000006U)
#define NVIC_IPR21_NVIC_RES103_IP7      ((uint32_t)0x00000007U)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR21_H_ */
