

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Wed Jun 17 16:34:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1007922|  1007922|  1007922|  1007922|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label181         |     1568|     1568|         1|          -|          -|  1568|    no    |
        |- Loop 2                       |  1006352|  1006352|     62897|          -|          -|    16|    no    |
        | + conv_layer2_label8          |    62894|    62894|      4838|          -|          -|    13|    no    |
        |  ++ conv_layer2_label2        |     4836|     4836|       372|          -|          -|    13|    no    |
        |   +++ conv_layer2_label9      |      364|      364|       182|          -|          -|     2|    no    |
        |    ++++ conv_layer2_label7    |      180|      180|        90|          -|          -|     2|    no    |
        |     +++++ conv_layer2_label6  |       88|       88|        11|          -|          -|     8|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond4)
	3  / (exitcond4)
3 --> 
	4  / (!exitcond5)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond6)
	3  / (exitcond6)
6 --> 
	7  / (!exitcond7)
	5  / (exitcond7)
7 --> 
	20  / (exitcond9)
	8  / (!exitcond9)
8 --> 
	9  / (!exitcond8)
	7  / (exitcond8)
9 --> 
	10  / (!exitcond)
	8  / (exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	9  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %conv2_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)"   --->   Operation 26 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(float* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)"   --->   Operation 27 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_buff = alloca [1568 x float], align 16" [lenet_hls/lenet_hls.cpp:111]   --->   Operation 28 'alloca' 'conv_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_1 : Operation 29 [1/1] (1.66ns)   --->   "br label %1" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i11 [ 0, %0 ], [ %k_3, %2 ]"   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.81ns)   --->   "%exitcond4 = icmp eq i11 %k, -480" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 31 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 32 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.12ns)   --->   "%k_3 = add i11 %k, 1" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 33 'add' 'k_3' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader14.preheader, label %2" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str) nounwind" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 35 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = zext i11 %k to i64" [lenet_hls/lenet_hls.cpp:117]   --->   Operation 36 'zext' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%conv_buff_addr_1 = getelementptr inbounds [1568 x float]* %conv_buff, i64 0, i64 %tmp" [lenet_hls/lenet_hls.cpp:117]   --->   Operation 37 'getelementptr' 'conv_buff_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.90ns)   --->   "%tmp_67 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_V)" [lenet_hls/lenet_hls.cpp:117]   --->   Operation 38 'read' 'tmp_67' <Predicate = (!exitcond4)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "store float %tmp_67, float* %conv_buff_addr_1, align 4" [lenet_hls/lenet_hls.cpp:117]   --->   Operation 39 'store' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/lenet_hls.cpp:116]   --->   Operation 40 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.66ns)   --->   "br label %.preheader14" [lenet_hls/lenet_hls.cpp:123]   --->   Operation 41 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%filter = phi i5 [ %filter_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 42 'phi' 'filter' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.44ns)   --->   "%exitcond5 = icmp eq i5 %filter, -16" [lenet_hls/lenet_hls.cpp:123]   --->   Operation 43 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 44 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.86ns)   --->   "%filter_1 = add i5 %filter, 1" [lenet_hls/lenet_hls.cpp:123]   --->   Operation 45 'add' 'filter_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %16, label %.preheader.preheader" [lenet_hls/lenet_hls.cpp:123]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %filter to i64" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 47 'zext' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_layer_bias_add = getelementptr inbounds [16 x float]* @conv2_layer_bias, i64 0, i64 %tmp_s" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 48 'getelementptr' 'conv2_layer_bias_add' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%conv2_layer_bias_loa = load float* %conv2_layer_bias_add, align 4" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 49 'load' 'conv2_layer_bias_loa' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:179]   --->   Operation 50 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_66 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %filter, i1 false)" [lenet_hls/lenet_hls.cpp:123]   --->   Operation 51 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i6 %tmp_66 to i7" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 52 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%conv2_layer_bias_loa = load float* %conv2_layer_bias_add, align 4" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 53 'load' 'conv2_layer_bias_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 54 [1/1] (1.66ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_11, %15 ], [ 0, %.preheader.preheader ]"   --->   Operation 55 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.44ns)   --->   "%exitcond6 = icmp eq i4 %i, -3" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 56 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 57 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.77ns)   --->   "%i_11 = add i4 %i, 1" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 58 'add' 'i_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader14.loopexit, label %3" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str8) nounwind" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 60 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str8)" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 61 'specregionbegin' 'tmp_50' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.66ns)   --->   "br label %4" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 62 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 63 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %3 ], [ %j_7, %14 ]"   --->   Operation 64 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.44ns)   --->   "%exitcond7 = icmp eq i4 %j, -3" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 65 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 66 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.77ns)   --->   "%j_7 = add i4 %j, 1" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 67 'add' 'j_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %15, label %5" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str9) nounwind" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 69 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str9)" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 70 'specregionbegin' 'tmp_51' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.66ns)   --->   "br label %6" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 71 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str8, i32 %tmp_50)" [lenet_hls/lenet_hls.cpp:175]   --->   Operation 72 'specregionend' 'empty_73' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:126]   --->   Operation 73 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.17>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sum_3 = phi float [ 0.000000e+00, %5 ], [ %sum_4, %13 ]" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 74 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%row_offset = phi i2 [ 0, %5 ], [ %row_offset_1, %13 ]"   --->   Operation 75 'phi' 'row_offset' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%row_offset_cast7 = zext i2 %row_offset to i4" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 76 'zext' 'row_offset_cast7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.93ns)   --->   "%exitcond9 = icmp eq i2 %row_offset, -2" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 77 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%row_offset_1 = add i2 %row_offset, 1" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 79 'add' 'row_offset_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %14, label %7" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str10) nounwind" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 81 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str10)" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 82 'specregionbegin' 'tmp_52' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.77ns)   --->   "%tmp_57 = add i4 %i, %row_offset_cast7" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 83 'add' 'tmp_57' <Predicate = (!exitcond9)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_57, i4 0)" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 84 'bitconcatenate' 'p_shl' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 85 'zext' 'p_shl_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_57, i1 false)" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 86 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3 to i9" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 87 'zext' 'p_shl3_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.11ns)   --->   "%tmp_58 = sub i9 %p_shl_cast, %p_shl3_cast" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 88 'sub' 'tmp_58' <Predicate = (!exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i2 %row_offset to i7" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 89 'zext' 'tmp_59_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.94ns)   --->   "%tmp_74 = add i7 %tmp_59_cast, %tmp_67_cast" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 90 'add' 'tmp_74' <Predicate = (!exitcond9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_74, i1 false)" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 91 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.66ns)   --->   "br label %8" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 92 'br' <Predicate = (!exitcond9)> <Delay = 1.66>
ST_7 : Operation 93 [5/5] (7.17ns)   --->   "%a_assign = fadd float %sum_3, %conv2_layer_bias_loa" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 93 'fadd' 'a_assign' <Predicate = (exitcond9)> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sum_4 = phi float [ %sum_3, %7 ], [ %sum_5, %12 ]" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 94 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%col_offset = phi i2 [ 0, %7 ], [ %col_offset_1, %12 ]"   --->   Operation 95 'phi' 'col_offset' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%col_offset_cast4_cas = zext i2 %col_offset to i4" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 96 'zext' 'col_offset_cast4_cas' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.93ns)   --->   "%exitcond8 = icmp eq i2 %col_offset, -2" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 97 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 98 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.58ns)   --->   "%col_offset_1 = add i2 %col_offset, 1" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 99 'add' 'col_offset_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %13, label %9" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str11) nounwind" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 101 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str11)" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 102 'specregionbegin' 'tmp_53' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_60 = zext i2 %col_offset to i8" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 103 'zext' 'tmp_60' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (2.11ns)   --->   "%tmp_76 = add i8 %tmp_75, %tmp_60" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 104 'add' 'tmp_76' <Predicate = (!exitcond8)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_79_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_76, i3 0)" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 105 'bitconcatenate' 'tmp_79_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %col_offset_cast4_cas, %j" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 106 'add' 'tmp1' <Predicate = (!exitcond8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i9" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 107 'zext' 'tmp1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.11ns)   --->   "%tmp_61 = add i9 %tmp_58, %tmp1_cast" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 108 'add' 'tmp_61' <Predicate = (!exitcond8)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i9 %tmp_61 to i12" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 109 'sext' 'tmp_65_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.66ns)   --->   "br label %10" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 110 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str10, i32 %tmp_52)" [lenet_hls/lenet_hls.cpp:146]   --->   Operation 111 'specregionend' 'empty_71' <Predicate = (exitcond8)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br label %6" [lenet_hls/lenet_hls.cpp:130]   --->   Operation 112 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.38>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sum_5 = phi float [ %sum_4, %9 ], [ %sum, %11 ]"   --->   Operation 113 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%channel_offset = phi i4 [ 0, %9 ], [ %channel_offset_1, %11 ]"   --->   Operation 114 'phi' 'channel_offset' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %9 ], [ %next_mul, %11 ]"   --->   Operation 115 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 116 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %channel_offset, -8" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 117 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 118 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.77ns)   --->   "%channel_offset_1 = add i4 %channel_offset, 1" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 119 'add' 'channel_offset_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %12, label %11" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (2.12ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 121 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (2.12ns)   --->   "%t1 = add i12 %tmp_65_cast, %phi_mul_cast" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 122 'add' 't1' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%t1_cast = sext i12 %t1 to i32" [lenet_hls/lenet_hls.cpp:137]   --->   Operation 123 'sext' 't1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i4 %channel_offset to i11" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 124 'zext' 'tmp_63_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (2.12ns)   --->   "%tmp_77 = add i11 %tmp_79_cast, %tmp_63_cast" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 125 'add' 'tmp_77' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i11 %tmp_77 to i64" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 126 'zext' 'tmp_80_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%conv2_layer_weights_s = getelementptr [512 x float]* @conv2_layer_weights, i64 0, i64 %tmp_80_cast" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 127 'getelementptr' 'conv2_layer_weights_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (3.25ns)   --->   "%conv2_layer_weights_1 = load float* %conv2_layer_weights_s, align 4" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 128 'load' 'conv2_layer_weights_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_64 = zext i32 %t1_cast to i64" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 129 'zext' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%conv_buff_addr = getelementptr inbounds [1568 x float]* %conv_buff, i64 0, i64 %tmp_64" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 130 'getelementptr' 'conv_buff_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (3.25ns)   --->   "%conv_buff_load = load float* %conv_buff_addr, align 4" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 131 'load' 'conv_buff_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str11, i32 %tmp_53)" [lenet_hls/lenet_hls.cpp:145]   --->   Operation 132 'specregionend' 'empty_70' <Predicate = (exitcond)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "br label %8" [lenet_hls/lenet_hls.cpp:132]   --->   Operation 133 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 134 [1/2] (3.25ns)   --->   "%conv2_layer_weights_1 = load float* %conv2_layer_weights_s, align 4" [lenet_hls/lenet_hls.cpp:139]   --->   Operation 134 'load' 'conv2_layer_weights_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_10 : Operation 135 [1/2] (3.25ns)   --->   "%conv_buff_load = load float* %conv_buff_addr, align 4" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 135 'load' 'conv_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>

State 11 <SV = 10> <Delay = 5.64>
ST_11 : Operation 136 [4/4] (5.64ns)   --->   "%tmp_65 = fmul float %conv_buff_load, %conv2_layer_weights_1" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 136 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.64>
ST_12 : Operation 137 [3/4] (5.64ns)   --->   "%tmp_65 = fmul float %conv_buff_load, %conv2_layer_weights_1" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 137 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.64>
ST_13 : Operation 138 [2/4] (5.64ns)   --->   "%tmp_65 = fmul float %conv_buff_load, %conv2_layer_weights_1" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 138 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.64>
ST_14 : Operation 139 [1/4] (5.64ns)   --->   "%tmp_65 = fmul float %conv_buff_load, %conv2_layer_weights_1" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 139 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.17>
ST_15 : Operation 140 [5/5] (7.17ns)   --->   "%sum = fadd float %sum_5, %tmp_65" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 140 'fadd' 'sum' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.17>
ST_16 : Operation 141 [4/5] (7.17ns)   --->   "%sum = fadd float %sum_5, %tmp_65" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 141 'fadd' 'sum' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.17>
ST_17 : Operation 142 [3/5] (7.17ns)   --->   "%sum = fadd float %sum_5, %tmp_65" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 142 'fadd' 'sum' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.17>
ST_18 : Operation 143 [2/5] (7.17ns)   --->   "%sum = fadd float %sum_5, %tmp_65" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 143 'fadd' 'sum' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.17>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 144 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/5] (7.17ns)   --->   "%sum = fadd float %sum_5, %tmp_65" [lenet_hls/lenet_hls.cpp:140]   --->   Operation 145 'fadd' 'sum' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "br label %10" [lenet_hls/lenet_hls.cpp:134]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 7.17>
ST_20 : Operation 147 [4/5] (7.17ns)   --->   "%a_assign = fadd float %sum_3, %conv2_layer_bias_loa" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 147 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.17>
ST_21 : Operation 148 [3/5] (7.17ns)   --->   "%a_assign = fadd float %sum_3, %conv2_layer_bias_loa" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 148 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.17>
ST_22 : Operation 149 [2/5] (7.17ns)   --->   "%a_assign = fadd float %sum_3, %conv2_layer_bias_loa" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 149 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.17>
ST_23 : Operation 150 [1/5] (7.17ns)   --->   "%a_assign = fadd float %sum_3, %conv2_layer_bias_loa" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 150 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 7.98>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 151 'bitcast' 'a_assign_to_int' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 152 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %a_assign_to_int to i23" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 153 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_68, -1" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 154 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_69, 0" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 155 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_70 = or i1 %notrhs, %notlhs" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 156 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/1] (6.61ns)   --->   "%tmp_71 = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 157 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_72 = and i1 %tmp_70, %tmp_71" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 158 'and' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_73 = select i1 %tmp_72, float %a_assign, float 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147]   --->   Operation 159 'select' 'tmp_73' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 12> <Delay = 3.90>
ST_25 : Operation 160 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %conv2_out_V, float %tmp_73)" [lenet_hls/lenet_hls.cpp:147]   --->   Operation 160 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str9, i32 %tmp_51)" [lenet_hls/lenet_hls.cpp:152]   --->   Operation 161 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [lenet_hls/lenet_hls.cpp:128]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', lenet_hls/lenet_hls.cpp:116) [10]  (1.66 ns)

 <State 2>: 7.17ns
The critical path consists of the following:
	fifo read on port 'in_V' (lenet_hls/lenet_hls.cpp:117) [19]  (3.91 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:117) of variable 'tmp', lenet_hls/lenet_hls.cpp:117 on array 'conv_buff', lenet_hls/lenet_hls.cpp:111 [20]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'phi' operation ('filter') with incoming values : ('filter', lenet_hls/lenet_hls.cpp:123) [25]  (0 ns)
	'getelementptr' operation ('conv2_layer_bias_add', lenet_hls/lenet_hls.cpp:147) [34]  (0 ns)
	'load' operation ('conv2_layer_bias_loa', lenet_hls/lenet_hls.cpp:147) on array 'conv2_layer_bias' [35]  (3.26 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'load' operation ('conv2_layer_bias_loa', lenet_hls/lenet_hls.cpp:147) on array 'conv2_layer_bias' [35]  (3.26 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:126) [38]  (0 ns)
	'add' operation ('i', lenet_hls/lenet_hls.cpp:126) [41]  (1.78 ns)

 <State 6>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet_hls/lenet_hls.cpp:128) [48]  (0 ns)
	'add' operation ('j', lenet_hls/lenet_hls.cpp:128) [51]  (1.78 ns)

 <State 7>: 7.18ns
The critical path consists of the following:
	'phi' operation ('sum_3', lenet_hls/lenet_hls.cpp:140) with incoming values : ('sum', lenet_hls/lenet_hls.cpp:140) [58]  (0 ns)
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:147) [129]  (7.18 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'phi' operation ('col_offset') with incoming values : ('col_offset', lenet_hls/lenet_hls.cpp:132) [80]  (0 ns)
	'add' operation ('tmp1', lenet_hls/lenet_hls.cpp:137) [92]  (1.78 ns)
	'add' operation ('tmp_61', lenet_hls/lenet_hls.cpp:137) [94]  (2.12 ns)

 <State 9>: 5.38ns
The critical path consists of the following:
	'phi' operation ('channel_offset') with incoming values : ('channel_offset', lenet_hls/lenet_hls.cpp:134) [99]  (0 ns)
	'add' operation ('tmp_77', lenet_hls/lenet_hls.cpp:139) [112]  (2.13 ns)
	'getelementptr' operation ('conv2_layer_weights_s', lenet_hls/lenet_hls.cpp:139) [114]  (0 ns)
	'load' operation ('conv2_layer_weights_1', lenet_hls/lenet_hls.cpp:139) on array 'conv2_layer_weights' [115]  (3.26 ns)

 <State 10>: 3.26ns
The critical path consists of the following:
	'load' operation ('conv2_layer_weights_1', lenet_hls/lenet_hls.cpp:139) on array 'conv2_layer_weights' [115]  (3.26 ns)

 <State 11>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_65', lenet_hls/lenet_hls.cpp:140) [119]  (5.64 ns)

 <State 12>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_65', lenet_hls/lenet_hls.cpp:140) [119]  (5.64 ns)

 <State 13>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_65', lenet_hls/lenet_hls.cpp:140) [119]  (5.64 ns)

 <State 14>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_65', lenet_hls/lenet_hls.cpp:140) [119]  (5.64 ns)

 <State 15>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_hls/lenet_hls.cpp:140) [120]  (7.18 ns)

 <State 16>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_hls/lenet_hls.cpp:140) [120]  (7.18 ns)

 <State 17>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_hls/lenet_hls.cpp:140) [120]  (7.18 ns)

 <State 18>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_hls/lenet_hls.cpp:140) [120]  (7.18 ns)

 <State 19>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_hls/lenet_hls.cpp:140) [120]  (7.18 ns)

 <State 20>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:147) [129]  (7.18 ns)

 <State 21>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:147) [129]  (7.18 ns)

 <State 22>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:147) [129]  (7.18 ns)

 <State 23>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:147) [129]  (7.18 ns)

 <State 24>: 7.99ns
The critical path consists of the following:
	'fcmp' operation ('tmp_71', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147) [136]  (6.62 ns)
	'and' operation ('tmp_72', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147) [137]  (0 ns)
	'select' operation ('a', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:147) [138]  (1.37 ns)

 <State 25>: 3.91ns
The critical path consists of the following:
	fifo write on port 'conv2_out_V' (lenet_hls/lenet_hls.cpp:147) [139]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
