###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID vcl-vm0-159)
#  Generated on:      Tue Feb  3 19:57:16 2026
#  Design:            alu4_flow_demo
#  Command:           defOut /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN alu4_flow_demo ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 25.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0700 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 23.7500 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 70000 67640 ) ;

ROW CORE_ROW_0 CoreSite 20000 20140 FS DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 CoreSite 20000 23560 N DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 CoreSite 20000 26980 FS DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 CoreSite 20000 30400 N DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 CoreSite 20000 33820 FS DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 CoreSite 20000 37240 N DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 CoreSite 20000 40660 FS DO 75 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 CoreSite 20000 44080 N DO 75 BY 1 STEP 400 0
 ;

TRACKS X 1200 DO 69 STEP 1000 LAYER Metal11 ;
TRACKS Y 1330 DO 70 STEP 950 LAYER Metal11 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal10 ;
TRACKS X 1200 DO 69 STEP 1000 LAYER Metal10 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal9 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal9 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal8 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal8 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal7 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal7 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal6 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal6 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal5 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal5 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal4 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal4 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal3 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal3 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal2 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal2 ;
TRACKS X 200 DO 175 STEP 400 LAYER Metal1 ;
TRACKS Y 190 DO 178 STEP 380 LAYER Metal1 ;

GCELLGRID Y 67650 DO 1 STEP 4950 ;
GCELLGRID Y 11400 DO 10 STEP 5700 ;
GCELLGRID Y -10 DO 2 STEP 5710 ;
GCELLGRID X 70010 DO 1 STEP 7300 ;
GCELLGRID X 11410 DO 10 STEP 5700 ;
GCELLGRID X -10 DO 2 STEP 5720 ;

COMPONENTS 99 ;
- FE_DBTC0_b_2 INVX1 + SOURCE TIMING + PLACED ( 32400 23560 ) N
 ;
- sub_22/U1 INVX1 + PLACED ( 46800 23560 ) N
 ;
- sub_22/U2 INVX1 + PLACED ( 36800 20140 ) FS
 ;
- sub_22/U3 INVX1 + PLACED ( 34400 40660 ) FS
 ;
- sub_22/U5 INVX1 + PLACED ( 29200 33820 ) FS
 ;
- sub_22/U6 INVX1 + PLACED ( 37600 44080 ) N
 ;
- sub_22/U7 OR2X1 + PLACED ( 40000 23560 ) N
 ;
- sub_22/U8 AND2X1 + PLACED ( 37600 20140 ) FS
 ;
- sub_22/U9 AND2X1 + PLACED ( 40800 20140 ) FS
 ;
- sub_22/U10 OR2X1 + PLACED ( 39200 20140 ) FS
 ;
- sub_22/U11 XOR2X1 + PLACED ( 43600 20140 ) FS
 ;
- sub_22/U12 XOR2X1 + PLACED ( 46800 20140 ) FS
 ;
- sub_22/U13 OR2X1 + PLACED ( 33200 23560 ) N
 ;
- sub_22/U14 AND2X1 + PLACED ( 30800 23560 ) N
 ;
- sub_22/U15 AND2X1 + PLACED ( 32400 26980 ) FS
 ;
- sub_22/U16 OR2X1 + PLACED ( 30800 26980 ) FS
 ;
- sub_22/U17 XOR2X1 + PLACED ( 28400 20140 ) FS
 ;
- sub_22/U18 XOR2X1 + PLACED ( 31600 20140 ) FS
 ;
- sub_22/U19 OR2X1 + PLACED ( 31200 30400 ) N
 ;
- sub_22/U20 AND2X1 + PLACED ( 31600 33820 ) FS
 ;
- sub_22/U21 AND2X1 + PLACED ( 30000 33820 ) FS
 ;
- sub_22/U22 OR2X1 + PLACED ( 33200 33820 ) FS
 ;
- sub_22/U23 XOR2X1 + PLACED ( 29600 44080 ) N
 ;
- sub_22/U24 XOR2X1 + PLACED ( 32800 44080 ) N
 ;
- sub_22/U25 OR2X1 + PLACED ( 40000 44080 ) N
 ;
- sub_22/U26 OR2X1 + PLACED ( 36000 44080 ) N
 ;
- sub_22/U27 AND2X1 + PLACED ( 38400 44080 ) N
 ;
- U53 OR2X1 + PLACED ( 48000 26980 ) FS
 ;
- U54 OR2X1 + PLACED ( 46400 26980 ) FS
 ;
- U55 AND2X1 + PLACED ( 45200 23560 ) N
 ;
- U56 AND2X1 + PLACED ( 44000 33820 ) FS
 ;
- U57 OR2X1 + PLACED ( 44800 26980 ) FS
 ;
- U58 AND2X1 + PLACED ( 43200 26980 ) FS
 ;
- U59 OR2X1 + PLACED ( 40400 26980 ) FS
 ;
- U60 AND2X1 + PLACED ( 38800 26980 ) FS
 ;
- U61 AND2X1 + PLACED ( 44000 37240 ) N
 ;
- U62 AND2X1 + PLACED ( 45600 37240 ) N
 ;
- U63 INVX1 + PLACED ( 47200 37240 ) N
 ;
- U64 AND2X1 + PLACED ( 47200 33820 ) FS
 ;
- U65 OR2X1 + PLACED ( 46800 30400 ) N
 ;
- U66 OR2X1 + PLACED ( 45600 33820 ) FS
 ;
- U67 XOR2X1 + PLACED ( 43600 30400 ) N
 ;
- U68 OR2X1 + PLACED ( 24800 20140 ) FS
 ;
- U69 OR2X1 + PLACED ( 23200 20140 ) FS
 ;
- U70 AND2X1 + PLACED ( 24400 23560 ) N
 ;
- U71 OR2X1 + PLACED ( 24800 26980 ) FS
 ;
- U72 AND2X1 + PLACED ( 25200 30400 ) N
 ;
- U73 OR2X1 + PLACED ( 23600 30400 ) N
 ;
- U74 AND2X1 + PLACED ( 23200 26980 ) FS
 ;
- U75 AND2X1 + PLACED ( 21600 20140 ) FS
 ;
- U77 OR2X1 + PLACED ( 21200 23560 ) N
 ;
- U78 AND2X1 + PLACED ( 20800 26980 ) FS
 ;
- U79 INVX1 + PLACED ( 22400 26980 ) FS
 ;
- U80 AND2X1 + PLACED ( 22000 30400 ) N
 ;
- U81 AND2X1 + PLACED ( 22800 23560 ) N
 ;
- U82 OR2X1 + PLACED ( 23600 33820 ) FS
 ;
- U83 AND2X1 + PLACED ( 22000 33820 ) FS
 ;
- U84 INVX1 + PLACED ( 21200 33820 ) FS
 ;
- U85 AND2X1 + PLACED ( 26800 23560 ) N
 ;
- U86 OR2X1 + PLACED ( 23200 44080 ) N
 ;
- U87 OR2X1 + PLACED ( 21600 44080 ) N
 ;
- U88 AND2X1 + PLACED ( 28000 44080 ) N
 ;
- U89 AND2X1 + PLACED ( 20000 44080 ) N
 ;
- U90 OR2X1 + PLACED ( 22800 37240 ) N
 ;
- U91 AND2X1 + PLACED ( 21200 37240 ) N
 ;
- U92 XOR2X1 + PLACED ( 23200 40660 ) FS
 ;
- U93 XOR2X1 + PLACED ( 24800 44080 ) N
 ;
- U94 AND2X1 + PLACED ( 24400 37240 ) N
 ;
- U95 AND2X1 + PLACED ( 26000 37240 ) N
 ;
- U96 OR2X1 + PLACED ( 47200 44080 ) N
 ;
- U97 OR2X1 + PLACED ( 47600 40660 ) FS
 ;
- U98 AND2X1 + PLACED ( 40800 37240 ) N
 ;
- U99 AND2X1 + PLACED ( 39200 37240 ) N
 ;
- U100 AND2X1 + PLACED ( 46000 40660 ) FS
 ;
- U101 OR2X1 + PLACED ( 44400 40660 ) FS
 ;
- U102 AND2X1 + PLACED ( 37200 33820 ) FS
 ;
- U103 XOR2X1 + PLACED ( 44000 44080 ) N
 ;
- U104 AND2X1 + PLACED ( 42400 44080 ) N
 ;
- U105 OR2X1 + PLACED ( 36800 23560 ) N
 ;
- U106 OR2X1 + PLACED ( 37200 26980 ) FS
 ;
- U107 AND2X1 + PLACED ( 38000 30400 ) N
 ;
- U108 AND2X1 + PLACED ( 41200 30400 ) N
 ;
- U109 OR2X1 + PLACED ( 39600 30400 ) N
 ;
- U110 AND2X1 + PLACED ( 36400 30400 ) N
 ;
- U111 AND2X1 + PLACED ( 34800 30400 ) N
 ;
- U112 OR2X1 + PLACED ( 32800 30400 ) N
 ;
- U113 AND2X1 + PLACED ( 29600 30400 ) N
 ;
- U114 AND2X1 + PLACED ( 29200 26980 ) FS
 ;
- U115 OR2X1 + PLACED ( 28000 30400 ) N
 ;
- U116 OR2X1 + PLACED ( 30800 37240 ) N
 ;
- U117 AND2X1 + PLACED ( 29200 37240 ) N
 ;
- U118 AND2X1 + PLACED ( 32400 37240 ) N
 ;
- U119 OR2X1 + PLACED ( 30800 40660 ) FS
 ;
- U120 AND2X1 + PLACED ( 38800 40660 ) FS
 ;
- U121 AND2X1 + PLACED ( 36800 37240 ) N
 ;
- U122 INVX1 + PLACED ( 36000 37240 ) N
 ;
- U123 AND2X1 + PLACED ( 38400 23560 ) N
 ;
- U124 AND2X1 + PLACED ( 38800 33820 ) FS
 ;
- U125 INVX1 + PLACED ( 38400 37240 ) N
 ;
END COMPONENTS

PINS 15 ;
- a[3] + NET a[3] + DIRECTION INPUT + USE SIGNAL
 ;
- a[2] + NET a[2] + DIRECTION INPUT + USE SIGNAL
 ;
- a[1] + NET a[1] + DIRECTION INPUT + USE SIGNAL
 ;
- a[0] + NET a[0] + DIRECTION INPUT + USE SIGNAL
 ;
- b[3] + NET b[3] + DIRECTION INPUT + USE SIGNAL
 ;
- b[2] + NET b[2] + DIRECTION INPUT + USE SIGNAL
 ;
- b[1] + NET b[1] + DIRECTION INPUT + USE SIGNAL
 ;
- b[0] + NET b[0] + DIRECTION INPUT + USE SIGNAL
 ;
- op[1] + NET op[1] + DIRECTION INPUT + USE SIGNAL
 ;
- op[0] + NET op[0] + DIRECTION INPUT + USE SIGNAL
 ;
- y[3] + NET y[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[2] + NET y[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[1] + NET y[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[0] + NET y[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- cout + NET cout + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + USE POWER
 ;
- VSS  ( * VSS )
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
