 
# Yosys synthesis script for mkDelayWorker32B
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
verilog_defines 
read_verilog  -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v 


# Technology mapping
hierarchy -top mkDelayWorker32B



plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay     -no_iobuf -max_lut 45408 -max_reg 90816 -max_device_dsp 176 -max_device_bram 176 -max_device_carry_length 528 -max_dsp 176 -max_bram 176 -max_carry_length 528     -de_max_threads -1   

write_verilog -noexpr -nodec -v mkDelayWorker32B_post_synth.v
write_blif mkDelayWorker32B_post_synth.blif

  