
build/BINARY.elf:     file format elf32-littlearm


Disassembly of section .text:

080001d8 <__aeabi_frsub>:
 80001d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__addsf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_fsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080001e4 <__addsf3>:
 80001e4:	0042      	lsls	r2, r0, #1
 80001e6:	bf1f      	itttt	ne
 80001e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001ec:	ea92 0f03 	teqne	r2, r3
 80001f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001f8:	d06a      	beq.n	80002d0 <__addsf3+0xec>
 80001fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000202:	bfc1      	itttt	gt
 8000204:	18d2      	addgt	r2, r2, r3
 8000206:	4041      	eorgt	r1, r0
 8000208:	4048      	eorgt	r0, r1
 800020a:	4041      	eorgt	r1, r0
 800020c:	bfb8      	it	lt
 800020e:	425b      	neglt	r3, r3
 8000210:	2b19      	cmp	r3, #25
 8000212:	bf88      	it	hi
 8000214:	4770      	bxhi	lr
 8000216:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800021a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800021e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4240      	negne	r0, r0
 8000226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800022a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800022e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000232:	bf18      	it	ne
 8000234:	4249      	negne	r1, r1
 8000236:	ea92 0f03 	teq	r2, r3
 800023a:	d03f      	beq.n	80002bc <__addsf3+0xd8>
 800023c:	f1a2 0201 	sub.w	r2, r2, #1
 8000240:	fa41 fc03 	asr.w	ip, r1, r3
 8000244:	eb10 000c 	adds.w	r0, r0, ip
 8000248:	f1c3 0320 	rsb	r3, r3, #32
 800024c:	fa01 f103 	lsl.w	r1, r1, r3
 8000250:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000254:	d502      	bpl.n	800025c <__addsf3+0x78>
 8000256:	4249      	negs	r1, r1
 8000258:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800025c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000260:	d313      	bcc.n	800028a <__addsf3+0xa6>
 8000262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000266:	d306      	bcc.n	8000276 <__addsf3+0x92>
 8000268:	0840      	lsrs	r0, r0, #1
 800026a:	ea4f 0131 	mov.w	r1, r1, rrx
 800026e:	f102 0201 	add.w	r2, r2, #1
 8000272:	2afe      	cmp	r2, #254	; 0xfe
 8000274:	d251      	bcs.n	800031a <__addsf3+0x136>
 8000276:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800027a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800027e:	bf08      	it	eq
 8000280:	f020 0001 	biceq.w	r0, r0, #1
 8000284:	ea40 0003 	orr.w	r0, r0, r3
 8000288:	4770      	bx	lr
 800028a:	0049      	lsls	r1, r1, #1
 800028c:	eb40 0000 	adc.w	r0, r0, r0
 8000290:	3a01      	subs	r2, #1
 8000292:	bf28      	it	cs
 8000294:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000298:	d2ed      	bcs.n	8000276 <__addsf3+0x92>
 800029a:	fab0 fc80 	clz	ip, r0
 800029e:	f1ac 0c08 	sub.w	ip, ip, #8
 80002a2:	ebb2 020c 	subs.w	r2, r2, ip
 80002a6:	fa00 f00c 	lsl.w	r0, r0, ip
 80002aa:	bfaa      	itet	ge
 80002ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002b0:	4252      	neglt	r2, r2
 80002b2:	4318      	orrge	r0, r3
 80002b4:	bfbc      	itt	lt
 80002b6:	40d0      	lsrlt	r0, r2
 80002b8:	4318      	orrlt	r0, r3
 80002ba:	4770      	bx	lr
 80002bc:	f092 0f00 	teq	r2, #0
 80002c0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002c4:	bf06      	itte	eq
 80002c6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002ca:	3201      	addeq	r2, #1
 80002cc:	3b01      	subne	r3, #1
 80002ce:	e7b5      	b.n	800023c <__addsf3+0x58>
 80002d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002d8:	bf18      	it	ne
 80002da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002de:	d021      	beq.n	8000324 <__addsf3+0x140>
 80002e0:	ea92 0f03 	teq	r2, r3
 80002e4:	d004      	beq.n	80002f0 <__addsf3+0x10c>
 80002e6:	f092 0f00 	teq	r2, #0
 80002ea:	bf08      	it	eq
 80002ec:	4608      	moveq	r0, r1
 80002ee:	4770      	bx	lr
 80002f0:	ea90 0f01 	teq	r0, r1
 80002f4:	bf1c      	itt	ne
 80002f6:	2000      	movne	r0, #0
 80002f8:	4770      	bxne	lr
 80002fa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002fe:	d104      	bne.n	800030a <__addsf3+0x126>
 8000300:	0040      	lsls	r0, r0, #1
 8000302:	bf28      	it	cs
 8000304:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000308:	4770      	bx	lr
 800030a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800030e:	bf3c      	itt	cc
 8000310:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000314:	4770      	bxcc	lr
 8000316:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800031a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800031e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000322:	4770      	bx	lr
 8000324:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000328:	bf16      	itet	ne
 800032a:	4608      	movne	r0, r1
 800032c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000330:	4601      	movne	r1, r0
 8000332:	0242      	lsls	r2, r0, #9
 8000334:	bf06      	itte	eq
 8000336:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800033a:	ea90 0f01 	teqeq	r0, r1
 800033e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000342:	4770      	bx	lr

08000344 <__aeabi_ui2f>:
 8000344:	f04f 0300 	mov.w	r3, #0
 8000348:	e004      	b.n	8000354 <__aeabi_i2f+0x8>
 800034a:	bf00      	nop

0800034c <__aeabi_i2f>:
 800034c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000350:	bf48      	it	mi
 8000352:	4240      	negmi	r0, r0
 8000354:	ea5f 0c00 	movs.w	ip, r0
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000360:	4601      	mov	r1, r0
 8000362:	f04f 0000 	mov.w	r0, #0
 8000366:	e01c      	b.n	80003a2 <__aeabi_l2f+0x2a>

08000368 <__aeabi_ul2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f04f 0300 	mov.w	r3, #0
 8000374:	e00a      	b.n	800038c <__aeabi_l2f+0x14>
 8000376:	bf00      	nop

08000378 <__aeabi_l2f>:
 8000378:	ea50 0201 	orrs.w	r2, r0, r1
 800037c:	bf08      	it	eq
 800037e:	4770      	bxeq	lr
 8000380:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000384:	d502      	bpl.n	800038c <__aeabi_l2f+0x14>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	ea5f 0c01 	movs.w	ip, r1
 8000390:	bf02      	ittt	eq
 8000392:	4684      	moveq	ip, r0
 8000394:	4601      	moveq	r1, r0
 8000396:	2000      	moveq	r0, #0
 8000398:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800039c:	bf08      	it	eq
 800039e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003a6:	fabc f28c 	clz	r2, ip
 80003aa:	3a08      	subs	r2, #8
 80003ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003b0:	db10      	blt.n	80003d4 <__aeabi_l2f+0x5c>
 80003b2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003b6:	4463      	add	r3, ip
 80003b8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003bc:	f1c2 0220 	rsb	r2, r2, #32
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003c4:	fa20 f202 	lsr.w	r2, r0, r2
 80003c8:	eb43 0002 	adc.w	r0, r3, r2
 80003cc:	bf08      	it	eq
 80003ce:	f020 0001 	biceq.w	r0, r0, #1
 80003d2:	4770      	bx	lr
 80003d4:	f102 0220 	add.w	r2, r2, #32
 80003d8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003dc:	f1c2 0220 	rsb	r2, r2, #32
 80003e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003e4:	fa21 f202 	lsr.w	r2, r1, r2
 80003e8:	eb43 0002 	adc.w	r0, r3, r2
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003f2:	4770      	bx	lr

080003f4 <__aeabi_dmul>:
 80003f4:	b570      	push	{r4, r5, r6, lr}
 80003f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80003fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000402:	bf1d      	ittte	ne
 8000404:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000408:	ea94 0f0c 	teqne	r4, ip
 800040c:	ea95 0f0c 	teqne	r5, ip
 8000410:	f000 f8de 	bleq	80005d0 <__aeabi_dmul+0x1dc>
 8000414:	442c      	add	r4, r5
 8000416:	ea81 0603 	eor.w	r6, r1, r3
 800041a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800041e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000422:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000426:	bf18      	it	ne
 8000428:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800042c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000430:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000434:	d038      	beq.n	80004a8 <__aeabi_dmul+0xb4>
 8000436:	fba0 ce02 	umull	ip, lr, r0, r2
 800043a:	f04f 0500 	mov.w	r5, #0
 800043e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000442:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000446:	fbe0 e503 	umlal	lr, r5, r0, r3
 800044a:	f04f 0600 	mov.w	r6, #0
 800044e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000452:	f09c 0f00 	teq	ip, #0
 8000456:	bf18      	it	ne
 8000458:	f04e 0e01 	orrne.w	lr, lr, #1
 800045c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000460:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000464:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000468:	d204      	bcs.n	8000474 <__aeabi_dmul+0x80>
 800046a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800046e:	416d      	adcs	r5, r5
 8000470:	eb46 0606 	adc.w	r6, r6, r6
 8000474:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000478:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800047c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000480:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000484:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000488:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800048c:	bf88      	it	hi
 800048e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000492:	d81e      	bhi.n	80004d2 <__aeabi_dmul+0xde>
 8000494:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000498:	bf08      	it	eq
 800049a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800049e:	f150 0000 	adcs.w	r0, r0, #0
 80004a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004a6:	bd70      	pop	{r4, r5, r6, pc}
 80004a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80004ac:	ea46 0101 	orr.w	r1, r6, r1
 80004b0:	ea40 0002 	orr.w	r0, r0, r2
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80004bc:	bfc2      	ittt	gt
 80004be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80004c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80004c6:	bd70      	popgt	{r4, r5, r6, pc}
 80004c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004cc:	f04f 0e00 	mov.w	lr, #0
 80004d0:	3c01      	subs	r4, #1
 80004d2:	f300 80ab 	bgt.w	800062c <__aeabi_dmul+0x238>
 80004d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80004da:	bfde      	ittt	le
 80004dc:	2000      	movle	r0, #0
 80004de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80004e2:	bd70      	pople	{r4, r5, r6, pc}
 80004e4:	f1c4 0400 	rsb	r4, r4, #0
 80004e8:	3c20      	subs	r4, #32
 80004ea:	da35      	bge.n	8000558 <__aeabi_dmul+0x164>
 80004ec:	340c      	adds	r4, #12
 80004ee:	dc1b      	bgt.n	8000528 <__aeabi_dmul+0x134>
 80004f0:	f104 0414 	add.w	r4, r4, #20
 80004f4:	f1c4 0520 	rsb	r5, r4, #32
 80004f8:	fa00 f305 	lsl.w	r3, r0, r5
 80004fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000500:	fa01 f205 	lsl.w	r2, r1, r5
 8000504:	ea40 0002 	orr.w	r0, r0, r2
 8000508:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000514:	fa21 f604 	lsr.w	r6, r1, r4
 8000518:	eb42 0106 	adc.w	r1, r2, r6
 800051c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000520:	bf08      	it	eq
 8000522:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000526:	bd70      	pop	{r4, r5, r6, pc}
 8000528:	f1c4 040c 	rsb	r4, r4, #12
 800052c:	f1c4 0520 	rsb	r5, r4, #32
 8000530:	fa00 f304 	lsl.w	r3, r0, r4
 8000534:	fa20 f005 	lsr.w	r0, r0, r5
 8000538:	fa01 f204 	lsl.w	r2, r1, r4
 800053c:	ea40 0002 	orr.w	r0, r0, r2
 8000540:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000544:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000548:	f141 0100 	adc.w	r1, r1, #0
 800054c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000550:	bf08      	it	eq
 8000552:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000556:	bd70      	pop	{r4, r5, r6, pc}
 8000558:	f1c4 0520 	rsb	r5, r4, #32
 800055c:	fa00 f205 	lsl.w	r2, r0, r5
 8000560:	ea4e 0e02 	orr.w	lr, lr, r2
 8000564:	fa20 f304 	lsr.w	r3, r0, r4
 8000568:	fa01 f205 	lsl.w	r2, r1, r5
 800056c:	ea43 0302 	orr.w	r3, r3, r2
 8000570:	fa21 f004 	lsr.w	r0, r1, r4
 8000574:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000578:	fa21 f204 	lsr.w	r2, r1, r4
 800057c:	ea20 0002 	bic.w	r0, r0, r2
 8000580:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000584:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000588:	bf08      	it	eq
 800058a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	f094 0f00 	teq	r4, #0
 8000594:	d10f      	bne.n	80005b6 <__aeabi_dmul+0x1c2>
 8000596:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800059a:	0040      	lsls	r0, r0, #1
 800059c:	eb41 0101 	adc.w	r1, r1, r1
 80005a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80005a4:	bf08      	it	eq
 80005a6:	3c01      	subeq	r4, #1
 80005a8:	d0f7      	beq.n	800059a <__aeabi_dmul+0x1a6>
 80005aa:	ea41 0106 	orr.w	r1, r1, r6
 80005ae:	f095 0f00 	teq	r5, #0
 80005b2:	bf18      	it	ne
 80005b4:	4770      	bxne	lr
 80005b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80005ba:	0052      	lsls	r2, r2, #1
 80005bc:	eb43 0303 	adc.w	r3, r3, r3
 80005c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80005c4:	bf08      	it	eq
 80005c6:	3d01      	subeq	r5, #1
 80005c8:	d0f7      	beq.n	80005ba <__aeabi_dmul+0x1c6>
 80005ca:	ea43 0306 	orr.w	r3, r3, r6
 80005ce:	4770      	bx	lr
 80005d0:	ea94 0f0c 	teq	r4, ip
 80005d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80005d8:	bf18      	it	ne
 80005da:	ea95 0f0c 	teqne	r5, ip
 80005de:	d00c      	beq.n	80005fa <__aeabi_dmul+0x206>
 80005e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80005e4:	bf18      	it	ne
 80005e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80005ea:	d1d1      	bne.n	8000590 <__aeabi_dmul+0x19c>
 80005ec:	ea81 0103 	eor.w	r1, r1, r3
 80005f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd70      	pop	{r4, r5, r6, pc}
 80005fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80005fe:	bf06      	itte	eq
 8000600:	4610      	moveq	r0, r2
 8000602:	4619      	moveq	r1, r3
 8000604:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000608:	d019      	beq.n	800063e <__aeabi_dmul+0x24a>
 800060a:	ea94 0f0c 	teq	r4, ip
 800060e:	d102      	bne.n	8000616 <__aeabi_dmul+0x222>
 8000610:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000614:	d113      	bne.n	800063e <__aeabi_dmul+0x24a>
 8000616:	ea95 0f0c 	teq	r5, ip
 800061a:	d105      	bne.n	8000628 <__aeabi_dmul+0x234>
 800061c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000620:	bf1c      	itt	ne
 8000622:	4610      	movne	r0, r2
 8000624:	4619      	movne	r1, r3
 8000626:	d10a      	bne.n	800063e <__aeabi_dmul+0x24a>
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000630:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000634:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000638:	f04f 0000 	mov.w	r0, #0
 800063c:	bd70      	pop	{r4, r5, r6, pc}
 800063e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000642:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000646:	bd70      	pop	{r4, r5, r6, pc}

08000648 <__aeabi_drsub>:
 8000648:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800064c:	e002      	b.n	8000654 <__adddf3>
 800064e:	bf00      	nop

08000650 <__aeabi_dsub>:
 8000650:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000654 <__adddf3>:
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800065a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800065e:	ea94 0f05 	teq	r4, r5
 8000662:	bf08      	it	eq
 8000664:	ea90 0f02 	teqeq	r0, r2
 8000668:	bf1f      	itttt	ne
 800066a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800066e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000672:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000676:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800067a:	f000 80e2 	beq.w	8000842 <__adddf3+0x1ee>
 800067e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000682:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000686:	bfb8      	it	lt
 8000688:	426d      	neglt	r5, r5
 800068a:	dd0c      	ble.n	80006a6 <__adddf3+0x52>
 800068c:	442c      	add	r4, r5
 800068e:	ea80 0202 	eor.w	r2, r0, r2
 8000692:	ea81 0303 	eor.w	r3, r1, r3
 8000696:	ea82 0000 	eor.w	r0, r2, r0
 800069a:	ea83 0101 	eor.w	r1, r3, r1
 800069e:	ea80 0202 	eor.w	r2, r0, r2
 80006a2:	ea81 0303 	eor.w	r3, r1, r3
 80006a6:	2d36      	cmp	r5, #54	; 0x36
 80006a8:	bf88      	it	hi
 80006aa:	bd30      	pophi	{r4, r5, pc}
 80006ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80006b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80006b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80006bc:	d002      	beq.n	80006c4 <__adddf3+0x70>
 80006be:	4240      	negs	r0, r0
 80006c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80006c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80006cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80006d0:	d002      	beq.n	80006d8 <__adddf3+0x84>
 80006d2:	4252      	negs	r2, r2
 80006d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006d8:	ea94 0f05 	teq	r4, r5
 80006dc:	f000 80a7 	beq.w	800082e <__adddf3+0x1da>
 80006e0:	f1a4 0401 	sub.w	r4, r4, #1
 80006e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80006e8:	db0d      	blt.n	8000706 <__adddf3+0xb2>
 80006ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80006ee:	fa22 f205 	lsr.w	r2, r2, r5
 80006f2:	1880      	adds	r0, r0, r2
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80006fc:	1880      	adds	r0, r0, r2
 80006fe:	fa43 f305 	asr.w	r3, r3, r5
 8000702:	4159      	adcs	r1, r3
 8000704:	e00e      	b.n	8000724 <__adddf3+0xd0>
 8000706:	f1a5 0520 	sub.w	r5, r5, #32
 800070a:	f10e 0e20 	add.w	lr, lr, #32
 800070e:	2a01      	cmp	r2, #1
 8000710:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000714:	bf28      	it	cs
 8000716:	f04c 0c02 	orrcs.w	ip, ip, #2
 800071a:	fa43 f305 	asr.w	r3, r3, r5
 800071e:	18c0      	adds	r0, r0, r3
 8000720:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000724:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000728:	d507      	bpl.n	800073a <__adddf3+0xe6>
 800072a:	f04f 0e00 	mov.w	lr, #0
 800072e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000732:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000736:	eb6e 0101 	sbc.w	r1, lr, r1
 800073a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800073e:	d31b      	bcc.n	8000778 <__adddf3+0x124>
 8000740:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000744:	d30c      	bcc.n	8000760 <__adddf3+0x10c>
 8000746:	0849      	lsrs	r1, r1, #1
 8000748:	ea5f 0030 	movs.w	r0, r0, rrx
 800074c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000750:	f104 0401 	add.w	r4, r4, #1
 8000754:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000758:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800075c:	f080 809a 	bcs.w	8000894 <__adddf3+0x240>
 8000760:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000764:	bf08      	it	eq
 8000766:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800076a:	f150 0000 	adcs.w	r0, r0, #0
 800076e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000772:	ea41 0105 	orr.w	r1, r1, r5
 8000776:	bd30      	pop	{r4, r5, pc}
 8000778:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800077c:	4140      	adcs	r0, r0
 800077e:	eb41 0101 	adc.w	r1, r1, r1
 8000782:	3c01      	subs	r4, #1
 8000784:	bf28      	it	cs
 8000786:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800078a:	d2e9      	bcs.n	8000760 <__adddf3+0x10c>
 800078c:	f091 0f00 	teq	r1, #0
 8000790:	bf04      	itt	eq
 8000792:	4601      	moveq	r1, r0
 8000794:	2000      	moveq	r0, #0
 8000796:	fab1 f381 	clz	r3, r1
 800079a:	bf08      	it	eq
 800079c:	3320      	addeq	r3, #32
 800079e:	f1a3 030b 	sub.w	r3, r3, #11
 80007a2:	f1b3 0220 	subs.w	r2, r3, #32
 80007a6:	da0c      	bge.n	80007c2 <__adddf3+0x16e>
 80007a8:	320c      	adds	r2, #12
 80007aa:	dd08      	ble.n	80007be <__adddf3+0x16a>
 80007ac:	f102 0c14 	add.w	ip, r2, #20
 80007b0:	f1c2 020c 	rsb	r2, r2, #12
 80007b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80007b8:	fa21 f102 	lsr.w	r1, r1, r2
 80007bc:	e00c      	b.n	80007d8 <__adddf3+0x184>
 80007be:	f102 0214 	add.w	r2, r2, #20
 80007c2:	bfd8      	it	le
 80007c4:	f1c2 0c20 	rsble	ip, r2, #32
 80007c8:	fa01 f102 	lsl.w	r1, r1, r2
 80007cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80007d0:	bfdc      	itt	le
 80007d2:	ea41 010c 	orrle.w	r1, r1, ip
 80007d6:	4090      	lslle	r0, r2
 80007d8:	1ae4      	subs	r4, r4, r3
 80007da:	bfa2      	ittt	ge
 80007dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80007e0:	4329      	orrge	r1, r5
 80007e2:	bd30      	popge	{r4, r5, pc}
 80007e4:	ea6f 0404 	mvn.w	r4, r4
 80007e8:	3c1f      	subs	r4, #31
 80007ea:	da1c      	bge.n	8000826 <__adddf3+0x1d2>
 80007ec:	340c      	adds	r4, #12
 80007ee:	dc0e      	bgt.n	800080e <__adddf3+0x1ba>
 80007f0:	f104 0414 	add.w	r4, r4, #20
 80007f4:	f1c4 0220 	rsb	r2, r4, #32
 80007f8:	fa20 f004 	lsr.w	r0, r0, r4
 80007fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000800:	ea40 0003 	orr.w	r0, r0, r3
 8000804:	fa21 f304 	lsr.w	r3, r1, r4
 8000808:	ea45 0103 	orr.w	r1, r5, r3
 800080c:	bd30      	pop	{r4, r5, pc}
 800080e:	f1c4 040c 	rsb	r4, r4, #12
 8000812:	f1c4 0220 	rsb	r2, r4, #32
 8000816:	fa20 f002 	lsr.w	r0, r0, r2
 800081a:	fa01 f304 	lsl.w	r3, r1, r4
 800081e:	ea40 0003 	orr.w	r0, r0, r3
 8000822:	4629      	mov	r1, r5
 8000824:	bd30      	pop	{r4, r5, pc}
 8000826:	fa21 f004 	lsr.w	r0, r1, r4
 800082a:	4629      	mov	r1, r5
 800082c:	bd30      	pop	{r4, r5, pc}
 800082e:	f094 0f00 	teq	r4, #0
 8000832:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000836:	bf06      	itte	eq
 8000838:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800083c:	3401      	addeq	r4, #1
 800083e:	3d01      	subne	r5, #1
 8000840:	e74e      	b.n	80006e0 <__adddf3+0x8c>
 8000842:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000846:	bf18      	it	ne
 8000848:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800084c:	d029      	beq.n	80008a2 <__adddf3+0x24e>
 800084e:	ea94 0f05 	teq	r4, r5
 8000852:	bf08      	it	eq
 8000854:	ea90 0f02 	teqeq	r0, r2
 8000858:	d005      	beq.n	8000866 <__adddf3+0x212>
 800085a:	ea54 0c00 	orrs.w	ip, r4, r0
 800085e:	bf04      	itt	eq
 8000860:	4619      	moveq	r1, r3
 8000862:	4610      	moveq	r0, r2
 8000864:	bd30      	pop	{r4, r5, pc}
 8000866:	ea91 0f03 	teq	r1, r3
 800086a:	bf1e      	ittt	ne
 800086c:	2100      	movne	r1, #0
 800086e:	2000      	movne	r0, #0
 8000870:	bd30      	popne	{r4, r5, pc}
 8000872:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000876:	d105      	bne.n	8000884 <__adddf3+0x230>
 8000878:	0040      	lsls	r0, r0, #1
 800087a:	4149      	adcs	r1, r1
 800087c:	bf28      	it	cs
 800087e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000882:	bd30      	pop	{r4, r5, pc}
 8000884:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000888:	bf3c      	itt	cc
 800088a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800088e:	bd30      	popcc	{r4, r5, pc}
 8000890:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000894:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008a6:	bf1a      	itte	ne
 80008a8:	4619      	movne	r1, r3
 80008aa:	4610      	movne	r0, r2
 80008ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80008b0:	bf1c      	itt	ne
 80008b2:	460b      	movne	r3, r1
 80008b4:	4602      	movne	r2, r0
 80008b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ba:	bf06      	itte	eq
 80008bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80008c0:	ea91 0f03 	teqeq	r1, r3
 80008c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80008c8:	bd30      	pop	{r4, r5, pc}
 80008ca:	bf00      	nop

080008cc <__aeabi_ui2d>:
 80008cc:	f090 0f00 	teq	r0, #0
 80008d0:	bf04      	itt	eq
 80008d2:	2100      	moveq	r1, #0
 80008d4:	4770      	bxeq	lr
 80008d6:	b530      	push	{r4, r5, lr}
 80008d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80008dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80008e0:	f04f 0500 	mov.w	r5, #0
 80008e4:	f04f 0100 	mov.w	r1, #0
 80008e8:	e750      	b.n	800078c <__adddf3+0x138>
 80008ea:	bf00      	nop

080008ec <__aeabi_i2d>:
 80008ec:	f090 0f00 	teq	r0, #0
 80008f0:	bf04      	itt	eq
 80008f2:	2100      	moveq	r1, #0
 80008f4:	4770      	bxeq	lr
 80008f6:	b530      	push	{r4, r5, lr}
 80008f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80008fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000900:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000904:	bf48      	it	mi
 8000906:	4240      	negmi	r0, r0
 8000908:	f04f 0100 	mov.w	r1, #0
 800090c:	e73e      	b.n	800078c <__adddf3+0x138>
 800090e:	bf00      	nop

08000910 <__aeabi_f2d>:
 8000910:	0042      	lsls	r2, r0, #1
 8000912:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000916:	ea4f 0131 	mov.w	r1, r1, rrx
 800091a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800091e:	bf1f      	itttt	ne
 8000920:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000924:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000928:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800092c:	4770      	bxne	lr
 800092e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000932:	bf08      	it	eq
 8000934:	4770      	bxeq	lr
 8000936:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800093a:	bf04      	itt	eq
 800093c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000940:	4770      	bxeq	lr
 8000942:	b530      	push	{r4, r5, lr}
 8000944:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000948:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800094c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000950:	e71c      	b.n	800078c <__adddf3+0x138>
 8000952:	bf00      	nop

08000954 <__aeabi_ul2d>:
 8000954:	ea50 0201 	orrs.w	r2, r0, r1
 8000958:	bf08      	it	eq
 800095a:	4770      	bxeq	lr
 800095c:	b530      	push	{r4, r5, lr}
 800095e:	f04f 0500 	mov.w	r5, #0
 8000962:	e00a      	b.n	800097a <__aeabi_l2d+0x16>

08000964 <__aeabi_l2d>:
 8000964:	ea50 0201 	orrs.w	r2, r0, r1
 8000968:	bf08      	it	eq
 800096a:	4770      	bxeq	lr
 800096c:	b530      	push	{r4, r5, lr}
 800096e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000972:	d502      	bpl.n	800097a <__aeabi_l2d+0x16>
 8000974:	4240      	negs	r0, r0
 8000976:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800097a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800097e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000982:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000986:	f43f aed8 	beq.w	800073a <__adddf3+0xe6>
 800098a:	f04f 0203 	mov.w	r2, #3
 800098e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000992:	bf18      	it	ne
 8000994:	3203      	addne	r2, #3
 8000996:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800099a:	bf18      	it	ne
 800099c:	3203      	addne	r2, #3
 800099e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80009a2:	f1c2 0320 	rsb	r3, r2, #32
 80009a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80009aa:	fa20 f002 	lsr.w	r0, r0, r2
 80009ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80009b2:	ea40 000e 	orr.w	r0, r0, lr
 80009b6:	fa21 f102 	lsr.w	r1, r1, r2
 80009ba:	4414      	add	r4, r2
 80009bc:	e6bd      	b.n	800073a <__adddf3+0xe6>
 80009be:	bf00      	nop

080009c0 <__aeabi_d2uiz>:
 80009c0:	004a      	lsls	r2, r1, #1
 80009c2:	d211      	bcs.n	80009e8 <__aeabi_d2uiz+0x28>
 80009c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009c8:	d211      	bcs.n	80009ee <__aeabi_d2uiz+0x2e>
 80009ca:	d50d      	bpl.n	80009e8 <__aeabi_d2uiz+0x28>
 80009cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d4:	d40e      	bmi.n	80009f4 <__aeabi_d2uiz+0x34>
 80009d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e2:	fa23 f002 	lsr.w	r0, r3, r2
 80009e6:	4770      	bx	lr
 80009e8:	f04f 0000 	mov.w	r0, #0
 80009ec:	4770      	bx	lr
 80009ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f2:	d102      	bne.n	80009fa <__aeabi_d2uiz+0x3a>
 80009f4:	f04f 30ff 	mov.w	r0, #4294967295
 80009f8:	4770      	bx	lr
 80009fa:	f04f 0000 	mov.w	r0, #0
 80009fe:	4770      	bx	lr

08000a00 <_ZN12ClockManager18internalFreqUpdateEm>:

void ClockManager::internalFreqUpdate(uint32_t _targetFreq)
{
	uint32_t flashDiv = 35000000;

	if (_targetFreq < 26000000)
 8000a00:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <_ZN12ClockManager18internalFreqUpdateEm+0x74>)
 8000a02:	4298      	cmp	r0, r3
{
 8000a04:	b430      	push	{r4, r5}
	if (_targetFreq < 26000000)
 8000a06:	d81d      	bhi.n	8000a44 <_ZN12ClockManager18internalFreqUpdateEm+0x44>
	{
		
		PWR->CR1 = 0x2 << PWR_CR1_VOS_Pos;
 8000a08:	4a1b      	ldr	r2, [pc, #108]	; (8000a78 <_ZN12ClockManager18internalFreqUpdateEm+0x78>)
 8000a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a0e:	6013      	str	r3, [r2, #0]
		while(PWR->SR2 & PWR_SR2_VOSF);
 8000a10:	6953      	ldr	r3, [r2, #20]
 8000a12:	0559      	lsls	r1, r3, #21
 8000a14:	d4fc      	bmi.n	8000a10 <_ZN12ClockManager18internalFreqUpdateEm+0x10>
		flashDiv = 12000000;
 8000a16:	4d19      	ldr	r5, [pc, #100]	; (8000a7c <_ZN12ClockManager18internalFreqUpdateEm+0x7c>)
		while(PWR->SR2 & PWR_SR2_VOSF);
		PWR->CR5 = 0;
		flashDiv = 34000000;
	}

	ahbClock = _targetFreq;
 8000a18:	4c19      	ldr	r4, [pc, #100]	; (8000a80 <_ZN12ClockManager18internalFreqUpdateEm+0x80>)

	uint32_t waitStates = ahbClock / flashDiv < 15 ? ahbClock / flashDiv : 15;
	uint32_t flashConf = (FLASH->ACR & ~FLASH_ACR_LATENCY_Msk) | waitStates;
 8000a1a:	491a      	ldr	r1, [pc, #104]	; (8000a84 <_ZN12ClockManager18internalFreqUpdateEm+0x84>)
	ahbClock = _targetFreq;
 8000a1c:	6020      	str	r0, [r4, #0]
	uint32_t flashConf = (FLASH->ACR & ~FLASH_ACR_LATENCY_Msk) | waitStates;
 8000a1e:	680a      	ldr	r2, [r1, #0]
	uint32_t waitStates = ahbClock / flashDiv < 15 ? ahbClock / flashDiv : 15;
 8000a20:	fbb0 f0f5 	udiv	r0, r0, r5
	uint32_t flashConf = (FLASH->ACR & ~FLASH_ACR_LATENCY_Msk) | waitStates;
 8000a24:	f022 020f 	bic.w	r2, r2, #15
 8000a28:	280f      	cmp	r0, #15
 8000a2a:	bf94      	ite	ls
 8000a2c:	4302      	orrls	r2, r0
 8000a2e:	f042 020f 	orrhi.w	r2, r2, #15
	
	FLASH->ACR = flashConf;
 8000a32:	600a      	str	r2, [r1, #0]
	while(FLASH->ACR != flashConf)
 8000a34:	680b      	ldr	r3, [r1, #0]
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d1fc      	bne.n	8000a34 <_ZN12ClockManager18internalFreqUpdateEm+0x34>
		;


	apbClock = ahbClock;
	timerClock = apbClock;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <_ZN12ClockManager18internalFreqUpdateEm+0x88>)
 8000a3c:	6822      	ldr	r2, [r4, #0]
 8000a3e:	601a      	str	r2, [r3, #0]
}
 8000a40:	bc30      	pop	{r4, r5}
 8000a42:	4770      	bx	lr
	else if (_targetFreq < 150000000)
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <_ZN12ClockManager18internalFreqUpdateEm+0x8c>)
		PWR->CR1 = 0x1 << PWR_CR1_VOS_Pos;
 8000a46:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <_ZN12ClockManager18internalFreqUpdateEm+0x78>)
	else if (_targetFreq < 150000000)
 8000a48:	4298      	cmp	r0, r3
		PWR->CR1 = 0x1 << PWR_CR1_VOS_Pos;
 8000a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a4e:	6013      	str	r3, [r2, #0]
	else if (_targetFreq < 150000000)
 8000a50:	d808      	bhi.n	8000a64 <_ZN12ClockManager18internalFreqUpdateEm+0x64>
		while(PWR->SR2 & PWR_SR2_VOSF);
 8000a52:	6953      	ldr	r3, [r2, #20]
 8000a54:	055b      	lsls	r3, r3, #21
 8000a56:	d4fc      	bmi.n	8000a52 <_ZN12ClockManager18internalFreqUpdateEm+0x52>
		PWR->CR5 = PWR_CR5_R1MODE;
 8000a58:	f44f 7380 	mov.w	r3, #256	; 0x100
		flashDiv = 30000000;
 8000a5c:	4d0c      	ldr	r5, [pc, #48]	; (8000a90 <_ZN12ClockManager18internalFreqUpdateEm+0x90>)
		PWR->CR5 = PWR_CR5_R1MODE;
 8000a5e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		flashDiv = 30000000;
 8000a62:	e7d9      	b.n	8000a18 <_ZN12ClockManager18internalFreqUpdateEm+0x18>
		while(PWR->SR2 & PWR_SR2_VOSF);
 8000a64:	6953      	ldr	r3, [r2, #20]
 8000a66:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000a6a:	d1fb      	bne.n	8000a64 <_ZN12ClockManager18internalFreqUpdateEm+0x64>
		flashDiv = 34000000;
 8000a6c:	4d09      	ldr	r5, [pc, #36]	; (8000a94 <_ZN12ClockManager18internalFreqUpdateEm+0x94>)
		PWR->CR5 = 0;
 8000a6e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		flashDiv = 34000000;
 8000a72:	e7d1      	b.n	8000a18 <_ZN12ClockManager18internalFreqUpdateEm+0x18>
 8000a74:	018cba7f 	.word	0x018cba7f
 8000a78:	40007000 	.word	0x40007000
 8000a7c:	00b71b00 	.word	0x00b71b00
 8000a80:	20000000 	.word	0x20000000
 8000a84:	40022000 	.word	0x40022000
 8000a88:	2000000c 	.word	0x2000000c
 8000a8c:	08f0d17f 	.word	0x08f0d17f
 8000a90:	01c9c380 	.word	0x01c9c380
 8000a94:	0206cc80 	.word	0x0206cc80

08000a98 <_ZN3PID4InitEv>:
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
	_lastInput = *_myInput;
 8000a98:	e9d0 3209 	ldrd	r3, r2, [r0, #36]	; 0x24
	
	if (_outputSum > _outMax)
 8000a9c:	ed90 7a0f 	vldr	s14, [r0, #60]	; 0x3c
	_outputSum = *_myOutput;
 8000aa0:	edd2 7a00 	vldr	s15, [r2]
 8000aa4:	edc0 7a0c 	vstr	s15, [r0, #48]	; 0x30
	if (_outputSum > _outMax)
 8000aa8:	eef4 7ac7 	vcmpe.f32	s15, s14
	_lastInput = *_myInput;
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	6343      	str	r3, [r0, #52]	; 0x34
	if (_outputSum > _outMax)
 8000ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ab4:	dc06      	bgt.n	8000ac4 <_ZN3PID4InitEv+0x2c>
	{
		_outputSum = _outMax;
	}
	else if (_outputSum < _outMin)
 8000ab6:	ed90 7a0e 	vldr	s14, [r0, #56]	; 0x38
 8000aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac2:	d501      	bpl.n	8000ac8 <_ZN3PID4InitEv+0x30>
	{
		_outputSum = _outMin;
 8000ac4:	ed80 7a0c 	vstr	s14, [r0, #48]	; 0x30
	}
	else { }
	
}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <_ZN3PID15SetOutputLimitsEff>:

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(float Min, float Max)
{
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8000acc:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8000ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ad4:	da26      	bge.n	8000b24 <_ZN3PID15SetOutputLimitsEff+0x58>
	
	_outMin = Min;
	_outMax = Max;
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8000ad6:	7843      	ldrb	r3, [r0, #1]
	_outMin = Min;
 8000ad8:	ed80 0a0e 	vstr	s0, [r0, #56]	; 0x38
	_outMax = Max;
 8000adc:	edc0 0a0f 	vstr	s1, [r0, #60]	; 0x3c
	if (_inAuto)
 8000ae0:	b303      	cbz	r3, 8000b24 <_ZN3PID15SetOutputLimitsEff+0x58>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8000ae2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ae4:	edd3 7a00 	vldr	s15, [r3]
 8000ae8:	eef4 7ae0 	vcmpe.f32	s15, s1
 8000aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af0:	dc19      	bgt.n	8000b26 <_ZN3PID15SetOutputLimitsEff+0x5a>
		{
			*_myOutput = _outMax;
		}
		else if (*_myOutput < _outMin)
 8000af2:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			*_myOutput = _outMin;
 8000afa:	bf48      	it	mi
 8000afc:	ed83 0a00 	vstrmi	s0, [r3]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8000b00:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8000b04:	ed90 7a0f 	vldr	s14, [r0, #60]	; 0x3c
 8000b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b10:	dc06      	bgt.n	8000b20 <_ZN3PID15SetOutputLimitsEff+0x54>
		{
			_outputSum = _outMax;
		}
		else if (_outputSum < _outMin)
 8000b12:	ed90 7a0e 	vldr	s14, [r0, #56]	; 0x38
 8000b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1e:	d501      	bpl.n	8000b24 <_ZN3PID15SetOutputLimitsEff+0x58>
		{
			_outputSum = _outMin;
 8000b20:	ed80 7a0c 	vstr	s14, [r0, #48]	; 0x30
		}
		else { }
		
	}
	
}
 8000b24:	4770      	bx	lr
			*_myOutput = _outMax;
 8000b26:	edc3 0a00 	vstr	s1, [r3]
 8000b2a:	e7e9      	b.n	8000b00 <_ZN3PID15SetOutputLimitsEff+0x34>

08000b2c <_ZN6Serial5printEi.constprop.0>:
		sendChar(*_string);
		_string++;
	}
}

void Serial::print(int _number)
 8000b2c:	b530      	push	{r4, r5, lr}
 8000b2e:	b085      	sub	sp, #20
{ 
	char charTab[11]={};
 8000b30:	2200      	movs	r2, #0
 8000b32:	e9cd 2201 	strd	r2, r2, [sp, #4]
#include "typeConverter.h"


void typeConverter::IntToString (int _number, char * _string){
int i=0;
bool negative = _number<0? true : false;
 8000b36:	0fc5      	lsrs	r5, r0, #31
 8000b38:	f8cd 200b 	str.w	r2, [sp, #11]
int absNumber = _number<0? -_number : _number;
	if (absNumber==0) 
 8000b3c:	b9e8      	cbnz	r0, 8000b7a <_ZN6Serial5printEi.constprop.0+0x4e>
	{
		_string[0]='0';
 8000b3e:	2330      	movs	r3, #48	; 0x30
 8000b40:	f88d 3004 	strb.w	r3, [sp, #4]
	while (absNumber)
	{
		_string[i++]=absNumber % 10 + '0';
		absNumber /= 10;
	}
	if (negative)
 8000b44:	2d00      	cmp	r5, #0
 8000b46:	d14c      	bne.n	8000be2 <_ZN6Serial5printEi.constprop.0+0xb6>
		return number;
}

void typeConverter::reverseArray(char* _charTab, int _lenght)
{
	for (int i =0; i<_lenght/2; i++)
 8000b48:	f04f 0c01 	mov.w	ip, #1
	_string[i]='\0';
 8000b4c:	f10c 0310 	add.w	r3, ip, #16
 8000b50:	eb0d 0c03 	add.w	ip, sp, r3
 8000b54:	2300      	movs	r3, #0
 8000b56:	f80c 3c0c 	strb.w	r3, [ip, #-12]
	while (*_string)
 8000b5a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b5e:	b153      	cbz	r3, 8000b76 <_ZN6Serial5printEi.constprop.0+0x4a>
	USARTx->TDR = _char;
 8000b60:	4a25      	ldr	r2, [pc, #148]	; (8000bf8 <_ZN6Serial5printEi.constprop.0+0xcc>)
 8000b62:	6852      	ldr	r2, [r2, #4]
 8000b64:	a901      	add	r1, sp, #4
 8000b66:	6293      	str	r3, [r2, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8000b68:	69d3      	ldr	r3, [r2, #28]
 8000b6a:	065b      	lsls	r3, r3, #25
 8000b6c:	d5fc      	bpl.n	8000b68 <_ZN6Serial5printEi.constprop.0+0x3c>
	while (*_string)
 8000b6e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1f7      	bne.n	8000b66 <_ZN6Serial5printEi.constprop.0+0x3a>
	typeConverter::IntToString(_number, charTab);
	print(charTab);
}
 8000b76:	b005      	add	sp, #20
 8000b78:	bd30      	pop	{r4, r5, pc}
 8000b7a:	a901      	add	r1, sp, #4
int absNumber = _number<0? -_number : _number;
 8000b7c:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
		_string[i++]=absNumber % 10 + '0';
 8000b80:	4c1e      	ldr	r4, [pc, #120]	; (8000bfc <_ZN6Serial5printEi.constprop.0+0xd0>)
int absNumber = _number<0? -_number : _number;
 8000b82:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8000b86:	468e      	mov	lr, r1
int i=0;
 8000b88:	4694      	mov	ip, r2
		_string[i++]=absNumber % 10 + '0';
 8000b8a:	fba4 0203 	umull	r0, r2, r4, r3
 8000b8e:	08d2      	lsrs	r2, r2, #3
 8000b90:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8000b94:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
 8000b98:	3330      	adds	r3, #48	; 0x30
 8000b9a:	f80e 3b01 	strb.w	r3, [lr], #1
 8000b9e:	4660      	mov	r0, ip
	while (absNumber)
 8000ba0:	4613      	mov	r3, r2
		_string[i++]=absNumber % 10 + '0';
 8000ba2:	f10c 0c01 	add.w	ip, ip, #1
	while (absNumber)
 8000ba6:	2a00      	cmp	r2, #0
 8000ba8:	d1ef      	bne.n	8000b8a <_ZN6Serial5printEi.constprop.0+0x5e>
	if (negative)
 8000baa:	b1ad      	cbz	r5, 8000bd8 <_ZN6Serial5printEi.constprop.0+0xac>
		_string[i++]='-';
 8000bac:	f10c 0310 	add.w	r3, ip, #16
 8000bb0:	446b      	add	r3, sp
 8000bb2:	1c82      	adds	r2, r0, #2
 8000bb4:	202d      	movs	r0, #45	; 0x2d
	for (int i =0; i<_lenght/2; i++)
 8000bb6:	ea4f 0e62 	mov.w	lr, r2, asr #1
	_string[i]='\0';
 8000bba:	4694      	mov	ip, r2
		_string[i++]='-';
 8000bbc:	f803 0c0c 	strb.w	r0, [r3, #-12]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	440a      	add	r2, r1
 8000bc4:	448e      	add	lr, r1
	{
		char temp = _charTab[i];
		_charTab [i] = _charTab [_lenght-i -1];
 8000bc6:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
		char temp = _charTab[i];
 8000bca:	7819      	ldrb	r1, [r3, #0]
		_charTab [i] = _charTab [_lenght-i -1];
 8000bcc:	f803 0b01 	strb.w	r0, [r3], #1
	for (int i =0; i<_lenght/2; i++)
 8000bd0:	459e      	cmp	lr, r3
		_charTab [_lenght-i -1] = temp;
 8000bd2:	7011      	strb	r1, [r2, #0]
	for (int i =0; i<_lenght/2; i++)
 8000bd4:	d1f7      	bne.n	8000bc6 <_ZN6Serial5printEi.constprop.0+0x9a>
 8000bd6:	e7b9      	b.n	8000b4c <_ZN6Serial5printEi.constprop.0+0x20>
 8000bd8:	ea5f 0e6c 	movs.w	lr, ip, asr #1
 8000bdc:	d0b4      	beq.n	8000b48 <_ZN6Serial5printEi.constprop.0+0x1c>
		_string[i++]=absNumber % 10 + '0';
 8000bde:	4662      	mov	r2, ip
 8000be0:	e7ee      	b.n	8000bc0 <_ZN6Serial5printEi.constprop.0+0x94>
		_string[i++]='-';
 8000be2:	232d      	movs	r3, #45	; 0x2d
 8000be4:	f04f 0c02 	mov.w	ip, #2
 8000be8:	f88d 3005 	strb.w	r3, [sp, #5]
 8000bec:	f04f 0e01 	mov.w	lr, #1
 8000bf0:	4662      	mov	r2, ip
 8000bf2:	a901      	add	r1, sp, #4
 8000bf4:	e7e4      	b.n	8000bc0 <_ZN6Serial5printEi.constprop.0+0x94>
 8000bf6:	bf00      	nop
 8000bf8:	200001c4 	.word	0x200001c4
 8000bfc:	cccccccd 	.word	0xcccccccd

08000c00 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0>:
void typeConverter::fractionalToString (float _number, char * _string, uint8_t _precision)
 8000c00:	b570      	push	{r4, r5, r6, lr}
 8000c02:	4605      	mov	r5, r0
 8000c04:	ed2d 8b02 	vpush	{d8}
	int64_t integerPart = static_cast<int64_t>(_number);
 8000c08:	ee10 0a10 	vmov	r0, s0
void typeConverter::fractionalToString (float _number, char * _string, uint8_t _precision)
 8000c0c:	eeb0 8a40 	vmov.f32	s16, s0
	int64_t integerPart = static_cast<int64_t>(_number);
 8000c10:	f002 fa48 	bl	80030a4 <__aeabi_f2lz>
 8000c14:	4604      	mov	r4, r0
 8000c16:	460e      	mov	r6, r1
	fractionalPart =  _number - integerPart;
 8000c18:	f7ff fbae 	bl	8000378 <__aeabi_l2f>
 8000c1c:	ee07 0a10 	vmov	s14, r0
 8000c20:	ee78 7a47 	vsub.f32	s15, s16, s14
	int absNumber = integerPart < 0 ? -integerPart : integerPart;
 8000c24:	4623      	mov	r3, r4
	fractionalPart <0 ? fractionalPart = -fractionalPart : fractionalPart = fractionalPart;
 8000c26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2e:	bf48      	it	mi
 8000c30:	ee77 7a48 	vsubmi.f32	s15, s14, s16
	int absNumber = integerPart < 0 ? -integerPart : integerPart;
 8000c34:	2e00      	cmp	r6, #0
 8000c36:	db5b      	blt.n	8000cf0 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0xf0>
	if (absNumber==0) 
 8000c38:	b963      	cbnz	r3, 8000c54 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x54>
	if (negative)
 8000c3a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
		_string[0]='0';
 8000c3e:	2330      	movs	r3, #48	; 0x30
	if (negative)
 8000c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		_string[0]='0';
 8000c44:	702b      	strb	r3, [r5, #0]
	if (negative)
 8000c46:	d45f      	bmi.n	8000d08 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x108>
 8000c48:	2601      	movs	r6, #1
	_string[i++]='.';
 8000c4a:	232e      	movs	r3, #46	; 0x2e
 8000c4c:	55ab      	strb	r3, [r5, r6]
 8000c4e:	2405      	movs	r4, #5
 8000c50:	2202      	movs	r2, #2
 8000c52:	e031      	b.n	8000cb8 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0xb8>
 8000c54:	1e69      	subs	r1, r5, #1
		_string[i++]=absNumber % 10 + '0';
 8000c56:	4e31      	ldr	r6, [pc, #196]	; (8000d1c <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x11c>)
 8000c58:	4608      	mov	r0, r1
 8000c5a:	fb86 2403 	smull	r2, r4, r6, r3
 8000c5e:	17da      	asrs	r2, r3, #31
 8000c60:	ebc2 02a4 	rsb	r2, r2, r4, asr #2
 8000c64:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 8000c68:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
 8000c6c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8000c70:	4684      	mov	ip, r0
	while (absNumber)
 8000c72:	4613      	mov	r3, r2
		_string[i++]=absNumber % 10 + '0';
 8000c74:	f800 4f01 	strb.w	r4, [r0, #1]!
	while (absNumber)
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	d1ee      	bne.n	8000c5a <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x5a>
 8000c7c:	f1c5 0602 	rsb	r6, r5, #2
	if (negative)
 8000c80:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000c84:	4466      	add	r6, ip
 8000c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		_string[i++]=absNumber % 10 + '0';
 8000c8a:	4630      	mov	r0, r6
	if (negative)
 8000c8c:	d432      	bmi.n	8000cf4 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0xf4>
	for (int i =0; i<_lenght/2; i++)
 8000c8e:	ea5f 0e66 	movs.w	lr, r6, asr #1
		_string[i++]='-';
 8000c92:	f106 0201 	add.w	r2, r6, #1
	for (int j=i; j<_precision+i; j++)
 8000c96:	f106 0404 	add.w	r4, r6, #4
	for (int i =0; i<_lenght/2; i++)
 8000c9a:	d0d6      	beq.n	8000c4a <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x4a>
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	449e      	add	lr, r3
 8000ca0:	1829      	adds	r1, r5, r0
		char temp = _charTab[i];
 8000ca2:	f813 0f01 	ldrb.w	r0, [r3, #1]!
		_charTab [i] = _charTab [_lenght-i -1];
 8000ca6:	f811 cd01 	ldrb.w	ip, [r1, #-1]!
 8000caa:	f883 c000 	strb.w	ip, [r3]
	for (int i =0; i<_lenght/2; i++)
 8000cae:	459e      	cmp	lr, r3
		_charTab [_lenght-i -1] = temp;
 8000cb0:	7008      	strb	r0, [r1, #0]
	for (int i =0; i<_lenght/2; i++)
 8000cb2:	d1f6      	bne.n	8000ca2 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0xa2>
	_string[i++]='.';
 8000cb4:	232e      	movs	r3, #46	; 0x2e
 8000cb6:	55ab      	strb	r3, [r5, r6]
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8000cbe:	442a      	add	r2, r5
		fractionalPart *=10;
 8000cc0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
		fractionalPart -= static_cast<int>(fractionalPart);
 8000cc4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000cc8:	4613      	mov	r3, r2
 8000cca:	ee77 7ac7 	vsub.f32	s15, s15, s14
	for (int j=i; j<_precision+i; j++)
 8000cce:	3302      	adds	r3, #2
		fractionalPart *=10;
 8000cd0:	ee67 7aa6 	vmul.f32	s15, s15, s13
	for (int j=i; j<_precision+i; j++)
 8000cd4:	1b5b      	subs	r3, r3, r5
		_string[j]= static_cast<int>(fractionalPart) + '0';
 8000cd6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
	for (int j=i; j<_precision+i; j++)
 8000cda:	42a3      	cmp	r3, r4
		_string[j]= static_cast<int>(fractionalPart) + '0';
 8000cdc:	ee17 1a10 	vmov	r1, s14
 8000ce0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8000ce4:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (int j=i; j<_precision+i; j++)
 8000ce8:	dbec      	blt.n	8000cc4 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0xc4>
}
 8000cea:	ecbd 8b02 	vpop	{d8}
 8000cee:	bd70      	pop	{r4, r5, r6, pc}
	int absNumber = integerPart < 0 ? -integerPart : integerPart;
 8000cf0:	4263      	negs	r3, r4
 8000cf2:	e7a1      	b.n	8000c38 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x38>
		_string[i++]='-';
 8000cf4:	1c73      	adds	r3, r6, #1
 8000cf6:	222d      	movs	r2, #45	; 0x2d
 8000cf8:	55aa      	strb	r2, [r5, r6]
	for (int j=i; j<_precision+i; j++)
 8000cfa:	1d74      	adds	r4, r6, #5
	_string[i++]='.';
 8000cfc:	1cb2      	adds	r2, r6, #2
	for (int i =0; i<_lenght/2; i++)
 8000cfe:	ea4f 0e63 	mov.w	lr, r3, asr #1
		_string[i++]='-';
 8000d02:	461e      	mov	r6, r3
 8000d04:	4618      	mov	r0, r3
 8000d06:	e7c9      	b.n	8000c9c <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x9c>
 8000d08:	232d      	movs	r3, #45	; 0x2d
 8000d0a:	2602      	movs	r6, #2
 8000d0c:	706b      	strb	r3, [r5, #1]
 8000d0e:	2406      	movs	r4, #6
 8000d10:	f04f 0e01 	mov.w	lr, #1
 8000d14:	2203      	movs	r2, #3
 8000d16:	4630      	mov	r0, r6
 8000d18:	1e69      	subs	r1, r5, #1
 8000d1a:	e7bf      	b.n	8000c9c <_ZN13typeConverter18fractionalToStringEfPch.constprop.0+0x9c>
 8000d1c:	66666667 	.word	0x66666667

08000d20 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0>:
PID::PID(float *Input, float *Output, float *Setpoint, float Kp, float Ki, float Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8000d20:	b510      	push	{r4, lr}
	_myOutput   = Output;
 8000d22:	6282      	str	r2, [r0, #40]	; 0x28
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8000d24:	2200      	movs	r2, #0
PID::PID(float *Input, float *Output, float *Setpoint, float Kp, float Ki, float Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8000d26:	4604      	mov	r4, r0
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8000d28:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8000d64 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0+0x44>
	_myInput    = Input;
 8000d2c:	6241      	str	r1, [r0, #36]	; 0x24
	_mySetpoint = Setpoint;
 8000d2e:	62c3      	str	r3, [r0, #44]	; 0x2c
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8000d30:	7042      	strb	r2, [r0, #1]
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8000d32:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8000d68 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0+0x48>
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((float)_sampleTime) / 1000000;
	
	_kp = Kp;
	_ki = Ki * SampleTimeInSec;
 8000d36:	490d      	ldr	r1, [pc, #52]	; (8000d6c <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0+0x4c>)
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8000d38:	f7ff fec8 	bl	8000acc <_ZN3PID15SetOutputLimitsEff>
	_pOn    = POn;
 8000d3c:	2201      	movs	r2, #1
	_sampleTime = _PID_SAMPLE_TIME_US_DEF; /* default Controller Sample Time is 0.1 seconds */
 8000d3e:	2019      	movs	r0, #25
	_dispKp = Kp;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0+0x50>)
	_sampleTime = _PID_SAMPLE_TIME_US_DEF; /* default Controller Sample Time is 0.1 seconds */
 8000d42:	60a0      	str	r0, [r4, #8]
	_pOn    = POn;
 8000d44:	8062      	strh	r2, [r4, #2]
	_dispKi = Ki;
 8000d46:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8000d4a:	7022      	strb	r2, [r4, #0]
	_lastTime = GetTime() - _sampleTime;
 8000d4c:	f06f 0218 	mvn.w	r2, #24
	_dispKp = Kp;
 8000d50:	60e3      	str	r3, [r4, #12]
	_dispKi = Ki;
 8000d52:	6120      	str	r0, [r4, #16]
	_dispKd = Kd;
 8000d54:	ed84 0a05 	vstr	s0, [r4, #20]
	_kp = Kp;
 8000d58:	61a3      	str	r3, [r4, #24]
	_ki = Ki * SampleTimeInSec;
 8000d5a:	61e1      	str	r1, [r4, #28]
	_kd = Kd / SampleTimeInSec;
 8000d5c:	ed84 0a08 	vstr	s0, [r4, #32]
	_lastTime = GetTime() - _sampleTime;
 8000d60:	6062      	str	r2, [r4, #4]
}
 8000d62:	bd10      	pop	{r4, pc}
 8000d64:	00000000 	.word	0x00000000
 8000d68:	437f0000 	.word	0x437f0000
 8000d6c:	3751b717 	.word	0x3751b717
 8000d70:	3c23d70a 	.word	0x3c23d70a

08000d74 <adc_init.constprop.0.isra.0>:
#include "adc.h"

adcError_t adc_init(adcChannel_t* aIns)
{
    switch ((uint32_t)aIns->adc)
 8000d74:	4a65      	ldr	r2, [pc, #404]	; (8000f0c <adc_init.constprop.0.isra.0+0x198>)
 8000d76:	6803      	ldr	r3, [r0, #0]
 8000d78:	4293      	cmp	r3, r2
adcError_t adc_init(adcChannel_t* aIns)
 8000d7a:	b530      	push	{r4, r5, lr}
    switch ((uint32_t)aIns->adc)
 8000d7c:	f000 80b0 	beq.w	8000ee0 <adc_init.constprop.0.isra.0+0x16c>
 8000d80:	f240 808b 	bls.w	8000e9a <adc_init.constprop.0.isra.0+0x126>
 8000d84:	4a62      	ldr	r2, [pc, #392]	; (8000f10 <adc_init.constprop.0.isra.0+0x19c>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d004      	beq.n	8000d94 <adc_init.constprop.0.isra.0+0x20>
 8000d8a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	f040 8082 	bne.w	8000e98 <adc_init.constprop.0.isra.0+0x124>
        case ADC4_BASE:
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
            ADC345_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);
        break;
        case ADC5_BASE:
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
 8000d94:	495f      	ldr	r1, [pc, #380]	; (8000f14 <adc_init.constprop.0.isra.0+0x1a0>)
            ADC345_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);
 8000d96:	4a60      	ldr	r2, [pc, #384]	; (8000f18 <adc_init.constprop.0.isra.0+0x1a4>)
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
 8000d98:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8000d9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d9e:	64cb      	str	r3, [r1, #76]	; 0x4c
            ADC345_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);
 8000da0:	6893      	ldr	r3, [r2, #8]
 8000da2:	f443 0386 	orr.w	r3, r3, #4390912	; 0x430000
 8000da6:	6093      	str	r3, [r2, #8]
        default:
            return wrongADCmodule;
        break;
    }

	aIns->adc->CR |= ADC_CR_ADSTP;
 8000da8:	6802      	ldr	r2, [r0, #0]
 8000daa:	6893      	ldr	r3, [r2, #8]
 8000dac:	f043 0310 	orr.w	r3, r3, #16
 8000db0:	6093      	str	r3, [r2, #8]
	while((aIns->adc->ISR & ADC_ISR_ADRDY));	
 8000db2:	6802      	ldr	r2, [r0, #0]
 8000db4:	6813      	ldr	r3, [r2, #0]
 8000db6:	f013 0301 	ands.w	r3, r3, #1
 8000dba:	d1fb      	bne.n	8000db4 <adc_init.constprop.0.isra.0+0x40>
	aIns->adc->CR =0;
 8000dbc:	6093      	str	r3, [r2, #8]
    aIns->adc->CFGR = 0x80000000;
 8000dbe:	6802      	ldr	r2, [r0, #0]
 8000dc0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8000dc4:	60d1      	str	r1, [r2, #12]
	aIns->adc->CFGR = ADC_CFGR_OVRMOD | aIns->triggerEdge<<ADC_CFGR_EXTEN_Pos | aIns->externalTriggerEvent<<ADC_CFGR_EXTSEL_Pos | ADC_CFGR_DMAEN | ADC_CFGR_DMACFG; // Set overrun mode, external trigger rising edge, TIM1_TRGO as trigger, DMA enable, DMA circular mode
 8000dc6:	6902      	ldr	r2, [r0, #16]
 8000dc8:	7b01      	ldrb	r1, [r0, #12]
 8000dca:	0152      	lsls	r2, r2, #5
 8000dcc:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000dd0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000dd4:	6801      	ldr	r1, [r0, #0]
 8000dd6:	f042 0203 	orr.w	r2, r2, #3
 8000dda:	60ca      	str	r2, [r1, #12]
	if (aIns->triggerEdge == noEXTtrigger)
 8000ddc:	7b02      	ldrb	r2, [r0, #12]
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d078      	beq.n	8000ed4 <adc_init.constprop.0.isra.0+0x160>
    {
        aIns->adc->CFGR |= ADC_CFGR_CONT;
    }
    aIns->adc->CR |= ADC_CR_ADVREGEN;	
 8000de2:	6801      	ldr	r1, [r0, #0]
 8000de4:	688a      	ldr	r2, [r1, #8]
 8000de6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000dea:	608a      	str	r2, [r1, #8]
	aIns->adc->CR |= ADC_CR_ADCAL;
 8000dec:	6801      	ldr	r1, [r0, #0]
 8000dee:	688a      	ldr	r2, [r1, #8]
 8000df0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000df4:	608a      	str	r2, [r1, #8]
	while(aIns->adc->CR & ADC_CR_ADCAL);
 8000df6:	6801      	ldr	r1, [r0, #0]
 8000df8:	688a      	ldr	r2, [r1, #8]
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	dbfc      	blt.n	8000df8 <adc_init.constprop.0.isra.0+0x84>

    if (aIns->channelsCount>16)
 8000dfe:	6842      	ldr	r2, [r0, #4]
 8000e00:	2a10      	cmp	r2, #16
 8000e02:	d849      	bhi.n	8000e98 <adc_init.constprop.0.isra.0+0x124>
       return channelCountErr;
	aIns->adc->SQR1 |= (aIns->channelsCount-1)<<ADC_SQR1_L_Pos; 
 8000e04:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8000e06:	3a01      	subs	r2, #1
 8000e08:	4322      	orrs	r2, r4
 8000e0a:	630a      	str	r2, [r1, #48]	; 0x30

    for (uint32_t i=0; i<aIns->channelsCount; i++)
 8000e0c:	6842      	ldr	r2, [r0, #4]
 8000e0e:	2a00      	cmp	r2, #0
 8000e10:	d035      	beq.n	8000e7e <adc_init.constprop.0.isra.0+0x10a>
 8000e12:	2106      	movs	r1, #6
 8000e14:	f04f 0c01 	mov.w	ip, #1
 8000e18:	e00e      	b.n	8000e38 <adc_init.constprop.0.isra.0+0xc4>
        if (*(aIns->channels+i)>16 || *(aIns->channels+i)<1)
            return channelNumberErr;

        if (i<=4)
        {
            aIns->adc->SQR1 |= *(aIns->channels+i) << (6+i*6); 
 8000e1a:	6804      	ldr	r4, [r0, #0]
 8000e1c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000e1e:	ea4e 0202 	orr.w	r2, lr, r2
 8000e22:	6322      	str	r2, [r4, #48]	; 0x30
    for (uint32_t i=0; i<aIns->channelsCount; i++)
 8000e24:	6842      	ldr	r2, [r0, #4]
 8000e26:	4562      	cmp	r2, ip
 8000e28:	f10c 0401 	add.w	r4, ip, #1
 8000e2c:	f103 0301 	add.w	r3, r3, #1
 8000e30:	f101 0106 	add.w	r1, r1, #6
 8000e34:	d923      	bls.n	8000e7e <adc_init.constprop.0.isra.0+0x10a>
 8000e36:	46a4      	mov	ip, r4
        if (*(aIns->channels+i)>16 || *(aIns->channels+i)<1)
 8000e38:	6882      	ldr	r2, [r0, #8]
 8000e3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e3e:	1e54      	subs	r4, r2, #1
 8000e40:	2c0f      	cmp	r4, #15
            aIns->adc->SQR1 |= *(aIns->channels+i) << (6+i*6); 
 8000e42:	fa02 fe01 	lsl.w	lr, r2, r1
        if (*(aIns->channels+i)>16 || *(aIns->channels+i)<1)
 8000e46:	d827      	bhi.n	8000e98 <adc_init.constprop.0.isra.0+0x124>
        if (i<=4)
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d9e6      	bls.n	8000e1a <adc_init.constprop.0.isra.0+0xa6>
        }else if(i<=9)
        {
            aIns->adc->SQR2 |= *(aIns->channels+i) << ((i-5)*6);
 8000e4c:	f1a1 0e24 	sub.w	lr, r1, #36	; 0x24
        }else if(i<=9)
 8000e50:	2b09      	cmp	r3, #9
            aIns->adc->SQR2 |= *(aIns->channels+i) << ((i-5)*6);
 8000e52:	fa02 fe0e 	lsl.w	lr, r2, lr
        }else if(i<=9)
 8000e56:	d805      	bhi.n	8000e64 <adc_init.constprop.0.isra.0+0xf0>
            aIns->adc->SQR2 |= *(aIns->channels+i) << ((i-5)*6);
 8000e58:	6804      	ldr	r4, [r0, #0]
 8000e5a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000e5c:	ea4e 0202 	orr.w	r2, lr, r2
 8000e60:	6362      	str	r2, [r4, #52]	; 0x34
 8000e62:	e7df      	b.n	8000e24 <adc_init.constprop.0.isra.0+0xb0>
        }else if (i<=14)
        {
            aIns->adc->SQR3 |= *(aIns->channels+i) << ((i-10)*6);     
 8000e64:	f1a1 0442 	sub.w	r4, r1, #66	; 0x42
        }else if (i<=14)
 8000e68:	2b0e      	cmp	r3, #14
            aIns->adc->SQR3 |= *(aIns->channels+i) << ((i-10)*6);     
 8000e6a:	fa02 f404 	lsl.w	r4, r2, r4
        }else 
        {
            aIns->adc->SQR4 |= *(aIns->channels+i) << ((i-15)*6);
 8000e6e:	f1a1 0e60 	sub.w	lr, r1, #96	; 0x60
        }else if (i<=14)
 8000e72:	d828      	bhi.n	8000ec6 <adc_init.constprop.0.isra.0+0x152>
            aIns->adc->SQR3 |= *(aIns->channels+i) << ((i-10)*6);     
 8000e74:	6802      	ldr	r2, [r0, #0]
 8000e76:	6b95      	ldr	r5, [r2, #56]	; 0x38
 8000e78:	432c      	orrs	r4, r5
 8000e7a:	6394      	str	r4, [r2, #56]	; 0x38
 8000e7c:	e7d2      	b.n	8000e24 <adc_init.constprop.0.isra.0+0xb0>
        }
    }
	aIns->adc->CR |= ADC_CR_ADEN;
 8000e7e:	6802      	ldr	r2, [r0, #0]
 8000e80:	6893      	ldr	r3, [r2, #8]
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	6093      	str	r3, [r2, #8]
	while(!(aIns->adc->ISR & ADC_ISR_ADRDY));
 8000e88:	6802      	ldr	r2, [r0, #0]
 8000e8a:	6813      	ldr	r3, [r2, #0]
 8000e8c:	07db      	lsls	r3, r3, #31
 8000e8e:	d5fc      	bpl.n	8000e8a <adc_init.constprop.0.isra.0+0x116>
	aIns->adc->CR |= ADC_CR_ADSTART;
 8000e90:	6893      	ldr	r3, [r2, #8]
 8000e92:	f043 0304 	orr.w	r3, r3, #4
 8000e96:	6093      	str	r3, [r2, #8]
    
    return adcOk;  
 8000e98:	bd30      	pop	{r4, r5, pc}
    switch ((uint32_t)aIns->adc)
 8000e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e9e:	d025      	beq.n	8000eec <adc_init.constprop.0.isra.0+0x178>
 8000ea0:	f5a2 7240 	sub.w	r2, r2, #768	; 0x300
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d1f7      	bne.n	8000e98 <adc_init.constprop.0.isra.0+0x124>
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC12EN;
 8000ea8:	4c1a      	ldr	r4, [pc, #104]	; (8000f14 <adc_init.constprop.0.isra.0+0x1a0>)
            ADC12_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);	// Set ADC clock to HCLK/2 and enable VREFINT,
 8000eaa:	491c      	ldr	r1, [pc, #112]	; (8000f1c <adc_init.constprop.0.isra.0+0x1a8>)
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC12EN;
 8000eac:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000eae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
 8000eb2:	64e2      	str	r2, [r4, #76]	; 0x4c
            ADC345_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);
 8000eb4:	688a      	ldr	r2, [r1, #8]
 8000eb6:	f442 0286 	orr.w	r2, r2, #4390912	; 0x430000
 8000eba:	608a      	str	r2, [r1, #8]
            ADC3->SMPR1 |= 0b001 << (5 * 3); // Set sampling time for channels 1, 8, 9 to 6.5 cycles
 8000ebc:	695a      	ldr	r2, [r3, #20]
 8000ebe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ec2:	615a      	str	r2, [r3, #20]
        break;
 8000ec4:	e770      	b.n	8000da8 <adc_init.constprop.0.isra.0+0x34>
            aIns->adc->SQR4 |= *(aIns->channels+i) << ((i-15)*6);
 8000ec6:	6804      	ldr	r4, [r0, #0]
 8000ec8:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8000eca:	fa02 f20e 	lsl.w	r2, r2, lr
 8000ece:	432a      	orrs	r2, r5
 8000ed0:	63e2      	str	r2, [r4, #60]	; 0x3c
 8000ed2:	e7a7      	b.n	8000e24 <adc_init.constprop.0.isra.0+0xb0>
        aIns->adc->CFGR |= ADC_CFGR_CONT;
 8000ed4:	6801      	ldr	r1, [r0, #0]
 8000ed6:	68ca      	ldr	r2, [r1, #12]
 8000ed8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000edc:	60ca      	str	r2, [r1, #12]
 8000ede:	e780      	b.n	8000de2 <adc_init.constprop.0.isra.0+0x6e>
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
 8000ee0:	4c0c      	ldr	r4, [pc, #48]	; (8000f14 <adc_init.constprop.0.isra.0+0x1a0>)
            ADC345_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);
 8000ee2:	490d      	ldr	r1, [pc, #52]	; (8000f18 <adc_init.constprop.0.isra.0+0x1a4>)
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC345EN;
 8000ee4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000ee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000eea:	e7e2      	b.n	8000eb2 <adc_init.constprop.0.isra.0+0x13e>
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC12EN;
 8000eec:	4c09      	ldr	r4, [pc, #36]	; (8000f14 <adc_init.constprop.0.isra.0+0x1a0>)
            ADC12_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);	// Set ADC clock to HCLK/2 and enable VREFINT
 8000eee:	490b      	ldr	r1, [pc, #44]	; (8000f1c <adc_init.constprop.0.isra.0+0x1a8>)
            RCC->AHB2ENR |= RCC_AHB2ENR_ADC12EN;
 8000ef0:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000ef2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ef6:	64e2      	str	r2, [r4, #76]	; 0x4c
            ADC12_COMMON->CCR |= (0b11 << ADC_CCR_CKMODE_Pos | ADC_CCR_VREFEN);	// Set ADC clock to HCLK/2 and enable VREFINT
 8000ef8:	688a      	ldr	r2, [r1, #8]
 8000efa:	f442 0286 	orr.w	r2, r2, #4390912	; 0x430000
 8000efe:	608a      	str	r2, [r1, #8]
            ADC1->SMPR1 |= 0b001 << (1 * 3); // Set sampling time for channels 1, 8, 9 to 6.5 cycles
 8000f00:	695a      	ldr	r2, [r3, #20]
 8000f02:	f042 0208 	orr.w	r2, r2, #8
 8000f06:	615a      	str	r2, [r3, #20]
        break;
 8000f08:	e74e      	b.n	8000da8 <adc_init.constprop.0.isra.0+0x34>
 8000f0a:	bf00      	nop
 8000f0c:	50000400 	.word	0x50000400
 8000f10:	50000500 	.word	0x50000500
 8000f14:	40021000 	.word	0x40021000
 8000f18:	50000700 	.word	0x50000700
 8000f1c:	50000300 	.word	0x50000300

08000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>:
#include "gpio.h"

GPIO::GPIO (GPIO_TypeDef* _GPIOx, uint8_t _pin, GPIOmode _mode, GPIOtype _type, GPIOspeed _speed, GPIOpull _pull, uint8_t _AFnumber):
 8000f20:	b5f0      	push	{r4, r5, r6, r7, lr}
GPIOx(_GPIOx), pin(_pin)
{
	switch ((uint32_t) _GPIOx)
 8000f22:	4e42      	ldr	r6, [pc, #264]	; (800102c <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x10c>)
GPIOx(_GPIOx), pin(_pin)
 8000f24:	6001      	str	r1, [r0, #0]
	switch ((uint32_t) _GPIOx)
 8000f26:	42b1      	cmp	r1, r6
GPIOx(_GPIOx), pin(_pin)
 8000f28:	7102      	strb	r2, [r0, #4]
GPIO::GPIO (GPIO_TypeDef* _GPIOx, uint8_t _pin, GPIOmode _mode, GPIOtype _type, GPIOspeed _speed, GPIOpull _pull, uint8_t _AFnumber):
 8000f2a:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8000f2e:	f89d 001c 	ldrb.w	r0, [sp, #28]
	switch ((uint32_t) _GPIOx)
 8000f32:	d068      	beq.n	8001006 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xe6>
 8000f34:	d850      	bhi.n	8000fd8 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xb8>
 8000f36:	f5a6 6600 	sub.w	r6, r6, #2048	; 0x800
 8000f3a:	42b1      	cmp	r1, r6
 8000f3c:	d069      	beq.n	8001012 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xf2>
 8000f3e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f42:	42b1      	cmp	r1, r6
 8000f44:	d13f      	bne.n	8000fc6 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xa6>
			break;
		case GPIOB_BASE:
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
			break;
		case GPIOC_BASE:
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000f46:	4f3a      	ldr	r7, [pc, #232]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8000f48:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8000f4a:	f046 0604 	orr.w	r6, r6, #4
 8000f4e:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
		default: 
		break;
	}

	GPIOx->MODER &= ~(0b11 << (pin*2));
 8000f50:	0056      	lsls	r6, r2, #1
	GPIOx->MODER |= (static_cast<int>(_mode) << (pin*2));
	GPIOx->OTYPER &= ~(1 << pin);
	GPIOx->OTYPER |= (static_cast<int>(_type) << pin);
 8000f52:	fa05 fe02 	lsl.w	lr, r5, r2
	GPIOx->MODER &= ~(0b11 << (pin*2));
 8000f56:	f04f 0c03 	mov.w	ip, #3
 8000f5a:	680d      	ldr	r5, [r1, #0]
 8000f5c:	fa0c fc06 	lsl.w	ip, ip, r6
 8000f60:	ea25 050c 	bic.w	r5, r5, ip
 8000f64:	600d      	str	r5, [r1, #0]
	GPIOx->MODER |= (static_cast<int>(_mode) << (pin*2));
 8000f66:	680d      	ldr	r5, [r1, #0]
 8000f68:	40b3      	lsls	r3, r6
 8000f6a:	432b      	orrs	r3, r5
 8000f6c:	600b      	str	r3, [r1, #0]
	GPIOx->OTYPER &= ~(1 << pin);
 8000f6e:	684b      	ldr	r3, [r1, #4]
 8000f70:	2501      	movs	r5, #1
 8000f72:	4095      	lsls	r5, r2
 8000f74:	ea23 0305 	bic.w	r3, r3, r5
 8000f78:	604b      	str	r3, [r1, #4]
	GPIOx->OTYPER |= (static_cast<int>(_type) << pin);
 8000f7a:	684b      	ldr	r3, [r1, #4]
 8000f7c:	ea4e 0303 	orr.w	r3, lr, r3
 8000f80:	604b      	str	r3, [r1, #4]
	GPIOx->OSPEEDR &= ~(0b11 << (pin*2));
 8000f82:	688b      	ldr	r3, [r1, #8]
 8000f84:	ea23 030c 	bic.w	r3, r3, ip
 8000f88:	608b      	str	r3, [r1, #8]
	GPIOx->OSPEEDR |= (static_cast<int>(_speed)<<(pin*2));
 8000f8a:	688b      	ldr	r3, [r1, #8]
 8000f8c:	608b      	str	r3, [r1, #8]
	GPIOx->PUPDR &= ~(0b11 << (pin*2));
 8000f8e:	68cb      	ldr	r3, [r1, #12]
 8000f90:	ea23 030c 	bic.w	r3, r3, ip
 8000f94:	60cb      	str	r3, [r1, #12]
	GPIOx->PUPDR |= (static_cast<int>(_pull)<<(pin*2));
 8000f96:	68cb      	ldr	r3, [r1, #12]
 8000f98:	40b4      	lsls	r4, r6
 8000f9a:	431c      	orrs	r4, r3
 8000f9c:	08d3      	lsrs	r3, r2, #3
 8000f9e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8000fa2:	60cc      	str	r4, [r1, #12]
	GPIOx->AFR[pin/8] &= ~(0xF << ((pin % 8)*4));
 8000fa4:	f002 0207 	and.w	r2, r2, #7
 8000fa8:	6a19      	ldr	r1, [r3, #32]
 8000faa:	0092      	lsls	r2, r2, #2
 8000fac:	f04f 0c0f 	mov.w	ip, #15
 8000fb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb4:	ea21 010c 	bic.w	r1, r1, ip
 8000fb8:	6219      	str	r1, [r3, #32]
	GPIOx->AFR[pin/8] |= (_AFnumber << ((pin % 8)*4));
 8000fba:	6a19      	ldr	r1, [r3, #32]
 8000fbc:	fa00 f202 	lsl.w	r2, r0, r2
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	621a      	str	r2, [r3, #32]
}
 8000fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch ((uint32_t) _GPIOx)
 8000fc6:	f1b1 4f90 	cmp.w	r1, #1207959552	; 0x48000000
 8000fca:	d1c1      	bne.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000fcc:	4f18      	ldr	r7, [pc, #96]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8000fce:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8000fd0:	f046 0601 	orr.w	r6, r6, #1
 8000fd4:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 8000fd6:	e7bb      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
	switch ((uint32_t) _GPIOx)
 8000fd8:	4e16      	ldr	r6, [pc, #88]	; (8001034 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x114>)
 8000fda:	42b1      	cmp	r1, r6
 8000fdc:	d01f      	beq.n	800101e <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xfe>
 8000fde:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fe2:	42b1      	cmp	r1, r6
 8000fe4:	d105      	bne.n	8000ff2 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0xd2>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
 8000fe6:	4f12      	ldr	r7, [pc, #72]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8000fe8:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8000fea:	f046 0640 	orr.w	r6, r6, #64	; 0x40
 8000fee:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 8000ff0:	e7ae      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
	switch ((uint32_t) _GPIOx)
 8000ff2:	f5a6 6600 	sub.w	r6, r6, #2048	; 0x800
 8000ff6:	42b1      	cmp	r1, r6
 8000ff8:	d1aa      	bne.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOEEN;
 8000ffa:	4f0d      	ldr	r7, [pc, #52]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8000ffc:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8000ffe:	f046 0610 	orr.w	r6, r6, #16
 8001002:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 8001004:	e7a4      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIODEN;
 8001006:	4f0a      	ldr	r7, [pc, #40]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8001008:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 800100a:	f046 0608 	orr.w	r6, r6, #8
 800100e:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 8001010:	e79e      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8001012:	4f07      	ldr	r7, [pc, #28]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8001014:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8001016:	f046 0602 	orr.w	r6, r6, #2
 800101a:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 800101c:	e798      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
			RCC->AHB2ENR |= RCC_AHB2ENR_GPIOFEN;
 800101e:	4f04      	ldr	r7, [pc, #16]	; (8001030 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x110>)
 8001020:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8001022:	f046 0620 	orr.w	r6, r6, #32
 8001026:	64fe      	str	r6, [r7, #76]	; 0x4c
			break;
 8001028:	e792      	b.n	8000f50 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0+0x30>
 800102a:	bf00      	nop
 800102c:	48000c00 	.word	0x48000c00
 8001030:	40021000 	.word	0x40021000
 8001034:	48001400 	.word	0x48001400

08001038 <_ZN3PID7ComputeEv.isra.0>:
	if (!_inAuto)
 8001038:	7843      	ldrb	r3, [r0, #1]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d049      	beq.n	80010d2 <_ZN3PID7ComputeEv.isra.0+0x9a>
		error   = *_mySetpoint - input;
 800103e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
		input   = *_myInput;
 8001040:	6a42      	ldr	r2, [r0, #36]	; 0x24
		error   = *_mySetpoint - input;
 8001042:	ed93 7a00 	vldr	s14, [r3]
		input   = *_myInput;
 8001046:	ed92 5a00 	vldr	s10, [r2]
		_outputSum += (_ki * error);
 800104a:	edd0 6a0c 	vldr	s13, [r0, #48]	; 0x30
 800104e:	ed90 6a07 	vldr	s12, [r0, #28]
		dInput  = (input - _lastInput);
 8001052:	edd0 7a0d 	vldr	s15, [r0, #52]	; 0x34
		if (!_pOnE)
 8001056:	7803      	ldrb	r3, [r0, #0]
		error   = *_mySetpoint - input;
 8001058:	ee37 7a45 	vsub.f32	s14, s14, s10
		dInput  = (input - _lastInput);
 800105c:	ee75 7a67 	vsub.f32	s15, s10, s15
		_outputSum += (_ki * error);
 8001060:	eee7 6a06 	vfma.f32	s13, s14, s12
 8001064:	edc0 6a0c 	vstr	s13, [r0, #48]	; 0x30
		if (!_pOnE)
 8001068:	bba3      	cbnz	r3, 80010d4 <_ZN3PID7ComputeEv.isra.0+0x9c>
			_outputSum -= _kp * dInput;
 800106a:	ed90 7a06 	vldr	s14, [r0, #24]
		if (_outputSum > _outMax)
 800106e:	ed90 6a0f 	vldr	s12, [r0, #60]	; 0x3c
			_outputSum -= _kp * dInput;
 8001072:	eee7 6ac7 	vfms.f32	s13, s15, s14
 8001076:	eef1 5a67 	vneg.f32	s11, s15
		if (_outputSum > _outMax)
 800107a:	eef4 6ac6 	vcmpe.f32	s13, s12
 800107e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			_outputSum -= _kp * dInput;
 8001082:	edc0 6a0c 	vstr	s13, [r0, #48]	; 0x30
		if (_outputSum > _outMax)
 8001086:	dc37      	bgt.n	80010f8 <_ZN3PID7ComputeEv.isra.0+0xc0>
		else if (_outputSum < _outMin)
 8001088:	ed90 7a0e 	vldr	s14, [r0, #56]	; 0x38
 800108c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001094:	d443      	bmi.n	800111e <_ZN3PID7ComputeEv.isra.0+0xe6>
			output = 0;
 8001096:	eddf 7a25 	vldr	s15, [pc, #148]	; 800112c <_ZN3PID7ComputeEv.isra.0+0xf4>
		output += _outputSum - _kd * dInput;
 800109a:	ed90 7a08 	vldr	s14, [r0, #32]
 800109e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80010a2:	eee7 7a25 	vfma.f32	s15, s14, s11
		if (output > _outMax)
 80010a6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	dc08      	bgt.n	80010c2 <_ZN3PID7ComputeEv.isra.0+0x8a>
 80010b0:	ed90 6a0e 	vldr	s12, [r0, #56]	; 0x38
 80010b4:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80010b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010bc:	bfb8      	it	lt
 80010be:	eeb0 6a67 	vmovlt.f32	s12, s15
		*_myOutput = output;
 80010c2:	6a82      	ldr	r2, [r0, #40]	; 0x28
		_lastTime  = now;
 80010c4:	2300      	movs	r3, #0
		*_myOutput = output;
 80010c6:	ed82 6a00 	vstr	s12, [r2]
		_lastInput = input;
 80010ca:	ed80 5a0d 	vstr	s10, [r0, #52]	; 0x34
		_lastTime  = now;
 80010ce:	6043      	str	r3, [r0, #4]
 80010d0:	4770      	bx	lr
}
 80010d2:	4770      	bx	lr
		if (_outputSum > _outMax)
 80010d4:	ed90 6a0f 	vldr	s12, [r0, #60]	; 0x3c
 80010d8:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d511      	bpl.n	8001106 <_ZN3PID7ComputeEv.isra.0+0xce>
			_outputSum = _outMax;
 80010e2:	eef0 6a46 	vmov.f32	s13, s12
 80010e6:	ed80 6a0c 	vstr	s12, [r0, #48]	; 0x30
			output = _kp * error;
 80010ea:	edd0 4a06 	vldr	s9, [r0, #24]
 80010ee:	eef1 5a67 	vneg.f32	s11, s15
 80010f2:	ee67 7a24 	vmul.f32	s15, s14, s9
 80010f6:	e7d0      	b.n	800109a <_ZN3PID7ComputeEv.isra.0+0x62>
			output = 0;
 80010f8:	eddf 7a0c 	vldr	s15, [pc, #48]	; 800112c <_ZN3PID7ComputeEv.isra.0+0xf4>
			_outputSum = _outMax;
 80010fc:	ed80 6a0c 	vstr	s12, [r0, #48]	; 0x30
 8001100:	eef0 6a46 	vmov.f32	s13, s12
 8001104:	e7c9      	b.n	800109a <_ZN3PID7ComputeEv.isra.0+0x62>
		else if (_outputSum < _outMin)
 8001106:	edd0 5a0e 	vldr	s11, [r0, #56]	; 0x38
 800110a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800110e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001112:	d5ea      	bpl.n	80010ea <_ZN3PID7ComputeEv.isra.0+0xb2>
			_outputSum = _outMin;
 8001114:	eef0 6a65 	vmov.f32	s13, s11
 8001118:	edc0 5a0c 	vstr	s11, [r0, #48]	; 0x30
 800111c:	e7e5      	b.n	80010ea <_ZN3PID7ComputeEv.isra.0+0xb2>
			output = 0;
 800111e:	eddf 7a03 	vldr	s15, [pc, #12]	; 800112c <_ZN3PID7ComputeEv.isra.0+0xf4>
			_outputSum = _outMin;
 8001122:	ed80 7a0c 	vstr	s14, [r0, #48]	; 0x30
 8001126:	eef0 6a47 	vmov.f32	s13, s14
 800112a:	e7b6      	b.n	800109a <_ZN3PID7ComputeEv.isra.0+0x62>
 800112c:	00000000 	.word	0x00000000

08001130 <main>:

motor_t motor = {0};
PID pidUd (&motor.FilteredIdqA[0],  &motor.Udq_pu[0], &setiD, 0.01f, 0.5f, 0.00f, PIDPON_TypeDef::_PID_P_ON_E, PIDCD_TypeDef::_PID_CD_DIRECT);
PID pidUq (&motor.FilteredIdqA[1],  &motor.Udq_pu[1], &setiQ, 0.01f, 0.5f, 0.0f, PIDPON_TypeDef::_PID_P_ON_E, PIDCD_TypeDef::_PID_CD_DIRECT);
int main(void)
{
 8001130:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
}

static inline void pwm_init (pwm_t* pwm)
{
    //NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;  
 8001134:	4a74      	ldr	r2, [pc, #464]	; (8001308 <main+0x1d8>)
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC1M_Pos | TIM_CCMR1_OC1PE ; // PWM mode 1 channel 1
 8001136:	4875      	ldr	r0, [pc, #468]	; (800130c <main+0x1dc>)
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;  
 8001138:	6e13      	ldr	r3, [r2, #96]	; 0x60
 800113a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800113e:	6613      	str	r3, [r2, #96]	; 0x60
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC1M_Pos | TIM_CCMR1_OC1PE ; // PWM mode 1 channel 1
 8001140:	6803      	ldr	r3, [r0, #0]
	pwm->tim->CCER |= TIM_CCER_CC1E | TIM_CCER_CC1NE;
	pwm->tim->CCER |= TIM_CCER_CC2E | TIM_CCER_CC2NE;
	pwm->tim->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE;
	//TIM1->CR2 |= 0b010<<TIM_CR2_MMS_Pos;   // Set TRGO on Update Event
	pwm->tim->PSC = 0;  // tim_clk = cpu_clk
    (160000000/pwm->frequency/2<=0xFFFF) ? (pwm->tim->ARR = 160000000/pwm->frequency/2) : (pwm->tim->ARR = 0xFFFF);
 8001142:	4a73      	ldr	r2, [pc, #460]	; (8001310 <main+0x1e0>)
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC1M_Pos | TIM_CCMR1_OC1PE ; // PWM mode 1 channel 1
 8001144:	6999      	ldr	r1, [r3, #24]
 8001146:	f041 0168 	orr.w	r1, r1, #104	; 0x68
 800114a:	6199      	str	r1, [r3, #24]
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC2M_Pos | TIM_CCMR1_OC2PE ; // PWM mode 1 channel 2
 800114c:	6999      	ldr	r1, [r3, #24]
 800114e:	f441 41d0 	orr.w	r1, r1, #26624	; 0x6800
 8001152:	6199      	str	r1, [r3, #24]
	pwm->tim->CCMR2 |= 0b110<< TIM_CCMR2_OC3M_Pos | TIM_CCMR2_OC3PE ; // PWM mode 1 channel 3
 8001154:	69d9      	ldr	r1, [r3, #28]
 8001156:	f041 0168 	orr.w	r1, r1, #104	; 0x68
 800115a:	61d9      	str	r1, [r3, #28]
	pwm->tim->CCMR2 |= 0b0110<< TIM_CCMR2_OC4M_Pos;
 800115c:	69d9      	ldr	r1, [r3, #28]
 800115e:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8001162:	61d9      	str	r1, [r3, #28]
	pwm->tim->CCER |= TIM_CCER_CC1E | TIM_CCER_CC1NE;
 8001164:	6a19      	ldr	r1, [r3, #32]
 8001166:	f041 0105 	orr.w	r1, r1, #5
 800116a:	6219      	str	r1, [r3, #32]
	pwm->tim->CCER |= TIM_CCER_CC2E | TIM_CCER_CC2NE;
 800116c:	6a19      	ldr	r1, [r3, #32]
 800116e:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 8001172:	6219      	str	r1, [r3, #32]
	pwm->tim->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE;
 8001174:	6a19      	ldr	r1, [r3, #32]
 8001176:	f441 61a0 	orr.w	r1, r1, #1280	; 0x500
 800117a:	6219      	str	r1, [r3, #32]
    (160000000/pwm->frequency/2<=0xFFFF) ? (pwm->tim->ARR = 160000000/pwm->frequency/2) : (pwm->tim->ARR = 0xFFFF);
 800117c:	6841      	ldr	r1, [r0, #4]
 800117e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001182:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001186:	bf28      	it	cs
 8001188:	f64f 72ff 	movwcs	r2, #65535	; 0xffff
 800118c:	f04f 0800 	mov.w	r8, #0
	pwm->tim->PSC = 0;  // tim_clk = cpu_clk
 8001190:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
	pwm->tim->CCR1 = 0;
	pwm->tim->CCR2 = 0;
	pwm->tim->CCR3 = 0;
	pwm->tim->CCR4 = 1000;
 8001194:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    (160000000/pwm->frequency/2<=0xFFFF) ? (pwm->tim->ARR = 160000000/pwm->frequency/2) : (pwm->tim->ARR = 0xFFFF);
 8001198:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->tim->CCR1 = 0;
 800119a:	2200      	movs	r2, #0
 800119c:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->tim->CCR2 = 0;
 800119e:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->tim->CCR3 = 0;
 80011a0:	63da      	str	r2, [r3, #60]	; 0x3c
	pwm->tim->CCR4 = 1000;
 80011a2:	6419      	str	r1, [r3, #64]	; 0x40
	pwm->tim ->DIER |=  TIM_DIER_UIE; // interrupt enable
 80011a4:	68da      	ldr	r2, [r3, #12]
	pwm->tim->CR2 = 0b0111<<TIM_CR2_MMS_Pos;   // Set TRGO on Compare 4
 80011a6:	2170      	movs	r1, #112	; 0x70
	pwm->tim ->DIER |=  TIM_DIER_UIE; // interrupt enable
 80011a8:	f042 0201 	orr.w	r2, r2, #1
 80011ac:	60da      	str	r2, [r3, #12]
	pwm->tim->CR2 = 0b0111<<TIM_CR2_MMS_Pos;   // Set TRGO on Compare 4
 80011ae:	6059      	str	r1, [r3, #4]
	pwm->tim->CR1 |= TIM_CR1_ARPE | 0b01<<TIM_CR1_CMS_Pos;
 80011b0:	681a      	ldr	r2, [r3, #0]
	pwm->tim->EGR |= TIM_EGR_UG;
 80011b2:	4956      	ldr	r1, [pc, #344]	; (800130c <main+0x1dc>)
	pwm->tim->CR1 |= TIM_CR1_ARPE | 0b01<<TIM_CR1_CMS_Pos;
 80011b4:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80011b8:	601a      	str	r2, [r3, #0]
	pwm->tim->EGR |= TIM_EGR_UG;
 80011ba:	680b      	ldr	r3, [r1, #0]
 80011bc:	695a      	ldr	r2, [r3, #20]
 80011be:	f042 0201 	orr.w	r2, r2, #1
 80011c2:	615a      	str	r2, [r3, #20]
	pwm->tim->BDTR |= TIM_BDTR_MOE | 0b00100000<<TIM_BDTR_DTG_Pos;
 80011c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011ca:	f042 0220 	orr.w	r2, r2, #32
 80011ce:	645a      	str	r2, [r3, #68]	; 0x44
	pwm->tim->CR1 |= TIM_CR1_CEN;
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	f042 0201 	orr.w	r2, r2, #1
 80011d6:	601a      	str	r2, [r3, #0]
    pwm->autoReloadValue = pwm->tim->ARR;
 80011d8:	680a      	ldr	r2, [r1, #0]
 80011da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80011dc:	608b      	str	r3, [r1, #8]
    pwm->halfAutoReloadValue = pwm->autoReloadValue/2;
 80011de:	085b      	lsrs	r3, r3, #1

    getAutoReloadValue (pwm);
	pwm->tim->CCR4= pwm->halfAutoReloadValue;
 80011e0:	6413      	str	r3, [r2, #64]	; 0x40
	if (!(RCC->CR & RCC_CR_HSERDY))
 80011e2:	4a49      	ldr	r2, [pc, #292]	; (8001308 <main+0x1d8>)
    pwm->halfAutoReloadValue = pwm->autoReloadValue/2;
 80011e4:	60cb      	str	r3, [r1, #12]
 80011e6:	6813      	ldr	r3, [r2, #0]
 80011e8:	039b      	lsls	r3, r3, #14
 80011ea:	b0a1      	sub	sp, #132	; 0x84
 80011ec:	d406      	bmi.n	80011fc <main+0xcc>
		RCC->CR |= RCC_CR_HSEON;
 80011ee:	6813      	ldr	r3, [r2, #0]
 80011f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f4:	6013      	str	r3, [r2, #0]
		while(!(RCC->CR & RCC_CR_HSERDY));
 80011f6:	6813      	ldr	r3, [r2, #0]
 80011f8:	039f      	lsls	r7, r3, #14
 80011fa:	d5fc      	bpl.n	80011f6 <main+0xc6>

void ClockManager::pllCfg([[maybe_unused]] int _pllNum, int _targetFreq, int _p, pllDiv _q, pllDiv _r)
{
	uint32_t sourceFreq;

	RCC->CR &= ~RCC_CR_PLLON;
 80011fc:	4a42      	ldr	r2, [pc, #264]	; (8001308 <main+0x1d8>)
 80011fe:	6813      	ldr	r3, [r2, #0]
 8001200:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001204:	6013      	str	r3, [r2, #0]
	while (RCC->CR & RCC_CR_PLLRDY);
 8001206:	6813      	ldr	r3, [r2, #0]
 8001208:	019e      	lsls	r6, r3, #6
 800120a:	d4fc      	bmi.n	8001206 <main+0xd6>
	if (RCC->CR & RCC_CR_HSERDY)
 800120c:	6813      	ldr	r3, [r2, #0]
	else
		sourceFreq = RCC_PLLCFGR_PLLSRC_HSI;

	int m = sourceFreq / 4000000; //4 MHz input frequency

	float targetDivider = ((float)_targetFreq) / (sourceFreq / m);
 800120e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8001314 <main+0x1e4>
	if (RCC->CR & RCC_CR_HSERDY)
 8001212:	039d      	lsls	r5, r3, #14
		RCC->PLLCFGR = RCC_PLLCFGR_PLLSRC_HSE;
 8001214:	bf42      	ittt	mi
 8001216:	2103      	movmi	r1, #3
 8001218:	60d1      	strmi	r1, [r2, #12]
		sourceFreq = hseClock;
 800121a:	4b3f      	ldrmi	r3, [pc, #252]	; (8001318 <main+0x1e8>)
	int m = sourceFreq / 4000000; //4 MHz input frequency
 800121c:	4a3f      	ldr	r2, [pc, #252]	; (800131c <main+0x1ec>)
		sourceFreq = RCC_PLLCFGR_PLLSRC_HSI;
 800121e:	bf58      	it	pl
 8001220:	2302      	movpl	r3, #2
	int m = sourceFreq / 4000000; //4 MHz input frequency
 8001222:	fba2 1203 	umull	r1, r2, r2, r3
 8001226:	0d12      	lsrs	r2, r2, #20
	float targetDivider = ((float)_targetFreq) / (sourceFreq / m);
 8001228:	fbb3 f3f2 	udiv	r3, r3, r2
 800122c:	ee07 3a90 	vmov	s15, r3
 8001230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	int plln = (int)(targetDivider + 0.5f);

	RCC->PLLCFGR |= (m - 1) << RCC_PLLCFGR_PLLM_Pos;
 8001234:	4b34      	ldr	r3, [pc, #208]	; (8001308 <main+0x1d8>)
	float targetDivider = ((float)_targetFreq) / (sourceFreq / m);
 8001236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	RCC->PLLCFGR |= (m - 1) << RCC_PLLCFGR_PLLM_Pos;
 800123a:	68d9      	ldr	r1, [r3, #12]
 800123c:	3a01      	subs	r2, #1
 800123e:	ea41 1202 	orr.w	r2, r1, r2, lsl #4
 8001242:	60da      	str	r2, [r3, #12]

	RCC->PLLCFGR |= _p << RCC_PLLCFGR_PLLPDIV_Pos
 8001244:	68da      	ldr	r2, [r3, #12]
	int plln = (int)(targetDivider + 0.5f);
 8001246:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800124a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800124e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		| static_cast<uint32_t>(_q) << RCC_PLLCFGR_PLLQ_Pos
		| static_cast<uint32_t>(_r) << RCC_PLLCFGR_PLLR_Pos
		| plln << RCC_PLLCFGR_PLLN_Pos;
 8001252:	ee17 1a90 	vmov	r1, s15
 8001256:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	RCC->PLLCFGR |= _p << RCC_PLLCFGR_PLLPDIV_Pos
 800125a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800125e:	60da      	str	r2, [r3, #12]

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN;
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	f042 7288 	orr.w	r2, r2, #17825792	; 0x1100000
 8001266:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800126a:	60da      	str	r2, [r3, #12]
	RCC->CR |= RCC_CR_PLLON;
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001272:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY));
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	0194      	lsls	r4, r2, #6
 8001278:	d5fc      	bpl.n	8001274 <main+0x144>
pllClk ClockManager::updatePll()
{
	pllClk pllClocks = {0, 0, 0, 0};
	uint32_t sourceFreq;

	if(!(RCC->CR & RCC_CR_PLLRDY))
 800127a:	681c      	ldr	r4, [r3, #0]
 800127c:	f014 7400 	ands.w	r4, r4, #33554432	; 0x2000000
 8001280:	d054      	beq.n	800132c <main+0x1fc>
		return pllClocks;

	if (RCC->CR & RCC_CR_HSERDY)
 8001282:	6819      	ldr	r1, [r3, #0]
		sourceFreq = hseClock;
	else
		sourceFreq = hsiClock;

    float finalMult = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 8001284:	4820      	ldr	r0, [pc, #128]	; (8001308 <main+0x1d8>)
		sourceFreq = hsiClock;
 8001286:	4a26      	ldr	r2, [pc, #152]	; (8001320 <main+0x1f0>)
 8001288:	4b23      	ldr	r3, [pc, #140]	; (8001318 <main+0x1e8>)
	if(targetFreq > coreClock)
 800128a:	4d26      	ldr	r5, [pc, #152]	; (8001324 <main+0x1f4>)
		sourceFreq = hsiClock;
 800128c:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8001290:	bf08      	it	eq
 8001292:	4613      	moveq	r3, r2
    float finalMult = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 8001294:	68c2      	ldr	r2, [r0, #12]
	if(targetFreq > coreClock)
 8001296:	682e      	ldr	r6, [r5, #0]
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
    pllClocks.internal = sourceFreq * finalMult;
 8001298:	ee07 3a90 	vmov	s15, r3
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
 800129c:	68c3      	ldr	r3, [r0, #12]
    pllClocks.p = pllClocks.internal / ((RCC->PLLCFGR & RCC_PLLCFGR_PLLPDIV_Msk) >> RCC_PLLCFGR_PLLPDIV_Pos);
 800129e:	68c1      	ldr	r1, [r0, #12]
    float finalMult = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 80012a0:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllClocks.internal = sourceFreq * finalMult;
 80012a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
 80012a8:	f3c3 1303 	ubfx	r3, r3, #4, #4
    float finalMult = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 80012ac:	ee07 2a90 	vmov	s15, r2
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
 80012b0:	3301      	adds	r3, #1
    float finalMult = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 80012b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    pllClocks.q = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ_Msk) >> RCC_PLLCFGR_PLLQ_Pos)) * 2);
 80012be:	68c3      	ldr	r3, [r0, #12]
    pllClocks.r = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR_Msk) >> RCC_PLLCFGR_PLLR_Pos)) * 2);
 80012c0:	68c4      	ldr	r4, [r0, #12]
	pllClock = updatePll();
 80012c2:	4819      	ldr	r0, [pc, #100]	; (8001328 <main+0x1f8>)
    finalMult /= ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos) + 1;
 80012c4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
    pllClocks.r = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR_Msk) >> RCC_PLLCFGR_PLLR_Pos)) * 2);
 80012c8:	f3c4 6441 	ubfx	r4, r4, #25, #2
    pllClocks.q = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ_Msk) >> RCC_PLLCFGR_PLLQ_Pos)) * 2);
 80012cc:	f3c3 5341 	ubfx	r3, r3, #21, #2
    pllClocks.r = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR_Msk) >> RCC_PLLCFGR_PLLR_Pos)) * 2);
 80012d0:	3401      	adds	r4, #1
    pllClocks.q = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ_Msk) >> RCC_PLLCFGR_PLLQ_Pos)) * 2);
 80012d2:	3301      	adds	r3, #1
    pllClocks.r = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR_Msk) >> RCC_PLLCFGR_PLLR_Pos)) * 2);
 80012d4:	0064      	lsls	r4, r4, #1
    pllClocks.p = pllClocks.internal / ((RCC->PLLCFGR & RCC_PLLCFGR_PLLPDIV_Msk) >> RCC_PLLCFGR_PLLPDIV_Pos);
 80012d6:	0ec9      	lsrs	r1, r1, #27
    pllClocks.q = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ_Msk) >> RCC_PLLCFGR_PLLQ_Pos)) * 2);
 80012d8:	005b      	lsls	r3, r3, #1
    pllClocks.internal = sourceFreq * finalMult;
 80012da:	ee66 7a07 	vmul.f32	s15, s12, s14
 80012de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e2:	ee17 2a90 	vmov	r2, s15
    pllClocks.r = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR_Msk) >> RCC_PLLCFGR_PLLR_Pos)) * 2);
 80012e6:	fbb2 f4f4 	udiv	r4, r2, r4
	if(targetFreq > coreClock)
 80012ea:	42a6      	cmp	r6, r4
    pllClocks.p = pllClocks.internal / ((RCC->PLLCFGR & RCC_PLLCFGR_PLLPDIV_Msk) >> RCC_PLLCFGR_PLLPDIV_Pos);
 80012ec:	fbb2 f1f1 	udiv	r1, r2, r1
    pllClocks.q = pllClocks.internal / ((1 + ((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ_Msk) >> RCC_PLLCFGR_PLLQ_Pos)) * 2);
 80012f0:	fbb2 f3f3 	udiv	r3, r2, r3
	pllClock = updatePll();
 80012f4:	e9c0 2100 	strd	r2, r1, [r0]
 80012f8:	e9c0 3402 	strd	r3, r4, [r0, #8]
	if(targetFreq > coreClock)
 80012fc:	d21f      	bcs.n	800133e <main+0x20e>
		internalFreqUpdate(targetFreq);
 80012fe:	4620      	mov	r0, r4
 8001300:	f7ff fb7e 	bl	8000a00 <_ZN12ClockManager18internalFreqUpdateEm>
 8001304:	e01b      	b.n	800133e <main+0x20e>
 8001306:	bf00      	nop
 8001308:	40021000 	.word	0x40021000
 800130c:	2000001c 	.word	0x2000001c
 8001310:	04c4b400 	.word	0x04c4b400
 8001314:	4d989680 	.word	0x4d989680
 8001318:	016e3600 	.word	0x016e3600
 800131c:	431bde83 	.word	0x431bde83
 8001320:	00f42400 	.word	0x00f42400
 8001324:	20000008 	.word	0x20000008
 8001328:	200000e8 	.word	0x200000e8
	pllClock = updatePll();
 800132c:	4bb1      	ldr	r3, [pc, #708]	; (80015f4 <main+0x4c4>)
	if(targetFreq > coreClock)
 800132e:	4db2      	ldr	r5, [pc, #712]	; (80015f8 <main+0x4c8>)
	pllClock = updatePll();
 8001330:	2000      	movs	r0, #0
 8001332:	2100      	movs	r1, #0
 8001334:	e9c3 0100 	strd	r0, r1, [r3]
 8001338:	e9c3 0102 	strd	r0, r1, [r3, #8]
	if(targetFreq > coreClock)
 800133c:	682e      	ldr	r6, [r5, #0]
	RCC->CFGR = (RCC->CFGR & ~0x7) | static_cast<uint32_t>(_src);
 800133e:	4aaf      	ldr	r2, [pc, #700]	; (80015fc <main+0x4cc>)
 8001340:	6893      	ldr	r3, [r2, #8]
 8001342:	f023 0307 	bic.w	r3, r3, #7
 8001346:	f043 0303 	orr.w	r3, r3, #3
 800134a:	6093      	str	r3, [r2, #8]
	while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != static_cast<uint32_t>(_src) << RCC_CFGR_SWS_Pos);
 800134c:	6893      	ldr	r3, [r2, #8]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	2b0c      	cmp	r3, #12
 8001354:	d1fa      	bne.n	800134c <main+0x21c>
	if(targetFreq < coreClock)
 8001356:	42a6      	cmp	r6, r4
 8001358:	f200 84ae 	bhi.w	8001cb8 <main+0xb88>
    return result;
}

void ClockManager::enableClk(volatile uint32_t &_reg, uint32_t _bits)
{
	_reg |= _bits;
 800135c:	4ba7      	ldr	r3, [pc, #668]	; (80015fc <main+0x4cc>)
	coreClock = targetFreq;
 800135e:	602c      	str	r4, [r5, #0]
	_reg |= _bits;
 8001360:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001362:	f042 0210 	orr.w	r2, r2, #16
 8001366:	659a      	str	r2, [r3, #88]	; 0x58
	while((_reg & _bits) != _bits)
 8001368:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800136a:	06d0      	lsls	r0, r2, #27
 800136c:	d5fc      	bpl.n	8001368 <main+0x238>
	int prescaler = timerClock / 1000000;
 800136e:	4ba4      	ldr	r3, [pc, #656]	; (8001600 <main+0x4d0>)
 8001370:	4aa4      	ldr	r2, [pc, #656]	; (8001604 <main+0x4d4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	fba2 2303 	umull	r2, r3, r2, r3
 8001378:	0c9b      	lsrs	r3, r3, #18
	TIM6->PSC = prescaler - 1;
 800137a:	4aa3      	ldr	r2, [pc, #652]	; (8001608 <main+0x4d8>)
 800137c:	3b01      	subs	r3, #1
 800137e:	6293      	str	r3, [r2, #40]	; 0x28
	TIM6->ARR = 0x0FFF;
 8001380:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001384:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM6->CR1 = TIM_CR1_CEN;
 8001386:	2301      	movs	r3, #1
 8001388:	6013      	str	r3, [r2, #0]
    SysTick_Config(coreClock / 1000);
 800138a:	682b      	ldr	r3, [r5, #0]
 800138c:	4a9f      	ldr	r2, [pc, #636]	; (800160c <main+0x4dc>)
 800138e:	fba2 2303 	umull	r2, r3, r2, r3
 8001392:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001394:	3b01      	subs	r3, #1
 8001396:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800139a:	d20a      	bcs.n	80013b2 <main+0x282>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800139c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	499b      	ldr	r1, [pc, #620]	; (8001610 <main+0x4e0>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a2:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a4:	23f0      	movs	r3, #240	; 0xf0
 80013a6:	f881 3023 	strb.w	r3, [r1, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013aa:	2100      	movs	r1, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ac:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ae:	6191      	str	r1, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b0:	6113      	str	r3, [r2, #16]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013b2:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 800166c <main+0x53c>
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN; 
 80013b6:	4d91      	ldr	r5, [pc, #580]	; (80015fc <main+0x4cc>)
 80013b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013bc:	f8ca 3000 	str.w	r3, [sl]
 80013c0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	65ab      	str	r3, [r5, #88]	; 0x58
	TIM2->PSC = 15; // 160000000/16 = 10000000 Hz
 80013c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013cc:	220f      	movs	r2, #15
 80013ce:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 49999; // 10000000/4999 = 2000 Hz
 80013d0:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80013d4:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 10;
 80013d6:	220a      	movs	r2, #10
 80013d8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2 -> DIER |= TIM_DIER_UIE; // update interrupt enable
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	f042 0201 	orr.w	r2, r2, #1
 80013e0:	60da      	str	r2, [r3, #12]
	TIM2->CR1  |= TIM_CR1_ARPE;
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013e8:	601a      	str	r2, [r3, #0]
	TIM2->CR1  |= TIM_CR1_CEN;	
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	f042 0201 	orr.w	r2, r2, #1
 80013f0:	601a      	str	r2, [r3, #0]
	adcChannel_t adc = {.adc = ADC1, .channelsCount = 1, .channels = adc1Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 80013f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
	adcChannelNumbers_t adc1Channels[] = {1};
 80013f6:	2401      	movs	r4, #1
	adcChannel_t adc = {.adc = ADC1, .channelsCount = 1, .channels = adc1Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 80013f8:	2600      	movs	r6, #0
 80013fa:	f04f 0909 	mov.w	r9, #9
	adc_init(&adc);
 80013fe:	a80e      	add	r0, sp, #56	; 0x38
	adcChannel_t adc = {.adc = ADC1, .channelsCount = 1, .channels = adc1Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 8001400:	930e      	str	r3, [sp, #56]	; 0x38
 8001402:	ab0b      	add	r3, sp, #44	; 0x2c
 8001404:	9611      	str	r6, [sp, #68]	; 0x44
 8001406:	9613      	str	r6, [sp, #76]	; 0x4c
 8001408:	9310      	str	r3, [sp, #64]	; 0x40
	adcChannelNumbers_t adc1Channels[] = {1};
 800140a:	940b      	str	r4, [sp, #44]	; 0x2c
	adcChannel_t adc = {.adc = ADC1, .channelsCount = 1, .channels = adc1Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 800140c:	940f      	str	r4, [sp, #60]	; 0x3c
 800140e:	f88d 4044 	strb.w	r4, [sp, #68]	; 0x44
 8001412:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
	adc_init(&adc);
 8001416:	f7ff fcad 	bl	8000d74 <adc_init.constprop.0.isra.0>
	adcChannel_t adc2 = {.adc = ADC2, .channelsCount = 1, .channels = adc2Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 800141a:	4b7e      	ldr	r3, [pc, #504]	; (8001614 <main+0x4e4>)
 800141c:	9314      	str	r3, [sp, #80]	; 0x50
	adcChannelNumbers_t adc2Channels[] = {5};
 800141e:	2705      	movs	r7, #5
	adcChannel_t adc2 = {.adc = ADC2, .channelsCount = 1, .channels = adc2Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 8001420:	ab0c      	add	r3, sp, #48	; 0x30
	adc_init(&adc2);
 8001422:	a814      	add	r0, sp, #80	; 0x50
	adcChannel_t adc2 = {.adc = ADC2, .channelsCount = 1, .channels = adc2Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 8001424:	9617      	str	r6, [sp, #92]	; 0x5c
 8001426:	9619      	str	r6, [sp, #100]	; 0x64
 8001428:	9316      	str	r3, [sp, #88]	; 0x58
 800142a:	9415      	str	r4, [sp, #84]	; 0x54
 800142c:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
 8001430:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
	adcChannelNumbers_t adc2Channels[] = {5};
 8001434:	970c      	str	r7, [sp, #48]	; 0x30
	adc_init(&adc2);
 8001436:	f7ff fc9d 	bl	8000d74 <adc_init.constprop.0.isra.0>
	adcChannel_t adc3 = {.adc = ADC3, .channelsCount = 1, .channels = adc3Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 800143a:	4b77      	ldr	r3, [pc, #476]	; (8001618 <main+0x4e8>)
 800143c:	931a      	str	r3, [sp, #104]	; 0x68
	adc_init(&adc3);
 800143e:	a81a      	add	r0, sp, #104	; 0x68
	adcChannel_t adc3 = {.adc = ADC3, .channelsCount = 1, .channels = adc3Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 8001440:	ab0d      	add	r3, sp, #52	; 0x34
 8001442:	961d      	str	r6, [sp, #116]	; 0x74
 8001444:	e9cd 961e 	strd	r9, r6, [sp, #120]	; 0x78
 8001448:	931c      	str	r3, [sp, #112]	; 0x70
	adcChannelNumbers_t adc3Channels[] = {5};
 800144a:	970d      	str	r7, [sp, #52]	; 0x34
	adcChannel_t adc3 = {.adc = ADC3, .channelsCount = 1, .channels = adc3Channels, .triggerEdge = risingEdge, .externalTriggerEvent = 0b01001, .adcError = adcOk};
 800144c:	941b      	str	r4, [sp, #108]	; 0x6c
 800144e:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
	adc_init(&adc3);
 8001452:	f7ff fc8f 	bl	8000d74 <adc_init.constprop.0.isra.0>
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN | RCC_AHB1ENR_DMAMUX1EN;
 8001456:	6cab      	ldr	r3, [r5, #72]	; 0x48
	DMA1_Channel3->CPAR = (uint32_t) &(ADC4->DR);
 8001458:	4a70      	ldr	r2, [pc, #448]	; (800161c <main+0x4ec>)
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN | RCC_AHB1ENR_DMAMUX1EN;
 800145a:	433b      	orrs	r3, r7
 800145c:	64ab      	str	r3, [r5, #72]	; 0x48
	DMAMUX1_Channel2->CCR = 38; // dma request from ADC4
 800145e:	4b70      	ldr	r3, [pc, #448]	; (8001620 <main+0x4f0>)
 8001460:	2026      	movs	r0, #38	; 0x26
 8001462:	f8c3 0808 	str.w	r0, [r3, #2056]	; 0x808
	DMA1_Channel3-> CCR = 0b01<<DMA_CCR_MSIZE_Pos | 0b10<<DMA_CCR_PSIZE_Pos | DMA_CCR_MINC | DMA_CCR_CIRC; // 16 bit memory size, 32 bit peripheral size, memory increment mode, circular mode, transfer complete interrupt enable
 8001466:	f44f 61d4 	mov.w	r1, #1696	; 0x6a0
	DMA1_Channel3->CMAR = (uint32_t) Adc2DmaReadings;
 800146a:	486e      	ldr	r0, [pc, #440]	; (8001624 <main+0x4f4>)
	DMA1_Channel3-> CCR = 0b01<<DMA_CCR_MSIZE_Pos | 0b10<<DMA_CCR_PSIZE_Pos | DMA_CCR_MINC | DMA_CCR_CIRC; // 16 bit memory size, 32 bit peripheral size, memory increment mode, circular mode, transfer complete interrupt enable
 800146c:	6319      	str	r1, [r3, #48]	; 0x30
	DMA1_Channel3->CMAR = (uint32_t) Adc2DmaReadings;
 800146e:	63d8      	str	r0, [r3, #60]	; 0x3c
	DMA1_Channel3->CPAR = (uint32_t) &(ADC4->DR);
 8001470:	639a      	str	r2, [r3, #56]	; 0x38
	DMA1_Channel3->CNDTR = 2;
 8001472:	2202      	movs	r2, #2
 8001474:	635a      	str	r2, [r3, #52]	; 0x34
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	DMA1_Channel1->CPAR = (uint32_t) &(ADC3->DR);
 8001478:	486b      	ldr	r0, [pc, #428]	; (8001628 <main+0x4f8>)
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 800147a:	4322      	orrs	r2, r4
 800147c:	631a      	str	r2, [r3, #48]	; 0x30
	DMAMUX1_Channel0->CCR = 37; // dma request from ADC3
 800147e:	2625      	movs	r6, #37	; 0x25
	DMA1_Channel1->CMAR = (uint32_t) (AdcDmaReadings + 2);
 8001480:	4a6a      	ldr	r2, [pc, #424]	; (800162c <main+0x4fc>)
	DMAMUX1_Channel0->CCR = 37; // dma request from ADC3
 8001482:	f8c3 6800 	str.w	r6, [r3, #2048]	; 0x800
	DMA1_Channel1-> CCR = 0b01<<DMA_CCR_MSIZE_Pos | 0b10<<DMA_CCR_PSIZE_Pos | DMA_CCR_MINC | DMA_CCR_CIRC; // 16 bit memory size, 32 bit peripheral size, memory increment mode, circular mode, transfer complete interrupt enable
 8001486:	6099      	str	r1, [r3, #8]
	DMA1_Channel1->CPAR = (uint32_t) &(ADC3->DR);
 8001488:	6118      	str	r0, [r3, #16]
	DMA1_Channel1->CMAR = (uint32_t) (AdcDmaReadings + 2);
 800148a:	615a      	str	r2, [r3, #20]
	DMA1_Channel1->CNDTR = 1;
 800148c:	60dc      	str	r4, [r3, #12]
	DMA1_Channel1->CCR |= DMA_CCR_EN;
 800148e:	6898      	ldr	r0, [r3, #8]
 8001490:	4320      	orrs	r0, r4
 8001492:	6098      	str	r0, [r3, #8]
	DMAMUX1_Channel1->CCR = 36; // dma request from ADC2
 8001494:	2624      	movs	r6, #36	; 0x24
	DMA1_Channel2->CPAR = (uint32_t) &(ADC2->DR);
 8001496:	4866      	ldr	r0, [pc, #408]	; (8001630 <main+0x500>)
	DMAMUX1_Channel1->CCR = 36; // dma request from ADC2
 8001498:	f8c3 6804 	str.w	r6, [r3, #2052]	; 0x804
	DMA1_Channel2-> CCR = 0b01<<DMA_CCR_MSIZE_Pos | 0b10<<DMA_CCR_PSIZE_Pos | DMA_CCR_MINC | DMA_CCR_CIRC ; // 16 bit memory size, 32 bit peripheral size, memory increment mode, circular mode, transfer complete interrupt enable
 800149c:	61d9      	str	r1, [r3, #28]
	DMA1_Channel2->CPAR = (uint32_t) &(ADC2->DR);
 800149e:	6258      	str	r0, [r3, #36]	; 0x24
	DMA1_Channel2->CMAR = (uint32_t) (AdcDmaReadings + 1);
 80014a0:	1e91      	subs	r1, r2, #2
	DMA1_Channel5->CMAR = (uint32_t) AdcDmaReadings;
 80014a2:	1f10      	subs	r0, r2, #4
	DMA1_Channel2->CMAR = (uint32_t) (AdcDmaReadings + 1);
 80014a4:	6299      	str	r1, [r3, #40]	; 0x28
	DMA1_Channel2->CNDTR = 1;
 80014a6:	621c      	str	r4, [r3, #32]
	DMA1_Channel5->CMAR = (uint32_t) AdcDmaReadings;
 80014a8:	9005      	str	r0, [sp, #20]
	DMA1_Channel2->CCR |= DMA_CCR_EN;
 80014aa:	69da      	ldr	r2, [r3, #28]
 80014ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014b0:	4322      	orrs	r2, r4
 80014b2:	61da      	str	r2, [r3, #28]
 80014b4:	f8ca 1000 	str.w	r1, [sl]
	DMA1_Channel5->CPAR = (uint32_t) &(ADC1->DR);
 80014b8:	4a5e      	ldr	r2, [pc, #376]	; (8001634 <main+0x504>)
	DMAMUX1_Channel4->CCR = 5; // dma request from ADC1
 80014ba:	f8c3 7810 	str.w	r7, [r3, #2064]	; 0x810
	DMA1_Channel5-> CCR = 0b01<<DMA_CCR_MSIZE_Pos | 0b10<<DMA_CCR_PSIZE_Pos | DMA_CCR_MINC | DMA_CCR_CIRC | DMA_CCR_TCIE; // 16 bit memory size, 32 bit peripheral size, memory increment mode, circular mode, transfer complete interrupt enable
 80014be:	f240 61a2 	movw	r1, #1698	; 0x6a2
 80014c2:	6599      	str	r1, [r3, #88]	; 0x58
	DMA1_Channel5->CPAR = (uint32_t) &(ADC1->DR);
 80014c4:	661a      	str	r2, [r3, #96]	; 0x60
	DMA1_Channel5->CMAR = (uint32_t) AdcDmaReadings;
 80014c6:	6658      	str	r0, [r3, #100]	; 0x64
	DMA1_Channel5->CNDTR = 1;
 80014c8:	65dc      	str	r4, [r3, #92]	; 0x5c
	DMA1_Channel5->CCR |= DMA_CCR_EN;
 80014ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80014cc:	4322      	orrs	r2, r4
 80014ce:	659a      	str	r2, [r3, #88]	; 0x58
	RCC->AHB2ENR |=RCC_AHB2ENR_DAC1EN;
 80014d0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80014d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d6:	64eb      	str	r3, [r5, #76]	; 0x4c
	DAC1->CR |= DAC_CR_EN1;
 80014d8:	4b57      	ldr	r3, [pc, #348]	; (8001638 <main+0x508>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4322      	orrs	r2, r4
 80014de:	601a      	str	r2, [r3, #0]
	while (!(DAC1->CR & DAC_CR_EN1));
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	f012 0201 	ands.w	r2, r2, #1
 80014e6:	9208      	str	r2, [sp, #32]
 80014e8:	d0fa      	beq.n	80014e0 <main+0x3b0>
	// int i, j=0;
	static uint32_t prevMotorState=0;
	float offsetAngle = 0;
	//initSysTick();	
	Init();  
	pidUq.Init();
 80014ea:	4c54      	ldr	r4, [pc, #336]	; (800163c <main+0x50c>)
	DAC1->DHR12R1 = 4095;
 80014ec:	f640 72ff 	movw	r2, #4095	; 0xfff
 80014f0:	609a      	str	r2, [r3, #8]
	pidUq.Init();
 80014f2:	4620      	mov	r0, r4
	pidUq.SetOutputLimits(-1,1);
 80014f4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80014f8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
	pidUq.Init();
 80014fc:	f7ff facc 	bl	8000a98 <_ZN3PID4InitEv>
	pidUq.SetOutputLimits(-1,1);
 8001500:	f7ff fae4 	bl	8000acc <_ZN3PID15SetOutputLimitsEff>
	if (newAuto && !_inAuto)
 8001504:	7863      	ldrb	r3, [r4, #1]
 8001506:	2b00      	cmp	r3, #0
 8001508:	f000 83d3 	beq.w	8001cb2 <main+0xb82>
	pidUq.SetMode(PIDMode_TypeDef::_PID_MODE_AUTOMATIC);

	pidUd.Init();
 800150c:	494c      	ldr	r1, [pc, #304]	; (8001640 <main+0x510>)
	_inAuto = (PIDMode_TypeDef)newAuto;
 800150e:	2301      	movs	r3, #1
 8001510:	4608      	mov	r0, r1
	pidUd.SetOutputLimits(-1,1);
 8001512:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001516:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800151a:	7063      	strb	r3, [r4, #1]
	pidUd.Init();
 800151c:	f7ff fabc 	bl	8000a98 <_ZN3PID4InitEv>
	pidUd.SetOutputLimits(-1,1);
 8001520:	f7ff fad4 	bl	8000acc <_ZN3PID15SetOutputLimitsEff>
	if (newAuto && !_inAuto)
 8001524:	784b      	ldrb	r3, [r1, #1]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 83c0 	beq.w	8001cac <main+0xb7c>
	_inAuto = (PIDMode_TypeDef)newAuto;
 800152c:	2301      	movs	r3, #1
 800152e:	704b      	strb	r3, [r1, #1]
		// 	}

	
		

		if(milis-lastPrintTime>=serialPrintInterval)
 8001530:	4b44      	ldr	r3, [pc, #272]	; (8001644 <main+0x514>)
			// // //static uint16_t filteredAngle;
			// // //filteredAngle += 0.8f * (Adc2DmaReadings[0] - filteredAngle);
			// // //uart.print(filteredAngle);
			// uart.print(",");
			uart.print("angleADC:");
			uart.println(Adc2DmaReadings[0]/11.21111111f);
 8001532:	ed9f 8a45 	vldr	s16, [pc, #276]	; 8001648 <main+0x518>
		if(milis-lastPrintTime>=serialPrintInterval)
 8001536:	f8d3 a000 	ldr.w	sl, [r3]
 800153a:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8001670 <main+0x540>
 800153e:	4f43      	ldr	r7, [pc, #268]	; (800164c <main+0x51c>)
					motor.Udq_pu[1] = 0;
 8001540:	eddf 8a43 	vldr	s17, [pc, #268]	; 8001650 <main+0x520>
		if (milis-motorProcessLastTime>=slopeInterval)
 8001544:	4654      	mov	r4, sl
 8001546:	f04f 0b00 	mov.w	fp, #0
 800154a:	46c2      	mov	sl, r8
 800154c:	4941      	ldr	r1, [pc, #260]	; (8001654 <main+0x524>)
 800154e:	f899 c00b 	ldrb.w	ip, [r9, #11]
 8001552:	f8d1 e000 	ldr.w	lr, [r1]
 8001556:	4940      	ldr	r1, [pc, #256]	; (8001658 <main+0x528>)
 8001558:	f899 300a 	ldrb.w	r3, [r9, #10]
 800155c:	6808      	ldr	r0, [r1, #0]
 800155e:	493f      	ldr	r1, [pc, #252]	; (800165c <main+0x52c>)
 8001560:	6809      	ldr	r1, [r1, #0]
 8001562:	9102      	str	r1, [sp, #8]
 8001564:	493e      	ldr	r1, [pc, #248]	; (8001660 <main+0x530>)
 8001566:	6809      	ldr	r1, [r1, #0]
 8001568:	9101      	str	r1, [sp, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	493d      	ldr	r1, [pc, #244]	; (8001664 <main+0x534>)
 800156e:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8001572:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8001576:	6809      	ldr	r1, [r1, #0]
 8001578:	4666      	mov	r6, ip
 800157a:	4690      	mov	r8, r2
 800157c:	46a4      	mov	ip, r4

public:
	char buffer [bSize];
	bool empty()
	{
		if (tail==head) 
 800157e:	f899 500d 	ldrb.w	r5, [r9, #13]
 8001582:	f899 400c 	ldrb.w	r4, [r9, #12]
 8001586:	42a5      	cmp	r5, r4
 8001588:	d029      	beq.n	80015de <main+0x4ae>
bool Serial::readTillEOL (char *_line) // returns 1 if EOL is found, 0 if not, when EOL is found save read data to _line
{
	if (uart.available())
	{		
		
		if(count==0)
 800158a:	b933      	cbnz	r3, 800159a <main+0x46a>
 800158c:	4c36      	ldr	r4, [pc, #216]	; (8001668 <main+0x538>)
 800158e:	1c65      	adds	r5, r4, #1
 8001590:	4435      	add	r5, r6
		{
				for (int i=0; i<=elementsToFlush; i++)
				{
					char* tempPtr =_line+i;
					*tempPtr = 0;				
 8001592:	f804 bb01 	strb.w	fp, [r4], #1
				for (int i=0; i<=elementsToFlush; i++)
 8001596:	42ac      	cmp	r4, r5
 8001598:	d1fb      	bne.n	8001592 <main+0x462>
	return Buffer::status::ok;
	
}
	status read(char* _data)
	{
	if (tail==head) 
 800159a:	f899 500d 	ldrb.w	r5, [r9, #13]
 800159e:	f899 400c 	ldrb.w	r4, [r9, #12]
 80015a2:	42a5      	cmp	r5, r4
 80015a4:	d010      	beq.n	80015c8 <main+0x498>
		return Buffer::status::bufferEmpty;
		
	*_data=buffer[tail];
 80015a6:	f899 400d 	ldrb.w	r4, [r9, #13]
 80015aa:	444c      	add	r4, r9
 80015ac:	f894 a00e 	ldrb.w	sl, [r4, #14]
	tail++;
 80015b0:	f899 400d 	ldrb.w	r4, [r9, #13]
 80015b4:	3401      	adds	r4, #1
 80015b6:	b2e4      	uxtb	r4, r4
 80015b8:	f889 400d 	strb.w	r4, [r9, #13]

	if ( tail == (bSize-1) )
 80015bc:	f899 400d 	ldrb.w	r4, [r9, #13]
 80015c0:	2cff      	cmp	r4, #255	; 0xff
		tail = 0;
 80015c2:	bf08      	it	eq
 80015c4:	f889 b00d 	strbeq.w	fp, [r9, #13]
				}							
		}		

		char c = uart.readChar();
		if (c == '\n')
 80015c8:	f1ba 0f0a 	cmp.w	sl, #10
		{
			//GPIOA->ODR ^= GPIO_ODR_OD5;
			_line+=count;
			*_line=0;
 80015cc:	4c26      	ldr	r4, [pc, #152]	; (8001668 <main+0x538>)
		if (c == '\n')
 80015ce:	f000 81df 	beq.w	8001990 <main+0x860>
			return 1;
		}
		else
		{
			_line+=count;
			*_line=c;
 80015d2:	f804 a003 	strb.w	sl, [r4, r3]
			count++;
 80015d6:	3301      	adds	r3, #1
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	f04f 0801 	mov.w	r8, #1
 80015de:	683c      	ldr	r4, [r7, #0]
 80015e0:	9d01      	ldr	r5, [sp, #4]
 80015e2:	1a24      	subs	r4, r4, r0
 80015e4:	42ac      	cmp	r4, r5
 80015e6:	d356      	bcc.n	8001696 <main+0x566>
			if (!motorState)
 80015e8:	9a02      	ldr	r2, [sp, #8]
 80015ea:	2a00      	cmp	r2, #0
 80015ec:	f000 81c2 	beq.w	8001974 <main+0x844>
 80015f0:	e040      	b.n	8001674 <main+0x544>
 80015f2:	bf00      	nop
 80015f4:	200000e8 	.word	0x200000e8
 80015f8:	20000008 	.word	0x20000008
 80015fc:	40021000 	.word	0x40021000
 8001600:	2000000c 	.word	0x2000000c
 8001604:	431bde83 	.word	0x431bde83
 8001608:	40001000 	.word	0x40001000
 800160c:	10624dd3 	.word	0x10624dd3
 8001610:	e000ed00 	.word	0xe000ed00
 8001614:	50000100 	.word	0x50000100
 8001618:	50000400 	.word	0x50000400
 800161c:	50000540 	.word	0x50000540
 8001620:	40020000 	.word	0x40020000
 8001624:	200000fc 	.word	0x200000fc
 8001628:	50000440 	.word	0x50000440
 800162c:	20000104 	.word	0x20000104
 8001630:	50000140 	.word	0x50000140
 8001634:	50000040 	.word	0x50000040
 8001638:	50000800 	.word	0x50000800
 800163c:	20000314 	.word	0x20000314
 8001640:	200002d4 	.word	0x200002d4
 8001644:	20000108 	.word	0x20000108
 8001648:	3db6ad09 	.word	0x3db6ad09
 800164c:	20000184 	.word	0x20000184
 8001650:	00000000 	.word	0x00000000
 8001654:	20000010 	.word	0x20000010
 8001658:	20000180 	.word	0x20000180
 800165c:	2000018c 	.word	0x2000018c
 8001660:	2000017c 	.word	0x2000017c
 8001664:	20000178 	.word	0x20000178
 8001668:	20000190 	.word	0x20000190
 800166c:	e000e100 	.word	0xe000e100
 8001670:	200001c4 	.word	0x200001c4
				if (prevMotorState == 0)
 8001674:	2900      	cmp	r1, #0
 8001676:	f000 82fd 	beq.w	8001c74 <main+0xb44>
				if ((motorSpeed <setMotorSpeed))
 800167a:	4893      	ldr	r0, [pc, #588]	; (80018c8 <main+0x798>)
 800167c:	4a93      	ldr	r2, [pc, #588]	; (80018cc <main+0x79c>)
 800167e:	6801      	ldr	r1, [r0, #0]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	4291      	cmp	r1, r2
 8001684:	f080 82ca 	bcs.w	8001c1c <main+0xaec>
					motorSpeed++;			
 8001688:	6802      	ldr	r2, [r0, #0]
 800168a:	3201      	adds	r2, #1
 800168c:	6002      	str	r2, [r0, #0]
				prevMotorState = 1;
 800168e:	9908      	ldr	r1, [sp, #32]
			motorProcessLastTime = milis;
 8001690:	6838      	ldr	r0, [r7, #0]
 8001692:	2201      	movs	r2, #1
 8001694:	9203      	str	r2, [sp, #12]
		if(milis-lastPrintTime>=serialPrintInterval)
 8001696:	683c      	ldr	r4, [r7, #0]
 8001698:	eba4 040c 	sub.w	r4, r4, ip
 800169c:	4574      	cmp	r4, lr
 800169e:	f4ff af6e 	bcc.w	800157e <main+0x44e>
 80016a2:	46b4      	mov	ip, r6
 80016a4:	b10a      	cbz	r2, 80016aa <main+0x57a>
 80016a6:	4a8a      	ldr	r2, [pc, #552]	; (80018d0 <main+0x7a0>)
 80016a8:	6011      	str	r1, [r2, #0]
 80016aa:	9a04      	ldr	r2, [sp, #16]
 80016ac:	2a00      	cmp	r2, #0
 80016ae:	f040 82f3 	bne.w	8001c98 <main+0xb68>
 80016b2:	9a03      	ldr	r2, [sp, #12]
 80016b4:	b10a      	cbz	r2, 80016ba <main+0x58a>
 80016b6:	4a87      	ldr	r2, [pc, #540]	; (80018d4 <main+0x7a4>)
 80016b8:	6010      	str	r0, [r2, #0]
 80016ba:	9a07      	ldr	r2, [sp, #28]
 80016bc:	b112      	cbz	r2, 80016c4 <main+0x594>
 80016be:	4a86      	ldr	r2, [pc, #536]	; (80018d8 <main+0x7a8>)
 80016c0:	9902      	ldr	r1, [sp, #8]
 80016c2:	6011      	str	r1, [r2, #0]
 80016c4:	9a06      	ldr	r2, [sp, #24]
 80016c6:	b10a      	cbz	r2, 80016cc <main+0x59c>
 80016c8:	f889 c00b 	strb.w	ip, [r9, #11]
 80016cc:	f1b8 0f00 	cmp.w	r8, #0
 80016d0:	d001      	beq.n	80016d6 <main+0x5a6>
 80016d2:	f889 300a 	strb.w	r3, [r9, #10]
	I2Cx->CR1 |= I2C_CR1_PE; // Enable I2C2 peripheral
}

void I2C::sendByte(uint8_t *_byte, uint8_t _address)
{
	I2Cx->CR2 &= ~(0x1FFFF << 10);
 80016d6:	4b81      	ldr	r3, [pc, #516]	; (80018dc <main+0x7ac>)
 80016d8:	4a81      	ldr	r2, [pc, #516]	; (80018e0 <main+0x7b0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6859      	ldr	r1, [r3, #4]
 80016de:	400a      	ands	r2, r1
 80016e0:	605a      	str	r2, [r3, #4]
	I2Cx->CR2 |= I2C_CR2_AUTOEND;
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80016e8:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 = _address<<1;
 80016ea:	226c      	movs	r2, #108	; 0x6c
 80016ec:	605a      	str	r2, [r3, #4]
	I2Cx ->CR2 |= 1<<I2C_CR2_NBYTES_Pos; 
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80016f4:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 |= I2C_CR2_START; 
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016fc:	605a      	str	r2, [r3, #4]
	while(!(I2Cx->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF))); // check if TXDR is empty
 80016fe:	699a      	ldr	r2, [r3, #24]
 8001700:	f012 0f12 	tst.w	r2, #18
 8001704:	d0fb      	beq.n	80016fe <main+0x5ce>
	I2Cx->TXDR = *_byte; // Send data to I2C
 8001706:	220e      	movs	r2, #14
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(I2Cx->ISR & I2C_ISR_TC));
 800170a:	699a      	ldr	r2, [r3, #24]
 800170c:	0651      	lsls	r1, r2, #25
 800170e:	d5fc      	bpl.n	800170a <main+0x5da>
	//I2Cx->CR2 |= I2C_CR2_STOP; // Generate stop condition //nie trzxa
}

uint8_t I2C::recieveByte (uint8_t _address)
{
	I2Cx -> CR2 = _address<<1;
 8001710:	226c      	movs	r2, #108	; 0x6c
 8001712:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 |= 1 << I2C_CR2_NBYTES_Pos; 
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800171a:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 |= I2C_CR2_RD_WRN | I2C_CR2_START;
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8001722:	605a      	str	r2, [r3, #4]
	while(!(I2Cx->ISR & I2C_ISR_RXNE)); 
 8001724:	699a      	ldr	r2, [r3, #24]
 8001726:	0752      	lsls	r2, r2, #29
 8001728:	d5fc      	bpl.n	8001724 <main+0x5f4>
	uint8_t recievedByte = I2Cx->RXDR;
 800172a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	I2Cx -> CR2 = _address<<1;
 800172c:	226c      	movs	r2, #108	; 0x6c
 800172e:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 |= 1 << I2C_CR2_NBYTES_Pos; 
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001736:	605a      	str	r2, [r3, #4]
	I2Cx -> CR2 |= I2C_CR2_RD_WRN | I2C_CR2_START;
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800173e:	605a      	str	r2, [r3, #4]
	while(!(I2Cx->ISR & I2C_ISR_RXNE)); 
 8001740:	699a      	ldr	r2, [r3, #24]
 8001742:	0756      	lsls	r6, r2, #29
 8001744:	d5fc      	bpl.n	8001740 <main+0x610>
	USARTx->TDR = _char;
 8001746:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800174a:	4966      	ldr	r1, [pc, #408]	; (80018e4 <main+0x7b4>)
	uint8_t recievedByte = I2Cx->RXDR;
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	while (*_string)
 800174e:	2374      	movs	r3, #116	; 0x74
	USARTx->TDR = _char;
 8001750:	6293      	str	r3, [r2, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001752:	69d3      	ldr	r3, [r2, #28]
 8001754:	065d      	lsls	r5, r3, #25
 8001756:	d5fc      	bpl.n	8001752 <main+0x622>
	while (*_string)
 8001758:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f7      	bne.n	8001750 <main+0x620>
			uart.print((int)milis);
 8001760:	6838      	ldr	r0, [r7, #0]
 8001762:	f7ff f9e3 	bl	8000b2c <_ZN6Serial5printEi.constprop.0>
	USARTx->TDR = _char;
 8001766:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800176a:	222c      	movs	r2, #44	; 0x2c
 800176c:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 800176e:	69da      	ldr	r2, [r3, #28]
 8001770:	0654      	lsls	r4, r2, #25
 8001772:	d5fc      	bpl.n	800176e <main+0x63e>
 8001774:	495c      	ldr	r1, [pc, #368]	; (80018e8 <main+0x7b8>)
	while (*_string)
 8001776:	2273      	movs	r2, #115	; 0x73
	USARTx->TDR = _char;
 8001778:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 800177a:	69da      	ldr	r2, [r3, #28]
 800177c:	0650      	lsls	r0, r2, #25
 800177e:	d5fc      	bpl.n	800177a <main+0x64a>
	while (*_string)
 8001780:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001784:	2a00      	cmp	r2, #0
 8001786:	d1f7      	bne.n	8001778 <main+0x648>
			uart.print((int)motorSpeed);
 8001788:	4b4f      	ldr	r3, [pc, #316]	; (80018c8 <main+0x798>)
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	f7ff f9ce 	bl	8000b2c <_ZN6Serial5printEi.constprop.0>
	USARTx->TDR = _char;
 8001790:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001794:	222c      	movs	r2, #44	; 0x2c
 8001796:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001798:	69da      	ldr	r2, [r3, #28]
 800179a:	0652      	lsls	r2, r2, #25
 800179c:	d5fc      	bpl.n	8001798 <main+0x668>
 800179e:	4953      	ldr	r1, [pc, #332]	; (80018ec <main+0x7bc>)
	while (*_string)
 80017a0:	2266      	movs	r2, #102	; 0x66
	USARTx->TDR = _char;
 80017a2:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 80017a4:	69da      	ldr	r2, [r3, #28]
 80017a6:	0656      	lsls	r6, r2, #25
 80017a8:	d5fc      	bpl.n	80017a4 <main+0x674>
	while (*_string)
 80017aa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80017ae:	2a00      	cmp	r2, #0
 80017b0:	d1f7      	bne.n	80017a2 <main+0x672>
	typeConverter::fractionalToString(_number, charTab, _percision);
 80017b2:	4b4f      	ldr	r3, [pc, #316]	; (80018f0 <main+0x7c0>)
	char charTab[20]={};
 80017b4:	921e      	str	r2, [sp, #120]	; 0x78
	typeConverter::fractionalToString(_number, charTab, _percision);
 80017b6:	ed93 0a16 	vldr	s0, [r3, #88]	; 0x58
 80017ba:	a81a      	add	r0, sp, #104	; 0x68
	char charTab[20]={};
 80017bc:	e9cd 221a 	strd	r2, r2, [sp, #104]	; 0x68
 80017c0:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
	typeConverter::fractionalToString(_number, charTab, _percision);
 80017c4:	f7ff fa1c 	bl	8000c00 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0>
	while (*_string)
 80017c8:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
	USARTx->TDR = _char;
 80017cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
	while (*_string)
 80017d0:	b142      	cbz	r2, 80017e4 <main+0x6b4>
	USARTx->TDR = _char;
 80017d2:	a91a      	add	r1, sp, #104	; 0x68
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 80017d6:	69da      	ldr	r2, [r3, #28]
 80017d8:	0655      	lsls	r5, r2, #25
 80017da:	d5fc      	bpl.n	80017d6 <main+0x6a6>
	while (*_string)
 80017dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80017e0:	2a00      	cmp	r2, #0
 80017e2:	d1f7      	bne.n	80017d4 <main+0x6a4>
	USARTx->TDR = _char;
 80017e4:	222c      	movs	r2, #44	; 0x2c
 80017e6:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 80017e8:	69da      	ldr	r2, [r3, #28]
 80017ea:	0654      	lsls	r4, r2, #25
 80017ec:	d5fc      	bpl.n	80017e8 <main+0x6b8>
 80017ee:	4941      	ldr	r1, [pc, #260]	; (80018f4 <main+0x7c4>)
	while (*_string)
 80017f0:	2266      	movs	r2, #102	; 0x66
	USARTx->TDR = _char;
 80017f2:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 80017f4:	69da      	ldr	r2, [r3, #28]
 80017f6:	0650      	lsls	r0, r2, #25
 80017f8:	d5fc      	bpl.n	80017f4 <main+0x6c4>
	while (*_string)
 80017fa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80017fe:	2a00      	cmp	r2, #0
 8001800:	d1f7      	bne.n	80017f2 <main+0x6c2>
	typeConverter::fractionalToString(_number, charTab, _percision);
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <main+0x7c0>)
	char charTab[20]={};
 8001804:	921e      	str	r2, [sp, #120]	; 0x78
	typeConverter::fractionalToString(_number, charTab, _percision);
 8001806:	ed93 0a15 	vldr	s0, [r3, #84]	; 0x54
 800180a:	a81a      	add	r0, sp, #104	; 0x68
	char charTab[20]={};
 800180c:	e9cd 221a 	strd	r2, r2, [sp, #104]	; 0x68
 8001810:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
	typeConverter::fractionalToString(_number, charTab, _percision);
 8001814:	f7ff f9f4 	bl	8000c00 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0>
	while (*_string)
 8001818:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
	USARTx->TDR = _char;
 800181c:	f8d9 3004 	ldr.w	r3, [r9, #4]
	while (*_string)
 8001820:	b142      	cbz	r2, 8001834 <main+0x704>
	USARTx->TDR = _char;
 8001822:	a91a      	add	r1, sp, #104	; 0x68
 8001824:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001826:	69da      	ldr	r2, [r3, #28]
 8001828:	0652      	lsls	r2, r2, #25
 800182a:	d5fc      	bpl.n	8001826 <main+0x6f6>
	while (*_string)
 800182c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001830:	2a00      	cmp	r2, #0
 8001832:	d1f7      	bne.n	8001824 <main+0x6f4>
	USARTx->TDR = _char;
 8001834:	222c      	movs	r2, #44	; 0x2c
 8001836:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001838:	69da      	ldr	r2, [r3, #28]
 800183a:	0656      	lsls	r6, r2, #25
 800183c:	d5fc      	bpl.n	8001838 <main+0x708>
 800183e:	492e      	ldr	r1, [pc, #184]	; (80018f8 <main+0x7c8>)
	while (*_string)
 8001840:	2249      	movs	r2, #73	; 0x49
	USARTx->TDR = _char;
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001844:	69da      	ldr	r2, [r3, #28]
 8001846:	0655      	lsls	r5, r2, #25
 8001848:	d5fc      	bpl.n	8001844 <main+0x714>
	while (*_string)
 800184a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800184e:	2a00      	cmp	r2, #0
 8001850:	d1f7      	bne.n	8001842 <main+0x712>
			uart.print(AdcDmaReadings[0]);
 8001852:	9b05      	ldr	r3, [sp, #20]
 8001854:	8818      	ldrh	r0, [r3, #0]
 8001856:	b280      	uxth	r0, r0
 8001858:	f7ff f968 	bl	8000b2c <_ZN6Serial5printEi.constprop.0>
	USARTx->TDR = _char;
 800185c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001860:	222c      	movs	r2, #44	; 0x2c
 8001862:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001864:	69da      	ldr	r2, [r3, #28]
 8001866:	0654      	lsls	r4, r2, #25
 8001868:	d5fc      	bpl.n	8001864 <main+0x734>
 800186a:	4924      	ldr	r1, [pc, #144]	; (80018fc <main+0x7cc>)
	while (*_string)
 800186c:	2249      	movs	r2, #73	; 0x49
	USARTx->TDR = _char;
 800186e:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001870:	69da      	ldr	r2, [r3, #28]
 8001872:	0650      	lsls	r0, r2, #25
 8001874:	d5fc      	bpl.n	8001870 <main+0x740>
	while (*_string)
 8001876:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800187a:	2a00      	cmp	r2, #0
 800187c:	d1f7      	bne.n	800186e <main+0x73e>
			uart.print(AdcDmaReadings[1]); 
 800187e:	9b05      	ldr	r3, [sp, #20]
 8001880:	8858      	ldrh	r0, [r3, #2]
 8001882:	b280      	uxth	r0, r0
 8001884:	f7ff f952 	bl	8000b2c <_ZN6Serial5printEi.constprop.0>
	USARTx->TDR = _char;
 8001888:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800188c:	222c      	movs	r2, #44	; 0x2c
 800188e:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 8001890:	69da      	ldr	r2, [r3, #28]
 8001892:	0652      	lsls	r2, r2, #25
 8001894:	d5fc      	bpl.n	8001890 <main+0x760>
 8001896:	491a      	ldr	r1, [pc, #104]	; (8001900 <main+0x7d0>)
	while (*_string)
 8001898:	2249      	movs	r2, #73	; 0x49
	USARTx->TDR = _char;
 800189a:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 800189c:	69da      	ldr	r2, [r3, #28]
 800189e:	0656      	lsls	r6, r2, #25
 80018a0:	d5fc      	bpl.n	800189c <main+0x76c>
	while (*_string)
 80018a2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80018a6:	2a00      	cmp	r2, #0
 80018a8:	d1f7      	bne.n	800189a <main+0x76a>
			uart.print((int)ADC3->DR);
 80018aa:	4b16      	ldr	r3, [pc, #88]	; (8001904 <main+0x7d4>)
 80018ac:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80018ae:	f7ff f93d 	bl	8000b2c <_ZN6Serial5printEi.constprop.0>
	USARTx->TDR = _char;
 80018b2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018b6:	222c      	movs	r2, #44	; 0x2c
 80018b8:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 80018ba:	69da      	ldr	r2, [r3, #28]
 80018bc:	0655      	lsls	r5, r2, #25
 80018be:	d5fc      	bpl.n	80018ba <main+0x78a>
 80018c0:	4911      	ldr	r1, [pc, #68]	; (8001908 <main+0x7d8>)
	while (*_string)
 80018c2:	2261      	movs	r2, #97	; 0x61
	USARTx->TDR = _char;
 80018c4:	629a      	str	r2, [r3, #40]	; 0x28
 80018c6:	e021      	b.n	800190c <main+0x7dc>
 80018c8:	2000010c 	.word	0x2000010c
 80018cc:	20000014 	.word	0x20000014
 80018d0:	20000178 	.word	0x20000178
 80018d4:	20000180 	.word	0x20000180
 80018d8:	2000018c 	.word	0x2000018c
 80018dc:	200000f8 	.word	0x200000f8
 80018e0:	f80003ff 	.word	0xf80003ff
 80018e4:	0800310c 	.word	0x0800310c
 80018e8:	08003118 	.word	0x08003118
 80018ec:	08003120 	.word	0x08003120
 80018f0:	20000110 	.word	0x20000110
 80018f4:	0800312c 	.word	0x0800312c
 80018f8:	08003138 	.word	0x08003138
 80018fc:	0800313c 	.word	0x0800313c
 8001900:	08003140 	.word	0x08003140
 8001904:	50000400 	.word	0x50000400
 8001908:	08003144 	.word	0x08003144
	while(!(USARTx->ISR & USART_ISR_TC));
 800190c:	69da      	ldr	r2, [r3, #28]
 800190e:	0654      	lsls	r4, r2, #25
 8001910:	d5fc      	bpl.n	800190c <main+0x7dc>
	while (*_string)
 8001912:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001916:	2a00      	cmp	r2, #0
 8001918:	d1d4      	bne.n	80018c4 <main+0x794>
			uart.println(Adc2DmaReadings[0]/11.21111111f);
 800191a:	4b8e      	ldr	r3, [pc, #568]	; (8001b54 <main+0xa24>)
	char charTab[20]={};
 800191c:	921e      	str	r2, [sp, #120]	; 0x78
 800191e:	881b      	ldrh	r3, [r3, #0]
 8001920:	b29b      	uxth	r3, r3
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
	typeConverter::fractionalToString(_number, charTab, _percision);
 800192a:	a81a      	add	r0, sp, #104	; 0x68
 800192c:	ee20 0a08 	vmul.f32	s0, s0, s16
	char charTab[20]={};
 8001930:	e9cd 221a 	strd	r2, r2, [sp, #104]	; 0x68
 8001934:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
	typeConverter::fractionalToString(_number, charTab, _percision);
 8001938:	f7ff f962 	bl	8000c00 <_ZN13typeConverter18fractionalToStringEfPch.constprop.0>
	while (*_string)
 800193c:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
	USARTx->TDR = _char;
 8001940:	f8d9 3004 	ldr.w	r3, [r9, #4]
	while (*_string)
 8001944:	b142      	cbz	r2, 8001958 <main+0x828>
	USARTx->TDR = _char;
 8001946:	a91a      	add	r1, sp, #104	; 0x68
 8001948:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 800194a:	69da      	ldr	r2, [r3, #28]
 800194c:	0650      	lsls	r0, r2, #25
 800194e:	d5fc      	bpl.n	800194a <main+0x81a>
	while (*_string)
 8001950:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001954:	2a00      	cmp	r2, #0
 8001956:	d1f7      	bne.n	8001948 <main+0x818>
	USARTx->TDR = _char;
 8001958:	220a      	movs	r2, #10
 800195a:	629a      	str	r2, [r3, #40]	; 0x28
	while(!(USARTx->ISR & USART_ISR_TC));
 800195c:	69da      	ldr	r2, [r3, #28]
 800195e:	0652      	lsls	r2, r2, #25
 8001960:	d5fc      	bpl.n	800195c <main+0x82c>
			// uart.print(angleEnc/11.375f);
			// uart.print(",");
			// uart.print("sumIabc:");
			// uart.println(motor.Iabc_A[0]+motor.Iabc_A[1]+motor.Iabc_A[2]);
			// led4.toggle();
			lastPrintTime = milis;		
 8001962:	4b7d      	ldr	r3, [pc, #500]	; (8001b58 <main+0xa28>)
 8001964:	683c      	ldr	r4, [r7, #0]
 8001966:	601c      	str	r4, [r3, #0]
 8001968:	e5f0      	b.n	800154c <main+0x41c>
		if (milis-motorProcessLastTime>=slopeInterval)
 800196a:	2301      	movs	r3, #1
 800196c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001970:	4698      	mov	r8, r3
			count=0;
 8001972:	2300      	movs	r3, #0
				if (prevMotorState)
 8001974:	2900      	cmp	r1, #0
 8001976:	f040 8165 	bne.w	8001c44 <main+0xb14>
				if (motorSpeed > 5)
 800197a:	4978      	ldr	r1, [pc, #480]	; (8001b5c <main+0xa2c>)
 800197c:	680a      	ldr	r2, [r1, #0]
 800197e:	2a05      	cmp	r2, #5
 8001980:	f240 8157 	bls.w	8001c32 <main+0xb02>
					motorSpeed--;
 8001984:	680a      	ldr	r2, [r1, #0]
 8001986:	3a01      	subs	r2, #1
 8001988:	600a      	str	r2, [r1, #0]
 800198a:	2100      	movs	r1, #0
 800198c:	9102      	str	r1, [sp, #8]
 800198e:	e67f      	b.n	8001690 <main+0x560>
			*_line=0;
 8001990:	f804 b003 	strb.w	fp, [r4, r3]
			if (UARTrxData[0] == '0')
 8001994:	7824      	ldrb	r4, [r4, #0]
 8001996:	2c30      	cmp	r4, #48	; 0x30
 8001998:	f000 811d 	beq.w	8001bd6 <main+0xaa6>
			else if (UARTrxData[0] == '1')
 800199c:	3c31      	subs	r4, #49	; 0x31
 800199e:	2c46      	cmp	r4, #70	; 0x46
 80019a0:	d857      	bhi.n	8001a52 <main+0x922>
 80019a2:	e8df f014 	tbh	[pc, r4, lsl #1]
 80019a6:	0108      	.short	0x0108
 80019a8:	00560056 	.word	0x00560056
 80019ac:	00560056 	.word	0x00560056
 80019b0:	00560056 	.word	0x00560056
 80019b4:	00560056 	.word	0x00560056
 80019b8:	00560056 	.word	0x00560056
 80019bc:	00560056 	.word	0x00560056
 80019c0:	00560056 	.word	0x00560056
 80019c4:	00560056 	.word	0x00560056
 80019c8:	00560056 	.word	0x00560056
 80019cc:	00560056 	.word	0x00560056
 80019d0:	00560056 	.word	0x00560056
 80019d4:	00560056 	.word	0x00560056
 80019d8:	00560056 	.word	0x00560056
 80019dc:	00560056 	.word	0x00560056
 80019e0:	00560056 	.word	0x00560056
 80019e4:	00560056 	.word	0x00560056
 80019e8:	00560056 	.word	0x00560056
 80019ec:	00560056 	.word	0x00560056
 80019f0:	00560056 	.word	0x00560056
 80019f4:	00560056 	.word	0x00560056
 80019f8:	00560056 	.word	0x00560056
 80019fc:	00560056 	.word	0x00560056
 8001a00:	00560056 	.word	0x00560056
 8001a04:	00560056 	.word	0x00560056
 8001a08:	00560056 	.word	0x00560056
 8001a0c:	005600e5 	.word	0x005600e5
 8001a10:	00560056 	.word	0x00560056
 8001a14:	00560056 	.word	0x00560056
 8001a18:	00560056 	.word	0x00560056
 8001a1c:	00cd0056 	.word	0x00cd0056
 8001a20:	00560056 	.word	0x00560056
 8001a24:	00ab00c3 	.word	0x00ab00c3
 8001a28:	00a60056 	.word	0x00a60056
 8001a2c:	00560085 	.word	0x00560085
 8001a30:	005c0066 	.word	0x005c0066
			else if (*_string == '-')
 8001a34:	2d2d      	cmp	r5, #45	; 0x2d
 8001a36:	f000 80e2 	beq.w	8001bfe <main+0xace>
		if (negative)
 8001a3a:	9d06      	ldr	r5, [sp, #24]
 8001a3c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8001a40:	b105      	cbz	r5, 8001a44 <main+0x914>
			return -number;
 8001a42:	4264      	negs	r4, r4
					setiQ = typeConverter::stringToInt(UARTrxData+1);
 8001a44:	ee07 4a90 	vmov	s15, r4
 8001a48:	4c45      	ldr	r4, [pc, #276]	; (8001b60 <main+0xa30>)
 8001a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a4e:	edc4 7a00 	vstr	s15, [r4]
			elementsToFlush=count;
 8001a52:	461e      	mov	r6, r3
 8001a54:	2301      	movs	r3, #1
 8001a56:	9306      	str	r3, [sp, #24]
 8001a58:	4698      	mov	r8, r3
			count=0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e5bf      	b.n	80015de <main+0x4ae>
					setMotorSpeed -= 5;
 8001a5e:	4d41      	ldr	r5, [pc, #260]	; (8001b64 <main+0xa34>)
 8001a60:	682c      	ldr	r4, [r5, #0]
			elementsToFlush=count;
 8001a62:	461e      	mov	r6, r3
 8001a64:	3c05      	subs	r4, #5
 8001a66:	2301      	movs	r3, #1
 8001a68:	9306      	str	r3, [sp, #24]
 8001a6a:	4698      	mov	r8, r3
 8001a6c:	602c      	str	r4, [r5, #0]
			count=0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e5b5      	b.n	80015de <main+0x4ae>
		while (*_string && isNumber) 
 8001a72:	4c3d      	ldr	r4, [pc, #244]	; (8001b68 <main+0xa38>)
 8001a74:	7864      	ldrb	r4, [r4, #1]
		int number = 0;
 8001a76:	4625      	mov	r5, r4
		while (*_string && isNumber) 
 8001a78:	b1bc      	cbz	r4, 8001aaa <main+0x97a>
       	bool negative = false;
 8001a7a:	2500      	movs	r5, #0
		while (*_string && isNumber) 
 8001a7c:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8001b6c <main+0xa3c>
       	bool negative = false;
 8001a80:	9506      	str	r5, [sp, #24]
		int number = 0;
 8001a82:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
			int digit = *_string - '0';
 8001a86:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
			if (digit>=0 && digit<=9)			
 8001a8a:	2e09      	cmp	r6, #9
				number = number * 10 + digit;
 8001a8c:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
			if (digit>=0 && digit<=9)			
 8001a90:	f200 80b8 	bhi.w	8001c04 <main+0xad4>
				number = number * 10 + digit;
 8001a94:	eb06 054c 	add.w	r5, r6, ip, lsl #1
		while (*_string && isNumber) 
 8001a98:	f818 4f01 	ldrb.w	r4, [r8, #1]!
 8001a9c:	2c00      	cmp	r4, #0
 8001a9e:	d1f2      	bne.n	8001a86 <main+0x956>
		if (negative)
 8001aa0:	9c06      	ldr	r4, [sp, #24]
 8001aa2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8001aa6:	b104      	cbz	r4, 8001aaa <main+0x97a>
			return -number;
 8001aa8:	426d      	negs	r5, r5
					setMotorSpeed = typeConverter::stringToInt(UARTrxData+1);
 8001aaa:	4c2e      	ldr	r4, [pc, #184]	; (8001b64 <main+0xa34>)
 8001aac:	6025      	str	r5, [r4, #0]
 8001aae:	e7d0      	b.n	8001a52 <main+0x922>
		while (*_string && isNumber) 
 8001ab0:	4c2d      	ldr	r4, [pc, #180]	; (8001b68 <main+0xa38>)
 8001ab2:	7864      	ldrb	r4, [r4, #1]
		int number = 0;
 8001ab4:	46a6      	mov	lr, r4
		while (*_string && isNumber) 
 8001ab6:	b1ac      	cbz	r4, 8001ae4 <main+0x9b4>
       	bool negative = false;
 8001ab8:	2500      	movs	r5, #0
		while (*_string && isNumber) 
 8001aba:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8001b6c <main+0xa3c>
       	bool negative = false;
 8001abe:	9504      	str	r5, [sp, #16]
		int number = 0;
 8001ac0:	46ae      	mov	lr, r5
			int digit = *_string - '0';
 8001ac2:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
			if (digit>=0 && digit<=9)			
 8001ac6:	2d09      	cmp	r5, #9
				number = number * 10 + digit;
 8001ac8:	eb0e 068e 	add.w	r6, lr, lr, lsl #2
			if (digit>=0 && digit<=9)			
 8001acc:	f200 80a0 	bhi.w	8001c10 <main+0xae0>
				number = number * 10 + digit;
 8001ad0:	eb05 0e46 	add.w	lr, r5, r6, lsl #1
		while (*_string && isNumber) 
 8001ad4:	f818 4f01 	ldrb.w	r4, [r8, #1]!
 8001ad8:	2c00      	cmp	r4, #0
 8001ada:	d1f2      	bne.n	8001ac2 <main+0x992>
		if (negative)
 8001adc:	9c04      	ldr	r4, [sp, #16]
 8001ade:	b10c      	cbz	r4, 8001ae4 <main+0x9b4>
			return -number;
 8001ae0:	f1ce 0e00 	rsb	lr, lr, #0
			elementsToFlush=count;
 8001ae4:	461e      	mov	r6, r3
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	9304      	str	r3, [sp, #16]
 8001aea:	9306      	str	r3, [sp, #24]
 8001aec:	4698      	mov	r8, r3
			count=0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e575      	b.n	80015de <main+0x4ae>
					setMotorSpeed += 50;
 8001af2:	4d1c      	ldr	r5, [pc, #112]	; (8001b64 <main+0xa34>)
 8001af4:	682c      	ldr	r4, [r5, #0]
 8001af6:	3432      	adds	r4, #50	; 0x32
 8001af8:	602c      	str	r4, [r5, #0]
 8001afa:	e7aa      	b.n	8001a52 <main+0x922>
		while (*_string && isNumber) 
 8001afc:	4c1a      	ldr	r4, [pc, #104]	; (8001b68 <main+0xa38>)
 8001afe:	7865      	ldrb	r5, [r4, #1]
		int number = 0;
 8001b00:	462c      	mov	r4, r5
		while (*_string && isNumber) 
 8001b02:	2d00      	cmp	r5, #0
 8001b04:	d09e      	beq.n	8001a44 <main+0x914>
       	bool negative = false;
 8001b06:	2400      	movs	r4, #0
		while (*_string && isNumber) 
 8001b08:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8001b6c <main+0xa3c>
       	bool negative = false;
 8001b0c:	9406      	str	r4, [sp, #24]
		int number = 0;
 8001b0e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
			int digit = *_string - '0';
 8001b12:	f1a5 0630 	sub.w	r6, r5, #48	; 0x30
			if (digit>=0 && digit<=9)			
 8001b16:	2e09      	cmp	r6, #9
				number = number * 10 + digit;
 8001b18:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
			if (digit>=0 && digit<=9)			
 8001b1c:	d88a      	bhi.n	8001a34 <main+0x904>
				number = number * 10 + digit;
 8001b1e:	eb06 044c 	add.w	r4, r6, ip, lsl #1
		while (*_string && isNumber) 
 8001b22:	f818 5f01 	ldrb.w	r5, [r8, #1]!
 8001b26:	2d00      	cmp	r5, #0
 8001b28:	d1f3      	bne.n	8001b12 <main+0x9e2>
 8001b2a:	e786      	b.n	8001a3a <main+0x90a>
					setiQ +=1;
 8001b2c:	4c0c      	ldr	r4, [pc, #48]	; (8001b60 <main+0xa30>)
 8001b2e:	edd4 7a00 	vldr	s15, [r4]
 8001b32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b3a:	edc4 7a00 	vstr	s15, [r4]
 8001b3e:	e788      	b.n	8001a52 <main+0x922>
					setiQ -=1;
 8001b40:	4c07      	ldr	r4, [pc, #28]	; (8001b60 <main+0xa30>)
 8001b42:	edd4 7a00 	vldr	s15, [r4]
 8001b46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b4e:	edc4 7a00 	vstr	s15, [r4]
 8001b52:	e77e      	b.n	8001a52 <main+0x922>
 8001b54:	200000fc 	.word	0x200000fc
 8001b58:	20000108 	.word	0x20000108
 8001b5c:	2000010c 	.word	0x2000010c
 8001b60:	20000018 	.word	0x20000018
 8001b64:	20000014 	.word	0x20000014
 8001b68:	20000190 	.word	0x20000190
 8001b6c:	20000191 	.word	0x20000191
 8001b70:	4c54      	ldr	r4, [pc, #336]	; (8001cc4 <main+0xb94>)
 8001b72:	7865      	ldrb	r5, [r4, #1]
		int number = 0;
 8001b74:	462c      	mov	r4, r5
		while (*_string && isNumber) 
 8001b76:	b1b5      	cbz	r5, 8001ba6 <main+0xa76>
       	bool negative = false;
 8001b78:	2400      	movs	r4, #0
		while (*_string && isNumber) 
 8001b7a:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8001ce4 <main+0xbb4>
       	bool negative = false;
 8001b7e:	9406      	str	r4, [sp, #24]
		int number = 0;
 8001b80:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
			int digit = *_string - '0';
 8001b84:	f1a5 0630 	sub.w	r6, r5, #48	; 0x30
			if (digit>=0 && digit<=9)			
 8001b88:	2e09      	cmp	r6, #9
				number = number * 10 + digit;
 8001b8a:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
			if (digit>=0 && digit<=9)			
 8001b8e:	d831      	bhi.n	8001bf4 <main+0xac4>
				number = number * 10 + digit;
 8001b90:	eb06 044c 	add.w	r4, r6, ip, lsl #1
		while (*_string && isNumber) 
 8001b94:	f818 5f01 	ldrb.w	r5, [r8, #1]!
 8001b98:	2d00      	cmp	r5, #0
 8001b9a:	d1f3      	bne.n	8001b84 <main+0xa54>
		if (negative)
 8001b9c:	9d06      	ldr	r5, [sp, #24]
 8001b9e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8001ba2:	b105      	cbz	r5, 8001ba6 <main+0xa76>
			return -number;
 8001ba4:	4264      	negs	r4, r4
					setiD = typeConverter::stringToInt(UARTrxData+1);
 8001ba6:	ee07 4a90 	vmov	s15, r4
 8001baa:	4c47      	ldr	r4, [pc, #284]	; (8001cc8 <main+0xb98>)
 8001bac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb0:	edc4 7a00 	vstr	s15, [r4]
 8001bb4:	e74d      	b.n	8001a52 <main+0x922>
		if (milis-motorProcessLastTime>=slopeInterval)
 8001bb6:	4c45      	ldr	r4, [pc, #276]	; (8001ccc <main+0xb9c>)
 8001bb8:	683d      	ldr	r5, [r7, #0]
 8001bba:	6824      	ldr	r4, [r4, #0]
 8001bbc:	1a2d      	subs	r5, r5, r0
			elementsToFlush=count;
 8001bbe:	461e      	mov	r6, r3
 8001bc0:	42a5      	cmp	r5, r4
 8001bc2:	f04f 0301 	mov.w	r3, #1
 8001bc6:	9307      	str	r3, [sp, #28]
 8001bc8:	d26a      	bcs.n	8001ca0 <main+0xb70>
					motorState = 1;
 8001bca:	9c08      	ldr	r4, [sp, #32]
		if (milis-motorProcessLastTime>=slopeInterval)
 8001bcc:	9306      	str	r3, [sp, #24]
 8001bce:	4698      	mov	r8, r3
					motorState = 1;
 8001bd0:	9402      	str	r4, [sp, #8]
			count=0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	e55f      	b.n	8001696 <main+0x566>
		if (milis-motorProcessLastTime>=slopeInterval)
 8001bd6:	4c3d      	ldr	r4, [pc, #244]	; (8001ccc <main+0xb9c>)
 8001bd8:	683d      	ldr	r5, [r7, #0]
 8001bda:	6824      	ldr	r4, [r4, #0]
 8001bdc:	1a2d      	subs	r5, r5, r0
 8001bde:	42ac      	cmp	r4, r5
			elementsToFlush=count;
 8001be0:	461e      	mov	r6, r3
 8001be2:	f67f aec2 	bls.w	800196a <main+0x83a>
 8001be6:	2401      	movs	r4, #1
					motorState = 0;
 8001be8:	2300      	movs	r3, #0
		if (milis-motorProcessLastTime>=slopeInterval)
 8001bea:	9407      	str	r4, [sp, #28]
					motorState = 0;
 8001bec:	9302      	str	r3, [sp, #8]
		if (milis-motorProcessLastTime>=slopeInterval)
 8001bee:	9406      	str	r4, [sp, #24]
 8001bf0:	46a0      	mov	r8, r4
 8001bf2:	e550      	b.n	8001696 <main+0x566>
			else if (*_string == '-')
 8001bf4:	2d2d      	cmp	r5, #45	; 0x2d
 8001bf6:	d1d1      	bne.n	8001b9c <main+0xa6c>
				negative = true;
 8001bf8:	2501      	movs	r5, #1
 8001bfa:	9506      	str	r5, [sp, #24]
 8001bfc:	e7ca      	b.n	8001b94 <main+0xa64>
 8001bfe:	2501      	movs	r5, #1
 8001c00:	9506      	str	r5, [sp, #24]
 8001c02:	e78e      	b.n	8001b22 <main+0x9f2>
			else if (*_string == '-')
 8001c04:	2c2d      	cmp	r4, #45	; 0x2d
 8001c06:	f47f af4b 	bne.w	8001aa0 <main+0x970>
				negative = true;
 8001c0a:	2401      	movs	r4, #1
 8001c0c:	9406      	str	r4, [sp, #24]
 8001c0e:	e743      	b.n	8001a98 <main+0x968>
			else if (*_string == '-')
 8001c10:	2c2d      	cmp	r4, #45	; 0x2d
 8001c12:	f47f af63 	bne.w	8001adc <main+0x9ac>
				negative = true;
 8001c16:	2401      	movs	r4, #1
 8001c18:	9404      	str	r4, [sp, #16]
 8001c1a:	e75b      	b.n	8001ad4 <main+0x9a4>
				else if (motorSpeed > setMotorSpeed)
 8001c1c:	482c      	ldr	r0, [pc, #176]	; (8001cd0 <main+0xba0>)
 8001c1e:	4a2d      	ldr	r2, [pc, #180]	; (8001cd4 <main+0xba4>)
 8001c20:	6801      	ldr	r1, [r0, #0]
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	4291      	cmp	r1, r2
 8001c26:	f67f ad32 	bls.w	800168e <main+0x55e>
					motorSpeed --;
 8001c2a:	6802      	ldr	r2, [r0, #0]
 8001c2c:	3a01      	subs	r2, #1
 8001c2e:	6002      	str	r2, [r0, #0]
 8001c30:	e52d      	b.n	800168e <main+0x55e>
					motor.Udq_pu[1] = 0;
 8001c32:	4a29      	ldr	r2, [pc, #164]	; (8001cd8 <main+0xba8>)
 8001c34:	edc2 8a0d 	vstr	s17, [r2, #52]	; 0x34
					motor.Udq_pu[0] = 0;
 8001c38:	edc2 8a0c 	vstr	s17, [r2, #48]	; 0x30
					motorSpeed = 0;
 8001c3c:	4a24      	ldr	r2, [pc, #144]	; (8001cd0 <main+0xba0>)
 8001c3e:	f8c2 b000 	str.w	fp, [r2]
 8001c42:	e6a2      	b.n	800198a <main+0x85a>
	// uint32_t Ub = -0.5f * Ualpha  + M_SQRT3_2 * Ubeta + 500;
	// uint32_t Uc = -0.5f * Ualpha - M_SQRT3_2 * Ubeta + 500;
}
static inline void pwmOutOff(pwm_t* pwm)
{
	pwm->tim->CCR1 = 0;
 8001c44:	4a25      	ldr	r2, [pc, #148]	; (8001cdc <main+0xbac>)
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	f8c2 b034 	str.w	fp, [r2, #52]	; 0x34
	pwm->tim->CCR2 = 0;
 8001c4c:	f8c2 b038 	str.w	fp, [r2, #56]	; 0x38
	pwm->tim->CCR3 = 0;
 8001c50:	f8c2 b03c 	str.w	fp, [r2, #60]	; 0x3c
	pwm->tim->CCMR1 &= ~(0b1111<< TIM_CCMR1_OC1M_Pos);
 8001c54:	6991      	ldr	r1, [r2, #24]
 8001c56:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8001c5a:	6191      	str	r1, [r2, #24]
	pwm->tim->CCMR1 &= ~(0b1111<< TIM_CCMR1_OC2M_Pos);
 8001c5c:	6991      	ldr	r1, [r2, #24]
 8001c5e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
 8001c62:	6191      	str	r1, [r2, #24]
	pwm->tim->CCMR2 &= ~(0b1111<< TIM_CCMR2_OC3M_Pos);
 8001c64:	69d1      	ldr	r1, [r2, #28]
 8001c66:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8001c6a:	61d1      	str	r1, [r2, #28]
					motorSpeed = 0;
 8001c6c:	4a18      	ldr	r2, [pc, #96]	; (8001cd0 <main+0xba0>)
 8001c6e:	f8c2 b000 	str.w	fp, [r2]
 8001c72:	e682      	b.n	800197a <main+0x84a>
}
static inline void pwmOutOn(pwm_t* pwm)
{
	pwm->tim->CCR1 = 0;
 8001c74:	4a19      	ldr	r2, [pc, #100]	; (8001cdc <main+0xbac>)
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	6351      	str	r1, [r2, #52]	; 0x34
	pwm->tim->CCR2 = 0;
 8001c7a:	6391      	str	r1, [r2, #56]	; 0x38
	pwm->tim->CCR3 = 0;
 8001c7c:	63d1      	str	r1, [r2, #60]	; 0x3c
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC1M_Pos | TIM_CCMR1_OC1PE ; // PWM mode 1 channel 1
 8001c7e:	6991      	ldr	r1, [r2, #24]
 8001c80:	f041 0168 	orr.w	r1, r1, #104	; 0x68
 8001c84:	6191      	str	r1, [r2, #24]
	pwm->tim->CCMR1 |= 0b110<< TIM_CCMR1_OC2M_Pos | TIM_CCMR1_OC2PE ; // PWM mode 1 channel 2
 8001c86:	6991      	ldr	r1, [r2, #24]
 8001c88:	f441 41d0 	orr.w	r1, r1, #26624	; 0x6800
 8001c8c:	6191      	str	r1, [r2, #24]
	pwm->tim->CCMR2 |= 0b110<< TIM_CCMR2_OC3M_Pos | TIM_CCMR2_OC3PE ; // PWM mode 1 channel 3
 8001c8e:	69d1      	ldr	r1, [r2, #28]
 8001c90:	f041 0168 	orr.w	r1, r1, #104	; 0x68
 8001c94:	61d1      	str	r1, [r2, #28]
}
 8001c96:	e4f0      	b.n	800167a <main+0x54a>
 8001c98:	4a11      	ldr	r2, [pc, #68]	; (8001ce0 <main+0xbb0>)
 8001c9a:	f8c2 e000 	str.w	lr, [r2]
 8001c9e:	e508      	b.n	80016b2 <main+0x582>
					motorState = 1;
 8001ca0:	9a08      	ldr	r2, [sp, #32]
		if (milis-motorProcessLastTime>=slopeInterval)
 8001ca2:	9306      	str	r3, [sp, #24]
 8001ca4:	4698      	mov	r8, r3
					motorState = 1;
 8001ca6:	9202      	str	r2, [sp, #8]
			count=0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e4e3      	b.n	8001674 <main+0x544>
		Init();
 8001cac:	f7fe fef4 	bl	8000a98 <_ZN3PID4InitEv>
 8001cb0:	e43c      	b.n	800152c <main+0x3fc>
 8001cb2:	f7fe fef1 	bl	8000a98 <_ZN3PID4InitEv>
 8001cb6:	e429      	b.n	800150c <main+0x3dc>
		internalFreqUpdate(targetFreq);
 8001cb8:	4620      	mov	r0, r4
 8001cba:	f7fe fea1 	bl	8000a00 <_ZN12ClockManager18internalFreqUpdateEm>
 8001cbe:	f7ff bb4d 	b.w	800135c <main+0x22c>
 8001cc2:	bf00      	nop
 8001cc4:	20000190 	.word	0x20000190
 8001cc8:	20000188 	.word	0x20000188
 8001ccc:	2000017c 	.word	0x2000017c
 8001cd0:	2000010c 	.word	0x2000010c
 8001cd4:	20000014 	.word	0x20000014
 8001cd8:	20000110 	.word	0x20000110
 8001cdc:	2000001c 	.word	0x2000001c
 8001ce0:	20000010 	.word	0x20000010
 8001ce4:	20000191 	.word	0x20000191

08001ce8 <DMA1_Channel5_IRQHandler>:

extern "C"
{
	void DMA1_Channel5_IRQHandler() // New current readings ready
	{
		if (DMA1->ISR & DMA_ISR_TCIF5)
 8001ce8:	4b95      	ldr	r3, [pc, #596]	; (8001f40 <DMA1_Channel5_IRQHandler+0x258>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	0391      	lsls	r1, r2, #14
 8001cee:	d400      	bmi.n	8001cf2 <DMA1_Channel5_IRQHandler+0xa>
 8001cf0:	4770      	bx	lr
	{
 8001cf2:	b510      	push	{r4, lr}
 8001cf4:	ed2d 8b04 	vpush	{d8-d9}
	GPIOx->BSRR |= (1<<(pin+16));

}
void GPIO::toggle()
{
	GPIOx->ODR ^= (1<<pin);
 8001cf8:	4a92      	ldr	r2, [pc, #584]	; (8001f44 <DMA1_Channel5_IRQHandler+0x25c>)

				//iBeta   = (1.1547005f)*(AdcDmaReadings[1]*0.0016541352f-3.3f) - (1.1547005f)*(AdcDmaReadings[2]*0.0016541352f-3.3f);
			

			//1. write measured currents to mortor struct
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001cfa:	eddf 7a93 	vldr	s15, [pc, #588]	; 8001f48 <DMA1_Channel5_IRQHandler+0x260>
 8001cfe:	6811      	ldr	r1, [r2, #0]
 8001d00:	f892 c004 	ldrb.w	ip, [r2, #4]
 8001d04:	6948      	ldr	r0, [r1, #20]
 8001d06:	eddf 4a91 	vldr	s9, [pc, #580]	; 8001f4c <DMA1_Channel5_IRQHandler+0x264>
			// iAlpha = (float) (1.0/3.0) * ((float) (2.0f * iA) - (iB + iC));
			// iBeta = (float) (M_1_SQRT3) * (iB - iC);

			// 3.Set theta to motor struct

			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001d0a:	4c91      	ldr	r4, [pc, #580]	; (8001f50 <DMA1_Channel5_IRQHandler+0x268>)
 8001d0c:	ed9f 2a91 	vldr	s4, [pc, #580]	; 8001f54 <DMA1_Channel5_IRQHandler+0x26c>
	// motor->IalphaBeta_A[1] = (M_1_SQRT3 * motor->IalphaBeta_A[0]) + (M_2_SQRT3 * motor->Iabc_A[1]);

	// motor->IalphaBeta_A[0] = (float) (1.0/3.0) * (2.0f * motor->Iabc_A[0]) - (motor->Iabc_A[1] + motor->Iabc_A[2]); /// wrong formulas
	// motor->IalphaBeta_A[1] = (float) (1.0f/SQRT3) * (motor->Iabc_A[1] - motor->Iabc_A[2]);

	motor->IalphaBeta_A[0] = (2.0f/3.0f) * motor->Iabc_A[0] - (1.0f/3.0f) * (motor->Iabc_A[1] + motor->Iabc_A[2]);
 8001d10:	eddf 8a91 	vldr	s17, [pc, #580]	; 8001f58 <DMA1_Channel5_IRQHandler+0x270>
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d14:	ed9f 3a91 	vldr	s6, [pc, #580]	; 8001f5c <DMA1_Channel5_IRQHandler+0x274>
 8001d18:	eddf 2a91 	vldr	s5, [pc, #580]	; 8001f60 <DMA1_Channel5_IRQHandler+0x278>
	motor->IalphaBeta_A[1] = (1.0f/SQRT3) * (motor->Iabc_A[1] - motor->Iabc_A[2]);
 8001d1c:	eddf 3a91 	vldr	s7, [pc, #580]	; 8001f64 <DMA1_Channel5_IRQHandler+0x27c>
				if (SetOLangle < M_2PI * POLE_PAIRS) 
 8001d20:	ed9f 4a91 	vldr	s8, [pc, #580]	; 8001f68 <DMA1_Channel5_IRQHandler+0x280>
 8001d24:	2201      	movs	r2, #1
 8001d26:	fa02 f20c 	lsl.w	r2, r2, ip
 8001d2a:	4042      	eors	r2, r0
 8001d2c:	614a      	str	r2, [r1, #20]
			DMA1->IFCR |= DMA_IFCR_CTCIF5;
 8001d2e:	685a      	ldr	r2, [r3, #4]
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d30:	488e      	ldr	r0, [pc, #568]	; (8001f6c <DMA1_Channel5_IRQHandler+0x284>)
			DMA1->IFCR |= DMA_IFCR_CTCIF5;
 8001d32:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d36:	605a      	str	r2, [r3, #4]
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d38:	8803      	ldrh	r3, [r0, #0]
			AdcDmaReadings[1]*ADC_TO_PHASE_CURRENT-ADC_OFFSET,\
 8001d3a:	8841      	ldrh	r1, [r0, #2]
			AdcDmaReadings[2]*ADC_TO_PHASE_CURRENT-ADC_OFFSET);
 8001d3c:	8882      	ldrh	r2, [r0, #4]
			AdcDmaReadings[1]*ADC_TO_PHASE_CURRENT-ADC_OFFSET,\
 8001d3e:	b289      	uxth	r1, r1
 8001d40:	ee07 1a10 	vmov	s14, r1
			AdcDmaReadings[2]*ADC_TO_PHASE_CURRENT-ADC_OFFSET);
 8001d44:	b292      	uxth	r2, r2
			AdcDmaReadings[1]*ADC_TO_PHASE_CURRENT-ADC_OFFSET,\
 8001d46:	eef8 6ac7 	vcvt.f32.s32	s13, s14
			AdcDmaReadings[2]*ADC_TO_PHASE_CURRENT-ADC_OFFSET);
 8001d4a:	ee07 2a10 	vmov	s14, r2
 8001d4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d52:	eef0 5a67 	vmov.f32	s11, s15
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	eee7 5a24 	vfma.f32	s11, s14, s9
			DAC1->DHR12R1 = AdcDmaReadings[0];
 8001d5c:	8802      	ldrh	r2, [r0, #0]
 8001d5e:	4884      	ldr	r0, [pc, #528]	; (8001f70 <DMA1_Channel5_IRQHandler+0x288>)
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d60:	4984      	ldr	r1, [pc, #528]	; (8001f74 <DMA1_Channel5_IRQHandler+0x28c>)
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d62:	ee07 3a10 	vmov	s14, r3
 8001d66:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
			DAC1->DHR12R1 = AdcDmaReadings[0];
 8001d6a:	b292      	uxth	r2, r2
 8001d6c:	6082      	str	r2, [r0, #8]
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d6e:	eeb0 5a67 	vmov.f32	s10, s15
 8001d72:	eee6 7a24 	vfma.f32	s15, s12, s9
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d76:	880b      	ldrh	r3, [r1, #0]
			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001d78:	4a7f      	ldr	r2, [pc, #508]	; (8001f78 <DMA1_Channel5_IRQHandler+0x290>)
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d7a:	eea6 5aa4 	vfma.f32	s10, s13, s9
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d7e:	b29b      	uxth	r3, r3
			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001d80:	edd4 6a00 	vldr	s13, [r4]
	motor->Iabc_A[0] = iA;
 8001d84:	4c7d      	ldr	r4, [pc, #500]	; (8001f7c <DMA1_Channel5_IRQHandler+0x294>)
			motor_setABCcurrentsFB (&motor, AdcDmaReadings[0]*ADC_TO_PHASE_CURRENT-ADC_OFFSET, \
 8001d86:	eeb0 7a67 	vmov.f32	s14, s15
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d8a:	ee07 3a90 	vmov	s15, r3
			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001d8e:	eef8 6a66 	vcvt.f32.u32	s13, s13
	motor->IalphaBeta_A[0] = (2.0f/3.0f) * motor->Iabc_A[0] - (1.0f/3.0f) * (motor->Iabc_A[1] + motor->Iabc_A[2]);
 8001d92:	ee35 6a25 	vadd.f32	s12, s10, s11
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001d9a:	ee66 6a82 	vmul.f32	s13, s13, s4
 8001d9e:	ee68 8ac6 	vnmul.f32	s17, s17, s12
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001da2:	ee67 7a83 	vmul.f32	s15, s15, s6
				if (SetOLangle < M_2PI * POLE_PAIRS) 
 8001da6:	4b76      	ldr	r3, [pc, #472]	; (8001f80 <DMA1_Channel5_IRQHandler+0x298>)
			velChange = (motorSpeed * 0.10472f) * PWM_PERIOD * POLE_PAIRS; 
 8001da8:	edc2 6a00 	vstr	s13, [r2]
 8001dac:	eee7 8a22 	vfma.f32	s17, s14, s5
	motor->IalphaBeta_A[1] = (1.0f/SQRT3) * (motor->Iabc_A[1] - motor->Iabc_A[2]);
 8001db0:	ee35 9a65 	vsub.f32	s18, s10, s11
				if (SetOLangle < M_2PI * POLE_PAIRS) 
 8001db4:	edd3 6a00 	vldr	s13, [r3]
	motor->Iabc_A[0] = iA;
 8001db8:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	motor->IalphaBeta_A[1] = (1.0f/SQRT3) * (motor->Iabc_A[1] - motor->Iabc_A[2]);
 8001dc0:	ee29 9a23 	vmul.f32	s18, s18, s7
 8001dc4:	ee17 1a90 	vmov	r1, s15
				if (SetOLangle < M_2PI * POLE_PAIRS) 
 8001dc8:	eef4 6ac4 	vcmpe.f32	s13, s8
 8001dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	motor->Iabc_A[1] = iB;
 8001dd0:	ed84 5a0f 	vstr	s10, [r4, #60]	; 0x3c
	motor->Iabc_A[2] = iC;
 8001dd4:	edc4 5a10 	vstr	s11, [r4, #64]	; 0x40
	motor->IalphaBeta_A[0] = (2.0f/3.0f) * motor->Iabc_A[0] - (1.0f/3.0f) * (motor->Iabc_A[1] + motor->Iabc_A[2]);
 8001dd8:	edc4 8a11 	vstr	s17, [r4, #68]	; 0x44
	motor->IalphaBeta_A[1] = (1.0f/SQRT3) * (motor->Iabc_A[1] - motor->Iabc_A[2]);
 8001ddc:	ed84 9a12 	vstr	s18, [r4, #72]	; 0x48
			motor_setThetaFB(&motor, Adc2DmaReadings[0]/11.21111111f);
 8001de0:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
				if (SetOLangle < M_2PI * POLE_PAIRS) 
 8001de4:	f100 808f 	bmi.w	8001f06 <DMA1_Channel5_IRQHandler+0x21e>
				{
					SetOLangle += velChange;
				}
				else
				{
					SetOLangle = 0;
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
				}

			motor_setThetaRef (&motor, SetOLangle);
 8001dec:	edd3 9a00 	vldr	s19, [r3]
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001df0:	eeb0 0a69 	vmov.f32	s0, s19
	// uint32_t Ub = -0.5f * Ualpha  + M_SQRT3_2 * Ubeta + 500;
	// uint32_t Uc = -0.5f * Ualpha - M_SQRT3_2 * Ubeta + 500;
}
static inline void motor_setThetaRef (motor_t *motor, float	thetaSet)
{
	motor->theta_Rad = thetaSet;
 8001df4:	edc4 9a17 	vstr	s19, [r4, #92]	; 0x5c
 8001df8:	f000 fae6 	bl	80023c8 <cosf>
 8001dfc:	eeb0 8a40 	vmov.f32	s16, s0
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001e00:	eeb0 0a69 	vmov.f32	s0, s19
 8001e04:	f000 fb18 	bl	8002438 <sinf>
	motor->Idq_A[0] = motor->IalphaBeta_A[0] * cos(motor->theta_Rad) + motor->IalphaBeta_A[1] * sin(motor->theta_Rad);
 8001e08:	ee29 6a00 	vmul.f32	s12, s18, s0
	motor->Idq_A[1] = motor->IalphaBeta_A[1] * cos(motor->theta_Rad) - motor->IalphaBeta_A[0] * sin(motor->theta_Rad);
 8001e0c:	ee60 6a68 	vnmul.f32	s13, s0, s17
	motor->Idq_A[0] = motor->IalphaBeta_A[0] * cos(motor->theta_Rad) + motor->IalphaBeta_A[1] * sin(motor->theta_Rad);
 8001e10:	eea8 6a88 	vfma.f32	s12, s17, s16
			// iD = iAlpha*cos(theta)+iBeta*sin(theta);
			// iQ = -iAlpha*sin(theta)+iBeta*cos(theta);

			//5. Filter currents

			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e14:	4b5b      	ldr	r3, [pc, #364]	; (8001f84 <DMA1_Channel5_IRQHandler+0x29c>)
			// filterediD = filterediD + normalizedCoeff * (iD - filterediD);



					
			if (motorState )
 8001e16:	4a5c      	ldr	r2, [pc, #368]	; (8001f88 <DMA1_Channel5_IRQHandler+0x2a0>)
			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e18:	ed94 7a15 	vldr	s14, [r4, #84]	; 0x54
			motor.FilteredIdqA[1] += normalizedCoeff * (motor.Idq_A[1] - motor.FilteredIdqA[1]);
 8001e1c:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e20:	edd3 4a00 	vldr	s9, [r3]
			motor.FilteredIdqA[1] += normalizedCoeff * (motor.Idq_A[1] - motor.FilteredIdqA[1]);
 8001e24:	edd3 5a00 	vldr	s11, [r3]
			if (motorState )
 8001e28:	6813      	ldr	r3, [r2, #0]
 8001e2a:	ed84 6a13 	vstr	s12, [r4, #76]	; 0x4c
	motor->Idq_A[1] = motor->IalphaBeta_A[1] * cos(motor->theta_Rad) - motor->IalphaBeta_A[0] * sin(motor->theta_Rad);
 8001e2e:	eee9 6a08 	vfma.f32	s13, s18, s16
			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e32:	ee36 4a47 	vsub.f32	s8, s12, s14
			motor.FilteredIdqA[1] += normalizedCoeff * (motor.Idq_A[1] - motor.FilteredIdqA[1]);
 8001e36:	ee36 5ae7 	vsub.f32	s10, s13, s15
			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e3a:	eea4 7a24 	vfma.f32	s14, s8, s9
			motor.FilteredIdqA[1] += normalizedCoeff * (motor.Idq_A[1] - motor.FilteredIdqA[1]);
 8001e3e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8001e42:	edc4 6a14 	vstr	s13, [r4, #80]	; 0x50
			motor.FilteredIdqA[0] += normalizedCoeff * (motor.Idq_A[0] - motor.FilteredIdqA[0]);
 8001e46:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
			motor.FilteredIdqA[1] += normalizedCoeff * (motor.Idq_A[1] - motor.FilteredIdqA[1]);
 8001e4a:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58
			if (motorState )
 8001e4e:	b1ab      	cbz	r3, 8001e7c <DMA1_Channel5_IRQHandler+0x194>
			{
				//setPhaseVoltage(0.04, 0.04, SetOLangle);
				
				
				if (UART5->ISR & USART_ISR_ORE)
 8001e50:	4b4e      	ldr	r3, [pc, #312]	; (8001f8c <DMA1_Channel5_IRQHandler+0x2a4>)
 8001e52:	69da      	ldr	r2, [r3, #28]
 8001e54:	0712      	lsls	r2, r2, #28
 8001e56:	d45f      	bmi.n	8001f18 <DMA1_Channel5_IRQHandler+0x230>
					led5.set();
					UART5->ICR |= USART_ICR_ORECF;
					uart.bufferFlush();
					
				}
			pidUq.Compute();
 8001e58:	484d      	ldr	r0, [pc, #308]	; (8001f90 <DMA1_Channel5_IRQHandler+0x2a8>)
 8001e5a:	f7ff f8ed 	bl	8001038 <_ZN3PID7ComputeEv.isra.0>
			pidUd.Compute();				
 8001e5e:	484d      	ldr	r0, [pc, #308]	; (8001f94 <DMA1_Channel5_IRQHandler+0x2ac>)
 8001e60:	f7ff f8ea 	bl	8001038 <_ZN3PID7ComputeEv.isra.0>
	motor->UalphaBeta_pu[0] = cos(motor->theta_Rad) * motor->Udq_pu[0] - sin(motor->theta_Rad) * motor->Udq_pu[1];  // -sin(angle) * Uq;
 8001e64:	edd4 8a17 	vldr	s17, [r4, #92]	; 0x5c
  { return __builtin_cosf(__x); }
 8001e68:	eeb0 0a68 	vmov.f32	s0, s17
 8001e6c:	f000 faac 	bl	80023c8 <cosf>
 8001e70:	eeb0 8a40 	vmov.f32	s16, s0
  { return __builtin_sinf(__x); }
 8001e74:	eeb0 0a68 	vmov.f32	s0, s17
 8001e78:	f000 fade 	bl	8002438 <sinf>
 8001e7c:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
 8001e80:	ed94 7a0c 	vldr	s14, [r4, #48]	; 0x30
	motor->Uabc_pu[1] = -0.5f * motor->UalphaBeta_pu[0] + (SQRT3/2.0f) * motor->UalphaBeta_pu[1];
 8001e84:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001f98 <DMA1_Channel5_IRQHandler+0x2b0>
    pwm->tim->CCR1 = pwm->halfAutoReloadValue * duty3P_pu[1] + pwm->halfAutoReloadValue;
 8001e88:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <DMA1_Channel5_IRQHandler+0x2b4>)
	motor->UalphaBeta_pu[1] = sin(motor->theta_Rad) * motor->Udq_pu[0] + cos(motor->theta_Rad) * motor->Udq_pu[1];    //  cos(angle) * Uq;
 8001e8a:	ee67 4a88 	vmul.f32	s9, s15, s16
	motor->UalphaBeta_pu[0] = cos(motor->theta_Rad) * motor->Udq_pu[0] - sin(motor->theta_Rad) * motor->Udq_pu[1];  // -sin(angle) * Uq;
 8001e8e:	ee60 7a67 	vnmul.f32	s15, s0, s15
	motor->UalphaBeta_pu[1] = sin(motor->theta_Rad) * motor->Udq_pu[0] + cos(motor->theta_Rad) * motor->Udq_pu[1];    //  cos(angle) * Uq;
 8001e92:	eee7 4a00 	vfma.f32	s9, s14, s0
	motor->UalphaBeta_pu[0] = cos(motor->theta_Rad) * motor->Udq_pu[0] - sin(motor->theta_Rad) * motor->Udq_pu[1];  // -sin(angle) * Uq;
 8001e96:	eee7 7a08 	vfma.f32	s15, s14, s16
	motor->Uabc_pu[1] = -0.5f * motor->UalphaBeta_pu[0] + (SQRT3/2.0f) * motor->UalphaBeta_pu[1];
 8001e9a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8001e9e:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001ea2:	eeb0 4a66 	vmov.f32	s8, s13
 8001ea6:	eea7 4a87 	vfma.f32	s8, s15, s14
	motor->Uabc_pu[2] = -0.5f * motor->UalphaBeta_pu[0] - (SQRT3/2.0f) * motor->UalphaBeta_pu[1];
 8001eaa:	eed7 6a87 	vfnms.f32	s13, s15, s14
 8001eae:	ed93 6a03 	vldr	s12, [r3, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
	motor->UalphaBeta_pu[0] = cos(motor->theta_Rad) * motor->Udq_pu[0] - sin(motor->theta_Rad) * motor->Udq_pu[1];  // -sin(angle) * Uq;
 8001eb4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
 8001eb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ebc:	eeb8 5a46 	vcvt.f32.u32	s10, s12
 8001ec0:	ee74 5a07 	vadd.f32	s11, s8, s14
	pwm->tim->CCR2 = pwm->halfAutoReloadValue * duty3P_pu[0] + pwm->halfAutoReloadValue;
 8001ec4:	ee37 6a87 	vadd.f32	s12, s15, s14
	pwm->tim->CCR3 = pwm->halfAutoReloadValue * duty3P_pu[2] + pwm->halfAutoReloadValue;
 8001ec8:	ee36 7a87 	vadd.f32	s14, s13, s14
    pwm->tim->CCR1 = pwm->halfAutoReloadValue * duty3P_pu[1] + pwm->halfAutoReloadValue;
 8001ecc:	ee65 5a85 	vmul.f32	s11, s11, s10
	pwm->tim->CCR2 = pwm->halfAutoReloadValue * duty3P_pu[0] + pwm->halfAutoReloadValue;
 8001ed0:	ee26 6a05 	vmul.f32	s12, s12, s10
	pwm->tim->CCR3 = pwm->halfAutoReloadValue * duty3P_pu[2] + pwm->halfAutoReloadValue;
 8001ed4:	ee27 7a05 	vmul.f32	s14, s14, s10
    pwm->tim->CCR1 = pwm->halfAutoReloadValue * duty3P_pu[1] + pwm->halfAutoReloadValue;
 8001ed8:	eefc 5ae5 	vcvt.u32.f32	s11, s11
	pwm->tim->CCR2 = pwm->halfAutoReloadValue * duty3P_pu[0] + pwm->halfAutoReloadValue;
 8001edc:	eebc 6ac6 	vcvt.u32.f32	s12, s12
	pwm->tim->CCR3 = pwm->halfAutoReloadValue * duty3P_pu[2] + pwm->halfAutoReloadValue;
 8001ee0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
    pwm->tim->CCR1 = pwm->halfAutoReloadValue * duty3P_pu[1] + pwm->halfAutoReloadValue;
 8001ee4:	edc3 5a0d 	vstr	s11, [r3, #52]	; 0x34
	motor->UalphaBeta_pu[1] = sin(motor->theta_Rad) * motor->Udq_pu[0] + cos(motor->theta_Rad) * motor->Udq_pu[1];    //  cos(angle) * Uq;
 8001ee8:	edc4 4a0b 	vstr	s9, [r4, #44]	; 0x2c
	pwm->tim->CCR2 = pwm->halfAutoReloadValue * duty3P_pu[0] + pwm->halfAutoReloadValue;
 8001eec:	ed83 6a0e 	vstr	s12, [r3, #56]	; 0x38
	motor->Uabc_pu[0] = motor->UalphaBeta_pu[0];
 8001ef0:	edc4 7a07 	vstr	s15, [r4, #28]
	motor->Uabc_pu[1] = -0.5f * motor->UalphaBeta_pu[0] + (SQRT3/2.0f) * motor->UalphaBeta_pu[1];
 8001ef4:	ed84 4a08 	vstr	s8, [r4, #32]
	motor->Uabc_pu[2] = -0.5f * motor->UalphaBeta_pu[0] - (SQRT3/2.0f) * motor->UalphaBeta_pu[1];
 8001ef8:	edc4 6a09 	vstr	s13, [r4, #36]	; 0x24
	pwm->tim->CCR3 = pwm->halfAutoReloadValue * duty3P_pu[2] + pwm->halfAutoReloadValue;
 8001efc:	ed83 7a0f 	vstr	s14, [r3, #60]	; 0x3c
			pwm_set3Phase_pu(&inverterPWM, motor.Uabc_pu);
			// setPhaseVoltage(setUq, setUd, SetOLangle);	
			//led2.reset();
			// setPhaseVoltage(0, 0.03, SetOLangle);
		}
	}
 8001f00:	ecbd 8b04 	vpop	{d8-d9}
 8001f04:	bd10      	pop	{r4, pc}
					SetOLangle += velChange;
 8001f06:	edd2 7a00 	vldr	s15, [r2]
 8001f0a:	ed93 7a00 	vldr	s14, [r3]
 8001f0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f12:	edc3 7a00 	vstr	s15, [r3]
 8001f16:	e769      	b.n	8001dec <DMA1_Channel5_IRQHandler+0x104>
	GPIOx->BSRR |= (1<<pin);
 8001f18:	4a21      	ldr	r2, [pc, #132]	; (8001fa0 <DMA1_Channel5_IRQHandler+0x2b8>)
 8001f1a:	6811      	ldr	r1, [r2, #0]
 8001f1c:	f892 c004 	ldrb.w	ip, [r2, #4]
 8001f20:	6988      	ldr	r0, [r1, #24]
 8001f22:	2201      	movs	r2, #1
 8001f24:	fa02 f20c 	lsl.w	r2, r2, ip
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	618a      	str	r2, [r1, #24]
					UART5->ICR |= USART_ICR_ORECF;
 8001f2c:	6a1a      	ldr	r2, [r3, #32]
		head=0;
 8001f2e:	491d      	ldr	r1, [pc, #116]	; (8001fa4 <DMA1_Channel5_IRQHandler+0x2bc>)
 8001f30:	2000      	movs	r0, #0
 8001f32:	f042 0208 	orr.w	r2, r2, #8
 8001f36:	621a      	str	r2, [r3, #32]
 8001f38:	7308      	strb	r0, [r1, #12]
		tail=0;
 8001f3a:	7348      	strb	r0, [r1, #13]
}

void Serial::bufferFlush()
{
	buffer.flush();
}
 8001f3c:	e78c      	b.n	8001e58 <DMA1_Channel5_IRQHandler+0x170>
 8001f3e:	bf00      	nop
 8001f40:	40020000 	.word	0x40020000
 8001f44:	200000d4 	.word	0x200000d4
 8001f48:	c2040000 	.word	0xc2040000
 8001f4c:	3c88828a 	.word	0x3c88828a
 8001f50:	2000010c 	.word	0x2000010c
 8001f54:	37f1933b 	.word	0x37f1933b
 8001f58:	3eaaaaab 	.word	0x3eaaaaab
 8001f5c:	3db6ad09 	.word	0x3db6ad09
 8001f60:	3f2aaaab 	.word	0x3f2aaaab
 8001f64:	3f13cd3a 	.word	0x3f13cd3a
 8001f68:	428a3ae7 	.word	0x428a3ae7
 8001f6c:	20000100 	.word	0x20000100
 8001f70:	50000800 	.word	0x50000800
 8001f74:	200000fc 	.word	0x200000fc
 8001f78:	200000e0 	.word	0x200000e0
 8001f7c:	20000110 	.word	0x20000110
 8001f80:	200000dc 	.word	0x200000dc
 8001f84:	20000004 	.word	0x20000004
 8001f88:	2000018c 	.word	0x2000018c
 8001f8c:	40005000 	.word	0x40005000
 8001f90:	20000314 	.word	0x20000314
 8001f94:	200002d4 	.word	0x200002d4
 8001f98:	3f5db3d7 	.word	0x3f5db3d7
 8001f9c:	2000001c 	.word	0x2000001c
 8001fa0:	200000cc 	.word	0x200000cc
 8001fa4:	200001c4 	.word	0x200001c4

08001fa8 <TIM2_IRQHandler>:
	
	void TIM2_IRQHandler()
	{
		if (TIM2->SR & TIM_SR_UIF)
 8001fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fac:	691a      	ldr	r2, [r3, #16]
 8001fae:	07d2      	lsls	r2, r2, #31
 8001fb0:	d506      	bpl.n	8001fc0 <TIM2_IRQHandler+0x18>
		{
			TIM2->SR &= ~TIM_SR_UIF;
 8001fb2:	691a      	ldr	r2, [r3, #16]
			//led3.toggle();
			TIM2loopFlag = true;
 8001fb4:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <TIM2_IRQHandler+0x1c>)
			TIM2->SR &= ~TIM_SR_UIF;
 8001fb6:	f022 0201 	bic.w	r2, r2, #1
			TIM2loopFlag = true;
 8001fba:	2001      	movs	r0, #1
			TIM2->SR &= ~TIM_SR_UIF;
 8001fbc:	611a      	str	r2, [r3, #16]
			TIM2loopFlag = true;
 8001fbe:	7008      	strb	r0, [r1, #0]
		}
	}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200000c8 	.word	0x200000c8

08001fc8 <UART5_IRQHandler>:
		if (USARTx->ISR & USART_ISR_RXNE)
 8001fc8:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <UART5_IRQHandler+0x38>)
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	69d1      	ldr	r1, [r2, #28]
 8001fce:	0689      	lsls	r1, r1, #26
 8001fd0:	d400      	bmi.n	8001fd4 <UART5_IRQHandler+0xc>
extern "C"
{
void UART5_IRQHandler()
	{
		uart.interrupt();
	}
 8001fd2:	4770      	bx	lr
			char c = USARTx->RDR;
 8001fd4:	6a51      	ldr	r1, [r2, #36]	; 0x24
	if ((head+1)==tail)
 8001fd6:	7b1a      	ldrb	r2, [r3, #12]
 8001fd8:	7b58      	ldrb	r0, [r3, #13]
 8001fda:	3201      	adds	r2, #1
 8001fdc:	4282      	cmp	r2, r0
 8001fde:	b2c9      	uxtb	r1, r1
 8001fe0:	d0f7      	beq.n	8001fd2 <UART5_IRQHandler+0xa>
	buffer[head] = _data;
 8001fe2:	7b18      	ldrb	r0, [r3, #12]
	head++;
 8001fe4:	7b1a      	ldrb	r2, [r3, #12]
 8001fe6:	3201      	adds	r2, #1
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	731a      	strb	r2, [r3, #12]
	if ( head == (bSize-1) )
 8001fec:	7b1a      	ldrb	r2, [r3, #12]
	buffer[head] = _data;
 8001fee:	4418      	add	r0, r3
	if ( head == (bSize-1) )
 8001ff0:	2aff      	cmp	r2, #255	; 0xff
		head = 0;
 8001ff2:	bf08      	it	eq
 8001ff4:	2200      	moveq	r2, #0
	buffer[head] = _data;
 8001ff6:	7381      	strb	r1, [r0, #14]
		head = 0;
 8001ff8:	bf08      	it	eq
 8001ffa:	731a      	strbeq	r2, [r3, #12]
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	200001c4 	.word	0x200001c4

08002004 <SysTick_Handler>:
		milis++;
 8002004:	4a03      	ldr	r2, [pc, #12]	; (8002014 <SysTick_Handler+0x10>)
		TIM6->EGR = TIM_EGR_UG;
 8002006:	4904      	ldr	r1, [pc, #16]	; (8002018 <SysTick_Handler+0x14>)
		milis++;
 8002008:	6813      	ldr	r3, [r2, #0]
		TIM6->EGR = TIM_EGR_UG;
 800200a:	2001      	movs	r0, #1
		milis++;
 800200c:	4403      	add	r3, r0
 800200e:	6013      	str	r3, [r2, #0]
		TIM6->EGR = TIM_EGR_UG;
 8002010:	6148      	str	r0, [r1, #20]
	}
 8002012:	4770      	bx	lr
 8002014:	20000184 	.word	0x20000184
 8002018:	40001000 	.word	0x40001000

0800201c <SystemInit>:

void SystemInit(void)
{
	/* FPU settings ------------------------------------------------------------*/
	#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
		SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <SystemInit+0x30>)
	#else
		SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
	#endif

	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
	DWT->CYCCNT = 0;
 800201e:	4a0c      	ldr	r2, [pc, #48]	; (8002050 <SystemInit+0x34>)
		SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002020:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
		SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002024:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
		SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002028:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800202c:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
		SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002030:	6098      	str	r0, [r3, #8]
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002032:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
	DWT->CYCCNT = 0;
 8002036:	2000      	movs	r0, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002038:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800203c:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
	DWT->CYCCNT = 0;
 8002040:	6050      	str	r0, [r2, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002042:	6813      	ldr	r3, [r2, #0]
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4770      	bx	lr
 800204c:	e000ed00 	.word	0xe000ed00
 8002050:	e0001000 	.word	0xe0001000

08002054 <_init>:
int __errno;
void *__dso_handle = (void *)&__dso_handle;

void _init(void) {}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop

08002058 <_sub_I_65535_0.0>:
 8002058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	2400      	movs	r4, #0
 8002060:	4e8a      	ldr	r6, [pc, #552]	; (800228c <_sub_I_65535_0.0+0x234>)
 8002062:	9400      	str	r4, [sp, #0]
 8002064:	2701      	movs	r7, #1
 8002066:	2302      	movs	r3, #2
 8002068:	f04f 0805 	mov.w	r8, #5
 800206c:	461d      	mov	r5, r3
 800206e:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8002072:	461a      	mov	r2, r3
 8002074:	4986      	ldr	r1, [pc, #536]	; (8002290 <_sub_I_65535_0.0+0x238>)
 8002076:	4887      	ldr	r0, [pc, #540]	; (8002294 <_sub_I_65535_0.0+0x23c>)
 8002078:	f7fe ff52 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 800207c:	e9cd 4500 	strd	r4, r5, [sp]
 8002080:	f8cd 8008 	str.w	r8, [sp, #8]
 8002084:	462b      	mov	r3, r5
 8002086:	f04f 0808 	mov.w	r8, #8
 800208a:	4631      	mov	r1, r6
 800208c:	4882      	ldr	r0, [pc, #520]	; (8002298 <_sub_I_65535_0.0+0x240>)
 800208e:	220c      	movs	r2, #12
 8002090:	f7fe ff46 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002094:	e9cd 4801 	strd	r4, r8, [sp, #4]
 8002098:	462b      	mov	r3, r5
 800209a:	4642      	mov	r2, r8
 800209c:	4631      	mov	r1, r6
 800209e:	487f      	ldr	r0, [pc, #508]	; (800229c <_sub_I_65535_0.0+0x244>)
 80020a0:	9700      	str	r7, [sp, #0]
 80020a2:	f7fe ff3d 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80020a6:	e9cd 7400 	strd	r7, r4, [sp]
 80020aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80020ae:	462b      	mov	r3, r5
 80020b0:	4631      	mov	r1, r6
 80020b2:	487b      	ldr	r0, [pc, #492]	; (80022a0 <_sub_I_65535_0.0+0x248>)
 80020b4:	f8df 8268 	ldr.w	r8, [pc, #616]	; 8002320 <_sub_I_65535_0.0+0x2c8>
 80020b8:	2209      	movs	r2, #9
 80020ba:	f7fe ff31 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80020be:	e9cd 4701 	strd	r4, r7, [sp, #4]
 80020c2:	462b      	mov	r3, r5
 80020c4:	9400      	str	r4, [sp, #0]
 80020c6:	4622      	mov	r2, r4
 80020c8:	4876      	ldr	r0, [pc, #472]	; (80022a4 <_sub_I_65535_0.0+0x24c>)
 80020ca:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80020ce:	f7fe ff27 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80020d2:	f04f 0904 	mov.w	r9, #4
 80020d6:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80020da:	462b      	mov	r3, r5
 80020dc:	9400      	str	r4, [sp, #0]
 80020de:	4622      	mov	r2, r4
 80020e0:	4631      	mov	r1, r6
 80020e2:	4871      	ldr	r0, [pc, #452]	; (80022a8 <_sub_I_65535_0.0+0x250>)
 80020e4:	f7fe ff1c 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80020e8:	e9cd 4901 	strd	r4, r9, [sp, #4]
 80020ec:	9400      	str	r4, [sp, #0]
 80020ee:	462b      	mov	r3, r5
 80020f0:	4631      	mov	r1, r6
 80020f2:	486e      	ldr	r0, [pc, #440]	; (80022ac <_sub_I_65535_0.0+0x254>)
 80020f4:	220d      	movs	r2, #13
 80020f6:	f7fe ff13 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80020fa:	f04f 0a06 	mov.w	sl, #6
 80020fe:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8002102:	9400      	str	r4, [sp, #0]
 8002104:	462b      	mov	r3, r5
 8002106:	463a      	mov	r2, r7
 8002108:	4631      	mov	r1, r6
 800210a:	4869      	ldr	r0, [pc, #420]	; (80022b0 <_sub_I_65535_0.0+0x258>)
 800210c:	f7fe ff08 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002110:	e9cd 4400 	strd	r4, r4, [sp]
 8002114:	462b      	mov	r3, r5
 8002116:	4622      	mov	r2, r4
 8002118:	4641      	mov	r1, r8
 800211a:	4866      	ldr	r0, [pc, #408]	; (80022b4 <_sub_I_65535_0.0+0x25c>)
 800211c:	f8cd a008 	str.w	sl, [sp, #8]
 8002120:	f7fe fefe 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002124:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8002128:	9400      	str	r4, [sp, #0]
 800212a:	462b      	mov	r3, r5
 800212c:	4862      	ldr	r0, [pc, #392]	; (80022b8 <_sub_I_65535_0.0+0x260>)
 800212e:	220a      	movs	r2, #10
 8002130:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002134:	f7fe fef4 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002138:	230c      	movs	r3, #12
 800213a:	e9cd 4400 	strd	r4, r4, [sp]
 800213e:	9302      	str	r3, [sp, #8]
 8002140:	4641      	mov	r1, r8
 8002142:	462b      	mov	r3, r5
 8002144:	485d      	ldr	r0, [pc, #372]	; (80022bc <_sub_I_65535_0.0+0x264>)
 8002146:	2209      	movs	r2, #9
 8002148:	f7fe feea 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 800214c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002150:	9400      	str	r4, [sp, #0]
 8002152:	4622      	mov	r2, r4
 8002154:	485a      	ldr	r0, [pc, #360]	; (80022c0 <_sub_I_65535_0.0+0x268>)
 8002156:	2303      	movs	r3, #3
 8002158:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800215c:	f7fe fee0 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002160:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002164:	9400      	str	r4, [sp, #0]
 8002166:	462a      	mov	r2, r5
 8002168:	4631      	mov	r1, r6
 800216a:	4856      	ldr	r0, [pc, #344]	; (80022c4 <_sub_I_65535_0.0+0x26c>)
 800216c:	2303      	movs	r3, #3
 800216e:	f7fe fed7 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002172:	2303      	movs	r3, #3
 8002174:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002178:	9400      	str	r4, [sp, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	4631      	mov	r1, r6
 800217e:	4852      	ldr	r0, [pc, #328]	; (80022c8 <_sub_I_65535_0.0+0x270>)
 8002180:	f7fe fece 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002184:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002188:	462a      	mov	r2, r5
 800218a:	9400      	str	r4, [sp, #0]
 800218c:	4641      	mov	r1, r8
 800218e:	484f      	ldr	r0, [pc, #316]	; (80022cc <_sub_I_65535_0.0+0x274>)
 8002190:	2303      	movs	r3, #3
 8002192:	f7fe fec5 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002196:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800219a:	9400      	str	r4, [sp, #0]
 800219c:	4641      	mov	r1, r8
 800219e:	484c      	ldr	r0, [pc, #304]	; (80022d0 <_sub_I_65535_0.0+0x278>)
 80021a0:	2303      	movs	r3, #3
 80021a2:	220b      	movs	r2, #11
 80021a4:	f7fe febc 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80021a8:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80021ac:	9400      	str	r4, [sp, #0]
 80021ae:	4641      	mov	r1, r8
 80021b0:	4848      	ldr	r0, [pc, #288]	; (80022d4 <_sub_I_65535_0.0+0x27c>)
 80021b2:	2303      	movs	r3, #3
 80021b4:	220d      	movs	r2, #13
 80021b6:	f7fe feb3 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80021ba:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80021be:	464a      	mov	r2, r9
 80021c0:	9400      	str	r4, [sp, #0]
 80021c2:	4631      	mov	r1, r6
 80021c4:	4844      	ldr	r0, [pc, #272]	; (80022d8 <_sub_I_65535_0.0+0x280>)
 80021c6:	2303      	movs	r3, #3
 80021c8:	f7fe feaa 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80021cc:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80021d0:	463b      	mov	r3, r7
 80021d2:	9400      	str	r4, [sp, #0]
 80021d4:	4641      	mov	r1, r8
 80021d6:	4841      	ldr	r0, [pc, #260]	; (80022dc <_sub_I_65535_0.0+0x284>)
 80021d8:	220a      	movs	r2, #10
 80021da:	f7fe fea1 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80021de:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80021e2:	463b      	mov	r3, r7
 80021e4:	4631      	mov	r1, r6
 80021e6:	9400      	str	r4, [sp, #0]
 80021e8:	483d      	ldr	r0, [pc, #244]	; (80022e0 <_sub_I_65535_0.0+0x288>)
 80021ea:	220b      	movs	r2, #11
 80021ec:	f7fe fe98 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 80021f0:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80021f4:	463b      	mov	r3, r7
 80021f6:	4641      	mov	r1, r8
 80021f8:	9400      	str	r4, [sp, #0]
 80021fa:	483a      	ldr	r0, [pc, #232]	; (80022e4 <_sub_I_65535_0.0+0x28c>)
 80021fc:	2207      	movs	r2, #7
 80021fe:	f7fe fe8f 	bl	8000f20 <_ZN4GPIOC2EP12GPIO_TypeDefh8GPIOmode8GPIOtype9GPIOspeed8GPIOpullh.constprop.0.isra.0>
 8002202:	4a39      	ldr	r2, [pc, #228]	; (80022e8 <_sub_I_65535_0.0+0x290>)
 8002204:	4939      	ldr	r1, [pc, #228]	; (80022ec <_sub_I_65535_0.0+0x294>)
 8002206:	6011      	str	r1, [r2, #0]
 8002208:	4939      	ldr	r1, [pc, #228]	; (80022f0 <_sub_I_65535_0.0+0x298>)
 800220a:	4b3a      	ldr	r3, [pc, #232]	; (80022f4 <_sub_I_65535_0.0+0x29c>)
 800220c:	7314      	strb	r4, [r2, #12]
 800220e:	e9c2 1401 	strd	r1, r4, [r2, #4]
 8002212:	7354      	strb	r4, [r2, #13]
 8002214:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002216:	4838      	ldr	r0, [pc, #224]	; (80022f8 <_sub_I_65535_0.0+0x2a0>)
 8002218:	4c38      	ldr	r4, [pc, #224]	; (80022fc <_sub_I_65535_0.0+0x2a4>)
 800221a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800221e:	659a      	str	r2, [r3, #88]	; 0x58
 8002220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002222:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002226:	639a      	str	r2, [r3, #56]	; 0x38
 8002228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800222a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800222e:	639a      	str	r2, [r3, #56]	; 0x38
 8002230:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002234:	6042      	str	r2, [r0, #4]
 8002236:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800223a:	60ca      	str	r2, [r1, #12]
 800223c:	680a      	ldr	r2, [r1, #0]
 800223e:	4830      	ldr	r0, [pc, #192]	; (8002300 <_sub_I_65535_0.0+0x2a8>)
 8002240:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 8002244:	600a      	str	r2, [r1, #0]
 8002246:	4a2f      	ldr	r2, [pc, #188]	; (8002304 <_sub_I_65535_0.0+0x2ac>)
 8002248:	6002      	str	r2, [r0, #0]
 800224a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800224c:	482e      	ldr	r0, [pc, #184]	; (8002308 <_sub_I_65535_0.0+0x2b0>)
 800224e:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8002252:	6599      	str	r1, [r3, #88]	; 0x58
 8002254:	6813      	ldr	r3, [r2, #0]
 8002256:	492d      	ldr	r1, [pc, #180]	; (800230c <_sub_I_65535_0.0+0x2b4>)
 8002258:	f023 0301 	bic.w	r3, r3, #1
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	6110      	str	r0, [r2, #16]
 8002260:	6813      	ldr	r3, [r2, #0]
 8002262:	482b      	ldr	r0, [pc, #172]	; (8002310 <_sub_I_65535_0.0+0x2b8>)
 8002264:	433b      	orrs	r3, r7
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	600f      	str	r7, [r1, #0]
 800226a:	4622      	mov	r2, r4
 800226c:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8002270:	4b28      	ldr	r3, [pc, #160]	; (8002314 <_sub_I_65535_0.0+0x2bc>)
 8002272:	f7fe fd55 	bl	8000d20 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0>
 8002276:	4b28      	ldr	r3, [pc, #160]	; (8002318 <_sub_I_65535_0.0+0x2c0>)
 8002278:	4828      	ldr	r0, [pc, #160]	; (800231c <_sub_I_65535_0.0+0x2c4>)
 800227a:	eb04 0209 	add.w	r2, r4, r9
 800227e:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8002282:	b004      	add	sp, #16
 8002284:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002288:	f7fe bd4a 	b.w	8000d20 <_ZN3PIDC2EPfS0_S0_fff14PIDPON_TypeDef13PIDCD_TypeDef.constprop.0.isra.0>
 800228c:	48000800 	.word	0x48000800
 8002290:	48000c00 	.word	0x48000c00
 8002294:	200000c0 	.word	0x200000c0
 8002298:	200000b8 	.word	0x200000b8
 800229c:	200000b0 	.word	0x200000b0
 80022a0:	200000a8 	.word	0x200000a8
 80022a4:	200000a0 	.word	0x200000a0
 80022a8:	20000098 	.word	0x20000098
 80022ac:	20000090 	.word	0x20000090
 80022b0:	20000088 	.word	0x20000088
 80022b4:	20000080 	.word	0x20000080
 80022b8:	20000078 	.word	0x20000078
 80022bc:	20000070 	.word	0x20000070
 80022c0:	20000068 	.word	0x20000068
 80022c4:	20000060 	.word	0x20000060
 80022c8:	20000058 	.word	0x20000058
 80022cc:	20000050 	.word	0x20000050
 80022d0:	20000048 	.word	0x20000048
 80022d4:	20000040 	.word	0x20000040
 80022d8:	20000038 	.word	0x20000038
 80022dc:	200000d4 	.word	0x200000d4
 80022e0:	20000030 	.word	0x20000030
 80022e4:	200000cc 	.word	0x200000cc
 80022e8:	200001c4 	.word	0x200001c4
 80022ec:	0007a120 	.word	0x0007a120
 80022f0:	40005000 	.word	0x40005000
 80022f4:	40021000 	.word	0x40021000
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	20000140 	.word	0x20000140
 8002300:	200000f8 	.word	0x200000f8
 8002304:	40007800 	.word	0x40007800
 8002308:	0070276b 	.word	0x0070276b
 800230c:	2000017c 	.word	0x2000017c
 8002310:	200002d4 	.word	0x200002d4
 8002314:	20000188 	.word	0x20000188
 8002318:	20000018 	.word	0x20000018
 800231c:	20000314 	.word	0x20000314
 8002320:	48000400 	.word	0x48000400

08002324 <Reset_Handler>:
 8002324:	480d      	ldr	r0, [pc, #52]	; (800235c <LoopForever+0x2>)
 8002326:	4685      	mov	sp, r0
 8002328:	480d      	ldr	r0, [pc, #52]	; (8002360 <LoopForever+0x6>)
 800232a:	490e      	ldr	r1, [pc, #56]	; (8002364 <LoopForever+0xa>)
 800232c:	4a0e      	ldr	r2, [pc, #56]	; (8002368 <LoopForever+0xe>)
 800232e:	2300      	movs	r3, #0
 8002330:	e002      	b.n	8002338 <LoopCopyDataInit>

08002332 <CopyDataInit>:
 8002332:	58d4      	ldr	r4, [r2, r3]
 8002334:	50c4      	str	r4, [r0, r3]
 8002336:	3304      	adds	r3, #4

08002338 <LoopCopyDataInit>:
 8002338:	18c4      	adds	r4, r0, r3
 800233a:	428c      	cmp	r4, r1
 800233c:	d3f9      	bcc.n	8002332 <CopyDataInit>
 800233e:	4a0b      	ldr	r2, [pc, #44]	; (800236c <LoopForever+0x12>)
 8002340:	4c0b      	ldr	r4, [pc, #44]	; (8002370 <LoopForever+0x16>)
 8002342:	2300      	movs	r3, #0
 8002344:	e001      	b.n	800234a <LoopFillZerobss>

08002346 <FillZerobss>:
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	3204      	adds	r2, #4

0800234a <LoopFillZerobss>:
 800234a:	42a2      	cmp	r2, r4
 800234c:	d3fb      	bcc.n	8002346 <FillZerobss>
 800234e:	f7ff fe65 	bl	800201c <SystemInit>
 8002352:	f000 f811 	bl	8002378 <__libc_init_array>
 8002356:	f7fe feeb 	bl	8001130 <main>

0800235a <LoopForever>:
 800235a:	e7fe      	b.n	800235a <LoopForever>
 800235c:	20020000 	.word	0x20020000
 8002360:	20000000 	.word	0x20000000
 8002364:	2000002c 	.word	0x2000002c
 8002368:	08003524 	.word	0x08003524
 800236c:	20000030 	.word	0x20000030
 8002370:	20000354 	.word	0x20000354

08002374 <ADC1_2_IRQHandler>:
 8002374:	e7fe      	b.n	8002374 <ADC1_2_IRQHandler>
	...

08002378 <__libc_init_array>:
 8002378:	b570      	push	{r4, r5, r6, lr}
 800237a:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <__libc_init_array+0x40>)
 800237c:	4d0f      	ldr	r5, [pc, #60]	; (80023bc <__libc_init_array+0x44>)
 800237e:	42ab      	cmp	r3, r5
 8002380:	eba3 0605 	sub.w	r6, r3, r5
 8002384:	d007      	beq.n	8002396 <__libc_init_array+0x1e>
 8002386:	10b6      	asrs	r6, r6, #2
 8002388:	2400      	movs	r4, #0
 800238a:	f855 3b04 	ldr.w	r3, [r5], #4
 800238e:	3401      	adds	r4, #1
 8002390:	4798      	blx	r3
 8002392:	42a6      	cmp	r6, r4
 8002394:	d8f9      	bhi.n	800238a <__libc_init_array+0x12>
 8002396:	f7ff fe5d 	bl	8002054 <_init>
 800239a:	4d09      	ldr	r5, [pc, #36]	; (80023c0 <__libc_init_array+0x48>)
 800239c:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <__libc_init_array+0x4c>)
 800239e:	1b5e      	subs	r6, r3, r5
 80023a0:	42ab      	cmp	r3, r5
 80023a2:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80023a6:	d006      	beq.n	80023b6 <__libc_init_array+0x3e>
 80023a8:	2400      	movs	r4, #0
 80023aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80023ae:	3401      	adds	r4, #1
 80023b0:	4798      	blx	r3
 80023b2:	42a6      	cmp	r6, r4
 80023b4:	d8f9      	bhi.n	80023aa <__libc_init_array+0x32>
 80023b6:	bd70      	pop	{r4, r5, r6, pc}
 80023b8:	08003520 	.word	0x08003520
 80023bc:	08003520 	.word	0x08003520
 80023c0:	08003520 	.word	0x08003520
 80023c4:	08003524 	.word	0x08003524

080023c8 <cosf>:
 80023c8:	ee10 3a10 	vmov	r3, s0
 80023cc:	4918      	ldr	r1, [pc, #96]	; (8002430 <cosf+0x68>)
 80023ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023d2:	428a      	cmp	r2, r1
 80023d4:	d91b      	bls.n	800240e <cosf+0x46>
 80023d6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80023da:	d302      	bcc.n	80023e2 <cosf+0x1a>
 80023dc:	ee30 0a40 	vsub.f32	s0, s0, s0
 80023e0:	4770      	bx	lr
 80023e2:	b500      	push	{lr}
 80023e4:	b083      	sub	sp, #12
 80023e6:	4668      	mov	r0, sp
 80023e8:	f000 f92a 	bl	8002640 <__ieee754_rem_pio2f>
 80023ec:	f000 0003 	and.w	r0, r0, #3
 80023f0:	2801      	cmp	r0, #1
 80023f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80023f6:	ed9d 0a00 	vldr	s0, [sp]
 80023fa:	d00c      	beq.n	8002416 <cosf+0x4e>
 80023fc:	2802      	cmp	r0, #2
 80023fe:	d012      	beq.n	8002426 <cosf+0x5e>
 8002400:	b170      	cbz	r0, 8002420 <cosf+0x58>
 8002402:	2001      	movs	r0, #1
 8002404:	f000 f8d4 	bl	80025b0 <__kernel_sinf>
 8002408:	b003      	add	sp, #12
 800240a:	f85d fb04 	ldr.w	pc, [sp], #4
 800240e:	eddf 0a09 	vldr	s1, [pc, #36]	; 8002434 <cosf+0x6c>
 8002412:	f000 b84b 	b.w	80024ac <__kernel_cosf>
 8002416:	f000 f8cb 	bl	80025b0 <__kernel_sinf>
 800241a:	eeb1 0a40 	vneg.f32	s0, s0
 800241e:	e7f3      	b.n	8002408 <cosf+0x40>
 8002420:	f000 f844 	bl	80024ac <__kernel_cosf>
 8002424:	e7f0      	b.n	8002408 <cosf+0x40>
 8002426:	f000 f841 	bl	80024ac <__kernel_cosf>
 800242a:	eeb1 0a40 	vneg.f32	s0, s0
 800242e:	e7eb      	b.n	8002408 <cosf+0x40>
 8002430:	3f490fd8 	.word	0x3f490fd8
 8002434:	00000000 	.word	0x00000000

08002438 <sinf>:
 8002438:	ee10 3a10 	vmov	r3, s0
 800243c:	4919      	ldr	r1, [pc, #100]	; (80024a4 <sinf+0x6c>)
 800243e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002442:	428a      	cmp	r2, r1
 8002444:	d91c      	bls.n	8002480 <sinf+0x48>
 8002446:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800244a:	d302      	bcc.n	8002452 <sinf+0x1a>
 800244c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002450:	4770      	bx	lr
 8002452:	b500      	push	{lr}
 8002454:	b083      	sub	sp, #12
 8002456:	4668      	mov	r0, sp
 8002458:	f000 f8f2 	bl	8002640 <__ieee754_rem_pio2f>
 800245c:	f000 0003 	and.w	r0, r0, #3
 8002460:	2801      	cmp	r0, #1
 8002462:	eddd 0a01 	vldr	s1, [sp, #4]
 8002466:	ed9d 0a00 	vldr	s0, [sp]
 800246a:	d00e      	beq.n	800248a <sinf+0x52>
 800246c:	2802      	cmp	r0, #2
 800246e:	d013      	beq.n	8002498 <sinf+0x60>
 8002470:	b170      	cbz	r0, 8002490 <sinf+0x58>
 8002472:	f000 f81b 	bl	80024ac <__kernel_cosf>
 8002476:	eeb1 0a40 	vneg.f32	s0, s0
 800247a:	b003      	add	sp, #12
 800247c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002480:	eddf 0a09 	vldr	s1, [pc, #36]	; 80024a8 <sinf+0x70>
 8002484:	2000      	movs	r0, #0
 8002486:	f000 b893 	b.w	80025b0 <__kernel_sinf>
 800248a:	f000 f80f 	bl	80024ac <__kernel_cosf>
 800248e:	e7f4      	b.n	800247a <sinf+0x42>
 8002490:	2001      	movs	r0, #1
 8002492:	f000 f88d 	bl	80025b0 <__kernel_sinf>
 8002496:	e7f0      	b.n	800247a <sinf+0x42>
 8002498:	2001      	movs	r0, #1
 800249a:	f000 f889 	bl	80025b0 <__kernel_sinf>
 800249e:	eeb1 0a40 	vneg.f32	s0, s0
 80024a2:	e7ea      	b.n	800247a <sinf+0x42>
 80024a4:	3f490fd8 	.word	0x3f490fd8
 80024a8:	00000000 	.word	0x00000000

080024ac <__kernel_cosf>:
 80024ac:	ee10 3a10 	vmov	r3, s0
 80024b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024b4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80024b8:	d22c      	bcs.n	8002514 <__kernel_cosf+0x68>
 80024ba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80024be:	ee17 3a90 	vmov	r3, s15
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d060      	beq.n	8002588 <__kernel_cosf+0xdc>
 80024c6:	ee60 7a00 	vmul.f32	s15, s0, s0
 80024ca:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002590 <__kernel_cosf+0xe4>
 80024ce:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8002594 <__kernel_cosf+0xe8>
 80024d2:	eddf 5a31 	vldr	s11, [pc, #196]	; 8002598 <__kernel_cosf+0xec>
 80024d6:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800259c <__kernel_cosf+0xf0>
 80024da:	eddf 6a31 	vldr	s13, [pc, #196]	; 80025a0 <__kernel_cosf+0xf4>
 80024de:	eea7 5a87 	vfma.f32	s10, s15, s14
 80024e2:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80025a4 <__kernel_cosf+0xf8>
 80024e6:	eee5 5a27 	vfma.f32	s11, s10, s15
 80024ea:	eea7 6aa5 	vfma.f32	s12, s15, s11
 80024ee:	eea7 7a86 	vfma.f32	s14, s15, s12
 80024f2:	eee7 6a87 	vfma.f32	s13, s15, s14
 80024f6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024fa:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 80024fe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002502:	eee7 0aa6 	vfma.f32	s1, s15, s13
 8002506:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800250a:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800250e:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002512:	4770      	bx	lr
 8002514:	ee60 7a00 	vmul.f32	s15, s0, s0
 8002518:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002590 <__kernel_cosf+0xe4>
 800251c:	ed9f 5a1d 	vldr	s10, [pc, #116]	; 8002594 <__kernel_cosf+0xe8>
 8002520:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002598 <__kernel_cosf+0xec>
 8002524:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 800259c <__kernel_cosf+0xf0>
 8002528:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80025a0 <__kernel_cosf+0xf4>
 800252c:	4a1e      	ldr	r2, [pc, #120]	; (80025a8 <__kernel_cosf+0xfc>)
 800252e:	eea7 5a87 	vfma.f32	s10, s15, s14
 8002532:	4293      	cmp	r3, r2
 8002534:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80025a4 <__kernel_cosf+0xf8>
 8002538:	eee5 5a27 	vfma.f32	s11, s10, s15
 800253c:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8002540:	eea6 7a27 	vfma.f32	s14, s12, s15
 8002544:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002548:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800254c:	d9d5      	bls.n	80024fa <__kernel_cosf+0x4e>
 800254e:	4a17      	ldr	r2, [pc, #92]	; (80025ac <__kernel_cosf+0x100>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d814      	bhi.n	800257e <__kernel_cosf+0xd2>
 8002554:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8002558:	ee07 3a10 	vmov	s14, r3
 800255c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002560:	ee36 6a47 	vsub.f32	s12, s12, s14
 8002564:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8002568:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800256c:	ee97 7aa5 	vfnms.f32	s14, s15, s11
 8002570:	eee7 0aa6 	vfma.f32	s1, s15, s13
 8002574:	ee37 7a60 	vsub.f32	s14, s14, s1
 8002578:	ee36 0a47 	vsub.f32	s0, s12, s14
 800257c:	4770      	bx	lr
 800257e:	eeb6 6a07 	vmov.f32	s12, #103	; 0x3f380000  0.7187500
 8002582:	eeb5 7a02 	vmov.f32	s14, #82	; 0x3e900000  0.2812500
 8002586:	e7ed      	b.n	8002564 <__kernel_cosf+0xb8>
 8002588:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	ad47d74e 	.word	0xad47d74e
 8002594:	310f74f6 	.word	0x310f74f6
 8002598:	b493f27c 	.word	0xb493f27c
 800259c:	37d00d01 	.word	0x37d00d01
 80025a0:	3d2aaaab 	.word	0x3d2aaaab
 80025a4:	bab60b61 	.word	0xbab60b61
 80025a8:	3e999999 	.word	0x3e999999
 80025ac:	3f480000 	.word	0x3f480000

080025b0 <__kernel_sinf>:
 80025b0:	ee10 3a10 	vmov	r3, s0
 80025b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025b8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80025bc:	d204      	bcs.n	80025c8 <__kernel_sinf+0x18>
 80025be:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80025c2:	ee17 3a90 	vmov	r3, s15
 80025c6:	b35b      	cbz	r3, 8002620 <__kernel_sinf+0x70>
 80025c8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80025cc:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002624 <__kernel_sinf+0x74>
 80025d0:	eddf 5a15 	vldr	s11, [pc, #84]	; 8002628 <__kernel_sinf+0x78>
 80025d4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800262c <__kernel_sinf+0x7c>
 80025d8:	eddf 6a15 	vldr	s13, [pc, #84]	; 8002630 <__kernel_sinf+0x80>
 80025dc:	eee7 5a87 	vfma.f32	s11, s15, s14
 80025e0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002634 <__kernel_sinf+0x84>
 80025e4:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80025e8:	ee20 5a27 	vmul.f32	s10, s0, s15
 80025ec:	eee6 6a27 	vfma.f32	s13, s12, s15
 80025f0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80025f4:	b930      	cbnz	r0, 8002604 <__kernel_sinf+0x54>
 80025f6:	eddf 6a10 	vldr	s13, [pc, #64]	; 8002638 <__kernel_sinf+0x88>
 80025fa:	eee7 6a87 	vfma.f32	s13, s15, s14
 80025fe:	eea6 0a85 	vfma.f32	s0, s13, s10
 8002602:	4770      	bx	lr
 8002604:	ee27 7a45 	vnmul.f32	s14, s14, s10
 8002608:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800260c:	eea0 7aa6 	vfma.f32	s14, s1, s13
 8002610:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800263c <__kernel_sinf+0x8c>
 8002614:	eed7 0a27 	vfnms.f32	s1, s14, s15
 8002618:	eee5 0a26 	vfma.f32	s1, s10, s13
 800261c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	2f2ec9d3 	.word	0x2f2ec9d3
 8002628:	b2d72f34 	.word	0xb2d72f34
 800262c:	3638ef1b 	.word	0x3638ef1b
 8002630:	b9500d01 	.word	0xb9500d01
 8002634:	3c088889 	.word	0x3c088889
 8002638:	be2aaaab 	.word	0xbe2aaaab
 800263c:	3e2aaaab 	.word	0x3e2aaaab

08002640 <__ieee754_rem_pio2f>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	ee10 3a10 	vmov	r3, s0
 8002646:	4a88      	ldr	r2, [pc, #544]	; (8002868 <__ieee754_rem_pio2f+0x228>)
 8002648:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800264c:	4294      	cmp	r4, r2
 800264e:	b086      	sub	sp, #24
 8002650:	4605      	mov	r5, r0
 8002652:	d971      	bls.n	8002738 <__ieee754_rem_pio2f+0xf8>
 8002654:	4a85      	ldr	r2, [pc, #532]	; (800286c <__ieee754_rem_pio2f+0x22c>)
 8002656:	4294      	cmp	r4, r2
 8002658:	461e      	mov	r6, r3
 800265a:	d824      	bhi.n	80026a6 <__ieee754_rem_pio2f+0x66>
 800265c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	eddf 7a83 	vldr	s15, [pc, #524]	; 8002870 <__ieee754_rem_pio2f+0x230>
 8002666:	4a83      	ldr	r2, [pc, #524]	; (8002874 <__ieee754_rem_pio2f+0x234>)
 8002668:	f026 060f 	bic.w	r6, r6, #15
 800266c:	eeb0 7a40 	vmov.f32	s14, s0
 8002670:	f340 80e0 	ble.w	8002834 <__ieee754_rem_pio2f+0x1f4>
 8002674:	4296      	cmp	r6, r2
 8002676:	ee70 7a67 	vsub.f32	s15, s0, s15
 800267a:	bf09      	itett	eq
 800267c:	ed9f 7a7e 	vldreq	s14, [pc, #504]	; 8002878 <__ieee754_rem_pio2f+0x238>
 8002680:	eddf 6a7e 	vldrne	s13, [pc, #504]	; 800287c <__ieee754_rem_pio2f+0x23c>
 8002684:	eddf 6a7e 	vldreq	s13, [pc, #504]	; 8002880 <__ieee754_rem_pio2f+0x240>
 8002688:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800268c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8002690:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002694:	ed80 7a00 	vstr	s14, [r0]
 8002698:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800269c:	edc0 7a01 	vstr	s15, [r0, #4]
 80026a0:	2001      	movs	r0, #1
 80026a2:	b006      	add	sp, #24
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
 80026a6:	4a77      	ldr	r2, [pc, #476]	; (8002884 <__ieee754_rem_pio2f+0x244>)
 80026a8:	4294      	cmp	r4, r2
 80026aa:	d952      	bls.n	8002752 <__ieee754_rem_pio2f+0x112>
 80026ac:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80026b0:	d248      	bcs.n	8002744 <__ieee754_rem_pio2f+0x104>
 80026b2:	15e2      	asrs	r2, r4, #23
 80026b4:	3a86      	subs	r2, #134	; 0x86
 80026b6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80026ba:	ee07 3a90 	vmov	s15, r3
 80026be:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80026c2:	eddf 6a71 	vldr	s13, [pc, #452]	; 8002888 <__ieee754_rem_pio2f+0x248>
 80026c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026ce:	ed8d 7a03 	vstr	s14, [sp, #12]
 80026d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80026d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80026da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026e2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80026e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80026ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f2:	edcd 7a05 	vstr	s15, [sp, #20]
 80026f6:	f040 8098 	bne.w	800282a <__ieee754_rem_pio2f+0x1ea>
 80026fa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80026fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2302      	movne	r3, #2
 8002708:	4960      	ldr	r1, [pc, #384]	; (800288c <__ieee754_rem_pio2f+0x24c>)
 800270a:	9101      	str	r1, [sp, #4]
 800270c:	2102      	movs	r1, #2
 800270e:	9100      	str	r1, [sp, #0]
 8002710:	a803      	add	r0, sp, #12
 8002712:	4629      	mov	r1, r5
 8002714:	f000 f8cc 	bl	80028b0 <__kernel_rem_pio2f>
 8002718:	2e00      	cmp	r6, #0
 800271a:	dac2      	bge.n	80026a2 <__ieee754_rem_pio2f+0x62>
 800271c:	ed95 7a00 	vldr	s14, [r5]
 8002720:	edd5 7a01 	vldr	s15, [r5, #4]
 8002724:	eeb1 7a47 	vneg.f32	s14, s14
 8002728:	eef1 7a67 	vneg.f32	s15, s15
 800272c:	ed85 7a00 	vstr	s14, [r5]
 8002730:	edc5 7a01 	vstr	s15, [r5, #4]
 8002734:	4240      	negs	r0, r0
 8002736:	e7b4      	b.n	80026a2 <__ieee754_rem_pio2f+0x62>
 8002738:	2200      	movs	r2, #0
 800273a:	ed85 0a00 	vstr	s0, [r5]
 800273e:	6042      	str	r2, [r0, #4]
 8002740:	2000      	movs	r0, #0
 8002742:	e7ae      	b.n	80026a2 <__ieee754_rem_pio2f+0x62>
 8002744:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002748:	edc0 7a01 	vstr	s15, [r0, #4]
 800274c:	edc0 7a00 	vstr	s15, [r0]
 8002750:	e7f6      	b.n	8002740 <__ieee754_rem_pio2f+0x100>
 8002752:	f000 f8a5 	bl	80028a0 <fabsf>
 8002756:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002890 <__ieee754_rem_pio2f+0x250>
 800275a:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8002870 <__ieee754_rem_pio2f+0x230>
 800275e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002762:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002766:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800287c <__ieee754_rem_pio2f+0x23c>
 800276a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800276e:	ee17 0a90 	vmov	r0, s15
 8002772:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002776:	281f      	cmp	r0, #31
 8002778:	eea6 0ac6 	vfms.f32	s0, s13, s12
 800277c:	ee66 7a87 	vmul.f32	s15, s13, s14
 8002780:	eeb1 6a66 	vneg.f32	s12, s13
 8002784:	dc20      	bgt.n	80027c8 <__ieee754_rem_pio2f+0x188>
 8002786:	4a43      	ldr	r2, [pc, #268]	; (8002894 <__ieee754_rem_pio2f+0x254>)
 8002788:	1e41      	subs	r1, r0, #1
 800278a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800278e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002792:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002796:	4293      	cmp	r3, r2
 8002798:	d016      	beq.n	80027c8 <__ieee754_rem_pio2f+0x188>
 800279a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800279e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80027a2:	2e00      	cmp	r6, #0
 80027a4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80027a8:	ed85 7a00 	vstr	s14, [r5]
 80027ac:	ed85 0a01 	vstr	s0, [r5, #4]
 80027b0:	f6bf af77 	bge.w	80026a2 <__ieee754_rem_pio2f+0x62>
 80027b4:	eeb1 7a47 	vneg.f32	s14, s14
 80027b8:	eeb1 0a40 	vneg.f32	s0, s0
 80027bc:	ed85 7a00 	vstr	s14, [r5]
 80027c0:	ed85 0a01 	vstr	s0, [r5, #4]
 80027c4:	4240      	negs	r0, r0
 80027c6:	e76c      	b.n	80026a2 <__ieee754_rem_pio2f+0x62>
 80027c8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80027cc:	15e2      	asrs	r2, r4, #23
 80027ce:	ee17 3a10 	vmov	r3, s14
 80027d2:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 80027d6:	ebc3 53d4 	rsb	r3, r3, r4, lsr #23
 80027da:	2b08      	cmp	r3, #8
 80027dc:	dddf      	ble.n	800279e <__ieee754_rem_pio2f+0x15e>
 80027de:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002878 <__ieee754_rem_pio2f+0x238>
 80027e2:	ed9f 5a27 	vldr	s10, [pc, #156]	; 8002880 <__ieee754_rem_pio2f+0x240>
 80027e6:	eef0 5a40 	vmov.f32	s11, s0
 80027ea:	eee6 5a07 	vfma.f32	s11, s12, s14
 80027ee:	ee70 7a65 	vsub.f32	s15, s0, s11
 80027f2:	eee6 7a07 	vfma.f32	s15, s12, s14
 80027f6:	eed6 7a85 	vfnms.f32	s15, s13, s10
 80027fa:	ee35 7ae7 	vsub.f32	s14, s11, s15
 80027fe:	ee17 3a10 	vmov	r3, s14
 8002802:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8002806:	1ad2      	subs	r2, r2, r3
 8002808:	2a19      	cmp	r2, #25
 800280a:	dd10      	ble.n	800282e <__ieee754_rem_pio2f+0x1ee>
 800280c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002898 <__ieee754_rem_pio2f+0x258>
 8002810:	ed9f 5a22 	vldr	s10, [pc, #136]	; 800289c <__ieee754_rem_pio2f+0x25c>
 8002814:	eeb0 0a65 	vmov.f32	s0, s11
 8002818:	eea6 0a07 	vfma.f32	s0, s12, s14
 800281c:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8002820:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002824:	eed6 7a85 	vfnms.f32	s15, s13, s10
 8002828:	e7b7      	b.n	800279a <__ieee754_rem_pio2f+0x15a>
 800282a:	2303      	movs	r3, #3
 800282c:	e76c      	b.n	8002708 <__ieee754_rem_pio2f+0xc8>
 800282e:	eeb0 0a65 	vmov.f32	s0, s11
 8002832:	e7b4      	b.n	800279e <__ieee754_rem_pio2f+0x15e>
 8002834:	4296      	cmp	r6, r2
 8002836:	ee70 7a27 	vadd.f32	s15, s0, s15
 800283a:	bf09      	itett	eq
 800283c:	ed9f 7a0e 	vldreq	s14, [pc, #56]	; 8002878 <__ieee754_rem_pio2f+0x238>
 8002840:	eddf 6a0e 	vldrne	s13, [pc, #56]	; 800287c <__ieee754_rem_pio2f+0x23c>
 8002844:	eddf 6a0e 	vldreq	s13, [pc, #56]	; 8002880 <__ieee754_rem_pio2f+0x240>
 8002848:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800284c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002850:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002854:	ed80 7a00 	vstr	s14, [r0]
 8002858:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800285c:	edc0 7a01 	vstr	s15, [r0, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	e71d      	b.n	80026a2 <__ieee754_rem_pio2f+0x62>
 8002866:	bf00      	nop
 8002868:	3f490fd8 	.word	0x3f490fd8
 800286c:	4016cbe3 	.word	0x4016cbe3
 8002870:	3fc90f80 	.word	0x3fc90f80
 8002874:	3fc90fd0 	.word	0x3fc90fd0
 8002878:	37354400 	.word	0x37354400
 800287c:	37354443 	.word	0x37354443
 8002880:	2e85a308 	.word	0x2e85a308
 8002884:	43490f80 	.word	0x43490f80
 8002888:	43800000 	.word	0x43800000
 800288c:	080031d0 	.word	0x080031d0
 8002890:	3f22f984 	.word	0x3f22f984
 8002894:	08003150 	.word	0x08003150
 8002898:	2e85a300 	.word	0x2e85a300
 800289c:	248d3132 	.word	0x248d3132

080028a0 <fabsf>:
 80028a0:	ee10 3a10 	vmov	r3, s0
 80028a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028a8:	ee00 3a10 	vmov	s0, r3
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop

080028b0 <__kernel_rem_pio2f>:
 80028b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b4:	ed2d 8b04 	vpush	{d8-d9}
 80028b8:	b0db      	sub	sp, #364	; 0x16c
 80028ba:	460c      	mov	r4, r1
 80028bc:	4681      	mov	r9, r0
 80028be:	4611      	mov	r1, r2
 80028c0:	9868      	ldr	r0, [sp, #416]	; 0x1a0
 80028c2:	4a96      	ldr	r2, [pc, #600]	; (8002b1c <__kernel_rem_pio2f+0x26c>)
 80028c4:	9304      	str	r3, [sp, #16]
 80028c6:	461e      	mov	r6, r3
 80028c8:	4623      	mov	r3, r4
 80028ca:	1d0c      	adds	r4, r1, #4
 80028cc:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 80028d0:	f106 37ff 	add.w	r7, r6, #4294967295
 80028d4:	f2c0 82b0 	blt.w	8002e38 <__kernel_rem_pio2f+0x588>
 80028d8:	1eca      	subs	r2, r1, #3
 80028da:	bf48      	it	mi
 80028dc:	1d0a      	addmi	r2, r1, #4
 80028de:	10d2      	asrs	r2, r2, #3
 80028e0:	9203      	str	r2, [sp, #12]
 80028e2:	3201      	adds	r2, #1
 80028e4:	00d2      	lsls	r2, r2, #3
 80028e6:	9206      	str	r2, [sp, #24]
 80028e8:	9a06      	ldr	r2, [sp, #24]
 80028ea:	9803      	ldr	r0, [sp, #12]
 80028ec:	19ee      	adds	r6, r5, r7
 80028ee:	eba1 0202 	sub.w	r2, r1, r2
 80028f2:	eba0 0007 	sub.w	r0, r0, r7
 80028f6:	d419      	bmi.n	800292c <__kernel_rem_pio2f+0x7c>
 80028f8:	3601      	adds	r6, #1
 80028fa:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002b20 <__kernel_rem_pio2f+0x270>
 80028fe:	f8dd c1a4 	ldr.w	ip, [sp, #420]	; 0x1a4
 8002902:	4406      	add	r6, r0
 8002904:	ac1e      	add	r4, sp, #120	; 0x78
 8002906:	469e      	mov	lr, r3
 8002908:	2800      	cmp	r0, #0
 800290a:	bfa4      	itt	ge
 800290c:	f85c 3020 	ldrge.w	r3, [ip, r0, lsl #2]
 8002910:	ee07 3a90 	vmovge	s15, r3
 8002914:	f100 0001 	add.w	r0, r0, #1
 8002918:	bfac      	ite	ge
 800291a:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 800291e:	eef0 7a47 	vmovlt.f32	s15, s14
 8002922:	42b0      	cmp	r0, r6
 8002924:	ece4 7a01 	vstmia	r4!, {s15}
 8002928:	d1ee      	bne.n	8002908 <__kernel_rem_pio2f+0x58>
 800292a:	4673      	mov	r3, lr
 800292c:	2d00      	cmp	r5, #0
 800292e:	f2c0 82d9 	blt.w	8002ee4 <__kernel_rem_pio2f+0x634>
 8002932:	9804      	ldr	r0, [sp, #16]
 8002934:	ac1e      	add	r4, sp, #120	; 0x78
 8002936:	eb04 0680 	add.w	r6, r4, r0, lsl #2
 800293a:	ea4f 0880 	mov.w	r8, r0, lsl #2
 800293e:	eb05 0e00 	add.w	lr, r5, r0
 8002942:	f50d 7c8c 	add.w	ip, sp, #280	; 0x118
 8002946:	463c      	mov	r4, r7
 8002948:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800294c:	2f00      	cmp	r7, #0
 800294e:	eddf 7a74 	vldr	s15, [pc, #464]	; 8002b20 <__kernel_rem_pio2f+0x270>
 8002952:	db09      	blt.n	8002968 <__kernel_rem_pio2f+0xb8>
 8002954:	46b3      	mov	fp, r6
 8002956:	46ca      	mov	sl, r9
 8002958:	ecfa 6a01 	vldmia	sl!, {s13}
 800295c:	ed3b 7a01 	vldmdb	fp!, {s14}
 8002960:	4582      	cmp	sl, r0
 8002962:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002966:	d1f7      	bne.n	8002958 <__kernel_rem_pio2f+0xa8>
 8002968:	3401      	adds	r4, #1
 800296a:	4574      	cmp	r4, lr
 800296c:	ecec 7a01 	vstmia	ip!, {s15}
 8002970:	f106 0604 	add.w	r6, r6, #4
 8002974:	d1ea      	bne.n	800294c <__kernel_rem_pio2f+0x9c>
 8002976:	f10d 0a28 	add.w	sl, sp, #40	; 0x28
 800297a:	eb0a 0085 	add.w	r0, sl, r5, lsl #2
 800297e:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8002982:	3804      	subs	r0, #4
 8002984:	ed9f 9a68 	vldr	s18, [pc, #416]	; 8002b28 <__kernel_rem_pio2f+0x278>
 8002988:	eddf 8a66 	vldr	s17, [pc, #408]	; 8002b24 <__kernel_rem_pio2f+0x274>
 800298c:	9005      	str	r0, [sp, #20]
 800298e:	eb09 0408 	add.w	r4, r9, r8
 8002992:	46ab      	mov	fp, r5
 8002994:	eb0a 0885 	add.w	r8, sl, r5, lsl #2
 8002998:	ae46      	add	r6, sp, #280	; 0x118
 800299a:	9501      	str	r5, [sp, #4]
 800299c:	4610      	mov	r0, r2
 800299e:	ab5a      	add	r3, sp, #360	; 0x168
 80029a0:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 80029a4:	f1bb 0f00 	cmp.w	fp, #0
 80029a8:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80029ac:	dd16      	ble.n	80029dc <__kernel_rem_pio2f+0x12c>
 80029ae:	eb06 038b 	add.w	r3, r6, fp, lsl #2
 80029b2:	4652      	mov	r2, sl
 80029b4:	ee60 7a09 	vmul.f32	s15, s0, s18
 80029b8:	eeb0 7a40 	vmov.f32	s14, s0
 80029bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029c0:	ed73 6a01 	vldmdb	r3!, {s13}
 80029c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029c8:	42b3      	cmp	r3, r6
 80029ca:	eea7 7ae8 	vfms.f32	s14, s15, s17
 80029ce:	ee37 0aa6 	vadd.f32	s0, s15, s13
 80029d2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80029d6:	eca2 7a01 	vstmia	r2!, {s14}
 80029da:	d1eb      	bne.n	80029b4 <__kernel_rem_pio2f+0x104>
 80029dc:	9002      	str	r0, [sp, #8]
 80029de:	f000 faa5 	bl	8002f2c <scalbnf>
 80029e2:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 80029e6:	eeb0 8a40 	vmov.f32	s16, s0
 80029ea:	ee20 0a27 	vmul.f32	s0, s0, s15
 80029ee:	f000 fb0f 	bl	8003010 <floorf>
 80029f2:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80029f6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80029fa:	9802      	ldr	r0, [sp, #8]
 80029fc:	2800      	cmp	r0, #0
 80029fe:	eefd 9ac8 	vcvt.s32.f32	s19, s16
 8002a02:	eef8 7ae9 	vcvt.f32.s32	s15, s19
 8002a06:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002a0a:	dd6e      	ble.n	8002aea <__kernel_rem_pio2f+0x23a>
 8002a0c:	f10b 3cff 	add.w	ip, fp, #4294967295
 8002a10:	f1c0 0308 	rsb	r3, r0, #8
 8002a14:	f85a 202c 	ldr.w	r2, [sl, ip, lsl #2]
 8002a18:	fa42 f503 	asr.w	r5, r2, r3
 8002a1c:	fa05 f303 	lsl.w	r3, r5, r3
 8002a20:	1ad2      	subs	r2, r2, r3
 8002a22:	f1c0 0107 	rsb	r1, r0, #7
 8002a26:	ee19 3a90 	vmov	r3, s19
 8002a2a:	fa42 f101 	asr.w	r1, r2, r1
 8002a2e:	442b      	add	r3, r5
 8002a30:	2900      	cmp	r1, #0
 8002a32:	f84a 202c 	str.w	r2, [sl, ip, lsl #2]
 8002a36:	ee09 3a90 	vmov	s19, r3
 8002a3a:	f300 814b 	bgt.w	8002cd4 <__kernel_rem_pio2f+0x424>
 8002a3e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a46:	f040 80ba 	bne.w	8002bbe <__kernel_rem_pio2f+0x30e>
 8002a4a:	9b01      	ldr	r3, [sp, #4]
 8002a4c:	459b      	cmp	fp, r3
 8002a4e:	dd0b      	ble.n	8002a68 <__kernel_rem_pio2f+0x1b8>
 8002a50:	eb0a 038b 	add.w	r3, sl, fp, lsl #2
 8002a54:	2200      	movs	r2, #0
 8002a56:	f853 5d04 	ldr.w	r5, [r3, #-4]!
 8002a5a:	4543      	cmp	r3, r8
 8002a5c:	ea42 0205 	orr.w	r2, r2, r5
 8002a60:	d1f9      	bne.n	8002a56 <__kernel_rem_pio2f+0x1a6>
 8002a62:	2a00      	cmp	r2, #0
 8002a64:	f040 8154 	bne.w	8002d10 <__kernel_rem_pio2f+0x460>
 8002a68:	9b01      	ldr	r3, [sp, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f040 8144 	bne.w	8002cfe <__kernel_rem_pio2f+0x44e>
 8002a76:	9b05      	ldr	r3, [sp, #20]
 8002a78:	2101      	movs	r1, #1
 8002a7a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002a7e:	3101      	adds	r1, #1
 8002a80:	2a00      	cmp	r2, #0
 8002a82:	d0fa      	beq.n	8002a7a <__kernel_rem_pio2f+0x1ca>
 8002a84:	f10b 0301 	add.w	r3, fp, #1
 8002a88:	4459      	add	r1, fp
 8002a8a:	469c      	mov	ip, r3
 8002a8c:	9d03      	ldr	r5, [sp, #12]
 8002a8e:	9a04      	ldr	r2, [sp, #16]
 8002a90:	eb05 0e03 	add.w	lr, r5, r3
 8002a94:	f10e 4e80 	add.w	lr, lr, #1073741824	; 0x40000000
 8002a98:	9d69      	ldr	r5, [sp, #420]	; 0x1a4
 8002a9a:	445a      	add	r2, fp
 8002a9c:	f10e 3eff 	add.w	lr, lr, #4294967295
 8002aa0:	eb06 0b83 	add.w	fp, r6, r3, lsl #2
 8002aa4:	ab1e      	add	r3, sp, #120	; 0x78
 8002aa6:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 8002aaa:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8002aae:	edde 7a01 	vldr	s15, [lr, #4]
 8002ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab6:	2f00      	cmp	r7, #0
 8002ab8:	f10e 0e04 	add.w	lr, lr, #4
 8002abc:	ece5 7a01 	vstmia	r5!, {s15}
 8002ac0:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002b20 <__kernel_rem_pio2f+0x270>
 8002ac4:	db09      	blt.n	8002ada <__kernel_rem_pio2f+0x22a>
 8002ac6:	462a      	mov	r2, r5
 8002ac8:	464b      	mov	r3, r9
 8002aca:	ecf3 6a01 	vldmia	r3!, {s13}
 8002ace:	ed32 7a01 	vldmdb	r2!, {s14}
 8002ad2:	42a3      	cmp	r3, r4
 8002ad4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002ad8:	d1f7      	bne.n	8002aca <__kernel_rem_pio2f+0x21a>
 8002ada:	f10c 0c01 	add.w	ip, ip, #1
 8002ade:	4561      	cmp	r1, ip
 8002ae0:	eceb 7a01 	vstmia	fp!, {s15}
 8002ae4:	dae3      	bge.n	8002aae <__kernel_rem_pio2f+0x1fe>
 8002ae6:	468b      	mov	fp, r1
 8002ae8:	e759      	b.n	800299e <__kernel_rem_pio2f+0xee>
 8002aea:	f040 80e9 	bne.w	8002cc0 <__kernel_rem_pio2f+0x410>
 8002aee:	f10b 33ff 	add.w	r3, fp, #4294967295
 8002af2:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
 8002af6:	11c9      	asrs	r1, r1, #7
 8002af8:	2900      	cmp	r1, #0
 8002afa:	dda0      	ble.n	8002a3e <__kernel_rem_pio2f+0x18e>
 8002afc:	ee19 3a90 	vmov	r3, s19
 8002b00:	f1bb 0f00 	cmp.w	fp, #0
 8002b04:	f103 0301 	add.w	r3, r3, #1
 8002b08:	ee09 3a90 	vmov	s19, r3
 8002b0c:	f340 81ee 	ble.w	8002eec <__kernel_rem_pio2f+0x63c>
 8002b10:	2500      	movs	r5, #0
 8002b12:	46d4      	mov	ip, sl
 8002b14:	462a      	mov	r2, r5
 8002b16:	9102      	str	r1, [sp, #8]
 8002b18:	4686      	mov	lr, r0
 8002b1a:	e019      	b.n	8002b50 <__kernel_rem_pio2f+0x2a0>
 8002b1c:	08003514 	.word	0x08003514
 8002b20:	00000000 	.word	0x00000000
 8002b24:	43800000 	.word	0x43800000
 8002b28:	3b800000 	.word	0x3b800000
 8002b2c:	3501      	adds	r5, #1
 8002b2e:	45ab      	cmp	fp, r5
 8002b30:	f841 0c04 	str.w	r0, [r1, #-4]
 8002b34:	f340 80e8 	ble.w	8002d08 <__kernel_rem_pio2f+0x458>
 8002b38:	680b      	ldr	r3, [r1, #0]
 8002b3a:	f10c 0c08 	add.w	ip, ip, #8
 8002b3e:	3501      	adds	r5, #1
 8002b40:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8002b44:	45ab      	cmp	fp, r5
 8002b46:	f04f 0201 	mov.w	r2, #1
 8002b4a:	f84c 3c04 	str.w	r3, [ip, #-4]
 8002b4e:	dd0d      	ble.n	8002b6c <__kernel_rem_pio2f+0x2bc>
 8002b50:	4661      	mov	r1, ip
 8002b52:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b56:	2a00      	cmp	r2, #0
 8002b58:	f040 80b0 	bne.w	8002cbc <__kernel_rem_pio2f+0x40c>
 8002b5c:	f5c3 7080 	rsb	r0, r3, #256	; 0x100
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e3      	bne.n	8002b2c <__kernel_rem_pio2f+0x27c>
 8002b64:	3501      	adds	r5, #1
 8002b66:	45ab      	cmp	fp, r5
 8002b68:	468c      	mov	ip, r1
 8002b6a:	dcf1      	bgt.n	8002b50 <__kernel_rem_pio2f+0x2a0>
 8002b6c:	9902      	ldr	r1, [sp, #8]
 8002b6e:	4670      	mov	r0, lr
 8002b70:	2800      	cmp	r0, #0
 8002b72:	dd0c      	ble.n	8002b8e <__kernel_rem_pio2f+0x2de>
 8002b74:	2801      	cmp	r0, #1
 8002b76:	f000 80b9 	beq.w	8002cec <__kernel_rem_pio2f+0x43c>
 8002b7a:	2802      	cmp	r0, #2
 8002b7c:	d107      	bne.n	8002b8e <__kernel_rem_pio2f+0x2de>
 8002b7e:	f10b 35ff 	add.w	r5, fp, #4294967295
 8002b82:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
 8002b86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b8a:	f84a 3025 	str.w	r3, [sl, r5, lsl #2]
 8002b8e:	2902      	cmp	r1, #2
 8002b90:	f47f af55 	bne.w	8002a3e <__kernel_rem_pio2f+0x18e>
 8002b94:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002b98:	ee30 8a48 	vsub.f32	s16, s0, s16
 8002b9c:	2a00      	cmp	r2, #0
 8002b9e:	f43f af4e 	beq.w	8002a3e <__kernel_rem_pio2f+0x18e>
 8002ba2:	9109      	str	r1, [sp, #36]	; 0x24
 8002ba4:	9002      	str	r0, [sp, #8]
 8002ba6:	f000 f9c1 	bl	8002f2c <scalbnf>
 8002baa:	ee38 8a40 	vsub.f32	s16, s16, s0
 8002bae:	9802      	ldr	r0, [sp, #8]
 8002bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002bb2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bba:	f43f af46 	beq.w	8002a4a <__kernel_rem_pio2f+0x19a>
 8002bbe:	9b07      	ldr	r3, [sp, #28]
 8002bc0:	9d01      	ldr	r5, [sp, #4]
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	4688      	mov	r8, r1
 8002bc6:	9b06      	ldr	r3, [sp, #24]
 8002bc8:	9908      	ldr	r1, [sp, #32]
 8002bca:	9002      	str	r0, [sp, #8]
 8002bcc:	eeb0 0a48 	vmov.f32	s0, s16
 8002bd0:	1a58      	subs	r0, r3, r1
 8002bd2:	f000 f9ab 	bl	8002f2c <scalbnf>
 8002bd6:	ed5f 6a2d 	vldr	s13, [pc, #-180]	; 8002b24 <__kernel_rem_pio2f+0x274>
 8002bda:	eeb4 0ae6 	vcmpe.f32	s0, s13
 8002bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be2:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 8002be6:	eef0 7a40 	vmov.f32	s15, s0
 8002bea:	f2c0 814d 	blt.w	8002e88 <__kernel_rem_pio2f+0x5d8>
 8002bee:	ed1f 7a32 	vldr	s14, [pc, #-200]	; 8002b28 <__kernel_rem_pio2f+0x278>
 8002bf2:	ee20 7a07 	vmul.f32	s14, s0, s14
 8002bf6:	f10b 0401 	add.w	r4, fp, #1
 8002bfa:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002bfe:	3208      	adds	r2, #8
 8002c00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002c04:	eee7 7a66 	vfms.f32	s15, s14, s13
 8002c08:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002c0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c10:	ee17 1a90 	vmov	r1, s15
 8002c14:	f84a 102b 	str.w	r1, [sl, fp, lsl #2]
 8002c18:	ee17 1a10 	vmov	r1, s14
 8002c1c:	f84a 1024 	str.w	r1, [sl, r4, lsl #2]
 8002c20:	4610      	mov	r0, r2
 8002c22:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002c26:	9301      	str	r3, [sp, #4]
 8002c28:	f000 f980 	bl	8002f2c <scalbnf>
 8002c2c:	2c00      	cmp	r4, #0
 8002c2e:	9b01      	ldr	r3, [sp, #4]
 8002c30:	eeb0 7a40 	vmov.f32	s14, s0
 8002c34:	f2c0 814c 	blt.w	8002ed0 <__kernel_rem_pio2f+0x620>
 8002c38:	1c60      	adds	r0, r4, #1
 8002c3a:	ae46      	add	r6, sp, #280	; 0x118
 8002c3c:	ed5f 6a46 	vldr	s13, [pc, #-280]	; 8002b28 <__kernel_rem_pio2f+0x278>
 8002c40:	0081      	lsls	r1, r0, #2
 8002c42:	eb0a 0280 	add.w	r2, sl, r0, lsl #2
 8002c46:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8002c4a:	ed72 7a01 	vldmdb	r2!, {s15}
 8002c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c52:	4552      	cmp	r2, sl
 8002c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c58:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002c5c:	ed60 7a01 	vstmdb	r0!, {s15}
 8002c60:	d1f3      	bne.n	8002c4a <__kernel_rem_pio2f+0x39a>
 8002c62:	1f0a      	subs	r2, r1, #4
 8002c64:	a846      	add	r0, sp, #280	; 0x118
 8002c66:	2d00      	cmp	r5, #0
 8002c68:	eb00 0702 	add.w	r7, r0, r2
 8002c6c:	f04f 0600 	mov.w	r6, #0
 8002c70:	469c      	mov	ip, r3
 8002c72:	db20      	blt.n	8002cb6 <__kernel_rem_pio2f+0x406>
 8002c74:	4bab      	ldr	r3, [pc, #684]	; (8002f24 <__kernel_rem_pio2f+0x674>)
 8002c76:	eddf 7aac 	vldr	s15, [pc, #688]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002c7a:	4638      	mov	r0, r7
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	e001      	b.n	8002c84 <__kernel_rem_pio2f+0x3d4>
 8002c80:	42b2      	cmp	r2, r6
 8002c82:	dc08      	bgt.n	8002c96 <__kernel_rem_pio2f+0x3e6>
 8002c84:	ecf3 6a01 	vldmia	r3!, {s13}
 8002c88:	ecb0 7a01 	vldmia	r0!, {s14}
 8002c8c:	3201      	adds	r2, #1
 8002c8e:	4295      	cmp	r5, r2
 8002c90:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002c94:	daf4      	bge.n	8002c80 <__kernel_rem_pio2f+0x3d0>
 8002c96:	ab5a      	add	r3, sp, #360	; 0x168
 8002c98:	eb03 0286 	add.w	r2, r3, r6, lsl #2
 8002c9c:	42a6      	cmp	r6, r4
 8002c9e:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 8002ca2:	ea4f 0086 	mov.w	r0, r6, lsl #2
 8002ca6:	f106 0201 	add.w	r2, r6, #1
 8002caa:	f1a7 0704 	sub.w	r7, r7, #4
 8002cae:	d047      	beq.n	8002d40 <__kernel_rem_pio2f+0x490>
 8002cb0:	2d00      	cmp	r5, #0
 8002cb2:	4616      	mov	r6, r2
 8002cb4:	dade      	bge.n	8002c74 <__kernel_rem_pio2f+0x3c4>
 8002cb6:	eddf 7a9c 	vldr	s15, [pc, #624]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002cba:	e7ec      	b.n	8002c96 <__kernel_rem_pio2f+0x3e6>
 8002cbc:	468c      	mov	ip, r1
 8002cbe:	e73e      	b.n	8002b3e <__kernel_rem_pio2f+0x28e>
 8002cc0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002cc4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ccc:	f280 80a2 	bge.w	8002e14 <__kernel_rem_pio2f+0x564>
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	e6b4      	b.n	8002a3e <__kernel_rem_pio2f+0x18e>
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	f1bb 0f00 	cmp.w	fp, #0
 8002cda:	ee09 3a90 	vmov	s19, r3
 8002cde:	bfd8      	it	le
 8002ce0:	2200      	movle	r2, #0
 8002ce2:	f73f af15 	bgt.w	8002b10 <__kernel_rem_pio2f+0x260>
 8002ce6:	2801      	cmp	r0, #1
 8002ce8:	f47f af47 	bne.w	8002b7a <__kernel_rem_pio2f+0x2ca>
 8002cec:	f10b 35ff 	add.w	r5, fp, #4294967295
 8002cf0:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
 8002cf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cf8:	f84a 3025 	str.w	r3, [sl, r5, lsl #2]
 8002cfc:	e747      	b.n	8002b8e <__kernel_rem_pio2f+0x2de>
 8002cfe:	f10b 0301 	add.w	r3, fp, #1
 8002d02:	469c      	mov	ip, r3
 8002d04:	4619      	mov	r1, r3
 8002d06:	e6c1      	b.n	8002a8c <__kernel_rem_pio2f+0x1dc>
 8002d08:	9902      	ldr	r1, [sp, #8]
 8002d0a:	4670      	mov	r0, lr
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	e72f      	b.n	8002b70 <__kernel_rem_pio2f+0x2c0>
 8002d10:	f10b 34ff 	add.w	r4, fp, #4294967295
 8002d14:	4688      	mov	r8, r1
 8002d16:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8002d1a:	9d01      	ldr	r5, [sp, #4]
 8002d1c:	9b07      	ldr	r3, [sp, #28]
 8002d1e:	f1a0 0208 	sub.w	r2, r0, #8
 8002d22:	2900      	cmp	r1, #0
 8002d24:	f47f af7c 	bne.w	8002c20 <__kernel_rem_pio2f+0x370>
 8002d28:	f10b 4180 	add.w	r1, fp, #1073741824	; 0x40000000
 8002d2c:	3901      	subs	r1, #1
 8002d2e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8002d32:	f851 0d04 	ldr.w	r0, [r1, #-4]!
 8002d36:	3c01      	subs	r4, #1
 8002d38:	3a08      	subs	r2, #8
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d0f9      	beq.n	8002d32 <__kernel_rem_pio2f+0x482>
 8002d3e:	e76f      	b.n	8002c20 <__kernel_rem_pio2f+0x370>
 8002d40:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 8002d42:	2a02      	cmp	r2, #2
 8002d44:	4663      	mov	r3, ip
 8002d46:	dc1b      	bgt.n	8002d80 <__kernel_rem_pio2f+0x4d0>
 8002d48:	2a00      	cmp	r2, #0
 8002d4a:	dc7a      	bgt.n	8002e42 <__kernel_rem_pio2f+0x592>
 8002d4c:	d10f      	bne.n	8002d6e <__kernel_rem_pio2f+0x4be>
 8002d4e:	aa32      	add	r2, sp, #200	; 0xc8
 8002d50:	eddf 7a75 	vldr	s15, [pc, #468]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002d54:	4411      	add	r1, r2
 8002d56:	ed31 7a01 	vldmdb	r1!, {s14}
 8002d5a:	4291      	cmp	r1, r2
 8002d5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d60:	d1f9      	bne.n	8002d56 <__kernel_rem_pio2f+0x4a6>
 8002d62:	4642      	mov	r2, r8
 8002d64:	b10a      	cbz	r2, 8002d6a <__kernel_rem_pio2f+0x4ba>
 8002d66:	eef1 7a67 	vneg.f32	s15, s15
 8002d6a:	edc3 7a00 	vstr	s15, [r3]
 8002d6e:	ee19 3a90 	vmov	r3, s19
 8002d72:	f003 0007 	and.w	r0, r3, #7
 8002d76:	b05b      	add	sp, #364	; 0x16c
 8002d78:	ecbd 8b04 	vpop	{d8-d9}
 8002d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d80:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 8002d82:	2a03      	cmp	r2, #3
 8002d84:	d1f3      	bne.n	8002d6e <__kernel_rem_pio2f+0x4be>
 8002d86:	2c00      	cmp	r4, #0
 8002d88:	f000 80bc 	beq.w	8002f04 <__kernel_rem_pio2f+0x654>
 8002d8c:	a932      	add	r1, sp, #200	; 0xc8
 8002d8e:	180d      	adds	r5, r1, r0
 8002d90:	ed95 7a00 	vldr	s14, [r5]
 8002d94:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8002d98:	00a7      	lsls	r7, r4, #2
 8002d9a:	4606      	mov	r6, r0
 8002d9c:	ed56 7a01 	vldr	s15, [r6, #-4]
 8002da0:	eef0 6a47 	vmov.f32	s13, s14
 8002da4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002da8:	4632      	mov	r2, r6
 8002daa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dae:	3e04      	subs	r6, #4
 8002db0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002db4:	42b1      	cmp	r1, r6
 8002db6:	edc2 7a00 	vstr	s15, [r2]
 8002dba:	ed02 7a01 	vstr	s14, [r2, #-4]
 8002dbe:	d1ed      	bne.n	8002d9c <__kernel_rem_pio2f+0x4ec>
 8002dc0:	2c01      	cmp	r4, #1
 8002dc2:	f000 809f 	beq.w	8002f04 <__kernel_rem_pio2f+0x654>
 8002dc6:	ed95 7a00 	vldr	s14, [r5]
 8002dca:	ed70 7a01 	vldmdb	r0!, {s15}
 8002dce:	eef0 6a47 	vmov.f32	s13, s14
 8002dd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dd6:	4282      	cmp	r2, r0
 8002dd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ddc:	ed80 7a00 	vstr	s14, [r0]
 8002de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002de4:	edc0 7a01 	vstr	s15, [r0, #4]
 8002de8:	d1ef      	bne.n	8002dca <__kernel_rem_pio2f+0x51a>
 8002dea:	1d38      	adds	r0, r7, #4
 8002dec:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002df0:	4401      	add	r1, r0
 8002df2:	3204      	adds	r2, #4
 8002df4:	ed31 7a01 	vldmdb	r1!, {s14}
 8002df8:	428a      	cmp	r2, r1
 8002dfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dfe:	d1f9      	bne.n	8002df4 <__kernel_rem_pio2f+0x544>
 8002e00:	4642      	mov	r2, r8
 8002e02:	2a00      	cmp	r2, #0
 8002e04:	d148      	bne.n	8002e98 <__kernel_rem_pio2f+0x5e8>
 8002e06:	9932      	ldr	r1, [sp, #200]	; 0xc8
 8002e08:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8002e0a:	6019      	str	r1, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002e12:	e7ac      	b.n	8002d6e <__kernel_rem_pio2f+0x4be>
 8002e14:	ee19 3a90 	vmov	r3, s19
 8002e18:	f1bb 0f00 	cmp.w	fp, #0
 8002e1c:	f103 0301 	add.w	r3, r3, #1
 8002e20:	ee09 3a90 	vmov	s19, r3
 8002e24:	bfc8      	it	gt
 8002e26:	2102      	movgt	r1, #2
 8002e28:	f73f ae72 	bgt.w	8002b10 <__kernel_rem_pio2f+0x260>
 8002e2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002e30:	ee37 8ac8 	vsub.f32	s16, s15, s16
 8002e34:	2102      	movs	r1, #2
 8002e36:	e602      	b.n	8002a3e <__kernel_rem_pio2f+0x18e>
 8002e38:	2208      	movs	r2, #8
 8002e3a:	9206      	str	r2, [sp, #24]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	9203      	str	r2, [sp, #12]
 8002e40:	e552      	b.n	80028e8 <__kernel_rem_pio2f+0x38>
 8002e42:	aa32      	add	r2, sp, #200	; 0xc8
 8002e44:	eddf 7a38 	vldr	s15, [pc, #224]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002e48:	4411      	add	r1, r2
 8002e4a:	ed31 7a01 	vldmdb	r1!, {s14}
 8002e4e:	428a      	cmp	r2, r1
 8002e50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e54:	d1f9      	bne.n	8002e4a <__kernel_rem_pio2f+0x59a>
 8002e56:	4642      	mov	r2, r8
 8002e58:	bb7a      	cbnz	r2, 8002eba <__kernel_rem_pio2f+0x60a>
 8002e5a:	ed9d 7a32 	vldr	s14, [sp, #200]	; 0xc8
 8002e5e:	edc3 7a00 	vstr	s15, [r3]
 8002e62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e66:	b164      	cbz	r4, 8002e82 <__kernel_rem_pio2f+0x5d2>
 8002e68:	a933      	add	r1, sp, #204	; 0xcc
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	ecb1 7a01 	vldmia	r1!, {s14}
 8002e70:	3201      	adds	r2, #1
 8002e72:	4294      	cmp	r4, r2
 8002e74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e78:	daf8      	bge.n	8002e6c <__kernel_rem_pio2f+0x5bc>
 8002e7a:	4642      	mov	r2, r8
 8002e7c:	b10a      	cbz	r2, 8002e82 <__kernel_rem_pio2f+0x5d2>
 8002e7e:	eef1 7a67 	vneg.f32	s15, s15
 8002e82:	edc3 7a01 	vstr	s15, [r3, #4]
 8002e86:	e772      	b.n	8002d6e <__kernel_rem_pio2f+0x4be>
 8002e88:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002e8c:	465c      	mov	r4, fp
 8002e8e:	ee17 1a90 	vmov	r1, s15
 8002e92:	f84a 102b 	str.w	r1, [sl, fp, lsl #2]
 8002e96:	e6c3      	b.n	8002c20 <__kernel_rem_pio2f+0x370>
 8002e98:	eddd 6a32 	vldr	s13, [sp, #200]	; 0xc8
 8002e9c:	ed9d 7a33 	vldr	s14, [sp, #204]	; 0xcc
 8002ea0:	eef1 6a66 	vneg.f32	s13, s13
 8002ea4:	eeb1 7a47 	vneg.f32	s14, s14
 8002ea8:	eef1 7a67 	vneg.f32	s15, s15
 8002eac:	edc3 6a00 	vstr	s13, [r3]
 8002eb0:	ed83 7a01 	vstr	s14, [r3, #4]
 8002eb4:	edc3 7a02 	vstr	s15, [r3, #8]
 8002eb8:	e759      	b.n	8002d6e <__kernel_rem_pio2f+0x4be>
 8002eba:	eddd 6a32 	vldr	s13, [sp, #200]	; 0xc8
 8002ebe:	eeb1 7a67 	vneg.f32	s14, s15
 8002ec2:	ed83 7a00 	vstr	s14, [r3]
 8002ec6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002eca:	2c00      	cmp	r4, #0
 8002ecc:	d1cc      	bne.n	8002e68 <__kernel_rem_pio2f+0x5b8>
 8002ece:	e7d6      	b.n	8002e7e <__kernel_rem_pio2f+0x5ce>
 8002ed0:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 8002ed2:	2a02      	cmp	r2, #2
 8002ed4:	dc12      	bgt.n	8002efc <__kernel_rem_pio2f+0x64c>
 8002ed6:	2a00      	cmp	r2, #0
 8002ed8:	dc17      	bgt.n	8002f0a <__kernel_rem_pio2f+0x65a>
 8002eda:	f47f af48 	bne.w	8002d6e <__kernel_rem_pio2f+0x4be>
 8002ede:	eddf 7a12 	vldr	s15, [pc, #72]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002ee2:	e73e      	b.n	8002d62 <__kernel_rem_pio2f+0x4b2>
 8002ee4:	9804      	ldr	r0, [sp, #16]
 8002ee6:	ea4f 0880 	mov.w	r8, r0, lsl #2
 8002eea:	e544      	b.n	8002976 <__kernel_rem_pio2f+0xc6>
 8002eec:	2902      	cmp	r1, #2
 8002eee:	f47f ada6 	bne.w	8002a3e <__kernel_rem_pio2f+0x18e>
 8002ef2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002ef6:	ee37 8ac8 	vsub.f32	s16, s15, s16
 8002efa:	e5a0      	b.n	8002a3e <__kernel_rem_pio2f+0x18e>
 8002efc:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 8002efe:	2a03      	cmp	r2, #3
 8002f00:	f47f af35 	bne.w	8002d6e <__kernel_rem_pio2f+0x4be>
 8002f04:	eddf 7a08 	vldr	s15, [pc, #32]	; 8002f28 <__kernel_rem_pio2f+0x678>
 8002f08:	e77a      	b.n	8002e00 <__kernel_rem_pio2f+0x550>
 8002f0a:	4642      	mov	r2, r8
 8002f0c:	b922      	cbnz	r2, 8002f18 <__kernel_rem_pio2f+0x668>
 8002f0e:	2200      	movs	r2, #0
 8002f10:	eddd 7a32 	vldr	s15, [sp, #200]	; 0xc8
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	e7b4      	b.n	8002e82 <__kernel_rem_pio2f+0x5d2>
 8002f18:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f1c:	eddd 7a32 	vldr	s15, [sp, #200]	; 0xc8
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	e7ac      	b.n	8002e7e <__kernel_rem_pio2f+0x5ce>
 8002f24:	080034e8 	.word	0x080034e8
 8002f28:	00000000 	.word	0x00000000

08002f2c <scalbnf>:
 8002f2c:	ee10 3a10 	vmov	r3, s0
 8002f30:	f033 4100 	bics.w	r1, r3, #2147483648	; 0x80000000
 8002f34:	461a      	mov	r2, r3
 8002f36:	d027      	beq.n	8002f88 <scalbnf+0x5c>
 8002f38:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8002f3c:	d221      	bcs.n	8002f82 <scalbnf+0x56>
 8002f3e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8002f42:	d122      	bne.n	8002f8a <scalbnf+0x5e>
 8002f44:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8002ff4 <scalbnf+0xc8>
 8002f48:	4a2b      	ldr	r2, [pc, #172]	; (8002ff8 <scalbnf+0xcc>)
 8002f4a:	ee60 7a27 	vmul.f32	s15, s0, s15
 8002f4e:	4290      	cmp	r0, r2
 8002f50:	ee17 3a90 	vmov	r3, s15
 8002f54:	db33      	blt.n	8002fbe <scalbnf+0x92>
 8002f56:	f24c 3c50 	movw	ip, #50000	; 0xc350
 8002f5a:	f3c3 51c7 	ubfx	r1, r3, #23, #8
 8002f5e:	4560      	cmp	r0, ip
 8002f60:	461a      	mov	r2, r3
 8002f62:	f1a1 0119 	sub.w	r1, r1, #25
 8002f66:	dd16      	ble.n	8002f96 <scalbnf+0x6a>
 8002f68:	eddf 7a24 	vldr	s15, [pc, #144]	; 8002ffc <scalbnf+0xd0>
 8002f6c:	eddf 6a24 	vldr	s13, [pc, #144]	; 8003000 <scalbnf+0xd4>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	eeb0 7a67 	vmov.f32	s14, s15
 8002f76:	bfb8      	it	lt
 8002f78:	eef0 7a66 	vmovlt.f32	s15, s13
 8002f7c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8002f80:	4770      	bx	lr
 8002f82:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002f86:	4770      	bx	lr
 8002f88:	4770      	bx	lr
 8002f8a:	f24c 3c50 	movw	ip, #50000	; 0xc350
 8002f8e:	4560      	cmp	r0, ip
 8002f90:	ea4f 51d1 	mov.w	r1, r1, lsr #23
 8002f94:	dce8      	bgt.n	8002f68 <scalbnf+0x3c>
 8002f96:	4401      	add	r1, r0
 8002f98:	29fe      	cmp	r1, #254	; 0xfe
 8002f9a:	dce5      	bgt.n	8002f68 <scalbnf+0x3c>
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	dc15      	bgt.n	8002fcc <scalbnf+0xa0>
 8002fa0:	f111 0f16 	cmn.w	r1, #22
 8002fa4:	db19      	blt.n	8002fda <scalbnf+0xae>
 8002fa6:	3119      	adds	r1, #25
 8002fa8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8002fac:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8002fb0:	ee07 2a90 	vmov	s15, r2
 8002fb4:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8003004 <scalbnf+0xd8>
 8002fb8:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002fbc:	4770      	bx	lr
 8002fbe:	eddf 7a12 	vldr	s15, [pc, #72]	; 8003008 <scalbnf+0xdc>
 8002fc2:	ee07 3a10 	vmov	s14, r3
 8002fc6:	ee27 0a27 	vmul.f32	s0, s14, s15
 8002fca:	4770      	bx	lr
 8002fcc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8002fd0:	ea42 53c1 	orr.w	r3, r2, r1, lsl #23
 8002fd4:	ee00 3a10 	vmov	s0, r3
 8002fd8:	4770      	bx	lr
 8002fda:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8003008 <scalbnf+0xdc>
 8002fde:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800300c <scalbnf+0xe0>
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	eeb0 7a67 	vmov.f32	s14, s15
 8002fe8:	bfb8      	it	lt
 8002fea:	eef0 7a66 	vmovlt.f32	s15, s13
 8002fee:	ee27 0a87 	vmul.f32	s0, s15, s14
 8002ff2:	4770      	bx	lr
 8002ff4:	4c000000 	.word	0x4c000000
 8002ff8:	ffff3cb0 	.word	0xffff3cb0
 8002ffc:	7149f2ca 	.word	0x7149f2ca
 8003000:	f149f2ca 	.word	0xf149f2ca
 8003004:	33000000 	.word	0x33000000
 8003008:	0da24260 	.word	0x0da24260
 800300c:	8da24260 	.word	0x8da24260

08003010 <floorf>:
 8003010:	ee10 2a10 	vmov	r2, s0
 8003014:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8003018:	3b7f      	subs	r3, #127	; 0x7f
 800301a:	2b16      	cmp	r3, #22
 800301c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8003020:	dc29      	bgt.n	8003076 <floorf+0x66>
 8003022:	2b00      	cmp	r3, #0
 8003024:	4610      	mov	r0, r2
 8003026:	db18      	blt.n	800305a <floorf+0x4a>
 8003028:	491a      	ldr	r1, [pc, #104]	; (8003094 <floorf+0x84>)
 800302a:	4119      	asrs	r1, r3
 800302c:	420a      	tst	r2, r1
 800302e:	d021      	beq.n	8003074 <floorf+0x64>
 8003030:	eddf 7a19 	vldr	s15, [pc, #100]	; 8003098 <floorf+0x88>
 8003034:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003038:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800303c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003040:	dd18      	ble.n	8003074 <floorf+0x64>
 8003042:	2a00      	cmp	r2, #0
 8003044:	da04      	bge.n	8003050 <floorf+0x40>
 8003046:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800304a:	fa42 f303 	asr.w	r3, r2, r3
 800304e:	4418      	add	r0, r3
 8003050:	ea20 0301 	bic.w	r3, r0, r1
 8003054:	ee00 3a10 	vmov	s0, r3
 8003058:	4770      	bx	lr
 800305a:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8003098 <floorf+0x88>
 800305e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003062:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306a:	dd03      	ble.n	8003074 <floorf+0x64>
 800306c:	2a00      	cmp	r2, #0
 800306e:	db08      	blt.n	8003082 <floorf+0x72>
 8003070:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800309c <floorf+0x8c>
 8003074:	4770      	bx	lr
 8003076:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800307a:	d3fb      	bcc.n	8003074 <floorf+0x64>
 800307c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003080:	4770      	bx	lr
 8003082:	eddf 7a07 	vldr	s15, [pc, #28]	; 80030a0 <floorf+0x90>
 8003086:	2900      	cmp	r1, #0
 8003088:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800308c:	bf08      	it	eq
 800308e:	eeb0 0a67 	vmoveq.f32	s0, s15
 8003092:	4770      	bx	lr
 8003094:	007fffff 	.word	0x007fffff
 8003098:	7149f2ca 	.word	0x7149f2ca
 800309c:	00000000 	.word	0x00000000
 80030a0:	80000000 	.word	0x80000000

080030a4 <__aeabi_f2lz>:
 80030a4:	ee07 0a90 	vmov	s15, r0
 80030a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b0:	d401      	bmi.n	80030b6 <__aeabi_f2lz+0x12>
 80030b2:	f000 b80b 	b.w	80030cc <__aeabi_f2ulz>
 80030b6:	eef1 7a67 	vneg.f32	s15, s15
 80030ba:	b508      	push	{r3, lr}
 80030bc:	ee17 0a90 	vmov	r0, s15
 80030c0:	f000 f804 	bl	80030cc <__aeabi_f2ulz>
 80030c4:	4240      	negs	r0, r0
 80030c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80030ca:	bd08      	pop	{r3, pc}

080030cc <__aeabi_f2ulz>:
 80030cc:	b5d0      	push	{r4, r6, r7, lr}
 80030ce:	f7fd fc1f 	bl	8000910 <__aeabi_f2d>
 80030d2:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <__aeabi_f2ulz+0x38>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	4606      	mov	r6, r0
 80030d8:	460f      	mov	r7, r1
 80030da:	f7fd f98b 	bl	80003f4 <__aeabi_dmul>
 80030de:	f7fd fc6f 	bl	80009c0 <__aeabi_d2uiz>
 80030e2:	4604      	mov	r4, r0
 80030e4:	f7fd fbf2 	bl	80008cc <__aeabi_ui2d>
 80030e8:	4b07      	ldr	r3, [pc, #28]	; (8003108 <__aeabi_f2ulz+0x3c>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	f7fd f982 	bl	80003f4 <__aeabi_dmul>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
 80030f4:	4630      	mov	r0, r6
 80030f6:	4639      	mov	r1, r7
 80030f8:	f7fd faaa 	bl	8000650 <__aeabi_dsub>
 80030fc:	f7fd fc60 	bl	80009c0 <__aeabi_d2uiz>
 8003100:	4621      	mov	r1, r4
 8003102:	bdd0      	pop	{r4, r6, r7, pc}
 8003104:	3df00000 	.word	0x3df00000
 8003108:	41f00000 	.word	0x41f00000
