{"vcs1":{"timestamp_begin":1747138344.092928812, "rt":9.07, "ut":8.28, "st":0.60}}
{"vcselab":{"timestamp_begin":1747138353.238431203, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747138353.677302149, "rt":0.38, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747138343.446594754}
{"VCS_COMP_START_TIME": 1747138343.446594754}
{"VCS_COMP_END_TIME": 1747138354.222536702}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483208}}
{"vcselab": {"peak_mem": 183888}}
