$date
	Mon Aug 23 00:58:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module write_sm_tb $end
$scope module uut $end
$var wire 1 ! c_w $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 $ bs_bsy_pre $end
$var reg 1 % bs_rqst $end
$var reg 3 & cur_e [2:0] $end
$var reg 1 ' en_w $end
$var reg 3 ( fut_e [2:0] $end
$var reg 1 ) pop $end
$var reg 1 * ps_w $end
$var reg 1 + rst_cntr_w $end
$var reg 1 , rst_w $end
$var reg 2 - s_ds_w [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
x,
x+
x*
x)
b0 (
x'
bx &
x%
x$
1#
0"
0!
$end
#20
0$
0%
b10 -
1+
1,
1*
0'
0)
b1 (
b0 &
1"
#40
0"
#60
0+
0,
b11 (
b1 &
1"
1!
#80
0"
#100
b0 -
1+
1'
b111 (
b11 &
1"
#120
0"
0!
#140
1%
0*
0'
1)
b101 (
b111 &
1"
#160
0"
#180
0+
0)
b10 (
b101 &
1"
1!
#200
0"
#220
1$
b100 (
b10 &
1"
#240
0"
0!
#260
b1 -
1'
b100 &
1"
#280
0"
#300
b0 (
1"
1!
#320
0"
#340
0$
0%
b10 -
1+
1,
1*
0'
b1 (
b0 &
1"
#360
0"
0!
#380
0+
0,
b1 &
1"
#400
0"
#420
b11 (
1"
1!
#440
0"
#460
b0 -
1+
1'
b111 (
b11 &
1"
#480
0"
0!
#500
1%
0*
0'
1)
b101 (
b111 &
1"
#520
0"
#540
0+
0)
b10 (
b101 &
1"
1!
#560
0"
#580
1$
b100 (
b10 &
1"
#600
0"
0!
#620
b1 -
1'
b100 &
1"
