
CMS_H743VI_PD_3CH_LWIP_SERVER_IDE_V21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124f8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab0  08012798  08012798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013248  08013248  00014248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013250  08013250  00014250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013254  08013254  00014254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  20000000  08013258  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dfc  20000070  080132c8  00015070  2**2
                  ALLOC
  8 ._user_heap_stack 00003004  20000e6c  080132c8  00015e6c  2**0
                  ALLOC
  9 .prpd_data_buffer 00080000  24000000  24000000  00016000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00015070  2**0
                  CONTENTS, READONLY
 11 .debug_info   00031d77  00000000  00000000  0001509e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000539a  00000000  00000000  00046e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002360  00000000  00000000  0004c1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b79  00000000  00000000  0004e510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00045082  00000000  00000000  00050089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003344a  00000000  00000000  0009510b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a0404  00000000  00000000  000c8555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00268959  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a1f8  00000000  00000000  0026899c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000004f  00000000  00000000  00272b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000070 	.word	0x20000070
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012780 	.word	0x08012780

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000074 	.word	0x20000074
 80002dc:	08012780 	.word	0x08012780

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d013      	beq.n	80006ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80006c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80006cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00b      	beq.n	80006ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80006d4:	e000      	b.n	80006d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80006d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80006d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d0f9      	beq.n	80006d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80006e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	b2d2      	uxtb	r2, r2
 80006ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80006ec:	687b      	ldr	r3, [r7, #4]
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr

080006fa <_write>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart6_rx;

/* USER CODE BEGIN PV */
size_t _write(int handle, const unsigned char * buffer, size_t size)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b086      	sub	sp, #24
 80006fe:	af00      	add	r7, sp, #0
 8000700:	60f8      	str	r0, [r7, #12]
 8000702:	60b9      	str	r1, [r7, #8]
 8000704:	607a      	str	r2, [r7, #4]
  /* Sending in normal mode */
   for(int i=0; i<size; i++){
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
 800070a:	e009      	b.n	8000720 <_write+0x26>
      ITM_SendChar(*buffer++);
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	1c5a      	adds	r2, r3, #1
 8000710:	60ba      	str	r2, [r7, #8]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ffc9 	bl	80006ac <ITM_SendChar>
   for(int i=0; i<size; i++){
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	3301      	adds	r3, #1
 800071e:	617b      	str	r3, [r7, #20]
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	429a      	cmp	r2, r3
 8000726:	d8f1      	bhi.n	800070c <_write+0x12>
   }
   return size;
 8000728:	687b      	ldr	r3, [r7, #4]
  else
  {
    return -1;
  }
*/
}
 800072a:	4618      	mov	r0, r3
 800072c:	3718      	adds	r7, #24
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
	...

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000736:	b0bb      	sub	sp, #236	@ 0xec
 8000738:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800073a:	f000 fcb3 	bl	80010a4 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800073e:	4bb6      	ldr	r3, [pc, #728]	@ (8000a18 <main+0x2e4>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000746:	2b00      	cmp	r3, #0
 8000748:	d11b      	bne.n	8000782 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800074a:	f3bf 8f4f 	dsb	sy
}
 800074e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000750:	f3bf 8f6f 	isb	sy
}
 8000754:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000756:	4bb0      	ldr	r3, [pc, #704]	@ (8000a18 <main+0x2e4>)
 8000758:	2200      	movs	r2, #0
 800075a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800075e:	f3bf 8f4f 	dsb	sy
}
 8000762:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000764:	f3bf 8f6f 	isb	sy
}
 8000768:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800076a:	4bab      	ldr	r3, [pc, #684]	@ (8000a18 <main+0x2e4>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	4aaa      	ldr	r2, [pc, #680]	@ (8000a18 <main+0x2e4>)
 8000770:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000774:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000776:	f3bf 8f4f 	dsb	sy
}
 800077a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800077c:	f3bf 8f6f 	isb	sy
}
 8000780:	e000      	b.n	8000784 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000782:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000784:	4ba4      	ldr	r3, [pc, #656]	@ (8000a18 <main+0x2e4>)
 8000786:	695b      	ldr	r3, [r3, #20]
 8000788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800078c:	2b00      	cmp	r3, #0
 800078e:	d143      	bne.n	8000818 <main+0xe4>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000790:	4ba1      	ldr	r3, [pc, #644]	@ (8000a18 <main+0x2e4>)
 8000792:	2200      	movs	r2, #0
 8000794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000798:	f3bf 8f4f 	dsb	sy
}
 800079c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800079e:	4b9e      	ldr	r3, [pc, #632]	@ (8000a18 <main+0x2e4>)
 80007a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80007a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80007ac:	0b5b      	lsrs	r3, r3, #13
 80007ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80007b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80007ba:	08db      	lsrs	r3, r3, #3
 80007bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80007c0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80007c8:	015a      	lsls	r2, r3, #5
 80007ca:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80007ce:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80007d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80007d4:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007d6:	4990      	ldr	r1, [pc, #576]	@ (8000a18 <main+0x2e4>)
 80007d8:	4313      	orrs	r3, r2
 80007da:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80007de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80007e2:	1e5a      	subs	r2, r3, #1
 80007e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d1eb      	bne.n	80007c4 <main+0x90>
    } while(sets-- != 0U);
 80007ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80007f0:	1e5a      	subs	r2, r3, #1
 80007f2:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1dd      	bne.n	80007b6 <main+0x82>
  __ASM volatile ("dsb 0xF":::"memory");
 80007fa:	f3bf 8f4f 	dsb	sy
}
 80007fe:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000800:	4b85      	ldr	r3, [pc, #532]	@ (8000a18 <main+0x2e4>)
 8000802:	695b      	ldr	r3, [r3, #20]
 8000804:	4a84      	ldr	r2, [pc, #528]	@ (8000a18 <main+0x2e4>)
 8000806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800080a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800080c:	f3bf 8f4f 	dsb	sy
}
 8000810:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000812:	f3bf 8f6f 	isb	sy
}
 8000816:	e000      	b.n	800081a <main+0xe6>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000818:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800081a:	f002 f819 	bl	8002850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081e:	f000 f917 	bl	8000a50 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000822:	f000 f99f 	bl	8000b64 <PeriphCommonClock_Config>
  MX_USART6_UART_Init();
  MX_SDMMC1_SD_Init();
  MX_FATFS_Init();
  /* USER CODE BEGIN 2 */
#endif
  MX_GPIO_Init();
 8000826:	f000 facf 	bl	8000dc8 <MX_GPIO_Init>
  POW_CLT_V3P3C_ON();
 800082a:	2200      	movs	r2, #0
 800082c:	2110      	movs	r1, #16
 800082e:	487b      	ldr	r0, [pc, #492]	@ (8000a1c <main+0x2e8>)
 8000830:	f004 fdbc 	bl	80053ac <HAL_GPIO_WritePin>
  POW_CLT_V3P3D_ON();
 8000834:	2200      	movs	r2, #0
 8000836:	2101      	movs	r1, #1
 8000838:	4878      	ldr	r0, [pc, #480]	@ (8000a1c <main+0x2e8>)
 800083a:	f004 fdb7 	bl	80053ac <HAL_GPIO_WritePin>
  POW_CLT_V3P3E_ON();
 800083e:	2200      	movs	r2, #0
 8000840:	2102      	movs	r1, #2
 8000842:	4877      	ldr	r0, [pc, #476]	@ (8000a20 <main+0x2ec>)
 8000844:	f004 fdb2 	bl	80053ac <HAL_GPIO_WritePin>
  POW_CTL_V5P0A_ON();
 8000848:	2201      	movs	r2, #1
 800084a:	2101      	movs	r1, #1
 800084c:	4874      	ldr	r0, [pc, #464]	@ (8000a20 <main+0x2ec>)
 800084e:	f004 fdad 	bl	80053ac <HAL_GPIO_WritePin>
  POW_CLT_V5P0C_ON();
 8000852:	2201      	movs	r2, #1
 8000854:	2102      	movs	r1, #2
 8000856:	4871      	ldr	r0, [pc, #452]	@ (8000a1c <main+0x2e8>)
 8000858:	f004 fda8 	bl	80053ac <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800085c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000860:	f002 f852 	bl	8002908 <HAL_Delay>

  MX_DMA_Init();
 8000864:	f000 fa68 	bl	8000d38 <MX_DMA_Init>
  MX_BDMA_Init();
 8000868:	f000 fa46 	bl	8000cf8 <MX_BDMA_Init>
  MX_FATFS_Init();
 800086c:	f00c fade 	bl	800ce2c <MX_FATFS_Init>
  MX_RTC_Init();
 8000870:	f000 f9a8 	bl	8000bc4 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8000874:	f000 fa1c 	bl	8000cb0 <MX_SDMMC1_SD_Init>
  HAL_PWREx_EnableBatteryCharging(PWR_BATTERY_CHARGING_RESISTOR_1_5);
 8000878:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800087c:	f004 fe1e 	bl	80054bc <HAL_PWREx_EnableBatteryCharging>

  char filename[128] = {0};
 8000880:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000884:	2280      	movs	r2, #128	@ 0x80
 8000886:	2100      	movs	r1, #0
 8000888:	4618      	mov	r0, r3
 800088a:	f011 f845 	bl	8011918 <memset>
  RTC_TimeTypeDef sTime = {0};
 800088e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t last_sec=0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80008a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ac:	2200      	movs	r2, #0
 80008ae:	4619      	mov	r1, r3
 80008b0:	485c      	ldr	r0, [pc, #368]	@ (8000a24 <main+0x2f0>)
 80008b2:	f008 fc4d 	bl	8009150 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80008b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	4859      	ldr	r0, [pc, #356]	@ (8000a24 <main+0x2f0>)
 80008c0:	f008 fd2a 	bl	8009318 <HAL_RTC_GetDate>
  
  last_sec = sTime.Seconds;
 80008c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80008c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7

  uint32_t start_time, end_time, elapsed_time;

  /********** FOR TEST ***********/
  memset(prpd_data_buffer, '1', sizeof(prpd_data_buffer));
 80008cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008d0:	2131      	movs	r1, #49	@ 0x31
 80008d2:	4855      	ldr	r0, [pc, #340]	@ (8000a28 <main+0x2f4>)
 80008d4:	f011 f820 	bl	8011918 <memset>

  uint16_t file_header_temp_buffer[18];
  /*******************************/

  HAL_Delay(500);
 80008d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008dc:	f002 f814 	bl	8002908 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /********** FOR TEST ***********/
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80008e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008e4:	2200      	movs	r2, #0
 80008e6:	4619      	mov	r1, r3
 80008e8:	484e      	ldr	r0, [pc, #312]	@ (8000a24 <main+0x2f0>)
 80008ea:	f008 fc31 	bl	8009150 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80008ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f2:	2200      	movs	r2, #0
 80008f4:	4619      	mov	r1, r3
 80008f6:	484b      	ldr	r0, [pc, #300]	@ (8000a24 <main+0x2f0>)
 80008f8:	f008 fd0e 	bl	8009318 <HAL_RTC_GetDate>

    sprintf((char*)file_header_temp_buffer,
      "$$$$$$%02d%02d%02d%02d%02d%02d1234567890",
      sDate.Year, sDate.Month, sDate.Date,
 80008fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    sprintf((char*)file_header_temp_buffer,
 8000900:	461d      	mov	r5, r3
      sDate.Year, sDate.Month, sDate.Date,
 8000902:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
    sprintf((char*)file_header_temp_buffer,
 8000906:	461e      	mov	r6, r3
      sDate.Year, sDate.Month, sDate.Date,
 8000908:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
      sTime.Hours, sTime.Minutes, sTime.Seconds);
 800090c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000910:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 8000914:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
    sprintf((char*)file_header_temp_buffer,
 8000918:	4604      	mov	r4, r0
 800091a:	4638      	mov	r0, r7
 800091c:	9403      	str	r4, [sp, #12]
 800091e:	9102      	str	r1, [sp, #8]
 8000920:	9201      	str	r2, [sp, #4]
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	4633      	mov	r3, r6
 8000926:	462a      	mov	r2, r5
 8000928:	4940      	ldr	r1, [pc, #256]	@ (8000a2c <main+0x2f8>)
 800092a:	f010 fee1 	bl	80116f0 <siprintf>
    /*******************************/

    if(bf_sdflag == 1)
 800092e:	4b40      	ldr	r3, [pc, #256]	@ (8000a30 <main+0x2fc>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d160      	bne.n	80009f8 <main+0x2c4>
    {
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000936:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800093a:	2200      	movs	r2, #0
 800093c:	4619      	mov	r1, r3
 800093e:	4839      	ldr	r0, [pc, #228]	@ (8000a24 <main+0x2f0>)
 8000940:	f008 fc06 	bl	8009150 <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000948:	2200      	movs	r2, #0
 800094a:	4619      	mov	r1, r3
 800094c:	4835      	ldr	r0, [pc, #212]	@ (8000a24 <main+0x2f0>)
 800094e:	f008 fce3 	bl	8009318 <HAL_RTC_GetDate>

      end_time = HAL_GetTick();
 8000952:	f001 ffcd 	bl	80028f0 <HAL_GetTick>
 8000956:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      elapsed_time = end_time - start_time;
 800095a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800095e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  
      // 시간이 경과해야하고 측정시간은 5분 이하 이거나 write_complete_flag가 0이어야 한다.
      if((last_sec != sTime.Seconds) && ((elapsed_time < SAVING_TIME) || (prpd_write_complete_flag == 0)))
 8000968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800096c:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 8000970:	429a      	cmp	r2, r3
 8000972:	d01c      	beq.n	80009ae <main+0x27a>
 8000974:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000978:	4a2e      	ldr	r2, [pc, #184]	@ (8000a34 <main+0x300>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d903      	bls.n	8000986 <main+0x252>
 800097e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a38 <main+0x304>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d113      	bne.n	80009ae <main+0x27a>
      {
        printf("elapsed_time : %lu\n", elapsed_time);
 8000986:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 800098a:	482c      	ldr	r0, [pc, #176]	@ (8000a3c <main+0x308>)
 800098c:	f010 fe0a 	bl	80115a4 <iprintf>
        save_file_to_sdcard(file_header_temp_buffer, sizeof(file_header_temp_buffer),prpd_data_buffer, sizeof(prpd_data_buffer), filename);
 8000990:	4638      	mov	r0, r7
 8000992:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800099c:	4a22      	ldr	r2, [pc, #136]	@ (8000a28 <main+0x2f4>)
 800099e:	2124      	movs	r1, #36	@ 0x24
 80009a0:	f000 fc6c 	bl	800127c <save_file_to_sdcard>
        last_sec = sTime.Seconds;
 80009a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80009a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80009ac:	e033      	b.n	8000a16 <main+0x2e2>
      }
      else if((last_sec != sTime.Seconds) && (elapsed_time >= SAVING_TIME) && (prpd_write_complete_flag == 1))
 80009ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80009b2:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d092      	beq.n	80008e0 <main+0x1ac>
 80009ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80009be:	4a1d      	ldr	r2, [pc, #116]	@ (8000a34 <main+0x300>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d98d      	bls.n	80008e0 <main+0x1ac>
 80009c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <main+0x304>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d189      	bne.n	80008e0 <main+0x1ac>
      {
        printf("elapsed_time : %lu\n", elapsed_time);
 80009cc:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80009d0:	481a      	ldr	r0, [pc, #104]	@ (8000a3c <main+0x308>)
 80009d2:	f010 fde7 	bl	80115a4 <iprintf>
        start_time = HAL_GetTick();
 80009d6:	f001 ff8b 	bl	80028f0 <HAL_GetTick>
 80009da:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
        is_new_file = 0;
 80009de:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <main+0x30c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	801a      	strh	r2, [r3, #0]
        printf("\n%s\n\n",filename);
 80009e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009e8:	4619      	mov	r1, r3
 80009ea:	4816      	ldr	r0, [pc, #88]	@ (8000a44 <main+0x310>)
 80009ec:	f010 fdda 	bl	80115a4 <iprintf>
        printf("File saved successfully\n");
 80009f0:	4815      	ldr	r0, [pc, #84]	@ (8000a48 <main+0x314>)
 80009f2:	f010 fe3f 	bl	8011674 <puts>
 80009f6:	e773      	b.n	80008e0 <main+0x1ac>
      }
    }
    // SD카드 연결이 끊긴 경우 재초기화
    else
    {
      printf("error\n");
 80009f8:	4814      	ldr	r0, [pc, #80]	@ (8000a4c <main+0x318>)
 80009fa:	f010 fe3b 	bl	8011674 <puts>
      HAL_Delay(500);
 80009fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a02:	f001 ff81 	bl	8002908 <HAL_Delay>
      check_sd_card_present();
 8000a06:	f000 fbe3 	bl	80011d0 <check_sd_card_present>
      MX_SDMMC1_SD_Init();
 8000a0a:	f000 f951 	bl	8000cb0 <MX_SDMMC1_SD_Init>
      start_time = HAL_GetTick();
 8000a0e:	f001 ff6f 	bl	80028f0 <HAL_GetTick>
 8000a12:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000a16:	e763      	b.n	80008e0 <main+0x1ac>
 8000a18:	e000ed00 	.word	0xe000ed00
 8000a1c:	58020c00 	.word	0x58020c00
 8000a20:	58021000 	.word	0x58021000
 8000a24:	200002bc 	.word	0x200002bc
 8000a28:	24000000 	.word	0x24000000
 8000a2c:	08012798 	.word	0x08012798
 8000a30:	2000077a 	.word	0x2000077a
 8000a34:	000493df 	.word	0x000493df
 8000a38:	20000000 	.word	0x20000000
 8000a3c:	080127c4 	.word	0x080127c4
 8000a40:	20000778 	.word	0x20000778
 8000a44:	080127d8 	.word	0x080127d8
 8000a48:	080127e0 	.word	0x080127e0
 8000a4c:	080127f8 	.word	0x080127f8

08000a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b09c      	sub	sp, #112	@ 0x70
 8000a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a5a:	224c      	movs	r2, #76	@ 0x4c
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f010 ff5a 	bl	8011918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	2220      	movs	r2, #32
 8000a68:	2100      	movs	r1, #0
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f010 ff54 	bl	8011918 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a70:	2002      	movs	r0, #2
 8000a72:	f004 fce9 	bl	8005448 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a76:	2300      	movs	r3, #0
 8000a78:	603b      	str	r3, [r7, #0]
 8000a7a:	4b37      	ldr	r3, [pc, #220]	@ (8000b58 <SystemClock_Config+0x108>)
 8000a7c:	699b      	ldr	r3, [r3, #24]
 8000a7e:	4a36      	ldr	r2, [pc, #216]	@ (8000b58 <SystemClock_Config+0x108>)
 8000a80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a84:	6193      	str	r3, [r2, #24]
 8000a86:	4b34      	ldr	r3, [pc, #208]	@ (8000b58 <SystemClock_Config+0x108>)
 8000a88:	699b      	ldr	r3, [r3, #24]
 8000a8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	4b32      	ldr	r3, [pc, #200]	@ (8000b5c <SystemClock_Config+0x10c>)
 8000a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a94:	4a31      	ldr	r2, [pc, #196]	@ (8000b5c <SystemClock_Config+0x10c>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000b5c <SystemClock_Config+0x10c>)
 8000a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000aa8:	bf00      	nop
 8000aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8000b58 <SystemClock_Config+0x108>)
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ab6:	d1f8      	bne.n	8000aaa <SystemClock_Config+0x5a>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ab8:	f004 fcb6 	bl	8005428 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000abc:	f001 ff48 	bl	8002950 <HAL_GetREVID>
 8000ac0:	4b27      	ldr	r3, [pc, #156]	@ (8000b60 <SystemClock_Config+0x110>)
 8000ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ac4:	4a26      	ldr	r2, [pc, #152]	@ (8000b60 <SystemClock_Config+0x110>)
 8000ac6:	f023 0318 	bic.w	r3, r3, #24
 8000aca:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8000acc:	230d      	movs	r3, #13
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ada:	2301      	movs	r3, #1
 8000adc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000aea:	2378      	movs	r3, #120	@ 0x78
 8000aec:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000aee:	2302      	movs	r3, #2
 8000af0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000af2:	2305      	movs	r3, #5
 8000af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000afa:	230c      	movs	r3, #12
 8000afc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f004 fcf0 	bl	80054f0 <HAL_RCC_OscConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b16:	f000 fb4f 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b1a:	233f      	movs	r3, #63	@ 0x3f
 8000b1c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b26:	2308      	movs	r3, #8
 8000b28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b2a:	2340      	movs	r3, #64	@ 0x40
 8000b2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b2e:	2340      	movs	r3, #64	@ 0x40
 8000b30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b36:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b38:	2340      	movs	r3, #64	@ 0x40
 8000b3a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2104      	movs	r1, #4
 8000b40:	4618      	mov	r0, r3
 8000b42:	f005 f92f 	bl	8005da4 <HAL_RCC_ClockConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000b4c:	f000 fb34 	bl	80011b8 <Error_Handler>
  }
}
 8000b50:	bf00      	nop
 8000b52:	3770      	adds	r7, #112	@ 0x70
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024800 	.word	0x58024800
 8000b5c:	58000400 	.word	0x58000400
 8000b60:	58024400 	.word	0x58024400

08000b64 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b0b0      	sub	sp, #192	@ 0xc0
 8000b68:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	22c0      	movs	r2, #192	@ 0xc0
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f010 fed1 	bl	8011918 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b76:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b7a:	f04f 0300 	mov.w	r3, #0
 8000b7e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000b82:	2301      	movs	r3, #1
 8000b84:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8000b86:	2312      	movs	r3, #18
 8000b88:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000b92:	2302      	movs	r3, #2
 8000b94:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000b96:	23c0      	movs	r3, #192	@ 0xc0
 8000b98:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000b9a:	2320      	movs	r3, #32
 8000b9c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8000b9e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000baa:	463b      	mov	r3, r7
 8000bac:	4618      	mov	r0, r3
 8000bae:	f005 fcb1 	bl	8006514 <HAL_RCCEx_PeriphCLKConfig>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000bb8:	f000 fafe 	bl	80011b8 <Error_Handler>
  }
}
 8000bbc:	bf00      	nop
 8000bbe:	37c0      	adds	r7, #192	@ 0xc0
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000bd8:	2300      	movs	r3, #0
 8000bda:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bdc:	4b32      	ldr	r3, [pc, #200]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000bde:	4a33      	ldr	r2, [pc, #204]	@ (8000cac <MX_RTC_Init+0xe8>)
 8000be0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000be2:	4b31      	ldr	r3, [pc, #196]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000be8:	4b2f      	ldr	r3, [pc, #188]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000bea:	227f      	movs	r2, #127	@ 0x7f
 8000bec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bee:	4b2e      	ldr	r3, [pc, #184]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000bf0:	22ff      	movs	r2, #255	@ 0xff
 8000bf2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bf4:	4b2c      	ldr	r3, [pc, #176]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c00:	4b29      	ldr	r3, [pc, #164]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c06:	4b28      	ldr	r3, [pc, #160]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c0c:	4826      	ldr	r0, [pc, #152]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c0e:	f008 f97f 	bl	8008f10 <HAL_RTC_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000c18:	f000 face 	bl	80011b8 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2200      	movs	r2, #0
 8000c20:	4619      	mov	r1, r3
 8000c22:	4821      	ldr	r0, [pc, #132]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c24:	f008 fa94 	bl	8009150 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000c28:	463b      	mov	r3, r7
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	481e      	ldr	r0, [pc, #120]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c30:	f008 fb72 	bl	8009318 <HAL_RTC_GetDate>
  
  if (sDate.Year < 25)
 8000c34:	78fb      	ldrb	r3, [r7, #3]
 8000c36:	2b18      	cmp	r3, #24
 8000c38:	d832      	bhi.n	8000ca0 <MX_RTC_Init+0xdc>
  {
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 23;
 8000c3a:	2317      	movs	r3, #23
 8000c3c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8000c3e:	233b      	movs	r3, #59	@ 0x3b
 8000c40:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 8000c4a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000c4e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2200      	movs	r2, #0
 8000c54:	4619      	mov	r1, r3
 8000c56:	4814      	ldr	r0, [pc, #80]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c58:	f008 f9dc 	bl	8009014 <HAL_RTC_SetTime>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000c62:	f000 faa9 	bl	80011b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000c66:	2303      	movs	r3, #3
 8000c68:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8000c6a:	2312      	movs	r3, #18
 8000c6c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 17;
 8000c6e:	2311      	movs	r3, #17
 8000c70:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 8000c72:	2319      	movs	r3, #25
 8000c74:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000c76:	463b      	mov	r3, r7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	480a      	ldr	r0, [pc, #40]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c7e:	f008 fac3 	bl	8009208 <HAL_RTC_SetDate>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000c88:	f000 fa96 	bl	80011b8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000c8c:	2204      	movs	r2, #4
 8000c8e:	210a      	movs	r1, #10
 8000c90:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <MX_RTC_Init+0xe4>)
 8000c92:	f008 fc5f 	bl	8009554 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000c9c:	f000 fa8c 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  }
  /* USER CODE END RTC_Init 2 */

}
 8000ca0:	bf00      	nop
 8000ca2:	3718      	adds	r7, #24
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	200002bc 	.word	0x200002bc
 8000cac:	58004000 	.word	0x58004000

08000cb0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf4 <MX_SDMMC1_SD_Init+0x44>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000cba:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ccc:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000cce:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 10;
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cd6:	220a      	movs	r2, #10
 8000cd8:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000cda:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <MX_SDMMC1_SD_Init+0x40>)
 8000cdc:	f008 fcfc 	bl	80096d8 <HAL_SD_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8000ce6:	f000 fa67 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200002e0 	.word	0x200002e0
 8000cf4:	52007000 	.word	0x52007000

08000cf8 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <MX_BDMA_Init+0x3c>)
 8000d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d04:	4a0b      	ldr	r2, [pc, #44]	@ (8000d34 <MX_BDMA_Init+0x3c>)
 8000d06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d0e:	4b09      	ldr	r3, [pc, #36]	@ (8000d34 <MX_BDMA_Init+0x3c>)
 8000d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2100      	movs	r1, #0
 8000d20:	2081      	movs	r0, #129	@ 0x81
 8000d22:	f002 fa05 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8000d26:	2081      	movs	r0, #129	@ 0x81
 8000d28:	f002 fa1c 	bl	8003164 <HAL_NVIC_EnableIRQ>

}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	58024400 	.word	0x58024400

08000d38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d3e:	4b21      	ldr	r3, [pc, #132]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d44:	4a1f      	ldr	r2, [pc, #124]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d46:	f043 0302 	orr.w	r3, r3, #2
 8000d4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d54:	f003 0302 	and.w	r3, r3, #2
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5c:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d62:	4a18      	ldr	r2, [pc, #96]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d6c:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <MX_DMA_Init+0x8c>)
 8000d6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	200b      	movs	r0, #11
 8000d80:	f002 f9d6 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d84:	200b      	movs	r0, #11
 8000d86:	f002 f9ed 	bl	8003164 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	200c      	movs	r0, #12
 8000d90:	f002 f9ce 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d94:	200c      	movs	r0, #12
 8000d96:	f002 f9e5 	bl	8003164 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	200d      	movs	r0, #13
 8000da0:	f002 f9c6 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000da4:	200d      	movs	r0, #13
 8000da6:	f002 f9dd 	bl	8003164 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2100      	movs	r1, #0
 8000dae:	2038      	movs	r0, #56	@ 0x38
 8000db0:	f002 f9be 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000db4:	2038      	movs	r0, #56	@ 0x38
 8000db6:	f002 f9d5 	bl	8003164 <HAL_NVIC_EnableIRQ>

}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	58024400 	.word	0x58024400

08000dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	f107 031c 	add.w	r3, r7, #28
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dde:	4bac      	ldr	r3, [pc, #688]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000de0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de4:	4aaa      	ldr	r2, [pc, #680]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000de6:	f043 0310 	orr.w	r3, r3, #16
 8000dea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dee:	4ba8      	ldr	r3, [pc, #672]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df4:	f003 0310 	and.w	r3, r3, #16
 8000df8:	61bb      	str	r3, [r7, #24]
 8000dfa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dfc:	4ba4      	ldr	r3, [pc, #656]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e02:	4aa3      	ldr	r2, [pc, #652]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e04:	f043 0304 	orr.w	r3, r3, #4
 8000e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e0c:	4ba0      	ldr	r3, [pc, #640]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e12:	f003 0304 	and.w	r3, r3, #4
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e1a:	4b9d      	ldr	r3, [pc, #628]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e20:	4a9b      	ldr	r2, [pc, #620]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e2a:	4b99      	ldr	r3, [pc, #612]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e38:	4b95      	ldr	r3, [pc, #596]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3e:	4a94      	ldr	r2, [pc, #592]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e48:	4b91      	ldr	r3, [pc, #580]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e56:	4b8e      	ldr	r3, [pc, #568]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5c:	4a8c      	ldr	r2, [pc, #560]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e5e:	f043 0302 	orr.w	r3, r3, #2
 8000e62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e66:	4b8a      	ldr	r3, [pc, #552]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e74:	4b86      	ldr	r3, [pc, #536]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7a:	4a85      	ldr	r2, [pc, #532]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e7c:	f043 0308 	orr.w	r3, r3, #8
 8000e80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e84:	4b82      	ldr	r3, [pc, #520]	@ (8001090 <MX_GPIO_Init+0x2c8>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	f003 0308 	and.w	r3, r3, #8
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_LED_Pin
 8000e92:	2201      	movs	r2, #1
 8000e94:	f248 013a 	movw	r1, #32826	@ 0x803a
 8000e98:	487e      	ldr	r0, [pc, #504]	@ (8001094 <MX_GPIO_Init+0x2cc>)
 8000e9a:	f004 fa87 	bl	80053ac <HAL_GPIO_WritePin>
                          |POW_CLT_V3P3E_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SYNC_GAIN_D0_Pin|SYNC_GAIN_D1_Pin|SYNC_GAIN_D2_Pin|SYNC_MUX_SEL0_Pin
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f642 71c1 	movw	r1, #12225	@ 0x2fc1
 8000ea4:	487b      	ldr	r0, [pc, #492]	@ (8001094 <MX_GPIO_Init+0x2cc>)
 8000ea6:	f004 fa81 	bl	80053ac <HAL_GPIO_WritePin>
                          |SYNC_MUX_SEL1_Pin|SPI_LE_50V_Pin|SYNC_NOTCH_SELECT_Pin|POW_CTL_V5P0A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin, GPIO_PIN_SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f640 0101 	movw	r1, #2049	@ 0x801
 8000eb0:	4879      	ldr	r0, [pc, #484]	@ (8001098 <MX_GPIO_Init+0x2d0>)
 8000eb2:	f004 fa7b 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|HALT_LED_Pin|POW_CLT_V3P3D_Pin
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f248 31d1 	movw	r1, #33745	@ 0x83d1
 8000ebc:	4877      	ldr	r0, [pc, #476]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000ebe:	f004 fa75 	bl	80053ac <HAL_GPIO_WritePin>
                          |POW_CLT_V3P3C_Pin|SPI_SYNC_OFFSET_nCS_Pin|SPI_SYNC_FQ_nCS_50K_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, POW_CLT_V5P0C_Pin|PEAK_RST_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2122      	movs	r1, #34	@ 0x22
 8000ec6:	4875      	ldr	r0, [pc, #468]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000ec8:	f004 fa70 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_PD_OFFSET_nCS_C_Pin SPI2_PD_OFFSET_nCS_B_Pin SYNC_VIEW_SELECT_Pin SYNC_GAIN_D0_Pin
                           SYNC_GAIN_D1_Pin SYNC_GAIN_D2_Pin SYNC_MUX_SEL0_Pin SYNC_MUX_SEL1_Pin
                           SPI_LE_50V_Pin POW_CTL_V5P0A_Pin POW_CLT_V3P3E_Pin */
  GPIO_InitStruct.Pin = SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_GAIN_D0_Pin
 8000ecc:	f640 73fb 	movw	r3, #4091	@ 0xffb
 8000ed0:	61fb      	str	r3, [r7, #28]
                          |SYNC_GAIN_D1_Pin|SYNC_GAIN_D2_Pin|SYNC_MUX_SEL0_Pin|SYNC_MUX_SEL1_Pin
                          |SPI_LE_50V_Pin|POW_CTL_V5P0A_Pin|POW_CLT_V3P3E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eda:	2302      	movs	r3, #2
 8000edc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ede:	f107 031c 	add.w	r3, r7, #28
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	486b      	ldr	r0, [pc, #428]	@ (8001094 <MX_GPIO_Init+0x2cc>)
 8000ee6:	f003 ff8f 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_nINT_WAKE_UP2_Pin RMII_RXER_PHYAD0_Pin */
  GPIO_InitStruct.Pin = RMII_nINT_WAKE_UP2_Pin|RMII_RXER_PHYAD0_Pin;
 8000eea:	f242 0301 	movw	r3, #8193	@ 0x2001
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef8:	f107 031c 	add.w	r3, r7, #28
 8000efc:	4619      	mov	r1, r3
 8000efe:	4868      	ldr	r0, [pc, #416]	@ (80010a0 <MX_GPIO_Init+0x2d8>)
 8000f00:	f003 ff82 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : AC_POE_SYNC_Pin */
  GPIO_InitStruct.Pin = AC_POE_SYNC_Pin;
 8000f04:	2308      	movs	r3, #8
 8000f06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f08:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(AC_POE_SYNC_GPIO_Port, &GPIO_InitStruct);
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	4619      	mov	r1, r3
 8000f18:	4861      	ldr	r0, [pc, #388]	@ (80010a0 <MX_GPIO_Init+0x2d8>)
 8000f1a:	f003 ff75 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_nRESET_Pin SPI2_PD_OFFSET_nCS_A_Pin */
  GPIO_InitStruct.Pin = RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin;
 8000f1e:	f640 0301 	movw	r3, #2049	@ 0x801
 8000f22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f30:	f107 031c 	add.w	r3, r7, #28
 8000f34:	4619      	mov	r1, r3
 8000f36:	4858      	ldr	r0, [pc, #352]	@ (8001098 <MX_GPIO_Init+0x2d0>)
 8000f38:	f003 ff66 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_NOTCH_SELECT_Pin */
  GPIO_InitStruct.Pin = SYNC_NOTCH_SELECT_Pin;
 8000f3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_NOTCH_SELECT_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	4619      	mov	r1, r3
 8000f54:	484f      	ldr	r0, [pc, #316]	@ (8001094 <MX_GPIO_Init+0x2cc>)
 8000f56:	f003 ff57 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_LED_Pin */
  GPIO_InitStruct.Pin = SYNC_LED_Pin;
 8000f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f60:	2311      	movs	r3, #17
 8000f62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_LED_GPIO_Port, &GPIO_InitStruct);
 8000f6c:	f107 031c 	add.w	r3, r7, #28
 8000f70:	4619      	mov	r1, r3
 8000f72:	4848      	ldr	r0, [pc, #288]	@ (8001094 <MX_GPIO_Init+0x2cc>)
 8000f74:	f003 ff48 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_SYNC_Q_nCS_10K_Pin SPI_SYNC_FQ_nCS_1K_Pin SPI_SYNC_OFFSET_nCS_Pin SPI_SYNC_FQ_nCS_50K_Pin */
  GPIO_InitStruct.Pin = SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|SPI_SYNC_OFFSET_nCS_Pin|SPI_SYNC_FQ_nCS_50K_Pin;
 8000f78:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f86:	2302      	movs	r3, #2
 8000f88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4842      	ldr	r0, [pc, #264]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000f92:	f003 ff39 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_TTL_OUT_Pin */
  GPIO_InitStruct.Pin = SYNC_TTL_OUT_Pin;
 8000f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SYNC_TTL_OUT_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	f107 031c 	add.w	r3, r7, #28
 8000faa:	4619      	mov	r1, r3
 8000fac:	483b      	ldr	r0, [pc, #236]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000fae:	f003 ff2b 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : RUN_LED_Pin */
  GPIO_InitStruct.Pin = RUN_LED_Pin;
 8000fb2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RUN_LED_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4835      	ldr	r0, [pc, #212]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000fc8:	f003 ff1e 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALT_LED_Pin */
  GPIO_InitStruct.Pin = HALT_LED_Pin;
 8000fcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fd2:	2311      	movs	r3, #17
 8000fd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(HALT_LED_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	482d      	ldr	r0, [pc, #180]	@ (800109c <MX_GPIO_Init+0x2d4>)
 8000fe6:	f003 ff0f 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC1_DET_Pin */
  GPIO_InitStruct.Pin = SDMMC1_DET_Pin;
 8000fea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SDMMC1_DET_GPIO_Port, &GPIO_InitStruct);
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4826      	ldr	r0, [pc, #152]	@ (8001098 <MX_GPIO_Init+0x2d0>)
 8001000:	f003 ff02 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001004:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001016:	2305      	movs	r3, #5
 8001018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	481d      	ldr	r0, [pc, #116]	@ (8001098 <MX_GPIO_Init+0x2d0>)
 8001022:	f003 fef1 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : POW_CLT_V3P3D_Pin POW_CLT_V5P0C_Pin POW_CLT_V3P3C_Pin */
  GPIO_InitStruct.Pin = POW_CLT_V3P3D_Pin|POW_CLT_V5P0C_Pin|POW_CLT_V3P3C_Pin;
 8001026:	2313      	movs	r3, #19
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102a:	2301      	movs	r3, #1
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102e:	2301      	movs	r3, #1
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001032:	2302      	movs	r3, #2
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	4619      	mov	r1, r3
 800103c:	4817      	ldr	r0, [pc, #92]	@ (800109c <MX_GPIO_Init+0x2d4>)
 800103e:	f003 fee3 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PEAK_RST_Pin */
  GPIO_InitStruct.Pin = PEAK_RST_Pin;
 8001042:	2320      	movs	r3, #32
 8001044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800104a:	2302      	movs	r3, #2
 800104c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104e:	2303      	movs	r3, #3
 8001050:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PEAK_RST_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 031c 	add.w	r3, r7, #28
 8001056:	4619      	mov	r1, r3
 8001058:	4810      	ldr	r0, [pc, #64]	@ (800109c <MX_GPIO_Init+0x2d4>)
 800105a:	f003 fed5 	bl	8004e08 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 800105e:	2100      	movs	r1, #0
 8001060:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8001064:	f001 fc80 	bl	8002968 <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(AC_POE_SYNC_EXTI_IRQn, 2, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	2102      	movs	r1, #2
 800106c:	2009      	movs	r0, #9
 800106e:	f002 f85f 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AC_POE_SYNC_EXTI_IRQn);
 8001072:	2009      	movs	r0, #9
 8001074:	f002 f876 	bl	8003164 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(SYNC_TTL_OUT_EXTI_IRQn, 2, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2102      	movs	r1, #2
 800107c:	2028      	movs	r0, #40	@ 0x28
 800107e:	f002 f857 	bl	8003130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SYNC_TTL_OUT_EXTI_IRQn);
 8001082:	2028      	movs	r0, #40	@ 0x28
 8001084:	f002 f86e 	bl	8003164 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001088:	bf00      	nop
 800108a:	3730      	adds	r7, #48	@ 0x30
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	58024400 	.word	0x58024400
 8001094:	58021000 	.word	0x58021000
 8001098:	58020000 	.word	0x58020000
 800109c:	58020c00 	.word	0x58020c00
 80010a0:	58020800 	.word	0x58020800

080010a4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010aa:	463b      	mov	r3, r7
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010b6:	f002 f871 	bl	800319c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010ba:	2301      	movs	r3, #1
 80010bc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010be:	2300      	movs	r3, #0
 80010c0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x00000000;
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010c6:	231f      	movs	r3, #31
 80010c8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010ca:	2387      	movs	r3, #135	@ 0x87
 80010cc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010d2:	2300      	movs	r3, #0
 80010d4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010d6:	2301      	movs	r3, #1
 80010d8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80010da:	2301      	movs	r3, #1
 80010dc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010e6:	463b      	mov	r3, r7
 80010e8:	4618      	mov	r0, r3
 80010ea:	f002 f88f 	bl	800320c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80010f2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80010f6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80010f8:	230f      	movs	r3, #15
 80010fa:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001100:	2301      	movs	r3, #1
 8001102:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001104:	2303      	movs	r3, #3
 8001106:	72fb      	strb	r3, [r7, #11]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001108:	463b      	mov	r3, r7
 800110a:	4618      	mov	r0, r3
 800110c:	f002 f87e 	bl	800320c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001110:	2302      	movs	r3, #2
 8001112:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001114:	4b1d      	ldr	r3, [pc, #116]	@ (800118c <MPU_Config+0xe8>)
 8001116:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001118:	2310      	movs	r3, #16
 800111a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800111c:	2300      	movs	r3, #0
 800111e:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001120:	463b      	mov	r3, r7
 8001122:	4618      	mov	r0, r3
 8001124:	f002 f872 	bl	800320c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8001128:	2303      	movs	r3, #3
 800112a:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MPU_Config+0xec>)
 800112e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8001130:	2308      	movs	r3, #8
 8001132:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001134:	2300      	movs	r3, #0
 8001136:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001138:	2301      	movs	r3, #1
 800113a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800113c:	2301      	movs	r3, #1
 800113e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001140:	463b      	mov	r3, r7
 8001142:	4618      	mov	r0, r3
 8001144:	f002 f862 	bl	800320c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 8001148:	2304      	movs	r3, #4
 800114a:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 800114c:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8001150:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001152:	230f      	movs	r3, #15
 8001154:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800115a:	463b      	mov	r3, r7
 800115c:	4618      	mov	r0, r3
 800115e:	f002 f855 	bl	800320c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
 8001162:	2305      	movs	r3, #5
 8001164:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8001166:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 800116a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 800116c:	2312      	movs	r3, #18
 800116e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001170:	2301      	movs	r3, #1
 8001172:	72bb      	strb	r3, [r7, #10]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4618      	mov	r0, r3
 8001178:	f002 f848 	bl	800320c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800117c:	2004      	movs	r0, #4
 800117e:	f002 f825 	bl	80031cc <HAL_MPU_Enable>

}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	30020000 	.word	0x30020000
 8001190:	30040000 	.word	0x30040000

08001194 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a04      	ldr	r2, [pc, #16]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d101      	bne.n	80011aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011a6:	f001 fb8f 	bl	80028c8 <HAL_IncTick>
  }
  /* USER CODE END Callback 1 */
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40001000 	.word	0x40001000

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80011c0:	b662      	cpsie	i
}
 80011c2:	bf00      	nop
  while (1)
  {
    //  printf("Error Handler\r\n");
    // 전역 interrupt 활성화
	  __enable_irq();
    break;
 80011c4:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <check_sd_card_present>:
 * @brief  Check if SD card is present
 * @param  None
 * @retval 1: Present, 0: Not Present
 */
uint8_t check_sd_card_present(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  GPIO_PinState card_detect;
  
  SD_ForceReset();
 80011d6:	f000 febb 	bl	8001f50 <SD_ForceReset>

  // SDMMC1_DET 핀 읽기
  card_detect = HAL_GPIO_ReadPin(SDMMC1_DET_GPIO_Port, SDMMC1_DET_Pin);
 80011da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011de:	480a      	ldr	r0, [pc, #40]	@ (8001208 <check_sd_card_present+0x38>)
 80011e0:	f004 f8cc 	bl	800537c <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
   * SD 카드 감지 핀은 보통:
   * - LOW (0) = 카드 삽입됨
   * - HIGH (1) = 카드 없음
   */
  
  if (card_detect == GPIO_PIN_RESET)  // LOW
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d104      	bne.n	80011f8 <check_sd_card_present+0x28>
  {
    // printf("SD card detected\n");
    bf_sdflag = 1;
 80011ee:	4b07      	ldr	r3, [pc, #28]	@ (800120c <check_sd_card_present+0x3c>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
    return 1;  // 카드 있음
 80011f4:	2301      	movs	r3, #1
 80011f6:	e003      	b.n	8001200 <check_sd_card_present+0x30>
  }
  else
  {
    // printf("SD card NOT detected\n");
    bf_sdflag = 0;
 80011f8:	4b04      	ldr	r3, [pc, #16]	@ (800120c <check_sd_card_present+0x3c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
    return 0;  // 카드 없음
 80011fe:	2300      	movs	r3, #0
  }
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	58020000 	.word	0x58020000
 800120c:	2000077a 	.word	0x2000077a

08001210 <mount_sd_card>:
 * @brief  SD card mount function
 * @param  None
 * @retval 1: Success, 0: Fail
 */
uint8_t mount_sd_card(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
  DSTATUS d_status;

  // 파일 시스템 마운트
  fres = f_mount(&SDFatFS, SDPath, 1);  // 마지막 인자를 1로 변경 (즉시 마운트)
 8001216:	2201      	movs	r2, #1
 8001218:	4913      	ldr	r1, [pc, #76]	@ (8001268 <mount_sd_card+0x58>)
 800121a:	4814      	ldr	r0, [pc, #80]	@ (800126c <mount_sd_card+0x5c>)
 800121c:	f00e fb46 	bl	800f8ac <f_mount>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <mount_sd_card+0x60>)
 8001226:	701a      	strb	r2, [r3, #0]
  // printf("mount result = %d\n", fres);
  if (fres != FR_OK)
 8001228:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <mount_sd_card+0x60>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d007      	beq.n	8001240 <mount_sd_card+0x30>
  {
    // 마운트 실패
    printf("Failed to mount filesystem, error: %d\n", fres);
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <mount_sd_card+0x60>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	4619      	mov	r1, r3
 8001236:	480f      	ldr	r0, [pc, #60]	@ (8001274 <mount_sd_card+0x64>)
 8001238:	f010 f9b4 	bl	80115a4 <iprintf>

    return 0;
 800123c:	2300      	movs	r3, #0
 800123e:	e00f      	b.n	8001260 <mount_sd_card+0x50>
  }

  // 디스크 상태 확인
  d_status = disk_status(0);
 8001240:	2000      	movs	r0, #0
 8001242:	f00b ffe5 	bl	800d210 <disk_status>
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
  if (d_status != RES_OK)
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d006      	beq.n	800125e <mount_sd_card+0x4e>
  {
    // 디스크 초기화 실패
    printf("Disk not ready, status: 0x%02X\n", d_status);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	4619      	mov	r1, r3
 8001254:	4808      	ldr	r0, [pc, #32]	@ (8001278 <mount_sd_card+0x68>)
 8001256:	f010 f9a5 	bl	80115a4 <iprintf>

    return 0;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <mount_sd_card+0x50>
  }

  return 1;  // 마운트 성공
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200007d4 	.word	0x200007d4
 800126c:	200007d8 	.word	0x200007d8
 8001270:	20000658 	.word	0x20000658
 8001274:	08012800 	.word	0x08012800
 8001278:	08012828 	.word	0x08012828

0800127c <save_file_to_sdcard>:
 * @brief  Save a file to the SD card
 * @param  filename: Name of the file to be saved
 * @retval None
 */
void save_file_to_sdcard(uint16_t *header_info, uint32_t header_info_len, uint16_t *prpd_data, uint32_t data_len, char *filename)
{  
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
 8001288:	603b      	str	r3, [r7, #0]
  if(mount_sd_card() == 1)
 800128a:	f7ff ffc1 	bl	8001210 <mount_sd_card>
 800128e:	4603      	mov	r3, r0
 8001290:	2b01      	cmp	r3, #1
 8001292:	d158      	bne.n	8001346 <save_file_to_sdcard+0xca>
  {
    // 남아있는 용량이 200MB 미만인지 확인
    while(SD_GetCapacity() < 200 && fres == FR_OK)
 8001294:	e00c      	b.n	80012b0 <save_file_to_sdcard+0x34>
    {
      // 용량 부족
      printf("Not enough space on SD card\n");
 8001296:	4831      	ldr	r0, [pc, #196]	@ (800135c <save_file_to_sdcard+0xe0>)
 8001298:	f010 f9ec 	bl	8011674 <puts>
      DeleteOldestMinFolder();
 800129c:	f000 fb56 	bl	800194c <DeleteOldestMinFolder>
      // 정해진 파일 수량 삭제 실패
      if(fres != FR_OK)
 80012a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001360 <save_file_to_sdcard+0xe4>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <save_file_to_sdcard+0x34>
      {
        bf_sdflag = 0;
 80012a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001364 <save_file_to_sdcard+0xe8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
        return;
 80012ae:	e051      	b.n	8001354 <save_file_to_sdcard+0xd8>
    while(SD_GetCapacity() < 200 && fres == FR_OK)
 80012b0:	f000 f938 	bl	8001524 <SD_GetCapacity>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2bc7      	cmp	r3, #199	@ 0xc7
 80012b8:	d803      	bhi.n	80012c2 <save_file_to_sdcard+0x46>
 80012ba:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <save_file_to_sdcard+0xe4>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0e9      	beq.n	8001296 <save_file_to_sdcard+0x1a>
      }
    }

    /*********** OPEN FILE **********/
    fres = SD_OpenFile(filename, header_info);
 80012c2:	68f9      	ldr	r1, [r7, #12]
 80012c4:	69b8      	ldr	r0, [r7, #24]
 80012c6:	f000 f857 	bl	8001378 <SD_OpenFile>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b24      	ldr	r3, [pc, #144]	@ (8001360 <save_file_to_sdcard+0xe4>)
 80012d0:	701a      	strb	r2, [r3, #0]
    if(fres != FR_OK) return;
 80012d2:	4b23      	ldr	r3, [pc, #140]	@ (8001360 <save_file_to_sdcard+0xe4>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d139      	bne.n	800134e <save_file_to_sdcard+0xd2>
    else is_new_file ++;
 80012da:	4b23      	ldr	r3, [pc, #140]	@ (8001368 <save_file_to_sdcard+0xec>)
 80012dc:	881b      	ldrh	r3, [r3, #0]
 80012de:	3301      	adds	r3, #1
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <save_file_to_sdcard+0xec>)
 80012e4:	801a      	strh	r2, [r3, #0]

    /********** WRITE DATA ***********/
    //파일 처음 open 시 헤더 정보 작성
    if(prpd_write_complete_flag == 1)
 80012e6:	4b21      	ldr	r3, [pc, #132]	@ (800136c <save_file_to_sdcard+0xf0>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d10c      	bne.n	8001308 <save_file_to_sdcard+0x8c>
    {
      fres = SD_WriteData(header_info, header_info_len, filename);
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f000 f898 	bl	8001428 <SD_WriteData>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <save_file_to_sdcard+0xe4>)
 80012fe:	701a      	strb	r2, [r3, #0]
      prpd_write_complete_flag = 0;
 8001300:	4b1a      	ldr	r3, [pc, #104]	@ (800136c <save_file_to_sdcard+0xf0>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
 8001306:	e009      	b.n	800131c <save_file_to_sdcard+0xa0>
    }
    //헤더 정보 모두 작성 시 prpd 데이터 작성
    else 
    {
      fres = SD_WriteData(prpd_data, WRITEBYTE, filename);
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f000 f88a 	bl	8001428 <SD_WriteData>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <save_file_to_sdcard+0xe4>)
 800131a:	701a      	strb	r2, [r3, #0]
    }
    /********** CLOSE FILE **********/
    fres = f_close(&SDFile);
 800131c:	4814      	ldr	r0, [pc, #80]	@ (8001370 <save_file_to_sdcard+0xf4>)
 800131e:	f00e ffb1 	bl	8010284 <f_close>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
 8001326:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <save_file_to_sdcard+0xe4>)
 8001328:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 800132a:	4b0d      	ldr	r3, [pc, #52]	@ (8001360 <save_file_to_sdcard+0xe4>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00f      	beq.n	8001352 <save_file_to_sdcard+0xd6>
    {
      // 파일 닫기 실패
      printf("Failed to close file, error: %d\n", fres);
 8001332:	4b0b      	ldr	r3, [pc, #44]	@ (8001360 <save_file_to_sdcard+0xe4>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4619      	mov	r1, r3
 8001338:	480e      	ldr	r0, [pc, #56]	@ (8001374 <save_file_to_sdcard+0xf8>)
 800133a:	f010 f933 	bl	80115a4 <iprintf>
      bf_sdflag = 0;
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <save_file_to_sdcard+0xe8>)
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
      return;
 8001344:	e006      	b.n	8001354 <save_file_to_sdcard+0xd8>
    }
    return;
  }
  bf_sdflag = 0;
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <save_file_to_sdcard+0xe8>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
  return;
 800134c:	e002      	b.n	8001354 <save_file_to_sdcard+0xd8>
    if(fres != FR_OK) return;
 800134e:	bf00      	nop
 8001350:	e000      	b.n	8001354 <save_file_to_sdcard+0xd8>
    return;
 8001352:	bf00      	nop
}
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	08012848 	.word	0x08012848
 8001360:	20000658 	.word	0x20000658
 8001364:	2000077a 	.word	0x2000077a
 8001368:	20000778 	.word	0x20000778
 800136c:	20000000 	.word	0x20000000
 8001370:	20000a0c 	.word	0x20000a0c
 8001374:	08012864 	.word	0x08012864

08001378 <SD_OpenFile>:
 * @param  header_info: 헤더 정보 (새 파일 생성 시 파일명 생성에 사용)
 * @param  is_new_file: 파일 열기 플래그 (1: 새 파일, 2: 기존 파일)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT SD_OpenFile(char *filename, uint16_t *header_info)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  FRESULT res;

  if (is_new_file == 0)
 8001382:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <SD_OpenFile+0x9c>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d115      	bne.n	80013b6 <SD_OpenFile+0x3e>
  {
    // 새 파일 생성
    res = GetFilename_CreateFolders(filename, header_info);
 800138a:	6839      	ldr	r1, [r7, #0]
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 f96b 	bl	8001668 <GetFilename_CreateFolders>
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
    if(res == FR_OK || res == FR_EXIST)
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <SD_OpenFile+0x2a>
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2b08      	cmp	r3, #8
 80013a0:	d107      	bne.n	80013b2 <SD_OpenFile+0x3a>
      res = f_open(&SDFile, filename, FA_CREATE_ALWAYS | FA_WRITE);
 80013a2:	220a      	movs	r2, #10
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	481c      	ldr	r0, [pc, #112]	@ (8001418 <SD_OpenFile+0xa0>)
 80013a8:	f00e fac6 	bl	800f938 <f_open>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
 80013b0:	e020      	b.n	80013f4 <SD_OpenFile+0x7c>
    else return res;
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	e02a      	b.n	800140c <SD_OpenFile+0x94>
  }
  
  else
  {
    // 기존 파일 이어쓰기
    res = f_open(&SDFile, filename, FA_OPEN_ALWAYS | FA_WRITE);
 80013b6:	2212      	movs	r2, #18
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	4817      	ldr	r0, [pc, #92]	@ (8001418 <SD_OpenFile+0xa0>)
 80013bc:	f00e fabc 	bl	800f938 <f_open>
 80013c0:	4603      	mov	r3, r0
 80013c2:	73fb      	strb	r3, [r7, #15]
    if (res == FR_OK)
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d114      	bne.n	80013f4 <SD_OpenFile+0x7c>
    {
      res = f_lseek(&SDFile, f_size(&SDFile));
 80013ca:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <SD_OpenFile+0xa0>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	4619      	mov	r1, r3
 80013d0:	4811      	ldr	r0, [pc, #68]	@ (8001418 <SD_OpenFile+0xa0>)
 80013d2:	f00e ff81 	bl	80102d8 <f_lseek>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
      if (res != FR_OK)
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d009      	beq.n	80013f4 <SD_OpenFile+0x7c>
      {
        // 파일 위치 이동 실패
        printf("Failed to seek to end of file, error: %d\n", res);
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	4619      	mov	r1, r3
 80013e4:	480d      	ldr	r0, [pc, #52]	@ (800141c <SD_OpenFile+0xa4>)
 80013e6:	f010 f8dd 	bl	80115a4 <iprintf>
        bf_sdflag = 0;
 80013ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <SD_OpenFile+0xa8>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
        return res;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	e00b      	b.n	800140c <SD_OpenFile+0x94>
      }
    }
  }

  if (res != FR_OK)
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d007      	beq.n	800140a <SD_OpenFile+0x92>
  {
    printf("Failed to open file, error: %d\n", res);
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	4619      	mov	r1, r3
 80013fe:	4809      	ldr	r0, [pc, #36]	@ (8001424 <SD_OpenFile+0xac>)
 8001400:	f010 f8d0 	bl	80115a4 <iprintf>
    bf_sdflag = 0;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <SD_OpenFile+0xa8>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
  }

  return res;
 800140a:	7bfb      	ldrb	r3, [r7, #15]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000778 	.word	0x20000778
 8001418:	20000a0c 	.word	0x20000a0c
 800141c:	08012888 	.word	0x08012888
 8001420:	2000077a 	.word	0x2000077a
 8001424:	080128b4 	.word	0x080128b4

08001428 <SD_WriteData>:
 * @param  data_size: 쓸 데이터 크기
 * @param  filename: 파일 이름 (시간 갱신에 사용)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT SD_WriteData(const uint16_t *data,uint32_t data_size, const char *filename)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  UINT byteswritten;

  // 데이터 쓰기 전 캐시 청소 (Cache -> RAM) << ST-LINK끊김으로 인한 조치 효과 없는듯???
  // SCB_CleanDCache_by_Addr((uint32_t*)(data + sd_write_buffer_head), data_size);
  // 데이터 쓰기
  res = f_write(&SDFile, data + sd_write_buffer_head, data_size, &byteswritten);
 8001434:	4b31      	ldr	r3, [pc, #196]	@ (80014fc <SD_WriteData+0xd4>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	68fa      	ldr	r2, [r7, #12]
 800143c:	18d1      	adds	r1, r2, r3
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	482e      	ldr	r0, [pc, #184]	@ (8001500 <SD_WriteData+0xd8>)
 8001446:	f00e fd2a 	bl	800fe9e <f_write>
 800144a:	4603      	mov	r3, r0
 800144c:	75fb      	strb	r3, [r7, #23]

  // 쓰기 실패 시 오류 처리
  if (res != FR_OK)
 800144e:	7dfb      	ldrb	r3, [r7, #23]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00c      	beq.n	800146e <SD_WriteData+0x46>
  {
    f_close(&SDFile);
 8001454:	482a      	ldr	r0, [pc, #168]	@ (8001500 <SD_WriteData+0xd8>)
 8001456:	f00e ff15 	bl	8010284 <f_close>
    printf("Failed to write to file, error: %d\n", res);
 800145a:	7dfb      	ldrb	r3, [r7, #23]
 800145c:	4619      	mov	r1, r3
 800145e:	4829      	ldr	r0, [pc, #164]	@ (8001504 <SD_WriteData+0xdc>)
 8001460:	f010 f8a0 	bl	80115a4 <iprintf>
    bf_sdflag = 0;
 8001464:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <SD_WriteData+0xe0>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
    return res;
 800146a:	7dfb      	ldrb	r3, [r7, #23]
 800146c:	e041      	b.n	80014f2 <SD_WriteData+0xca>
  }
  // 작성된 바이트수가 요청한 크기와 다를 경우 오류 처리
  else if(byteswritten < data_size)
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	68ba      	ldr	r2, [r7, #8]
 8001472:	429a      	cmp	r2, r3
 8001474:	d90a      	bls.n	800148c <SD_WriteData+0x64>
  {
    f_close(&SDFile);
 8001476:	4822      	ldr	r0, [pc, #136]	@ (8001500 <SD_WriteData+0xd8>)
 8001478:	f00e ff04 	bl	8010284 <f_close>
    printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	4619      	mov	r1, r3
 8001482:	4822      	ldr	r0, [pc, #136]	@ (800150c <SD_WriteData+0xe4>)
 8001484:	f010 f88e 	bl	80115a4 <iprintf>
    return FR_DISK_ERR;
 8001488:	2301      	movs	r3, #1
 800148a:	e032      	b.n	80014f2 <SD_WriteData+0xca>
  }

  // (PRPD데이터를 나눠쓸 횟수 + 1)의 값으로 is_new_file의 값을 나눴을 때 나머지가 1이 아닌 경우 >>> 버퍼 head 업데이트
  if(is_new_file % (DIVIDED_WRITEBYTE + 1) != 1)
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <SD_WriteData+0xe8>)
 800148e:	881a      	ldrh	r2, [r3, #0]
 8001490:	4b20      	ldr	r3, [pc, #128]	@ (8001514 <SD_WriteData+0xec>)
 8001492:	fba3 1302 	umull	r1, r3, r3, r2
 8001496:	0859      	lsrs	r1, r3, #1
 8001498:	460b      	mov	r3, r1
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	440b      	add	r3, r1
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d011      	beq.n	80014ca <SD_WriteData+0xa2>
  {
    sd_write_buffer_head += (byteswritten / 2); // 타입이 uint16_t 인덱스에 추가할 때는 2로 나눈 값을 더함
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	085a      	lsrs	r2, r3, #1
 80014aa:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <SD_WriteData+0xd4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	4a12      	ldr	r2, [pc, #72]	@ (80014fc <SD_WriteData+0xd4>)
 80014b2:	6013      	str	r3, [r2, #0]
    if (sd_write_buffer_head == TOTAL_BYTE / 2) // 위 내용과 마찬가지
 80014b4:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <SD_WriteData+0xd4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80014bc:	d105      	bne.n	80014ca <SD_WriteData+0xa2>
    {
      sd_write_buffer_head = 0;
 80014be:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <SD_WriteData+0xd4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
      prpd_write_complete_flag = 1;
 80014c4:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <SD_WriteData+0xf0>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	701a      	strb	r2, [r3, #0]
    }
  }

  // 파일 시간 갱신
  res = f_utime(filename, &fno);
 80014ca:	4914      	ldr	r1, [pc, #80]	@ (800151c <SD_WriteData+0xf4>)
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f00f fd2f 	bl	8010f30 <f_utime>
 80014d2:	4603      	mov	r3, r0
 80014d4:	75fb      	strb	r3, [r7, #23]
  if (res != FR_OK)
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d009      	beq.n	80014f0 <SD_WriteData+0xc8>
  {
    printf("Failed to update file time, error: %d\n", res);
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	4619      	mov	r1, r3
 80014e0:	480f      	ldr	r0, [pc, #60]	@ (8001520 <SD_WriteData+0xf8>)
 80014e2:	f010 f85f 	bl	80115a4 <iprintf>
    bf_sdflag = 0;
 80014e6:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <SD_WriteData+0xe0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
    return res;
 80014ec:	7dfb      	ldrb	r3, [r7, #23]
 80014ee:	e000      	b.n	80014f2 <SD_WriteData+0xca>
  }

  return FR_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000774 	.word	0x20000774
 8001500:	20000a0c 	.word	0x20000a0c
 8001504:	080128d4 	.word	0x080128d4
 8001508:	2000077a 	.word	0x2000077a
 800150c:	080128f8 	.word	0x080128f8
 8001510:	20000778 	.word	0x20000778
 8001514:	aaaaaaab 	.word	0xaaaaaaab
 8001518:	20000000 	.word	0x20000000
 800151c:	2000065c 	.word	0x2000065c
 8001520:	08012924 	.word	0x08012924

08001524 <SD_GetCapacity>:
 * @brief  SD 카드 용량을 계산하는 함수
 * @param  None
 * @retval SD 카드의 남은 용량 (MB 단위)
 */
uint32_t SD_GetCapacity(void)
{
 8001524:	b5b0      	push	{r4, r5, r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
  FATFS *fs;
  DWORD fre_clust, fre_sect;
  // DWORD tot_sect;

    //SD카드 용량 계산
    fres = f_getfree(SDPath, &fre_clust, &fs);
 800152a:	f107 0208 	add.w	r2, r7, #8
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4820      	ldr	r0, [pc, #128]	@ (80015b4 <SD_GetCapacity+0x90>)
 8001534:	f00f fa2f 	bl	8010996 <f_getfree>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	4b1e      	ldr	r3, [pc, #120]	@ (80015b8 <SD_GetCapacity+0x94>)
 800153e:	701a      	strb	r2, [r3, #0]

    if (fres == FR_OK)
 8001540:	4b1d      	ldr	r3, [pc, #116]	@ (80015b8 <SD_GetCapacity+0x94>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d126      	bne.n	8001596 <SD_GetCapacity+0x72>
    {
      // 전체 sector 수 = (전체 FAT 엔트리 수 - 2) * cluster 당 sector 수
      // tot_sect = (fs->n_fatent - 2) * fs->csize;
      // 빈 sector 수 = 빈 cluster 수 * 한 cluster 당 sector 수
      fre_sect = fre_clust * fs->csize;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	895b      	ldrh	r3, [r3, #10]
 800154c:	461a      	mov	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	61fb      	str	r3, [r7, #28]

      // uint64_t total_bytes = (uint64_t)tot_sect * 512;
      uint64_t free_bytes = (uint64_t)fre_sect * 512;
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	2200      	movs	r2, #0
 800155a:	461c      	mov	r4, r3
 800155c:	4615      	mov	r5, r2
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	026b      	lsls	r3, r5, #9
 8001568:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800156c:	0262      	lsls	r2, r4, #9
 800156e:	e9c7 2304 	strd	r2, r3, [r7, #16]
      // uint64_t used_bytes = total_bytes - free_bytes;

      // uint32_t total_Mb = (uint32_t)(total_bytes / (1024 * 1024));
      uint32_t free_Mb = (uint32_t)(free_bytes / (1024 * 1024));
 8001572:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	0d02      	lsrs	r2, r0, #20
 8001580:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8001584:	0d0b      	lsrs	r3, r1, #20
 8001586:	4613      	mov	r3, r2
 8001588:	60fb      	str	r3, [r7, #12]
      // uint32_t used_Mb = (uint32_t)(used_bytes / (1024 * 1024));

      printf("SD card remaining capacity: %lu MB\n", free_Mb);
 800158a:	68f9      	ldr	r1, [r7, #12]
 800158c:	480b      	ldr	r0, [pc, #44]	@ (80015bc <SD_GetCapacity+0x98>)
 800158e:	f010 f809 	bl	80115a4 <iprintf>

      return free_Mb;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	e009      	b.n	80015aa <SD_GetCapacity+0x86>
    }
    else
    {
      printf("f_getfree error: %d\n", fres);
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <SD_GetCapacity+0x94>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	4619      	mov	r1, r3
 800159c:	4808      	ldr	r0, [pc, #32]	@ (80015c0 <SD_GetCapacity+0x9c>)
 800159e:	f010 f801 	bl	80115a4 <iprintf>
      bf_sdflag = 0;
 80015a2:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <SD_GetCapacity+0xa0>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
      return 0;
 80015a8:	2300      	movs	r3, #0
    }
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3720      	adds	r7, #32
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bdb0      	pop	{r4, r5, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200007d4 	.word	0x200007d4
 80015b8:	20000658 	.word	0x20000658
 80015bc:	0801294c 	.word	0x0801294c
 80015c0:	08012970 	.word	0x08012970
 80015c4:	2000077a 	.word	0x2000077a

080015c8 <ExtractTimestamp>:
 * @brief  파일 이름에서 타임스탬프를 추출하는 함수
 * @param  filename: 파일 이름 문자열
 * @retval 추출된 타임스탬프 (uint32_t 형식)
 */
uint64_t ExtractTimestamp(const char* filename)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	@ 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint64_t timestamp = 0;
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
  char temp[13] = {0};
 80015dc:	f107 0308 	add.w	r3, r7, #8
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	731a      	strb	r2, [r3, #12]
  uint8_t idx = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
  // 숫자만 추출
  for (int i = 0; filename[i] != '\0'; i++)
 80015f0:	2300      	movs	r3, #0
 80015f2:	623b      	str	r3, [r7, #32]
 80015f4:	e01b      	b.n	800162e <ExtractTimestamp+0x66>
  {
    if (filename[i] >= '0' && filename[i] <= '9')
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	4413      	add	r3, r2
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8001600:	d912      	bls.n	8001628 <ExtractTimestamp+0x60>
 8001602:	6a3b      	ldr	r3, [r7, #32]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	4413      	add	r3, r2
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b39      	cmp	r3, #57	@ 0x39
 800160c:	d80c      	bhi.n	8001628 <ExtractTimestamp+0x60>
    {
      temp[idx++] = filename[i];
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	441a      	add	r2, r3
 8001614:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001618:	1c59      	adds	r1, r3, #1
 800161a:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 800161e:	7812      	ldrb	r2, [r2, #0]
 8001620:	3328      	adds	r3, #40	@ 0x28
 8001622:	443b      	add	r3, r7
 8001624:	f803 2c20 	strb.w	r2, [r3, #-32]
  for (int i = 0; filename[i] != '\0'; i++)
 8001628:	6a3b      	ldr	r3, [r7, #32]
 800162a:	3301      	adds	r3, #1
 800162c:	623b      	str	r3, [r7, #32]
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	4413      	add	r3, r2
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1dd      	bne.n	80015f6 <ExtractTimestamp+0x2e>
    }
  }
  temp[idx] = '\0';
 800163a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800163e:	3328      	adds	r3, #40	@ 0x28
 8001640:	443b      	add	r3, r7
 8001642:	2200      	movs	r2, #0
 8001644:	f803 2c20 	strb.w	r2, [r3, #-32]
    
  // 문자열을 숫자로 변환 atoi는 32비트까지만 지원 하므로 strtoull 사용
  timestamp = strtoull(temp, NULL, 10);
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	220a      	movs	r2, #10
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f00f fedb 	bl	801140c <strtoull>
 8001656:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
  return timestamp;
 800165a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800165e:	4610      	mov	r0, r2
 8001660:	4619      	mov	r1, r3
 8001662:	3728      	adds	r7, #40	@ 0x28
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <GetFilename_CreateFolders>:
 * @param  filename: 파일 이름을 저장할 버퍼
 * @param  header_info: 헤더 정보
 * @retval None
 */
FRESULT GetFilename_CreateFolders(char* filename, uint16_t* header_info)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	@ 0x50
 800166c:	af0a      	add	r7, sp, #40	@ 0x28
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  char year[3] = {0};
 8001672:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001676:	2100      	movs	r1, #0
 8001678:	460a      	mov	r2, r1
 800167a:	801a      	strh	r2, [r3, #0]
 800167c:	460a      	mov	r2, r1
 800167e:	709a      	strb	r2, [r3, #2]
  char month[3] = {0};
 8001680:	f107 0320 	add.w	r3, r7, #32
 8001684:	2100      	movs	r1, #0
 8001686:	460a      	mov	r2, r1
 8001688:	801a      	strh	r2, [r3, #0]
 800168a:	460a      	mov	r2, r1
 800168c:	709a      	strb	r2, [r3, #2]
  char day[3] = {0};
 800168e:	f107 031c 	add.w	r3, r7, #28
 8001692:	2100      	movs	r1, #0
 8001694:	460a      	mov	r2, r1
 8001696:	801a      	strh	r2, [r3, #0]
 8001698:	460a      	mov	r2, r1
 800169a:	709a      	strb	r2, [r3, #2]
  char hour[3] = {0};
 800169c:	f107 0318 	add.w	r3, r7, #24
 80016a0:	2100      	movs	r1, #0
 80016a2:	460a      	mov	r2, r1
 80016a4:	801a      	strh	r2, [r3, #0]
 80016a6:	460a      	mov	r2, r1
 80016a8:	709a      	strb	r2, [r3, #2]
  char date[7] = {0};
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	f8c3 2003 	str.w	r2, [r3, #3]
  char time[7] = {0};
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	f8c3 2003 	str.w	r2, [r3, #3]

  strncpy(year,(char*)header_info+6,2);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	1d99      	adds	r1, r3, #6
 80016c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ca:	2202      	movs	r2, #2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f010 f92b 	bl	8011928 <strncpy>
  strncpy(month,(char*)header_info + 8,2);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	f103 0108 	add.w	r1, r3, #8
 80016d8:	f107 0320 	add.w	r3, r7, #32
 80016dc:	2202      	movs	r2, #2
 80016de:	4618      	mov	r0, r3
 80016e0:	f010 f922 	bl	8011928 <strncpy>
  strncpy(day,(char*)header_info + 10,2);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	f103 010a 	add.w	r1, r3, #10
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	2202      	movs	r2, #2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f010 f919 	bl	8011928 <strncpy>
  strncpy(hour,(char*)header_info + 12,2);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	f103 010c 	add.w	r1, r3, #12
 80016fc:	f107 0318 	add.w	r3, r7, #24
 8001700:	2202      	movs	r2, #2
 8001702:	4618      	mov	r0, r3
 8001704:	f010 f910 	bl	8011928 <strncpy>
  strncpy(date,(char*)header_info + 6, 6);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	1d99      	adds	r1, r3, #6
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	2206      	movs	r2, #6
 8001712:	4618      	mov	r0, r3
 8001714:	f010 f908 	bl	8011928 <strncpy>
  strncpy(time,(char*)header_info + 12, 6);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	f103 010c 	add.w	r1, r3, #12
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2206      	movs	r2, #6
 8001724:	4618      	mov	r0, r3
 8001726:	f010 f8ff 	bl	8011928 <strncpy>

  sprintf(filename, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s/CMS_%s_%s.txt", year
 800172a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800172e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	9309      	str	r3, [sp, #36]	@ 0x24
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	9308      	str	r3, [sp, #32]
 800173e:	f107 0318 	add.w	r3, r7, #24
 8001742:	9307      	str	r3, [sp, #28]
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	9306      	str	r3, [sp, #24]
 800174a:	f107 0320 	add.w	r3, r7, #32
 800174e:	9305      	str	r3, [sp, #20]
 8001750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001754:	9304      	str	r3, [sp, #16]
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	9303      	str	r3, [sp, #12]
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	f107 0320 	add.w	r3, r7, #32
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	460b      	mov	r3, r1
 8001770:	4915      	ldr	r1, [pc, #84]	@ (80017c8 <GetFilename_CreateFolders+0x160>)
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f00f ffbc 	bl	80116f0 <siprintf>
                                                                         , year, month
                                                                         , year, month, day
                                                                         , year, month, day, hour
                                                                         , date, time);

  FRESULT res = CreateFolders(year, month, day, hour);
 8001778:	f107 0318 	add.w	r3, r7, #24
 800177c:	f107 021c 	add.w	r2, r7, #28
 8001780:	f107 0120 	add.w	r1, r7, #32
 8001784:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001788:	f000 f824 	bl	80017d4 <CreateFolders>
 800178c:	4603      	mov	r3, r0
 800178e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (res != FR_OK && res != FR_EXIST)
 8001792:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00f      	beq.n	80017ba <GetFilename_CreateFolders+0x152>
 800179a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800179e:	2b08      	cmp	r3, #8
 80017a0:	d00b      	beq.n	80017ba <GetFilename_CreateFolders+0x152>
    {
        printf("Failed to create folders: %d\n", res);
 80017a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017a6:	4619      	mov	r1, r3
 80017a8:	4808      	ldr	r0, [pc, #32]	@ (80017cc <GetFilename_CreateFolders+0x164>)
 80017aa:	f00f fefb 	bl	80115a4 <iprintf>
        bf_sdflag = 0;
 80017ae:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <GetFilename_CreateFolders+0x168>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
        return res;
 80017b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017b8:	e001      	b.n	80017be <GetFilename_CreateFolders+0x156>
    }

  return res;
 80017ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3728      	adds	r7, #40	@ 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	08012988 	.word	0x08012988
 80017cc:	080129bc 	.word	0x080129bc
 80017d0:	2000077a 	.word	0x2000077a

080017d4 <CreateFolders>:
 * @param  month: 월 (2자리, 예: 01)
 * @param  day: 일 (2자리, 예: 12)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT CreateFolders(char* year, char* month, char* day, char* hour)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b09a      	sub	sp, #104	@ 0x68
 80017d8:	af08      	add	r7, sp, #32
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
 80017e0:	603b      	str	r3, [r7, #0]
  FRESULT res;
  char path[55] = {0};
 80017e2:	f107 0310 	add.w	r3, r7, #16
 80017e6:	2237      	movs	r2, #55	@ 0x37
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f010 f894 	bl	8011918 <memset>
    
  // 년 폴더 생성 (예: "20xx/")
  sprintf(path, "20%s", year);
 80017f0:	f107 0310 	add.w	r3, r7, #16
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	494e      	ldr	r1, [pc, #312]	@ (8001930 <CreateFolders+0x15c>)
 80017f8:	4618      	mov	r0, r3
 80017fa:	f00f ff79 	bl	80116f0 <siprintf>
  res = f_mkdir(path);
 80017fe:	f107 0310 	add.w	r3, r7, #16
 8001802:	4618      	mov	r0, r3
 8001804:	f00f fa43 	bl	8010c8e <f_mkdir>
 8001808:	4603      	mov	r3, r0
 800180a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 800180e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00c      	beq.n	8001830 <CreateFolders+0x5c>
 8001816:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800181a:	2b08      	cmp	r3, #8
 800181c:	d008      	beq.n	8001830 <CreateFolders+0x5c>
  {
    printf("Failed to create year folder: %d\n", res);
 800181e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001822:	4619      	mov	r1, r3
 8001824:	4843      	ldr	r0, [pc, #268]	@ (8001934 <CreateFolders+0x160>)
 8001826:	f00f febd 	bl	80115a4 <iprintf>
    return res;
 800182a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800182e:	e07b      	b.n	8001928 <CreateFolders+0x154>
  }
    
  // 월 폴더 생성 (예: "20xx/xx/")
  sprintf(path, "20%s/20%s-%s", year
 8001830:	f107 0010 	add.w	r0, r7, #16
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	493e      	ldr	r1, [pc, #248]	@ (8001938 <CreateFolders+0x164>)
 800183e:	f00f ff57 	bl	80116f0 <siprintf>
                              , year, month);
  res = f_mkdir(path);
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	4618      	mov	r0, r3
 8001848:	f00f fa21 	bl	8010c8e <f_mkdir>
 800184c:	4603      	mov	r3, r0
 800184e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 8001852:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00c      	beq.n	8001874 <CreateFolders+0xa0>
 800185a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800185e:	2b08      	cmp	r3, #8
 8001860:	d008      	beq.n	8001874 <CreateFolders+0xa0>
  {
    printf("Failed to create month folder: %d\n", res);
 8001862:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001866:	4619      	mov	r1, r3
 8001868:	4834      	ldr	r0, [pc, #208]	@ (800193c <CreateFolders+0x168>)
 800186a:	f00f fe9b 	bl	80115a4 <iprintf>
    return res;
 800186e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001872:	e059      	b.n	8001928 <CreateFolders+0x154>
  }
    
  // 일 폴더 생성 (예: "20xx/xx/xx/")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s", year
 8001874:	f107 0010 	add.w	r0, r7, #16
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	9303      	str	r3, [sp, #12]
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	9302      	str	r3, [sp, #8]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	9301      	str	r3, [sp, #4]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	492c      	ldr	r1, [pc, #176]	@ (8001940 <CreateFolders+0x16c>)
 800188e:	f00f ff2f 	bl	80116f0 <siprintf>
                                         , year, month
                                         , year, month, day);
  res = f_mkdir(path);
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4618      	mov	r0, r3
 8001898:	f00f f9f9 	bl	8010c8e <f_mkdir>
 800189c:	4603      	mov	r3, r0
 800189e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 80018a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00c      	beq.n	80018c4 <CreateFolders+0xf0>
 80018aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d008      	beq.n	80018c4 <CreateFolders+0xf0>
  {
    printf("Failed to create day folder: %d\n", res);
 80018b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018b6:	4619      	mov	r1, r3
 80018b8:	4822      	ldr	r0, [pc, #136]	@ (8001944 <CreateFolders+0x170>)
 80018ba:	f00f fe73 	bl	80115a4 <iprintf>
    return res;
 80018be:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018c2:	e031      	b.n	8001928 <CreateFolders+0x154>
  }

  // 시간 폴더 생성 (예: "20xx/xx/xx/xx")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s", year
 80018c4:	f107 0010 	add.w	r0, r7, #16
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	9307      	str	r3, [sp, #28]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	9306      	str	r3, [sp, #24]
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	9305      	str	r3, [sp, #20]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	9304      	str	r3, [sp, #16]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	9303      	str	r3, [sp, #12]
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	4916      	ldr	r1, [pc, #88]	@ (8001948 <CreateFolders+0x174>)
 80018ee:	f00f feff 	bl	80116f0 <siprintf>
                                                       , year, month
                                                       , year, month, day
                                                       , year, month, day, hour);
  res = f_mkdir(path);
 80018f2:	f107 0310 	add.w	r3, r7, #16
 80018f6:	4618      	mov	r0, r3
 80018f8:	f00f f9c9 	bl	8010c8e <f_mkdir>
 80018fc:	4603      	mov	r3, r0
 80018fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 8001902:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00c      	beq.n	8001924 <CreateFolders+0x150>
 800190a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800190e:	2b08      	cmp	r3, #8
 8001910:	d008      	beq.n	8001924 <CreateFolders+0x150>
  {
    printf("Failed to create day folder: %d\n", res);
 8001912:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001916:	4619      	mov	r1, r3
 8001918:	480a      	ldr	r0, [pc, #40]	@ (8001944 <CreateFolders+0x170>)
 800191a:	f00f fe43 	bl	80115a4 <iprintf>
    return res;
 800191e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001922:	e001      	b.n	8001928 <CreateFolders+0x154>
  // {
  //   printf("Failed to create day folder: %d\n", res);
  //   return res;
  // }
    
  return res;
 8001924:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8001928:	4618      	mov	r0, r3
 800192a:	3748      	adds	r7, #72	@ 0x48
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	080129dc 	.word	0x080129dc
 8001934:	080129e4 	.word	0x080129e4
 8001938:	08012a08 	.word	0x08012a08
 800193c:	08012a18 	.word	0x08012a18
 8001940:	08012a3c 	.word	0x08012a3c
 8001944:	08012a54 	.word	0x08012a54
 8001948:	08012a78 	.word	0x08012a78

0800194c <DeleteOldestMinFolder>:
 * 
 * 폴더 구조: 년/월/일/시간/파일.txt
 * 예: 20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx/20xx-xx-xx_xx-xx/CMS_260101_010101.txt
 */
void DeleteOldestMinFolder(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b0be      	sub	sp, #248	@ 0xf8
 8001950:	af02      	add	r7, sp, #8
  char yearPath[5] = {0};       // "20xx" 4
 8001952:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	711a      	strb	r2, [r3, #4]
  char monthPath[13] = {0};     // "20xx/20xx-xx" 12
 800195c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	731a      	strb	r2, [r3, #12]
  char dayPath[24] = {0};       // "20xx/20xx-xx/20xx-xx-xx" 23
 800196a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
 8001978:	611a      	str	r2, [r3, #16]
 800197a:	615a      	str	r2, [r3, #20]
  char hourPath[38] = {0};      // "20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx" 37
 800197c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001980:	2226      	movs	r2, #38	@ 0x26
 8001982:	2100      	movs	r1, #0
 8001984:	4618      	mov	r0, r3
 8001986:	f00f ffc7 	bl	8011918 <memset>
  // char minPath[55] = {0};       // "20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx/20xx-xx-xx_xx-xx" 
  char tmpPath[128] = {0};      // 임시 path버퍼(snprint경고 해결을 위한)
 800198a:	f107 0318 	add.w	r3, r7, #24
 800198e:	2280      	movs	r2, #128	@ 0x80
 8001990:	2100      	movs	r1, #0
 8001992:	4618      	mov	r0, r3
 8001994:	f00f ffc0 	bl	8011918 <memset>
  char oldestName[22] = {0};    // 가장 오래된 폴더 이름을 저장할 버퍼
 8001998:	463b      	mov	r3, r7
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]
 80019a6:	829a      	strh	r2, [r3, #20]

  printf("\n=== Finding oldest hour folder ===\n");
 80019a8:	487a      	ldr	r0, [pc, #488]	@ (8001b94 <DeleteOldestMinFolder+0x248>)
 80019aa:	f00f fe63 	bl	8011674 <puts>

  // 1. 가장 오래된 년 폴더 찾기
  fres = FindOldestSubfolder(SDPath, oldestName);
 80019ae:	463b      	mov	r3, r7
 80019b0:	4619      	mov	r1, r3
 80019b2:	4879      	ldr	r0, [pc, #484]	@ (8001b98 <DeleteOldestMinFolder+0x24c>)
 80019b4:	f000 f906 	bl	8001bc4 <FindOldestSubfolder>
 80019b8:	4603      	mov	r3, r0
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b77      	ldr	r3, [pc, #476]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 80019be:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 80019c0:	4b76      	ldr	r3, [pc, #472]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d102      	bne.n	80019ce <DeleteOldestMinFolder+0x82>
 80019c8:	783b      	ldrb	r3, [r7, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d103      	bne.n	80019d6 <DeleteOldestMinFolder+0x8a>
  {
    printf("No year folders found\n");
 80019ce:	4874      	ldr	r0, [pc, #464]	@ (8001ba0 <DeleteOldestMinFolder+0x254>)
 80019d0:	f00f fe50 	bl	8011674 <puts>
    return;
 80019d4:	e0da      	b.n	8001b8c <DeleteOldestMinFolder+0x240>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s", oldestName);
 80019d6:	463b      	mov	r3, r7
 80019d8:	f107 0018 	add.w	r0, r7, #24
 80019dc:	4a71      	ldr	r2, [pc, #452]	@ (8001ba4 <DeleteOldestMinFolder+0x258>)
 80019de:	2180      	movs	r1, #128	@ 0x80
 80019e0:	f00f fe50 	bl	8011684 <sniprintf>
  strcpy(yearPath, tmpPath);
 80019e4:	f107 0218 	add.w	r2, r7, #24
 80019e8:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f010 f81b 	bl	8011a2a <strcpy>
  // printf("Oldest year: %s\n", yearPath);

  // 2. 가장 오래된 월 폴더 찾기
  fres = FindOldestSubfolder(yearPath, oldestName);
 80019f4:	463a      	mov	r2, r7
 80019f6:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80019fa:	4611      	mov	r1, r2
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 f8e1 	bl	8001bc4 <FindOldestSubfolder>
 8001a02:	4603      	mov	r3, r0
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b65      	ldr	r3, [pc, #404]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001a08:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001a0a:	4b64      	ldr	r3, [pc, #400]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d102      	bne.n	8001a18 <DeleteOldestMinFolder+0xcc>
 8001a12:	783b      	ldrb	r3, [r7, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10b      	bne.n	8001a30 <DeleteOldestMinFolder+0xe4>
  {
    printf("No month folders found in %s\n", yearPath);
 8001a18:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4862      	ldr	r0, [pc, #392]	@ (8001ba8 <DeleteOldestMinFolder+0x25c>)
 8001a20:	f00f fdc0 	bl	80115a4 <iprintf>
    f_unlink(yearPath);
 8001a24:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f00f f869 	bl	8010b00 <f_unlink>
    return;
 8001a2e:	e0ad      	b.n	8001b8c <DeleteOldestMinFolder+0x240>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", yearPath, oldestName);
 8001a30:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8001a34:	f107 0018 	add.w	r0, r7, #24
 8001a38:	463b      	mov	r3, r7
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bac <DeleteOldestMinFolder+0x260>)
 8001a40:	2180      	movs	r1, #128	@ 0x80
 8001a42:	f00f fe1f 	bl	8011684 <sniprintf>
  strcpy(monthPath, tmpPath);
 8001a46:	f107 0218 	add.w	r2, r7, #24
 8001a4a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f00f ffea 	bl	8011a2a <strcpy>
  // printf("Oldest month: %s\n", monthPath);

  // 3. 가장 오래된 일 폴더 찾기
  fres = FindOldestSubfolder(monthPath, oldestName);
 8001a56:	463a      	mov	r2, r7
 8001a58:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 f8b0 	bl	8001bc4 <FindOldestSubfolder>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	4b4c      	ldr	r3, [pc, #304]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001a6a:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d102      	bne.n	8001a7a <DeleteOldestMinFolder+0x12e>
 8001a74:	783b      	ldrb	r3, [r7, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d118      	bne.n	8001aac <DeleteOldestMinFolder+0x160>
  {
    printf("No day folders found in %s\n", monthPath);
 8001a7a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a7e:	4619      	mov	r1, r3
 8001a80:	484b      	ldr	r0, [pc, #300]	@ (8001bb0 <DeleteOldestMinFolder+0x264>)
 8001a82:	f00f fd8f 	bl	80115a4 <iprintf>
    f_unlink(monthPath);
 8001a86:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f00f f838 	bl	8010b00 <f_unlink>
    if (CountItemsInFolder(yearPath) == 0)
 8001a90:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001a94:	4618      	mov	r0, r3
 8001a96:	f000 fa1d 	bl	8001ed4 <CountItemsInFolder>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d174      	bne.n	8001b8a <DeleteOldestMinFolder+0x23e>
    {
      f_unlink(yearPath);
 8001aa0:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f00f f82b 	bl	8010b00 <f_unlink>
    }
    return;
 8001aaa:	e06e      	b.n	8001b8a <DeleteOldestMinFolder+0x23e>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", monthPath, oldestName);
 8001aac:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8001ab0:	f107 0018 	add.w	r0, r7, #24
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	4a3c      	ldr	r2, [pc, #240]	@ (8001bac <DeleteOldestMinFolder+0x260>)
 8001abc:	2180      	movs	r1, #128	@ 0x80
 8001abe:	f00f fde1 	bl	8011684 <sniprintf>
  strcpy(dayPath, tmpPath);
 8001ac2:	f107 0218 	add.w	r2, r7, #24
 8001ac6:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f00f ffac 	bl	8011a2a <strcpy>
  // printf("Oldest day: %s\n", dayPath);

  // 4. 가장 오래된 시간 폴더 찾기
  fres = FindOldestSubfolder(dayPath, oldestName);
 8001ad2:	463a      	mov	r2, r7
 8001ad4:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001ad8:	4611      	mov	r1, r2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 f872 	bl	8001bc4 <FindOldestSubfolder>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001ae6:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d102      	bne.n	8001af6 <DeleteOldestMinFolder+0x1aa>
 8001af0:	783b      	ldrb	r3, [r7, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10f      	bne.n	8001b16 <DeleteOldestMinFolder+0x1ca>
  {
    printf("No min folders found in %s\n", dayPath);
 8001af6:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001afa:	4619      	mov	r1, r3
 8001afc:	482d      	ldr	r0, [pc, #180]	@ (8001bb4 <DeleteOldestMinFolder+0x268>)
 8001afe:	f00f fd51 	bl	80115a4 <iprintf>
    CleanupEmptyParentFolders(dayPath, monthPath, yearPath);
 8001b02:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8001b06:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 8001b0a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f000 f9a0 	bl	8001e54 <CleanupEmptyParentFolders>
    return;
 8001b14:	e03a      	b.n	8001b8c <DeleteOldestMinFolder+0x240>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", dayPath, oldestName);
 8001b16:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 8001b1a:	f107 0018 	add.w	r0, r7, #24
 8001b1e:	463b      	mov	r3, r7
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	4613      	mov	r3, r2
 8001b24:	4a21      	ldr	r2, [pc, #132]	@ (8001bac <DeleteOldestMinFolder+0x260>)
 8001b26:	2180      	movs	r1, #128	@ 0x80
 8001b28:	f00f fdac 	bl	8011684 <sniprintf>
  strcpy(hourPath, tmpPath);
 8001b2c:	f107 0218 	add.w	r2, r7, #24
 8001b30:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001b34:	4611      	mov	r1, r2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f00f ff77 	bl	8011a2a <strcpy>
  printf("Oldest min folder to delete: %s\n", hourPath);
 8001b3c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001b40:	4619      	mov	r1, r3
 8001b42:	481d      	ldr	r0, [pc, #116]	@ (8001bb8 <DeleteOldestMinFolder+0x26c>)
 8001b44:	f00f fd2e 	bl	80115a4 <iprintf>

  // 5. 시간 폴더와 내부 파일 모두 삭제
  fres = DeleteFolder(hourPath);
 8001b48:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f000 f8c7 	bl	8001ce0 <DeleteFolder>
 8001b52:	4603      	mov	r3, r0
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001b58:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d006      	beq.n	8001b70 <DeleteOldestMinFolder+0x224>
  {
    printf("Failed to delete hour folder: %d\n", fres);
 8001b62:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <DeleteOldestMinFolder+0x250>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	4619      	mov	r1, r3
 8001b68:	4814      	ldr	r0, [pc, #80]	@ (8001bbc <DeleteOldestMinFolder+0x270>)
 8001b6a:	f00f fd1b 	bl	80115a4 <iprintf>
    return;
 8001b6e:	e00d      	b.n	8001b8c <DeleteOldestMinFolder+0x240>
  }

  // 6. 빈 상위 폴더들 정리
  CleanupEmptyParentFolders(dayPath, monthPath, yearPath);
 8001b70:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8001b74:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 8001b78:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 f969 	bl	8001e54 <CleanupEmptyParentFolders>

  // 7. 빈 상위 폴더들 정리
  CleanupEmptyParentFolders(hourPath, dayPath, monthPath, yearPath);

  #endif
  printf("=== Cleanup complete ===\n\n");
 8001b82:	480f      	ldr	r0, [pc, #60]	@ (8001bc0 <DeleteOldestMinFolder+0x274>)
 8001b84:	f00f fd76 	bl	8011674 <puts>
 8001b88:	e000      	b.n	8001b8c <DeleteOldestMinFolder+0x240>
    return;
 8001b8a:	bf00      	nop
}
 8001b8c:	37f0      	adds	r7, #240	@ 0xf0
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	08012aa0 	.word	0x08012aa0
 8001b98:	200007d4 	.word	0x200007d4
 8001b9c:	20000658 	.word	0x20000658
 8001ba0:	08012ac4 	.word	0x08012ac4
 8001ba4:	08012adc 	.word	0x08012adc
 8001ba8:	08012ae0 	.word	0x08012ae0
 8001bac:	08012b00 	.word	0x08012b00
 8001bb0:	08012b08 	.word	0x08012b08
 8001bb4:	08012b24 	.word	0x08012b24
 8001bb8:	08012b40 	.word	0x08012b40
 8001bbc:	08012b64 	.word	0x08012b64
 8001bc0:	08012b88 	.word	0x08012b88

08001bc4 <FindOldestSubfolder>:
 * @param  basePath: 탐색할 기준 경로
 * @param  oldestName: 가장 오래된 폴더 이름 저장 버퍼
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT FindOldestSubfolder(const char *basePath, char *oldestName)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b0dc      	sub	sp, #368	@ 0x170
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001bd2:	6018      	str	r0, [r3, #0]
 8001bd4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bd8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001bdc:	6019      	str	r1, [r3, #0]
  FRESULT res;
  DIR tmpDir;
  FILINFO tmpFno;
  uint64_t oldestTimestamp = UINT64_MAX;
 8001bde:	f04f 32ff 	mov.w	r2, #4294967295
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
  uint64_t currentTimestamp;

  oldestName[0] = '\0';
 8001bea:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bee:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]

  // basePath경로의 디렉터리 정보를 tmpDir에 저장
  res = f_opendir(&tmpDir, basePath);
 8001bf8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bfc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001c00:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8001c04:	6819      	ldr	r1, [r3, #0]
 8001c06:	4610      	mov	r0, r2
 8001c08:	f00e fd6f 	bl	80106ea <f_opendir>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
  if (res != FR_OK)
 8001c12:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d002      	beq.n	8001c20 <FindOldestSubfolder+0x5c>
  {
    return res;
 8001c1a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001c1e:	e05a      	b.n	8001cd6 <FindOldestSubfolder+0x112>
  }

  while (1)
  {
    // 디렉터리 엔트리를 1개 읽어 tmpFno에 채움
    res = f_readdir(&tmpDir, &tmpFno);
 8001c20:	f107 020c 	add.w	r2, r7, #12
 8001c24:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001c28:	4611      	mov	r1, r2
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f00e fe40 	bl	80108b0 <f_readdir>
 8001c30:	4603      	mov	r3, r0
 8001c32:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
    //오류가 발생하거나, 더 이상 읽을 엔트리가 없는 경우
    if (res != FR_OK || tmpFno.fname[0] == 0)
 8001c36:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d13b      	bne.n	8001cb6 <FindOldestSubfolder+0xf2>
 8001c3e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c42:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c46:	7d9b      	ldrb	r3, [r3, #22]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d034      	beq.n	8001cb6 <FindOldestSubfolder+0xf2>
    {
      break;
    }

    // 폴더가 아니거나, FAT파일시스템의 특수 엔트리일 시((tmpFno.fattrib & (AM_HID | AM_SYS))) 다음 f_readdir로 이동
    if ((!(tmpFno.fattrib & AM_DIR)) || (tmpFno.fattrib & (AM_HID | AM_SYS)))
 8001c4c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c50:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c54:	7a1b      	ldrb	r3, [r3, #8]
 8001c56:	f003 0310 	and.w	r3, r3, #16
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d029      	beq.n	8001cb2 <FindOldestSubfolder+0xee>
 8001c5e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c62:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c66:	7a1b      	ldrb	r3, [r3, #8]
 8001c68:	f003 0306 	and.w	r3, r3, #6
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d120      	bne.n	8001cb2 <FindOldestSubfolder+0xee>
    {
      continue;
    }

    // 폴더 이름에서 타임스탬프 추출
    currentTimestamp = ExtractTimestamp(tmpFno.fname);
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	3316      	adds	r3, #22
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff fca6 	bl	80015c8 <ExtractTimestamp>
 8001c7c:	e9c7 0156 	strd	r0, r1, [r7, #344]	@ 0x158

    // 숫자가 작을 수록 더 오래된 것
    if (currentTimestamp < oldestTimestamp)
 8001c80:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8001c84:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8001c88:	4290      	cmp	r0, r2
 8001c8a:	eb71 0303 	sbcs.w	r3, r1, r3
 8001c8e:	d2c7      	bcs.n	8001c20 <FindOldestSubfolder+0x5c>
    {
      oldestTimestamp = currentTimestamp;
 8001c90:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001c94:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
      strcpy(oldestName, tmpFno.fname);
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	f103 0216 	add.w	r2, r3, #22
 8001ca0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ca4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001ca8:	4611      	mov	r1, r2
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	f00f febd 	bl	8011a2a <strcpy>
 8001cb0:	e7b6      	b.n	8001c20 <FindOldestSubfolder+0x5c>
      continue;
 8001cb2:	bf00      	nop
    res = f_readdir(&tmpDir, &tmpFno);
 8001cb4:	e7b4      	b.n	8001c20 <FindOldestSubfolder+0x5c>
    }
  }

  f_closedir(&tmpDir);
 8001cb6:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f00e fdd2 	bl	8010864 <f_closedir>

  if (oldestName[0] == '\0')
 8001cc0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001cc4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <FindOldestSubfolder+0x110>
  {
    return FR_NO_FILE;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	e000      	b.n	8001cd6 <FindOldestSubfolder+0x112>
  }

  return FR_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f507 77b8 	add.w	r7, r7, #368	@ 0x170
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <DeleteFolder>:
 * @brief  폴더와 내부 모든 파일 삭제 (재귀)
 * @param  path: 삭제할 폴더 경로
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT DeleteFolder(const char *path)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	f5ad 7d38 	sub.w	sp, sp, #736	@ 0x2e0
 8001ce6:	af02      	add	r7, sp, #8
 8001ce8:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001cec:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001cf0:	6018      	str	r0, [r3, #0]
  FILINFO tmpFno;
  char itemPath[64];
  char tmpitemPath[320];

  // path에 해당하는 디렉터리를 열고 시작위치를 tmpDir에 설정
  res = f_opendir(&tmpDir, path);
 8001cf2:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001cf6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001cfa:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8001cfe:	6819      	ldr	r1, [r3, #0]
 8001d00:	4610      	mov	r0, r2
 8001d02:	f00e fcf2 	bl	80106ea <f_opendir>
 8001d06:	4603      	mov	r3, r0
 8001d08:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
  if (res != FR_OK)
 8001d0c:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d002      	beq.n	8001d1a <DeleteFolder+0x3a>
  {
    return res;
 8001d14:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001d18:	e08e      	b.n	8001e38 <DeleteFolder+0x158>
  }

  while (1)
  {
    //tmpDir을 순회하면서 tmpFno에 정보 저장
    res = f_readdir(&tmpDir, &tmpFno);
 8001d1a:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 8001d1e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f00e fdc3 	bl	80108b0 <f_readdir>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
    if (res != FR_OK || tmpFno.fname[0] == 0)
 8001d30:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d157      	bne.n	8001de8 <DeleteFolder+0x108>
 8001d38:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001d3c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001d40:	7d9b      	ldrb	r3, [r3, #22]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d050      	beq.n	8001de8 <DeleteFolder+0x108>
    {
      break;
    }

    snprintf(tmpitemPath, sizeof(tmpitemPath), "%s/%s", path, tmpFno.fname);
 8001d46:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001d4a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001d4e:	f107 0008 	add.w	r0, r7, #8
 8001d52:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 8001d56:	3216      	adds	r2, #22
 8001d58:	9200      	str	r2, [sp, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a39      	ldr	r2, [pc, #228]	@ (8001e44 <DeleteFolder+0x164>)
 8001d5e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001d62:	f00f fc8f 	bl	8011684 <sniprintf>
    strcpy(itemPath ,tmpitemPath);
 8001d66:	f107 0208 	add.w	r2, r7, #8
 8001d6a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f00f fe5a 	bl	8011a2a <strcpy>

    if (tmpFno.fattrib & AM_DIR)
 8001d76:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001d7a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001d7e:	7a1b      	ldrb	r3, [r3, #8]
 8001d80:	f003 0310 	and.w	r3, r3, #16
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d013      	beq.n	8001db0 <DeleteFolder+0xd0>
    {
      // 하위 폴더 재귀 삭제
      res = DeleteFolder(itemPath);
 8001d88:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ffa7 	bl	8001ce0 <DeleteFolder>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
      if (res != FR_OK)
 8001d98:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0bc      	beq.n	8001d1a <DeleteFolder+0x3a>
      {
        f_closedir(&tmpDir);
 8001da0:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f00e fd5d 	bl	8010864 <f_closedir>
        return res;
 8001daa:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001dae:	e043      	b.n	8001e38 <DeleteFolder+0x158>
      }
    }
    else
    {
      // 파일 삭제
      res = f_unlink(itemPath);
 8001db0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001db4:	4618      	mov	r0, r3
 8001db6:	f00e fea3 	bl	8010b00 <f_unlink>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
      if (res != FR_OK)
 8001dc0:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0a8      	beq.n	8001d1a <DeleteFolder+0x3a>
      {
        printf("Failed to delete file: %s, error: %d\n", itemPath, res);
 8001dc8:	f897 22d7 	ldrb.w	r2, [r7, #727]	@ 0x2d7
 8001dcc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	481d      	ldr	r0, [pc, #116]	@ (8001e48 <DeleteFolder+0x168>)
 8001dd4:	f00f fbe6 	bl	80115a4 <iprintf>
        f_closedir(&tmpDir);
 8001dd8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f00e fd41 	bl	8010864 <f_closedir>
        return res;
 8001de2:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001de6:	e027      	b.n	8001e38 <DeleteFolder+0x158>
      }
    }
  }

  f_closedir(&tmpDir);
 8001de8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f00e fd39 	bl	8010864 <f_closedir>

  // 빈 폴더 삭제
  res = f_unlink(path);
 8001df2:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001df6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001dfa:	6818      	ldr	r0, [r3, #0]
 8001dfc:	f00e fe80 	bl	8010b00 <f_unlink>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
  if (res != FR_OK)
 8001e06:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00a      	beq.n	8001e24 <DeleteFolder+0x144>
  {
    printf("Failed to delete folder: %s, error: %d\n", path, res);
 8001e0e:	f897 22d7 	ldrb.w	r2, [r7, #727]	@ 0x2d7
 8001e12:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001e16:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001e1a:	6819      	ldr	r1, [r3, #0]
 8001e1c:	480b      	ldr	r0, [pc, #44]	@ (8001e4c <DeleteFolder+0x16c>)
 8001e1e:	f00f fbc1 	bl	80115a4 <iprintf>
 8001e22:	e007      	b.n	8001e34 <DeleteFolder+0x154>
  }
  else
  {
    printf("Deleted folder: %s\n", path);
 8001e24:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001e28:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001e2c:	6819      	ldr	r1, [r3, #0]
 8001e2e:	4808      	ldr	r0, [pc, #32]	@ (8001e50 <DeleteFolder+0x170>)
 8001e30:	f00f fbb8 	bl	80115a4 <iprintf>
  }

  return res;
 8001e34:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f507 7736 	add.w	r7, r7, #728	@ 0x2d8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	08012b00 	.word	0x08012b00
 8001e48:	08012ba4 	.word	0x08012ba4
 8001e4c:	08012bcc 	.word	0x08012bcc
 8001e50:	08012bf4 	.word	0x08012bf4

08001e54 <CleanupEmptyParentFolders>:
 * @param  monthPath: 월 폴더 경로
 * @param  yearPath: 년 폴더 경로
 * @retval None
 */
void CleanupEmptyParentFolders(const char *dayPath, const char *monthPath, const char *yearPath)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
  // 일 폴더가 비었는지 확인 후 삭제
  if(CountItemsInFolder(dayPath) == 0)
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f837 	bl	8001ed4 <CountItemsInFolder>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d129      	bne.n	8001ec0 <CleanupEmptyParentFolders+0x6c>
  {
    if(f_unlink(dayPath) == FR_OK)
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f00e fe47 	bl	8010b00 <f_unlink>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <CleanupEmptyParentFolders+0x2c>
    {
      printf("Deleted empty day folder: %s\n", dayPath);
 8001e78:	68f9      	ldr	r1, [r7, #12]
 8001e7a:	4813      	ldr	r0, [pc, #76]	@ (8001ec8 <CleanupEmptyParentFolders+0x74>)
 8001e7c:	f00f fb92 	bl	80115a4 <iprintf>
    }

    // 월 폴더가 비었는지 확인 후 삭제
    if(CountItemsInFolder(monthPath) == 0)
 8001e80:	68b8      	ldr	r0, [r7, #8]
 8001e82:	f000 f827 	bl	8001ed4 <CountItemsInFolder>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d119      	bne.n	8001ec0 <CleanupEmptyParentFolders+0x6c>
    {
      if(f_unlink(monthPath) == FR_OK)
 8001e8c:	68b8      	ldr	r0, [r7, #8]
 8001e8e:	f00e fe37 	bl	8010b00 <f_unlink>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d103      	bne.n	8001ea0 <CleanupEmptyParentFolders+0x4c>
      {
        printf("Deleted empty month folder: %s\n", monthPath);
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	480c      	ldr	r0, [pc, #48]	@ (8001ecc <CleanupEmptyParentFolders+0x78>)
 8001e9c:	f00f fb82 	bl	80115a4 <iprintf>
      }

      // 년 폴더가 비었는지 확인 후 삭제
      if(CountItemsInFolder(yearPath) == 0)
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f817 	bl	8001ed4 <CountItemsInFolder>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d109      	bne.n	8001ec0 <CleanupEmptyParentFolders+0x6c>
      {
        if(f_unlink(yearPath) == FR_OK)
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f00e fe27 	bl	8010b00 <f_unlink>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d103      	bne.n	8001ec0 <CleanupEmptyParentFolders+0x6c>
        {
          printf("Deleted empty year folder: %s\n", yearPath);
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <CleanupEmptyParentFolders+0x7c>)
 8001ebc:	f00f fb72 	bl	80115a4 <iprintf>
        }
      }
    }
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	08012c08 	.word	0x08012c08
 8001ecc:	08012c28 	.word	0x08012c28
 8001ed0:	08012c48 	.word	0x08012c48

08001ed4 <CountItemsInFolder>:
 * @brief  폴더 내 항목(파일/폴더) 개수 확인
 * @param  path: 확인할 폴더 경로
 * @retval 항목 개수 (오류 시 0)
 */
uint8_t CountItemsInFolder(const char *path)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b0d6      	sub	sp, #344	@ 0x158
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001ede:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ee2:	6018      	str	r0, [r3, #0]
  DIR tmpDir;
  FILINFO tmpFno;
  uint8_t count = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157

  if (f_opendir(&tmpDir, path) != FR_OK)
 8001eea:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001eee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ef2:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001ef6:	6819      	ldr	r1, [r3, #0]
 8001ef8:	4610      	mov	r0, r2
 8001efa:	f00e fbf6 	bl	80106ea <f_opendir>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <CountItemsInFolder+0x3e>
  {
    return 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	e01d      	b.n	8001f44 <CountItemsInFolder+0x70>
  }

  while (f_readdir(&tmpDir, &tmpFno) == FR_OK && tmpFno.fname[0] != 0)
  {
    count++;
 8001f08:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
  while (f_readdir(&tmpDir, &tmpFno) == FR_OK && tmpFno.fname[0] != 0)
 8001f12:	f107 0208 	add.w	r2, r7, #8
 8001f16:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f00e fcc7 	bl	80108b0 <f_readdir>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d106      	bne.n	8001f36 <CountItemsInFolder+0x62>
 8001f28:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001f2c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001f30:	7d9b      	ldrb	r3, [r3, #22]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1e8      	bne.n	8001f08 <CountItemsInFolder+0x34>
  }

  f_closedir(&tmpDir);
 8001f36:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00e fc92 	bl	8010864 <f_closedir>
  return count;
 8001f40:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <SD_ForceReset>:
 * @brief  sd reset function
 * @param  None
 * @retval None
 */
void SD_ForceReset(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  sd_write_buffer_head = 0;
 8001f54:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <SD_ForceReset+0x5c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
  is_new_file = 0;
 8001f5a:	4b15      	ldr	r3, [pc, #84]	@ (8001fb0 <SD_ForceReset+0x60>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	801a      	strh	r2, [r3, #0]
  prpd_write_complete_flag = 1;
 8001f60:	4b14      	ldr	r3, [pc, #80]	@ (8001fb4 <SD_ForceReset+0x64>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]

  //드라이버 언마운트 및 재연결
  f_mount(NULL, SDPath, 0);   // 언마운트
 8001f66:	2200      	movs	r2, #0
 8001f68:	4913      	ldr	r1, [pc, #76]	@ (8001fb8 <SD_ForceReset+0x68>)
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f00d fc9e 	bl	800f8ac <f_mount>
  FATFS_UnLinkDriver(SDPath);    // 드라이버 해제
 8001f70:	4811      	ldr	r0, [pc, #68]	@ (8001fb8 <SD_ForceReset+0x68>)
 8001f72:	f00f f8e1 	bl	8011138 <FATFS_UnLinkDriver>
  FATFS_LinkDriver(&SD_Driver, SDPath);  // 드라이버 재연결 → 플래그 자동 리셋
 8001f76:	4910      	ldr	r1, [pc, #64]	@ (8001fb8 <SD_ForceReset+0x68>)
 8001f78:	4810      	ldr	r0, [pc, #64]	@ (8001fbc <SD_ForceReset+0x6c>)
 8001f7a:	f00f f895 	bl	80110a8 <FATFS_LinkDriver>

  HAL_SD_DeInit(&hsd1);       // 하드웨어 해제
 8001f7e:	4810      	ldr	r0, [pc, #64]	@ (8001fc0 <SD_ForceReset+0x70>)
 8001f80:	f007 fcca 	bl	8009918 <HAL_SD_DeInit>

  //SDMMC 하드웨어 블록 강제 리셋
  //SDMMC 주변장치의 전원을 껐다 켜는 것과 같은 효과 (레지스터 초기화)
  __HAL_RCC_SDMMC1_FORCE_RESET();
 8001f84:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <SD_ForceReset+0x74>)
 8001f86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f88:	4a0e      	ldr	r2, [pc, #56]	@ (8001fc4 <SD_ForceReset+0x74>)
 8001f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8e:	67d3      	str	r3, [r2, #124]	@ 0x7c
  HAL_Delay(10); //  리셋될 시간 부여
 8001f90:	200a      	movs	r0, #10
 8001f92:	f000 fcb9 	bl	8002908 <HAL_Delay>
  __HAL_RCC_SDMMC1_RELEASE_RESET();
 8001f96:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc4 <SD_ForceReset+0x74>)
 8001f98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc4 <SD_ForceReset+0x74>)
 8001f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fa0:	67d3      	str	r3, [r2, #124]	@ 0x7c

  HAL_Delay(100);
 8001fa2:	2064      	movs	r0, #100	@ 0x64
 8001fa4:	f000 fcb0 	bl	8002908 <HAL_Delay>

  return;
 8001fa8:	bf00      	nop
}
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	20000774 	.word	0x20000774
 8001fb0:	20000778 	.word	0x20000778
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	200007d4 	.word	0x200007d4
 8001fbc:	08012cc0 	.word	0x08012cc0
 8001fc0:	200002e0 	.word	0x200002e0
 8001fc4:	58024400 	.word	0x58024400

08001fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <HAL_MspInit+0x30>)
 8001fd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fd4:	4a08      	ldr	r2, [pc, #32]	@ (8001ff8 <HAL_MspInit+0x30>)
 8001fd6:	f043 0302 	orr.w	r3, r3, #2
 8001fda:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001fde:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_MspInit+0x30>)
 8001fe0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	58024400 	.word	0x58024400

08001ffc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b0b2      	sub	sp, #200	@ 0xc8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	22c0      	movs	r2, #192	@ 0xc0
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f00f fc83 	bl	8011918 <memset>
  if(hrtc->Instance==RTC)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a14      	ldr	r2, [pc, #80]	@ (8002068 <HAL_RTC_MspInit+0x6c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d121      	bne.n	8002060 <HAL_RTC_MspInit+0x64>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800201c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800202c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002030:	f107 0308 	add.w	r3, r7, #8
 8002034:	4618      	mov	r0, r3
 8002036:	f004 fa6d 	bl	8006514 <HAL_RCCEx_PeriphCLKConfig>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8002040:	f7ff f8ba 	bl	80011b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002044:	4b09      	ldr	r3, [pc, #36]	@ (800206c <HAL_RTC_MspInit+0x70>)
 8002046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002048:	4a08      	ldr	r2, [pc, #32]	@ (800206c <HAL_RTC_MspInit+0x70>)
 800204a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800204e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002050:	2200      	movs	r2, #0
 8002052:	2100      	movs	r1, #0
 8002054:	2003      	movs	r0, #3
 8002056:	f001 f86b 	bl	8003130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800205a:	2003      	movs	r0, #3
 800205c:	f001 f882 	bl	8003164 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002060:	bf00      	nop
 8002062:	37c8      	adds	r7, #200	@ 0xc8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	58004000 	.word	0x58004000
 800206c:	58024400 	.word	0x58024400

08002070 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b0bc      	sub	sp, #240	@ 0xf0
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002088:	f107 0318 	add.w	r3, r7, #24
 800208c:	22c0      	movs	r2, #192	@ 0xc0
 800208e:	2100      	movs	r1, #0
 8002090:	4618      	mov	r0, r3
 8002092:	f00f fc41 	bl	8011918 <memset>
  if(hsd->Instance==SDMMC1)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a3c      	ldr	r2, [pc, #240]	@ (800218c <HAL_SD_MspInit+0x11c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d171      	bne.n	8002184 <HAL_SD_MspInit+0x114>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80020a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020b0:	f107 0318 	add.w	r3, r7, #24
 80020b4:	4618      	mov	r0, r3
 80020b6:	f004 fa2d 	bl	8006514 <HAL_RCCEx_PeriphCLKConfig>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80020c0:	f7ff f87a 	bl	80011b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80020c4:	4b32      	ldr	r3, [pc, #200]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020ca:	4a31      	ldr	r2, [pc, #196]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80020d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e8:	4a29      	ldr	r2, [pc, #164]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020ea:	f043 0304 	orr.w	r3, r3, #4
 80020ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f2:	4b27      	ldr	r3, [pc, #156]	@ (8002190 <HAL_SD_MspInit+0x120>)
 80020f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f8:	f003 0304 	and.w	r3, r3, #4
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002100:	4b23      	ldr	r3, [pc, #140]	@ (8002190 <HAL_SD_MspInit+0x120>)
 8002102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002106:	4a22      	ldr	r2, [pc, #136]	@ (8002190 <HAL_SD_MspInit+0x120>)
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002110:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <HAL_SD_MspInit+0x120>)
 8002112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800211e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002122:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002132:	2303      	movs	r3, #3
 8002134:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002138:	230c      	movs	r3, #12
 800213a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002142:	4619      	mov	r1, r3
 8002144:	4813      	ldr	r0, [pc, #76]	@ (8002194 <HAL_SD_MspInit+0x124>)
 8002146:	f002 fe5f 	bl	8004e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800214a:	2304      	movs	r3, #4
 800214c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215c:	2303      	movs	r3, #3
 800215e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002162:	230c      	movs	r3, #12
 8002164:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002168:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800216c:	4619      	mov	r1, r3
 800216e:	480a      	ldr	r0, [pc, #40]	@ (8002198 <HAL_SD_MspInit+0x128>)
 8002170:	f002 fe4a 	bl	8004e08 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	2031      	movs	r0, #49	@ 0x31
 800217a:	f000 ffd9 	bl	8003130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800217e:	2031      	movs	r0, #49	@ 0x31
 8002180:	f000 fff0 	bl	8003164 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002184:	bf00      	nop
 8002186:	37f0      	adds	r7, #240	@ 0xf0
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	52007000 	.word	0x52007000
 8002190:	58024400 	.word	0x58024400
 8002194:	58020800 	.word	0x58020800
 8002198:	58020c00 	.word	0x58020c00

0800219c <HAL_SD_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if(hsd->Instance==SDMMC1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a0d      	ldr	r2, [pc, #52]	@ (80021e0 <HAL_SD_MspDeInit+0x44>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d113      	bne.n	80021d6 <HAL_SD_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

    /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <HAL_SD_MspDeInit+0x48>)
 80021b0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021b4:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <HAL_SD_MspDeInit+0x48>)
 80021b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ba:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80021be:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 80021c2:	4809      	ldr	r0, [pc, #36]	@ (80021e8 <HAL_SD_MspDeInit+0x4c>)
 80021c4:	f002 ffd0 	bl	8005168 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 80021c8:	2104      	movs	r1, #4
 80021ca:	4808      	ldr	r0, [pc, #32]	@ (80021ec <HAL_SD_MspDeInit+0x50>)
 80021cc:	f002 ffcc 	bl	8005168 <HAL_GPIO_DeInit>

    /* SDMMC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 80021d0:	2031      	movs	r0, #49	@ 0x31
 80021d2:	f000 ffd5 	bl	8003180 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

    /* USER CODE END SDMMC1_MspDeInit 1 */
  }

}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	52007000 	.word	0x52007000
 80021e4:	58024400 	.word	0x58024400
 80021e8:	58020800 	.word	0x58020800
 80021ec:	58020c00 	.word	0x58020c00

080021f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002200:	d117      	bne.n	8002232 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002202:	4b35      	ldr	r3, [pc, #212]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 8002204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002208:	4a33      	ldr	r2, [pc, #204]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 800220a:	f043 0301 	orr.w	r3, r3, #1
 800220e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002212:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 8002214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8002220:	2200      	movs	r2, #0
 8002222:	210f      	movs	r1, #15
 8002224:	201c      	movs	r0, #28
 8002226:	f000 ff83 	bl	8003130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800222a:	201c      	movs	r0, #28
 800222c:	f000 ff9a 	bl	8003164 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002230:	e04d      	b.n	80022ce <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a29      	ldr	r2, [pc, #164]	@ (80022dc <HAL_TIM_Base_MspInit+0xec>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d117      	bne.n	800226c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800223c:	4b26      	ldr	r3, [pc, #152]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 800223e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002242:	4a25      	ldr	r2, [pc, #148]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800224c:	4b22      	ldr	r3, [pc, #136]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 800224e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 800225a:	2200      	movs	r2, #0
 800225c:	2102      	movs	r1, #2
 800225e:	201d      	movs	r0, #29
 8002260:	f000 ff66 	bl	8003130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002264:	201d      	movs	r0, #29
 8002266:	f000 ff7d 	bl	8003164 <HAL_NVIC_EnableIRQ>
}
 800226a:	e030      	b.n	80022ce <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1b      	ldr	r2, [pc, #108]	@ (80022e0 <HAL_TIM_Base_MspInit+0xf0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d117      	bne.n	80022a6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002276:	4b18      	ldr	r3, [pc, #96]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 8002278:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800227c:	4a16      	ldr	r2, [pc, #88]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 800227e:	f043 0304 	orr.w	r3, r3, #4
 8002282:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002286:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 8002288:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	2100      	movs	r1, #0
 8002298:	201e      	movs	r0, #30
 800229a:	f000 ff49 	bl	8003130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800229e:	201e      	movs	r0, #30
 80022a0:	f000 ff60 	bl	8003164 <HAL_NVIC_EnableIRQ>
}
 80022a4:	e013      	b.n	80022ce <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM17)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a0e      	ldr	r2, [pc, #56]	@ (80022e4 <HAL_TIM_Base_MspInit+0xf4>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d10e      	bne.n	80022ce <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80022b0:	4b09      	ldr	r3, [pc, #36]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 80022b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022b6:	4a08      	ldr	r2, [pc, #32]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 80022b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022c0:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_TIM_Base_MspInit+0xe8>)
 80022c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
}
 80022ce:	bf00      	nop
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	58024400 	.word	0x58024400
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40000800 	.word	0x40000800
 80022e4:	40014800 	.word	0x40014800

080022e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b090      	sub	sp, #64	@ 0x40
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b0f      	cmp	r3, #15
 80022f4:	d827      	bhi.n	8002346 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	2036      	movs	r0, #54	@ 0x36
 80022fc:	f000 ff18 	bl	8003130 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002300:	2036      	movs	r0, #54	@ 0x36
 8002302:	f000 ff2f 	bl	8003164 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8002306:	4a29      	ldr	r2, [pc, #164]	@ (80023ac <HAL_InitTick+0xc4>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800230c:	4b28      	ldr	r3, [pc, #160]	@ (80023b0 <HAL_InitTick+0xc8>)
 800230e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002312:	4a27      	ldr	r2, [pc, #156]	@ (80023b0 <HAL_InitTick+0xc8>)
 8002314:	f043 0310 	orr.w	r3, r3, #16
 8002318:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800231c:	4b24      	ldr	r3, [pc, #144]	@ (80023b0 <HAL_InitTick+0xc8>)
 800231e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800232a:	f107 0210 	add.w	r2, r7, #16
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4611      	mov	r1, r2
 8002334:	4618      	mov	r0, r3
 8002336:	f004 f8ab 	bl	8006490 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800233a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800233e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002340:	2b00      	cmp	r3, #0
 8002342:	d106      	bne.n	8002352 <HAL_InitTick+0x6a>
 8002344:	e001      	b.n	800234a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e02b      	b.n	80023a2 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800234a:	f004 f88b 	bl	8006464 <HAL_RCC_GetPCLK1Freq>
 800234e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002350:	e004      	b.n	800235c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002352:	f004 f887 	bl	8006464 <HAL_RCC_GetPCLK1Freq>
 8002356:	4603      	mov	r3, r0
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800235c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800235e:	4a15      	ldr	r2, [pc, #84]	@ (80023b4 <HAL_InitTick+0xcc>)
 8002360:	fba2 2303 	umull	r2, r3, r2, r3
 8002364:	0c9b      	lsrs	r3, r3, #18
 8002366:	3b01      	subs	r3, #1
 8002368:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800236a:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <HAL_InitTick+0xd0>)
 800236c:	4a13      	ldr	r2, [pc, #76]	@ (80023bc <HAL_InitTick+0xd4>)
 800236e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002370:	4b11      	ldr	r3, [pc, #68]	@ (80023b8 <HAL_InitTick+0xd0>)
 8002372:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002376:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002378:	4a0f      	ldr	r2, [pc, #60]	@ (80023b8 <HAL_InitTick+0xd0>)
 800237a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800237c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800237e:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_InitTick+0xd0>)
 8002380:	2200      	movs	r2, #0
 8002382:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002384:	4b0c      	ldr	r3, [pc, #48]	@ (80023b8 <HAL_InitTick+0xd0>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800238a:	480b      	ldr	r0, [pc, #44]	@ (80023b8 <HAL_InitTick+0xd0>)
 800238c:	f008 fffe 	bl	800b38c <HAL_TIM_Base_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d104      	bne.n	80023a0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002396:	4808      	ldr	r0, [pc, #32]	@ (80023b8 <HAL_InitTick+0xd0>)
 8002398:	f009 f850 	bl	800b43c <HAL_TIM_Base_Start_IT>
 800239c:	4603      	mov	r3, r0
 800239e:	e000      	b.n	80023a2 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3740      	adds	r7, #64	@ 0x40
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	2000000c 	.word	0x2000000c
 80023b0:	58024400 	.word	0x58024400
 80023b4:	431bde83 	.word	0x431bde83
 80023b8:	2000077c 	.word	0x2000077c
 80023bc:	40001000 	.word	0x40001000

080023c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <NMI_Handler+0x4>

080023c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <HardFault_Handler+0x4>

080023d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <MemManage_Handler+0x4>

080023d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023dc:	bf00      	nop
 80023de:	e7fd      	b.n	80023dc <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	bf00      	nop
 80023e6:	e7fd      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <RTC_WKUP_IRQHandler+0x10>)
 8002426:	f007 f927 	bl	8009678 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	200002bc 	.word	0x200002bc

08002434 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AC_POE_SYNC_Pin);
 8002438:	2008      	movs	r0, #8
 800243a:	f002 ffd0 	bl	80053de <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002448:	4802      	ldr	r0, [pc, #8]	@ (8002454 <DMA1_Stream0_IRQHandler+0x10>)
 800244a:	f001 fc83 	bl	8003d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000154 	.word	0x20000154

08002458 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800245c:	4802      	ldr	r0, [pc, #8]	@ (8002468 <DMA1_Stream1_IRQHandler+0x10>)
 800245e:	f001 fc79 	bl	8003d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200001cc 	.word	0x200001cc

0800246c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002470:	4802      	ldr	r0, [pc, #8]	@ (800247c <DMA1_Stream2_IRQHandler+0x10>)
 8002472:	f001 fc6f 	bl	8003d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200005e0 	.word	0x200005e0

08002480 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002484:	4803      	ldr	r0, [pc, #12]	@ (8002494 <ADC_IRQHandler+0x14>)
 8002486:	f000 faed 	bl	8002a64 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800248a:	4803      	ldr	r0, [pc, #12]	@ (8002498 <ADC_IRQHandler+0x18>)
 800248c:	f000 faea 	bl	8002a64 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	2000008c 	.word	0x2000008c
 8002498:	200000f0 	.word	0x200000f0

0800249c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <TIM2_IRQHandler+0x10>)
 80024a2:	f009 f843 	bl	800b52c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000035c 	.word	0x2000035c

080024b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024b4:	4802      	ldr	r0, [pc, #8]	@ (80024c0 <TIM3_IRQHandler+0x10>)
 80024b6:	f009 f839 	bl	800b52c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200003a8 	.word	0x200003a8

080024c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <TIM4_IRQHandler+0x10>)
 80024ca:	f009 f82f 	bl	800b52c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	200003f4 	.word	0x200003f4

080024d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <USART1_IRQHandler+0x10>)
 80024de:	f009 fa13 	bl	800b908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000440 	.word	0x20000440

080024ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SYNC_TTL_OUT_Pin);
 80024f0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80024f4:	f002 ff73 	bl	80053de <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024f8:	bf00      	nop
 80024fa:	bd80      	pop	{r7, pc}

080024fc <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002500:	4802      	ldr	r0, [pc, #8]	@ (800250c <SDMMC1_IRQHandler+0x10>)
 8002502:	f007 fd41 	bl	8009f88 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	200002e0 	.word	0x200002e0

08002510 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002514:	4802      	ldr	r0, [pc, #8]	@ (8002520 <TIM6_DAC_IRQHandler+0x10>)
 8002516:	f009 f809 	bl	800b52c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	2000077c 	.word	0x2000077c

08002524 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002528:	4802      	ldr	r0, [pc, #8]	@ (8002534 <DMA2_Stream0_IRQHandler+0x10>)
 800252a:	f001 fc13 	bl	8003d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000568 	.word	0x20000568

08002538 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800253c:	4802      	ldr	r0, [pc, #8]	@ (8002548 <ETH_IRQHandler+0x10>)
 800253e:	f002 fb33 	bl	8004ba8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000c3c 	.word	0x20000c3c

0800254c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <USART6_IRQHandler+0x10>)
 8002552:	f009 f9d9 	bl	800b908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200004d4 	.word	0x200004d4

08002560 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <BDMA_Channel0_IRQHandler+0x10>)
 8002566:	f001 fbf5 	bl	8003d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000244 	.word	0x20000244

08002574 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	e00a      	b.n	800259c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002586:	f3af 8000 	nop.w
 800258a:	4601      	mov	r1, r0
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	1c5a      	adds	r2, r3, #1
 8002590:	60ba      	str	r2, [r7, #8]
 8002592:	b2ca      	uxtb	r2, r1
 8002594:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	3301      	adds	r3, #1
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	dbf0      	blt.n	8002586 <_read+0x12>
  }

  return len;
 80025a4:	687b      	ldr	r3, [r7, #4]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <_close>:
  }
  return len;
}

int _close(int file)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025d6:	605a      	str	r2, [r3, #4]
  return 0;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <_isatty>:

int _isatty(int file)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025ee:	2301      	movs	r3, #1
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002618:	b480      	push	{r7}
 800261a:	b087      	sub	sp, #28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002620:	4a14      	ldr	r2, [pc, #80]	@ (8002674 <_sbrk+0x5c>)
 8002622:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <_sbrk+0x60>)
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800262c:	4b13      	ldr	r3, [pc, #76]	@ (800267c <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d102      	bne.n	800263a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002634:	4b11      	ldr	r3, [pc, #68]	@ (800267c <_sbrk+0x64>)
 8002636:	4a12      	ldr	r2, [pc, #72]	@ (8002680 <_sbrk+0x68>)
 8002638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800263a:	4b10      	ldr	r3, [pc, #64]	@ (800267c <_sbrk+0x64>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	429a      	cmp	r2, r3
 8002646:	d205      	bcs.n	8002654 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002648:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <_sbrk+0x6c>)
 800264a:	220c      	movs	r2, #12
 800264c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800264e:	f04f 33ff 	mov.w	r3, #4294967295
 8002652:	e009      	b.n	8002668 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002654:	4b09      	ldr	r3, [pc, #36]	@ (800267c <_sbrk+0x64>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800265a:	4b08      	ldr	r3, [pc, #32]	@ (800267c <_sbrk+0x64>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4413      	add	r3, r2
 8002662:	4a06      	ldr	r2, [pc, #24]	@ (800267c <_sbrk+0x64>)
 8002664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002666:	68fb      	ldr	r3, [r7, #12]
}
 8002668:	4618      	mov	r0, r3
 800266a:	371c      	adds	r7, #28
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	20020000 	.word	0x20020000
 8002678:	00002000 	.word	0x00002000
 800267c:	200007c8 	.word	0x200007c8
 8002680:	20000e70 	.word	0x20000e70
 8002684:	20000e5c 	.word	0x20000e5c

08002688 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800268c:	4b43      	ldr	r3, [pc, #268]	@ (800279c <SystemInit+0x114>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002692:	4a42      	ldr	r2, [pc, #264]	@ (800279c <SystemInit+0x114>)
 8002694:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002698:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800269c:	4b40      	ldr	r3, [pc, #256]	@ (80027a0 <SystemInit+0x118>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 030f 	and.w	r3, r3, #15
 80026a4:	2b06      	cmp	r3, #6
 80026a6:	d807      	bhi.n	80026b8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80026a8:	4b3d      	ldr	r3, [pc, #244]	@ (80027a0 <SystemInit+0x118>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 030f 	bic.w	r3, r3, #15
 80026b0:	4a3b      	ldr	r2, [pc, #236]	@ (80027a0 <SystemInit+0x118>)
 80026b2:	f043 0307 	orr.w	r3, r3, #7
 80026b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80026b8:	4b3a      	ldr	r3, [pc, #232]	@ (80027a4 <SystemInit+0x11c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a39      	ldr	r2, [pc, #228]	@ (80027a4 <SystemInit+0x11c>)
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80026c4:	4b37      	ldr	r3, [pc, #220]	@ (80027a4 <SystemInit+0x11c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80026ca:	4b36      	ldr	r3, [pc, #216]	@ (80027a4 <SystemInit+0x11c>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	4935      	ldr	r1, [pc, #212]	@ (80027a4 <SystemInit+0x11c>)
 80026d0:	4b35      	ldr	r3, [pc, #212]	@ (80027a8 <SystemInit+0x120>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80026d6:	4b32      	ldr	r3, [pc, #200]	@ (80027a0 <SystemInit+0x118>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d007      	beq.n	80026f2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80026e2:	4b2f      	ldr	r3, [pc, #188]	@ (80027a0 <SystemInit+0x118>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 030f 	bic.w	r3, r3, #15
 80026ea:	4a2d      	ldr	r2, [pc, #180]	@ (80027a0 <SystemInit+0x118>)
 80026ec:	f043 0307 	orr.w	r3, r3, #7
 80026f0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80026f2:	4b2c      	ldr	r3, [pc, #176]	@ (80027a4 <SystemInit+0x11c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80026f8:	4b2a      	ldr	r3, [pc, #168]	@ (80027a4 <SystemInit+0x11c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80026fe:	4b29      	ldr	r3, [pc, #164]	@ (80027a4 <SystemInit+0x11c>)
 8002700:	2200      	movs	r2, #0
 8002702:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002704:	4b27      	ldr	r3, [pc, #156]	@ (80027a4 <SystemInit+0x11c>)
 8002706:	4a29      	ldr	r2, [pc, #164]	@ (80027ac <SystemInit+0x124>)
 8002708:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800270a:	4b26      	ldr	r3, [pc, #152]	@ (80027a4 <SystemInit+0x11c>)
 800270c:	4a28      	ldr	r2, [pc, #160]	@ (80027b0 <SystemInit+0x128>)
 800270e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002710:	4b24      	ldr	r3, [pc, #144]	@ (80027a4 <SystemInit+0x11c>)
 8002712:	4a28      	ldr	r2, [pc, #160]	@ (80027b4 <SystemInit+0x12c>)
 8002714:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002716:	4b23      	ldr	r3, [pc, #140]	@ (80027a4 <SystemInit+0x11c>)
 8002718:	2200      	movs	r2, #0
 800271a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800271c:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <SystemInit+0x11c>)
 800271e:	4a25      	ldr	r2, [pc, #148]	@ (80027b4 <SystemInit+0x12c>)
 8002720:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002722:	4b20      	ldr	r3, [pc, #128]	@ (80027a4 <SystemInit+0x11c>)
 8002724:	2200      	movs	r2, #0
 8002726:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002728:	4b1e      	ldr	r3, [pc, #120]	@ (80027a4 <SystemInit+0x11c>)
 800272a:	4a22      	ldr	r2, [pc, #136]	@ (80027b4 <SystemInit+0x12c>)
 800272c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800272e:	4b1d      	ldr	r3, [pc, #116]	@ (80027a4 <SystemInit+0x11c>)
 8002730:	2200      	movs	r2, #0
 8002732:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002734:	4b1b      	ldr	r3, [pc, #108]	@ (80027a4 <SystemInit+0x11c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1a      	ldr	r2, [pc, #104]	@ (80027a4 <SystemInit+0x11c>)
 800273a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800273e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002740:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <SystemInit+0x11c>)
 8002742:	2200      	movs	r2, #0
 8002744:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002746:	4b1c      	ldr	r3, [pc, #112]	@ (80027b8 <SystemInit+0x130>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	4b1c      	ldr	r3, [pc, #112]	@ (80027bc <SystemInit+0x134>)
 800274c:	4013      	ands	r3, r2
 800274e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002752:	d202      	bcs.n	800275a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002754:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <SystemInit+0x138>)
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800275a:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <SystemInit+0x11c>)
 800275c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d113      	bne.n	8002790 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002768:	4b0e      	ldr	r3, [pc, #56]	@ (80027a4 <SystemInit+0x11c>)
 800276a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800276e:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <SystemInit+0x11c>)
 8002770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002778:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <SystemInit+0x13c>)
 800277a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800277e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <SystemInit+0x11c>)
 8002782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002786:	4a07      	ldr	r2, [pc, #28]	@ (80027a4 <SystemInit+0x11c>)
 8002788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800278c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000ed00 	.word	0xe000ed00
 80027a0:	52002000 	.word	0x52002000
 80027a4:	58024400 	.word	0x58024400
 80027a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80027ac:	02020200 	.word	0x02020200
 80027b0:	01ff0000 	.word	0x01ff0000
 80027b4:	01010280 	.word	0x01010280
 80027b8:	5c001000 	.word	0x5c001000
 80027bc:	ffff0000 	.word	0xffff0000
 80027c0:	51008108 	.word	0x51008108
 80027c4:	52004000 	.word	0x52004000

080027c8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80027cc:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <ExitRun0Mode+0x2c>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	4a08      	ldr	r2, [pc, #32]	@ (80027f4 <ExitRun0Mode+0x2c>)
 80027d2:	f043 0302 	orr.w	r3, r3, #2
 80027d6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80027d8:	bf00      	nop
 80027da:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <ExitRun0Mode+0x2c>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f9      	beq.n	80027da <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80027e6:	bf00      	nop
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	58024800 	.word	0x58024800

080027f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80027f8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002834 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80027fc:	f7ff ffe4 	bl	80027c8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002800:	f7ff ff42 	bl	8002688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002804:	480c      	ldr	r0, [pc, #48]	@ (8002838 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002806:	490d      	ldr	r1, [pc, #52]	@ (800283c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002808:	4a0d      	ldr	r2, [pc, #52]	@ (8002840 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800280a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800280c:	e002      	b.n	8002814 <LoopCopyDataInit>

0800280e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002812:	3304      	adds	r3, #4

08002814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002818:	d3f9      	bcc.n	800280e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800281a:	4a0a      	ldr	r2, [pc, #40]	@ (8002844 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800281c:	4c0a      	ldr	r4, [pc, #40]	@ (8002848 <LoopFillZerobss+0x22>)
  movs r3, #0
 800281e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002820:	e001      	b.n	8002826 <LoopFillZerobss>

08002822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002824:	3204      	adds	r2, #4

08002826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002828:	d3fb      	bcc.n	8002822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800282a:	f00f f8d7 	bl	80119dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800282e:	f7fd ff81 	bl	8000734 <main>
  bx  lr
 8002832:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002834:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800283c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002840:	08013258 	.word	0x08013258
  ldr r2, =_sbss
 8002844:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002848:	20000e6c 	.word	0x20000e6c

0800284c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800284c:	e7fe      	b.n	800284c <ADC3_IRQHandler>
	...

08002850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002856:	2003      	movs	r0, #3
 8002858:	f000 fc5f 	bl	800311a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800285c:	f003 fc58 	bl	8006110 <HAL_RCC_GetSysClockFreq>
 8002860:	4602      	mov	r2, r0
 8002862:	4b15      	ldr	r3, [pc, #84]	@ (80028b8 <HAL_Init+0x68>)
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	0a1b      	lsrs	r3, r3, #8
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	4913      	ldr	r1, [pc, #76]	@ (80028bc <HAL_Init+0x6c>)
 800286e:	5ccb      	ldrb	r3, [r1, r3]
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	fa22 f303 	lsr.w	r3, r2, r3
 8002878:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800287a:	4b0f      	ldr	r3, [pc, #60]	@ (80028b8 <HAL_Init+0x68>)
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	4a0e      	ldr	r2, [pc, #56]	@ (80028bc <HAL_Init+0x6c>)
 8002884:	5cd3      	ldrb	r3, [r2, r3]
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	4a0b      	ldr	r2, [pc, #44]	@ (80028c0 <HAL_Init+0x70>)
 8002892:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002894:	4a0b      	ldr	r2, [pc, #44]	@ (80028c4 <HAL_Init+0x74>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800289a:	200f      	movs	r0, #15
 800289c:	f7ff fd24 	bl	80022e8 <HAL_InitTick>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e002      	b.n	80028b0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80028aa:	f7ff fb8d 	bl	8001fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	58024400 	.word	0x58024400
 80028bc:	08012cb0 	.word	0x08012cb0
 80028c0:	20000008 	.word	0x20000008
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <HAL_IncTick+0x20>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <HAL_IncTick+0x24>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4413      	add	r3, r2
 80028d8:	4a04      	ldr	r2, [pc, #16]	@ (80028ec <HAL_IncTick+0x24>)
 80028da:	6013      	str	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	20000010 	.word	0x20000010
 80028ec:	200007cc 	.word	0x200007cc

080028f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return uwTick;
 80028f4:	4b03      	ldr	r3, [pc, #12]	@ (8002904 <HAL_GetTick+0x14>)
 80028f6:	681b      	ldr	r3, [r3, #0]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	200007cc 	.word	0x200007cc

08002908 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002910:	f7ff ffee 	bl	80028f0 <HAL_GetTick>
 8002914:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d005      	beq.n	800292e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002922:	4b0a      	ldr	r3, [pc, #40]	@ (800294c <HAL_Delay+0x44>)
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4413      	add	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800292e:	bf00      	nop
 8002930:	f7ff ffde 	bl	80028f0 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	429a      	cmp	r2, r3
 800293e:	d8f7      	bhi.n	8002930 <HAL_Delay+0x28>
  {
  }
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000010 	.word	0x20000010

08002950 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002954:	4b03      	ldr	r3, [pc, #12]	@ (8002964 <HAL_GetREVID+0x14>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	0c1b      	lsrs	r3, r3, #16
}
 800295a:	4618      	mov	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	5c001000 	.word	0x5c001000

08002968 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002972:	4b07      	ldr	r3, [pc, #28]	@ (8002990 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	43db      	mvns	r3, r3
 800297a:	401a      	ands	r2, r3
 800297c:	4904      	ldr	r1, [pc, #16]	@ (8002990 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	4313      	orrs	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	58000400 	.word	0x58000400

08002994 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 031f 	and.w	r3, r3, #31
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 0304 	and.w	r3, r3, #4
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d101      	bne.n	8002a30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e000      	b.n	8002a32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b08      	cmp	r3, #8
 8002a50:	d101      	bne.n	8002a56 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08a      	sub	sp, #40	@ 0x28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a87      	ldr	r2, [pc, #540]	@ (8002ca4 <HAL_ADC_IRQHandler+0x240>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d004      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x30>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a86      	ldr	r2, [pc, #536]	@ (8002ca8 <HAL_ADC_IRQHandler+0x244>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d101      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x34>
 8002a94:	4b85      	ldr	r3, [pc, #532]	@ (8002cac <HAL_ADC_IRQHandler+0x248>)
 8002a96:	e000      	b.n	8002a9a <HAL_ADC_IRQHandler+0x36>
 8002a98:	4b85      	ldr	r3, [pc, #532]	@ (8002cb0 <HAL_ADC_IRQHandler+0x24c>)
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ffa0 	bl	80029e0 <LL_ADC_GetMultimode>
 8002aa0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d017      	beq.n	8002adc <HAL_ADC_IRQHandler+0x78>
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d012      	beq.n	8002adc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d105      	bne.n	8002ace <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 fa48 	bl	8002f64 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2202      	movs	r2, #2
 8002ada:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d004      	beq.n	8002af0 <HAL_ADC_IRQHandler+0x8c>
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10a      	bne.n	8002b06 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 8083 	beq.w	8002c02 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d07d      	beq.n	8002c02 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0a:	f003 0310 	and.w	r3, r3, #16
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d105      	bne.n	8002b1e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff ff36 	bl	8002994 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d062      	beq.n	8002bf4 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a5d      	ldr	r2, [pc, #372]	@ (8002ca8 <HAL_ADC_IRQHandler+0x244>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d002      	beq.n	8002b3e <HAL_ADC_IRQHandler+0xda>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	e000      	b.n	8002b40 <HAL_ADC_IRQHandler+0xdc>
 8002b3e:	4b59      	ldr	r3, [pc, #356]	@ (8002ca4 <HAL_ADC_IRQHandler+0x240>)
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d008      	beq.n	8002b5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d005      	beq.n	8002b5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	2b05      	cmp	r3, #5
 8002b52:	d002      	beq.n	8002b5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	2b09      	cmp	r3, #9
 8002b58:	d104      	bne.n	8002b64 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	623b      	str	r3, [r7, #32]
 8002b62:	e00c      	b.n	8002b7e <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a4f      	ldr	r2, [pc, #316]	@ (8002ca8 <HAL_ADC_IRQHandler+0x244>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d002      	beq.n	8002b74 <HAL_ADC_IRQHandler+0x110>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	e000      	b.n	8002b76 <HAL_ADC_IRQHandler+0x112>
 8002b74:	4b4b      	ldr	r3, [pc, #300]	@ (8002ca4 <HAL_ADC_IRQHandler+0x240>)
 8002b76:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d135      	bne.n	8002bf4 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d12e      	bne.n	8002bf4 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff ff3c 	bl	8002a18 <LL_ADC_REG_IsConversionOngoing>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d11a      	bne.n	8002bdc <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 020c 	bic.w	r2, r2, #12
 8002bb4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d112      	bne.n	8002bf4 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd2:	f043 0201 	orr.w	r2, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	655a      	str	r2, [r3, #84]	@ 0x54
 8002bda:	e00b      	b.n	8002bf4 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be0:	f043 0210 	orr.w	r2, r3, #16
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bec:	f043 0201 	orr.w	r2, r3, #1
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f96f 	bl	8002ed8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	220c      	movs	r2, #12
 8002c00:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d004      	beq.n	8002c16 <HAL_ADC_IRQHandler+0x1b2>
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10b      	bne.n	8002c2e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 80a0 	beq.w	8002d62 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 809a 	beq.w	8002d62 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d105      	bne.n	8002c46 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff feb5 	bl	80029ba <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002c50:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff fe9c 	bl	8002994 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c5c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a11      	ldr	r2, [pc, #68]	@ (8002ca8 <HAL_ADC_IRQHandler+0x244>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d002      	beq.n	8002c6e <HAL_ADC_IRQHandler+0x20a>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	e000      	b.n	8002c70 <HAL_ADC_IRQHandler+0x20c>
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <HAL_ADC_IRQHandler+0x240>)
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d008      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b06      	cmp	r3, #6
 8002c82:	d002      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	2b07      	cmp	r3, #7
 8002c88:	d104      	bne.n	8002c94 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	623b      	str	r3, [r7, #32]
 8002c92:	e014      	b.n	8002cbe <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a03      	ldr	r2, [pc, #12]	@ (8002ca8 <HAL_ADC_IRQHandler+0x244>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d00a      	beq.n	8002cb4 <HAL_ADC_IRQHandler+0x250>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	e008      	b.n	8002cb6 <HAL_ADC_IRQHandler+0x252>
 8002ca4:	40022000 	.word	0x40022000
 8002ca8:	40022100 	.word	0x40022100
 8002cac:	40022300 	.word	0x40022300
 8002cb0:	58026300 	.word	0x58026300
 8002cb4:	4b84      	ldr	r3, [pc, #528]	@ (8002ec8 <HAL_ADC_IRQHandler+0x464>)
 8002cb6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d047      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002cc4:	6a3b      	ldr	r3, [r7, #32]
 8002cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <HAL_ADC_IRQHandler+0x27a>
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d03f      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d13a      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce8:	2b40      	cmp	r3, #64	@ 0x40
 8002cea:	d133      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d12e      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fe9f 	bl	8002a3e <LL_ADC_INJ_IsConversionOngoing>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11a      	bne.n	8002d3c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d14:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d112      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d32:	f043 0201 	orr.w	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d3a:	e00b      	b.n	8002d54 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 f8dd 	bl	8002f14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2260      	movs	r2, #96	@ 0x60
 8002d60:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d011      	beq.n	8002d90 <HAL_ADC_IRQHandler+0x32c>
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00c      	beq.n	8002d90 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 f8b2 	bl	8002eec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2280      	movs	r2, #128	@ 0x80
 8002d8e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d012      	beq.n	8002dc0 <HAL_ADC_IRQHandler+0x35c>
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00d      	beq.n	8002dc0 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f8c3 	bl	8002f3c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d012      	beq.n	8002df0 <HAL_ADC_IRQHandler+0x38c>
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00d      	beq.n	8002df0 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f8b5 	bl	8002f50 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f003 0310 	and.w	r3, r3, #16
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d043      	beq.n	8002e82 <HAL_ADC_IRQHandler+0x41e>
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	f003 0310 	and.w	r3, r3, #16
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d03e      	beq.n	8002e82 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d102      	bne.n	8002e12 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e10:	e021      	b.n	8002e56 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d015      	beq.n	8002e44 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ec8 <HAL_ADC_IRQHandler+0x464>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d004      	beq.n	8002e2c <HAL_ADC_IRQHandler+0x3c8>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a29      	ldr	r2, [pc, #164]	@ (8002ecc <HAL_ADC_IRQHandler+0x468>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_IRQHandler+0x3cc>
 8002e2c:	4b28      	ldr	r3, [pc, #160]	@ (8002ed0 <HAL_ADC_IRQHandler+0x46c>)
 8002e2e:	e000      	b.n	8002e32 <HAL_ADC_IRQHandler+0x3ce>
 8002e30:	4b28      	ldr	r3, [pc, #160]	@ (8002ed4 <HAL_ADC_IRQHandler+0x470>)
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fde2 	bl	80029fc <LL_ADC_GetMultiDMATransfer>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00b      	beq.n	8002e56 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e42:	e008      	b.n	8002e56 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002e52:	2301      	movs	r3, #1
 8002e54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d10e      	bne.n	8002e7a <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6c:	f043 0202 	orr.w	r2, r3, #2
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 f843 	bl	8002f00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2210      	movs	r2, #16
 8002e80:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d018      	beq.n	8002ebe <HAL_ADC_IRQHandler+0x45a>
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d013      	beq.n	8002ebe <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea6:	f043 0208 	orr.w	r2, r3, #8
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eb6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 f835 	bl	8002f28 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002ebe:	bf00      	nop
 8002ec0:	3728      	adds	r7, #40	@ 0x28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40022000 	.word	0x40022000
 8002ecc:	40022100 	.word	0x40022100
 8002ed0:	40022300 	.word	0x40022300
 8002ed4:	58026300 	.word	0x58026300

08002ed8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <__NVIC_SetPriorityGrouping>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f88:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb8 <__NVIC_SetPriorityGrouping+0x40>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f94:	4013      	ands	r3, r2
 8002f96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002fa0:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <__NVIC_SetPriorityGrouping+0x44>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fa6:	4a04      	ldr	r2, [pc, #16]	@ (8002fb8 <__NVIC_SetPriorityGrouping+0x40>)
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	60d3      	str	r3, [r2, #12]
}
 8002fac:	bf00      	nop
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000ed00 	.word	0xe000ed00
 8002fbc:	05fa0000 	.word	0x05fa0000

08002fc0 <__NVIC_GetPriorityGrouping>:
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc4:	4b04      	ldr	r3, [pc, #16]	@ (8002fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	f003 0307 	and.w	r3, r3, #7
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <__NVIC_EnableIRQ>:
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002fe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	db0b      	blt.n	8003006 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fee:	88fb      	ldrh	r3, [r7, #6]
 8002ff0:	f003 021f 	and.w	r2, r3, #31
 8002ff4:	4907      	ldr	r1, [pc, #28]	@ (8003014 <__NVIC_EnableIRQ+0x38>)
 8002ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8003002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000e100 	.word	0xe000e100

08003018 <__NVIC_DisableIRQ>:
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003022:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003026:	2b00      	cmp	r3, #0
 8003028:	db12      	blt.n	8003050 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	490a      	ldr	r1, [pc, #40]	@ (800305c <__NVIC_DisableIRQ+0x44>)
 8003032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003036:	095b      	lsrs	r3, r3, #5
 8003038:	2001      	movs	r0, #1
 800303a:	fa00 f202 	lsl.w	r2, r0, r2
 800303e:	3320      	adds	r3, #32
 8003040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003044:	f3bf 8f4f 	dsb	sy
}
 8003048:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800304a:	f3bf 8f6f 	isb	sy
}
 800304e:	bf00      	nop
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000e100 	.word	0xe000e100

08003060 <__NVIC_SetPriority>:
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	6039      	str	r1, [r7, #0]
 800306a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800306c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003070:	2b00      	cmp	r3, #0
 8003072:	db0a      	blt.n	800308a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	b2da      	uxtb	r2, r3
 8003078:	490c      	ldr	r1, [pc, #48]	@ (80030ac <__NVIC_SetPriority+0x4c>)
 800307a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800307e:	0112      	lsls	r2, r2, #4
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	440b      	add	r3, r1
 8003084:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003088:	e00a      	b.n	80030a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	b2da      	uxtb	r2, r3
 800308e:	4908      	ldr	r1, [pc, #32]	@ (80030b0 <__NVIC_SetPriority+0x50>)
 8003090:	88fb      	ldrh	r3, [r7, #6]
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	3b04      	subs	r3, #4
 8003098:	0112      	lsls	r2, r2, #4
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	440b      	add	r3, r1
 800309e:	761a      	strb	r2, [r3, #24]
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	e000e100 	.word	0xe000e100
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <NVIC_EncodePriority>:
{
 80030b4:	b480      	push	{r7}
 80030b6:	b089      	sub	sp, #36	@ 0x24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f1c3 0307 	rsb	r3, r3, #7
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	bf28      	it	cs
 80030d2:	2304      	movcs	r3, #4
 80030d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	3304      	adds	r3, #4
 80030da:	2b06      	cmp	r3, #6
 80030dc:	d902      	bls.n	80030e4 <NVIC_EncodePriority+0x30>
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3b03      	subs	r3, #3
 80030e2:	e000      	b.n	80030e6 <NVIC_EncodePriority+0x32>
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43da      	mvns	r2, r3
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	401a      	ands	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	fa01 f303 	lsl.w	r3, r1, r3
 8003106:	43d9      	mvns	r1, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	4313      	orrs	r3, r2
}
 800310e:	4618      	mov	r0, r3
 8003110:	3724      	adds	r7, #36	@ 0x24
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ff28 	bl	8002f78 <__NVIC_SetPriorityGrouping>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
 800313c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800313e:	f7ff ff3f 	bl	8002fc0 <__NVIC_GetPriorityGrouping>
 8003142:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	68b9      	ldr	r1, [r7, #8]
 8003148:	6978      	ldr	r0, [r7, #20]
 800314a:	f7ff ffb3 	bl	80030b4 <NVIC_EncodePriority>
 800314e:	4602      	mov	r2, r0
 8003150:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003154:	4611      	mov	r1, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff ff82 	bl	8003060 <__NVIC_SetPriority>
}
 800315c:	bf00      	nop
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800316e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff ff32 	bl	8002fdc <__NVIC_EnableIRQ>
}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800318a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff42 	bl	8003018 <__NVIC_DisableIRQ>
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80031a0:	f3bf 8f5f 	dmb	sy
}
 80031a4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_MPU_Disable+0x28>)
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	4a06      	ldr	r2, [pc, #24]	@ (80031c4 <HAL_MPU_Disable+0x28>)
 80031ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80031b2:	4b05      	ldr	r3, [pc, #20]	@ (80031c8 <HAL_MPU_Disable+0x2c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	605a      	str	r2, [r3, #4]
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00
 80031c8:	e000ed90 	.word	0xe000ed90

080031cc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80031d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003204 <HAL_MPU_Enable+0x38>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80031de:	4b0a      	ldr	r3, [pc, #40]	@ (8003208 <HAL_MPU_Enable+0x3c>)
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	4a09      	ldr	r2, [pc, #36]	@ (8003208 <HAL_MPU_Enable+0x3c>)
 80031e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80031ea:	f3bf 8f4f 	dsb	sy
}
 80031ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031f0:	f3bf 8f6f 	isb	sy
}
 80031f4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000ed90 	.word	0xe000ed90
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	785a      	ldrb	r2, [r3, #1]
 8003218:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800321a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800321c:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	4a19      	ldr	r2, [pc, #100]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003228:	4a17      	ldr	r2, [pc, #92]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	7b1b      	ldrb	r3, [r3, #12]
 8003234:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	7adb      	ldrb	r3, [r3, #11]
 800323a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800323c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	7a9b      	ldrb	r3, [r3, #10]
 8003242:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003244:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7b5b      	ldrb	r3, [r3, #13]
 800324a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800324c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	7b9b      	ldrb	r3, [r3, #14]
 8003252:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003254:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	7bdb      	ldrb	r3, [r3, #15]
 800325a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800325c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	7a5b      	ldrb	r3, [r3, #9]
 8003262:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003264:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	7a1b      	ldrb	r3, [r3, #8]
 800326a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800326c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003274:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003276:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003278:	6113      	str	r3, [r2, #16]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000ed90 	.word	0xe000ed90

0800328c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003294:	f7ff fb2c 	bl	80028f0 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e2dc      	b.n	800385e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2280      	movs	r2, #128	@ 0x80
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e2cd      	b.n	800385e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a76      	ldr	r2, [pc, #472]	@ (80034a0 <HAL_DMA_Abort+0x214>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d04a      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a74      	ldr	r2, [pc, #464]	@ (80034a4 <HAL_DMA_Abort+0x218>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d045      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a73      	ldr	r2, [pc, #460]	@ (80034a8 <HAL_DMA_Abort+0x21c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d040      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a71      	ldr	r2, [pc, #452]	@ (80034ac <HAL_DMA_Abort+0x220>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d03b      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a70      	ldr	r2, [pc, #448]	@ (80034b0 <HAL_DMA_Abort+0x224>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d036      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a6e      	ldr	r2, [pc, #440]	@ (80034b4 <HAL_DMA_Abort+0x228>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d031      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a6d      	ldr	r2, [pc, #436]	@ (80034b8 <HAL_DMA_Abort+0x22c>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d02c      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a6b      	ldr	r2, [pc, #428]	@ (80034bc <HAL_DMA_Abort+0x230>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d027      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a6a      	ldr	r2, [pc, #424]	@ (80034c0 <HAL_DMA_Abort+0x234>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d022      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a68      	ldr	r2, [pc, #416]	@ (80034c4 <HAL_DMA_Abort+0x238>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01d      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a67      	ldr	r2, [pc, #412]	@ (80034c8 <HAL_DMA_Abort+0x23c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d018      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a65      	ldr	r2, [pc, #404]	@ (80034cc <HAL_DMA_Abort+0x240>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a64      	ldr	r2, [pc, #400]	@ (80034d0 <HAL_DMA_Abort+0x244>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d00e      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a62      	ldr	r2, [pc, #392]	@ (80034d4 <HAL_DMA_Abort+0x248>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d009      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a61      	ldr	r2, [pc, #388]	@ (80034d8 <HAL_DMA_Abort+0x24c>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d004      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a5f      	ldr	r2, [pc, #380]	@ (80034dc <HAL_DMA_Abort+0x250>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d101      	bne.n	8003366 <HAL_DMA_Abort+0xda>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_DMA_Abort+0xdc>
 8003366:	2300      	movs	r3, #0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d013      	beq.n	8003394 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 021e 	bic.w	r2, r2, #30
 800337a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800338a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	e00a      	b.n	80033aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 020e 	bic.w	r2, r2, #14
 80033a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a3c      	ldr	r2, [pc, #240]	@ (80034a0 <HAL_DMA_Abort+0x214>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d072      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a3a      	ldr	r2, [pc, #232]	@ (80034a4 <HAL_DMA_Abort+0x218>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d06d      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a39      	ldr	r2, [pc, #228]	@ (80034a8 <HAL_DMA_Abort+0x21c>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d068      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a37      	ldr	r2, [pc, #220]	@ (80034ac <HAL_DMA_Abort+0x220>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d063      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a36      	ldr	r2, [pc, #216]	@ (80034b0 <HAL_DMA_Abort+0x224>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d05e      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a34      	ldr	r2, [pc, #208]	@ (80034b4 <HAL_DMA_Abort+0x228>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d059      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a33      	ldr	r2, [pc, #204]	@ (80034b8 <HAL_DMA_Abort+0x22c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d054      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a31      	ldr	r2, [pc, #196]	@ (80034bc <HAL_DMA_Abort+0x230>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d04f      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a30      	ldr	r2, [pc, #192]	@ (80034c0 <HAL_DMA_Abort+0x234>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d04a      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a2e      	ldr	r2, [pc, #184]	@ (80034c4 <HAL_DMA_Abort+0x238>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d045      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a2d      	ldr	r2, [pc, #180]	@ (80034c8 <HAL_DMA_Abort+0x23c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d040      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a2b      	ldr	r2, [pc, #172]	@ (80034cc <HAL_DMA_Abort+0x240>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03b      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2a      	ldr	r2, [pc, #168]	@ (80034d0 <HAL_DMA_Abort+0x244>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d036      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a28      	ldr	r2, [pc, #160]	@ (80034d4 <HAL_DMA_Abort+0x248>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d031      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a27      	ldr	r2, [pc, #156]	@ (80034d8 <HAL_DMA_Abort+0x24c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d02c      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a25      	ldr	r2, [pc, #148]	@ (80034dc <HAL_DMA_Abort+0x250>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d027      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a24      	ldr	r2, [pc, #144]	@ (80034e0 <HAL_DMA_Abort+0x254>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d022      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a22      	ldr	r2, [pc, #136]	@ (80034e4 <HAL_DMA_Abort+0x258>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a21      	ldr	r2, [pc, #132]	@ (80034e8 <HAL_DMA_Abort+0x25c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d018      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a1f      	ldr	r2, [pc, #124]	@ (80034ec <HAL_DMA_Abort+0x260>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1e      	ldr	r2, [pc, #120]	@ (80034f0 <HAL_DMA_Abort+0x264>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1c      	ldr	r2, [pc, #112]	@ (80034f4 <HAL_DMA_Abort+0x268>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1b      	ldr	r2, [pc, #108]	@ (80034f8 <HAL_DMA_Abort+0x26c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a19      	ldr	r2, [pc, #100]	@ (80034fc <HAL_DMA_Abort+0x270>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d132      	bne.n	8003500 <HAL_DMA_Abort+0x274>
 800349a:	2301      	movs	r3, #1
 800349c:	e031      	b.n	8003502 <HAL_DMA_Abort+0x276>
 800349e:	bf00      	nop
 80034a0:	40020010 	.word	0x40020010
 80034a4:	40020028 	.word	0x40020028
 80034a8:	40020040 	.word	0x40020040
 80034ac:	40020058 	.word	0x40020058
 80034b0:	40020070 	.word	0x40020070
 80034b4:	40020088 	.word	0x40020088
 80034b8:	400200a0 	.word	0x400200a0
 80034bc:	400200b8 	.word	0x400200b8
 80034c0:	40020410 	.word	0x40020410
 80034c4:	40020428 	.word	0x40020428
 80034c8:	40020440 	.word	0x40020440
 80034cc:	40020458 	.word	0x40020458
 80034d0:	40020470 	.word	0x40020470
 80034d4:	40020488 	.word	0x40020488
 80034d8:	400204a0 	.word	0x400204a0
 80034dc:	400204b8 	.word	0x400204b8
 80034e0:	58025408 	.word	0x58025408
 80034e4:	5802541c 	.word	0x5802541c
 80034e8:	58025430 	.word	0x58025430
 80034ec:	58025444 	.word	0x58025444
 80034f0:	58025458 	.word	0x58025458
 80034f4:	5802546c 	.word	0x5802546c
 80034f8:	58025480 	.word	0x58025480
 80034fc:	58025494 	.word	0x58025494
 8003500:	2300      	movs	r3, #0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003510:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003514:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a6d      	ldr	r2, [pc, #436]	@ (80036d0 <HAL_DMA_Abort+0x444>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d04a      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a6b      	ldr	r2, [pc, #428]	@ (80036d4 <HAL_DMA_Abort+0x448>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d045      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a6a      	ldr	r2, [pc, #424]	@ (80036d8 <HAL_DMA_Abort+0x44c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d040      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a68      	ldr	r2, [pc, #416]	@ (80036dc <HAL_DMA_Abort+0x450>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d03b      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a67      	ldr	r2, [pc, #412]	@ (80036e0 <HAL_DMA_Abort+0x454>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d036      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a65      	ldr	r2, [pc, #404]	@ (80036e4 <HAL_DMA_Abort+0x458>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d031      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a64      	ldr	r2, [pc, #400]	@ (80036e8 <HAL_DMA_Abort+0x45c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d02c      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a62      	ldr	r2, [pc, #392]	@ (80036ec <HAL_DMA_Abort+0x460>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d027      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a61      	ldr	r2, [pc, #388]	@ (80036f0 <HAL_DMA_Abort+0x464>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d022      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a5f      	ldr	r2, [pc, #380]	@ (80036f4 <HAL_DMA_Abort+0x468>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d01d      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a5e      	ldr	r2, [pc, #376]	@ (80036f8 <HAL_DMA_Abort+0x46c>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d018      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a5c      	ldr	r2, [pc, #368]	@ (80036fc <HAL_DMA_Abort+0x470>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d013      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a5b      	ldr	r2, [pc, #364]	@ (8003700 <HAL_DMA_Abort+0x474>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00e      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a59      	ldr	r2, [pc, #356]	@ (8003704 <HAL_DMA_Abort+0x478>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d009      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a58      	ldr	r2, [pc, #352]	@ (8003708 <HAL_DMA_Abort+0x47c>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d004      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a56      	ldr	r2, [pc, #344]	@ (800370c <HAL_DMA_Abort+0x480>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d108      	bne.n	80035c8 <HAL_DMA_Abort+0x33c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0201 	bic.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e007      	b.n	80035d8 <HAL_DMA_Abort+0x34c>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80035d8:	e013      	b.n	8003602 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035da:	f7ff f989 	bl	80028f0 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b05      	cmp	r3, #5
 80035e6:	d90c      	bls.n	8003602 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2203      	movs	r2, #3
 80035f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e12d      	b.n	800385e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1e5      	bne.n	80035da <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <HAL_DMA_Abort+0x444>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d04a      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <HAL_DMA_Abort+0x448>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d045      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <HAL_DMA_Abort+0x44c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d040      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a2a      	ldr	r2, [pc, #168]	@ (80036dc <HAL_DMA_Abort+0x450>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d03b      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a29      	ldr	r2, [pc, #164]	@ (80036e0 <HAL_DMA_Abort+0x454>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d036      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a27      	ldr	r2, [pc, #156]	@ (80036e4 <HAL_DMA_Abort+0x458>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d031      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a26      	ldr	r2, [pc, #152]	@ (80036e8 <HAL_DMA_Abort+0x45c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d02c      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a24      	ldr	r2, [pc, #144]	@ (80036ec <HAL_DMA_Abort+0x460>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d027      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a23      	ldr	r2, [pc, #140]	@ (80036f0 <HAL_DMA_Abort+0x464>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d022      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a21      	ldr	r2, [pc, #132]	@ (80036f4 <HAL_DMA_Abort+0x468>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d01d      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a20      	ldr	r2, [pc, #128]	@ (80036f8 <HAL_DMA_Abort+0x46c>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d018      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a1e      	ldr	r2, [pc, #120]	@ (80036fc <HAL_DMA_Abort+0x470>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d013      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a1d      	ldr	r2, [pc, #116]	@ (8003700 <HAL_DMA_Abort+0x474>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d00e      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1b      	ldr	r2, [pc, #108]	@ (8003704 <HAL_DMA_Abort+0x478>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1a      	ldr	r2, [pc, #104]	@ (8003708 <HAL_DMA_Abort+0x47c>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d004      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a18      	ldr	r2, [pc, #96]	@ (800370c <HAL_DMA_Abort+0x480>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_DMA_Abort+0x426>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <HAL_DMA_Abort+0x428>
 80036b2:	2300      	movs	r3, #0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d02b      	beq.n	8003710 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036bc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	223f      	movs	r2, #63	@ 0x3f
 80036c8:	409a      	lsls	r2, r3
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	609a      	str	r2, [r3, #8]
 80036ce:	e02a      	b.n	8003726 <HAL_DMA_Abort+0x49a>
 80036d0:	40020010 	.word	0x40020010
 80036d4:	40020028 	.word	0x40020028
 80036d8:	40020040 	.word	0x40020040
 80036dc:	40020058 	.word	0x40020058
 80036e0:	40020070 	.word	0x40020070
 80036e4:	40020088 	.word	0x40020088
 80036e8:	400200a0 	.word	0x400200a0
 80036ec:	400200b8 	.word	0x400200b8
 80036f0:	40020410 	.word	0x40020410
 80036f4:	40020428 	.word	0x40020428
 80036f8:	40020440 	.word	0x40020440
 80036fc:	40020458 	.word	0x40020458
 8003700:	40020470 	.word	0x40020470
 8003704:	40020488 	.word	0x40020488
 8003708:	400204a0 	.word	0x400204a0
 800370c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003714:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	2201      	movs	r2, #1
 8003720:	409a      	lsls	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a4f      	ldr	r2, [pc, #316]	@ (8003868 <HAL_DMA_Abort+0x5dc>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d072      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a4d      	ldr	r2, [pc, #308]	@ (800386c <HAL_DMA_Abort+0x5e0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d06d      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a4c      	ldr	r2, [pc, #304]	@ (8003870 <HAL_DMA_Abort+0x5e4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d068      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a4a      	ldr	r2, [pc, #296]	@ (8003874 <HAL_DMA_Abort+0x5e8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d063      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a49      	ldr	r2, [pc, #292]	@ (8003878 <HAL_DMA_Abort+0x5ec>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d05e      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a47      	ldr	r2, [pc, #284]	@ (800387c <HAL_DMA_Abort+0x5f0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d059      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a46      	ldr	r2, [pc, #280]	@ (8003880 <HAL_DMA_Abort+0x5f4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d054      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a44      	ldr	r2, [pc, #272]	@ (8003884 <HAL_DMA_Abort+0x5f8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d04f      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a43      	ldr	r2, [pc, #268]	@ (8003888 <HAL_DMA_Abort+0x5fc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d04a      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a41      	ldr	r2, [pc, #260]	@ (800388c <HAL_DMA_Abort+0x600>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d045      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a40      	ldr	r2, [pc, #256]	@ (8003890 <HAL_DMA_Abort+0x604>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d040      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a3e      	ldr	r2, [pc, #248]	@ (8003894 <HAL_DMA_Abort+0x608>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d03b      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003898 <HAL_DMA_Abort+0x60c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d036      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a3b      	ldr	r2, [pc, #236]	@ (800389c <HAL_DMA_Abort+0x610>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d031      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3a      	ldr	r2, [pc, #232]	@ (80038a0 <HAL_DMA_Abort+0x614>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d02c      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a38      	ldr	r2, [pc, #224]	@ (80038a4 <HAL_DMA_Abort+0x618>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d027      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a37      	ldr	r2, [pc, #220]	@ (80038a8 <HAL_DMA_Abort+0x61c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d022      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a35      	ldr	r2, [pc, #212]	@ (80038ac <HAL_DMA_Abort+0x620>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01d      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a34      	ldr	r2, [pc, #208]	@ (80038b0 <HAL_DMA_Abort+0x624>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d018      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a32      	ldr	r2, [pc, #200]	@ (80038b4 <HAL_DMA_Abort+0x628>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a31      	ldr	r2, [pc, #196]	@ (80038b8 <HAL_DMA_Abort+0x62c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d00e      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2f      	ldr	r2, [pc, #188]	@ (80038bc <HAL_DMA_Abort+0x630>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d009      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2e      	ldr	r2, [pc, #184]	@ (80038c0 <HAL_DMA_Abort+0x634>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d004      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2c      	ldr	r2, [pc, #176]	@ (80038c4 <HAL_DMA_Abort+0x638>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <HAL_DMA_Abort+0x58e>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_DMA_Abort+0x590>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d015      	beq.n	800384c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003828:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00c      	beq.n	800384c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800383c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003840:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800384a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40020010 	.word	0x40020010
 800386c:	40020028 	.word	0x40020028
 8003870:	40020040 	.word	0x40020040
 8003874:	40020058 	.word	0x40020058
 8003878:	40020070 	.word	0x40020070
 800387c:	40020088 	.word	0x40020088
 8003880:	400200a0 	.word	0x400200a0
 8003884:	400200b8 	.word	0x400200b8
 8003888:	40020410 	.word	0x40020410
 800388c:	40020428 	.word	0x40020428
 8003890:	40020440 	.word	0x40020440
 8003894:	40020458 	.word	0x40020458
 8003898:	40020470 	.word	0x40020470
 800389c:	40020488 	.word	0x40020488
 80038a0:	400204a0 	.word	0x400204a0
 80038a4:	400204b8 	.word	0x400204b8
 80038a8:	58025408 	.word	0x58025408
 80038ac:	5802541c 	.word	0x5802541c
 80038b0:	58025430 	.word	0x58025430
 80038b4:	58025444 	.word	0x58025444
 80038b8:	58025458 	.word	0x58025458
 80038bc:	5802546c 	.word	0x5802546c
 80038c0:	58025480 	.word	0x58025480
 80038c4:	58025494 	.word	0x58025494

080038c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e237      	b.n	8003d4a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d004      	beq.n	80038f0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2280      	movs	r2, #128	@ 0x80
 80038ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e22c      	b.n	8003d4a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a5c      	ldr	r2, [pc, #368]	@ (8003a68 <HAL_DMA_Abort_IT+0x1a0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d04a      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a5b      	ldr	r2, [pc, #364]	@ (8003a6c <HAL_DMA_Abort_IT+0x1a4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d045      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a59      	ldr	r2, [pc, #356]	@ (8003a70 <HAL_DMA_Abort_IT+0x1a8>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d040      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a58      	ldr	r2, [pc, #352]	@ (8003a74 <HAL_DMA_Abort_IT+0x1ac>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d03b      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a56      	ldr	r2, [pc, #344]	@ (8003a78 <HAL_DMA_Abort_IT+0x1b0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d036      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a55      	ldr	r2, [pc, #340]	@ (8003a7c <HAL_DMA_Abort_IT+0x1b4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d031      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a53      	ldr	r2, [pc, #332]	@ (8003a80 <HAL_DMA_Abort_IT+0x1b8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d02c      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a52      	ldr	r2, [pc, #328]	@ (8003a84 <HAL_DMA_Abort_IT+0x1bc>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d027      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a50      	ldr	r2, [pc, #320]	@ (8003a88 <HAL_DMA_Abort_IT+0x1c0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d022      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a4f      	ldr	r2, [pc, #316]	@ (8003a8c <HAL_DMA_Abort_IT+0x1c4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01d      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a4d      	ldr	r2, [pc, #308]	@ (8003a90 <HAL_DMA_Abort_IT+0x1c8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d018      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a4c      	ldr	r2, [pc, #304]	@ (8003a94 <HAL_DMA_Abort_IT+0x1cc>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d013      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a98 <HAL_DMA_Abort_IT+0x1d0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00e      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a49      	ldr	r2, [pc, #292]	@ (8003a9c <HAL_DMA_Abort_IT+0x1d4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a47      	ldr	r2, [pc, #284]	@ (8003aa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a46      	ldr	r2, [pc, #280]	@ (8003aa4 <HAL_DMA_Abort_IT+0x1dc>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d101      	bne.n	8003994 <HAL_DMA_Abort_IT+0xcc>
 8003990:	2301      	movs	r3, #1
 8003992:	e000      	b.n	8003996 <HAL_DMA_Abort_IT+0xce>
 8003994:	2300      	movs	r3, #0
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8086 	beq.w	8003aa8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2204      	movs	r2, #4
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003a68 <HAL_DMA_Abort_IT+0x1a0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d04a      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a6c <HAL_DMA_Abort_IT+0x1a4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d045      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003a70 <HAL_DMA_Abort_IT+0x1a8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d040      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003a74 <HAL_DMA_Abort_IT+0x1ac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d03b      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a29      	ldr	r2, [pc, #164]	@ (8003a78 <HAL_DMA_Abort_IT+0x1b0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d036      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a28      	ldr	r2, [pc, #160]	@ (8003a7c <HAL_DMA_Abort_IT+0x1b4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d031      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <HAL_DMA_Abort_IT+0x1b8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d02c      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a25      	ldr	r2, [pc, #148]	@ (8003a84 <HAL_DMA_Abort_IT+0x1bc>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d027      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a23      	ldr	r2, [pc, #140]	@ (8003a88 <HAL_DMA_Abort_IT+0x1c0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d022      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a22      	ldr	r2, [pc, #136]	@ (8003a8c <HAL_DMA_Abort_IT+0x1c4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d01d      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <HAL_DMA_Abort_IT+0x1c8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d018      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a1f      	ldr	r2, [pc, #124]	@ (8003a94 <HAL_DMA_Abort_IT+0x1cc>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d013      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1d      	ldr	r2, [pc, #116]	@ (8003a98 <HAL_DMA_Abort_IT+0x1d0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00e      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a9c <HAL_DMA_Abort_IT+0x1d4>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d009      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d004      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a19      	ldr	r2, [pc, #100]	@ (8003aa4 <HAL_DMA_Abort_IT+0x1dc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d108      	bne.n	8003a56 <HAL_DMA_Abort_IT+0x18e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0201 	bic.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
 8003a54:	e178      	b.n	8003d48 <HAL_DMA_Abort_IT+0x480>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0201 	bic.w	r2, r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e16f      	b.n	8003d48 <HAL_DMA_Abort_IT+0x480>
 8003a68:	40020010 	.word	0x40020010
 8003a6c:	40020028 	.word	0x40020028
 8003a70:	40020040 	.word	0x40020040
 8003a74:	40020058 	.word	0x40020058
 8003a78:	40020070 	.word	0x40020070
 8003a7c:	40020088 	.word	0x40020088
 8003a80:	400200a0 	.word	0x400200a0
 8003a84:	400200b8 	.word	0x400200b8
 8003a88:	40020410 	.word	0x40020410
 8003a8c:	40020428 	.word	0x40020428
 8003a90:	40020440 	.word	0x40020440
 8003a94:	40020458 	.word	0x40020458
 8003a98:	40020470 	.word	0x40020470
 8003a9c:	40020488 	.word	0x40020488
 8003aa0:	400204a0 	.word	0x400204a0
 8003aa4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 020e 	bic.w	r2, r2, #14
 8003ab6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a6c      	ldr	r2, [pc, #432]	@ (8003c70 <HAL_DMA_Abort_IT+0x3a8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d04a      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6b      	ldr	r2, [pc, #428]	@ (8003c74 <HAL_DMA_Abort_IT+0x3ac>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d045      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a69      	ldr	r2, [pc, #420]	@ (8003c78 <HAL_DMA_Abort_IT+0x3b0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d040      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a68      	ldr	r2, [pc, #416]	@ (8003c7c <HAL_DMA_Abort_IT+0x3b4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d03b      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a66      	ldr	r2, [pc, #408]	@ (8003c80 <HAL_DMA_Abort_IT+0x3b8>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d036      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a65      	ldr	r2, [pc, #404]	@ (8003c84 <HAL_DMA_Abort_IT+0x3bc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d031      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a63      	ldr	r2, [pc, #396]	@ (8003c88 <HAL_DMA_Abort_IT+0x3c0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d02c      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a62      	ldr	r2, [pc, #392]	@ (8003c8c <HAL_DMA_Abort_IT+0x3c4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d027      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a60      	ldr	r2, [pc, #384]	@ (8003c90 <HAL_DMA_Abort_IT+0x3c8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d022      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a5f      	ldr	r2, [pc, #380]	@ (8003c94 <HAL_DMA_Abort_IT+0x3cc>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d01d      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a5d      	ldr	r2, [pc, #372]	@ (8003c98 <HAL_DMA_Abort_IT+0x3d0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d018      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8003c9c <HAL_DMA_Abort_IT+0x3d4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a5a      	ldr	r2, [pc, #360]	@ (8003ca0 <HAL_DMA_Abort_IT+0x3d8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00e      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a59      	ldr	r2, [pc, #356]	@ (8003ca4 <HAL_DMA_Abort_IT+0x3dc>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d009      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a57      	ldr	r2, [pc, #348]	@ (8003ca8 <HAL_DMA_Abort_IT+0x3e0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a56      	ldr	r2, [pc, #344]	@ (8003cac <HAL_DMA_Abort_IT+0x3e4>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d108      	bne.n	8003b6a <HAL_DMA_Abort_IT+0x2a2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 0201 	bic.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	e007      	b.n	8003b7a <HAL_DMA_Abort_IT+0x2b2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c70 <HAL_DMA_Abort_IT+0x3a8>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d072      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a3a      	ldr	r2, [pc, #232]	@ (8003c74 <HAL_DMA_Abort_IT+0x3ac>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d06d      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a39      	ldr	r2, [pc, #228]	@ (8003c78 <HAL_DMA_Abort_IT+0x3b0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d068      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a37      	ldr	r2, [pc, #220]	@ (8003c7c <HAL_DMA_Abort_IT+0x3b4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d063      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a36      	ldr	r2, [pc, #216]	@ (8003c80 <HAL_DMA_Abort_IT+0x3b8>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d05e      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a34      	ldr	r2, [pc, #208]	@ (8003c84 <HAL_DMA_Abort_IT+0x3bc>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d059      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a33      	ldr	r2, [pc, #204]	@ (8003c88 <HAL_DMA_Abort_IT+0x3c0>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d054      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a31      	ldr	r2, [pc, #196]	@ (8003c8c <HAL_DMA_Abort_IT+0x3c4>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d04f      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a30      	ldr	r2, [pc, #192]	@ (8003c90 <HAL_DMA_Abort_IT+0x3c8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d04a      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8003c94 <HAL_DMA_Abort_IT+0x3cc>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d045      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2d      	ldr	r2, [pc, #180]	@ (8003c98 <HAL_DMA_Abort_IT+0x3d0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d040      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a2b      	ldr	r2, [pc, #172]	@ (8003c9c <HAL_DMA_Abort_IT+0x3d4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d03b      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca0 <HAL_DMA_Abort_IT+0x3d8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d036      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a28      	ldr	r2, [pc, #160]	@ (8003ca4 <HAL_DMA_Abort_IT+0x3dc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d031      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a27      	ldr	r2, [pc, #156]	@ (8003ca8 <HAL_DMA_Abort_IT+0x3e0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d02c      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a25      	ldr	r2, [pc, #148]	@ (8003cac <HAL_DMA_Abort_IT+0x3e4>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d027      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a24      	ldr	r2, [pc, #144]	@ (8003cb0 <HAL_DMA_Abort_IT+0x3e8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d022      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a22      	ldr	r2, [pc, #136]	@ (8003cb4 <HAL_DMA_Abort_IT+0x3ec>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01d      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	@ (8003cb8 <HAL_DMA_Abort_IT+0x3f0>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d018      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8003cbc <HAL_DMA_Abort_IT+0x3f4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d013      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a1e      	ldr	r2, [pc, #120]	@ (8003cc0 <HAL_DMA_Abort_IT+0x3f8>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d00e      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc4 <HAL_DMA_Abort_IT+0x3fc>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d009      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc8 <HAL_DMA_Abort_IT+0x400>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d004      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a19      	ldr	r2, [pc, #100]	@ (8003ccc <HAL_DMA_Abort_IT+0x404>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d132      	bne.n	8003cd0 <HAL_DMA_Abort_IT+0x408>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e031      	b.n	8003cd2 <HAL_DMA_Abort_IT+0x40a>
 8003c6e:	bf00      	nop
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	40020040 	.word	0x40020040
 8003c7c:	40020058 	.word	0x40020058
 8003c80:	40020070 	.word	0x40020070
 8003c84:	40020088 	.word	0x40020088
 8003c88:	400200a0 	.word	0x400200a0
 8003c8c:	400200b8 	.word	0x400200b8
 8003c90:	40020410 	.word	0x40020410
 8003c94:	40020428 	.word	0x40020428
 8003c98:	40020440 	.word	0x40020440
 8003c9c:	40020458 	.word	0x40020458
 8003ca0:	40020470 	.word	0x40020470
 8003ca4:	40020488 	.word	0x40020488
 8003ca8:	400204a0 	.word	0x400204a0
 8003cac:	400204b8 	.word	0x400204b8
 8003cb0:	58025408 	.word	0x58025408
 8003cb4:	5802541c 	.word	0x5802541c
 8003cb8:	58025430 	.word	0x58025430
 8003cbc:	58025444 	.word	0x58025444
 8003cc0:	58025458 	.word	0x58025458
 8003cc4:	5802546c 	.word	0x5802546c
 8003cc8:	58025480 	.word	0x58025480
 8003ccc:	58025494 	.word	0x58025494
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d028      	beq.n	8003d28 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ce4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d04:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00c      	beq.n	8003d28 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d1c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003d26:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop

08003d54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b08a      	sub	sp, #40	@ 0x28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d60:	4b67      	ldr	r3, [pc, #412]	@ (8003f00 <HAL_DMA_IRQHandler+0x1ac>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a67      	ldr	r2, [pc, #412]	@ (8003f04 <HAL_DMA_IRQHandler+0x1b0>)
 8003d66:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6a:	0a9b      	lsrs	r3, r3, #10
 8003d6c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d72:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d78:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a5f      	ldr	r2, [pc, #380]	@ (8003f08 <HAL_DMA_IRQHandler+0x1b4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d04a      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a5d      	ldr	r2, [pc, #372]	@ (8003f0c <HAL_DMA_IRQHandler+0x1b8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d045      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a5c      	ldr	r2, [pc, #368]	@ (8003f10 <HAL_DMA_IRQHandler+0x1bc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d040      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a5a      	ldr	r2, [pc, #360]	@ (8003f14 <HAL_DMA_IRQHandler+0x1c0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d03b      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a59      	ldr	r2, [pc, #356]	@ (8003f18 <HAL_DMA_IRQHandler+0x1c4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d036      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a57      	ldr	r2, [pc, #348]	@ (8003f1c <HAL_DMA_IRQHandler+0x1c8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d031      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a56      	ldr	r2, [pc, #344]	@ (8003f20 <HAL_DMA_IRQHandler+0x1cc>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d02c      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a54      	ldr	r2, [pc, #336]	@ (8003f24 <HAL_DMA_IRQHandler+0x1d0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d027      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a53      	ldr	r2, [pc, #332]	@ (8003f28 <HAL_DMA_IRQHandler+0x1d4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d022      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a51      	ldr	r2, [pc, #324]	@ (8003f2c <HAL_DMA_IRQHandler+0x1d8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01d      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a50      	ldr	r2, [pc, #320]	@ (8003f30 <HAL_DMA_IRQHandler+0x1dc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d018      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a4e      	ldr	r2, [pc, #312]	@ (8003f34 <HAL_DMA_IRQHandler+0x1e0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a4d      	ldr	r2, [pc, #308]	@ (8003f38 <HAL_DMA_IRQHandler+0x1e4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00e      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f3c <HAL_DMA_IRQHandler+0x1e8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d009      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a4a      	ldr	r2, [pc, #296]	@ (8003f40 <HAL_DMA_IRQHandler+0x1ec>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d004      	beq.n	8003e26 <HAL_DMA_IRQHandler+0xd2>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a48      	ldr	r2, [pc, #288]	@ (8003f44 <HAL_DMA_IRQHandler+0x1f0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d101      	bne.n	8003e2a <HAL_DMA_IRQHandler+0xd6>
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <HAL_DMA_IRQHandler+0xd8>
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 842b 	beq.w	8004688 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e36:	f003 031f 	and.w	r3, r3, #31
 8003e3a:	2208      	movs	r2, #8
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 80a2 	beq.w	8003f8c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f08 <HAL_DMA_IRQHandler+0x1b4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d04a      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a2d      	ldr	r2, [pc, #180]	@ (8003f0c <HAL_DMA_IRQHandler+0x1b8>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d045      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a2b      	ldr	r2, [pc, #172]	@ (8003f10 <HAL_DMA_IRQHandler+0x1bc>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d040      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a2a      	ldr	r2, [pc, #168]	@ (8003f14 <HAL_DMA_IRQHandler+0x1c0>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d03b      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a28      	ldr	r2, [pc, #160]	@ (8003f18 <HAL_DMA_IRQHandler+0x1c4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d036      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a27      	ldr	r2, [pc, #156]	@ (8003f1c <HAL_DMA_IRQHandler+0x1c8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d031      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a25      	ldr	r2, [pc, #148]	@ (8003f20 <HAL_DMA_IRQHandler+0x1cc>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d02c      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a24      	ldr	r2, [pc, #144]	@ (8003f24 <HAL_DMA_IRQHandler+0x1d0>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d027      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a22      	ldr	r2, [pc, #136]	@ (8003f28 <HAL_DMA_IRQHandler+0x1d4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d022      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a21      	ldr	r2, [pc, #132]	@ (8003f2c <HAL_DMA_IRQHandler+0x1d8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d01d      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a1f      	ldr	r2, [pc, #124]	@ (8003f30 <HAL_DMA_IRQHandler+0x1dc>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d018      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1e      	ldr	r2, [pc, #120]	@ (8003f34 <HAL_DMA_IRQHandler+0x1e0>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d013      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8003f38 <HAL_DMA_IRQHandler+0x1e4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d00e      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a1b      	ldr	r2, [pc, #108]	@ (8003f3c <HAL_DMA_IRQHandler+0x1e8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d009      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a19      	ldr	r2, [pc, #100]	@ (8003f40 <HAL_DMA_IRQHandler+0x1ec>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d004      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x194>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a18      	ldr	r2, [pc, #96]	@ (8003f44 <HAL_DMA_IRQHandler+0x1f0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d12f      	bne.n	8003f48 <HAL_DMA_IRQHandler+0x1f4>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	bf14      	ite	ne
 8003ef6:	2301      	movne	r3, #1
 8003ef8:	2300      	moveq	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	e02e      	b.n	8003f5c <HAL_DMA_IRQHandler+0x208>
 8003efe:	bf00      	nop
 8003f00:	20000004 	.word	0x20000004
 8003f04:	1b4e81b5 	.word	0x1b4e81b5
 8003f08:	40020010 	.word	0x40020010
 8003f0c:	40020028 	.word	0x40020028
 8003f10:	40020040 	.word	0x40020040
 8003f14:	40020058 	.word	0x40020058
 8003f18:	40020070 	.word	0x40020070
 8003f1c:	40020088 	.word	0x40020088
 8003f20:	400200a0 	.word	0x400200a0
 8003f24:	400200b8 	.word	0x400200b8
 8003f28:	40020410 	.word	0x40020410
 8003f2c:	40020428 	.word	0x40020428
 8003f30:	40020440 	.word	0x40020440
 8003f34:	40020458 	.word	0x40020458
 8003f38:	40020470 	.word	0x40020470
 8003f3c:	40020488 	.word	0x40020488
 8003f40:	400204a0 	.word	0x400204a0
 8003f44:	400204b8 	.word	0x400204b8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bf14      	ite	ne
 8003f56:	2301      	movne	r3, #1
 8003f58:	2300      	moveq	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d015      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0204 	bic.w	r2, r2, #4
 8003f6e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f74:	f003 031f 	and.w	r3, r3, #31
 8003f78:	2208      	movs	r2, #8
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
 8003f7e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f84:	f043 0201 	orr.w	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f90:	f003 031f 	and.w	r3, r3, #31
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d06e      	beq.n	8004080 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a69      	ldr	r2, [pc, #420]	@ (800414c <HAL_DMA_IRQHandler+0x3f8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d04a      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a67      	ldr	r2, [pc, #412]	@ (8004150 <HAL_DMA_IRQHandler+0x3fc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d045      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a66      	ldr	r2, [pc, #408]	@ (8004154 <HAL_DMA_IRQHandler+0x400>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d040      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a64      	ldr	r2, [pc, #400]	@ (8004158 <HAL_DMA_IRQHandler+0x404>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d03b      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a63      	ldr	r2, [pc, #396]	@ (800415c <HAL_DMA_IRQHandler+0x408>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d036      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a61      	ldr	r2, [pc, #388]	@ (8004160 <HAL_DMA_IRQHandler+0x40c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d031      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a60      	ldr	r2, [pc, #384]	@ (8004164 <HAL_DMA_IRQHandler+0x410>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d02c      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a5e      	ldr	r2, [pc, #376]	@ (8004168 <HAL_DMA_IRQHandler+0x414>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d027      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a5d      	ldr	r2, [pc, #372]	@ (800416c <HAL_DMA_IRQHandler+0x418>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d022      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a5b      	ldr	r2, [pc, #364]	@ (8004170 <HAL_DMA_IRQHandler+0x41c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01d      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a5a      	ldr	r2, [pc, #360]	@ (8004174 <HAL_DMA_IRQHandler+0x420>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d018      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a58      	ldr	r2, [pc, #352]	@ (8004178 <HAL_DMA_IRQHandler+0x424>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a57      	ldr	r2, [pc, #348]	@ (800417c <HAL_DMA_IRQHandler+0x428>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00e      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a55      	ldr	r2, [pc, #340]	@ (8004180 <HAL_DMA_IRQHandler+0x42c>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d009      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a54      	ldr	r2, [pc, #336]	@ (8004184 <HAL_DMA_IRQHandler+0x430>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d004      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2ee>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a52      	ldr	r2, [pc, #328]	@ (8004188 <HAL_DMA_IRQHandler+0x434>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d10a      	bne.n	8004058 <HAL_DMA_IRQHandler+0x304>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800404c:	2b00      	cmp	r3, #0
 800404e:	bf14      	ite	ne
 8004050:	2301      	movne	r3, #1
 8004052:	2300      	moveq	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	e003      	b.n	8004060 <HAL_DMA_IRQHandler+0x30c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2300      	movs	r3, #0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00d      	beq.n	8004080 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004068:	f003 031f 	and.w	r3, r3, #31
 800406c:	2201      	movs	r2, #1
 800406e:	409a      	lsls	r2, r3
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004078:	f043 0202 	orr.w	r2, r3, #2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004084:	f003 031f 	and.w	r3, r3, #31
 8004088:	2204      	movs	r2, #4
 800408a:	409a      	lsls	r2, r3
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	4013      	ands	r3, r2
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 808f 	beq.w	80041b4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a2c      	ldr	r2, [pc, #176]	@ (800414c <HAL_DMA_IRQHandler+0x3f8>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d04a      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004150 <HAL_DMA_IRQHandler+0x3fc>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d045      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a29      	ldr	r2, [pc, #164]	@ (8004154 <HAL_DMA_IRQHandler+0x400>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d040      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a27      	ldr	r2, [pc, #156]	@ (8004158 <HAL_DMA_IRQHandler+0x404>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d03b      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a26      	ldr	r2, [pc, #152]	@ (800415c <HAL_DMA_IRQHandler+0x408>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d036      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a24      	ldr	r2, [pc, #144]	@ (8004160 <HAL_DMA_IRQHandler+0x40c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d031      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a23      	ldr	r2, [pc, #140]	@ (8004164 <HAL_DMA_IRQHandler+0x410>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d02c      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a21      	ldr	r2, [pc, #132]	@ (8004168 <HAL_DMA_IRQHandler+0x414>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d027      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a20      	ldr	r2, [pc, #128]	@ (800416c <HAL_DMA_IRQHandler+0x418>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d022      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004170 <HAL_DMA_IRQHandler+0x41c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01d      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a1d      	ldr	r2, [pc, #116]	@ (8004174 <HAL_DMA_IRQHandler+0x420>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d018      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a1b      	ldr	r2, [pc, #108]	@ (8004178 <HAL_DMA_IRQHandler+0x424>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d013      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a1a      	ldr	r2, [pc, #104]	@ (800417c <HAL_DMA_IRQHandler+0x428>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d00e      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a18      	ldr	r2, [pc, #96]	@ (8004180 <HAL_DMA_IRQHandler+0x42c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d009      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a17      	ldr	r2, [pc, #92]	@ (8004184 <HAL_DMA_IRQHandler+0x430>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d004      	beq.n	8004136 <HAL_DMA_IRQHandler+0x3e2>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a15      	ldr	r2, [pc, #84]	@ (8004188 <HAL_DMA_IRQHandler+0x434>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d12a      	bne.n	800418c <HAL_DMA_IRQHandler+0x438>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e023      	b.n	8004194 <HAL_DMA_IRQHandler+0x440>
 800414c:	40020010 	.word	0x40020010
 8004150:	40020028 	.word	0x40020028
 8004154:	40020040 	.word	0x40020040
 8004158:	40020058 	.word	0x40020058
 800415c:	40020070 	.word	0x40020070
 8004160:	40020088 	.word	0x40020088
 8004164:	400200a0 	.word	0x400200a0
 8004168:	400200b8 	.word	0x400200b8
 800416c:	40020410 	.word	0x40020410
 8004170:	40020428 	.word	0x40020428
 8004174:	40020440 	.word	0x40020440
 8004178:	40020458 	.word	0x40020458
 800417c:	40020470 	.word	0x40020470
 8004180:	40020488 	.word	0x40020488
 8004184:	400204a0 	.word	0x400204a0
 8004188:	400204b8 	.word	0x400204b8
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2300      	movs	r3, #0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00d      	beq.n	80041b4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800419c:	f003 031f 	and.w	r3, r3, #31
 80041a0:	2204      	movs	r2, #4
 80041a2:	409a      	lsls	r2, r3
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ac:	f043 0204 	orr.w	r2, r3, #4
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b8:	f003 031f 	and.w	r3, r3, #31
 80041bc:	2210      	movs	r2, #16
 80041be:	409a      	lsls	r2, r3
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 80a6 	beq.w	8004316 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a85      	ldr	r2, [pc, #532]	@ (80043e4 <HAL_DMA_IRQHandler+0x690>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d04a      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a83      	ldr	r2, [pc, #524]	@ (80043e8 <HAL_DMA_IRQHandler+0x694>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d045      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a82      	ldr	r2, [pc, #520]	@ (80043ec <HAL_DMA_IRQHandler+0x698>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d040      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a80      	ldr	r2, [pc, #512]	@ (80043f0 <HAL_DMA_IRQHandler+0x69c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d03b      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a7f      	ldr	r2, [pc, #508]	@ (80043f4 <HAL_DMA_IRQHandler+0x6a0>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d036      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a7d      	ldr	r2, [pc, #500]	@ (80043f8 <HAL_DMA_IRQHandler+0x6a4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d031      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a7c      	ldr	r2, [pc, #496]	@ (80043fc <HAL_DMA_IRQHandler+0x6a8>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d02c      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a7a      	ldr	r2, [pc, #488]	@ (8004400 <HAL_DMA_IRQHandler+0x6ac>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d027      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a79      	ldr	r2, [pc, #484]	@ (8004404 <HAL_DMA_IRQHandler+0x6b0>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d022      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a77      	ldr	r2, [pc, #476]	@ (8004408 <HAL_DMA_IRQHandler+0x6b4>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d01d      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a76      	ldr	r2, [pc, #472]	@ (800440c <HAL_DMA_IRQHandler+0x6b8>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d018      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a74      	ldr	r2, [pc, #464]	@ (8004410 <HAL_DMA_IRQHandler+0x6bc>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d013      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a73      	ldr	r2, [pc, #460]	@ (8004414 <HAL_DMA_IRQHandler+0x6c0>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00e      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a71      	ldr	r2, [pc, #452]	@ (8004418 <HAL_DMA_IRQHandler+0x6c4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d009      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a70      	ldr	r2, [pc, #448]	@ (800441c <HAL_DMA_IRQHandler+0x6c8>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d004      	beq.n	800426a <HAL_DMA_IRQHandler+0x516>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a6e      	ldr	r2, [pc, #440]	@ (8004420 <HAL_DMA_IRQHandler+0x6cc>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d10a      	bne.n	8004280 <HAL_DMA_IRQHandler+0x52c>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0308 	and.w	r3, r3, #8
 8004274:	2b00      	cmp	r3, #0
 8004276:	bf14      	ite	ne
 8004278:	2301      	movne	r3, #1
 800427a:	2300      	moveq	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	e009      	b.n	8004294 <HAL_DMA_IRQHandler+0x540>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	bf14      	ite	ne
 800428e:	2301      	movne	r3, #1
 8004290:	2300      	moveq	r3, #0
 8004292:	b2db      	uxtb	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d03e      	beq.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429c:	f003 031f 	and.w	r3, r3, #31
 80042a0:	2210      	movs	r2, #16
 80042a2:	409a      	lsls	r2, r3
 80042a4:	6a3b      	ldr	r3, [r7, #32]
 80042a6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d018      	beq.n	80042e8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d108      	bne.n	80042d6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d024      	beq.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	4798      	blx	r3
 80042d4:	e01f      	b.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d01b      	beq.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	4798      	blx	r3
 80042e6:	e016      	b.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d107      	bne.n	8004306 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0208 	bic.w	r2, r2, #8
 8004304:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431a:	f003 031f 	and.w	r3, r3, #31
 800431e:	2220      	movs	r2, #32
 8004320:	409a      	lsls	r2, r3
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 8110 	beq.w	800454c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a2c      	ldr	r2, [pc, #176]	@ (80043e4 <HAL_DMA_IRQHandler+0x690>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d04a      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a2b      	ldr	r2, [pc, #172]	@ (80043e8 <HAL_DMA_IRQHandler+0x694>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d045      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a29      	ldr	r2, [pc, #164]	@ (80043ec <HAL_DMA_IRQHandler+0x698>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d040      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a28      	ldr	r2, [pc, #160]	@ (80043f0 <HAL_DMA_IRQHandler+0x69c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d03b      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a26      	ldr	r2, [pc, #152]	@ (80043f4 <HAL_DMA_IRQHandler+0x6a0>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d036      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a25      	ldr	r2, [pc, #148]	@ (80043f8 <HAL_DMA_IRQHandler+0x6a4>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d031      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a23      	ldr	r2, [pc, #140]	@ (80043fc <HAL_DMA_IRQHandler+0x6a8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d02c      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a22      	ldr	r2, [pc, #136]	@ (8004400 <HAL_DMA_IRQHandler+0x6ac>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d027      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a20      	ldr	r2, [pc, #128]	@ (8004404 <HAL_DMA_IRQHandler+0x6b0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d022      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a1f      	ldr	r2, [pc, #124]	@ (8004408 <HAL_DMA_IRQHandler+0x6b4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d01d      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a1d      	ldr	r2, [pc, #116]	@ (800440c <HAL_DMA_IRQHandler+0x6b8>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d018      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a1c      	ldr	r2, [pc, #112]	@ (8004410 <HAL_DMA_IRQHandler+0x6bc>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d013      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004414 <HAL_DMA_IRQHandler+0x6c0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d00e      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a19      	ldr	r2, [pc, #100]	@ (8004418 <HAL_DMA_IRQHandler+0x6c4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d009      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a17      	ldr	r2, [pc, #92]	@ (800441c <HAL_DMA_IRQHandler+0x6c8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d004      	beq.n	80043cc <HAL_DMA_IRQHandler+0x678>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a16      	ldr	r2, [pc, #88]	@ (8004420 <HAL_DMA_IRQHandler+0x6cc>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d12b      	bne.n	8004424 <HAL_DMA_IRQHandler+0x6d0>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	bf14      	ite	ne
 80043da:	2301      	movne	r3, #1
 80043dc:	2300      	moveq	r3, #0
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	e02a      	b.n	8004438 <HAL_DMA_IRQHandler+0x6e4>
 80043e2:	bf00      	nop
 80043e4:	40020010 	.word	0x40020010
 80043e8:	40020028 	.word	0x40020028
 80043ec:	40020040 	.word	0x40020040
 80043f0:	40020058 	.word	0x40020058
 80043f4:	40020070 	.word	0x40020070
 80043f8:	40020088 	.word	0x40020088
 80043fc:	400200a0 	.word	0x400200a0
 8004400:	400200b8 	.word	0x400200b8
 8004404:	40020410 	.word	0x40020410
 8004408:	40020428 	.word	0x40020428
 800440c:	40020440 	.word	0x40020440
 8004410:	40020458 	.word	0x40020458
 8004414:	40020470 	.word	0x40020470
 8004418:	40020488 	.word	0x40020488
 800441c:	400204a0 	.word	0x400204a0
 8004420:	400204b8 	.word	0x400204b8
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	bf14      	ite	ne
 8004432:	2301      	movne	r3, #1
 8004434:	2300      	moveq	r3, #0
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8087 	beq.w	800454c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004442:	f003 031f 	and.w	r3, r3, #31
 8004446:	2220      	movs	r2, #32
 8004448:	409a      	lsls	r2, r3
 800444a:	6a3b      	ldr	r3, [r7, #32]
 800444c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b04      	cmp	r3, #4
 8004458:	d139      	bne.n	80044ce <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0216 	bic.w	r2, r2, #22
 8004468:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695a      	ldr	r2, [r3, #20]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004478:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d103      	bne.n	800448a <HAL_DMA_IRQHandler+0x736>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004486:	2b00      	cmp	r3, #0
 8004488:	d007      	beq.n	800449a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0208 	bic.w	r2, r2, #8
 8004498:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449e:	f003 031f 	and.w	r3, r3, #31
 80044a2:	223f      	movs	r2, #63	@ 0x3f
 80044a4:	409a      	lsls	r2, r3
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 834a 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	4798      	blx	r3
          }
          return;
 80044cc:	e344      	b.n	8004b58 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d018      	beq.n	800450e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d108      	bne.n	80044fc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d02c      	beq.n	800454c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	4798      	blx	r3
 80044fa:	e027      	b.n	800454c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d023      	beq.n	800454c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	4798      	blx	r3
 800450c:	e01e      	b.n	800454c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10f      	bne.n	800453c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0210 	bic.w	r2, r2, #16
 800452a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 8306 	beq.w	8004b62 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 8088 	beq.w	8004674 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2204      	movs	r2, #4
 8004568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a7a      	ldr	r2, [pc, #488]	@ (800475c <HAL_DMA_IRQHandler+0xa08>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d04a      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a79      	ldr	r2, [pc, #484]	@ (8004760 <HAL_DMA_IRQHandler+0xa0c>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d045      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a77      	ldr	r2, [pc, #476]	@ (8004764 <HAL_DMA_IRQHandler+0xa10>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d040      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a76      	ldr	r2, [pc, #472]	@ (8004768 <HAL_DMA_IRQHandler+0xa14>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d03b      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a74      	ldr	r2, [pc, #464]	@ (800476c <HAL_DMA_IRQHandler+0xa18>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d036      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a73      	ldr	r2, [pc, #460]	@ (8004770 <HAL_DMA_IRQHandler+0xa1c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d031      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a71      	ldr	r2, [pc, #452]	@ (8004774 <HAL_DMA_IRQHandler+0xa20>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d02c      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a70      	ldr	r2, [pc, #448]	@ (8004778 <HAL_DMA_IRQHandler+0xa24>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d027      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a6e      	ldr	r2, [pc, #440]	@ (800477c <HAL_DMA_IRQHandler+0xa28>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d022      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004780 <HAL_DMA_IRQHandler+0xa2c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d01d      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004784 <HAL_DMA_IRQHandler+0xa30>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d018      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a6a      	ldr	r2, [pc, #424]	@ (8004788 <HAL_DMA_IRQHandler+0xa34>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a68      	ldr	r2, [pc, #416]	@ (800478c <HAL_DMA_IRQHandler+0xa38>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00e      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a67      	ldr	r2, [pc, #412]	@ (8004790 <HAL_DMA_IRQHandler+0xa3c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a65      	ldr	r2, [pc, #404]	@ (8004794 <HAL_DMA_IRQHandler+0xa40>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d004      	beq.n	800460c <HAL_DMA_IRQHandler+0x8b8>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a64      	ldr	r2, [pc, #400]	@ (8004798 <HAL_DMA_IRQHandler+0xa44>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d108      	bne.n	800461e <HAL_DMA_IRQHandler+0x8ca>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0201 	bic.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	e007      	b.n	800462e <HAL_DMA_IRQHandler+0x8da>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0201 	bic.w	r2, r2, #1
 800462c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	3301      	adds	r3, #1
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004636:	429a      	cmp	r2, r3
 8004638:	d307      	bcc.n	800464a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1f2      	bne.n	800462e <HAL_DMA_IRQHandler+0x8da>
 8004648:	e000      	b.n	800464c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800464a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d004      	beq.n	8004664 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004662:	e003      	b.n	800466c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8272 	beq.w	8004b62 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	4798      	blx	r3
 8004686:	e26c      	b.n	8004b62 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a43      	ldr	r2, [pc, #268]	@ (800479c <HAL_DMA_IRQHandler+0xa48>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d022      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a42      	ldr	r2, [pc, #264]	@ (80047a0 <HAL_DMA_IRQHandler+0xa4c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d01d      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a40      	ldr	r2, [pc, #256]	@ (80047a4 <HAL_DMA_IRQHandler+0xa50>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d018      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a3f      	ldr	r2, [pc, #252]	@ (80047a8 <HAL_DMA_IRQHandler+0xa54>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d013      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a3d      	ldr	r2, [pc, #244]	@ (80047ac <HAL_DMA_IRQHandler+0xa58>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d00e      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a3c      	ldr	r2, [pc, #240]	@ (80047b0 <HAL_DMA_IRQHandler+0xa5c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d009      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a3a      	ldr	r2, [pc, #232]	@ (80047b4 <HAL_DMA_IRQHandler+0xa60>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d004      	beq.n	80046d8 <HAL_DMA_IRQHandler+0x984>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a39      	ldr	r2, [pc, #228]	@ (80047b8 <HAL_DMA_IRQHandler+0xa64>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d101      	bne.n	80046dc <HAL_DMA_IRQHandler+0x988>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_DMA_IRQHandler+0x98a>
 80046dc:	2300      	movs	r3, #0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f000 823f 	beq.w	8004b62 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f0:	f003 031f 	and.w	r3, r3, #31
 80046f4:	2204      	movs	r2, #4
 80046f6:	409a      	lsls	r2, r3
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	4013      	ands	r3, r2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f000 80cd 	beq.w	800489c <HAL_DMA_IRQHandler+0xb48>
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 80c7 	beq.w	800489c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004712:	f003 031f 	and.w	r3, r3, #31
 8004716:	2204      	movs	r2, #4
 8004718:	409a      	lsls	r2, r3
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d049      	beq.n	80047bc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004736:	2b00      	cmp	r3, #0
 8004738:	f000 8210 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004744:	e20a      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	f000 8206 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004758:	e200      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe08>
 800475a:	bf00      	nop
 800475c:	40020010 	.word	0x40020010
 8004760:	40020028 	.word	0x40020028
 8004764:	40020040 	.word	0x40020040
 8004768:	40020058 	.word	0x40020058
 800476c:	40020070 	.word	0x40020070
 8004770:	40020088 	.word	0x40020088
 8004774:	400200a0 	.word	0x400200a0
 8004778:	400200b8 	.word	0x400200b8
 800477c:	40020410 	.word	0x40020410
 8004780:	40020428 	.word	0x40020428
 8004784:	40020440 	.word	0x40020440
 8004788:	40020458 	.word	0x40020458
 800478c:	40020470 	.word	0x40020470
 8004790:	40020488 	.word	0x40020488
 8004794:	400204a0 	.word	0x400204a0
 8004798:	400204b8 	.word	0x400204b8
 800479c:	58025408 	.word	0x58025408
 80047a0:	5802541c 	.word	0x5802541c
 80047a4:	58025430 	.word	0x58025430
 80047a8:	58025444 	.word	0x58025444
 80047ac:	58025458 	.word	0x58025458
 80047b0:	5802546c 	.word	0x5802546c
 80047b4:	58025480 	.word	0x58025480
 80047b8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	f003 0320 	and.w	r3, r3, #32
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d160      	bne.n	8004888 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a7f      	ldr	r2, [pc, #508]	@ (80049c8 <HAL_DMA_IRQHandler+0xc74>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d04a      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a7d      	ldr	r2, [pc, #500]	@ (80049cc <HAL_DMA_IRQHandler+0xc78>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d045      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a7c      	ldr	r2, [pc, #496]	@ (80049d0 <HAL_DMA_IRQHandler+0xc7c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d040      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a7a      	ldr	r2, [pc, #488]	@ (80049d4 <HAL_DMA_IRQHandler+0xc80>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d03b      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a79      	ldr	r2, [pc, #484]	@ (80049d8 <HAL_DMA_IRQHandler+0xc84>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d036      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a77      	ldr	r2, [pc, #476]	@ (80049dc <HAL_DMA_IRQHandler+0xc88>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d031      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a76      	ldr	r2, [pc, #472]	@ (80049e0 <HAL_DMA_IRQHandler+0xc8c>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d02c      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a74      	ldr	r2, [pc, #464]	@ (80049e4 <HAL_DMA_IRQHandler+0xc90>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d027      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a73      	ldr	r2, [pc, #460]	@ (80049e8 <HAL_DMA_IRQHandler+0xc94>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d022      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a71      	ldr	r2, [pc, #452]	@ (80049ec <HAL_DMA_IRQHandler+0xc98>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d01d      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a70      	ldr	r2, [pc, #448]	@ (80049f0 <HAL_DMA_IRQHandler+0xc9c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d018      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a6e      	ldr	r2, [pc, #440]	@ (80049f4 <HAL_DMA_IRQHandler+0xca0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d013      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a6d      	ldr	r2, [pc, #436]	@ (80049f8 <HAL_DMA_IRQHandler+0xca4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d00e      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a6b      	ldr	r2, [pc, #428]	@ (80049fc <HAL_DMA_IRQHandler+0xca8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d009      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a6a      	ldr	r2, [pc, #424]	@ (8004a00 <HAL_DMA_IRQHandler+0xcac>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d004      	beq.n	8004866 <HAL_DMA_IRQHandler+0xb12>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a68      	ldr	r2, [pc, #416]	@ (8004a04 <HAL_DMA_IRQHandler+0xcb0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d108      	bne.n	8004878 <HAL_DMA_IRQHandler+0xb24>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0208 	bic.w	r2, r2, #8
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	e007      	b.n	8004888 <HAL_DMA_IRQHandler+0xb34>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0204 	bic.w	r2, r2, #4
 8004886:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 8165 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800489a:	e15f      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	f003 031f 	and.w	r3, r3, #31
 80048a4:	2202      	movs	r2, #2
 80048a6:	409a      	lsls	r2, r3
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	4013      	ands	r3, r2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 80c5 	beq.w	8004a3c <HAL_DMA_IRQHandler+0xce8>
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f000 80bf 	beq.w	8004a3c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c2:	f003 031f 	and.w	r3, r3, #31
 80048c6:	2202      	movs	r2, #2
 80048c8:	409a      	lsls	r2, r3
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d018      	beq.n	800490a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d109      	bne.n	80048f6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 813a 	beq.w	8004b60 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048f4:	e134      	b.n	8004b60 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 8130 	beq.w	8004b60 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004908:	e12a      	b.n	8004b60 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	f003 0320 	and.w	r3, r3, #32
 8004910:	2b00      	cmp	r3, #0
 8004912:	f040 8089 	bne.w	8004a28 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a2b      	ldr	r2, [pc, #172]	@ (80049c8 <HAL_DMA_IRQHandler+0xc74>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d04a      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a29      	ldr	r2, [pc, #164]	@ (80049cc <HAL_DMA_IRQHandler+0xc78>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d045      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a28      	ldr	r2, [pc, #160]	@ (80049d0 <HAL_DMA_IRQHandler+0xc7c>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d040      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a26      	ldr	r2, [pc, #152]	@ (80049d4 <HAL_DMA_IRQHandler+0xc80>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d03b      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a25      	ldr	r2, [pc, #148]	@ (80049d8 <HAL_DMA_IRQHandler+0xc84>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d036      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a23      	ldr	r2, [pc, #140]	@ (80049dc <HAL_DMA_IRQHandler+0xc88>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d031      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a22      	ldr	r2, [pc, #136]	@ (80049e0 <HAL_DMA_IRQHandler+0xc8c>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d02c      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a20      	ldr	r2, [pc, #128]	@ (80049e4 <HAL_DMA_IRQHandler+0xc90>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d027      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a1f      	ldr	r2, [pc, #124]	@ (80049e8 <HAL_DMA_IRQHandler+0xc94>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d022      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a1d      	ldr	r2, [pc, #116]	@ (80049ec <HAL_DMA_IRQHandler+0xc98>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d01d      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a1c      	ldr	r2, [pc, #112]	@ (80049f0 <HAL_DMA_IRQHandler+0xc9c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d018      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a1a      	ldr	r2, [pc, #104]	@ (80049f4 <HAL_DMA_IRQHandler+0xca0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <HAL_DMA_IRQHandler+0xca4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d00e      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a17      	ldr	r2, [pc, #92]	@ (80049fc <HAL_DMA_IRQHandler+0xca8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d009      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a16      	ldr	r2, [pc, #88]	@ (8004a00 <HAL_DMA_IRQHandler+0xcac>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d004      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xc62>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a14      	ldr	r2, [pc, #80]	@ (8004a04 <HAL_DMA_IRQHandler+0xcb0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d128      	bne.n	8004a08 <HAL_DMA_IRQHandler+0xcb4>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0214 	bic.w	r2, r2, #20
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e027      	b.n	8004a18 <HAL_DMA_IRQHandler+0xcc4>
 80049c8:	40020010 	.word	0x40020010
 80049cc:	40020028 	.word	0x40020028
 80049d0:	40020040 	.word	0x40020040
 80049d4:	40020058 	.word	0x40020058
 80049d8:	40020070 	.word	0x40020070
 80049dc:	40020088 	.word	0x40020088
 80049e0:	400200a0 	.word	0x400200a0
 80049e4:	400200b8 	.word	0x400200b8
 80049e8:	40020410 	.word	0x40020410
 80049ec:	40020428 	.word	0x40020428
 80049f0:	40020440 	.word	0x40020440
 80049f4:	40020458 	.word	0x40020458
 80049f8:	40020470 	.word	0x40020470
 80049fc:	40020488 	.word	0x40020488
 8004a00:	400204a0 	.word	0x400204a0
 8004a04:	400204b8 	.word	0x400204b8
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 020a 	bic.w	r2, r2, #10
 8004a16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 8097 	beq.w	8004b60 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a3a:	e091      	b.n	8004b60 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	2208      	movs	r2, #8
 8004a46:	409a      	lsls	r2, r3
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 8088 	beq.w	8004b62 <HAL_DMA_IRQHandler+0xe0e>
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8082 	beq.w	8004b62 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a41      	ldr	r2, [pc, #260]	@ (8004b68 <HAL_DMA_IRQHandler+0xe14>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d04a      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8004b6c <HAL_DMA_IRQHandler+0xe18>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d045      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a3e      	ldr	r2, [pc, #248]	@ (8004b70 <HAL_DMA_IRQHandler+0xe1c>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d040      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a3c      	ldr	r2, [pc, #240]	@ (8004b74 <HAL_DMA_IRQHandler+0xe20>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d03b      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a3b      	ldr	r2, [pc, #236]	@ (8004b78 <HAL_DMA_IRQHandler+0xe24>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d036      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a39      	ldr	r2, [pc, #228]	@ (8004b7c <HAL_DMA_IRQHandler+0xe28>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d031      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a38      	ldr	r2, [pc, #224]	@ (8004b80 <HAL_DMA_IRQHandler+0xe2c>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d02c      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a36      	ldr	r2, [pc, #216]	@ (8004b84 <HAL_DMA_IRQHandler+0xe30>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d027      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a35      	ldr	r2, [pc, #212]	@ (8004b88 <HAL_DMA_IRQHandler+0xe34>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d022      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a33      	ldr	r2, [pc, #204]	@ (8004b8c <HAL_DMA_IRQHandler+0xe38>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d01d      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a32      	ldr	r2, [pc, #200]	@ (8004b90 <HAL_DMA_IRQHandler+0xe3c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d018      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a30      	ldr	r2, [pc, #192]	@ (8004b94 <HAL_DMA_IRQHandler+0xe40>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a2f      	ldr	r2, [pc, #188]	@ (8004b98 <HAL_DMA_IRQHandler+0xe44>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d00e      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a2d      	ldr	r2, [pc, #180]	@ (8004b9c <HAL_DMA_IRQHandler+0xe48>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d009      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a2c      	ldr	r2, [pc, #176]	@ (8004ba0 <HAL_DMA_IRQHandler+0xe4c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d004      	beq.n	8004afe <HAL_DMA_IRQHandler+0xdaa>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba4 <HAL_DMA_IRQHandler+0xe50>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d108      	bne.n	8004b10 <HAL_DMA_IRQHandler+0xdbc>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 021c 	bic.w	r2, r2, #28
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	e007      	b.n	8004b20 <HAL_DMA_IRQHandler+0xdcc>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 020e 	bic.w	r2, r2, #14
 8004b1e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b24:	f003 031f 	and.w	r3, r3, #31
 8004b28:	2201      	movs	r2, #1
 8004b2a:	409a      	lsls	r2, r3
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d009      	beq.n	8004b62 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	4798      	blx	r3
 8004b56:	e004      	b.n	8004b62 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004b58:	bf00      	nop
 8004b5a:	e002      	b.n	8004b62 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b5c:	bf00      	nop
 8004b5e:	e000      	b.n	8004b62 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b60:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004b62:	3728      	adds	r7, #40	@ 0x28
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	40020010 	.word	0x40020010
 8004b6c:	40020028 	.word	0x40020028
 8004b70:	40020040 	.word	0x40020040
 8004b74:	40020058 	.word	0x40020058
 8004b78:	40020070 	.word	0x40020070
 8004b7c:	40020088 	.word	0x40020088
 8004b80:	400200a0 	.word	0x400200a0
 8004b84:	400200b8 	.word	0x400200b8
 8004b88:	40020410 	.word	0x40020410
 8004b8c:	40020428 	.word	0x40020428
 8004b90:	40020440 	.word	0x40020440
 8004b94:	40020458 	.word	0x40020458
 8004b98:	40020470 	.word	0x40020470
 8004b9c:	40020488 	.word	0x40020488
 8004ba0:	400204a0 	.word	0x400204a0
 8004ba4:	400204b8 	.word	0x400204b8

08004ba8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004bb8:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bc2:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004bc6:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bd0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004bd4:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8004bd6:	4b6d      	ldr	r3, [pc, #436]	@ (8004d8c <HAL_ETH_IRQHandler+0x1e4>)
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bda:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d010      	beq.n	8004c08 <HAL_ETH_IRQHandler+0x60>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00b      	beq.n	8004c08 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f248 0340 	movw	r3, #32832	@ 0x8040
 8004bfe:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f8ce 	bl	8004da4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d010      	beq.n	8004c34 <HAL_ETH_IRQHandler+0x8c>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00b      	beq.n	8004c34 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c24:	461a      	mov	r2, r3
 8004c26:	f248 0301 	movw	r3, #32769	@ 0x8001
 8004c2a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f8ae 	bl	8004d90 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d047      	beq.n	8004cce <HAL_ETH_IRQHandler+0x126>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d042      	beq.n	8004cce <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4e:	f043 0208 	orr.w	r2, r3, #8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01e      	beq.n	8004ca0 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c6a:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8004c6e:	f241 1302 	movw	r3, #4354	@ 0x1102
 8004c72:	4013      	ands	r3, r2
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c82:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6812      	ldr	r2, [r2, #0]
 8004c8a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004c8e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c92:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	22e0      	movs	r2, #224	@ 0xe0
 8004c9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004c9e:	e013      	b.n	8004cc8 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ca8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004cac:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8004cc4:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f875 	bl	8004db8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d104      	bne.n	8004ce2 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d019      	beq.n	8004d16 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce8:	f043 0210 	orr.w	r2, r3, #16
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	22e0      	movs	r2, #224	@ 0xe0
 8004d04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f855 	bl	8004db8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00f      	beq.n	8004d40 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004d28:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f84a 	bl	8004dcc <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00f      	beq.n	8004d6a <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004d52:	f003 020f 	and.w	r2, r3, #15
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f83f 	bl	8004de0 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d006      	beq.n	8004d82 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004d74:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <HAL_ETH_IRQHandler+0x1e4>)
 8004d76:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004d7a:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f839 	bl	8004df4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8004d82:	bf00      	nop
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	58000080 	.word	0x58000080

08004d90 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b089      	sub	sp, #36	@ 0x24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004e16:	4b89      	ldr	r3, [pc, #548]	@ (800503c <HAL_GPIO_Init+0x234>)
 8004e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004e1a:	e194      	b.n	8005146 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	2101      	movs	r1, #1
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	fa01 f303 	lsl.w	r3, r1, r3
 8004e28:	4013      	ands	r3, r2
 8004e2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 8186 	beq.w	8005140 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f003 0303 	and.w	r3, r3, #3
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d005      	beq.n	8004e4c <HAL_GPIO_Init+0x44>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f003 0303 	and.w	r3, r3, #3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d130      	bne.n	8004eae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	2203      	movs	r2, #3
 8004e58:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5c:	43db      	mvns	r3, r3
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	4013      	ands	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	68da      	ldr	r2, [r3, #12]
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e82:	2201      	movs	r2, #1
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	43db      	mvns	r3, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0201 	and.w	r2, r3, #1
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d017      	beq.n	8004eea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	2203      	movs	r2, #3
 8004ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eca:	43db      	mvns	r3, r3
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d123      	bne.n	8004f3e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	08da      	lsrs	r2, r3, #3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3208      	adds	r2, #8
 8004efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	220f      	movs	r2, #15
 8004f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f12:	43db      	mvns	r3, r3
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	4013      	ands	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	08da      	lsrs	r2, r3, #3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	3208      	adds	r2, #8
 8004f38:	69b9      	ldr	r1, [r7, #24]
 8004f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	2203      	movs	r2, #3
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f003 0203 	and.w	r2, r3, #3
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	fa02 f303 	lsl.w	r3, r2, r3
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f000 80e0 	beq.w	8005140 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f80:	4b2f      	ldr	r3, [pc, #188]	@ (8005040 <HAL_GPIO_Init+0x238>)
 8004f82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f86:	4a2e      	ldr	r2, [pc, #184]	@ (8005040 <HAL_GPIO_Init+0x238>)
 8004f88:	f043 0302 	orr.w	r3, r3, #2
 8004f8c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004f90:	4b2b      	ldr	r3, [pc, #172]	@ (8005040 <HAL_GPIO_Init+0x238>)
 8004f92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f9e:	4a29      	ldr	r2, [pc, #164]	@ (8005044 <HAL_GPIO_Init+0x23c>)
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	089b      	lsrs	r3, r3, #2
 8004fa4:	3302      	adds	r3, #2
 8004fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	220f      	movs	r2, #15
 8004fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fba:	43db      	mvns	r3, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a20      	ldr	r2, [pc, #128]	@ (8005048 <HAL_GPIO_Init+0x240>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d052      	beq.n	8005070 <HAL_GPIO_Init+0x268>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800504c <HAL_GPIO_Init+0x244>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d031      	beq.n	8005036 <HAL_GPIO_Init+0x22e>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8005050 <HAL_GPIO_Init+0x248>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d02b      	beq.n	8005032 <HAL_GPIO_Init+0x22a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8005054 <HAL_GPIO_Init+0x24c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d025      	beq.n	800502e <HAL_GPIO_Init+0x226>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <HAL_GPIO_Init+0x250>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d01f      	beq.n	800502a <HAL_GPIO_Init+0x222>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a1b      	ldr	r2, [pc, #108]	@ (800505c <HAL_GPIO_Init+0x254>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d019      	beq.n	8005026 <HAL_GPIO_Init+0x21e>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a1a      	ldr	r2, [pc, #104]	@ (8005060 <HAL_GPIO_Init+0x258>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d013      	beq.n	8005022 <HAL_GPIO_Init+0x21a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <HAL_GPIO_Init+0x25c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00d      	beq.n	800501e <HAL_GPIO_Init+0x216>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a18      	ldr	r2, [pc, #96]	@ (8005068 <HAL_GPIO_Init+0x260>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d007      	beq.n	800501a <HAL_GPIO_Init+0x212>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a17      	ldr	r2, [pc, #92]	@ (800506c <HAL_GPIO_Init+0x264>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d101      	bne.n	8005016 <HAL_GPIO_Init+0x20e>
 8005012:	2309      	movs	r3, #9
 8005014:	e02d      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 8005016:	230a      	movs	r3, #10
 8005018:	e02b      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 800501a:	2308      	movs	r3, #8
 800501c:	e029      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 800501e:	2307      	movs	r3, #7
 8005020:	e027      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 8005022:	2306      	movs	r3, #6
 8005024:	e025      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 8005026:	2305      	movs	r3, #5
 8005028:	e023      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 800502a:	2304      	movs	r3, #4
 800502c:	e021      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 800502e:	2303      	movs	r3, #3
 8005030:	e01f      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 8005032:	2302      	movs	r3, #2
 8005034:	e01d      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 8005036:	2301      	movs	r3, #1
 8005038:	e01b      	b.n	8005072 <HAL_GPIO_Init+0x26a>
 800503a:	bf00      	nop
 800503c:	58000080 	.word	0x58000080
 8005040:	58024400 	.word	0x58024400
 8005044:	58000400 	.word	0x58000400
 8005048:	58020000 	.word	0x58020000
 800504c:	58020400 	.word	0x58020400
 8005050:	58020800 	.word	0x58020800
 8005054:	58020c00 	.word	0x58020c00
 8005058:	58021000 	.word	0x58021000
 800505c:	58021400 	.word	0x58021400
 8005060:	58021800 	.word	0x58021800
 8005064:	58021c00 	.word	0x58021c00
 8005068:	58022000 	.word	0x58022000
 800506c:	58022400 	.word	0x58022400
 8005070:	2300      	movs	r3, #0
 8005072:	69fa      	ldr	r2, [r7, #28]
 8005074:	f002 0203 	and.w	r2, r2, #3
 8005078:	0092      	lsls	r2, r2, #2
 800507a:	4093      	lsls	r3, r2
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4313      	orrs	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005082:	4938      	ldr	r1, [pc, #224]	@ (8005164 <HAL_GPIO_Init+0x35c>)
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	089b      	lsrs	r3, r3, #2
 8005088:	3302      	adds	r3, #2
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005090:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	43db      	mvns	r3, r3
 800509c:	69ba      	ldr	r2, [r7, #24]
 800509e:	4013      	ands	r3, r2
 80050a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80050b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80050be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	43db      	mvns	r3, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4013      	ands	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80050e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	43db      	mvns	r3, r3
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4013      	ands	r3, r2
 80050fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	43db      	mvns	r3, r3
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4013      	ands	r3, r2
 8005124:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	3301      	adds	r3, #1
 8005144:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
 8005150:	2b00      	cmp	r3, #0
 8005152:	f47f ae63 	bne.w	8004e1c <HAL_GPIO_Init+0x14>
  }
}
 8005156:	bf00      	nop
 8005158:	bf00      	nop
 800515a:	3724      	adds	r7, #36	@ 0x24
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	58000400 	.word	0x58000400

08005168 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005172:	2300      	movs	r3, #0
 8005174:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005176:	4b75      	ldr	r3, [pc, #468]	@ (800534c <HAL_GPIO_DeInit+0x1e4>)
 8005178:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800517a:	e0d9      	b.n	8005330 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800517c:	2201      	movs	r2, #1
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	fa02 f303 	lsl.w	r3, r2, r3
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	4013      	ands	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 80cc 	beq.w	800532a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005192:	4a6f      	ldr	r2, [pc, #444]	@ (8005350 <HAL_GPIO_DeInit+0x1e8>)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	089b      	lsrs	r3, r3, #2
 8005198:	3302      	adds	r3, #2
 800519a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800519e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	220f      	movs	r2, #15
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	4013      	ands	r3, r2
 80051b2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a67      	ldr	r2, [pc, #412]	@ (8005354 <HAL_GPIO_DeInit+0x1ec>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d037      	beq.n	800522c <HAL_GPIO_DeInit+0xc4>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a66      	ldr	r2, [pc, #408]	@ (8005358 <HAL_GPIO_DeInit+0x1f0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d031      	beq.n	8005228 <HAL_GPIO_DeInit+0xc0>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a65      	ldr	r2, [pc, #404]	@ (800535c <HAL_GPIO_DeInit+0x1f4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d02b      	beq.n	8005224 <HAL_GPIO_DeInit+0xbc>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a64      	ldr	r2, [pc, #400]	@ (8005360 <HAL_GPIO_DeInit+0x1f8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d025      	beq.n	8005220 <HAL_GPIO_DeInit+0xb8>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a63      	ldr	r2, [pc, #396]	@ (8005364 <HAL_GPIO_DeInit+0x1fc>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d01f      	beq.n	800521c <HAL_GPIO_DeInit+0xb4>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a62      	ldr	r2, [pc, #392]	@ (8005368 <HAL_GPIO_DeInit+0x200>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d019      	beq.n	8005218 <HAL_GPIO_DeInit+0xb0>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a61      	ldr	r2, [pc, #388]	@ (800536c <HAL_GPIO_DeInit+0x204>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d013      	beq.n	8005214 <HAL_GPIO_DeInit+0xac>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a60      	ldr	r2, [pc, #384]	@ (8005370 <HAL_GPIO_DeInit+0x208>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d00d      	beq.n	8005210 <HAL_GPIO_DeInit+0xa8>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a5f      	ldr	r2, [pc, #380]	@ (8005374 <HAL_GPIO_DeInit+0x20c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d007      	beq.n	800520c <HAL_GPIO_DeInit+0xa4>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a5e      	ldr	r2, [pc, #376]	@ (8005378 <HAL_GPIO_DeInit+0x210>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d101      	bne.n	8005208 <HAL_GPIO_DeInit+0xa0>
 8005204:	2309      	movs	r3, #9
 8005206:	e012      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005208:	230a      	movs	r3, #10
 800520a:	e010      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 800520c:	2308      	movs	r3, #8
 800520e:	e00e      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005210:	2307      	movs	r3, #7
 8005212:	e00c      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005214:	2306      	movs	r3, #6
 8005216:	e00a      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005218:	2305      	movs	r3, #5
 800521a:	e008      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 800521c:	2304      	movs	r3, #4
 800521e:	e006      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005220:	2303      	movs	r3, #3
 8005222:	e004      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005224:	2302      	movs	r3, #2
 8005226:	e002      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 8005228:	2301      	movs	r3, #1
 800522a:	e000      	b.n	800522e <HAL_GPIO_DeInit+0xc6>
 800522c:	2300      	movs	r3, #0
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	f002 0203 	and.w	r2, r2, #3
 8005234:	0092      	lsls	r2, r2, #2
 8005236:	4093      	lsls	r3, r2
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	429a      	cmp	r2, r3
 800523c:	d136      	bne.n	80052ac <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	43db      	mvns	r3, r3
 8005246:	401a      	ands	r2, r3
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	43db      	mvns	r3, r3
 8005254:	401a      	ands	r2, r3
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800525a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	43db      	mvns	r3, r3
 8005264:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005268:	4013      	ands	r3, r2
 800526a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800526c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	43db      	mvns	r3, r3
 8005276:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800527a:	4013      	ands	r3, r2
 800527c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f003 0303 	and.w	r3, r3, #3
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	220f      	movs	r2, #15
 8005288:	fa02 f303 	lsl.w	r3, r2, r3
 800528c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800528e:	4a30      	ldr	r2, [pc, #192]	@ (8005350 <HAL_GPIO_DeInit+0x1e8>)
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	089b      	lsrs	r3, r3, #2
 8005294:	3302      	adds	r3, #2
 8005296:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	43da      	mvns	r2, r3
 800529e:	482c      	ldr	r0, [pc, #176]	@ (8005350 <HAL_GPIO_DeInit+0x1e8>)
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	089b      	lsrs	r3, r3, #2
 80052a4:	400a      	ands	r2, r1
 80052a6:	3302      	adds	r3, #2
 80052a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	2103      	movs	r1, #3
 80052b6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ba:	431a      	orrs	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	08da      	lsrs	r2, r3, #3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3208      	adds	r2, #8
 80052c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	220f      	movs	r2, #15
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	43db      	mvns	r3, r3
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	08d2      	lsrs	r2, r2, #3
 80052e0:	4019      	ands	r1, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3208      	adds	r2, #8
 80052e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	2103      	movs	r1, #3
 80052f4:	fa01 f303 	lsl.w	r3, r1, r3
 80052f8:	43db      	mvns	r3, r3
 80052fa:	401a      	ands	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	2101      	movs	r1, #1
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	fa01 f303 	lsl.w	r3, r1, r3
 800530c:	43db      	mvns	r3, r3
 800530e:	401a      	ands	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689a      	ldr	r2, [r3, #8]
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	2103      	movs	r1, #3
 800531e:	fa01 f303 	lsl.w	r3, r1, r3
 8005322:	43db      	mvns	r3, r3
 8005324:	401a      	ands	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	609a      	str	r2, [r3, #8]
    }

    position++;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	3301      	adds	r3, #1
 800532e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	fa22 f303 	lsr.w	r3, r2, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	f47f af1f 	bne.w	800517c <HAL_GPIO_DeInit+0x14>
  }
}
 800533e:	bf00      	nop
 8005340:	bf00      	nop
 8005342:	371c      	adds	r7, #28
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	58000080 	.word	0x58000080
 8005350:	58000400 	.word	0x58000400
 8005354:	58020000 	.word	0x58020000
 8005358:	58020400 	.word	0x58020400
 800535c:	58020800 	.word	0x58020800
 8005360:	58020c00 	.word	0x58020c00
 8005364:	58021000 	.word	0x58021000
 8005368:	58021400 	.word	0x58021400
 800536c:	58021800 	.word	0x58021800
 8005370:	58021c00 	.word	0x58021c00
 8005374:	58022000 	.word	0x58022000
 8005378:	58022400 	.word	0x58022400

0800537c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	460b      	mov	r3, r1
 8005386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	887b      	ldrh	r3, [r7, #2]
 800538e:	4013      	ands	r3, r2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
 8005398:	e001      	b.n	800539e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800539a:	2300      	movs	r3, #0
 800539c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800539e:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	807b      	strh	r3, [r7, #2]
 80053b8:	4613      	mov	r3, r2
 80053ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053bc:	787b      	ldrb	r3, [r7, #1]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053c2:	887a      	ldrh	r2, [r7, #2]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80053c8:	e003      	b.n	80053d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80053ca:	887b      	ldrh	r3, [r7, #2]
 80053cc:	041a      	lsls	r2, r3, #16
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	619a      	str	r2, [r3, #24]
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b082      	sub	sp, #8
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	4603      	mov	r3, r0
 80053e6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80053e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80053f0:	88fb      	ldrh	r3, [r7, #6]
 80053f2:	4013      	ands	r3, r2
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d008      	beq.n	800540a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80053fc:	88fb      	ldrh	r3, [r7, #6]
 80053fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005402:	88fb      	ldrh	r3, [r7, #6]
 8005404:	4618      	mov	r0, r3
 8005406:	f000 f804 	bl	8005412 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800540a:	bf00      	nop
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005412:	b480      	push	{r7}
 8005414:	b083      	sub	sp, #12
 8005416:	af00      	add	r7, sp, #0
 8005418:	4603      	mov	r3, r0
 800541a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800542c:	4b05      	ldr	r3, [pc, #20]	@ (8005444 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a04      	ldr	r2, [pc, #16]	@ (8005444 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005436:	6013      	str	r3, [r2, #0]
}
 8005438:	bf00      	nop
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	58024800 	.word	0x58024800

08005448 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005450:	4b19      	ldr	r3, [pc, #100]	@ (80054b8 <HAL_PWREx_ConfigSupply+0x70>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	2b04      	cmp	r3, #4
 800545a:	d00a      	beq.n	8005472 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800545c:	4b16      	ldr	r3, [pc, #88]	@ (80054b8 <HAL_PWREx_ConfigSupply+0x70>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0307 	and.w	r3, r3, #7
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	429a      	cmp	r2, r3
 8005468:	d001      	beq.n	800546e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e01f      	b.n	80054ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	e01d      	b.n	80054ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005472:	4b11      	ldr	r3, [pc, #68]	@ (80054b8 <HAL_PWREx_ConfigSupply+0x70>)
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f023 0207 	bic.w	r2, r3, #7
 800547a:	490f      	ldr	r1, [pc, #60]	@ (80054b8 <HAL_PWREx_ConfigSupply+0x70>)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4313      	orrs	r3, r2
 8005480:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005482:	f7fd fa35 	bl	80028f0 <HAL_GetTick>
 8005486:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005488:	e009      	b.n	800549e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800548a:	f7fd fa31 	bl	80028f0 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005498:	d901      	bls.n	800549e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e007      	b.n	80054ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800549e:	4b06      	ldr	r3, [pc, #24]	@ (80054b8 <HAL_PWREx_ConfigSupply+0x70>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054aa:	d1ee      	bne.n	800548a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	58024800 	.word	0x58024800

080054bc <HAL_PWREx_EnableBatteryCharging>:
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_5 : 5 KOhm resistor.
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging (uint32_t ResistorValue)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_PWR_BATTERY_RESISTOR_SELECT (ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG (PWR->CR3, PWR_CR3_VBRS, ResistorValue);
 80054c4:	4b09      	ldr	r3, [pc, #36]	@ (80054ec <HAL_PWREx_EnableBatteryCharging+0x30>)
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80054cc:	4907      	ldr	r1, [pc, #28]	@ (80054ec <HAL_PWREx_EnableBatteryCharging+0x30>)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60cb      	str	r3, [r1, #12]

  /* Enable the Battery charging */
  SET_BIT (PWR->CR3, PWR_CR3_VBE);
 80054d4:	4b05      	ldr	r3, [pc, #20]	@ (80054ec <HAL_PWREx_EnableBatteryCharging+0x30>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	4a04      	ldr	r2, [pc, #16]	@ (80054ec <HAL_PWREx_EnableBatteryCharging+0x30>)
 80054da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054de:	60d3      	str	r3, [r2, #12]
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	58024800 	.word	0x58024800

080054f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08c      	sub	sp, #48	@ 0x30
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	f000 bc48 	b.w	8005d94 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	f000 8088 	beq.w	8005622 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005512:	4b99      	ldr	r3, [pc, #612]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800551a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800551c:	4b96      	ldr	r3, [pc, #600]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800551e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005520:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005524:	2b10      	cmp	r3, #16
 8005526:	d007      	beq.n	8005538 <HAL_RCC_OscConfig+0x48>
 8005528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552a:	2b18      	cmp	r3, #24
 800552c:	d111      	bne.n	8005552 <HAL_RCC_OscConfig+0x62>
 800552e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005530:	f003 0303 	and.w	r3, r3, #3
 8005534:	2b02      	cmp	r3, #2
 8005536:	d10c      	bne.n	8005552 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005538:	4b8f      	ldr	r3, [pc, #572]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d06d      	beq.n	8005620 <HAL_RCC_OscConfig+0x130>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d169      	bne.n	8005620 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	f000 bc21 	b.w	8005d94 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800555a:	d106      	bne.n	800556a <HAL_RCC_OscConfig+0x7a>
 800555c:	4b86      	ldr	r3, [pc, #536]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a85      	ldr	r2, [pc, #532]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	e02e      	b.n	80055c8 <HAL_RCC_OscConfig+0xd8>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10c      	bne.n	800558c <HAL_RCC_OscConfig+0x9c>
 8005572:	4b81      	ldr	r3, [pc, #516]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a80      	ldr	r2, [pc, #512]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005578:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800557c:	6013      	str	r3, [r2, #0]
 800557e:	4b7e      	ldr	r3, [pc, #504]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a7d      	ldr	r2, [pc, #500]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005584:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005588:	6013      	str	r3, [r2, #0]
 800558a:	e01d      	b.n	80055c8 <HAL_RCC_OscConfig+0xd8>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005594:	d10c      	bne.n	80055b0 <HAL_RCC_OscConfig+0xc0>
 8005596:	4b78      	ldr	r3, [pc, #480]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a77      	ldr	r2, [pc, #476]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800559c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	4b75      	ldr	r3, [pc, #468]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a74      	ldr	r2, [pc, #464]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	e00b      	b.n	80055c8 <HAL_RCC_OscConfig+0xd8>
 80055b0:	4b71      	ldr	r3, [pc, #452]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a70      	ldr	r2, [pc, #448]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ba:	6013      	str	r3, [r2, #0]
 80055bc:	4b6e      	ldr	r3, [pc, #440]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a6d      	ldr	r2, [pc, #436]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d013      	beq.n	80055f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d0:	f7fd f98e 	bl	80028f0 <HAL_GetTick>
 80055d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055d6:	e008      	b.n	80055ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055d8:	f7fd f98a 	bl	80028f0 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b64      	cmp	r3, #100	@ 0x64
 80055e4:	d901      	bls.n	80055ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e3d4      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055ea:	4b63      	ldr	r3, [pc, #396]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d0f0      	beq.n	80055d8 <HAL_RCC_OscConfig+0xe8>
 80055f6:	e014      	b.n	8005622 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f8:	f7fd f97a 	bl	80028f0 <HAL_GetTick>
 80055fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80055fe:	e008      	b.n	8005612 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005600:	f7fd f976 	bl	80028f0 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	2b64      	cmp	r3, #100	@ 0x64
 800560c:	d901      	bls.n	8005612 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e3c0      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005612:	4b59      	ldr	r3, [pc, #356]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1f0      	bne.n	8005600 <HAL_RCC_OscConfig+0x110>
 800561e:	e000      	b.n	8005622 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	f000 80ca 	beq.w	80057c4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005630:	4b51      	ldr	r3, [pc, #324]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005638:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800563a:	4b4f      	ldr	r3, [pc, #316]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800563c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d007      	beq.n	8005656 <HAL_RCC_OscConfig+0x166>
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	2b18      	cmp	r3, #24
 800564a:	d156      	bne.n	80056fa <HAL_RCC_OscConfig+0x20a>
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d151      	bne.n	80056fa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005656:	4b48      	ldr	r3, [pc, #288]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_RCC_OscConfig+0x17e>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e392      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800566e:	4b42      	ldr	r3, [pc, #264]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f023 0219 	bic.w	r2, r3, #25
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	493f      	ldr	r1, [pc, #252]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800567c:	4313      	orrs	r3, r2
 800567e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005680:	f7fd f936 	bl	80028f0 <HAL_GetTick>
 8005684:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005686:	e008      	b.n	800569a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005688:	f7fd f932 	bl	80028f0 <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b02      	cmp	r3, #2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e37c      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800569a:	4b37      	ldr	r3, [pc, #220]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0f0      	beq.n	8005688 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a6:	f7fd f953 	bl	8002950 <HAL_GetREVID>
 80056aa:	4603      	mov	r3, r0
 80056ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d817      	bhi.n	80056e4 <HAL_RCC_OscConfig+0x1f4>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	2b40      	cmp	r3, #64	@ 0x40
 80056ba:	d108      	bne.n	80056ce <HAL_RCC_OscConfig+0x1de>
 80056bc:	4b2e      	ldr	r3, [pc, #184]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80056c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056ca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056cc:	e07a      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ce:	4b2a      	ldr	r3, [pc, #168]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	031b      	lsls	r3, r3, #12
 80056dc:	4926      	ldr	r1, [pc, #152]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056e2:	e06f      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056e4:	4b24      	ldr	r3, [pc, #144]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	061b      	lsls	r3, r3, #24
 80056f2:	4921      	ldr	r1, [pc, #132]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056f8:	e064      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d047      	beq.n	8005792 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005702:	4b1d      	ldr	r3, [pc, #116]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f023 0219 	bic.w	r2, r3, #25
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	491a      	ldr	r1, [pc, #104]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005710:	4313      	orrs	r3, r2
 8005712:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005714:	f7fd f8ec 	bl	80028f0 <HAL_GetTick>
 8005718:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800571c:	f7fd f8e8 	bl	80028f0 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e332      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800572e:	4b12      	ldr	r3, [pc, #72]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f0      	beq.n	800571c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800573a:	f7fd f909 	bl	8002950 <HAL_GetREVID>
 800573e:	4603      	mov	r3, r0
 8005740:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005744:	4293      	cmp	r3, r2
 8005746:	d819      	bhi.n	800577c <HAL_RCC_OscConfig+0x28c>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	2b40      	cmp	r3, #64	@ 0x40
 800574e:	d108      	bne.n	8005762 <HAL_RCC_OscConfig+0x272>
 8005750:	4b09      	ldr	r3, [pc, #36]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005758:	4a07      	ldr	r2, [pc, #28]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 800575a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800575e:	6053      	str	r3, [r2, #4]
 8005760:	e030      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
 8005762:	4b05      	ldr	r3, [pc, #20]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	031b      	lsls	r3, r3, #12
 8005770:	4901      	ldr	r1, [pc, #4]	@ (8005778 <HAL_RCC_OscConfig+0x288>)
 8005772:	4313      	orrs	r3, r2
 8005774:	604b      	str	r3, [r1, #4]
 8005776:	e025      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
 8005778:	58024400 	.word	0x58024400
 800577c:	4b9a      	ldr	r3, [pc, #616]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	061b      	lsls	r3, r3, #24
 800578a:	4997      	ldr	r1, [pc, #604]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800578c:	4313      	orrs	r3, r2
 800578e:	604b      	str	r3, [r1, #4]
 8005790:	e018      	b.n	80057c4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005792:	4b95      	ldr	r3, [pc, #596]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a94      	ldr	r2, [pc, #592]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800579e:	f7fd f8a7 	bl	80028f0 <HAL_GetTick>
 80057a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057a4:	e008      	b.n	80057b8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057a6:	f7fd f8a3 	bl	80028f0 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d901      	bls.n	80057b8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e2ed      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057b8:	4b8b      	ldr	r3, [pc, #556]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1f0      	bne.n	80057a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 80a9 	beq.w	8005924 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057d2:	4b85      	ldr	r3, [pc, #532]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057da:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057dc:	4b82      	ldr	r3, [pc, #520]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80057de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b08      	cmp	r3, #8
 80057e6:	d007      	beq.n	80057f8 <HAL_RCC_OscConfig+0x308>
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	2b18      	cmp	r3, #24
 80057ec:	d13a      	bne.n	8005864 <HAL_RCC_OscConfig+0x374>
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f003 0303 	and.w	r3, r3, #3
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d135      	bne.n	8005864 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057f8:	4b7b      	ldr	r3, [pc, #492]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <HAL_RCC_OscConfig+0x320>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	2b80      	cmp	r3, #128	@ 0x80
 800580a:	d001      	beq.n	8005810 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e2c1      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005810:	f7fd f89e 	bl	8002950 <HAL_GetREVID>
 8005814:	4603      	mov	r3, r0
 8005816:	f241 0203 	movw	r2, #4099	@ 0x1003
 800581a:	4293      	cmp	r3, r2
 800581c:	d817      	bhi.n	800584e <HAL_RCC_OscConfig+0x35e>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	2b20      	cmp	r3, #32
 8005824:	d108      	bne.n	8005838 <HAL_RCC_OscConfig+0x348>
 8005826:	4b70      	ldr	r3, [pc, #448]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800582e:	4a6e      	ldr	r2, [pc, #440]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005830:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005834:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005836:	e075      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005838:	4b6b      	ldr	r3, [pc, #428]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	069b      	lsls	r3, r3, #26
 8005846:	4968      	ldr	r1, [pc, #416]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005848:	4313      	orrs	r3, r2
 800584a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800584c:	e06a      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800584e:	4b66      	ldr	r3, [pc, #408]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	061b      	lsls	r3, r3, #24
 800585c:	4962      	ldr	r1, [pc, #392]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800585e:	4313      	orrs	r3, r2
 8005860:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005862:	e05f      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d042      	beq.n	80058f2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800586c:	4b5e      	ldr	r3, [pc, #376]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a5d      	ldr	r2, [pc, #372]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005878:	f7fd f83a 	bl	80028f0 <HAL_GetTick>
 800587c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800587e:	e008      	b.n	8005892 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005880:	f7fd f836 	bl	80028f0 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b02      	cmp	r3, #2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e280      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005892:	4b55      	ldr	r3, [pc, #340]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0f0      	beq.n	8005880 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800589e:	f7fd f857 	bl	8002950 <HAL_GetREVID>
 80058a2:	4603      	mov	r3, r0
 80058a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d817      	bhi.n	80058dc <HAL_RCC_OscConfig+0x3ec>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d108      	bne.n	80058c6 <HAL_RCC_OscConfig+0x3d6>
 80058b4:	4b4c      	ldr	r3, [pc, #304]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80058bc:	4a4a      	ldr	r2, [pc, #296]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058c2:	6053      	str	r3, [r2, #4]
 80058c4:	e02e      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
 80058c6:	4b48      	ldr	r3, [pc, #288]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	069b      	lsls	r3, r3, #26
 80058d4:	4944      	ldr	r1, [pc, #272]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	604b      	str	r3, [r1, #4]
 80058da:	e023      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
 80058dc:	4b42      	ldr	r3, [pc, #264]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	061b      	lsls	r3, r3, #24
 80058ea:	493f      	ldr	r1, [pc, #252]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	60cb      	str	r3, [r1, #12]
 80058f0:	e018      	b.n	8005924 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80058f2:	4b3d      	ldr	r3, [pc, #244]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a3c      	ldr	r2, [pc, #240]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80058f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fe:	f7fc fff7 	bl	80028f0 <HAL_GetTick>
 8005902:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005904:	e008      	b.n	8005918 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005906:	f7fc fff3 	bl	80028f0 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e23d      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005918:	4b33      	ldr	r3, [pc, #204]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1f0      	bne.n	8005906 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0308 	and.w	r3, r3, #8
 800592c:	2b00      	cmp	r3, #0
 800592e:	d036      	beq.n	800599e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d019      	beq.n	800596c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005938:	4b2b      	ldr	r3, [pc, #172]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800593a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800593c:	4a2a      	ldr	r2, [pc, #168]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800593e:	f043 0301 	orr.w	r3, r3, #1
 8005942:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005944:	f7fc ffd4 	bl	80028f0 <HAL_GetTick>
 8005948:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800594c:	f7fc ffd0 	bl	80028f0 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b02      	cmp	r3, #2
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e21a      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800595e:	4b22      	ldr	r3, [pc, #136]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0f0      	beq.n	800594c <HAL_RCC_OscConfig+0x45c>
 800596a:	e018      	b.n	800599e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800596c:	4b1e      	ldr	r3, [pc, #120]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 800596e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005970:	4a1d      	ldr	r2, [pc, #116]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005978:	f7fc ffba 	bl	80028f0 <HAL_GetTick>
 800597c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005980:	f7fc ffb6 	bl	80028f0 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e200      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005992:	4b15      	ldr	r3, [pc, #84]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 8005994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0320 	and.w	r3, r3, #32
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d039      	beq.n	8005a1e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d01c      	beq.n	80059ec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a0c      	ldr	r2, [pc, #48]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80059b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059be:	f7fc ff97 	bl	80028f0 <HAL_GetTick>
 80059c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059c6:	f7fc ff93 	bl	80028f0 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e1dd      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059d8:	4b03      	ldr	r3, [pc, #12]	@ (80059e8 <HAL_RCC_OscConfig+0x4f8>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0f0      	beq.n	80059c6 <HAL_RCC_OscConfig+0x4d6>
 80059e4:	e01b      	b.n	8005a1e <HAL_RCC_OscConfig+0x52e>
 80059e6:	bf00      	nop
 80059e8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059ec:	4b9b      	ldr	r3, [pc, #620]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a9a      	ldr	r2, [pc, #616]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 80059f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059f8:	f7fc ff7a 	bl	80028f0 <HAL_GetTick>
 80059fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a00:	f7fc ff76 	bl	80028f0 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e1c0      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a12:	4b92      	ldr	r3, [pc, #584]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1f0      	bne.n	8005a00 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0304 	and.w	r3, r3, #4
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f000 8081 	beq.w	8005b2e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a2c:	4b8c      	ldr	r3, [pc, #560]	@ (8005c60 <HAL_RCC_OscConfig+0x770>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a8b      	ldr	r2, [pc, #556]	@ (8005c60 <HAL_RCC_OscConfig+0x770>)
 8005a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a38:	f7fc ff5a 	bl	80028f0 <HAL_GetTick>
 8005a3c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a40:	f7fc ff56 	bl	80028f0 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b64      	cmp	r3, #100	@ 0x64
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e1a0      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a52:	4b83      	ldr	r3, [pc, #524]	@ (8005c60 <HAL_RCC_OscConfig+0x770>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d106      	bne.n	8005a74 <HAL_RCC_OscConfig+0x584>
 8005a66:	4b7d      	ldr	r3, [pc, #500]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6a:	4a7c      	ldr	r2, [pc, #496]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a72:	e02d      	b.n	8005ad0 <HAL_RCC_OscConfig+0x5e0>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10c      	bne.n	8005a96 <HAL_RCC_OscConfig+0x5a6>
 8005a7c:	4b77      	ldr	r3, [pc, #476]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a80:	4a76      	ldr	r2, [pc, #472]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a82:	f023 0301 	bic.w	r3, r3, #1
 8005a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a88:	4b74      	ldr	r3, [pc, #464]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8c:	4a73      	ldr	r2, [pc, #460]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005a8e:	f023 0304 	bic.w	r3, r3, #4
 8005a92:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a94:	e01c      	b.n	8005ad0 <HAL_RCC_OscConfig+0x5e0>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	2b05      	cmp	r3, #5
 8005a9c:	d10c      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x5c8>
 8005a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005aa4:	f043 0304 	orr.w	r3, r3, #4
 8005aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aae:	4a6b      	ldr	r2, [pc, #428]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab6:	e00b      	b.n	8005ad0 <HAL_RCC_OscConfig+0x5e0>
 8005ab8:	4b68      	ldr	r3, [pc, #416]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abc:	4a67      	ldr	r2, [pc, #412]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005abe:	f023 0301 	bic.w	r3, r3, #1
 8005ac2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ac4:	4b65      	ldr	r3, [pc, #404]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac8:	4a64      	ldr	r2, [pc, #400]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005aca:	f023 0304 	bic.w	r3, r3, #4
 8005ace:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d015      	beq.n	8005b04 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad8:	f7fc ff0a 	bl	80028f0 <HAL_GetTick>
 8005adc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ade:	e00a      	b.n	8005af6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae0:	f7fc ff06 	bl	80028f0 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e14e      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005af6:	4b59      	ldr	r3, [pc, #356]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0ee      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x5f0>
 8005b02:	e014      	b.n	8005b2e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b04:	f7fc fef4 	bl	80028f0 <HAL_GetTick>
 8005b08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0c:	f7fc fef0 	bl	80028f0 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e138      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b22:	4b4e      	ldr	r3, [pc, #312]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1ee      	bne.n	8005b0c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 812d 	beq.w	8005d92 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005b38:	4b48      	ldr	r3, [pc, #288]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b40:	2b18      	cmp	r3, #24
 8005b42:	f000 80bd 	beq.w	8005cc0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	f040 809e 	bne.w	8005c8c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b50:	4b42      	ldr	r3, [pc, #264]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a41      	ldr	r2, [pc, #260]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5c:	f7fc fec8 	bl	80028f0 <HAL_GetTick>
 8005b60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b64:	f7fc fec4 	bl	80028f0 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e10e      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b76:	4b39      	ldr	r3, [pc, #228]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1f0      	bne.n	8005b64 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b82:	4b36      	ldr	r3, [pc, #216]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b86:	4b37      	ldr	r3, [pc, #220]	@ (8005c64 <HAL_RCC_OscConfig+0x774>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005b92:	0112      	lsls	r2, r2, #4
 8005b94:	430a      	orrs	r2, r1
 8005b96:	4931      	ldr	r1, [pc, #196]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005baa:	3b01      	subs	r3, #1
 8005bac:	025b      	lsls	r3, r3, #9
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	041b      	lsls	r3, r3, #16
 8005bba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	061b      	lsls	r3, r3, #24
 8005bc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005bcc:	4923      	ldr	r1, [pc, #140]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005bd2:	4b22      	ldr	r3, [pc, #136]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd6:	4a21      	ldr	r2, [pc, #132]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005bd8:	f023 0301 	bic.w	r3, r3, #1
 8005bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005bde:	4b1f      	ldr	r3, [pc, #124]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005be2:	4b21      	ldr	r3, [pc, #132]	@ (8005c68 <HAL_RCC_OscConfig+0x778>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005bea:	00d2      	lsls	r2, r2, #3
 8005bec:	491b      	ldr	r1, [pc, #108]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf6:	f023 020c 	bic.w	r2, r3, #12
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfe:	4917      	ldr	r1, [pc, #92]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005c04:	4b15      	ldr	r3, [pc, #84]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c08:	f023 0202 	bic.w	r2, r3, #2
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c10:	4912      	ldr	r1, [pc, #72]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c16:	4b11      	ldr	r3, [pc, #68]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1a:	4a10      	ldr	r2, [pc, #64]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c22:	4b0e      	ldr	r3, [pc, #56]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c26:	4a0d      	ldr	r2, [pc, #52]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c32:	4a0a      	ldr	r2, [pc, #40]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005c3a:	4b08      	ldr	r3, [pc, #32]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3e:	4a07      	ldr	r2, [pc, #28]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c40:	f043 0301 	orr.w	r3, r3, #1
 8005c44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c46:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a04      	ldr	r2, [pc, #16]	@ (8005c5c <HAL_RCC_OscConfig+0x76c>)
 8005c4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c52:	f7fc fe4d 	bl	80028f0 <HAL_GetTick>
 8005c56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c58:	e011      	b.n	8005c7e <HAL_RCC_OscConfig+0x78e>
 8005c5a:	bf00      	nop
 8005c5c:	58024400 	.word	0x58024400
 8005c60:	58024800 	.word	0x58024800
 8005c64:	fffffc0c 	.word	0xfffffc0c
 8005c68:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fc fe40 	bl	80028f0 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e08a      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c7e:	4b47      	ldr	r3, [pc, #284]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x77c>
 8005c8a:	e082      	b.n	8005d92 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c8c:	4b43      	ldr	r3, [pc, #268]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a42      	ldr	r2, [pc, #264]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c98:	f7fc fe2a 	bl	80028f0 <HAL_GetTick>
 8005c9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ca0:	f7fc fe26 	bl	80028f0 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e070      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1f0      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x7b0>
 8005cbe:	e068      	b.n	8005d92 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005cc0:	4b36      	ldr	r3, [pc, #216]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005cc6:	4b35      	ldr	r3, [pc, #212]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d031      	beq.n	8005d38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f003 0203 	and.w	r2, r3, #3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d12a      	bne.n	8005d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	091b      	lsrs	r3, r3, #4
 8005ce6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d122      	bne.n	8005d38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d11a      	bne.n	8005d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	0a5b      	lsrs	r3, r3, #9
 8005d06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d111      	bne.n	8005d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	0c1b      	lsrs	r3, r3, #16
 8005d18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d108      	bne.n	8005d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	0e1b      	lsrs	r3, r3, #24
 8005d2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d001      	beq.n	8005d3c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e02b      	b.n	8005d94 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005d3c:	4b17      	ldr	r3, [pc, #92]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d40:	08db      	lsrs	r3, r3, #3
 8005d42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d01f      	beq.n	8005d92 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005d52:	4b12      	ldr	r3, [pc, #72]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d56:	4a11      	ldr	r2, [pc, #68]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d5e:	f7fc fdc7 	bl	80028f0 <HAL_GetTick>
 8005d62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005d64:	bf00      	nop
 8005d66:	f7fc fdc3 	bl	80028f0 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d0f9      	beq.n	8005d66 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d72:	4b0a      	ldr	r3, [pc, #40]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d76:	4b0a      	ldr	r3, [pc, #40]	@ (8005da0 <HAL_RCC_OscConfig+0x8b0>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d7e:	00d2      	lsls	r2, r2, #3
 8005d80:	4906      	ldr	r1, [pc, #24]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005d86:	4b05      	ldr	r3, [pc, #20]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	4a04      	ldr	r2, [pc, #16]	@ (8005d9c <HAL_RCC_OscConfig+0x8ac>)
 8005d8c:	f043 0301 	orr.w	r3, r3, #1
 8005d90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3730      	adds	r7, #48	@ 0x30
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	58024400 	.word	0x58024400
 8005da0:	ffff0007 	.word	0xffff0007

08005da4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e19c      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005db8:	4b8a      	ldr	r3, [pc, #552]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 030f 	and.w	r3, r3, #15
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d910      	bls.n	8005de8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc6:	4b87      	ldr	r3, [pc, #540]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f023 020f 	bic.w	r2, r3, #15
 8005dce:	4985      	ldr	r1, [pc, #532]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd6:	4b83      	ldr	r3, [pc, #524]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 030f 	and.w	r3, r3, #15
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d001      	beq.n	8005de8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e184      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d010      	beq.n	8005e16 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691a      	ldr	r2, [r3, #16]
 8005df8:	4b7b      	ldr	r3, [pc, #492]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d908      	bls.n	8005e16 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005e04:	4b78      	ldr	r3, [pc, #480]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	4975      	ldr	r1, [pc, #468]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d010      	beq.n	8005e44 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	695a      	ldr	r2, [r3, #20]
 8005e26:	4b70      	ldr	r3, [pc, #448]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e28:	69db      	ldr	r3, [r3, #28]
 8005e2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d908      	bls.n	8005e44 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e32:	4b6d      	ldr	r3, [pc, #436]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	496a      	ldr	r1, [pc, #424]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e40:	4313      	orrs	r3, r2
 8005e42:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0310 	and.w	r3, r3, #16
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d010      	beq.n	8005e72 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	699a      	ldr	r2, [r3, #24]
 8005e54:	4b64      	ldr	r3, [pc, #400]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e56:	69db      	ldr	r3, [r3, #28]
 8005e58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d908      	bls.n	8005e72 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e60:	4b61      	ldr	r3, [pc, #388]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	495e      	ldr	r1, [pc, #376]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0320 	and.w	r3, r3, #32
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d010      	beq.n	8005ea0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	69da      	ldr	r2, [r3, #28]
 8005e82:	4b59      	ldr	r3, [pc, #356]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d908      	bls.n	8005ea0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e8e:	4b56      	ldr	r3, [pc, #344]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	69db      	ldr	r3, [r3, #28]
 8005e9a:	4953      	ldr	r1, [pc, #332]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d010      	beq.n	8005ece <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68da      	ldr	r2, [r3, #12]
 8005eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	f003 030f 	and.w	r3, r3, #15
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d908      	bls.n	8005ece <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	f023 020f 	bic.w	r2, r3, #15
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4947      	ldr	r1, [pc, #284]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d055      	beq.n	8005f86 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005eda:	4b43      	ldr	r3, [pc, #268]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	4940      	ldr	r1, [pc, #256]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d107      	bne.n	8005f04 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ef4:	4b3c      	ldr	r3, [pc, #240]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d121      	bne.n	8005f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0f6      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d107      	bne.n	8005f1c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f0c:	4b36      	ldr	r3, [pc, #216]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d115      	bne.n	8005f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e0ea      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d107      	bne.n	8005f34 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f24:	4b30      	ldr	r3, [pc, #192]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d109      	bne.n	8005f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e0de      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f34:	4b2c      	ldr	r3, [pc, #176]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e0d6      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f44:	4b28      	ldr	r3, [pc, #160]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	f023 0207 	bic.w	r2, r3, #7
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	4925      	ldr	r1, [pc, #148]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f56:	f7fc fccb 	bl	80028f0 <HAL_GetTick>
 8005f5a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f5c:	e00a      	b.n	8005f74 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f5e:	f7fc fcc7 	bl	80028f0 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d901      	bls.n	8005f74 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e0be      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f74:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d1eb      	bne.n	8005f5e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d010      	beq.n	8005fb4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68da      	ldr	r2, [r3, #12]
 8005f96:	4b14      	ldr	r3, [pc, #80]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	f003 030f 	and.w	r3, r3, #15
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d208      	bcs.n	8005fb4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fa2:	4b11      	ldr	r3, [pc, #68]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	f023 020f 	bic.w	r2, r3, #15
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	490e      	ldr	r1, [pc, #56]	@ (8005fe8 <HAL_RCC_ClockConfig+0x244>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 030f 	and.w	r3, r3, #15
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d214      	bcs.n	8005fec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc2:	4b08      	ldr	r3, [pc, #32]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f023 020f 	bic.w	r2, r3, #15
 8005fca:	4906      	ldr	r1, [pc, #24]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fd2:	4b04      	ldr	r3, [pc, #16]	@ (8005fe4 <HAL_RCC_ClockConfig+0x240>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 030f 	and.w	r3, r3, #15
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d005      	beq.n	8005fec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e086      	b.n	80060f2 <HAL_RCC_ClockConfig+0x34e>
 8005fe4:	52002000 	.word	0x52002000
 8005fe8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0304 	and.w	r3, r3, #4
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d010      	beq.n	800601a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	691a      	ldr	r2, [r3, #16]
 8005ffc:	4b3f      	ldr	r3, [pc, #252]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006004:	429a      	cmp	r2, r3
 8006006:	d208      	bcs.n	800601a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006008:	4b3c      	ldr	r3, [pc, #240]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	4939      	ldr	r1, [pc, #228]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006016:	4313      	orrs	r3, r2
 8006018:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d010      	beq.n	8006048 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	695a      	ldr	r2, [r3, #20]
 800602a:	4b34      	ldr	r3, [pc, #208]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006032:	429a      	cmp	r2, r3
 8006034:	d208      	bcs.n	8006048 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006036:	4b31      	ldr	r3, [pc, #196]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	492e      	ldr	r1, [pc, #184]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006044:	4313      	orrs	r3, r2
 8006046:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b00      	cmp	r3, #0
 8006052:	d010      	beq.n	8006076 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	699a      	ldr	r2, [r3, #24]
 8006058:	4b28      	ldr	r3, [pc, #160]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006060:	429a      	cmp	r2, r3
 8006062:	d208      	bcs.n	8006076 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006064:	4b25      	ldr	r3, [pc, #148]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	4922      	ldr	r1, [pc, #136]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006072:	4313      	orrs	r3, r2
 8006074:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0320 	and.w	r3, r3, #32
 800607e:	2b00      	cmp	r3, #0
 8006080:	d010      	beq.n	80060a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69da      	ldr	r2, [r3, #28]
 8006086:	4b1d      	ldr	r3, [pc, #116]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800608e:	429a      	cmp	r2, r3
 8006090:	d208      	bcs.n	80060a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006092:	4b1a      	ldr	r3, [pc, #104]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	4917      	ldr	r1, [pc, #92]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060a4:	f000 f834 	bl	8006110 <HAL_RCC_GetSysClockFreq>
 80060a8:	4602      	mov	r2, r0
 80060aa:	4b14      	ldr	r3, [pc, #80]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	0a1b      	lsrs	r3, r3, #8
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	4912      	ldr	r1, [pc, #72]	@ (8006100 <HAL_RCC_ClockConfig+0x35c>)
 80060b6:	5ccb      	ldrb	r3, [r1, r3]
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	fa22 f303 	lsr.w	r3, r2, r3
 80060c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060c2:	4b0e      	ldr	r3, [pc, #56]	@ (80060fc <HAL_RCC_ClockConfig+0x358>)
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006100 <HAL_RCC_ClockConfig+0x35c>)
 80060cc:	5cd3      	ldrb	r3, [r2, r3]
 80060ce:	f003 031f 	and.w	r3, r3, #31
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	fa22 f303 	lsr.w	r3, r2, r3
 80060d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006104 <HAL_RCC_ClockConfig+0x360>)
 80060da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80060dc:	4a0a      	ldr	r2, [pc, #40]	@ (8006108 <HAL_RCC_ClockConfig+0x364>)
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80060e2:	4b0a      	ldr	r3, [pc, #40]	@ (800610c <HAL_RCC_ClockConfig+0x368>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7fc f8fe 	bl	80022e8 <HAL_InitTick>
 80060ec:	4603      	mov	r3, r0
 80060ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80060f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3718      	adds	r7, #24
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	58024400 	.word	0x58024400
 8006100:	08012cb0 	.word	0x08012cb0
 8006104:	20000008 	.word	0x20000008
 8006108:	20000004 	.word	0x20000004
 800610c:	2000000c 	.word	0x2000000c

08006110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006110:	b480      	push	{r7}
 8006112:	b089      	sub	sp, #36	@ 0x24
 8006114:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006116:	4bb3      	ldr	r3, [pc, #716]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800611e:	2b18      	cmp	r3, #24
 8006120:	f200 8155 	bhi.w	80063ce <HAL_RCC_GetSysClockFreq+0x2be>
 8006124:	a201      	add	r2, pc, #4	@ (adr r2, 800612c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800612a:	bf00      	nop
 800612c:	08006191 	.word	0x08006191
 8006130:	080063cf 	.word	0x080063cf
 8006134:	080063cf 	.word	0x080063cf
 8006138:	080063cf 	.word	0x080063cf
 800613c:	080063cf 	.word	0x080063cf
 8006140:	080063cf 	.word	0x080063cf
 8006144:	080063cf 	.word	0x080063cf
 8006148:	080063cf 	.word	0x080063cf
 800614c:	080061b7 	.word	0x080061b7
 8006150:	080063cf 	.word	0x080063cf
 8006154:	080063cf 	.word	0x080063cf
 8006158:	080063cf 	.word	0x080063cf
 800615c:	080063cf 	.word	0x080063cf
 8006160:	080063cf 	.word	0x080063cf
 8006164:	080063cf 	.word	0x080063cf
 8006168:	080063cf 	.word	0x080063cf
 800616c:	080061bd 	.word	0x080061bd
 8006170:	080063cf 	.word	0x080063cf
 8006174:	080063cf 	.word	0x080063cf
 8006178:	080063cf 	.word	0x080063cf
 800617c:	080063cf 	.word	0x080063cf
 8006180:	080063cf 	.word	0x080063cf
 8006184:	080063cf 	.word	0x080063cf
 8006188:	080063cf 	.word	0x080063cf
 800618c:	080061c3 	.word	0x080061c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006190:	4b94      	ldr	r3, [pc, #592]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0320 	and.w	r3, r3, #32
 8006198:	2b00      	cmp	r3, #0
 800619a:	d009      	beq.n	80061b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800619c:	4b91      	ldr	r3, [pc, #580]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	08db      	lsrs	r3, r3, #3
 80061a2:	f003 0303 	and.w	r3, r3, #3
 80061a6:	4a90      	ldr	r2, [pc, #576]	@ (80063e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061a8:	fa22 f303 	lsr.w	r3, r2, r3
 80061ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80061ae:	e111      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80061b0:	4b8d      	ldr	r3, [pc, #564]	@ (80063e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061b2:	61bb      	str	r3, [r7, #24]
      break;
 80061b4:	e10e      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80061b6:	4b8d      	ldr	r3, [pc, #564]	@ (80063ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061b8:	61bb      	str	r3, [r7, #24]
      break;
 80061ba:	e10b      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80061bc:	4b8c      	ldr	r3, [pc, #560]	@ (80063f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80061be:	61bb      	str	r3, [r7, #24]
      break;
 80061c0:	e108      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061c2:	4b88      	ldr	r3, [pc, #544]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c6:	f003 0303 	and.w	r3, r3, #3
 80061ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80061cc:	4b85      	ldr	r3, [pc, #532]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d0:	091b      	lsrs	r3, r3, #4
 80061d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80061d8:	4b82      	ldr	r3, [pc, #520]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	f003 0301 	and.w	r3, r3, #1
 80061e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80061e2:	4b80      	ldr	r3, [pc, #512]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e6:	08db      	lsrs	r3, r3, #3
 80061e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	fb02 f303 	mul.w	r3, r2, r3
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	2b00      	cmp	r3, #0
 8006202:	f000 80e1 	beq.w	80063c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2b02      	cmp	r3, #2
 800620a:	f000 8083 	beq.w	8006314 <HAL_RCC_GetSysClockFreq+0x204>
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	2b02      	cmp	r3, #2
 8006212:	f200 80a1 	bhi.w	8006358 <HAL_RCC_GetSysClockFreq+0x248>
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_RCC_GetSysClockFreq+0x114>
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d056      	beq.n	80062d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006222:	e099      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006224:	4b6f      	ldr	r3, [pc, #444]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0320 	and.w	r3, r3, #32
 800622c:	2b00      	cmp	r3, #0
 800622e:	d02d      	beq.n	800628c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006230:	4b6c      	ldr	r3, [pc, #432]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	08db      	lsrs	r3, r3, #3
 8006236:	f003 0303 	and.w	r3, r3, #3
 800623a:	4a6b      	ldr	r2, [pc, #428]	@ (80063e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800623c:	fa22 f303 	lsr.w	r3, r2, r3
 8006240:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	ee07 3a90 	vmov	s15, r3
 8006248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800625a:	4b62      	ldr	r3, [pc, #392]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800625c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800625e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006262:	ee07 3a90 	vmov	s15, r3
 8006266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800626a:	ed97 6a02 	vldr	s12, [r7, #8]
 800626e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80063f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800627a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800627e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006286:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800628a:	e087      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	ee07 3a90 	vmov	s15, r3
 8006292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006296:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80063f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800629a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800629e:	4b51      	ldr	r3, [pc, #324]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062a6:	ee07 3a90 	vmov	s15, r3
 80062aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80062b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80063f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062ce:	e065      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80063fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80062de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062e2:	4b40      	ldr	r3, [pc, #256]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80062f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80063f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800630a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800630e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006312:	e043      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800631e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006400 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006326:	4b2f      	ldr	r3, [pc, #188]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800632e:	ee07 3a90 	vmov	s15, r3
 8006332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006336:	ed97 6a02 	vldr	s12, [r7, #8]
 800633a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80063f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800633e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800634a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800634e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006352:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006356:	e021      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	ee07 3a90 	vmov	s15, r3
 800635e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006362:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80063fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800636a:	4b1e      	ldr	r3, [pc, #120]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800636c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006372:	ee07 3a90 	vmov	s15, r3
 8006376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800637a:	ed97 6a02 	vldr	s12, [r7, #8]
 800637e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80063f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800638a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800638e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006396:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800639a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800639c:	4b11      	ldr	r3, [pc, #68]	@ (80063e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800639e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a0:	0a5b      	lsrs	r3, r3, #9
 80063a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063a6:	3301      	adds	r3, #1
 80063a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	ee07 3a90 	vmov	s15, r3
 80063b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80063b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063c0:	ee17 3a90 	vmov	r3, s15
 80063c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80063c6:	e005      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80063c8:	2300      	movs	r3, #0
 80063ca:	61bb      	str	r3, [r7, #24]
      break;
 80063cc:	e002      	b.n	80063d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80063ce:	4b07      	ldr	r3, [pc, #28]	@ (80063ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80063d0:	61bb      	str	r3, [r7, #24]
      break;
 80063d2:	bf00      	nop
  }

  return sysclockfreq;
 80063d4:	69bb      	ldr	r3, [r7, #24]
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3724      	adds	r7, #36	@ 0x24
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	58024400 	.word	0x58024400
 80063e8:	03d09000 	.word	0x03d09000
 80063ec:	003d0900 	.word	0x003d0900
 80063f0:	007a1200 	.word	0x007a1200
 80063f4:	46000000 	.word	0x46000000
 80063f8:	4c742400 	.word	0x4c742400
 80063fc:	4a742400 	.word	0x4a742400
 8006400:	4af42400 	.word	0x4af42400

08006404 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800640a:	f7ff fe81 	bl	8006110 <HAL_RCC_GetSysClockFreq>
 800640e:	4602      	mov	r2, r0
 8006410:	4b10      	ldr	r3, [pc, #64]	@ (8006454 <HAL_RCC_GetHCLKFreq+0x50>)
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	f003 030f 	and.w	r3, r3, #15
 800641a:	490f      	ldr	r1, [pc, #60]	@ (8006458 <HAL_RCC_GetHCLKFreq+0x54>)
 800641c:	5ccb      	ldrb	r3, [r1, r3]
 800641e:	f003 031f 	and.w	r3, r3, #31
 8006422:	fa22 f303 	lsr.w	r3, r2, r3
 8006426:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006428:	4b0a      	ldr	r3, [pc, #40]	@ (8006454 <HAL_RCC_GetHCLKFreq+0x50>)
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	f003 030f 	and.w	r3, r3, #15
 8006430:	4a09      	ldr	r2, [pc, #36]	@ (8006458 <HAL_RCC_GetHCLKFreq+0x54>)
 8006432:	5cd3      	ldrb	r3, [r2, r3]
 8006434:	f003 031f 	and.w	r3, r3, #31
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	fa22 f303 	lsr.w	r3, r2, r3
 800643e:	4a07      	ldr	r2, [pc, #28]	@ (800645c <HAL_RCC_GetHCLKFreq+0x58>)
 8006440:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006442:	4a07      	ldr	r2, [pc, #28]	@ (8006460 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006448:	4b04      	ldr	r3, [pc, #16]	@ (800645c <HAL_RCC_GetHCLKFreq+0x58>)
 800644a:	681b      	ldr	r3, [r3, #0]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3708      	adds	r7, #8
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	58024400 	.word	0x58024400
 8006458:	08012cb0 	.word	0x08012cb0
 800645c:	20000008 	.word	0x20000008
 8006460:	20000004 	.word	0x20000004

08006464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006468:	f7ff ffcc 	bl	8006404 <HAL_RCC_GetHCLKFreq>
 800646c:	4602      	mov	r2, r0
 800646e:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	091b      	lsrs	r3, r3, #4
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	4904      	ldr	r1, [pc, #16]	@ (800648c <HAL_RCC_GetPCLK1Freq+0x28>)
 800647a:	5ccb      	ldrb	r3, [r1, r3]
 800647c:	f003 031f 	and.w	r3, r3, #31
 8006480:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006484:	4618      	mov	r0, r3
 8006486:	bd80      	pop	{r7, pc}
 8006488:	58024400 	.word	0x58024400
 800648c:	08012cb0 	.word	0x08012cb0

08006490 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	223f      	movs	r2, #63	@ 0x3f
 800649e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80064a0:	4b1a      	ldr	r3, [pc, #104]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	f003 0207 	and.w	r2, r3, #7
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80064ac:	4b17      	ldr	r3, [pc, #92]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80064b8:	4b14      	ldr	r3, [pc, #80]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064ba:	699b      	ldr	r3, [r3, #24]
 80064bc:	f003 020f 	and.w	r2, r3, #15
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80064c4:	4b11      	ldr	r3, [pc, #68]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80064d0:	4b0e      	ldr	r3, [pc, #56]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064d2:	69db      	ldr	r3, [r3, #28]
 80064d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80064dc:	4b0b      	ldr	r3, [pc, #44]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80064e8:	4b08      	ldr	r3, [pc, #32]	@ (800650c <HAL_RCC_GetClockConfig+0x7c>)
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80064f4:	4b06      	ldr	r3, [pc, #24]	@ (8006510 <HAL_RCC_GetClockConfig+0x80>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 020f 	and.w	r2, r3, #15
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	601a      	str	r2, [r3, #0]
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	58024400 	.word	0x58024400
 8006510:	52002000 	.word	0x52002000

08006514 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006518:	b0ca      	sub	sp, #296	@ 0x128
 800651a:	af00      	add	r7, sp, #0
 800651c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006520:	2300      	movs	r3, #0
 8006522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006526:	2300      	movs	r3, #0
 8006528:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800652c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006534:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006538:	2500      	movs	r5, #0
 800653a:	ea54 0305 	orrs.w	r3, r4, r5
 800653e:	d049      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006546:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800654a:	d02f      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800654c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006550:	d828      	bhi.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006552:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006556:	d01a      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006558:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800655c:	d822      	bhi.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006562:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006566:	d007      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006568:	e01c      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800656a:	4bb8      	ldr	r3, [pc, #736]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800656c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656e:	4ab7      	ldr	r2, [pc, #732]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006574:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006576:	e01a      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657c:	3308      	adds	r3, #8
 800657e:	2102      	movs	r1, #2
 8006580:	4618      	mov	r0, r3
 8006582:	f002 fb61 	bl	8008c48 <RCCEx_PLL2_Config>
 8006586:	4603      	mov	r3, r0
 8006588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800658c:	e00f      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800658e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006592:	3328      	adds	r3, #40	@ 0x28
 8006594:	2102      	movs	r1, #2
 8006596:	4618      	mov	r0, r3
 8006598:	f002 fc08 	bl	8008dac <RCCEx_PLL3_Config>
 800659c:	4603      	mov	r3, r0
 800659e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80065a2:	e004      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065aa:	e000      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80065ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d10a      	bne.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80065b6:	4ba5      	ldr	r3, [pc, #660]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80065be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065c4:	4aa1      	ldr	r2, [pc, #644]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065c6:	430b      	orrs	r3, r1
 80065c8:	6513      	str	r3, [r2, #80]	@ 0x50
 80065ca:	e003      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80065d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80065e0:	f04f 0900 	mov.w	r9, #0
 80065e4:	ea58 0309 	orrs.w	r3, r8, r9
 80065e8:	d047      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80065ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d82a      	bhi.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80065f4:	a201      	add	r2, pc, #4	@ (adr r2, 80065fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80065f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fa:	bf00      	nop
 80065fc:	08006611 	.word	0x08006611
 8006600:	0800661f 	.word	0x0800661f
 8006604:	08006635 	.word	0x08006635
 8006608:	08006653 	.word	0x08006653
 800660c:	08006653 	.word	0x08006653
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006610:	4b8e      	ldr	r3, [pc, #568]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006614:	4a8d      	ldr	r2, [pc, #564]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006616:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800661a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800661c:	e01a      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800661e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006622:	3308      	adds	r3, #8
 8006624:	2100      	movs	r1, #0
 8006626:	4618      	mov	r0, r3
 8006628:	f002 fb0e 	bl	8008c48 <RCCEx_PLL2_Config>
 800662c:	4603      	mov	r3, r0
 800662e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006632:	e00f      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006638:	3328      	adds	r3, #40	@ 0x28
 800663a:	2100      	movs	r1, #0
 800663c:	4618      	mov	r0, r3
 800663e:	f002 fbb5 	bl	8008dac <RCCEx_PLL3_Config>
 8006642:	4603      	mov	r3, r0
 8006644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006648:	e004      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006650:	e000      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800665c:	4b7b      	ldr	r3, [pc, #492]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800665e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006660:	f023 0107 	bic.w	r1, r3, #7
 8006664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800666a:	4a78      	ldr	r2, [pc, #480]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800666c:	430b      	orrs	r3, r1
 800666e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006670:	e003      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800667a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006682:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006686:	f04f 0b00 	mov.w	fp, #0
 800668a:	ea5a 030b 	orrs.w	r3, sl, fp
 800668e:	d04c      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800669a:	d030      	beq.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800669c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066a0:	d829      	bhi.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80066a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a4:	d02d      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80066a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a8:	d825      	bhi.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80066aa:	2b80      	cmp	r3, #128	@ 0x80
 80066ac:	d018      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80066ae:	2b80      	cmp	r3, #128	@ 0x80
 80066b0:	d821      	bhi.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80066b6:	2b40      	cmp	r3, #64	@ 0x40
 80066b8:	d007      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80066ba:	e01c      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066bc:	4b63      	ldr	r3, [pc, #396]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	4a62      	ldr	r2, [pc, #392]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80066c8:	e01c      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ce:	3308      	adds	r3, #8
 80066d0:	2100      	movs	r1, #0
 80066d2:	4618      	mov	r0, r3
 80066d4:	f002 fab8 	bl	8008c48 <RCCEx_PLL2_Config>
 80066d8:	4603      	mov	r3, r0
 80066da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80066de:	e011      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80066e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e4:	3328      	adds	r3, #40	@ 0x28
 80066e6:	2100      	movs	r1, #0
 80066e8:	4618      	mov	r0, r3
 80066ea:	f002 fb5f 	bl	8008dac <RCCEx_PLL3_Config>
 80066ee:	4603      	mov	r3, r0
 80066f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80066f4:	e006      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066fc:	e002      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80066fe:	bf00      	nop
 8006700:	e000      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006702:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006708:	2b00      	cmp	r3, #0
 800670a:	d10a      	bne.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800670c:	4b4f      	ldr	r3, [pc, #316]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800670e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006710:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671a:	4a4c      	ldr	r2, [pc, #304]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800671c:	430b      	orrs	r3, r1
 800671e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006720:	e003      	b.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800672a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800672e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006732:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006736:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800673a:	2300      	movs	r3, #0
 800673c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006740:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006744:	460b      	mov	r3, r1
 8006746:	4313      	orrs	r3, r2
 8006748:	d053      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800674a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006752:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006756:	d035      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006758:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800675c:	d82e      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800675e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006762:	d031      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006764:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006768:	d828      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800676a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800676e:	d01a      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006770:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006774:	d822      	bhi.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006776:	2b00      	cmp	r3, #0
 8006778:	d003      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800677a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800677e:	d007      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006780:	e01c      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006782:	4b32      	ldr	r3, [pc, #200]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006786:	4a31      	ldr	r2, [pc, #196]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800678c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800678e:	e01c      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006794:	3308      	adds	r3, #8
 8006796:	2100      	movs	r1, #0
 8006798:	4618      	mov	r0, r3
 800679a:	f002 fa55 	bl	8008c48 <RCCEx_PLL2_Config>
 800679e:	4603      	mov	r3, r0
 80067a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80067a4:	e011      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80067a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067aa:	3328      	adds	r3, #40	@ 0x28
 80067ac:	2100      	movs	r1, #0
 80067ae:	4618      	mov	r0, r3
 80067b0:	f002 fafc 	bl	8008dac <RCCEx_PLL3_Config>
 80067b4:	4603      	mov	r3, r0
 80067b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067ba:	e006      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067c2:	e002      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80067c4:	bf00      	nop
 80067c6:	e000      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80067c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10b      	bne.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80067d2:	4b1e      	ldr	r3, [pc, #120]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80067da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80067e2:	4a1a      	ldr	r2, [pc, #104]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067e4:	430b      	orrs	r3, r1
 80067e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80067e8:	e003      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80067fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006802:	2300      	movs	r3, #0
 8006804:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006808:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800680c:	460b      	mov	r3, r1
 800680e:	4313      	orrs	r3, r2
 8006810:	d056      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006816:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800681a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800681e:	d038      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006820:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006824:	d831      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006826:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800682a:	d034      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800682c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006830:	d82b      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006832:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006836:	d01d      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006838:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800683c:	d825      	bhi.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800683e:	2b00      	cmp	r3, #0
 8006840:	d006      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006842:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006846:	d00a      	beq.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006848:	e01f      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800684a:	bf00      	nop
 800684c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006850:	4ba2      	ldr	r3, [pc, #648]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006854:	4aa1      	ldr	r2, [pc, #644]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800685a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800685c:	e01c      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800685e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006862:	3308      	adds	r3, #8
 8006864:	2100      	movs	r1, #0
 8006866:	4618      	mov	r0, r3
 8006868:	f002 f9ee 	bl	8008c48 <RCCEx_PLL2_Config>
 800686c:	4603      	mov	r3, r0
 800686e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006872:	e011      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006878:	3328      	adds	r3, #40	@ 0x28
 800687a:	2100      	movs	r1, #0
 800687c:	4618      	mov	r0, r3
 800687e:	f002 fa95 	bl	8008dac <RCCEx_PLL3_Config>
 8006882:	4603      	mov	r3, r0
 8006884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006888:	e006      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006890:	e002      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006892:	bf00      	nop
 8006894:	e000      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006896:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10b      	bne.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80068a0:	4b8e      	ldr	r3, [pc, #568]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80068a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80068b0:	4a8a      	ldr	r2, [pc, #552]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068b2:	430b      	orrs	r3, r1
 80068b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80068b6:	e003      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80068c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80068cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80068d0:	2300      	movs	r3, #0
 80068d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80068d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80068da:	460b      	mov	r3, r1
 80068dc:	4313      	orrs	r3, r2
 80068de:	d03a      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80068e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068e6:	2b30      	cmp	r3, #48	@ 0x30
 80068e8:	d01f      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80068ea:	2b30      	cmp	r3, #48	@ 0x30
 80068ec:	d819      	bhi.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80068ee:	2b20      	cmp	r3, #32
 80068f0:	d00c      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	d815      	bhi.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d019      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80068fa:	2b10      	cmp	r3, #16
 80068fc:	d111      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068fe:	4b77      	ldr	r3, [pc, #476]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006902:	4a76      	ldr	r2, [pc, #472]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006908:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800690a:	e011      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800690c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006910:	3308      	adds	r3, #8
 8006912:	2102      	movs	r1, #2
 8006914:	4618      	mov	r0, r3
 8006916:	f002 f997 	bl	8008c48 <RCCEx_PLL2_Config>
 800691a:	4603      	mov	r3, r0
 800691c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006920:	e006      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006928:	e002      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800692a:	bf00      	nop
 800692c:	e000      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800692e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10a      	bne.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006938:	4b68      	ldr	r3, [pc, #416]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800693a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800693c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006946:	4a65      	ldr	r2, [pc, #404]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006948:	430b      	orrs	r3, r1
 800694a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800694c:	e003      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800694e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006952:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006962:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006966:	2300      	movs	r3, #0
 8006968:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800696c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006970:	460b      	mov	r3, r1
 8006972:	4313      	orrs	r3, r2
 8006974:	d051      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800697c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006980:	d035      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006982:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006986:	d82e      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006988:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800698c:	d031      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800698e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006992:	d828      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006994:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006998:	d01a      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800699a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800699e:	d822      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d003      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 80069a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069a8:	d007      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80069aa:	e01c      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ac:	4b4b      	ldr	r3, [pc, #300]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	4a4a      	ldr	r2, [pc, #296]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80069b8:	e01c      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069be:	3308      	adds	r3, #8
 80069c0:	2100      	movs	r1, #0
 80069c2:	4618      	mov	r0, r3
 80069c4:	f002 f940 	bl	8008c48 <RCCEx_PLL2_Config>
 80069c8:	4603      	mov	r3, r0
 80069ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80069ce:	e011      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d4:	3328      	adds	r3, #40	@ 0x28
 80069d6:	2100      	movs	r1, #0
 80069d8:	4618      	mov	r0, r3
 80069da:	f002 f9e7 	bl	8008dac <RCCEx_PLL3_Config>
 80069de:	4603      	mov	r3, r0
 80069e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80069e4:	e006      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069ec:	e002      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80069ee:	bf00      	nop
 80069f0:	e000      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80069f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80069fc:	4b37      	ldr	r3, [pc, #220]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a00:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a0a:	4a34      	ldr	r2, [pc, #208]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a10:	e003      	b.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a22:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006a26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006a34:	460b      	mov	r3, r1
 8006a36:	4313      	orrs	r3, r2
 8006a38:	d056      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a44:	d033      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006a46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a4a:	d82c      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006a4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a50:	d02f      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006a52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a56:	d826      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006a58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a5c:	d02b      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006a5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a62:	d820      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006a64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a68:	d012      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006a6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a6e:	d81a      	bhi.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d022      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a78:	d115      	bne.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7e:	3308      	adds	r3, #8
 8006a80:	2101      	movs	r1, #1
 8006a82:	4618      	mov	r0, r3
 8006a84:	f002 f8e0 	bl	8008c48 <RCCEx_PLL2_Config>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006a8e:	e015      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a94:	3328      	adds	r3, #40	@ 0x28
 8006a96:	2101      	movs	r1, #1
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f002 f987 	bl	8008dac <RCCEx_PLL3_Config>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006aa4:	e00a      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006aac:	e006      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006aae:	bf00      	nop
 8006ab0:	e004      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006ab2:	bf00      	nop
 8006ab4:	e002      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006ab6:	bf00      	nop
 8006ab8:	e000      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006aba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006abc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10d      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006ac4:	4b05      	ldr	r3, [pc, #20]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ac8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ad2:	4a02      	ldr	r2, [pc, #8]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ad4:	430b      	orrs	r3, r1
 8006ad6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ad8:	e006      	b.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006ada:	bf00      	nop
 8006adc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006af4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006af8:	2300      	movs	r3, #0
 8006afa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006afe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4313      	orrs	r3, r2
 8006b06:	d055      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b14:	d033      	beq.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006b16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b1a:	d82c      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b20:	d02f      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b26:	d826      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006b28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b2c:	d02b      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006b2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b32:	d820      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b38:	d012      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006b3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b3e:	d81a      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d022      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006b44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b48:	d115      	bne.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b4e:	3308      	adds	r3, #8
 8006b50:	2101      	movs	r1, #1
 8006b52:	4618      	mov	r0, r3
 8006b54:	f002 f878 	bl	8008c48 <RCCEx_PLL2_Config>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006b5e:	e015      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b64:	3328      	adds	r3, #40	@ 0x28
 8006b66:	2101      	movs	r1, #1
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f002 f91f 	bl	8008dac <RCCEx_PLL3_Config>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006b74:	e00a      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b7c:	e006      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006b7e:	bf00      	nop
 8006b80:	e004      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006b82:	bf00      	nop
 8006b84:	e002      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006b86:	bf00      	nop
 8006b88:	e000      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006b8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10b      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006b94:	4ba3      	ldr	r3, [pc, #652]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ba4:	4a9f      	ldr	r2, [pc, #636]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006baa:	e003      	b.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006bca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006bce:	460b      	mov	r3, r1
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	d037      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bde:	d00e      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be4:	d816      	bhi.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d018      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006bea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bee:	d111      	bne.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	4a8b      	ldr	r2, [pc, #556]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006bfc:	e00f      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c02:	3308      	adds	r3, #8
 8006c04:	2101      	movs	r1, #1
 8006c06:	4618      	mov	r0, r3
 8006c08:	f002 f81e 	bl	8008c48 <RCCEx_PLL2_Config>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006c12:	e004      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c1a:	e000      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006c1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10a      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c26:	4b7f      	ldr	r3, [pc, #508]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c2a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c34:	4a7b      	ldr	r2, [pc, #492]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c36:	430b      	orrs	r3, r1
 8006c38:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c3a:	e003      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c54:	2300      	movs	r3, #0
 8006c56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006c5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4313      	orrs	r3, r2
 8006c62:	d039      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	d81c      	bhi.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c74:	08006cb1 	.word	0x08006cb1
 8006c78:	08006c85 	.word	0x08006c85
 8006c7c:	08006c93 	.word	0x08006c93
 8006c80:	08006cb1 	.word	0x08006cb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c84:	4b67      	ldr	r3, [pc, #412]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c88:	4a66      	ldr	r2, [pc, #408]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006c90:	e00f      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c96:	3308      	adds	r3, #8
 8006c98:	2102      	movs	r1, #2
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f001 ffd4 	bl	8008c48 <RCCEx_PLL2_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ca6:	e004      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cae:	e000      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10a      	bne.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006cba:	4b5a      	ldr	r3, [pc, #360]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cbe:	f023 0103 	bic.w	r1, r3, #3
 8006cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cc8:	4a56      	ldr	r2, [pc, #344]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cca:	430b      	orrs	r3, r1
 8006ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cce:	e003      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006ce4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006cee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	f000 809f 	beq.w	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006cfa:	4b4b      	ldr	r3, [pc, #300]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a4a      	ldr	r2, [pc, #296]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d06:	f7fb fdf3 	bl	80028f0 <HAL_GetTick>
 8006d0a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d0e:	e00b      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d10:	f7fb fdee 	bl	80028f0 <HAL_GetTick>
 8006d14:	4602      	mov	r2, r0
 8006d16:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	2b64      	cmp	r3, #100	@ 0x64
 8006d1e:	d903      	bls.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d26:	e005      	b.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d28:	4b3f      	ldr	r3, [pc, #252]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0ed      	beq.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d179      	bne.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006d3c:	4b39      	ldr	r3, [pc, #228]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006d48:	4053      	eors	r3, r2
 8006d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d015      	beq.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d52:	4b34      	ldr	r3, [pc, #208]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d5a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d5e:	4b31      	ldr	r3, [pc, #196]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d62:	4a30      	ldr	r2, [pc, #192]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d68:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d6e:	4a2d      	ldr	r2, [pc, #180]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d74:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006d76:	4a2b      	ldr	r2, [pc, #172]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006d7c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006d86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d8a:	d118      	bne.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d8c:	f7fb fdb0 	bl	80028f0 <HAL_GetTick>
 8006d90:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d94:	e00d      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d96:	f7fb fdab 	bl	80028f0 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006da0:	1ad2      	subs	r2, r2, r3
 8006da2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d903      	bls.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006db0:	e005      	b.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006db2:	4b1c      	ldr	r3, [pc, #112]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d0eb      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d129      	bne.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dd6:	d10e      	bne.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006dd8:	4b12      	ldr	r3, [pc, #72]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006de4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006de8:	091a      	lsrs	r2, r3, #4
 8006dea:	4b10      	ldr	r3, [pc, #64]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	4a0d      	ldr	r2, [pc, #52]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006df0:	430b      	orrs	r3, r1
 8006df2:	6113      	str	r3, [r2, #16]
 8006df4:	e005      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006df6:	4b0b      	ldr	r3, [pc, #44]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006e00:	6113      	str	r3, [r2, #16]
 8006e02:	4b08      	ldr	r3, [pc, #32]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e04:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e12:	4a04      	ldr	r2, [pc, #16]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e14:	430b      	orrs	r3, r1
 8006e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e18:	e00e      	b.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006e22:	e009      	b.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006e24:	58024400 	.word	0x58024400
 8006e28:	58024800 	.word	0x58024800
 8006e2c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e40:	f002 0301 	and.w	r3, r2, #1
 8006e44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e4e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f000 8089 	beq.w	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e60:	2b28      	cmp	r3, #40	@ 0x28
 8006e62:	d86b      	bhi.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006e64:	a201      	add	r2, pc, #4	@ (adr r2, 8006e6c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006f45 	.word	0x08006f45
 8006e70:	08006f3d 	.word	0x08006f3d
 8006e74:	08006f3d 	.word	0x08006f3d
 8006e78:	08006f3d 	.word	0x08006f3d
 8006e7c:	08006f3d 	.word	0x08006f3d
 8006e80:	08006f3d 	.word	0x08006f3d
 8006e84:	08006f3d 	.word	0x08006f3d
 8006e88:	08006f3d 	.word	0x08006f3d
 8006e8c:	08006f11 	.word	0x08006f11
 8006e90:	08006f3d 	.word	0x08006f3d
 8006e94:	08006f3d 	.word	0x08006f3d
 8006e98:	08006f3d 	.word	0x08006f3d
 8006e9c:	08006f3d 	.word	0x08006f3d
 8006ea0:	08006f3d 	.word	0x08006f3d
 8006ea4:	08006f3d 	.word	0x08006f3d
 8006ea8:	08006f3d 	.word	0x08006f3d
 8006eac:	08006f27 	.word	0x08006f27
 8006eb0:	08006f3d 	.word	0x08006f3d
 8006eb4:	08006f3d 	.word	0x08006f3d
 8006eb8:	08006f3d 	.word	0x08006f3d
 8006ebc:	08006f3d 	.word	0x08006f3d
 8006ec0:	08006f3d 	.word	0x08006f3d
 8006ec4:	08006f3d 	.word	0x08006f3d
 8006ec8:	08006f3d 	.word	0x08006f3d
 8006ecc:	08006f45 	.word	0x08006f45
 8006ed0:	08006f3d 	.word	0x08006f3d
 8006ed4:	08006f3d 	.word	0x08006f3d
 8006ed8:	08006f3d 	.word	0x08006f3d
 8006edc:	08006f3d 	.word	0x08006f3d
 8006ee0:	08006f3d 	.word	0x08006f3d
 8006ee4:	08006f3d 	.word	0x08006f3d
 8006ee8:	08006f3d 	.word	0x08006f3d
 8006eec:	08006f45 	.word	0x08006f45
 8006ef0:	08006f3d 	.word	0x08006f3d
 8006ef4:	08006f3d 	.word	0x08006f3d
 8006ef8:	08006f3d 	.word	0x08006f3d
 8006efc:	08006f3d 	.word	0x08006f3d
 8006f00:	08006f3d 	.word	0x08006f3d
 8006f04:	08006f3d 	.word	0x08006f3d
 8006f08:	08006f3d 	.word	0x08006f3d
 8006f0c:	08006f45 	.word	0x08006f45
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f14:	3308      	adds	r3, #8
 8006f16:	2101      	movs	r1, #1
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f001 fe95 	bl	8008c48 <RCCEx_PLL2_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006f24:	e00f      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2a:	3328      	adds	r3, #40	@ 0x28
 8006f2c:	2101      	movs	r1, #1
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f001 ff3c 	bl	8008dac <RCCEx_PLL3_Config>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006f3a:	e004      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f42:	e000      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006f44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10a      	bne.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006f4e:	4bbf      	ldr	r3, [pc, #764]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f52:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f5c:	4abb      	ldr	r2, [pc, #748]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f5e:	430b      	orrs	r3, r1
 8006f60:	6553      	str	r3, [r2, #84]	@ 0x54
 8006f62:	e003      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f74:	f002 0302 	and.w	r3, r2, #2
 8006f78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006f82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006f86:	460b      	mov	r3, r1
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	d041      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f92:	2b05      	cmp	r3, #5
 8006f94:	d824      	bhi.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006f96:	a201      	add	r2, pc, #4	@ (adr r2, 8006f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9c:	08006fe9 	.word	0x08006fe9
 8006fa0:	08006fb5 	.word	0x08006fb5
 8006fa4:	08006fcb 	.word	0x08006fcb
 8006fa8:	08006fe9 	.word	0x08006fe9
 8006fac:	08006fe9 	.word	0x08006fe9
 8006fb0:	08006fe9 	.word	0x08006fe9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb8:	3308      	adds	r3, #8
 8006fba:	2101      	movs	r1, #1
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f001 fe43 	bl	8008c48 <RCCEx_PLL2_Config>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006fc8:	e00f      	b.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fce:	3328      	adds	r3, #40	@ 0x28
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f001 feea 	bl	8008dac <RCCEx_PLL3_Config>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006fde:	e004      	b.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fe6:	e000      	b.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006ff2:	4b96      	ldr	r3, [pc, #600]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ff6:	f023 0107 	bic.w	r1, r3, #7
 8006ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ffe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007000:	4a92      	ldr	r2, [pc, #584]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007002:	430b      	orrs	r3, r1
 8007004:	6553      	str	r3, [r2, #84]	@ 0x54
 8007006:	e003      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007008:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800700c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007018:	f002 0304 	and.w	r3, r2, #4
 800701c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007020:	2300      	movs	r3, #0
 8007022:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007026:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800702a:	460b      	mov	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	d044      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007038:	2b05      	cmp	r3, #5
 800703a:	d825      	bhi.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800703c:	a201      	add	r2, pc, #4	@ (adr r2, 8007044 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800703e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007042:	bf00      	nop
 8007044:	08007091 	.word	0x08007091
 8007048:	0800705d 	.word	0x0800705d
 800704c:	08007073 	.word	0x08007073
 8007050:	08007091 	.word	0x08007091
 8007054:	08007091 	.word	0x08007091
 8007058:	08007091 	.word	0x08007091
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800705c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007060:	3308      	adds	r3, #8
 8007062:	2101      	movs	r1, #1
 8007064:	4618      	mov	r0, r3
 8007066:	f001 fdef 	bl	8008c48 <RCCEx_PLL2_Config>
 800706a:	4603      	mov	r3, r0
 800706c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007070:	e00f      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007076:	3328      	adds	r3, #40	@ 0x28
 8007078:	2101      	movs	r1, #1
 800707a:	4618      	mov	r0, r3
 800707c:	f001 fe96 	bl	8008dac <RCCEx_PLL3_Config>
 8007080:	4603      	mov	r3, r0
 8007082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007086:	e004      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800708e:	e000      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10b      	bne.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800709a:	4b6c      	ldr	r3, [pc, #432]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800709c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800709e:	f023 0107 	bic.w	r1, r3, #7
 80070a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070aa:	4a68      	ldr	r2, [pc, #416]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070ac:	430b      	orrs	r3, r1
 80070ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80070b0:	e003      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80070ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c2:	f002 0320 	and.w	r3, r2, #32
 80070c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80070ca:	2300      	movs	r3, #0
 80070cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80070d4:	460b      	mov	r3, r1
 80070d6:	4313      	orrs	r3, r2
 80070d8:	d055      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80070da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070e6:	d033      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80070e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070ec:	d82c      	bhi.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80070ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f2:	d02f      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f8:	d826      	bhi.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80070fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80070fe:	d02b      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007100:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007104:	d820      	bhi.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007106:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800710a:	d012      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800710c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007110:	d81a      	bhi.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d022      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007116:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800711a:	d115      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800711c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007120:	3308      	adds	r3, #8
 8007122:	2100      	movs	r1, #0
 8007124:	4618      	mov	r0, r3
 8007126:	f001 fd8f 	bl	8008c48 <RCCEx_PLL2_Config>
 800712a:	4603      	mov	r3, r0
 800712c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007130:	e015      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007136:	3328      	adds	r3, #40	@ 0x28
 8007138:	2102      	movs	r1, #2
 800713a:	4618      	mov	r0, r3
 800713c:	f001 fe36 	bl	8008dac <RCCEx_PLL3_Config>
 8007140:	4603      	mov	r3, r0
 8007142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007146:	e00a      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800714e:	e006      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007150:	bf00      	nop
 8007152:	e004      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007154:	bf00      	nop
 8007156:	e002      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007158:	bf00      	nop
 800715a:	e000      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800715c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800715e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007162:	2b00      	cmp	r3, #0
 8007164:	d10b      	bne.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007166:	4b39      	ldr	r3, [pc, #228]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800716e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007176:	4a35      	ldr	r2, [pc, #212]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007178:	430b      	orrs	r3, r1
 800717a:	6553      	str	r3, [r2, #84]	@ 0x54
 800717c:	e003      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800717e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007196:	2300      	movs	r3, #0
 8007198:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800719c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80071a0:	460b      	mov	r3, r1
 80071a2:	4313      	orrs	r3, r2
 80071a4:	d058      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80071a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80071b2:	d033      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80071b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80071b8:	d82c      	bhi.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80071ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071be:	d02f      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80071c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c4:	d826      	bhi.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80071c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071ca:	d02b      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80071cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071d0:	d820      	bhi.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80071d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071d6:	d012      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80071d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071dc:	d81a      	bhi.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d022      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80071e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071e6:	d115      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ec:	3308      	adds	r3, #8
 80071ee:	2100      	movs	r1, #0
 80071f0:	4618      	mov	r0, r3
 80071f2:	f001 fd29 	bl	8008c48 <RCCEx_PLL2_Config>
 80071f6:	4603      	mov	r3, r0
 80071f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80071fc:	e015      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	3328      	adds	r3, #40	@ 0x28
 8007204:	2102      	movs	r1, #2
 8007206:	4618      	mov	r0, r3
 8007208:	f001 fdd0 	bl	8008dac <RCCEx_PLL3_Config>
 800720c:	4603      	mov	r3, r0
 800720e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007212:	e00a      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800721a:	e006      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800721c:	bf00      	nop
 800721e:	e004      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007220:	bf00      	nop
 8007222:	e002      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007224:	bf00      	nop
 8007226:	e000      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007228:	bf00      	nop
    }

    if (ret == HAL_OK)
 800722a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10e      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007232:	4b06      	ldr	r3, [pc, #24]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007236:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800723a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007242:	4a02      	ldr	r2, [pc, #8]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007244:	430b      	orrs	r3, r1
 8007246:	6593      	str	r3, [r2, #88]	@ 0x58
 8007248:	e006      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800724a:	bf00      	nop
 800724c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007264:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007268:	2300      	movs	r3, #0
 800726a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800726e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007272:	460b      	mov	r3, r1
 8007274:	4313      	orrs	r3, r2
 8007276:	d055      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007280:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007284:	d033      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007286:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800728a:	d82c      	bhi.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800728c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007290:	d02f      	beq.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007292:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007296:	d826      	bhi.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007298:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800729c:	d02b      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800729e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80072a2:	d820      	bhi.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80072a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072a8:	d012      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80072aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072ae:	d81a      	bhi.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d022      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80072b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072b8:	d115      	bne.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072be:	3308      	adds	r3, #8
 80072c0:	2100      	movs	r1, #0
 80072c2:	4618      	mov	r0, r3
 80072c4:	f001 fcc0 	bl	8008c48 <RCCEx_PLL2_Config>
 80072c8:	4603      	mov	r3, r0
 80072ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80072ce:	e015      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d4:	3328      	adds	r3, #40	@ 0x28
 80072d6:	2102      	movs	r1, #2
 80072d8:	4618      	mov	r0, r3
 80072da:	f001 fd67 	bl	8008dac <RCCEx_PLL3_Config>
 80072de:	4603      	mov	r3, r0
 80072e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80072e4:	e00a      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072ec:	e006      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80072ee:	bf00      	nop
 80072f0:	e004      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80072f2:	bf00      	nop
 80072f4:	e002      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80072f6:	bf00      	nop
 80072f8:	e000      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80072fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10b      	bne.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007304:	4ba1      	ldr	r3, [pc, #644]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007308:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800730c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007310:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007314:	4a9d      	ldr	r2, [pc, #628]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007316:	430b      	orrs	r3, r1
 8007318:	6593      	str	r3, [r2, #88]	@ 0x58
 800731a:	e003      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007320:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732c:	f002 0308 	and.w	r3, r2, #8
 8007330:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007334:	2300      	movs	r3, #0
 8007336:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800733a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800733e:	460b      	mov	r3, r1
 8007340:	4313      	orrs	r3, r2
 8007342:	d01e      	beq.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007348:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800734c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007350:	d10c      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007356:	3328      	adds	r3, #40	@ 0x28
 8007358:	2102      	movs	r1, #2
 800735a:	4618      	mov	r0, r3
 800735c:	f001 fd26 	bl	8008dac <RCCEx_PLL3_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d002      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800736c:	4b87      	ldr	r3, [pc, #540]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800736e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007370:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007378:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800737c:	4a83      	ldr	r2, [pc, #524]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800737e:	430b      	orrs	r3, r1
 8007380:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738a:	f002 0310 	and.w	r3, r2, #16
 800738e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007392:	2300      	movs	r3, #0
 8007394:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007398:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800739c:	460b      	mov	r3, r1
 800739e:	4313      	orrs	r3, r2
 80073a0:	d01e      	beq.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80073a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80073aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ae:	d10c      	bne.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80073b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b4:	3328      	adds	r3, #40	@ 0x28
 80073b6:	2102      	movs	r1, #2
 80073b8:	4618      	mov	r0, r3
 80073ba:	f001 fcf7 	bl	8008dac <RCCEx_PLL3_Config>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80073ca:	4b70      	ldr	r3, [pc, #448]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80073d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80073da:	4a6c      	ldr	r2, [pc, #432]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073dc:	430b      	orrs	r3, r1
 80073de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80073e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80073ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073f0:	2300      	movs	r3, #0
 80073f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80073fa:	460b      	mov	r3, r1
 80073fc:	4313      	orrs	r3, r2
 80073fe:	d03e      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007404:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800740c:	d022      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800740e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007412:	d81b      	bhi.n	800744c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800741c:	d00b      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800741e:	e015      	b.n	800744c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007424:	3308      	adds	r3, #8
 8007426:	2100      	movs	r1, #0
 8007428:	4618      	mov	r0, r3
 800742a:	f001 fc0d 	bl	8008c48 <RCCEx_PLL2_Config>
 800742e:	4603      	mov	r3, r0
 8007430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007434:	e00f      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800743a:	3328      	adds	r3, #40	@ 0x28
 800743c:	2102      	movs	r1, #2
 800743e:	4618      	mov	r0, r3
 8007440:	f001 fcb4 	bl	8008dac <RCCEx_PLL3_Config>
 8007444:	4603      	mov	r3, r0
 8007446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800744a:	e004      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007452:	e000      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10b      	bne.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800745e:	4b4b      	ldr	r3, [pc, #300]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007462:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800746e:	4a47      	ldr	r2, [pc, #284]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007470:	430b      	orrs	r3, r1
 8007472:	6593      	str	r3, [r2, #88]	@ 0x58
 8007474:	e003      	b.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800747a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800747e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007486:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800748a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800748c:	2300      	movs	r3, #0
 800748e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007490:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007494:	460b      	mov	r3, r1
 8007496:	4313      	orrs	r3, r2
 8007498:	d03b      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800749a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800749e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074a6:	d01f      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80074a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074ac:	d818      	bhi.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80074ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b2:	d003      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80074b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074b8:	d007      	beq.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80074ba:	e011      	b.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074bc:	4b33      	ldr	r3, [pc, #204]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c0:	4a32      	ldr	r2, [pc, #200]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80074c8:	e00f      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ce:	3328      	adds	r3, #40	@ 0x28
 80074d0:	2101      	movs	r1, #1
 80074d2:	4618      	mov	r0, r3
 80074d4:	f001 fc6a 	bl	8008dac <RCCEx_PLL3_Config>
 80074d8:	4603      	mov	r3, r0
 80074da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80074de:	e004      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074e6:	e000      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80074e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074f2:	4b26      	ldr	r3, [pc, #152]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80074fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007502:	4a22      	ldr	r2, [pc, #136]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007504:	430b      	orrs	r3, r1
 8007506:	6553      	str	r3, [r2, #84]	@ 0x54
 8007508:	e003      	b.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800750a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800750e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800751e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007520:	2300      	movs	r3, #0
 8007522:	677b      	str	r3, [r7, #116]	@ 0x74
 8007524:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007528:	460b      	mov	r3, r1
 800752a:	4313      	orrs	r3, r2
 800752c:	d034      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800752e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800753c:	d007      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800753e:	e011      	b.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007540:	4b12      	ldr	r3, [pc, #72]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007544:	4a11      	ldr	r2, [pc, #68]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800754a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800754c:	e00e      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800754e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007552:	3308      	adds	r3, #8
 8007554:	2102      	movs	r1, #2
 8007556:	4618      	mov	r0, r3
 8007558:	f001 fb76 	bl	8008c48 <RCCEx_PLL2_Config>
 800755c:	4603      	mov	r3, r0
 800755e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007562:	e003      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800756a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800756c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10d      	bne.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007574:	4b05      	ldr	r3, [pc, #20]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007578:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800757c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007582:	4a02      	ldr	r2, [pc, #8]	@ (800758c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007584:	430b      	orrs	r3, r1
 8007586:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007588:	e006      	b.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800758a:	bf00      	nop
 800758c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007590:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007594:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80075a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075a6:	2300      	movs	r3, #0
 80075a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80075aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80075ae:	460b      	mov	r3, r1
 80075b0:	4313      	orrs	r3, r2
 80075b2:	d00c      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80075b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b8:	3328      	adds	r3, #40	@ 0x28
 80075ba:	2102      	movs	r1, #2
 80075bc:	4618      	mov	r0, r3
 80075be:	f001 fbf5 	bl	8008dac <RCCEx_PLL3_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d002      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80075ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80075da:	663b      	str	r3, [r7, #96]	@ 0x60
 80075dc:	2300      	movs	r3, #0
 80075de:	667b      	str	r3, [r7, #100]	@ 0x64
 80075e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80075e4:	460b      	mov	r3, r1
 80075e6:	4313      	orrs	r3, r2
 80075e8:	d038      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80075ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075f6:	d018      	beq.n	800762a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80075f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075fc:	d811      	bhi.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80075fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007602:	d014      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007608:	d80b      	bhi.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800760a:	2b00      	cmp	r3, #0
 800760c:	d011      	beq.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800760e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007612:	d106      	bne.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007614:	4bc3      	ldr	r3, [pc, #780]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007618:	4ac2      	ldr	r2, [pc, #776]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800761a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800761e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007620:	e008      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007628:	e004      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800762a:	bf00      	nop
 800762c:	e002      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800762e:	bf00      	nop
 8007630:	e000      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007632:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10b      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800763c:	4bb9      	ldr	r3, [pc, #740]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800763e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007640:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764c:	4ab5      	ldr	r2, [pc, #724]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800764e:	430b      	orrs	r3, r1
 8007650:	6553      	str	r3, [r2, #84]	@ 0x54
 8007652:	e003      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007658:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800765c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007664:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800766a:	2300      	movs	r3, #0
 800766c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800766e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007672:	460b      	mov	r3, r1
 8007674:	4313      	orrs	r3, r2
 8007676:	d009      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007678:	4baa      	ldr	r3, [pc, #680]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800767a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800767c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007686:	4aa7      	ldr	r2, [pc, #668]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007688:	430b      	orrs	r3, r1
 800768a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800768c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007698:	653b      	str	r3, [r7, #80]	@ 0x50
 800769a:	2300      	movs	r3, #0
 800769c:	657b      	str	r3, [r7, #84]	@ 0x54
 800769e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80076a2:	460b      	mov	r3, r1
 80076a4:	4313      	orrs	r3, r2
 80076a6:	d00a      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80076a8:	4b9e      	ldr	r3, [pc, #632]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80076b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80076b8:	4a9a      	ldr	r2, [pc, #616]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076ba:	430b      	orrs	r3, r1
 80076bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80076be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80076ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076cc:	2300      	movs	r3, #0
 80076ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80076d4:	460b      	mov	r3, r1
 80076d6:	4313      	orrs	r3, r2
 80076d8:	d009      	beq.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80076da:	4b92      	ldr	r3, [pc, #584]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80076e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076e8:	4a8e      	ldr	r2, [pc, #568]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076ea:	430b      	orrs	r3, r1
 80076ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80076ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80076fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80076fc:	2300      	movs	r3, #0
 80076fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007700:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007704:	460b      	mov	r3, r1
 8007706:	4313      	orrs	r3, r2
 8007708:	d00e      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800770a:	4b86      	ldr	r3, [pc, #536]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	4a85      	ldr	r2, [pc, #532]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007710:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007714:	6113      	str	r3, [r2, #16]
 8007716:	4b83      	ldr	r3, [pc, #524]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007718:	6919      	ldr	r1, [r3, #16]
 800771a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007722:	4a80      	ldr	r2, [pc, #512]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007724:	430b      	orrs	r3, r1
 8007726:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800772c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007730:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007734:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007736:	2300      	movs	r3, #0
 8007738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800773a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800773e:	460b      	mov	r3, r1
 8007740:	4313      	orrs	r3, r2
 8007742:	d009      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007744:	4b77      	ldr	r3, [pc, #476]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007748:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800774c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007752:	4a74      	ldr	r2, [pc, #464]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007754:	430b      	orrs	r3, r1
 8007756:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800775c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007760:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007764:	633b      	str	r3, [r7, #48]	@ 0x30
 8007766:	2300      	movs	r3, #0
 8007768:	637b      	str	r3, [r7, #52]	@ 0x34
 800776a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800776e:	460b      	mov	r3, r1
 8007770:	4313      	orrs	r3, r2
 8007772:	d00a      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007774:	4b6b      	ldr	r3, [pc, #428]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007778:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800777c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007780:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007784:	4a67      	ldr	r2, [pc, #412]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007786:	430b      	orrs	r3, r1
 8007788:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800778a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007792:	2100      	movs	r1, #0
 8007794:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800779c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80077a0:	460b      	mov	r3, r1
 80077a2:	4313      	orrs	r3, r2
 80077a4:	d011      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077aa:	3308      	adds	r3, #8
 80077ac:	2100      	movs	r1, #0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f001 fa4a 	bl	8008c48 <RCCEx_PLL2_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d003      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80077ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	2100      	movs	r1, #0
 80077d4:	6239      	str	r1, [r7, #32]
 80077d6:	f003 0302 	and.w	r3, r3, #2
 80077da:	627b      	str	r3, [r7, #36]	@ 0x24
 80077dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80077e0:	460b      	mov	r3, r1
 80077e2:	4313      	orrs	r3, r2
 80077e4:	d011      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ea:	3308      	adds	r3, #8
 80077ec:	2101      	movs	r1, #1
 80077ee:	4618      	mov	r0, r3
 80077f0:	f001 fa2a 	bl	8008c48 <RCCEx_PLL2_Config>
 80077f4:	4603      	mov	r3, r0
 80077f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800780a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800780e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007812:	2100      	movs	r1, #0
 8007814:	61b9      	str	r1, [r7, #24]
 8007816:	f003 0304 	and.w	r3, r3, #4
 800781a:	61fb      	str	r3, [r7, #28]
 800781c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007820:	460b      	mov	r3, r1
 8007822:	4313      	orrs	r3, r2
 8007824:	d011      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800782a:	3308      	adds	r3, #8
 800782c:	2102      	movs	r1, #2
 800782e:	4618      	mov	r0, r3
 8007830:	f001 fa0a 	bl	8008c48 <RCCEx_PLL2_Config>
 8007834:	4603      	mov	r3, r0
 8007836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800783a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800784a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	2100      	movs	r1, #0
 8007854:	6139      	str	r1, [r7, #16]
 8007856:	f003 0308 	and.w	r3, r3, #8
 800785a:	617b      	str	r3, [r7, #20]
 800785c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007860:	460b      	mov	r3, r1
 8007862:	4313      	orrs	r3, r2
 8007864:	d011      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786a:	3328      	adds	r3, #40	@ 0x28
 800786c:	2100      	movs	r1, #0
 800786e:	4618      	mov	r0, r3
 8007870:	f001 fa9c 	bl	8008dac <RCCEx_PLL3_Config>
 8007874:	4603      	mov	r3, r0
 8007876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800787a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007886:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800788a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800788e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007892:	2100      	movs	r1, #0
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	f003 0310 	and.w	r3, r3, #16
 800789a:	60fb      	str	r3, [r7, #12]
 800789c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80078a0:	460b      	mov	r3, r1
 80078a2:	4313      	orrs	r3, r2
 80078a4:	d011      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078aa:	3328      	adds	r3, #40	@ 0x28
 80078ac:	2101      	movs	r1, #1
 80078ae:	4618      	mov	r0, r3
 80078b0:	f001 fa7c 	bl	8008dac <RCCEx_PLL3_Config>
 80078b4:	4603      	mov	r3, r0
 80078b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80078ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80078ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d2:	2100      	movs	r1, #0
 80078d4:	6039      	str	r1, [r7, #0]
 80078d6:	f003 0320 	and.w	r3, r3, #32
 80078da:	607b      	str	r3, [r7, #4]
 80078dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80078e0:	460b      	mov	r3, r1
 80078e2:	4313      	orrs	r3, r2
 80078e4:	d011      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ea:	3328      	adds	r3, #40	@ 0x28
 80078ec:	2102      	movs	r1, #2
 80078ee:	4618      	mov	r0, r3
 80078f0:	f001 fa5c 	bl	8008dac <RCCEx_PLL3_Config>
 80078f4:	4603      	mov	r3, r0
 80078f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80078fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007906:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800790a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	e000      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
}
 8007918:	4618      	mov	r0, r3
 800791a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800791e:	46bd      	mov	sp, r7
 8007920:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007924:	58024400 	.word	0x58024400

08007928 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b090      	sub	sp, #64	@ 0x40
 800792c:	af00      	add	r7, sp, #0
 800792e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007932:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007936:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800793a:	430b      	orrs	r3, r1
 800793c:	f040 8094 	bne.w	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007940:	4b9e      	ldr	r3, [pc, #632]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007944:	f003 0307 	and.w	r3, r3, #7
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	2b04      	cmp	r3, #4
 800794e:	f200 8087 	bhi.w	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007952:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007958:	0800796d 	.word	0x0800796d
 800795c:	08007995 	.word	0x08007995
 8007960:	080079bd 	.word	0x080079bd
 8007964:	08007a59 	.word	0x08007a59
 8007968:	080079e5 	.word	0x080079e5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800796c:	4b93      	ldr	r3, [pc, #588]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007974:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007978:	d108      	bne.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800797a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800797e:	4618      	mov	r0, r3
 8007980:	f001 f810 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007988:	f000 bd45 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800798c:	2300      	movs	r3, #0
 800798e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007990:	f000 bd41 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007994:	4b89      	ldr	r3, [pc, #548]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800799c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079a0:	d108      	bne.n	80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079a2:	f107 0318 	add.w	r3, r7, #24
 80079a6:	4618      	mov	r0, r3
 80079a8:	f000 fd54 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079b0:	f000 bd31 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079b8:	f000 bd2d 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079bc:	4b7f      	ldr	r3, [pc, #508]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079c8:	d108      	bne.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079ca:	f107 030c 	add.w	r3, r7, #12
 80079ce:	4618      	mov	r0, r3
 80079d0:	f000 fe94 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079d8:	f000 bd1d 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079dc:	2300      	movs	r3, #0
 80079de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079e0:	f000 bd19 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079e4:	4b75      	ldr	r3, [pc, #468]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80079e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079ee:	4b73      	ldr	r3, [pc, #460]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0304 	and.w	r3, r3, #4
 80079f6:	2b04      	cmp	r3, #4
 80079f8:	d10c      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80079fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d109      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a00:	4b6e      	ldr	r3, [pc, #440]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	08db      	lsrs	r3, r3, #3
 8007a06:	f003 0303 	and.w	r3, r3, #3
 8007a0a:	4a6d      	ldr	r2, [pc, #436]	@ (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8007a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a12:	e01f      	b.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007a14:	4b69      	ldr	r3, [pc, #420]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a20:	d106      	bne.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a28:	d102      	bne.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007a2a:	4b66      	ldr	r3, [pc, #408]	@ (8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a2e:	e011      	b.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a30:	4b62      	ldr	r3, [pc, #392]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a3c:	d106      	bne.n	8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a44:	d102      	bne.n	8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007a46:	4b60      	ldr	r3, [pc, #384]	@ (8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a4a:	e003      	b.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007a50:	f000 bce1 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007a54:	f000 bcdf 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007a58:	4b5c      	ldr	r3, [pc, #368]	@ (8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a5c:	f000 bcdb 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007a60:	2300      	movs	r3, #0
 8007a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a64:	f000 bcd7 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a6c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007a70:	430b      	orrs	r3, r1
 8007a72:	f040 80ad 	bne.w	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007a76:	4b51      	ldr	r3, [pc, #324]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a7a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007a7e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a86:	d056      	beq.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a8e:	f200 8090 	bhi.w	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a94:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a96:	f000 8088 	beq.w	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a9e:	f200 8088 	bhi.w	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	2b80      	cmp	r3, #128	@ 0x80
 8007aa6:	d032      	beq.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aaa:	2b80      	cmp	r3, #128	@ 0x80
 8007aac:	f200 8081 	bhi.w	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab8:	2b40      	cmp	r3, #64	@ 0x40
 8007aba:	d014      	beq.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007abc:	e079      	b.n	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007abe:	4b3f      	ldr	r3, [pc, #252]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ac6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007aca:	d108      	bne.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 ff67 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ada:	f000 bc9c 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ae2:	f000 bc98 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ae6:	4b35      	ldr	r3, [pc, #212]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007af2:	d108      	bne.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007af4:	f107 0318 	add.w	r3, r7, #24
 8007af8:	4618      	mov	r0, r3
 8007afa:	f000 fcab 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b02:	f000 bc88 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b0a:	f000 bc84 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b1a:	d108      	bne.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b1c:	f107 030c 	add.w	r3, r7, #12
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 fdeb 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b2a:	f000 bc74 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b32:	f000 bc70 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007b36:	4b21      	ldr	r3, [pc, #132]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007b3e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007b40:	4b1e      	ldr	r3, [pc, #120]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 0304 	and.w	r3, r3, #4
 8007b48:	2b04      	cmp	r3, #4
 8007b4a:	d10c      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d109      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b52:	4b1a      	ldr	r3, [pc, #104]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	08db      	lsrs	r3, r3, #3
 8007b58:	f003 0303 	and.w	r3, r3, #3
 8007b5c:	4a18      	ldr	r2, [pc, #96]	@ (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b64:	e01f      	b.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007b66:	4b15      	ldr	r3, [pc, #84]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b72:	d106      	bne.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b7a:	d102      	bne.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007b7c:	4b11      	ldr	r3, [pc, #68]	@ (8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b80:	e011      	b.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b82:	4b0e      	ldr	r3, [pc, #56]	@ (8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b8e:	d106      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b96:	d102      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007b98:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b9c:	e003      	b.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007ba2:	f000 bc38 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007ba6:	f000 bc36 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007baa:	4b08      	ldr	r3, [pc, #32]	@ (8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bae:	f000 bc32 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb6:	f000 bc2e 	b.w	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007bba:	bf00      	nop
 8007bbc:	58024400 	.word	0x58024400
 8007bc0:	03d09000 	.word	0x03d09000
 8007bc4:	003d0900 	.word	0x003d0900
 8007bc8:	007a1200 	.word	0x007a1200
 8007bcc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bd4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007bd8:	430b      	orrs	r3, r1
 8007bda:	f040 809c 	bne.w	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007bde:	4b9e      	ldr	r3, [pc, #632]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007be2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007be6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007bee:	d054      	beq.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007bf6:	f200 808b 	bhi.w	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007c00:	f000 8083 	beq.w	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007c0a:	f200 8081 	bhi.w	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c14:	d02f      	beq.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c1c:	d878      	bhi.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d004      	beq.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c2a:	d012      	beq.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007c2c:	e070      	b.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c2e:	4b8a      	ldr	r3, [pc, #552]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c3a:	d107      	bne.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c40:	4618      	mov	r0, r3
 8007c42:	f000 feaf 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c4a:	e3e4      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c50:	e3e1      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c52:	4b81      	ldr	r3, [pc, #516]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c5e:	d107      	bne.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c60:	f107 0318 	add.w	r3, r7, #24
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fbf5 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c6e:	e3d2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c74:	e3cf      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c76:	4b78      	ldr	r3, [pc, #480]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c82:	d107      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c84:	f107 030c 	add.w	r3, r7, #12
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f000 fd37 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c92:	e3c0      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c98:	e3bd      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007c9a:	4b6f      	ldr	r3, [pc, #444]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007ca2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0304 	and.w	r3, r3, #4
 8007cac:	2b04      	cmp	r3, #4
 8007cae:	d10c      	bne.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d109      	bne.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cb6:	4b68      	ldr	r3, [pc, #416]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	08db      	lsrs	r3, r3, #3
 8007cbc:	f003 0303 	and.w	r3, r3, #3
 8007cc0:	4a66      	ldr	r2, [pc, #408]	@ (8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8007cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cc8:	e01e      	b.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007cca:	4b63      	ldr	r3, [pc, #396]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cd6:	d106      	bne.n	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cde:	d102      	bne.n	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ce4:	e010      	b.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007ce6:	4b5c      	ldr	r3, [pc, #368]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cf2:	d106      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cfa:	d102      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007cfc:	4b59      	ldr	r3, [pc, #356]	@ (8007e64 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d00:	e002      	b.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007d02:	2300      	movs	r3, #0
 8007d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007d06:	e386      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007d08:	e385      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007d0a:	4b57      	ldr	r3, [pc, #348]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d0e:	e382      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007d10:	2300      	movs	r3, #0
 8007d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d14:	e37f      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007d16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d1a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007d1e:	430b      	orrs	r3, r1
 8007d20:	f040 80a7 	bne.w	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007d24:	4b4c      	ldr	r3, [pc, #304]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d28:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007d2c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d34:	d055      	beq.n	8007de2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d3c:	f200 8096 	bhi.w	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d46:	f000 8084 	beq.w	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d50:	f200 808c 	bhi.w	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d5a:	d030      	beq.n	8007dbe <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d62:	f200 8083 	bhi.w	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d004      	beq.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d72:	d012      	beq.n	8007d9a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007d74:	e07a      	b.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d76:	4b38      	ldr	r3, [pc, #224]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d82:	d107      	bne.n	8007d94 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 fe0b 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d92:	e340      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007d94:	2300      	movs	r3, #0
 8007d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d98:	e33d      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007d9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007da2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007da6:	d107      	bne.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007da8:	f107 0318 	add.w	r3, r7, #24
 8007dac:	4618      	mov	r0, r3
 8007dae:	f000 fb51 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007db6:	e32e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007db8:	2300      	movs	r3, #0
 8007dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dbc:	e32b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007dbe:	4b26      	ldr	r3, [pc, #152]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007dc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dca:	d107      	bne.n	8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dcc:	f107 030c 	add.w	r3, r7, #12
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f000 fc93 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dda:	e31c      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007de0:	e319      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007de2:	4b1d      	ldr	r3, [pc, #116]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007de6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007dea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007dec:	4b1a      	ldr	r3, [pc, #104]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	d10c      	bne.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d109      	bne.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007dfe:	4b16      	ldr	r3, [pc, #88]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	08db      	lsrs	r3, r3, #3
 8007e04:	f003 0303 	and.w	r3, r3, #3
 8007e08:	4a14      	ldr	r2, [pc, #80]	@ (8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e10:	e01e      	b.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e12:	4b11      	ldr	r3, [pc, #68]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e1e:	d106      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e26:	d102      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007e28:	4b0d      	ldr	r3, [pc, #52]	@ (8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e2c:	e010      	b.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e3a:	d106      	bne.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8007e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e42:	d102      	bne.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007e44:	4b07      	ldr	r3, [pc, #28]	@ (8007e64 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e48:	e002      	b.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007e4e:	e2e2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007e50:	e2e1      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007e52:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e56:	e2de      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007e58:	58024400 	.word	0x58024400
 8007e5c:	03d09000 	.word	0x03d09000
 8007e60:	003d0900 	.word	0x003d0900
 8007e64:	007a1200 	.word	0x007a1200
 8007e68:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e70:	e2d1      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e76:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007e7a:	430b      	orrs	r3, r1
 8007e7c:	f040 809c 	bne.w	8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8007e80:	4b93      	ldr	r3, [pc, #588]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e84:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007e88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e90:	d054      	beq.n	8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e98:	f200 808b 	bhi.w	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007ea2:	f000 8083 	beq.w	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007eac:	f200 8081 	bhi.w	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eb6:	d02f      	beq.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ebe:	d878      	bhi.n	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d004      	beq.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ecc:	d012      	beq.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8007ece:	e070      	b.n	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ed0:	4b7f      	ldr	r3, [pc, #508]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ed8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007edc:	d107      	bne.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f000 fd5e 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007eec:	e293      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ef2:	e290      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ef4:	4b76      	ldr	r3, [pc, #472]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007efc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f00:	d107      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f02:	f107 0318 	add.w	r3, r7, #24
 8007f06:	4618      	mov	r0, r3
 8007f08:	f000 faa4 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f10:	e281      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f12:	2300      	movs	r3, #0
 8007f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f16:	e27e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f18:	4b6d      	ldr	r3, [pc, #436]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f24:	d107      	bne.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f26:	f107 030c 	add.w	r3, r7, #12
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 fbe6 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f34:	e26f      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f36:	2300      	movs	r3, #0
 8007f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f3a:	e26c      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f3c:	4b64      	ldr	r3, [pc, #400]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f46:	4b62      	ldr	r3, [pc, #392]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0304 	and.w	r3, r3, #4
 8007f4e:	2b04      	cmp	r3, #4
 8007f50:	d10c      	bne.n	8007f6c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8007f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d109      	bne.n	8007f6c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f58:	4b5d      	ldr	r3, [pc, #372]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	08db      	lsrs	r3, r3, #3
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	4a5c      	ldr	r2, [pc, #368]	@ (80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007f64:	fa22 f303 	lsr.w	r3, r2, r3
 8007f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f6a:	e01e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007f6c:	4b58      	ldr	r3, [pc, #352]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f78:	d106      	bne.n	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8007f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f80:	d102      	bne.n	8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007f82:	4b55      	ldr	r3, [pc, #340]	@ (80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f86:	e010      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007f88:	4b51      	ldr	r3, [pc, #324]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f94:	d106      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f9c:	d102      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007f9e:	4b4f      	ldr	r3, [pc, #316]	@ (80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fa2:	e002      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007fa8:	e235      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007faa:	e234      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007fac:	4b4c      	ldr	r3, [pc, #304]	@ (80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8007fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fb0:	e231      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fb6:	e22e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007fb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fbc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007fc0:	430b      	orrs	r3, r1
 8007fc2:	f040 808f 	bne.w	80080e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007fc6:	4b42      	ldr	r3, [pc, #264]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fca:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007fce:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fd6:	d06b      	beq.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fde:	d874      	bhi.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fe2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007fe6:	d056      	beq.n	8008096 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007fee:	d86c      	bhi.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ff6:	d03b      	beq.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ffe:	d864      	bhi.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008002:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008006:	d021      	beq.n	800804c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800800e:	d85c      	bhi.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008012:	2b00      	cmp	r3, #0
 8008014:	d004      	beq.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800801c:	d004      	beq.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800801e:	e054      	b.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008020:	f7fe fa20 	bl	8006464 <HAL_RCC_GetPCLK1Freq>
 8008024:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008026:	e1f6      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008028:	4b29      	ldr	r3, [pc, #164]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008030:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008034:	d107      	bne.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008036:	f107 0318 	add.w	r3, r7, #24
 800803a:	4618      	mov	r0, r3
 800803c:	f000 fa0a 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008044:	e1e7      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008046:	2300      	movs	r3, #0
 8008048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800804a:	e1e4      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800804c:	4b20      	ldr	r3, [pc, #128]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008058:	d107      	bne.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800805a:	f107 030c 	add.w	r3, r7, #12
 800805e:	4618      	mov	r0, r3
 8008060:	f000 fb4c 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008068:	e1d5      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800806a:	2300      	movs	r3, #0
 800806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800806e:	e1d2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008070:	4b17      	ldr	r3, [pc, #92]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 0304 	and.w	r3, r3, #4
 8008078:	2b04      	cmp	r3, #4
 800807a:	d109      	bne.n	8008090 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800807c:	4b14      	ldr	r3, [pc, #80]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	08db      	lsrs	r3, r3, #3
 8008082:	f003 0303 	and.w	r3, r3, #3
 8008086:	4a13      	ldr	r2, [pc, #76]	@ (80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008088:	fa22 f303 	lsr.w	r3, r2, r3
 800808c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800808e:	e1c2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008090:	2300      	movs	r3, #0
 8008092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008094:	e1bf      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008096:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800809e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080a2:	d102      	bne.n	80080aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80080a4:	4b0c      	ldr	r3, [pc, #48]	@ (80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80080a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080a8:	e1b5      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080aa:	2300      	movs	r3, #0
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080ae:	e1b2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80080b0:	4b07      	ldr	r3, [pc, #28]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080bc:	d102      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80080be:	4b07      	ldr	r3, [pc, #28]	@ (80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80080c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080c2:	e1a8      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080c4:	2300      	movs	r3, #0
 80080c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080c8:	e1a5      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80080ca:	2300      	movs	r3, #0
 80080cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080ce:	e1a2      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80080d0:	58024400 	.word	0x58024400
 80080d4:	03d09000 	.word	0x03d09000
 80080d8:	003d0900 	.word	0x003d0900
 80080dc:	007a1200 	.word	0x007a1200
 80080e0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80080e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080e8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80080ec:	430b      	orrs	r3, r1
 80080ee:	d173      	bne.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80080f0:	4b9c      	ldr	r3, [pc, #624]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80080f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80080f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80080fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008100:	d02f      	beq.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008104:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008108:	d863      	bhi.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800810a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800810c:	2b00      	cmp	r3, #0
 800810e:	d004      	beq.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008116:	d012      	beq.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008118:	e05b      	b.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800811a:	4b92      	ldr	r3, [pc, #584]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008122:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008126:	d107      	bne.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008128:	f107 0318 	add.w	r3, r7, #24
 800812c:	4618      	mov	r0, r3
 800812e:	f000 f991 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008136:	e16e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008138:	2300      	movs	r3, #0
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800813c:	e16b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800813e:	4b89      	ldr	r3, [pc, #548]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008146:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800814a:	d107      	bne.n	800815c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800814c:	f107 030c 	add.w	r3, r7, #12
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fad3 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800815a:	e15c      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800815c:	2300      	movs	r3, #0
 800815e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008160:	e159      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008162:	4b80      	ldr	r3, [pc, #512]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008166:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800816a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800816c:	4b7d      	ldr	r3, [pc, #500]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 0304 	and.w	r3, r3, #4
 8008174:	2b04      	cmp	r3, #4
 8008176:	d10c      	bne.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800817a:	2b00      	cmp	r3, #0
 800817c:	d109      	bne.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800817e:	4b79      	ldr	r3, [pc, #484]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	08db      	lsrs	r3, r3, #3
 8008184:	f003 0303 	and.w	r3, r3, #3
 8008188:	4a77      	ldr	r2, [pc, #476]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800818a:	fa22 f303 	lsr.w	r3, r2, r3
 800818e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008190:	e01e      	b.n	80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008192:	4b74      	ldr	r3, [pc, #464]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800819a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800819e:	d106      	bne.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80081a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081a6:	d102      	bne.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80081a8:	4b70      	ldr	r3, [pc, #448]	@ (800836c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80081aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081ac:	e010      	b.n	80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80081ae:	4b6d      	ldr	r3, [pc, #436]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081ba:	d106      	bne.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80081bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081c2:	d102      	bne.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80081c4:	4b6a      	ldr	r3, [pc, #424]	@ (8008370 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80081c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081c8:	e002      	b.n	80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80081ca:	2300      	movs	r3, #0
 80081cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80081ce:	e122      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80081d0:	e121      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80081d2:	2300      	movs	r3, #0
 80081d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d6:	e11e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80081d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081dc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80081e0:	430b      	orrs	r3, r1
 80081e2:	d133      	bne.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80081e4:	4b5f      	ldr	r3, [pc, #380]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80081e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d004      	beq.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80081f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081fa:	d012      	beq.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80081fc:	e023      	b.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80081fe:	4b59      	ldr	r3, [pc, #356]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008206:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800820a:	d107      	bne.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800820c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008210:	4618      	mov	r0, r3
 8008212:	f000 fbc7 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008218:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800821a:	e0fc      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800821c:	2300      	movs	r3, #0
 800821e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008220:	e0f9      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008222:	4b50      	ldr	r3, [pc, #320]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800822a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800822e:	d107      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008230:	f107 0318 	add.w	r3, r7, #24
 8008234:	4618      	mov	r0, r3
 8008236:	f000 f90d 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800823a:	6a3b      	ldr	r3, [r7, #32]
 800823c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800823e:	e0ea      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008240:	2300      	movs	r3, #0
 8008242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008244:	e0e7      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008246:	2300      	movs	r3, #0
 8008248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800824a:	e0e4      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800824c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008250:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008254:	430b      	orrs	r3, r1
 8008256:	f040 808d 	bne.w	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800825a:	4b42      	ldr	r3, [pc, #264]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800825c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800825e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008262:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008266:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800826a:	d06b      	beq.n	8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800826c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800826e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008272:	d874      	bhi.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800827a:	d056      	beq.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800827c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800827e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008282:	d86c      	bhi.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008286:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800828a:	d03b      	beq.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800828c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800828e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008292:	d864      	bhi.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008296:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800829a:	d021      	beq.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800829c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082a2:	d85c      	bhi.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80082a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d004      	beq.n	80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80082aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082b0:	d004      	beq.n	80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80082b2:	e054      	b.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80082b4:	f000 f8b8 	bl	8008428 <HAL_RCCEx_GetD3PCLK1Freq>
 80082b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80082ba:	e0ac      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082bc:	4b29      	ldr	r3, [pc, #164]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082c8:	d107      	bne.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082ca:	f107 0318 	add.w	r3, r7, #24
 80082ce:	4618      	mov	r0, r3
 80082d0:	f000 f8c0 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082d8:	e09d      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082de:	e09a      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082e0:	4b20      	ldr	r3, [pc, #128]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082ec:	d107      	bne.n	80082fe <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082ee:	f107 030c 	add.w	r3, r7, #12
 80082f2:	4618      	mov	r0, r3
 80082f4:	f000 fa02 	bl	80086fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082fc:	e08b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082fe:	2300      	movs	r3, #0
 8008300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008302:	e088      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008304:	4b17      	ldr	r3, [pc, #92]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0304 	and.w	r3, r3, #4
 800830c:	2b04      	cmp	r3, #4
 800830e:	d109      	bne.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008310:	4b14      	ldr	r3, [pc, #80]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	08db      	lsrs	r3, r3, #3
 8008316:	f003 0303 	and.w	r3, r3, #3
 800831a:	4a13      	ldr	r2, [pc, #76]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800831c:	fa22 f303 	lsr.w	r3, r2, r3
 8008320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008322:	e078      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008324:	2300      	movs	r3, #0
 8008326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008328:	e075      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800832a:	4b0e      	ldr	r3, [pc, #56]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008336:	d102      	bne.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008338:	4b0c      	ldr	r3, [pc, #48]	@ (800836c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800833a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800833c:	e06b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800833e:	2300      	movs	r3, #0
 8008340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008342:	e068      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008344:	4b07      	ldr	r3, [pc, #28]	@ (8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800834c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008350:	d102      	bne.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008352:	4b07      	ldr	r3, [pc, #28]	@ (8008370 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008356:	e05e      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008358:	2300      	movs	r3, #0
 800835a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800835c:	e05b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800835e:	2300      	movs	r3, #0
 8008360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008362:	e058      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008364:	58024400 	.word	0x58024400
 8008368:	03d09000 	.word	0x03d09000
 800836c:	003d0900 	.word	0x003d0900
 8008370:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008374:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008378:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800837c:	430b      	orrs	r3, r1
 800837e:	d148      	bne.n	8008412 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008380:	4b27      	ldr	r3, [pc, #156]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008384:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008388:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800838a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008390:	d02a      	beq.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008398:	d838      	bhi.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800839a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839c:	2b00      	cmp	r3, #0
 800839e:	d004      	beq.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80083a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083a6:	d00d      	beq.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80083a8:	e030      	b.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80083aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083b6:	d102      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80083b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083bc:	e02b      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083be:	2300      	movs	r3, #0
 80083c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c2:	e028      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083c4:	4b16      	ldr	r3, [pc, #88]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083d0:	d107      	bne.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083d6:	4618      	mov	r0, r3
 80083d8:	f000 fae4 	bl	80089a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083e0:	e019      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083e2:	2300      	movs	r3, #0
 80083e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083e6:	e016      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083e8:	4b0d      	ldr	r3, [pc, #52]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083f4:	d107      	bne.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083f6:	f107 0318 	add.w	r3, r7, #24
 80083fa:	4618      	mov	r0, r3
 80083fc:	f000 f82a 	bl	8008454 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008404:	e007      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008406:	2300      	movs	r3, #0
 8008408:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800840a:	e004      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800840c:	2300      	movs	r3, #0
 800840e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008410:	e001      	b.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008412:	2300      	movs	r3, #0
 8008414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008418:	4618      	mov	r0, r3
 800841a:	3740      	adds	r7, #64	@ 0x40
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}
 8008420:	58024400 	.word	0x58024400
 8008424:	007a1200 	.word	0x007a1200

08008428 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800842c:	f7fd ffea 	bl	8006404 <HAL_RCC_GetHCLKFreq>
 8008430:	4602      	mov	r2, r0
 8008432:	4b06      	ldr	r3, [pc, #24]	@ (800844c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	091b      	lsrs	r3, r3, #4
 8008438:	f003 0307 	and.w	r3, r3, #7
 800843c:	4904      	ldr	r1, [pc, #16]	@ (8008450 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800843e:	5ccb      	ldrb	r3, [r1, r3]
 8008440:	f003 031f 	and.w	r3, r3, #31
 8008444:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008448:	4618      	mov	r0, r3
 800844a:	bd80      	pop	{r7, pc}
 800844c:	58024400 	.word	0x58024400
 8008450:	08012cb0 	.word	0x08012cb0

08008454 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008454:	b480      	push	{r7}
 8008456:	b089      	sub	sp, #36	@ 0x24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800845c:	4ba1      	ldr	r3, [pc, #644]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800845e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008460:	f003 0303 	and.w	r3, r3, #3
 8008464:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008466:	4b9f      	ldr	r3, [pc, #636]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846a:	0b1b      	lsrs	r3, r3, #12
 800846c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008470:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008472:	4b9c      	ldr	r3, [pc, #624]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008476:	091b      	lsrs	r3, r3, #4
 8008478:	f003 0301 	and.w	r3, r3, #1
 800847c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800847e:	4b99      	ldr	r3, [pc, #612]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008482:	08db      	lsrs	r3, r3, #3
 8008484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	fb02 f303 	mul.w	r3, r2, r3
 800848e:	ee07 3a90 	vmov	s15, r3
 8008492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008496:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 8111 	beq.w	80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	f000 8083 	beq.w	80085b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	f200 80a1 	bhi.w	80085f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d003      	beq.n	80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d056      	beq.n	800856c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80084be:	e099      	b.n	80085f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084c0:	4b88      	ldr	r3, [pc, #544]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0320 	and.w	r3, r3, #32
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d02d      	beq.n	8008528 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084cc:	4b85      	ldr	r3, [pc, #532]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	08db      	lsrs	r3, r3, #3
 80084d2:	f003 0303 	and.w	r3, r3, #3
 80084d6:	4a84      	ldr	r2, [pc, #528]	@ (80086e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80084d8:	fa22 f303 	lsr.w	r3, r2, r3
 80084dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	ee07 3a90 	vmov	s15, r3
 80084e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	ee07 3a90 	vmov	s15, r3
 80084ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084f6:	4b7b      	ldr	r3, [pc, #492]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084fe:	ee07 3a90 	vmov	s15, r3
 8008502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008506:	ed97 6a03 	vldr	s12, [r7, #12]
 800850a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800850e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800851a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800851e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008522:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008526:	e087      	b.n	8008638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	ee07 3a90 	vmov	s15, r3
 800852e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008532:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80086f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800853a:	4b6a      	ldr	r3, [pc, #424]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800853c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800853e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008542:	ee07 3a90 	vmov	s15, r3
 8008546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800854a:	ed97 6a03 	vldr	s12, [r7, #12]
 800854e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800855a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800855e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800856a:	e065      	b.n	8008638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	ee07 3a90 	vmov	s15, r3
 8008572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008576:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80086f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800857a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800857e:	4b59      	ldr	r3, [pc, #356]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008586:	ee07 3a90 	vmov	s15, r3
 800858a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800858e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008592:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800859a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800859e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80085ae:	e043      	b.n	8008638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	ee07 3a90 	vmov	s15, r3
 80085b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80086f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80085be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085c2:	4b48      	ldr	r3, [pc, #288]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ca:	ee07 3a90 	vmov	s15, r3
 80085ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80085d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80085da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80085f2:	e021      	b.n	8008638 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	ee07 3a90 	vmov	s15, r3
 80085fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80086f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008606:	4b37      	ldr	r3, [pc, #220]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860e:	ee07 3a90 	vmov	s15, r3
 8008612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008616:	ed97 6a03 	vldr	s12, [r7, #12]
 800861a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80086ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800861e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800862a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800862e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008636:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008638:	4b2a      	ldr	r3, [pc, #168]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800863a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800863c:	0a5b      	lsrs	r3, r3, #9
 800863e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008642:	ee07 3a90 	vmov	s15, r3
 8008646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800864a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800864e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008652:	edd7 6a07 	vldr	s13, [r7, #28]
 8008656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800865a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800865e:	ee17 2a90 	vmov	r2, s15
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008666:	4b1f      	ldr	r3, [pc, #124]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800866a:	0c1b      	lsrs	r3, r3, #16
 800866c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008670:	ee07 3a90 	vmov	s15, r3
 8008674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008678:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800867c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008680:	edd7 6a07 	vldr	s13, [r7, #28]
 8008684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800868c:	ee17 2a90 	vmov	r2, s15
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008694:	4b13      	ldr	r3, [pc, #76]	@ (80086e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008698:	0e1b      	lsrs	r3, r3, #24
 800869a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800869e:	ee07 3a90 	vmov	s15, r3
 80086a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80086ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80086b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086ba:	ee17 2a90 	vmov	r2, s15
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80086c2:	e008      	b.n	80086d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	609a      	str	r2, [r3, #8]
}
 80086d6:	bf00      	nop
 80086d8:	3724      	adds	r7, #36	@ 0x24
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	58024400 	.word	0x58024400
 80086e8:	03d09000 	.word	0x03d09000
 80086ec:	46000000 	.word	0x46000000
 80086f0:	4c742400 	.word	0x4c742400
 80086f4:	4a742400 	.word	0x4a742400
 80086f8:	4af42400 	.word	0x4af42400

080086fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b089      	sub	sp, #36	@ 0x24
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008704:	4ba1      	ldr	r3, [pc, #644]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008708:	f003 0303 	and.w	r3, r3, #3
 800870c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800870e:	4b9f      	ldr	r3, [pc, #636]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008712:	0d1b      	lsrs	r3, r3, #20
 8008714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008718:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800871a:	4b9c      	ldr	r3, [pc, #624]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800871c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800871e:	0a1b      	lsrs	r3, r3, #8
 8008720:	f003 0301 	and.w	r3, r3, #1
 8008724:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008726:	4b99      	ldr	r3, [pc, #612]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800872a:	08db      	lsrs	r3, r3, #3
 800872c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	fb02 f303 	mul.w	r3, r2, r3
 8008736:	ee07 3a90 	vmov	s15, r3
 800873a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800873e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 8111 	beq.w	800896c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	2b02      	cmp	r3, #2
 800874e:	f000 8083 	beq.w	8008858 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	2b02      	cmp	r3, #2
 8008756:	f200 80a1 	bhi.w	800889c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d003      	beq.n	8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d056      	beq.n	8008814 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008766:	e099      	b.n	800889c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008768:	4b88      	ldr	r3, [pc, #544]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0320 	and.w	r3, r3, #32
 8008770:	2b00      	cmp	r3, #0
 8008772:	d02d      	beq.n	80087d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008774:	4b85      	ldr	r3, [pc, #532]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	08db      	lsrs	r3, r3, #3
 800877a:	f003 0303 	and.w	r3, r3, #3
 800877e:	4a84      	ldr	r2, [pc, #528]	@ (8008990 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008780:	fa22 f303 	lsr.w	r3, r2, r3
 8008784:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	ee07 3a90 	vmov	s15, r3
 800878c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	ee07 3a90 	vmov	s15, r3
 8008796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800879a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800879e:	4b7b      	ldr	r3, [pc, #492]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087a6:	ee07 3a90 	vmov	s15, r3
 80087aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80087b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80087ce:	e087      	b.n	80088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	ee07 3a90 	vmov	s15, r3
 80087d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008998 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80087de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087e2:	4b6a      	ldr	r3, [pc, #424]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ea:	ee07 3a90 	vmov	s15, r3
 80087ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800880a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008812:	e065      	b.n	80088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	ee07 3a90 	vmov	s15, r3
 800881a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800881e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800899c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008826:	4b59      	ldr	r3, [pc, #356]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800882e:	ee07 3a90 	vmov	s15, r3
 8008832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008836:	ed97 6a03 	vldr	s12, [r7, #12]
 800883a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800883e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800884a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800884e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008856:	e043      	b.n	80088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	ee07 3a90 	vmov	s15, r3
 800885e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008862:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80089a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800886a:	4b48      	ldr	r3, [pc, #288]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800886c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800886e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008872:	ee07 3a90 	vmov	s15, r3
 8008876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800887a:	ed97 6a03 	vldr	s12, [r7, #12]
 800887e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800888a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800888e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800889a:	e021      	b.n	80088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	ee07 3a90 	vmov	s15, r3
 80088a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800899c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80088aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088ae:	4b37      	ldr	r3, [pc, #220]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088b6:	ee07 3a90 	vmov	s15, r3
 80088ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088be:	ed97 6a03 	vldr	s12, [r7, #12]
 80088c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008994 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80088c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80088e0:	4b2a      	ldr	r3, [pc, #168]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e4:	0a5b      	lsrs	r3, r3, #9
 80088e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088ea:	ee07 3a90 	vmov	s15, r3
 80088ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80088fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008906:	ee17 2a90 	vmov	r2, s15
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800890e:	4b1f      	ldr	r3, [pc, #124]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008912:	0c1b      	lsrs	r3, r3, #16
 8008914:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008918:	ee07 3a90 	vmov	s15, r3
 800891c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008920:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008924:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008928:	edd7 6a07 	vldr	s13, [r7, #28]
 800892c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008934:	ee17 2a90 	vmov	r2, s15
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800893c:	4b13      	ldr	r3, [pc, #76]	@ (800898c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	0e1b      	lsrs	r3, r3, #24
 8008942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008946:	ee07 3a90 	vmov	s15, r3
 800894a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800894e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008956:	edd7 6a07 	vldr	s13, [r7, #28]
 800895a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800895e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008962:	ee17 2a90 	vmov	r2, s15
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800896a:	e008      	b.n	800897e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	609a      	str	r2, [r3, #8]
}
 800897e:	bf00      	nop
 8008980:	3724      	adds	r7, #36	@ 0x24
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop
 800898c:	58024400 	.word	0x58024400
 8008990:	03d09000 	.word	0x03d09000
 8008994:	46000000 	.word	0x46000000
 8008998:	4c742400 	.word	0x4c742400
 800899c:	4a742400 	.word	0x4a742400
 80089a0:	4af42400 	.word	0x4af42400

080089a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b089      	sub	sp, #36	@ 0x24
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089ac:	4ba0      	ldr	r3, [pc, #640]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b0:	f003 0303 	and.w	r3, r3, #3
 80089b4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80089b6:	4b9e      	ldr	r3, [pc, #632]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ba:	091b      	lsrs	r3, r3, #4
 80089bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089c0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80089c2:	4b9b      	ldr	r3, [pc, #620]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089cc:	4b98      	ldr	r3, [pc, #608]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089d0:	08db      	lsrs	r3, r3, #3
 80089d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	fb02 f303 	mul.w	r3, r2, r3
 80089dc:	ee07 3a90 	vmov	s15, r3
 80089e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089e4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 8111 	beq.w	8008c12 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	f000 8083 	beq.w	8008afe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	f200 80a1 	bhi.w	8008b42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d003      	beq.n	8008a0e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d056      	beq.n	8008aba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008a0c:	e099      	b.n	8008b42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a0e:	4b88      	ldr	r3, [pc, #544]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 0320 	and.w	r3, r3, #32
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d02d      	beq.n	8008a76 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a1a:	4b85      	ldr	r3, [pc, #532]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	08db      	lsrs	r3, r3, #3
 8008a20:	f003 0303 	and.w	r3, r3, #3
 8008a24:	4a83      	ldr	r2, [pc, #524]	@ (8008c34 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008a26:	fa22 f303 	lsr.w	r3, r2, r3
 8008a2a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	ee07 3a90 	vmov	s15, r3
 8008a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	ee07 3a90 	vmov	s15, r3
 8008a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a44:	4b7a      	ldr	r3, [pc, #488]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4c:	ee07 3a90 	vmov	s15, r3
 8008a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a54:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a58:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008c38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008a5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a70:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008a74:	e087      	b.n	8008b86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	ee07 3a90 	vmov	s15, r3
 8008a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a80:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008c3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008a84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a88:	4b69      	ldr	r3, [pc, #420]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a90:	ee07 3a90 	vmov	s15, r3
 8008a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a98:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a9c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008c38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008aa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ab4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ab8:	e065      	b.n	8008b86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	ee07 3a90 	vmov	s15, r3
 8008ac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ac4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008c40 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008ac8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008acc:	4b58      	ldr	r3, [pc, #352]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad4:	ee07 3a90 	vmov	s15, r3
 8008ad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008adc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ae0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008c38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008ae4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008af8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008afc:	e043      	b.n	8008b86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	ee07 3a90 	vmov	s15, r3
 8008b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b08:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008c44 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b10:	4b47      	ldr	r3, [pc, #284]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b18:	ee07 3a90 	vmov	s15, r3
 8008b1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b20:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b24:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008c38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008b28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b40:	e021      	b.n	8008b86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	ee07 3a90 	vmov	s15, r3
 8008b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b4c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008c3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008b50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b54:	4b36      	ldr	r3, [pc, #216]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b5c:	ee07 3a90 	vmov	s15, r3
 8008b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b64:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b68:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008c38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008b6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b84:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008b86:	4b2a      	ldr	r3, [pc, #168]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b8a:	0a5b      	lsrs	r3, r3, #9
 8008b8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b90:	ee07 3a90 	vmov	s15, r3
 8008b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ba0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bac:	ee17 2a90 	vmov	r2, s15
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bb8:	0c1b      	lsrs	r3, r3, #16
 8008bba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bbe:	ee07 3a90 	vmov	s15, r3
 8008bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bce:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bda:	ee17 2a90 	vmov	r2, s15
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008be2:	4b13      	ldr	r3, [pc, #76]	@ (8008c30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be6:	0e1b      	lsrs	r3, r3, #24
 8008be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bec:	ee07 3a90 	vmov	s15, r3
 8008bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bf4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bf8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bfc:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c08:	ee17 2a90 	vmov	r2, s15
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008c10:	e008      	b.n	8008c24 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	609a      	str	r2, [r3, #8]
}
 8008c24:	bf00      	nop
 8008c26:	3724      	adds	r7, #36	@ 0x24
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr
 8008c30:	58024400 	.word	0x58024400
 8008c34:	03d09000 	.word	0x03d09000
 8008c38:	46000000 	.word	0x46000000
 8008c3c:	4c742400 	.word	0x4c742400
 8008c40:	4a742400 	.word	0x4a742400
 8008c44:	4af42400 	.word	0x4af42400

08008c48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c56:	4b53      	ldr	r3, [pc, #332]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c5a:	f003 0303 	and.w	r3, r3, #3
 8008c5e:	2b03      	cmp	r3, #3
 8008c60:	d101      	bne.n	8008c66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	e099      	b.n	8008d9a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008c66:	4b4f      	ldr	r3, [pc, #316]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a4e      	ldr	r2, [pc, #312]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008c6c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c72:	f7f9 fe3d 	bl	80028f0 <HAL_GetTick>
 8008c76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c78:	e008      	b.n	8008c8c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008c7a:	f7f9 fe39 	bl	80028f0 <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d901      	bls.n	8008c8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e086      	b.n	8008d9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c8c:	4b45      	ldr	r3, [pc, #276]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1f0      	bne.n	8008c7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008c98:	4b42      	ldr	r3, [pc, #264]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	031b      	lsls	r3, r3, #12
 8008ca6:	493f      	ldr	r1, [pc, #252]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	628b      	str	r3, [r1, #40]	@ 0x28
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	025b      	lsls	r3, r3, #9
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	041b      	lsls	r3, r3, #16
 8008cca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008cce:	431a      	orrs	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	061b      	lsls	r3, r3, #24
 8008cd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008cdc:	4931      	ldr	r1, [pc, #196]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008ce2:	4b30      	ldr	r3, [pc, #192]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	695b      	ldr	r3, [r3, #20]
 8008cee:	492d      	ldr	r1, [pc, #180]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf8:	f023 0220 	bic.w	r2, r3, #32
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	4928      	ldr	r1, [pc, #160]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d02:	4313      	orrs	r3, r2
 8008d04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008d06:	4b27      	ldr	r3, [pc, #156]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0a:	4a26      	ldr	r2, [pc, #152]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d0c:	f023 0310 	bic.w	r3, r3, #16
 8008d10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008d12:	4b24      	ldr	r3, [pc, #144]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d16:	4b24      	ldr	r3, [pc, #144]	@ (8008da8 <RCCEx_PLL2_Config+0x160>)
 8008d18:	4013      	ands	r3, r2
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	69d2      	ldr	r2, [r2, #28]
 8008d1e:	00d2      	lsls	r2, r2, #3
 8008d20:	4920      	ldr	r1, [pc, #128]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d22:	4313      	orrs	r3, r2
 8008d24:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008d26:	4b1f      	ldr	r3, [pc, #124]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d2c:	f043 0310 	orr.w	r3, r3, #16
 8008d30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d106      	bne.n	8008d46 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008d38:	4b1a      	ldr	r3, [pc, #104]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3c:	4a19      	ldr	r2, [pc, #100]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008d42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d44:	e00f      	b.n	8008d66 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d106      	bne.n	8008d5a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008d4c:	4b15      	ldr	r3, [pc, #84]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d50:	4a14      	ldr	r2, [pc, #80]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d58:	e005      	b.n	8008d66 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008d5a:	4b12      	ldr	r3, [pc, #72]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d5e:	4a11      	ldr	r2, [pc, #68]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008d66:	4b0f      	ldr	r3, [pc, #60]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a0e      	ldr	r2, [pc, #56]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008d70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d72:	f7f9 fdbd 	bl	80028f0 <HAL_GetTick>
 8008d76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008d78:	e008      	b.n	8008d8c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d7a:	f7f9 fdb9 	bl	80028f0 <HAL_GetTick>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	1ad3      	subs	r3, r2, r3
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d901      	bls.n	8008d8c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	e006      	b.n	8008d9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008d8c:	4b05      	ldr	r3, [pc, #20]	@ (8008da4 <RCCEx_PLL2_Config+0x15c>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d0f0      	beq.n	8008d7a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	58024400 	.word	0x58024400
 8008da8:	ffff0007 	.word	0xffff0007

08008dac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008dba:	4b53      	ldr	r3, [pc, #332]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dbe:	f003 0303 	and.w	r3, r3, #3
 8008dc2:	2b03      	cmp	r3, #3
 8008dc4:	d101      	bne.n	8008dca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e099      	b.n	8008efe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008dca:	4b4f      	ldr	r3, [pc, #316]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a4e      	ldr	r2, [pc, #312]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008dd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008dd6:	f7f9 fd8b 	bl	80028f0 <HAL_GetTick>
 8008dda:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ddc:	e008      	b.n	8008df0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008dde:	f7f9 fd87 	bl	80028f0 <HAL_GetTick>
 8008de2:	4602      	mov	r2, r0
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d901      	bls.n	8008df0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e086      	b.n	8008efe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008df0:	4b45      	ldr	r3, [pc, #276]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d1f0      	bne.n	8008dde <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008dfc:	4b42      	ldr	r3, [pc, #264]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e00:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	051b      	lsls	r3, r3, #20
 8008e0a:	493f      	ldr	r1, [pc, #252]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	025b      	lsls	r3, r3, #9
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	431a      	orrs	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	041b      	lsls	r3, r3, #16
 8008e2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008e32:	431a      	orrs	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	691b      	ldr	r3, [r3, #16]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	061b      	lsls	r3, r3, #24
 8008e3c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008e40:	4931      	ldr	r1, [pc, #196]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e42:	4313      	orrs	r3, r2
 8008e44:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008e46:	4b30      	ldr	r3, [pc, #192]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	695b      	ldr	r3, [r3, #20]
 8008e52:	492d      	ldr	r1, [pc, #180]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e54:	4313      	orrs	r3, r2
 8008e56:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008e58:	4b2b      	ldr	r3, [pc, #172]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e5c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	4928      	ldr	r1, [pc, #160]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e66:	4313      	orrs	r3, r2
 8008e68:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008e6a:	4b27      	ldr	r3, [pc, #156]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6e:	4a26      	ldr	r2, [pc, #152]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008e76:	4b24      	ldr	r3, [pc, #144]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e7a:	4b24      	ldr	r3, [pc, #144]	@ (8008f0c <RCCEx_PLL3_Config+0x160>)
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	69d2      	ldr	r2, [r2, #28]
 8008e82:	00d2      	lsls	r2, r2, #3
 8008e84:	4920      	ldr	r1, [pc, #128]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e86:	4313      	orrs	r3, r2
 8008e88:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008e8a:	4b1f      	ldr	r3, [pc, #124]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8e:	4a1e      	ldr	r2, [pc, #120]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d106      	bne.n	8008eaa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea0:	4a19      	ldr	r2, [pc, #100]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ea2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ea8:	e00f      	b.n	8008eca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d106      	bne.n	8008ebe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008eb0:	4b15      	ldr	r3, [pc, #84]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb4:	4a14      	ldr	r2, [pc, #80]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008eb6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008eba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ebc:	e005      	b.n	8008eca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008ebe:	4b12      	ldr	r3, [pc, #72]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec2:	4a11      	ldr	r2, [pc, #68]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ec4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008ec8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008eca:	4b0f      	ldr	r3, [pc, #60]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a0e      	ldr	r2, [pc, #56]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ed4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ed6:	f7f9 fd0b 	bl	80028f0 <HAL_GetTick>
 8008eda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008edc:	e008      	b.n	8008ef0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008ede:	f7f9 fd07 	bl	80028f0 <HAL_GetTick>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	1ad3      	subs	r3, r2, r3
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d901      	bls.n	8008ef0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008eec:	2303      	movs	r3, #3
 8008eee:	e006      	b.n	8008efe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008ef0:	4b05      	ldr	r3, [pc, #20]	@ (8008f08 <RCCEx_PLL3_Config+0x15c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d0f0      	beq.n	8008ede <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	58024400 	.word	0x58024400
 8008f0c:	ffff0007 	.word	0xffff0007

08008f10 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d071      	beq.n	8009006 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d106      	bne.n	8008f3c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f7f9 f860 	bl	8001ffc <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2202      	movs	r2, #2
 8008f40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	f003 0310 	and.w	r3, r3, #16
 8008f4e:	2b10      	cmp	r3, #16
 8008f50:	d050      	beq.n	8008ff4 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	22ca      	movs	r2, #202	@ 0xca
 8008f58:	625a      	str	r2, [r3, #36]	@ 0x24
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2253      	movs	r2, #83	@ 0x53
 8008f60:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 fa4a 	bl	80093fc <RTC_EnterInitMode>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d124      	bne.n	8008fbc <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	6899      	ldr	r1, [r3, #8]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	4b24      	ldr	r3, [pc, #144]	@ (8009010 <HAL_RTC_Init+0x100>)
 8008f7e:	400b      	ands	r3, r1
 8008f80:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6899      	ldr	r1, [r3, #8]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	431a      	orrs	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	699b      	ldr	r3, [r3, #24]
 8008f96:	431a      	orrs	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	430a      	orrs	r2, r1
 8008f9e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	0419      	lsls	r1, r3, #16
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	68da      	ldr	r2, [r3, #12]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	430a      	orrs	r2, r1
 8008fb0:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 fa56 	bl	8009464 <RTC_ExitInitMode>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d113      	bne.n	8008fea <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f022 0203 	bic.w	r2, r2, #3
 8008fd0:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	69da      	ldr	r2, [r3, #28]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	22ff      	movs	r2, #255	@ 0xff
 8008ff0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008ff2:	e001      	b.n	8008ff8 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d103      	bne.n	8009006 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2201      	movs	r2, #1
 8009002:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8009006:	7bfb      	ldrb	r3, [r7, #15]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3710      	adds	r7, #16
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	ff8fffbf 	.word	0xff8fffbf

08009014 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009014:	b590      	push	{r4, r7, lr}
 8009016:	b087      	sub	sp, #28
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009026:	2b01      	cmp	r3, #1
 8009028:	d101      	bne.n	800902e <HAL_RTC_SetTime+0x1a>
 800902a:	2302      	movs	r3, #2
 800902c:	e089      	b.n	8009142 <HAL_RTC_SetTime+0x12e>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2202      	movs	r2, #2
 800903a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	22ca      	movs	r2, #202	@ 0xca
 8009044:	625a      	str	r2, [r3, #36]	@ 0x24
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2253      	movs	r2, #83	@ 0x53
 800904c:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 f9d4 	bl	80093fc <RTC_EnterInitMode>
 8009054:	4603      	mov	r3, r0
 8009056:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009058:	7cfb      	ldrb	r3, [r7, #19]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d161      	bne.n	8009122 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d126      	bne.n	80090b2 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800906e:	2b00      	cmp	r3, #0
 8009070:	d102      	bne.n	8009078 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2200      	movs	r2, #0
 8009076:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	4618      	mov	r0, r3
 800907e:	f000 fa2f 	bl	80094e0 <RTC_ByteToBcd2>
 8009082:	4603      	mov	r3, r0
 8009084:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	785b      	ldrb	r3, [r3, #1]
 800908a:	4618      	mov	r0, r3
 800908c:	f000 fa28 	bl	80094e0 <RTC_ByteToBcd2>
 8009090:	4603      	mov	r3, r0
 8009092:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009094:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	789b      	ldrb	r3, [r3, #2]
 800909a:	4618      	mov	r0, r3
 800909c:	f000 fa20 	bl	80094e0 <RTC_ByteToBcd2>
 80090a0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80090a2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	78db      	ldrb	r3, [r3, #3]
 80090aa:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090ac:	4313      	orrs	r3, r2
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	e018      	b.n	80090e4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d102      	bne.n	80090c6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	2200      	movs	r2, #0
 80090c4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	785b      	ldrb	r3, [r3, #1]
 80090d0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090d2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 80090d4:	68ba      	ldr	r2, [r7, #8]
 80090d6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80090d8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	78db      	ldrb	r3, [r3, #3]
 80090de:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090e0:	4313      	orrs	r3, r2
 80090e2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	6979      	ldr	r1, [r7, #20]
 80090ea:	4b18      	ldr	r3, [pc, #96]	@ (800914c <HAL_RTC_SetTime+0x138>)
 80090ec:	400b      	ands	r3, r1
 80090ee:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689a      	ldr	r2, [r3, #8]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80090fe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6899      	ldr	r1, [r3, #8]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	68da      	ldr	r2, [r3, #12]
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	431a      	orrs	r2, r3
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	430a      	orrs	r2, r1
 8009116:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f000 f9a3 	bl	8009464 <RTC_ExitInitMode>
 800911e:	4603      	mov	r3, r0
 8009120:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	22ff      	movs	r2, #255	@ 0xff
 8009128:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800912a:	7cfb      	ldrb	r3, [r7, #19]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d103      	bne.n	8009138 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009140:	7cfb      	ldrb	r3, [r7, #19]
}
 8009142:	4618      	mov	r0, r3
 8009144:	371c      	adds	r7, #28
 8009146:	46bd      	mov	sp, r7
 8009148:	bd90      	pop	{r4, r7, pc}
 800914a:	bf00      	nop
 800914c:	007f7f7f 	.word	0x007f7f7f

08009150 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b086      	sub	sp, #24
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	4b22      	ldr	r3, [pc, #136]	@ (8009204 <HAL_RTC_GetTime+0xb4>)
 800917c:	4013      	ands	r3, r2
 800917e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	0c1b      	lsrs	r3, r3, #16
 8009184:	b2db      	uxtb	r3, r3
 8009186:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800918a:	b2da      	uxtb	r2, r3
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	0a1b      	lsrs	r3, r3, #8
 8009194:	b2db      	uxtb	r3, r3
 8009196:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800919a:	b2da      	uxtb	r2, r3
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	0d9b      	lsrs	r3, r3, #22
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	b2da      	uxtb	r2, r3
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d11a      	bne.n	80091fa <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	4618      	mov	r0, r3
 80091ca:	f000 f9a9 	bl	8009520 <RTC_Bcd2ToByte>
 80091ce:	4603      	mov	r3, r0
 80091d0:	461a      	mov	r2, r3
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	785b      	ldrb	r3, [r3, #1]
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 f9a0 	bl	8009520 <RTC_Bcd2ToByte>
 80091e0:	4603      	mov	r3, r0
 80091e2:	461a      	mov	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	789b      	ldrb	r3, [r3, #2]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f000 f997 	bl	8009520 <RTC_Bcd2ToByte>
 80091f2:	4603      	mov	r3, r0
 80091f4:	461a      	mov	r2, r3
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80091fa:	2300      	movs	r3, #0
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3718      	adds	r7, #24
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	007f7f7f 	.word	0x007f7f7f

08009208 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009208:	b590      	push	{r4, r7, lr}
 800920a:	b087      	sub	sp, #28
 800920c:	af00      	add	r7, sp, #0
 800920e:	60f8      	str	r0, [r7, #12]
 8009210:	60b9      	str	r1, [r7, #8]
 8009212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f893 3020 	ldrb.w	r3, [r3, #32]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d101      	bne.n	8009222 <HAL_RTC_SetDate+0x1a>
 800921e:	2302      	movs	r3, #2
 8009220:	e073      	b.n	800930a <HAL_RTC_SetDate+0x102>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2202      	movs	r2, #2
 800922e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d10e      	bne.n	8009256 <HAL_RTC_SetDate+0x4e>
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	785b      	ldrb	r3, [r3, #1]
 800923c:	f003 0310 	and.w	r3, r3, #16
 8009240:	2b00      	cmp	r3, #0
 8009242:	d008      	beq.n	8009256 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	785b      	ldrb	r3, [r3, #1]
 8009248:	f023 0310 	bic.w	r3, r3, #16
 800924c:	b2db      	uxtb	r3, r3
 800924e:	330a      	adds	r3, #10
 8009250:	b2da      	uxtb	r2, r3
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d11c      	bne.n	8009296 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	78db      	ldrb	r3, [r3, #3]
 8009260:	4618      	mov	r0, r3
 8009262:	f000 f93d 	bl	80094e0 <RTC_ByteToBcd2>
 8009266:	4603      	mov	r3, r0
 8009268:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	785b      	ldrb	r3, [r3, #1]
 800926e:	4618      	mov	r0, r3
 8009270:	f000 f936 	bl	80094e0 <RTC_ByteToBcd2>
 8009274:	4603      	mov	r3, r0
 8009276:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009278:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	789b      	ldrb	r3, [r3, #2]
 800927e:	4618      	mov	r0, r3
 8009280:	f000 f92e 	bl	80094e0 <RTC_ByteToBcd2>
 8009284:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009286:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009290:	4313      	orrs	r3, r2
 8009292:	617b      	str	r3, [r7, #20]
 8009294:	e00e      	b.n	80092b4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	78db      	ldrb	r3, [r3, #3]
 800929a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	785b      	ldrb	r3, [r3, #1]
 80092a0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80092a2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 80092a4:	68ba      	ldr	r2, [r7, #8]
 80092a6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80092a8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80092b0:	4313      	orrs	r3, r2
 80092b2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	22ca      	movs	r2, #202	@ 0xca
 80092ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2253      	movs	r2, #83	@ 0x53
 80092c2:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f000 f899 	bl	80093fc <RTC_EnterInitMode>
 80092ca:	4603      	mov	r3, r0
 80092cc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80092ce:	7cfb      	ldrb	r3, [r7, #19]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10a      	bne.n	80092ea <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681a      	ldr	r2, [r3, #0]
 80092d8:	6979      	ldr	r1, [r7, #20]
 80092da:	4b0e      	ldr	r3, [pc, #56]	@ (8009314 <HAL_RTC_SetDate+0x10c>)
 80092dc:	400b      	ands	r3, r1
 80092de:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80092e0:	68f8      	ldr	r0, [r7, #12]
 80092e2:	f000 f8bf 	bl	8009464 <RTC_ExitInitMode>
 80092e6:	4603      	mov	r3, r0
 80092e8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	22ff      	movs	r2, #255	@ 0xff
 80092f0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80092f2:	7cfb      	ldrb	r3, [r7, #19]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d103      	bne.n	8009300 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009308:	7cfb      	ldrb	r3, [r7, #19]


}
 800930a:	4618      	mov	r0, r3
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	bd90      	pop	{r4, r7, pc}
 8009312:	bf00      	nop
 8009314:	00ffff3f 	.word	0x00ffff3f

08009318 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b086      	sub	sp, #24
 800931c:	af00      	add	r7, sp, #0
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	685a      	ldr	r2, [r3, #4]
 800932a:	4b21      	ldr	r3, [pc, #132]	@ (80093b0 <HAL_RTC_GetDate+0x98>)
 800932c:	4013      	ands	r3, r2
 800932e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	0c1b      	lsrs	r3, r3, #16
 8009334:	b2da      	uxtb	r2, r3
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	0a1b      	lsrs	r3, r3, #8
 800933e:	b2db      	uxtb	r3, r3
 8009340:	f003 031f 	and.w	r3, r3, #31
 8009344:	b2da      	uxtb	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	b2db      	uxtb	r3, r3
 800934e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009352:	b2da      	uxtb	r2, r3
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	0b5b      	lsrs	r3, r3, #13
 800935c:	b2db      	uxtb	r3, r3
 800935e:	f003 0307 	and.w	r3, r3, #7
 8009362:	b2da      	uxtb	r2, r3
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d11a      	bne.n	80093a4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	78db      	ldrb	r3, [r3, #3]
 8009372:	4618      	mov	r0, r3
 8009374:	f000 f8d4 	bl	8009520 <RTC_Bcd2ToByte>
 8009378:	4603      	mov	r3, r0
 800937a:	461a      	mov	r2, r3
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	785b      	ldrb	r3, [r3, #1]
 8009384:	4618      	mov	r0, r3
 8009386:	f000 f8cb 	bl	8009520 <RTC_Bcd2ToByte>
 800938a:	4603      	mov	r3, r0
 800938c:	461a      	mov	r2, r3
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	789b      	ldrb	r3, [r3, #2]
 8009396:	4618      	mov	r0, r3
 8009398:	f000 f8c2 	bl	8009520 <RTC_Bcd2ToByte>
 800939c:	4603      	mov	r3, r0
 800939e:	461a      	mov	r2, r3
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3718      	adds	r7, #24
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	00ffff3f 	.word	0x00ffff3f

080093b4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a0d      	ldr	r2, [pc, #52]	@ (80093f8 <HAL_RTC_WaitForSynchro+0x44>)
 80093c2:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 80093c4:	f7f9 fa94 	bl	80028f0 <HAL_GetTick>
 80093c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80093ca:	e009      	b.n	80093e0 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80093cc:	f7f9 fa90 	bl	80028f0 <HAL_GetTick>
 80093d0:	4602      	mov	r2, r0
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	1ad3      	subs	r3, r2, r3
 80093d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80093da:	d901      	bls.n	80093e0 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	e007      	b.n	80093f0 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	68db      	ldr	r3, [r3, #12]
 80093e6:	f003 0320 	and.w	r3, r3, #32
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d0ee      	beq.n	80093cc <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 80093ee:	2300      	movs	r3, #0
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	0003ff5f 	.word	0x0003ff5f

080093fc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009404:	2300      	movs	r3, #0
 8009406:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009412:	2b00      	cmp	r3, #0
 8009414:	d120      	bne.n	8009458 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f04f 32ff 	mov.w	r2, #4294967295
 800941e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009420:	f7f9 fa66 	bl	80028f0 <HAL_GetTick>
 8009424:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009426:	e00d      	b.n	8009444 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009428:	f7f9 fa62 	bl	80028f0 <HAL_GetTick>
 800942c:	4602      	mov	r2, r0
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	1ad3      	subs	r3, r2, r3
 8009432:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009436:	d905      	bls.n	8009444 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009438:	2303      	movs	r3, #3
 800943a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2203      	movs	r2, #3
 8009440:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800944e:	2b00      	cmp	r3, #0
 8009450:	d102      	bne.n	8009458 <RTC_EnterInitMode+0x5c>
 8009452:	7bfb      	ldrb	r3, [r7, #15]
 8009454:	2b03      	cmp	r3, #3
 8009456:	d1e7      	bne.n	8009428 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8009458:	7bfb      	ldrb	r3, [r7, #15]
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
	...

08009464 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8009470:	4b1a      	ldr	r3, [pc, #104]	@ (80094dc <RTC_ExitInitMode+0x78>)
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	4a19      	ldr	r2, [pc, #100]	@ (80094dc <RTC_ExitInitMode+0x78>)
 8009476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800947a:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800947c:	4b17      	ldr	r3, [pc, #92]	@ (80094dc <RTC_ExitInitMode+0x78>)
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	f003 0320 	and.w	r3, r3, #32
 8009484:	2b00      	cmp	r3, #0
 8009486:	d10c      	bne.n	80094a2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f7ff ff93 	bl	80093b4 <HAL_RTC_WaitForSynchro>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d01e      	beq.n	80094d2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2203      	movs	r2, #3
 8009498:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800949c:	2303      	movs	r3, #3
 800949e:	73fb      	strb	r3, [r7, #15]
 80094a0:	e017      	b.n	80094d2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80094a2:	4b0e      	ldr	r3, [pc, #56]	@ (80094dc <RTC_ExitInitMode+0x78>)
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	4a0d      	ldr	r2, [pc, #52]	@ (80094dc <RTC_ExitInitMode+0x78>)
 80094a8:	f023 0320 	bic.w	r3, r3, #32
 80094ac:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7ff ff80 	bl	80093b4 <HAL_RTC_WaitForSynchro>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d005      	beq.n	80094c6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2203      	movs	r2, #3
 80094be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80094c2:	2303      	movs	r3, #3
 80094c4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80094c6:	4b05      	ldr	r3, [pc, #20]	@ (80094dc <RTC_ExitInitMode+0x78>)
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	4a04      	ldr	r2, [pc, #16]	@ (80094dc <RTC_ExitInitMode+0x78>)
 80094cc:	f043 0320 	orr.w	r3, r3, #32
 80094d0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80094d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3710      	adds	r7, #16
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	58004000 	.word	0x58004000

080094e0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	4603      	mov	r3, r0
 80094e8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 80094ee:	79fb      	ldrb	r3, [r7, #7]
 80094f0:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 80094f2:	e005      	b.n	8009500 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	3301      	adds	r3, #1
 80094f8:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 80094fa:	7afb      	ldrb	r3, [r7, #11]
 80094fc:	3b0a      	subs	r3, #10
 80094fe:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8009500:	7afb      	ldrb	r3, [r7, #11]
 8009502:	2b09      	cmp	r3, #9
 8009504:	d8f6      	bhi.n	80094f4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	b2db      	uxtb	r3, r3
 800950a:	011b      	lsls	r3, r3, #4
 800950c:	b2da      	uxtb	r2, r3
 800950e:	7afb      	ldrb	r3, [r7, #11]
 8009510:	4313      	orrs	r3, r2
 8009512:	b2db      	uxtb	r3, r3
}
 8009514:	4618      	mov	r0, r3
 8009516:	3714      	adds	r7, #20
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr

08009520 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	4603      	mov	r3, r0
 8009528:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800952a:	79fb      	ldrb	r3, [r7, #7]
 800952c:	091b      	lsrs	r3, r3, #4
 800952e:	b2db      	uxtb	r3, r3
 8009530:	461a      	mov	r2, r3
 8009532:	0092      	lsls	r2, r2, #2
 8009534:	4413      	add	r3, r2
 8009536:	005b      	lsls	r3, r3, #1
 8009538:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800953a:	79fb      	ldrb	r3, [r7, #7]
 800953c:	f003 030f 	and.w	r3, r3, #15
 8009540:	b2da      	uxtb	r2, r3
 8009542:	7bfb      	ldrb	r3, [r7, #15]
 8009544:	4413      	add	r3, r2
 8009546:	b2db      	uxtb	r3, r3
}
 8009548:	4618      	mov	r0, r3
 800954a:	3714      	adds	r7, #20
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b086      	sub	sp, #24
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009566:	2b01      	cmp	r3, #1
 8009568:	d101      	bne.n	800956e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800956a:	2302      	movs	r3, #2
 800956c:	e07b      	b.n	8009666 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2202      	movs	r2, #2
 800957a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	22ca      	movs	r2, #202	@ 0xca
 8009584:	625a      	str	r2, [r3, #36]	@ 0x24
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2253      	movs	r2, #83	@ 0x53
 800958c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 800958e:	4b38      	ldr	r3, [pc, #224]	@ (8009670 <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	4a37      	ldr	r2, [pc, #220]	@ (8009670 <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 8009594:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009598:	6093      	str	r3, [r2, #8]
  {
    tickstart = HAL_GetTick();

    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_WUTWF) == 0U)
#else
  if (READ_BIT(RTC->ISR, RTC_ISR_INITF) == 0U)
 800959a:	4b35      	ldr	r3, [pc, #212]	@ (8009670 <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d120      	bne.n	80095e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    tickstart = HAL_GetTick();
 80095a6:	f7f9 f9a3 	bl	80028f0 <HAL_GetTick>
 80095aa:	6178      	str	r0, [r7, #20]

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80095ac:	e015      	b.n	80095da <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
#endif /* TAMP */
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095ae:	f7f9 f99f 	bl	80028f0 <HAL_GetTick>
 80095b2:	4602      	mov	r2, r0
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095bc:	d90d      	bls.n	80095da <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	22ff      	movs	r2, #255	@ 0xff
 80095c4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2203      	movs	r2, #3
 80095ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2200      	movs	r2, #0
 80095d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e045      	b.n	8009666 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	68db      	ldr	r3, [r3, #12]
 80095e0:	f003 0304 	and.w	r3, r3, #4
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d0e2      	beq.n	80095ae <HAL_RTCEx_SetWakeUpTimer_IT+0x5a>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits and configure the clock source in CR register */
  {
    uint32_t CR_tmp = hrtc->Instance->CR;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	613b      	str	r3, [r7, #16]
    CR_tmp &= (uint32_t)~RTC_CR_WUCKSEL;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f023 0307 	bic.w	r3, r3, #7
 80095fe:	613b      	str	r3, [r7, #16]
    CR_tmp |= (uint32_t)WakeUpClock;
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4313      	orrs	r3, r2
 8009606:	613b      	str	r3, [r7, #16]
    hrtc->Instance->CR = CR_tmp;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	693a      	ldr	r2, [r7, #16]
 800960e:	609a      	str	r2, [r3, #8]
  else
  {
    __HAL_RTC_WAKEUPTIMER_EXTID2_ENABLE_IT();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8009610:	4b18      	ldr	r3, [pc, #96]	@ (8009674 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a17      	ldr	r2, [pc, #92]	@ (8009674 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 8009616:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800961a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800961c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009626:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800962a:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	689a      	ldr	r2, [r3, #8]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800963a:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	689a      	ldr	r2, [r3, #8]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800964a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	22ff      	movs	r2, #255	@ 0xff
 8009652:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2201      	movs	r2, #1
 8009658:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3718      	adds	r7, #24
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	58004000 	.word	0x58004000
 8009674:	58000080 	.word	0x58000080

08009678 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  else
  {
    __HAL_RTC_WAKEUPTIMER_EXTID2_CLEAR_FLAG();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8009680:	4b0f      	ldr	r3, [pc, #60]	@ (80096c0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8009682:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8009686:	609a      	str	r2, [r3, #8]
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
  #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00b      	beq.n	80096ae <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	b2da      	uxtb	r2, r3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80096a6:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
  #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
  #else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 f80b 	bl	80096c4 <HAL_RTCEx_WakeUpTimerEventCallback>
  #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }
#endif /* TAMP */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80096b6:	bf00      	nop
 80096b8:	3708      	adds	r7, #8
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	58000080 	.word	0x58000080

080096c4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef * hrtc)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b083      	sub	sp, #12
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 80096cc:	bf00      	nop
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b08a      	sub	sp, #40	@ 0x28
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d101      	bne.n	80096ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e075      	b.n	80097d6 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80096f0:	b2db      	uxtb	r3, r3
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d105      	bne.n	8009702 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f7f8 fcb7 	bl	8002070 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2204      	movs	r2, #4
 8009706:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f868 	bl	80097e0 <HAL_SD_InitCard>
 8009710:	4603      	mov	r3, r0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d001      	beq.n	800971a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e05d      	b.n	80097d6 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800971a:	f107 0308 	add.w	r3, r7, #8
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 ff97 	bl	800a654 <HAL_SD_GetCardStatus>
 8009726:	4603      	mov	r3, r0
 8009728:	2b00      	cmp	r3, #0
 800972a:	d001      	beq.n	8009730 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	e052      	b.n	80097d6 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8009730:	7e3b      	ldrb	r3, [r7, #24]
 8009732:	b2db      	uxtb	r3, r3
 8009734:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8009736:	7e7b      	ldrb	r3, [r7, #25]
 8009738:	b2db      	uxtb	r3, r3
 800973a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009740:	2b01      	cmp	r3, #1
 8009742:	d10a      	bne.n	800975a <HAL_SD_Init+0x82>
 8009744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009746:	2b00      	cmp	r3, #0
 8009748:	d102      	bne.n	8009750 <HAL_SD_Init+0x78>
 800974a:	6a3b      	ldr	r3, [r7, #32]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d004      	beq.n	800975a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009756:	659a      	str	r2, [r3, #88]	@ 0x58
 8009758:	e00b      	b.n	8009772 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800975e:	2b01      	cmp	r3, #1
 8009760:	d104      	bne.n	800976c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009768:	659a      	str	r2, [r3, #88]	@ 0x58
 800976a:	e002      	b.n	8009772 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	4619      	mov	r1, r3
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f001 f855 	bl	800a828 <HAL_SD_ConfigWideBusOperation>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e026      	b.n	80097d6 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8009788:	f7f9 f8b2 	bl	80028f0 <HAL_GetTick>
 800978c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800978e:	e011      	b.n	80097b4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8009790:	f7f9 f8ae 	bl	80028f0 <HAL_GetTick>
 8009794:	4602      	mov	r2, r0
 8009796:	69fb      	ldr	r3, [r7, #28]
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979e:	d109      	bne.n	80097b4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80097a6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80097b0:	2303      	movs	r3, #3
 80097b2:	e010      	b.n	80097d6 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f001 f949 	bl	800aa4c <HAL_SD_GetCardState>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b04      	cmp	r3, #4
 80097be:	d1e7      	bne.n	8009790 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3728      	adds	r7, #40	@ 0x28
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
	...

080097e0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80097e0:	b590      	push	{r4, r7, lr}
 80097e2:	b08d      	sub	sp, #52	@ 0x34
 80097e4:	af02      	add	r7, sp, #8
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80097e8:	2300      	movs	r3, #0
 80097ea:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80097ec:	2300      	movs	r3, #0
 80097ee:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80097f0:	2300      	movs	r3, #0
 80097f2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80097f4:	2300      	movs	r3, #0
 80097f6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80097f8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80097fc:	f04f 0100 	mov.w	r1, #0
 8009800:	f7fe f892 	bl	8007928 <HAL_RCCEx_GetPeriphCLKFreq>
 8009804:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	2b00      	cmp	r3, #0
 800980a:	d109      	bne.n	8009820 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800981a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	e070      	b.n	8009902 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8009820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009822:	0a1b      	lsrs	r3, r3, #8
 8009824:	4a39      	ldr	r2, [pc, #228]	@ (800990c <HAL_SD_InitCard+0x12c>)
 8009826:	fba2 2303 	umull	r2, r3, r2, r3
 800982a:	091b      	lsrs	r3, r3, #4
 800982c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681c      	ldr	r4, [r3, #0]
 8009832:	466a      	mov	r2, sp
 8009834:	f107 0318 	add.w	r3, r7, #24
 8009838:	e893 0003 	ldmia.w	r3, {r0, r1}
 800983c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009840:	f107 030c 	add.w	r3, r7, #12
 8009844:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009846:	4620      	mov	r0, r4
 8009848:	f002 fd16 	bl	800c278 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4618      	mov	r0, r3
 8009852:	f002 fd59 	bl	800c308 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d005      	beq.n	8009868 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	005b      	lsls	r3, r3, #1
 8009860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009862:	fbb2 f3f3 	udiv	r3, r2, r3
 8009866:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8009868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986a:	2b00      	cmp	r3, #0
 800986c:	d007      	beq.n	800987e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800986e:	4a28      	ldr	r2, [pc, #160]	@ (8009910 <HAL_SD_InitCard+0x130>)
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	fbb2 f3f3 	udiv	r3, r2, r3
 8009876:	3301      	adds	r3, #1
 8009878:	4618      	mov	r0, r3
 800987a:	f7f9 f845 	bl	8002908 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f001 f9d2 	bl	800ac28 <SD_PowerON>
 8009884:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009886:	6a3b      	ldr	r3, [r7, #32]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00b      	beq.n	80098a4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009898:	6a3b      	ldr	r3, [r7, #32]
 800989a:	431a      	orrs	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e02e      	b.n	8009902 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 f8f1 	bl	800aa8c <SD_InitCard>
 80098aa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80098ac:	6a3b      	ldr	r3, [r7, #32]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d00b      	beq.n	80098ca <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2201      	movs	r2, #1
 80098b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098be:	6a3b      	ldr	r3, [r7, #32]
 80098c0:	431a      	orrs	r2, r3
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80098c6:	2301      	movs	r3, #1
 80098c8:	e01b      	b.n	8009902 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80098d2:	4618      	mov	r0, r3
 80098d4:	f002 fdbe 	bl	800c454 <SDMMC_CmdBlockLength>
 80098d8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80098da:	6a3b      	ldr	r3, [r7, #32]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d00f      	beq.n	8009900 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a0b      	ldr	r2, [pc, #44]	@ (8009914 <HAL_SD_InitCard+0x134>)
 80098e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098ec:	6a3b      	ldr	r3, [r7, #32]
 80098ee:	431a      	orrs	r2, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2201      	movs	r2, #1
 80098f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e000      	b.n	8009902 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	372c      	adds	r7, #44	@ 0x2c
 8009906:	46bd      	mov	sp, r7
 8009908:	bd90      	pop	{r4, r7, pc}
 800990a:	bf00      	nop
 800990c:	014f8b59 	.word	0x014f8b59
 8009910:	00012110 	.word	0x00012110
 8009914:	1fe00fff 	.word	0x1fe00fff

08009918 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e011      	b.n	800994e <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2203      	movs	r2, #3
 800992e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
#endif /* USE_SD_TRANSCEIVER   */

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f001 fa06 	bl	800ad44 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f7f8 fc2f 	bl	800219c <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	635a      	str	r2, [r3, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_RESET;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	3708      	adds	r7, #8
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}
	...

08009958 <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b092      	sub	sp, #72	@ 0x48
 800995c:	af00      	add	r7, sp, #0
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	60b9      	str	r1, [r7, #8]
 8009962:	607a      	str	r2, [r7, #4]
 8009964:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009966:	f7f8 ffc3 	bl	80028f0 <HAL_GetTick>
 800996a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d107      	bne.n	800998a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800997e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e167      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b01      	cmp	r3, #1
 8009994:	f040 815a 	bne.w	8009c4c <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800999e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	441a      	add	r2, r3
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099a8:	429a      	cmp	r2, r3
 80099aa:	d907      	bls.n	80099bc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099b0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e14e      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2203      	movs	r2, #3
 80099c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2200      	movs	r2, #0
 80099ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d002      	beq.n	80099da <HAL_SD_ReadBlocks+0x82>
    {
      add *= BLOCKSIZE;
 80099d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d6:	025b      	lsls	r3, r3, #9
 80099d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80099da:	f04f 33ff 	mov.w	r3, #4294967295
 80099de:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	025b      	lsls	r3, r3, #9
 80099e4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80099e6:	2390      	movs	r3, #144	@ 0x90
 80099e8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80099ea:	2302      	movs	r3, #2
 80099ec:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80099ee:	2300      	movs	r3, #0
 80099f0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f107 0214 	add.w	r2, r7, #20
 80099fe:	4611      	mov	r1, r2
 8009a00:	4618      	mov	r0, r3
 8009a02:	f002 fcfb 	bl	800c3fc <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	68da      	ldr	r2, [r3, #12]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a14:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d90a      	bls.n	8009a32 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f002 fd59 	bl	800c4e0 <SDMMC_CmdReadMultiBlock>
 8009a2e:	6478      	str	r0, [r7, #68]	@ 0x44
 8009a30:	e009      	b.n	8009a46 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2201      	movs	r2, #1
 8009a36:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f002 fd2b 	bl	800c49a <SDMMC_CmdReadSingleBlock>
 8009a44:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d012      	beq.n	8009a72 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a84      	ldr	r2, [pc, #528]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009a52:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a5a:	431a      	orrs	r2, r3
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2201      	movs	r2, #1
 8009a64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e0f3      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009a76:	e058      	b.n	8009b2a <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d033      	beq.n	8009aee <HAL_SD_ReadBlocks+0x196>
 8009a86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a88:	2b1f      	cmp	r3, #31
 8009a8a:	d930      	bls.n	8009aee <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a90:	e027      	b.n	8009ae2 <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f002 fc18 	bl	800c2cc <SDMMC_ReadFIFO>
 8009a9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8009a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8009aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aae:	0a1b      	lsrs	r3, r3, #8
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab8:	3301      	adds	r3, #1
 8009aba:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abe:	0c1b      	lsrs	r3, r3, #16
 8009ac0:	b2da      	uxtb	r2, r3
 8009ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ac4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ac8:	3301      	adds	r3, #1
 8009aca:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ace:	0e1b      	lsrs	r3, r3, #24
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad8:	3301      	adds	r3, #1
 8009ada:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ade:	3301      	adds	r3, #1
 8009ae0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ae4:	2b07      	cmp	r3, #7
 8009ae6:	d9d4      	bls.n	8009a92 <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8009ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aea:	3b20      	subs	r3, #32
 8009aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009aee:	f7f8 feff 	bl	80028f0 <HAL_GetTick>
 8009af2:	4602      	mov	r2, r0
 8009af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d902      	bls.n	8009b04 <HAL_SD_ReadBlocks+0x1ac>
 8009afe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d112      	bne.n	8009b2a <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a56      	ldr	r2, [pc, #344]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	2200      	movs	r2, #0
 8009b24:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009b26:	2303      	movs	r3, #3
 8009b28:	e097      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b30:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d09f      	beq.n	8009a78 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	68da      	ldr	r2, [r3, #12]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b46:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d022      	beq.n	8009b9c <HAL_SD_ReadBlocks+0x244>
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d91f      	bls.n	8009b9c <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b60:	2b03      	cmp	r3, #3
 8009b62:	d01b      	beq.n	8009b9c <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f002 fd23 	bl	800c5b4 <SDMMC_CmdStopTransfer>
 8009b6e:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8009b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d012      	beq.n	8009b9c <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a3a      	ldr	r2, [pc, #232]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009b7c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b84:	431a      	orrs	r2, r3
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2200      	movs	r2, #0
 8009b96:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e05e      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ba2:	f003 0308 	and.w	r3, r3, #8
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d012      	beq.n	8009bd0 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a2d      	ldr	r2, [pc, #180]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009bb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bb6:	f043 0208 	orr.w	r2, r3, #8
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009bcc:	2301      	movs	r3, #1
 8009bce:	e044      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bd6:	f003 0302 	and.w	r3, r3, #2
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d012      	beq.n	8009c04 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a20      	ldr	r2, [pc, #128]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009be4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bea:	f043 0202 	orr.w	r2, r3, #2
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e02a      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c0a:	f003 0320 	and.w	r3, r3, #32
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d012      	beq.n	8009c38 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a13      	ldr	r2, [pc, #76]	@ (8009c64 <HAL_SD_ReadBlocks+0x30c>)
 8009c18:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c1e:	f043 0220 	orr.w	r2, r3, #32
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2200      	movs	r2, #0
 8009c32:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	e010      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8009c68 <HAL_SD_ReadBlocks+0x310>)
 8009c3e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2201      	movs	r2, #1
 8009c44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	e006      	b.n	8009c5a <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c50:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
  }
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3748      	adds	r7, #72	@ 0x48
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	1fe00fff 	.word	0x1fe00fff
 8009c68:	18000f3a 	.word	0x18000f3a

08009c6c <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b092      	sub	sp, #72	@ 0x48
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
 8009c78:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009c7a:	f7f8 fe39 	bl	80028f0 <HAL_GetTick>
 8009c7e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d107      	bne.n	8009c9e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c92:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e16b      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	f040 815e 	bne.w	8009f68 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009cb2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	441a      	add	r2, r3
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d907      	bls.n	8009cd0 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cc4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e152      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2203      	movs	r2, #3
 8009cd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d002      	beq.n	8009cee <HAL_SD_WriteBlocks+0x82>
    {
      add *= BLOCKSIZE;
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cea:	025b      	lsls	r3, r3, #9
 8009cec:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009cee:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	025b      	lsls	r3, r3, #9
 8009cf8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009cfa:	2390      	movs	r3, #144	@ 0x90
 8009cfc:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009d02:	2300      	movs	r3, #0
 8009d04:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009d06:	2300      	movs	r3, #0
 8009d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f107 0218 	add.w	r2, r7, #24
 8009d12:	4611      	mov	r1, r2
 8009d14:	4618      	mov	r0, r3
 8009d16:	f002 fb71 	bl	800c3fc <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68da      	ldr	r2, [r3, #12]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d28:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d90a      	bls.n	8009d46 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2220      	movs	r2, #32
 8009d34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f002 fc15 	bl	800c56c <SDMMC_CmdWriteMultiBlock>
 8009d42:	6478      	str	r0, [r7, #68]	@ 0x44
 8009d44:	e009      	b.n	8009d5a <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2210      	movs	r2, #16
 8009d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009d52:	4618      	mov	r0, r3
 8009d54:	f002 fbe7 	bl	800c526 <SDMMC_CmdWriteSingleBlock>
 8009d58:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d012      	beq.n	8009d86 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a86      	ldr	r2, [pc, #536]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009d66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e0f7      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009d8a:	e05c      	b.n	8009e46 <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d037      	beq.n	8009e0a <HAL_SD_WriteBlocks+0x19e>
 8009d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d9c:	2b1f      	cmp	r3, #31
 8009d9e:	d934      	bls.n	8009e0a <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009da0:	2300      	movs	r3, #0
 8009da2:	643b      	str	r3, [r7, #64]	@ 0x40
 8009da4:	e02b      	b.n	8009dfe <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 8009da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dae:	3301      	adds	r3, #1
 8009db0:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 8009db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	021a      	lsls	r2, r3, #8
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	041a      	lsls	r2, r3, #16
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	061a      	lsls	r2, r3, #24
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de4:	3301      	adds	r3, #1
 8009de6:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f107 0214 	add.w	r2, r7, #20
 8009df0:	4611      	mov	r1, r2
 8009df2:	4618      	mov	r0, r3
 8009df4:	f002 fa77 	bl	800c2e6 <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009df8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8009dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e00:	2b07      	cmp	r3, #7
 8009e02:	d9d0      	bls.n	8009da6 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8009e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e06:	3b20      	subs	r3, #32
 8009e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009e0a:	f7f8 fd71 	bl	80028f0 <HAL_GetTick>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d902      	bls.n	8009e20 <HAL_SD_WriteBlocks+0x1b4>
 8009e1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d112      	bne.n	8009e46 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a56      	ldr	r2, [pc, #344]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009e26:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e2e:	431a      	orrs	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009e42:	2303      	movs	r3, #3
 8009e44:	e097      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e4c:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d09b      	beq.n	8009d8c <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	68da      	ldr	r2, [r3, #12]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e62:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d022      	beq.n	8009eb8 <HAL_SD_WriteBlocks+0x24c>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d91f      	bls.n	8009eb8 <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e7c:	2b03      	cmp	r3, #3
 8009e7e:	d01b      	beq.n	8009eb8 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4618      	mov	r0, r3
 8009e86:	f002 fb95 	bl	800c5b4 <SDMMC_CmdStopTransfer>
 8009e8a:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8009e8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d012      	beq.n	8009eb8 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a3a      	ldr	r2, [pc, #232]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009e98:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ea0:	431a      	orrs	r2, r3
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e05e      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ebe:	f003 0308 	and.w	r3, r3, #8
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d012      	beq.n	8009eec <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a2d      	ldr	r2, [pc, #180]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009ecc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ed2:	f043 0208 	orr.w	r2, r3, #8
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e044      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef2:	f003 0302 	and.w	r3, r3, #2
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d012      	beq.n	8009f20 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a20      	ldr	r2, [pc, #128]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009f00:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f06:	f043 0202 	orr.w	r2, r3, #2
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2201      	movs	r2, #1
 8009f12:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	e02a      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f26:	f003 0310 	and.w	r3, r3, #16
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d012      	beq.n	8009f54 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a13      	ldr	r2, [pc, #76]	@ (8009f80 <HAL_SD_WriteBlocks+0x314>)
 8009f34:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f3a:	f043 0210 	orr.w	r2, r3, #16
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009f50:	2301      	movs	r3, #1
 8009f52:	e010      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a0a      	ldr	r2, [pc, #40]	@ (8009f84 <HAL_SD_WriteBlocks+0x318>)
 8009f5a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8009f64:	2300      	movs	r3, #0
 8009f66:	e006      	b.n	8009f76 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f6c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
  }
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3748      	adds	r7, #72	@ 0x48
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	1fe00fff 	.word	0x1fe00fff
 8009f84:	18000f3a 	.word	0x18000f3a

08009f88 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f94:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d008      	beq.n	8009fb6 <HAL_SD_IRQHandler+0x2e>
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f003 0308 	and.w	r3, r3, #8
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d003      	beq.n	8009fb6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f001 f934 	bl	800b21c <SD_Read_IT>
 8009fb4:	e19a      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f000 80ac 	beq.w	800a11e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fce:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	4b59      	ldr	r3, [pc, #356]	@ (800a140 <HAL_SD_IRQHandler+0x1b8>)
 8009fdc:	400b      	ands	r3, r1
 8009fde:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8009fee:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68da      	ldr	r2, [r3, #12]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ffe:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f003 0308 	and.w	r3, r3, #8
 800a006:	2b00      	cmp	r3, #0
 800a008:	d038      	beq.n	800a07c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f003 0302 	and.w	r3, r3, #2
 800a010:	2b00      	cmp	r3, #0
 800a012:	d104      	bne.n	800a01e <HAL_SD_IRQHandler+0x96>
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f003 0320 	and.w	r3, r3, #32
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d011      	beq.n	800a042 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4618      	mov	r0, r3
 800a024:	f002 fac6 	bl	800c5b4 <SDMMC_CmdStopTransfer>
 800a028:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d008      	beq.n	800a042 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	431a      	orrs	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 f95b 	bl	800a2f8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a3f      	ldr	r2, [pc, #252]	@ (800a144 <HAL_SD_IRQHandler+0x1bc>)
 800a048:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f003 0301 	and.w	r3, r3, #1
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d104      	bne.n	800a06c <HAL_SD_IRQHandler+0xe4>
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f003 0302 	and.w	r3, r3, #2
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d003      	beq.n	800a074 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f002 ffab 	bl	800cfc8 <HAL_SD_RxCpltCallback>
 800a072:	e13b      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a074:	6878      	ldr	r0, [r7, #4]
 800a076:	f002 ff9d 	bl	800cfb4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a07a:	e137      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a082:	2b00      	cmp	r3, #0
 800a084:	f000 8132 	beq.w	800a2ec <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2200      	movs	r2, #0
 800a08e:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2200      	movs	r2, #0
 800a096:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2200      	movs	r2, #0
 800a09e:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f003 0302 	and.w	r3, r3, #2
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d104      	bne.n	800a0b4 <HAL_SD_IRQHandler+0x12c>
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f003 0320 	and.w	r3, r3, #32
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d011      	beq.n	800a0d8 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f002 fa7b 	bl	800c5b4 <SDMMC_CmdStopTransfer>
 800a0be:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d008      	beq.n	800a0d8 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	431a      	orrs	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 f910 	bl	800a2f8 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f003 0310 	and.w	r3, r3, #16
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d104      	bne.n	800a0fa <HAL_SD_IRQHandler+0x172>
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f003 0320 	and.w	r3, r3, #32
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d002      	beq.n	800a100 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f002 ff5a 	bl	800cfb4 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f003 0301 	and.w	r3, r3, #1
 800a106:	2b00      	cmp	r3, #0
 800a108:	d105      	bne.n	800a116 <HAL_SD_IRQHandler+0x18e>
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f003 0302 	and.w	r3, r3, #2
 800a110:	2b00      	cmp	r3, #0
 800a112:	f000 80eb 	beq.w	800a2ec <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f002 ff56 	bl	800cfc8 <HAL_SD_RxCpltCallback>
}
 800a11c:	e0e6      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a124:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00d      	beq.n	800a148 <HAL_SD_IRQHandler+0x1c0>
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f003 0308 	and.w	r3, r3, #8
 800a132:	2b00      	cmp	r3, #0
 800a134:	d008      	beq.n	800a148 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f001 f8b6 	bl	800b2a8 <SD_Write_IT>
 800a13c:	e0d6      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
 800a13e:	bf00      	nop
 800a140:	ffff3ec5 	.word	0xffff3ec5
 800a144:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a14e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800a152:	2b00      	cmp	r3, #0
 800a154:	f000 809d 	beq.w	800a292 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a15e:	f003 0302 	and.w	r3, r3, #2
 800a162:	2b00      	cmp	r3, #0
 800a164:	d005      	beq.n	800a172 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a16a:	f043 0202 	orr.w	r2, r3, #2
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a178:	f003 0308 	and.w	r3, r3, #8
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d005      	beq.n	800a18c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a184:	f043 0208 	orr.w	r2, r3, #8
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a192:	f003 0320 	and.w	r3, r3, #32
 800a196:	2b00      	cmp	r3, #0
 800a198:	d005      	beq.n	800a1a6 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a19e:	f043 0220 	orr.w	r2, r3, #32
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1ac:	f003 0310 	and.w	r3, r3, #16
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d005      	beq.n	800a1c0 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1b8:	f043 0210 	orr.w	r2, r3, #16
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a4b      	ldr	r2, [pc, #300]	@ (800a2f4 <HAL_SD_IRQHandler+0x36c>)
 800a1c6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a1d6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	68da      	ldr	r2, [r3, #12]
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1e6:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68da      	ldr	r2, [r3, #12]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a206:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4618      	mov	r0, r3
 800a20e:	f002 f9d1 	bl	800c5b4 <SDMMC_CmdStopTransfer>
 800a212:	4602      	mov	r2, r0
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a218:	431a      	orrs	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	68da      	ldr	r2, [r3, #12]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a22c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a236:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f003 0308 	and.w	r3, r3, #8
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00a      	beq.n	800a258 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2201      	movs	r2, #1
 800a246:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 f851 	bl	800a2f8 <HAL_SD_ErrorCallback>
}
 800a256:	e049      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d044      	beq.n	800a2ec <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a266:	2b00      	cmp	r3, #0
 800a268:	d040      	beq.n	800a2ec <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800a278:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	2200      	movs	r2, #0
 800a280:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 f834 	bl	800a2f8 <HAL_SD_ErrorCallback>
}
 800a290:	e02c      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d025      	beq.n	800a2ec <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2a8:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2b0:	f003 0304 	and.w	r3, r3, #4
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d10c      	bne.n	800a2d2 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f003 0320 	and.w	r3, r3, #32
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d003      	beq.n	800a2ca <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f001 f858 	bl	800b378 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800a2c8:	e010      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f001 f840 	bl	800b350 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800a2d0:	e00c      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f003 0320 	and.w	r3, r3, #32
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d003      	beq.n	800a2e4 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f001 f841 	bl	800b364 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800a2e2:	e003      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f001 f829 	bl	800b33c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800a2ea:	e7ff      	b.n	800a2ec <HAL_SD_IRQHandler+0x364>
 800a2ec:	bf00      	nop
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}
 800a2f4:	18000f3a 	.word	0x18000f3a

0800a2f8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a300:	bf00      	nop
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a31a:	0f9b      	lsrs	r3, r3, #30
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a326:	0e9b      	lsrs	r3, r3, #26
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	f003 030f 	and.w	r3, r3, #15
 800a32e:	b2da      	uxtb	r2, r3
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a338:	0e1b      	lsrs	r3, r3, #24
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	f003 0303 	and.w	r3, r3, #3
 800a340:	b2da      	uxtb	r2, r3
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a34a:	0c1b      	lsrs	r3, r3, #16
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a356:	0a1b      	lsrs	r3, r3, #8
 800a358:	b2da      	uxtb	r2, r3
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a362:	b2da      	uxtb	r2, r3
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a36c:	0d1b      	lsrs	r3, r3, #20
 800a36e:	b29a      	uxth	r2, r3
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a378:	0c1b      	lsrs	r3, r3, #16
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	f003 030f 	and.w	r3, r3, #15
 800a380:	b2da      	uxtb	r2, r3
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a38a:	0bdb      	lsrs	r3, r3, #15
 800a38c:	b2db      	uxtb	r3, r3
 800a38e:	f003 0301 	and.w	r3, r3, #1
 800a392:	b2da      	uxtb	r2, r3
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a39c:	0b9b      	lsrs	r3, r3, #14
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	f003 0301 	and.w	r3, r3, #1
 800a3a4:	b2da      	uxtb	r2, r3
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3ae:	0b5b      	lsrs	r3, r3, #13
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	b2da      	uxtb	r2, r3
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3c0:	0b1b      	lsrs	r3, r3, #12
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	f003 0301 	and.w	r3, r3, #1
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d163      	bne.n	800a4a4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3e0:	009a      	lsls	r2, r3, #2
 800a3e2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a3e6:	4013      	ands	r3, r2
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800a3ec:	0f92      	lsrs	r2, r2, #30
 800a3ee:	431a      	orrs	r2, r3
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3f8:	0edb      	lsrs	r3, r3, #27
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	f003 0307 	and.w	r3, r3, #7
 800a400:	b2da      	uxtb	r2, r3
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a40a:	0e1b      	lsrs	r3, r3, #24
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	f003 0307 	and.w	r3, r3, #7
 800a412:	b2da      	uxtb	r2, r3
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a41c:	0d5b      	lsrs	r3, r3, #21
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	f003 0307 	and.w	r3, r3, #7
 800a424:	b2da      	uxtb	r2, r3
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a42e:	0c9b      	lsrs	r3, r3, #18
 800a430:	b2db      	uxtb	r3, r3
 800a432:	f003 0307 	and.w	r3, r3, #7
 800a436:	b2da      	uxtb	r2, r3
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a440:	0bdb      	lsrs	r3, r3, #15
 800a442:	b2db      	uxtb	r3, r3
 800a444:	f003 0307 	and.w	r3, r3, #7
 800a448:	b2da      	uxtb	r2, r3
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	7e1b      	ldrb	r3, [r3, #24]
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	f003 0307 	and.w	r3, r3, #7
 800a462:	3302      	adds	r3, #2
 800a464:	2201      	movs	r2, #1
 800a466:	fa02 f303 	lsl.w	r3, r2, r3
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a46e:	fb03 f202 	mul.w	r2, r3, r2
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	7a1b      	ldrb	r3, [r3, #8]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	f003 030f 	and.w	r3, r3, #15
 800a480:	2201      	movs	r2, #1
 800a482:	409a      	lsls	r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a490:	0a52      	lsrs	r2, r2, #9
 800a492:	fb03 f202 	mul.w	r2, r3, r2
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4a0:	655a      	str	r2, [r3, #84]	@ 0x54
 800a4a2:	e031      	b.n	800a508 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d11d      	bne.n	800a4e8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4b0:	041b      	lsls	r3, r3, #16
 800a4b2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4ba:	0c1b      	lsrs	r3, r3, #16
 800a4bc:	431a      	orrs	r2, r3
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	029a      	lsls	r2, r3, #10
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4dc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	655a      	str	r2, [r3, #84]	@ 0x54
 800a4e6:	e00f      	b.n	800a508 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a58      	ldr	r2, [pc, #352]	@ (800a650 <HAL_SD_GetCardCSD+0x344>)
 800a4ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800a504:	2301      	movs	r3, #1
 800a506:	e09d      	b.n	800a644 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a50c:	0b9b      	lsrs	r3, r3, #14
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	f003 0301 	and.w	r3, r3, #1
 800a514:	b2da      	uxtb	r2, r3
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a51e:	09db      	lsrs	r3, r3, #7
 800a520:	b2db      	uxtb	r3, r3
 800a522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a526:	b2da      	uxtb	r2, r3
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a530:	b2db      	uxtb	r3, r3
 800a532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a536:	b2da      	uxtb	r2, r3
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a540:	0fdb      	lsrs	r3, r3, #31
 800a542:	b2da      	uxtb	r2, r3
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a54c:	0f5b      	lsrs	r3, r3, #29
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	f003 0303 	and.w	r3, r3, #3
 800a554:	b2da      	uxtb	r2, r3
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a55e:	0e9b      	lsrs	r3, r3, #26
 800a560:	b2db      	uxtb	r3, r3
 800a562:	f003 0307 	and.w	r3, r3, #7
 800a566:	b2da      	uxtb	r2, r3
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a570:	0d9b      	lsrs	r3, r3, #22
 800a572:	b2db      	uxtb	r3, r3
 800a574:	f003 030f 	and.w	r3, r3, #15
 800a578:	b2da      	uxtb	r2, r3
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a582:	0d5b      	lsrs	r3, r3, #21
 800a584:	b2db      	uxtb	r3, r3
 800a586:	f003 0301 	and.w	r3, r3, #1
 800a58a:	b2da      	uxtb	r2, r3
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	2200      	movs	r2, #0
 800a596:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a59e:	0c1b      	lsrs	r3, r3, #16
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	b2da      	uxtb	r2, r3
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5b2:	0bdb      	lsrs	r3, r3, #15
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	f003 0301 	and.w	r3, r3, #1
 800a5ba:	b2da      	uxtb	r2, r3
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5c6:	0b9b      	lsrs	r3, r3, #14
 800a5c8:	b2db      	uxtb	r3, r3
 800a5ca:	f003 0301 	and.w	r3, r3, #1
 800a5ce:	b2da      	uxtb	r2, r3
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5da:	0b5b      	lsrs	r3, r3, #13
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	f003 0301 	and.w	r3, r3, #1
 800a5e2:	b2da      	uxtb	r2, r3
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5ee:	0b1b      	lsrs	r3, r3, #12
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	f003 0301 	and.w	r3, r3, #1
 800a5f6:	b2da      	uxtb	r2, r3
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a602:	0a9b      	lsrs	r3, r3, #10
 800a604:	b2db      	uxtb	r3, r3
 800a606:	f003 0303 	and.w	r3, r3, #3
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a616:	0a1b      	lsrs	r3, r3, #8
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	f003 0303 	and.w	r3, r3, #3
 800a61e:	b2da      	uxtb	r2, r3
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a62a:	085b      	lsrs	r3, r3, #1
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a632:	b2da      	uxtb	r2, r3
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a642:	2300      	movs	r3, #0
}
 800a644:	4618      	mov	r0, r3
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr
 800a650:	1fe00fff 	.word	0x1fe00fff

0800a654 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b094      	sub	sp, #80	@ 0x50
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a65e:	2300      	movs	r3, #0
 800a660:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b03      	cmp	r3, #3
 800a66e:	d101      	bne.n	800a674 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	e0a7      	b.n	800a7c4 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a674:	f107 0308 	add.w	r3, r7, #8
 800a678:	4619      	mov	r1, r3
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 fb70 	bl	800ad60 <SD_SendSDStatus>
 800a680:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a684:	2b00      	cmp	r3, #0
 800a686:	d011      	beq.n	800a6ac <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a4f      	ldr	r2, [pc, #316]	@ (800a7cc <HAL_SD_GetCardStatus+0x178>)
 800a68e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a696:	431a      	orrs	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a6aa:	e070      	b.n	800a78e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	099b      	lsrs	r3, r3, #6
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	f003 0303 	and.w	r3, r3, #3
 800a6b6:	b2da      	uxtb	r2, r3
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	095b      	lsrs	r3, r3, #5
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	f003 0301 	and.w	r3, r3, #1
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	0a1b      	lsrs	r3, r3, #8
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a6d6:	b29a      	uxth	r2, r3
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	0e1b      	lsrs	r3, r3, #24
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	b29a      	uxth	r2, r3
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	061a      	lsls	r2, r3, #24
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	021b      	lsls	r3, r3, #8
 800a6ee:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a6f2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	0a1b      	lsrs	r3, r3, #8
 800a6f8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a6fc:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	0e1b      	lsrs	r3, r3, #24
 800a702:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	0a1b      	lsrs	r3, r3, #8
 800a714:	b2da      	uxtb	r2, r3
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	0d1b      	lsrs	r3, r3, #20
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	f003 030f 	and.w	r3, r3, #15
 800a724:	b2da      	uxtb	r2, r3
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	0c1b      	lsrs	r3, r3, #16
 800a72e:	b29b      	uxth	r3, r3
 800a730:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a734:	b29a      	uxth	r2, r3
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	b29b      	uxth	r3, r3
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	b29b      	uxth	r3, r3
 800a73e:	4313      	orrs	r3, r2
 800a740:	b29a      	uxth	r2, r3
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	0a9b      	lsrs	r3, r3, #10
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a750:	b2da      	uxtb	r2, r3
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	0a1b      	lsrs	r3, r3, #8
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	f003 0303 	and.w	r3, r3, #3
 800a760:	b2da      	uxtb	r2, r3
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	091b      	lsrs	r3, r3, #4
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	f003 030f 	and.w	r3, r3, #15
 800a770:	b2da      	uxtb	r2, r3
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	f003 030f 	and.w	r3, r3, #15
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	0e1b      	lsrs	r3, r3, #24
 800a788:	b2da      	uxtb	r2, r3
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a796:	4618      	mov	r0, r3
 800a798:	f001 fe5c 	bl	800c454 <SDMMC_CmdBlockLength>
 800a79c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a79e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00d      	beq.n	800a7c0 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a08      	ldr	r2, [pc, #32]	@ (800a7cc <HAL_SD_GetCardStatus+0x178>)
 800a7aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7b0:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800a7c0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3750      	adds	r7, #80	@ 0x50
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}
 800a7cc:	1fe00fff 	.word	0x1fe00fff

0800a7d0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	370c      	adds	r7, #12
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr

0800a828 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a828:	b590      	push	{r4, r7, lr}
 800a82a:	b08d      	sub	sp, #52	@ 0x34
 800a82c:	af02      	add	r7, sp, #8
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800a832:	2300      	movs	r3, #0
 800a834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2203      	movs	r2, #3
 800a83c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a844:	2b03      	cmp	r3, #3
 800a846:	d02e      	beq.n	800a8a6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a84e:	d106      	bne.n	800a85e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a854:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	635a      	str	r2, [r3, #52]	@ 0x34
 800a85c:	e029      	b.n	800a8b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a864:	d10a      	bne.n	800a87c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 fb72 	bl	800af50 <SD_WideBus_Enable>
 800a86c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a872:	6a3b      	ldr	r3, [r7, #32]
 800a874:	431a      	orrs	r2, r3
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	635a      	str	r2, [r3, #52]	@ 0x34
 800a87a:	e01a      	b.n	800a8b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d10a      	bne.n	800a898 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 fbaf 	bl	800afe6 <SD_WideBus_Disable>
 800a888:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a88e:	6a3b      	ldr	r3, [r7, #32]
 800a890:	431a      	orrs	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	635a      	str	r2, [r3, #52]	@ 0x34
 800a896:	e00c      	b.n	800a8b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a89c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	635a      	str	r2, [r3, #52]	@ 0x34
 800a8a4:	e005      	b.n	800a8b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8aa:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d007      	beq.n	800a8ca <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a5f      	ldr	r2, [pc, #380]	@ (800aa3c <HAL_SD_ConfigWideBusOperation+0x214>)
 800a8c0:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a8c8:	e096      	b.n	800a9f8 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a8ca:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800a8ce:	f04f 0100 	mov.w	r1, #0
 800a8d2:	f7fd f829 	bl	8007928 <HAL_RCCEx_GetPeriphCLKFreq>
 800a8d6:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	f000 8083 	beq.w	800a9e6 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	695a      	ldr	r2, [r3, #20]
 800a8fa:	69fb      	ldr	r3, [r7, #28]
 800a8fc:	4950      	ldr	r1, [pc, #320]	@ (800aa40 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a8fe:	fba1 1303 	umull	r1, r3, r1, r3
 800a902:	0e1b      	lsrs	r3, r3, #24
 800a904:	429a      	cmp	r2, r3
 800a906:	d303      	bcc.n	800a910 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	695b      	ldr	r3, [r3, #20]
 800a90c:	61bb      	str	r3, [r7, #24]
 800a90e:	e05a      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a918:	d103      	bne.n	800a922 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	695b      	ldr	r3, [r3, #20]
 800a91e:	61bb      	str	r3, [r7, #24]
 800a920:	e051      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a92a:	d126      	bne.n	800a97a <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	695b      	ldr	r3, [r3, #20]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d10e      	bne.n	800a952 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	4a43      	ldr	r2, [pc, #268]	@ (800aa44 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d906      	bls.n	800a94a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a93c:	69fb      	ldr	r3, [r7, #28]
 800a93e:	4a40      	ldr	r2, [pc, #256]	@ (800aa40 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a940:	fba2 2303 	umull	r2, r3, r2, r3
 800a944:	0e5b      	lsrs	r3, r3, #25
 800a946:	61bb      	str	r3, [r7, #24]
 800a948:	e03d      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	61bb      	str	r3, [r7, #24]
 800a950:	e039      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	695b      	ldr	r3, [r3, #20]
 800a956:	005b      	lsls	r3, r3, #1
 800a958:	69fa      	ldr	r2, [r7, #28]
 800a95a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a95e:	4a39      	ldr	r2, [pc, #228]	@ (800aa44 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d906      	bls.n	800a972 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	4a36      	ldr	r2, [pc, #216]	@ (800aa40 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a968:	fba2 2303 	umull	r2, r3, r2, r3
 800a96c:	0e5b      	lsrs	r3, r3, #25
 800a96e:	61bb      	str	r3, [r7, #24]
 800a970:	e029      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	695b      	ldr	r3, [r3, #20]
 800a976:	61bb      	str	r3, [r7, #24]
 800a978:	e025      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	695b      	ldr	r3, [r3, #20]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d10e      	bne.n	800a9a0 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800a982:	69fb      	ldr	r3, [r7, #28]
 800a984:	4a30      	ldr	r2, [pc, #192]	@ (800aa48 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d906      	bls.n	800a998 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	4a2c      	ldr	r2, [pc, #176]	@ (800aa40 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a98e:	fba2 2303 	umull	r2, r3, r2, r3
 800a992:	0e1b      	lsrs	r3, r3, #24
 800a994:	61bb      	str	r3, [r7, #24]
 800a996:	e016      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	695b      	ldr	r3, [r3, #20]
 800a99c:	61bb      	str	r3, [r7, #24]
 800a99e:	e012      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	695b      	ldr	r3, [r3, #20]
 800a9a4:	005b      	lsls	r3, r3, #1
 800a9a6:	69fa      	ldr	r2, [r7, #28]
 800a9a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ac:	4a26      	ldr	r2, [pc, #152]	@ (800aa48 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d906      	bls.n	800a9c0 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	4a22      	ldr	r2, [pc, #136]	@ (800aa40 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a9ba:	0e1b      	lsrs	r3, r3, #24
 800a9bc:	61bb      	str	r3, [r7, #24]
 800a9be:	e002      	b.n	800a9c6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	695b      	ldr	r3, [r3, #20]
 800a9c4:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681c      	ldr	r4, [r3, #0]
 800a9ca:	466a      	mov	r2, sp
 800a9cc:	f107 0314 	add.w	r3, r7, #20
 800a9d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a9d4:	e882 0003 	stmia.w	r2, {r0, r1}
 800a9d8:	f107 0308 	add.w	r3, r7, #8
 800a9dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a9de:	4620      	mov	r0, r4
 800a9e0:	f001 fc4a 	bl	800c278 <SDMMC_Init>
 800a9e4:	e008      	b.n	800a9f8 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9ea:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800aa00:	4618      	mov	r0, r3
 800aa02:	f001 fd27 	bl	800c454 <SDMMC_CmdBlockLength>
 800aa06:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aa08:	6a3b      	ldr	r3, [r7, #32]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00c      	beq.n	800aa28 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a0a      	ldr	r2, [pc, #40]	@ (800aa3c <HAL_SD_ConfigWideBusOperation+0x214>)
 800aa14:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	431a      	orrs	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800aa30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	372c      	adds	r7, #44	@ 0x2c
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd90      	pop	{r4, r7, pc}
 800aa3c:	1fe00fff 	.word	0x1fe00fff
 800aa40:	55e63b89 	.word	0x55e63b89
 800aa44:	02faf080 	.word	0x02faf080
 800aa48:	017d7840 	.word	0x017d7840

0800aa4c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b086      	sub	sp, #24
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800aa54:	2300      	movs	r3, #0
 800aa56:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800aa58:	f107 030c 	add.w	r3, r7, #12
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fa4e 	bl	800af00 <SD_SendStatus>
 800aa64:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d005      	beq.n	800aa78 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	431a      	orrs	r2, r3
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	0a5b      	lsrs	r3, r3, #9
 800aa7c:	f003 030f 	and.w	r3, r3, #15
 800aa80:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800aa82:	693b      	ldr	r3, [r7, #16]
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3718      	adds	r7, #24
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b090      	sub	sp, #64	@ 0x40
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800aa94:	2300      	movs	r3, #0
 800aa96:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800aa98:	f7f7 ff2a 	bl	80028f0 <HAL_GetTick>
 800aa9c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f001 fc52 	bl	800c34c <SDMMC_GetPowerState>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d102      	bne.n	800aab4 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aaae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800aab2:	e0b5      	b.n	800ac20 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aab8:	2b03      	cmp	r3, #3
 800aaba:	d02e      	beq.n	800ab1a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4618      	mov	r0, r3
 800aac2:	f001 fe9c 	bl	800c7fe <SDMMC_CmdSendCID>
 800aac6:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800aac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <SD_InitCard+0x46>
    {
      return errorstate;
 800aace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad0:	e0a6      	b.n	800ac20 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2100      	movs	r1, #0
 800aad8:	4618      	mov	r0, r3
 800aada:	f001 fc7c 	bl	800c3d6 <SDMMC_GetResponse>
 800aade:	4602      	mov	r2, r0
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2104      	movs	r1, #4
 800aaea:	4618      	mov	r0, r3
 800aaec:	f001 fc73 	bl	800c3d6 <SDMMC_GetResponse>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	2108      	movs	r1, #8
 800aafc:	4618      	mov	r0, r3
 800aafe:	f001 fc6a 	bl	800c3d6 <SDMMC_GetResponse>
 800ab02:	4602      	mov	r2, r0
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	210c      	movs	r1, #12
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f001 fc61 	bl	800c3d6 <SDMMC_GetResponse>
 800ab14:	4602      	mov	r2, r0
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab1e:	2b03      	cmp	r3, #3
 800ab20:	d01d      	beq.n	800ab5e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ab22:	e019      	b.n	800ab58 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f107 020a 	add.w	r2, r7, #10
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f001 fea4 	bl	800c87c <SDMMC_CmdSetRelAdd>
 800ab34:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ab36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d001      	beq.n	800ab40 <SD_InitCard+0xb4>
      {
        return errorstate;
 800ab3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3e:	e06f      	b.n	800ac20 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800ab40:	f7f7 fed6 	bl	80028f0 <HAL_GetTick>
 800ab44:	4602      	mov	r2, r0
 800ab46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab48:	1ad3      	subs	r3, r2, r3
 800ab4a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d902      	bls.n	800ab58 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ab52:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ab56:	e063      	b.n	800ac20 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ab58:	897b      	ldrh	r3, [r7, #10]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d0e2      	beq.n	800ab24 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d036      	beq.n	800abd4 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ab66:	897b      	ldrh	r3, [r7, #10]
 800ab68:	461a      	mov	r2, r3
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab76:	041b      	lsls	r3, r3, #16
 800ab78:	4619      	mov	r1, r3
 800ab7a:	4610      	mov	r0, r2
 800ab7c:	f001 fe5e 	bl	800c83c <SDMMC_CmdSendCSD>
 800ab80:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ab82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <SD_InitCard+0x100>
    {
      return errorstate;
 800ab88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab8a:	e049      	b.n	800ac20 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2100      	movs	r1, #0
 800ab92:	4618      	mov	r0, r3
 800ab94:	f001 fc1f 	bl	800c3d6 <SDMMC_GetResponse>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2104      	movs	r1, #4
 800aba4:	4618      	mov	r0, r3
 800aba6:	f001 fc16 	bl	800c3d6 <SDMMC_GetResponse>
 800abaa:	4602      	mov	r2, r0
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2108      	movs	r1, #8
 800abb6:	4618      	mov	r0, r3
 800abb8:	f001 fc0d 	bl	800c3d6 <SDMMC_GetResponse>
 800abbc:	4602      	mov	r2, r0
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	210c      	movs	r1, #12
 800abc8:	4618      	mov	r0, r3
 800abca:	f001 fc04 	bl	800c3d6 <SDMMC_GetResponse>
 800abce:	4602      	mov	r2, r0
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2104      	movs	r1, #4
 800abda:	4618      	mov	r0, r3
 800abdc:	f001 fbfb 	bl	800c3d6 <SDMMC_GetResponse>
 800abe0:	4603      	mov	r3, r0
 800abe2:	0d1a      	lsrs	r2, r3, #20
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800abe8:	f107 030c 	add.w	r3, r7, #12
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff fb8c 	bl	800a30c <HAL_SD_GetCardCSD>
 800abf4:	4603      	mov	r3, r0
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d002      	beq.n	800ac00 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800abfa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800abfe:	e00f      	b.n	800ac20 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac08:	041b      	lsls	r3, r3, #16
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	f001 fd0d 	bl	800c62c <SDMMC_CmdSelDesel>
 800ac12:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800ac14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d001      	beq.n	800ac1e <SD_InitCard+0x192>
  {
    return errorstate;
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac1c:	e000      	b.n	800ac20 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ac1e:	2300      	movs	r3, #0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3740      	adds	r7, #64	@ 0x40
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ac30:	2300      	movs	r3, #0
 800ac32:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800ac34:	2300      	movs	r3, #0
 800ac36:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4618      	mov	r0, r3
 800ac42:	f001 fd16 	bl	800c672 <SDMMC_CmdGoIdleState>
 800ac46:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d001      	beq.n	800ac52 <SD_PowerON+0x2a>
  {
    return errorstate;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	e072      	b.n	800ad38 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	4618      	mov	r0, r3
 800ac58:	f001 fd29 	bl	800c6ae <SDMMC_CmdOperCond>
 800ac5c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac64:	d10d      	bne.n	800ac82 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4618      	mov	r0, r3
 800ac72:	f001 fcfe 	bl	800c672 <SDMMC_CmdGoIdleState>
 800ac76:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d004      	beq.n	800ac88 <SD_PowerON+0x60>
    {
      return errorstate;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	e05a      	b.n	800ad38 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2201      	movs	r2, #1
 800ac86:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d137      	bne.n	800ad00 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2100      	movs	r1, #0
 800ac96:	4618      	mov	r0, r3
 800ac98:	f001 fd29 	bl	800c6ee <SDMMC_CmdAppCommand>
 800ac9c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d02d      	beq.n	800ad00 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aca4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aca8:	e046      	b.n	800ad38 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	2100      	movs	r1, #0
 800acb0:	4618      	mov	r0, r3
 800acb2:	f001 fd1c 	bl	800c6ee <SDMMC_CmdAppCommand>
 800acb6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d001      	beq.n	800acc2 <SD_PowerON+0x9a>
    {
      return errorstate;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	e03a      	b.n	800ad38 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	491e      	ldr	r1, [pc, #120]	@ (800ad40 <SD_PowerON+0x118>)
 800acc8:	4618      	mov	r0, r3
 800acca:	f001 fd33 	bl	800c734 <SDMMC_CmdAppOperCommand>
 800acce:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d002      	beq.n	800acdc <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800acd6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800acda:	e02d      	b.n	800ad38 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2100      	movs	r1, #0
 800ace2:	4618      	mov	r0, r3
 800ace4:	f001 fb77 	bl	800c3d6 <SDMMC_GetResponse>
 800ace8:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	0fdb      	lsrs	r3, r3, #31
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d101      	bne.n	800acf6 <SD_PowerON+0xce>
 800acf2:	2301      	movs	r3, #1
 800acf4:	e000      	b.n	800acf8 <SD_PowerON+0xd0>
 800acf6:	2300      	movs	r3, #0
 800acf8:	613b      	str	r3, [r7, #16]

    count++;
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	3301      	adds	r3, #1
 800acfe:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d802      	bhi.n	800ad10 <SD_PowerON+0xe8>
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d0cc      	beq.n	800acaa <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d902      	bls.n	800ad20 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ad1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad1e:	e00b      	b.n	800ad38 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d002      	beq.n	800ad36 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2201      	movs	r2, #1
 800ad34:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3718      	adds	r7, #24
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	c1100000 	.word	0xc1100000

0800ad44 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4618      	mov	r0, r3
 800ad52:	f001 faea 	bl	800c32a <SDMMC_PowerState_OFF>
}
 800ad56:	bf00      	nop
 800ad58:	3708      	adds	r7, #8
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
	...

0800ad60 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08c      	sub	sp, #48	@ 0x30
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ad6a:	f7f7 fdc1 	bl	80028f0 <HAL_GetTick>
 800ad6e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2100      	movs	r1, #0
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f001 fb2b 	bl	800c3d6 <SDMMC_GetResponse>
 800ad80:	4603      	mov	r3, r0
 800ad82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad8a:	d102      	bne.n	800ad92 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ad8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ad90:	e0b0      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2140      	movs	r1, #64	@ 0x40
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f001 fb5b 	bl	800c454 <SDMMC_CmdBlockLength>
 800ad9e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ada0:	6a3b      	ldr	r3, [r7, #32]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d005      	beq.n	800adb2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800adae:	6a3b      	ldr	r3, [r7, #32]
 800adb0:	e0a0      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adba:	041b      	lsls	r3, r3, #16
 800adbc:	4619      	mov	r1, r3
 800adbe:	4610      	mov	r0, r2
 800adc0:	f001 fc95 	bl	800c6ee <SDMMC_CmdAppCommand>
 800adc4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800adc6:	6a3b      	ldr	r3, [r7, #32]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d005      	beq.n	800add8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800add4:	6a3b      	ldr	r3, [r7, #32]
 800add6:	e08d      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800add8:	f04f 33ff 	mov.w	r3, #4294967295
 800addc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800adde:	2340      	movs	r3, #64	@ 0x40
 800ade0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800ade2:	2360      	movs	r3, #96	@ 0x60
 800ade4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ade6:	2302      	movs	r3, #2
 800ade8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800adea:	2300      	movs	r3, #0
 800adec:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800adee:	2301      	movs	r3, #1
 800adf0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f107 0208 	add.w	r2, r7, #8
 800adfa:	4611      	mov	r1, r2
 800adfc:	4618      	mov	r0, r3
 800adfe:	f001 fafd 	bl	800c3fc <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4618      	mov	r0, r3
 800ae08:	f001 fd7d 	bl	800c906 <SDMMC_CmdStatusRegister>
 800ae0c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ae0e:	6a3b      	ldr	r3, [r7, #32]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d02b      	beq.n	800ae6c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800ae1c:	6a3b      	ldr	r3, [r7, #32]
 800ae1e:	e069      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d013      	beq.n	800ae56 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800ae2e:	2300      	movs	r3, #0
 800ae30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae32:	e00d      	b.n	800ae50 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f001 fa47 	bl	800c2cc <SDMMC_ReadFIFO>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae42:	601a      	str	r2, [r3, #0]
        pData++;
 800ae44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae46:	3304      	adds	r3, #4
 800ae48:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800ae4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae52:	2b07      	cmp	r3, #7
 800ae54:	d9ee      	bls.n	800ae34 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800ae56:	f7f7 fd4b 	bl	80028f0 <HAL_GetTick>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae64:	d102      	bne.n	800ae6c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ae66:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ae6a:	e043      	b.n	800aef4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae72:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d0d2      	beq.n	800ae20 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae80:	f003 0308 	and.w	r3, r3, #8
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d001      	beq.n	800ae8c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ae88:	2308      	movs	r3, #8
 800ae8a:	e033      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae92:	f003 0302 	and.w	r3, r3, #2
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d001      	beq.n	800ae9e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ae9a:	2302      	movs	r3, #2
 800ae9c:	e02a      	b.n	800aef4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aea4:	f003 0320 	and.w	r3, r3, #32
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d017      	beq.n	800aedc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800aeac:	2320      	movs	r3, #32
 800aeae:	e021      	b.n	800aef4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f001 fa09 	bl	800c2cc <SDMMC_ReadFIFO>
 800aeba:	4602      	mov	r2, r0
 800aebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aebe:	601a      	str	r2, [r3, #0]
    pData++;
 800aec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec2:	3304      	adds	r3, #4
 800aec4:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800aec6:	f7f7 fd13 	bl	80028f0 <HAL_GetTick>
 800aeca:	4602      	mov	r2, r0
 800aecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aece:	1ad3      	subs	r3, r2, r3
 800aed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed4:	d102      	bne.n	800aedc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800aed6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aeda:	e00b      	b.n	800aef4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aee2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1e2      	bne.n	800aeb0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a03      	ldr	r2, [pc, #12]	@ (800aefc <SD_SendSDStatus+0x19c>)
 800aef0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800aef2:	2300      	movs	r3, #0
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3730      	adds	r7, #48	@ 0x30
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	18000f3a 	.word	0x18000f3a

0800af00 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b084      	sub	sp, #16
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d102      	bne.n	800af16 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800af10:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800af14:	e018      	b.n	800af48 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681a      	ldr	r2, [r3, #0]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af1e:	041b      	lsls	r3, r3, #16
 800af20:	4619      	mov	r1, r3
 800af22:	4610      	mov	r0, r2
 800af24:	f001 fccc 	bl	800c8c0 <SDMMC_CmdSendStatus>
 800af28:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d001      	beq.n	800af34 <SD_SendStatus+0x34>
  {
    return errorstate;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	e009      	b.n	800af48 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2100      	movs	r1, #0
 800af3a:	4618      	mov	r0, r3
 800af3c:	f001 fa4b 	bl	800c3d6 <SDMMC_GetResponse>
 800af40:	4602      	mov	r2, r0
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800af46:	2300      	movs	r3, #0
}
 800af48:	4618      	mov	r0, r3
 800af4a:	3710      	adds	r7, #16
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b086      	sub	sp, #24
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800af58:	2300      	movs	r3, #0
 800af5a:	60fb      	str	r3, [r7, #12]
 800af5c:	2300      	movs	r3, #0
 800af5e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2100      	movs	r1, #0
 800af66:	4618      	mov	r0, r3
 800af68:	f001 fa35 	bl	800c3d6 <SDMMC_GetResponse>
 800af6c:	4603      	mov	r3, r0
 800af6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af76:	d102      	bne.n	800af7e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800af78:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800af7c:	e02f      	b.n	800afde <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800af7e:	f107 030c 	add.w	r3, r7, #12
 800af82:	4619      	mov	r1, r3
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f879 	bl	800b07c <SD_FindSCR>
 800af8a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d001      	beq.n	800af96 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	e023      	b.n	800afde <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d01c      	beq.n	800afda <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afa8:	041b      	lsls	r3, r3, #16
 800afaa:	4619      	mov	r1, r3
 800afac:	4610      	mov	r0, r2
 800afae:	f001 fb9e 	bl	800c6ee <SDMMC_CmdAppCommand>
 800afb2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d001      	beq.n	800afbe <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	e00f      	b.n	800afde <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2102      	movs	r1, #2
 800afc4:	4618      	mov	r0, r3
 800afc6:	f001 fbd5 	bl	800c774 <SDMMC_CmdBusWidth>
 800afca:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d001      	beq.n	800afd6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	e003      	b.n	800afde <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800afd6:	2300      	movs	r3, #0
 800afd8:	e001      	b.n	800afde <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800afda:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800afde:	4618      	mov	r0, r3
 800afe0:	3718      	adds	r7, #24
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}

0800afe6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800afe6:	b580      	push	{r7, lr}
 800afe8:	b086      	sub	sp, #24
 800afea:	af00      	add	r7, sp, #0
 800afec:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800afee:	2300      	movs	r3, #0
 800aff0:	60fb      	str	r3, [r7, #12]
 800aff2:	2300      	movs	r3, #0
 800aff4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2100      	movs	r1, #0
 800affc:	4618      	mov	r0, r3
 800affe:	f001 f9ea 	bl	800c3d6 <SDMMC_GetResponse>
 800b002:	4603      	mov	r3, r0
 800b004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b008:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b00c:	d102      	bne.n	800b014 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b00e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b012:	e02f      	b.n	800b074 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b014:	f107 030c 	add.w	r3, r7, #12
 800b018:	4619      	mov	r1, r3
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 f82e 	bl	800b07c <SD_FindSCR>
 800b020:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	e023      	b.n	800b074 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d01c      	beq.n	800b070 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b03e:	041b      	lsls	r3, r3, #16
 800b040:	4619      	mov	r1, r3
 800b042:	4610      	mov	r0, r2
 800b044:	f001 fb53 	bl	800c6ee <SDMMC_CmdAppCommand>
 800b048:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d001      	beq.n	800b054 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	e00f      	b.n	800b074 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2100      	movs	r1, #0
 800b05a:	4618      	mov	r0, r3
 800b05c:	f001 fb8a 	bl	800c774 <SDMMC_CmdBusWidth>
 800b060:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d001      	beq.n	800b06c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	e003      	b.n	800b074 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b06c:	2300      	movs	r3, #0
 800b06e:	e001      	b.n	800b074 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b070:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b074:	4618      	mov	r0, r3
 800b076:	3718      	adds	r7, #24
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b08e      	sub	sp, #56	@ 0x38
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b086:	f7f7 fc33 	bl	80028f0 <HAL_GetTick>
 800b08a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800b08c:	2300      	movs	r3, #0
 800b08e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b090:	2300      	movs	r3, #0
 800b092:	60bb      	str	r3, [r7, #8]
 800b094:	2300      	movs	r3, #0
 800b096:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	2108      	movs	r1, #8
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f001 f9d6 	bl	800c454 <SDMMC_CmdBlockLength>
 800b0a8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b2:	e0ad      	b.n	800b210 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0bc:	041b      	lsls	r3, r3, #16
 800b0be:	4619      	mov	r1, r3
 800b0c0:	4610      	mov	r0, r2
 800b0c2:	f001 fb14 	bl	800c6ee <SDMMC_CmdAppCommand>
 800b0c6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d001      	beq.n	800b0d2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d0:	e09e      	b.n	800b210 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800b0d6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b0d8:	2308      	movs	r3, #8
 800b0da:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b0dc:	2330      	movs	r3, #48	@ 0x30
 800b0de:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b0e0:	2302      	movs	r3, #2
 800b0e2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f107 0210 	add.w	r2, r7, #16
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f001 f980 	bl	800c3fc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	4618      	mov	r0, r3
 800b102:	f001 fb5a 	bl	800c7ba <SDMMC_CmdSendSCR>
 800b106:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d027      	beq.n	800b15e <SD_FindSCR+0xe2>
  {
    return errorstate;
 800b10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b110:	e07e      	b.n	800b210 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b118:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d113      	bne.n	800b148 <SD_FindSCR+0xcc>
 800b120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b122:	2b00      	cmp	r3, #0
 800b124:	d110      	bne.n	800b148 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4618      	mov	r0, r3
 800b12c:	f001 f8ce 	bl	800c2cc <SDMMC_ReadFIFO>
 800b130:	4603      	mov	r3, r0
 800b132:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4618      	mov	r0, r3
 800b13a:	f001 f8c7 	bl	800c2cc <SDMMC_ReadFIFO>
 800b13e:	4603      	mov	r3, r0
 800b140:	60fb      	str	r3, [r7, #12]
      index++;
 800b142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b144:	3301      	adds	r3, #1
 800b146:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b148:	f7f7 fbd2 	bl	80028f0 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b156:	d102      	bne.n	800b15e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b158:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b15c:	e058      	b.n	800b210 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b164:	f240 532a 	movw	r3, #1322	@ 0x52a
 800b168:	4013      	ands	r3, r2
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d0d1      	beq.n	800b112 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b174:	f003 0308 	and.w	r3, r3, #8
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d005      	beq.n	800b188 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2208      	movs	r2, #8
 800b182:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b184:	2308      	movs	r3, #8
 800b186:	e043      	b.n	800b210 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b00      	cmp	r3, #0
 800b194:	d005      	beq.n	800b1a2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2202      	movs	r2, #2
 800b19c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b19e:	2302      	movs	r3, #2
 800b1a0:	e036      	b.n	800b210 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1a8:	f003 0320 	and.w	r3, r3, #32
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d005      	beq.n	800b1bc <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b1b8:	2320      	movs	r3, #32
 800b1ba:	e029      	b.n	800b210 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a15      	ldr	r2, [pc, #84]	@ (800b218 <SD_FindSCR+0x19c>)
 800b1c2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	061a      	lsls	r2, r3, #24
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	021b      	lsls	r3, r3, #8
 800b1cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b1d0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	0a1b      	lsrs	r3, r3, #8
 800b1d6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b1da:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	0e1b      	lsrs	r3, r3, #24
 800b1e0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e4:	601a      	str	r2, [r3, #0]
    scr++;
 800b1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e8:	3304      	adds	r3, #4
 800b1ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	061a      	lsls	r2, r3, #24
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	021b      	lsls	r3, r3, #8
 800b1f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b1f8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	0a1b      	lsrs	r3, r3, #8
 800b1fe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b202:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	0e1b      	lsrs	r3, r3, #24
 800b208:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b20c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b20e:	2300      	movs	r3, #0
}
 800b210:	4618      	mov	r0, r3
 800b212:	3738      	adds	r7, #56	@ 0x38
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	18000f3a 	.word	0x18000f3a

0800b21c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b086      	sub	sp, #24
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b228:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22e:	2b1f      	cmp	r3, #31
 800b230:	d936      	bls.n	800b2a0 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b232:	2300      	movs	r3, #0
 800b234:	617b      	str	r3, [r7, #20]
 800b236:	e027      	b.n	800b288 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4618      	mov	r0, r3
 800b23e:	f001 f845 	bl	800c2cc <SDMMC_ReadFIFO>
 800b242:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	b2da      	uxtb	r2, r3
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	3301      	adds	r3, #1
 800b250:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	0a1b      	lsrs	r3, r3, #8
 800b256:	b2da      	uxtb	r2, r3
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	3301      	adds	r3, #1
 800b260:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	0c1b      	lsrs	r3, r3, #16
 800b266:	b2da      	uxtb	r2, r3
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	3301      	adds	r3, #1
 800b270:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	0e1b      	lsrs	r3, r3, #24
 800b276:	b2da      	uxtb	r2, r3
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	3301      	adds	r3, #1
 800b280:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	3301      	adds	r3, #1
 800b286:	617b      	str	r3, [r7, #20]
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	2b07      	cmp	r3, #7
 800b28c:	d9d4      	bls.n	800b238 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	693a      	ldr	r2, [r7, #16]
 800b292:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b298:	f1a3 0220 	sub.w	r2, r3, #32
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800b2a0:	bf00      	nop
 800b2a2:	3718      	adds	r7, #24
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b086      	sub	sp, #24
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	69db      	ldr	r3, [r3, #28]
 800b2b4:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6a1b      	ldr	r3, [r3, #32]
 800b2ba:	2b1f      	cmp	r3, #31
 800b2bc:	d93a      	bls.n	800b334 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b2be:	2300      	movs	r3, #0
 800b2c0:	617b      	str	r3, [r7, #20]
 800b2c2:	e02b      	b.n	800b31c <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	781b      	ldrb	r3, [r3, #0]
 800b2c8:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	021a      	lsls	r2, r3, #8
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	3301      	adds	r3, #1
 800b2e0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	041a      	lsls	r2, r3, #16
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	781b      	ldrb	r3, [r3, #0]
 800b2f8:	061a      	lsls	r2, r3, #24
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	3301      	adds	r3, #1
 800b304:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f107 020c 	add.w	r2, r7, #12
 800b30e:	4611      	mov	r1, r2
 800b310:	4618      	mov	r0, r3
 800b312:	f000 ffe8 	bl	800c2e6 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	3301      	adds	r3, #1
 800b31a:	617b      	str	r3, [r7, #20]
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	2b07      	cmp	r3, #7
 800b320:	d9d0      	bls.n	800b2c4 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	693a      	ldr	r2, [r7, #16]
 800b326:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6a1b      	ldr	r3, [r3, #32]
 800b32c:	f1a3 0220 	sub.w	r2, r3, #32
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	621a      	str	r2, [r3, #32]
  }
}
 800b334:	bf00      	nop
 800b336:	3718      	adds	r7, #24
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}

0800b33c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b344:	bf00      	nop
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b358:	bf00      	nop
 800b35a:	370c      	adds	r7, #12
 800b35c:	46bd      	mov	sp, r7
 800b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b362:	4770      	bx	lr

0800b364 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b36c:	bf00      	nop
 800b36e:	370c      	adds	r7, #12
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b380:	bf00      	nop
 800b382:	370c      	adds	r7, #12
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr

0800b38c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d101      	bne.n	800b39e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b39a:	2301      	movs	r3, #1
 800b39c:	e049      	b.n	800b432 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3a4:	b2db      	uxtb	r3, r3
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d106      	bne.n	800b3b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f7f6 ff1c 	bl	80021f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2202      	movs	r2, #2
 800b3bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681a      	ldr	r2, [r3, #0]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	4610      	mov	r0, r2
 800b3cc:	f000 f9de 	bl	800b78c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2201      	movs	r2, #1
 800b3dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2201      	movs	r2, #1
 800b404:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2201      	movs	r2, #1
 800b414:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2201      	movs	r2, #1
 800b424:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2201      	movs	r2, #1
 800b42c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b430:	2300      	movs	r3, #0
}
 800b432:	4618      	mov	r0, r3
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
	...

0800b43c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b085      	sub	sp, #20
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b44a:	b2db      	uxtb	r3, r3
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d001      	beq.n	800b454 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b450:	2301      	movs	r3, #1
 800b452:	e054      	b.n	800b4fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2202      	movs	r2, #2
 800b458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	68da      	ldr	r2, [r3, #12]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f042 0201 	orr.w	r2, r2, #1
 800b46a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a26      	ldr	r2, [pc, #152]	@ (800b50c <HAL_TIM_Base_Start_IT+0xd0>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d022      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b47e:	d01d      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4a22      	ldr	r2, [pc, #136]	@ (800b510 <HAL_TIM_Base_Start_IT+0xd4>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d018      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	4a21      	ldr	r2, [pc, #132]	@ (800b514 <HAL_TIM_Base_Start_IT+0xd8>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d013      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	4a1f      	ldr	r2, [pc, #124]	@ (800b518 <HAL_TIM_Base_Start_IT+0xdc>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d00e      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	4a1e      	ldr	r2, [pc, #120]	@ (800b51c <HAL_TIM_Base_Start_IT+0xe0>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d009      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4a1c      	ldr	r2, [pc, #112]	@ (800b520 <HAL_TIM_Base_Start_IT+0xe4>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d004      	beq.n	800b4bc <HAL_TIM_Base_Start_IT+0x80>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a1b      	ldr	r2, [pc, #108]	@ (800b524 <HAL_TIM_Base_Start_IT+0xe8>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d115      	bne.n	800b4e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	689a      	ldr	r2, [r3, #8]
 800b4c2:	4b19      	ldr	r3, [pc, #100]	@ (800b528 <HAL_TIM_Base_Start_IT+0xec>)
 800b4c4:	4013      	ands	r3, r2
 800b4c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2b06      	cmp	r3, #6
 800b4cc:	d015      	beq.n	800b4fa <HAL_TIM_Base_Start_IT+0xbe>
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4d4:	d011      	beq.n	800b4fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681a      	ldr	r2, [r3, #0]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f042 0201 	orr.w	r2, r2, #1
 800b4e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4e6:	e008      	b.n	800b4fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	681a      	ldr	r2, [r3, #0]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f042 0201 	orr.w	r2, r2, #1
 800b4f6:	601a      	str	r2, [r3, #0]
 800b4f8:	e000      	b.n	800b4fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b4fc:	2300      	movs	r3, #0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	40010000 	.word	0x40010000
 800b510:	40000400 	.word	0x40000400
 800b514:	40000800 	.word	0x40000800
 800b518:	40000c00 	.word	0x40000c00
 800b51c:	40010400 	.word	0x40010400
 800b520:	40001800 	.word	0x40001800
 800b524:	40014000 	.word	0x40014000
 800b528:	00010007 	.word	0x00010007

0800b52c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	691b      	ldr	r3, [r3, #16]
 800b542:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	f003 0302 	and.w	r3, r3, #2
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d020      	beq.n	800b590 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	f003 0302 	and.w	r3, r3, #2
 800b554:	2b00      	cmp	r3, #0
 800b556:	d01b      	beq.n	800b590 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f06f 0202 	mvn.w	r2, #2
 800b560:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2201      	movs	r2, #1
 800b566:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	699b      	ldr	r3, [r3, #24]
 800b56e:	f003 0303 	and.w	r3, r3, #3
 800b572:	2b00      	cmp	r3, #0
 800b574:	d003      	beq.n	800b57e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 f8e9 	bl	800b74e <HAL_TIM_IC_CaptureCallback>
 800b57c:	e005      	b.n	800b58a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 f8db 	bl	800b73a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 f8ec 	bl	800b762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2200      	movs	r2, #0
 800b58e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	d020      	beq.n	800b5dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	f003 0304 	and.w	r3, r3, #4
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d01b      	beq.n	800b5dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f06f 0204 	mvn.w	r2, #4
 800b5ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2202      	movs	r2, #2
 800b5b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	699b      	ldr	r3, [r3, #24]
 800b5ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d003      	beq.n	800b5ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 f8c3 	bl	800b74e <HAL_TIM_IC_CaptureCallback>
 800b5c8:	e005      	b.n	800b5d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 f8b5 	bl	800b73a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 f8c6 	bl	800b762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	f003 0308 	and.w	r3, r3, #8
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d020      	beq.n	800b628 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f003 0308 	and.w	r3, r3, #8
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d01b      	beq.n	800b628 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f06f 0208 	mvn.w	r2, #8
 800b5f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2204      	movs	r2, #4
 800b5fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	69db      	ldr	r3, [r3, #28]
 800b606:	f003 0303 	and.w	r3, r3, #3
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d003      	beq.n	800b616 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f000 f89d 	bl	800b74e <HAL_TIM_IC_CaptureCallback>
 800b614:	e005      	b.n	800b622 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f000 f88f 	bl	800b73a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f000 f8a0 	bl	800b762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	f003 0310 	and.w	r3, r3, #16
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d020      	beq.n	800b674 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	f003 0310 	and.w	r3, r3, #16
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d01b      	beq.n	800b674 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f06f 0210 	mvn.w	r2, #16
 800b644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2208      	movs	r2, #8
 800b64a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	69db      	ldr	r3, [r3, #28]
 800b652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b656:	2b00      	cmp	r3, #0
 800b658:	d003      	beq.n	800b662 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f000 f877 	bl	800b74e <HAL_TIM_IC_CaptureCallback>
 800b660:	e005      	b.n	800b66e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 f869 	bl	800b73a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f000 f87a 	bl	800b762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2200      	movs	r2, #0
 800b672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	f003 0301 	and.w	r3, r3, #1
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00c      	beq.n	800b698 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f003 0301 	and.w	r3, r3, #1
 800b684:	2b00      	cmp	r3, #0
 800b686:	d007      	beq.n	800b698 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f06f 0201 	mvn.w	r2, #1
 800b690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f7f5 fd7e 	bl	8001194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d104      	bne.n	800b6ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d00c      	beq.n	800b6c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d007      	beq.n	800b6c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b6be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f000 f90d 	bl	800b8e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d00c      	beq.n	800b6ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d007      	beq.n	800b6ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b6e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b6e4:	6878      	ldr	r0, [r7, #4]
 800b6e6:	f000 f905 	bl	800b8f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d00c      	beq.n	800b70e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d007      	beq.n	800b70e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 f834 	bl	800b776 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	f003 0320 	and.w	r3, r3, #32
 800b714:	2b00      	cmp	r3, #0
 800b716:	d00c      	beq.n	800b732 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f003 0320 	and.w	r3, r3, #32
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d007      	beq.n	800b732 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f06f 0220 	mvn.w	r2, #32
 800b72a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 f8cd 	bl	800b8cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b732:	bf00      	nop
 800b734:	3710      	adds	r7, #16
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}

0800b73a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b73a:	b480      	push	{r7}
 800b73c:	b083      	sub	sp, #12
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b742:	bf00      	nop
 800b744:	370c      	adds	r7, #12
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr

0800b74e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b74e:	b480      	push	{r7}
 800b750:	b083      	sub	sp, #12
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b756:	bf00      	nop
 800b758:	370c      	adds	r7, #12
 800b75a:	46bd      	mov	sp, r7
 800b75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b760:	4770      	bx	lr

0800b762 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b762:	b480      	push	{r7}
 800b764:	b083      	sub	sp, #12
 800b766:	af00      	add	r7, sp, #0
 800b768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b76a:	bf00      	nop
 800b76c:	370c      	adds	r7, #12
 800b76e:	46bd      	mov	sp, r7
 800b770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b774:	4770      	bx	lr

0800b776 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b776:	b480      	push	{r7}
 800b778:	b083      	sub	sp, #12
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b77e:	bf00      	nop
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr
	...

0800b78c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	4a43      	ldr	r2, [pc, #268]	@ (800b8ac <TIM_Base_SetConfig+0x120>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d013      	beq.n	800b7cc <TIM_Base_SetConfig+0x40>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7aa:	d00f      	beq.n	800b7cc <TIM_Base_SetConfig+0x40>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	4a40      	ldr	r2, [pc, #256]	@ (800b8b0 <TIM_Base_SetConfig+0x124>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d00b      	beq.n	800b7cc <TIM_Base_SetConfig+0x40>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	4a3f      	ldr	r2, [pc, #252]	@ (800b8b4 <TIM_Base_SetConfig+0x128>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d007      	beq.n	800b7cc <TIM_Base_SetConfig+0x40>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	4a3e      	ldr	r2, [pc, #248]	@ (800b8b8 <TIM_Base_SetConfig+0x12c>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d003      	beq.n	800b7cc <TIM_Base_SetConfig+0x40>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	4a3d      	ldr	r2, [pc, #244]	@ (800b8bc <TIM_Base_SetConfig+0x130>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d108      	bne.n	800b7de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	4a32      	ldr	r2, [pc, #200]	@ (800b8ac <TIM_Base_SetConfig+0x120>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d01f      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7ec:	d01b      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	4a2f      	ldr	r2, [pc, #188]	@ (800b8b0 <TIM_Base_SetConfig+0x124>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d017      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	4a2e      	ldr	r2, [pc, #184]	@ (800b8b4 <TIM_Base_SetConfig+0x128>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d013      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	4a2d      	ldr	r2, [pc, #180]	@ (800b8b8 <TIM_Base_SetConfig+0x12c>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d00f      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	4a2c      	ldr	r2, [pc, #176]	@ (800b8bc <TIM_Base_SetConfig+0x130>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d00b      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	4a2b      	ldr	r2, [pc, #172]	@ (800b8c0 <TIM_Base_SetConfig+0x134>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d007      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	4a2a      	ldr	r2, [pc, #168]	@ (800b8c4 <TIM_Base_SetConfig+0x138>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d003      	beq.n	800b826 <TIM_Base_SetConfig+0x9a>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	4a29      	ldr	r2, [pc, #164]	@ (800b8c8 <TIM_Base_SetConfig+0x13c>)
 800b822:	4293      	cmp	r3, r2
 800b824:	d108      	bne.n	800b838 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b82c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	68fa      	ldr	r2, [r7, #12]
 800b834:	4313      	orrs	r3, r2
 800b836:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	695b      	ldr	r3, [r3, #20]
 800b842:	4313      	orrs	r3, r2
 800b844:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	689a      	ldr	r2, [r3, #8]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	681a      	ldr	r2, [r3, #0]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a14      	ldr	r2, [pc, #80]	@ (800b8ac <TIM_Base_SetConfig+0x120>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d00f      	beq.n	800b87e <TIM_Base_SetConfig+0xf2>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a16      	ldr	r2, [pc, #88]	@ (800b8bc <TIM_Base_SetConfig+0x130>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d00b      	beq.n	800b87e <TIM_Base_SetConfig+0xf2>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a15      	ldr	r2, [pc, #84]	@ (800b8c0 <TIM_Base_SetConfig+0x134>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d007      	beq.n	800b87e <TIM_Base_SetConfig+0xf2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a14      	ldr	r2, [pc, #80]	@ (800b8c4 <TIM_Base_SetConfig+0x138>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d003      	beq.n	800b87e <TIM_Base_SetConfig+0xf2>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a13      	ldr	r2, [pc, #76]	@ (800b8c8 <TIM_Base_SetConfig+0x13c>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d103      	bne.n	800b886 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	691a      	ldr	r2, [r3, #16]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f043 0204 	orr.w	r2, r3, #4
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2201      	movs	r2, #1
 800b896:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	601a      	str	r2, [r3, #0]
}
 800b89e:	bf00      	nop
 800b8a0:	3714      	adds	r7, #20
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a8:	4770      	bx	lr
 800b8aa:	bf00      	nop
 800b8ac:	40010000 	.word	0x40010000
 800b8b0:	40000400 	.word	0x40000400
 800b8b4:	40000800 	.word	0x40000800
 800b8b8:	40000c00 	.word	0x40000c00
 800b8bc:	40010400 	.word	0x40010400
 800b8c0:	40014000 	.word	0x40014000
 800b8c4:	40014400 	.word	0x40014400
 800b8c8:	40014800 	.word	0x40014800

0800b8cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b8d4:	bf00      	nop
 800b8d6:	370c      	adds	r7, #12
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr

0800b8e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b8fc:	bf00      	nop
 800b8fe:	370c      	adds	r7, #12
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b0ba      	sub	sp, #232	@ 0xe8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	69db      	ldr	r3, [r3, #28]
 800b916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	689b      	ldr	r3, [r3, #8]
 800b92a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b92e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b932:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b936:	4013      	ands	r3, r2
 800b938:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b93c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b940:	2b00      	cmp	r3, #0
 800b942:	d11b      	bne.n	800b97c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b948:	f003 0320 	and.w	r3, r3, #32
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d015      	beq.n	800b97c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b954:	f003 0320 	and.w	r3, r3, #32
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d105      	bne.n	800b968 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b95c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d009      	beq.n	800b97c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 8393 	beq.w	800c098 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	4798      	blx	r3
      }
      return;
 800b97a:	e38d      	b.n	800c098 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b97c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b980:	2b00      	cmp	r3, #0
 800b982:	f000 8123 	beq.w	800bbcc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b986:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b98a:	4b8d      	ldr	r3, [pc, #564]	@ (800bbc0 <HAL_UART_IRQHandler+0x2b8>)
 800b98c:	4013      	ands	r3, r2
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d106      	bne.n	800b9a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b992:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b996:	4b8b      	ldr	r3, [pc, #556]	@ (800bbc4 <HAL_UART_IRQHandler+0x2bc>)
 800b998:	4013      	ands	r3, r2
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f000 8116 	beq.w	800bbcc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b9a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d011      	beq.n	800b9d0 <HAL_UART_IRQHandler+0xc8>
 800b9ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00b      	beq.n	800b9d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9c6:	f043 0201 	orr.w	r2, r3, #1
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9d4:	f003 0302 	and.w	r3, r3, #2
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d011      	beq.n	800ba00 <HAL_UART_IRQHandler+0xf8>
 800b9dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9e0:	f003 0301 	and.w	r3, r3, #1
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d00b      	beq.n	800ba00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	2202      	movs	r2, #2
 800b9ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9f6:	f043 0204 	orr.w	r2, r3, #4
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba04:	f003 0304 	and.w	r3, r3, #4
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d011      	beq.n	800ba30 <HAL_UART_IRQHandler+0x128>
 800ba0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba10:	f003 0301 	and.w	r3, r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d00b      	beq.n	800ba30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2204      	movs	r2, #4
 800ba1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba26:	f043 0202 	orr.w	r2, r3, #2
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ba30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba34:	f003 0308 	and.w	r3, r3, #8
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d017      	beq.n	800ba6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba40:	f003 0320 	and.w	r3, r3, #32
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d105      	bne.n	800ba54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ba48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ba4c:	4b5c      	ldr	r3, [pc, #368]	@ (800bbc0 <HAL_UART_IRQHandler+0x2b8>)
 800ba4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d00b      	beq.n	800ba6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2208      	movs	r2, #8
 800ba5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba62:	f043 0208 	orr.w	r2, r3, #8
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ba6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d012      	beq.n	800ba9e <HAL_UART_IRQHandler+0x196>
 800ba78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d00c      	beq.n	800ba9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba94:	f043 0220 	orr.w	r2, r3, #32
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f000 82f9 	beq.w	800c09c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800baaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baae:	f003 0320 	and.w	r3, r3, #32
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d013      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800baba:	f003 0320 	and.w	r3, r3, #32
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d105      	bne.n	800bace <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d007      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d003      	beq.n	800bade <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bae4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	689b      	ldr	r3, [r3, #8]
 800baee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baf2:	2b40      	cmp	r3, #64	@ 0x40
 800baf4:	d005      	beq.n	800bb02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800baf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bafa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d054      	beq.n	800bbac <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 faf6 	bl	800c0f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb12:	2b40      	cmp	r3, #64	@ 0x40
 800bb14:	d146      	bne.n	800bba4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	3308      	adds	r3, #8
 800bb1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb24:	e853 3f00 	ldrex	r3, [r3]
 800bb28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bb2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	3308      	adds	r3, #8
 800bb3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bb42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bb46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bb4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bb52:	e841 2300 	strex	r3, r2, [r1]
 800bb56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bb5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d1d9      	bne.n	800bb16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d017      	beq.n	800bb9c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb72:	4a15      	ldr	r2, [pc, #84]	@ (800bbc8 <HAL_UART_IRQHandler+0x2c0>)
 800bb74:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f7f7 fea3 	bl	80038c8 <HAL_DMA_Abort_IT>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d019      	beq.n	800bbbc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bb96:	4610      	mov	r0, r2
 800bb98:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9a:	e00f      	b.n	800bbbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 fa93 	bl	800c0c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bba2:	e00b      	b.n	800bbbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fa8f 	bl	800c0c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbaa:	e007      	b.n	800bbbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bbac:	6878      	ldr	r0, [r7, #4]
 800bbae:	f000 fa8b 	bl	800c0c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bbba:	e26f      	b.n	800c09c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbbc:	bf00      	nop
    return;
 800bbbe:	e26d      	b.n	800c09c <HAL_UART_IRQHandler+0x794>
 800bbc0:	10000001 	.word	0x10000001
 800bbc4:	04000120 	.word	0x04000120
 800bbc8:	0800c1c1 	.word	0x0800c1c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	f040 8203 	bne.w	800bfdc <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bbd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbda:	f003 0310 	and.w	r3, r3, #16
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	f000 81fc 	beq.w	800bfdc <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bbe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbe8:	f003 0310 	and.w	r3, r3, #16
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	f000 81f5 	beq.w	800bfdc <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	2210      	movs	r2, #16
 800bbf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc04:	2b40      	cmp	r3, #64	@ 0x40
 800bc06:	f040 816d 	bne.w	800bee4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4aa4      	ldr	r2, [pc, #656]	@ (800bea4 <HAL_UART_IRQHandler+0x59c>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d068      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	4aa1      	ldr	r2, [pc, #644]	@ (800bea8 <HAL_UART_IRQHandler+0x5a0>)
 800bc22:	4293      	cmp	r3, r2
 800bc24:	d061      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4a9f      	ldr	r2, [pc, #636]	@ (800beac <HAL_UART_IRQHandler+0x5a4>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d05a      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	4a9c      	ldr	r2, [pc, #624]	@ (800beb0 <HAL_UART_IRQHandler+0x5a8>)
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	d053      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	4a9a      	ldr	r2, [pc, #616]	@ (800beb4 <HAL_UART_IRQHandler+0x5ac>)
 800bc4c:	4293      	cmp	r3, r2
 800bc4e:	d04c      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a97      	ldr	r2, [pc, #604]	@ (800beb8 <HAL_UART_IRQHandler+0x5b0>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d045      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a95      	ldr	r2, [pc, #596]	@ (800bebc <HAL_UART_IRQHandler+0x5b4>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d03e      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	4a92      	ldr	r2, [pc, #584]	@ (800bec0 <HAL_UART_IRQHandler+0x5b8>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d037      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a90      	ldr	r2, [pc, #576]	@ (800bec4 <HAL_UART_IRQHandler+0x5bc>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d030      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a8d      	ldr	r2, [pc, #564]	@ (800bec8 <HAL_UART_IRQHandler+0x5c0>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d029      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	4a8b      	ldr	r2, [pc, #556]	@ (800becc <HAL_UART_IRQHandler+0x5c4>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d022      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a88      	ldr	r2, [pc, #544]	@ (800bed0 <HAL_UART_IRQHandler+0x5c8>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d01b      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4a86      	ldr	r2, [pc, #536]	@ (800bed4 <HAL_UART_IRQHandler+0x5cc>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d014      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4a83      	ldr	r2, [pc, #524]	@ (800bed8 <HAL_UART_IRQHandler+0x5d0>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d00d      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4a81      	ldr	r2, [pc, #516]	@ (800bedc <HAL_UART_IRQHandler+0x5d4>)
 800bcd8:	4293      	cmp	r3, r2
 800bcda:	d006      	beq.n	800bcea <HAL_UART_IRQHandler+0x3e2>
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a7e      	ldr	r2, [pc, #504]	@ (800bee0 <HAL_UART_IRQHandler+0x5d8>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d106      	bne.n	800bcf8 <HAL_UART_IRQHandler+0x3f0>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	685b      	ldr	r3, [r3, #4]
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	e005      	b.n	800bd04 <HAL_UART_IRQHandler+0x3fc>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	685b      	ldr	r3, [r3, #4]
 800bd02:	b29b      	uxth	r3, r3
 800bd04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bd08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	f000 80ad 	beq.w	800be6c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	f080 80a5 	bcs.w	800be6c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd32:	69db      	ldr	r3, [r3, #28]
 800bd34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd38:	f000 8087 	beq.w	800be4a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bd48:	e853 3f00 	ldrex	r3, [r3]
 800bd4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bd50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	461a      	mov	r2, r3
 800bd62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bd66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd6a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bd72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bd76:	e841 2300 	strex	r3, r2, [r1]
 800bd7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bd7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1da      	bne.n	800bd3c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3308      	adds	r3, #8
 800bd8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd90:	e853 3f00 	ldrex	r3, [r3]
 800bd94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bd96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd98:	f023 0301 	bic.w	r3, r3, #1
 800bd9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	3308      	adds	r3, #8
 800bda6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bdaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bdae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bdb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bdb6:	e841 2300 	strex	r3, r2, [r1]
 800bdba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bdbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1e1      	bne.n	800bd86 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	3308      	adds	r3, #8
 800bdc8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdcc:	e853 3f00 	ldrex	r3, [r3]
 800bdd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bdd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bdd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	3308      	adds	r3, #8
 800bde2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bde6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bde8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bdec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bdee:	e841 2300 	strex	r3, r2, [r1]
 800bdf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bdf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d1e3      	bne.n	800bdc2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2220      	movs	r2, #32
 800bdfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2200      	movs	r2, #0
 800be06:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be10:	e853 3f00 	ldrex	r3, [r3]
 800be14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800be16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be18:	f023 0310 	bic.w	r3, r3, #16
 800be1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	461a      	mov	r2, r3
 800be26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be32:	e841 2300 	strex	r3, r2, [r1]
 800be36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800be38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d1e4      	bne.n	800be08 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be44:	4618      	mov	r0, r3
 800be46:	f7f7 fa21 	bl	800328c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2202      	movs	r2, #2
 800be4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be5c:	b29b      	uxth	r3, r3
 800be5e:	1ad3      	subs	r3, r2, r3
 800be60:	b29b      	uxth	r3, r3
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f000 f939 	bl	800c0dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800be6a:	e119      	b.n	800c0a0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800be76:	429a      	cmp	r2, r3
 800be78:	f040 8112 	bne.w	800c0a0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be82:	69db      	ldr	r3, [r3, #28]
 800be84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be88:	f040 810a 	bne.w	800c0a0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2202      	movs	r2, #2
 800be90:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be98:	4619      	mov	r1, r3
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f000 f91e 	bl	800c0dc <HAL_UARTEx_RxEventCallback>
      return;
 800bea0:	e0fe      	b.n	800c0a0 <HAL_UART_IRQHandler+0x798>
 800bea2:	bf00      	nop
 800bea4:	40020010 	.word	0x40020010
 800bea8:	40020028 	.word	0x40020028
 800beac:	40020040 	.word	0x40020040
 800beb0:	40020058 	.word	0x40020058
 800beb4:	40020070 	.word	0x40020070
 800beb8:	40020088 	.word	0x40020088
 800bebc:	400200a0 	.word	0x400200a0
 800bec0:	400200b8 	.word	0x400200b8
 800bec4:	40020410 	.word	0x40020410
 800bec8:	40020428 	.word	0x40020428
 800becc:	40020440 	.word	0x40020440
 800bed0:	40020458 	.word	0x40020458
 800bed4:	40020470 	.word	0x40020470
 800bed8:	40020488 	.word	0x40020488
 800bedc:	400204a0 	.word	0x400204a0
 800bee0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bef0:	b29b      	uxth	r3, r3
 800bef2:	1ad3      	subs	r3, r2, r3
 800bef4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800befe:	b29b      	uxth	r3, r3
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f000 80cf 	beq.w	800c0a4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800bf06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	f000 80ca 	beq.w	800c0a4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf18:	e853 3f00 	ldrex	r3, [r3]
 800bf1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bf32:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf34:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf3a:	e841 2300 	strex	r3, r2, [r1]
 800bf3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d1e4      	bne.n	800bf10 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	3308      	adds	r3, #8
 800bf4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf50:	e853 3f00 	ldrex	r3, [r3]
 800bf54:	623b      	str	r3, [r7, #32]
   return(result);
 800bf56:	6a3a      	ldr	r2, [r7, #32]
 800bf58:	4b55      	ldr	r3, [pc, #340]	@ (800c0b0 <HAL_UART_IRQHandler+0x7a8>)
 800bf5a:	4013      	ands	r3, r2
 800bf5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	3308      	adds	r3, #8
 800bf66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bf6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800bf6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf72:	e841 2300 	strex	r3, r2, [r1]
 800bf76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d1e3      	bne.n	800bf46 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2220      	movs	r2, #32
 800bf82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	e853 3f00 	ldrex	r3, [r3]
 800bf9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f023 0310 	bic.w	r3, r3, #16
 800bfa6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bfb4:	61fb      	str	r3, [r7, #28]
 800bfb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfb8:	69b9      	ldr	r1, [r7, #24]
 800bfba:	69fa      	ldr	r2, [r7, #28]
 800bfbc:	e841 2300 	strex	r3, r2, [r1]
 800bfc0:	617b      	str	r3, [r7, #20]
   return(result);
 800bfc2:	697b      	ldr	r3, [r7, #20]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1e4      	bne.n	800bf92 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2202      	movs	r2, #2
 800bfcc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bfce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f000 f881 	bl	800c0dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bfda:	e063      	b.n	800c0a4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bfdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfe0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d00e      	beq.n	800c006 <HAL_UART_IRQHandler+0x6fe>
 800bfe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d008      	beq.n	800c006 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800bffc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 f91b 	bl	800c23a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c004:	e051      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c00a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d014      	beq.n	800c03c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d105      	bne.n	800c02a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c01e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c026:	2b00      	cmp	r3, #0
 800c028:	d008      	beq.n	800c03c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d03a      	beq.n	800c0a8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	4798      	blx	r3
    }
    return;
 800c03a:	e035      	b.n	800c0a8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c03c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c044:	2b00      	cmp	r3, #0
 800c046:	d009      	beq.n	800c05c <HAL_UART_IRQHandler+0x754>
 800c048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c04c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c050:	2b00      	cmp	r3, #0
 800c052:	d003      	beq.n	800c05c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f000 f8c5 	bl	800c1e4 <UART_EndTransmit_IT>
    return;
 800c05a:	e026      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c05c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c060:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c064:	2b00      	cmp	r3, #0
 800c066:	d009      	beq.n	800c07c <HAL_UART_IRQHandler+0x774>
 800c068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c06c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c070:	2b00      	cmp	r3, #0
 800c072:	d003      	beq.n	800c07c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f000 f8f4 	bl	800c262 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c07a:	e016      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c07c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d010      	beq.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
 800c088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	da0c      	bge.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 f8dc 	bl	800c24e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c096:	e008      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800c098:	bf00      	nop
 800c09a:	e006      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
    return;
 800c09c:	bf00      	nop
 800c09e:	e004      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800c0a0:	bf00      	nop
 800c0a2:	e002      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800c0a4:	bf00      	nop
 800c0a6:	e000      	b.n	800c0aa <HAL_UART_IRQHandler+0x7a2>
    return;
 800c0a8:	bf00      	nop
  }
}
 800c0aa:	37e8      	adds	r7, #232	@ 0xe8
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	effffffe 	.word	0xeffffffe

0800c0b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c0bc:	bf00      	nop
 800c0be:	370c      	adds	r7, #12
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b083      	sub	sp, #12
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c0d0:	bf00      	nop
 800c0d2:	370c      	adds	r7, #12
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr

0800c0dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b083      	sub	sp, #12
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c0e8:	bf00      	nop
 800c0ea:	370c      	adds	r7, #12
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f2:	4770      	bx	lr

0800c0f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b095      	sub	sp, #84	@ 0x54
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c104:	e853 3f00 	ldrex	r3, [r3]
 800c108:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	461a      	mov	r2, r3
 800c118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c11a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c11c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c11e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c122:	e841 2300 	strex	r3, r2, [r1]
 800c126:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d1e6      	bne.n	800c0fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	3308      	adds	r3, #8
 800c134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c136:	6a3b      	ldr	r3, [r7, #32]
 800c138:	e853 3f00 	ldrex	r3, [r3]
 800c13c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c13e:	69fa      	ldr	r2, [r7, #28]
 800c140:	4b1e      	ldr	r3, [pc, #120]	@ (800c1bc <UART_EndRxTransfer+0xc8>)
 800c142:	4013      	ands	r3, r2
 800c144:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	3308      	adds	r3, #8
 800c14c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c14e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c150:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c156:	e841 2300 	strex	r3, r2, [r1]
 800c15a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d1e5      	bne.n	800c12e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c166:	2b01      	cmp	r3, #1
 800c168:	d118      	bne.n	800c19c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	e853 3f00 	ldrex	r3, [r3]
 800c176:	60bb      	str	r3, [r7, #8]
   return(result);
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	f023 0310 	bic.w	r3, r3, #16
 800c17e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	461a      	mov	r2, r3
 800c186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c188:	61bb      	str	r3, [r7, #24]
 800c18a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c18c:	6979      	ldr	r1, [r7, #20]
 800c18e:	69ba      	ldr	r2, [r7, #24]
 800c190:	e841 2300 	strex	r3, r2, [r1]
 800c194:	613b      	str	r3, [r7, #16]
   return(result);
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1e6      	bne.n	800c16a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2220      	movs	r2, #32
 800c1a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c1b0:	bf00      	nop
 800c1b2:	3754      	adds	r7, #84	@ 0x54
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr
 800c1bc:	effffffe 	.word	0xeffffffe

0800c1c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1d6:	68f8      	ldr	r0, [r7, #12]
 800c1d8:	f7ff ff76 	bl	800c0c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1dc:	bf00      	nop
 800c1de:	3710      	adds	r7, #16
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b088      	sub	sp, #32
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	e853 3f00 	ldrex	r3, [r3]
 800c1f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c200:	61fb      	str	r3, [r7, #28]
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	461a      	mov	r2, r3
 800c208:	69fb      	ldr	r3, [r7, #28]
 800c20a:	61bb      	str	r3, [r7, #24]
 800c20c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c20e:	6979      	ldr	r1, [r7, #20]
 800c210:	69ba      	ldr	r2, [r7, #24]
 800c212:	e841 2300 	strex	r3, r2, [r1]
 800c216:	613b      	str	r3, [r7, #16]
   return(result);
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d1e6      	bne.n	800c1ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2220      	movs	r2, #32
 800c222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2200      	movs	r2, #0
 800c22a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f7ff ff41 	bl	800c0b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c232:	bf00      	nop
 800c234:	3720      	adds	r7, #32
 800c236:	46bd      	mov	sp, r7
 800c238:	bd80      	pop	{r7, pc}

0800c23a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c23a:	b480      	push	{r7}
 800c23c:	b083      	sub	sp, #12
 800c23e:	af00      	add	r7, sp, #0
 800c240:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c242:	bf00      	nop
 800c244:	370c      	adds	r7, #12
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr

0800c24e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c24e:	b480      	push	{r7}
 800c250:	b083      	sub	sp, #12
 800c252:	af00      	add	r7, sp, #0
 800c254:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c256:	bf00      	nop
 800c258:	370c      	adds	r7, #12
 800c25a:	46bd      	mov	sp, r7
 800c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c260:	4770      	bx	lr

0800c262 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c262:	b480      	push	{r7}
 800c264:	b083      	sub	sp, #12
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c26a:	bf00      	nop
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
	...

0800c278 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c278:	b084      	sub	sp, #16
 800c27a:	b480      	push	{r7}
 800c27c:	b085      	sub	sp, #20
 800c27e:	af00      	add	r7, sp, #0
 800c280:	6078      	str	r0, [r7, #4]
 800c282:	f107 001c 	add.w	r0, r7, #28
 800c286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800c28a:	2300      	movs	r3, #0
 800c28c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800c28e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800c290:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800c292:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800c294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800c296:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800c298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800c29a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800c29c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800c29e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	685a      	ldr	r2, [r3, #4]
 800c2aa:	4b07      	ldr	r3, [pc, #28]	@ (800c2c8 <SDMMC_Init+0x50>)
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	68fa      	ldr	r2, [r7, #12]
 800c2b0:	431a      	orrs	r2, r3
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3714      	adds	r7, #20
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	b004      	add	sp, #16
 800c2c4:	4770      	bx	lr
 800c2c6:	bf00      	nop
 800c2c8:	ffc02c00 	.word	0xffc02c00

0800c2cc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b083      	sub	sp, #12
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	370c      	adds	r7, #12
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e4:	4770      	bx	lr

0800c2e6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800c2e6:	b480      	push	{r7}
 800c2e8:	b083      	sub	sp, #12
 800c2ea:	af00      	add	r7, sp, #0
 800c2ec:	6078      	str	r0, [r7, #4]
 800c2ee:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	681a      	ldr	r2, [r3, #0]
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800c2fa:	2300      	movs	r3, #0
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	370c      	adds	r7, #12
 800c300:	46bd      	mov	sp, r7
 800c302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c306:	4770      	bx	lr

0800c308 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800c308:	b480      	push	{r7}
 800c30a:	b083      	sub	sp, #12
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f043 0203 	orr.w	r2, r3, #3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c31c:	2300      	movs	r3, #0
}
 800c31e:	4618      	mov	r0, r3
 800c320:	370c      	adds	r7, #12
 800c322:	46bd      	mov	sp, r7
 800c324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c328:	4770      	bx	lr

0800c32a <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800c32a:	b480      	push	{r7}
 800c32c:	b083      	sub	sp, #12
 800c32e:	af00      	add	r7, sp, #0
 800c330:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f023 0203 	bic.w	r2, r3, #3
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c33e:	2300      	movs	r3, #0
}
 800c340:	4618      	mov	r0, r3
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f003 0303 	and.w	r3, r3, #3
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c386:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800c38c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800c392:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c394:	68fa      	ldr	r2, [r7, #12]
 800c396:	4313      	orrs	r3, r2
 800c398:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	68da      	ldr	r2, [r3, #12]
 800c39e:	4b06      	ldr	r3, [pc, #24]	@ (800c3b8 <SDMMC_SendCommand+0x50>)
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	68fa      	ldr	r2, [r7, #12]
 800c3a4:	431a      	orrs	r2, r3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c3aa:	2300      	movs	r3, #0
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3714      	adds	r7, #20
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr
 800c3b8:	fffee0c0 	.word	0xfffee0c0

0800c3bc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b083      	sub	sp, #12
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	691b      	ldr	r3, [r3, #16]
 800c3c8:	b2db      	uxtb	r3, r3
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b085      	sub	sp, #20
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
 800c3de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	3314      	adds	r3, #20
 800c3e4:	461a      	mov	r2, r3
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3714      	adds	r7, #20
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr

0800c3fc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b085      	sub	sp, #20
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c406:	2300      	movs	r3, #0
 800c408:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	681a      	ldr	r2, [r3, #0]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c422:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800c428:	431a      	orrs	r2, r3
                       Data->DPSM);
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800c42e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c430:	68fa      	ldr	r2, [r7, #12]
 800c432:	4313      	orrs	r3, r2
 800c434:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c43a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	431a      	orrs	r2, r3
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c446:	2300      	movs	r3, #0

}
 800c448:	4618      	mov	r0, r3
 800c44a:	3714      	adds	r7, #20
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr

0800c454 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b088      	sub	sp, #32
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c462:	2310      	movs	r3, #16
 800c464:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c466:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c46a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c46c:	2300      	movs	r3, #0
 800c46e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c470:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c474:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c476:	f107 0308 	add.w	r3, r7, #8
 800c47a:	4619      	mov	r1, r3
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f7ff ff73 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c482:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c486:	2110      	movs	r1, #16
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 fa5f 	bl	800c94c <SDMMC_GetCmdResp1>
 800c48e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c490:	69fb      	ldr	r3, [r7, #28]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3720      	adds	r7, #32
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}

0800c49a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c49a:	b580      	push	{r7, lr}
 800c49c:	b088      	sub	sp, #32
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
 800c4a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c4a8:	2311      	movs	r3, #17
 800c4aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c4ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c4b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c4b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c4ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c4bc:	f107 0308 	add.w	r3, r7, #8
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f7ff ff50 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c4c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4cc:	2111      	movs	r1, #17
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f000 fa3c 	bl	800c94c <SDMMC_GetCmdResp1>
 800c4d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c4d6:	69fb      	ldr	r3, [r7, #28]
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3720      	adds	r7, #32
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b088      	sub	sp, #32
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c4ee:	2312      	movs	r3, #18
 800c4f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c4f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c4f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c4fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c500:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c502:	f107 0308 	add.w	r3, r7, #8
 800c506:	4619      	mov	r1, r3
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f7ff ff2d 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c50e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c512:	2112      	movs	r1, #18
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 fa19 	bl	800c94c <SDMMC_GetCmdResp1>
 800c51a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c51c:	69fb      	ldr	r3, [r7, #28]
}
 800c51e:	4618      	mov	r0, r3
 800c520:	3720      	adds	r7, #32
 800c522:	46bd      	mov	sp, r7
 800c524:	bd80      	pop	{r7, pc}

0800c526 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c526:	b580      	push	{r7, lr}
 800c528:	b088      	sub	sp, #32
 800c52a:	af00      	add	r7, sp, #0
 800c52c:	6078      	str	r0, [r7, #4]
 800c52e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c534:	2318      	movs	r3, #24
 800c536:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c538:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c53c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c53e:	2300      	movs	r3, #0
 800c540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c546:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c548:	f107 0308 	add.w	r3, r7, #8
 800c54c:	4619      	mov	r1, r3
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	f7ff ff0a 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c554:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c558:	2118      	movs	r1, #24
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f000 f9f6 	bl	800c94c <SDMMC_GetCmdResp1>
 800c560:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c562:	69fb      	ldr	r3, [r7, #28]
}
 800c564:	4618      	mov	r0, r3
 800c566:	3720      	adds	r7, #32
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b088      	sub	sp, #32
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c57a:	2319      	movs	r3, #25
 800c57c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c57e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c582:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c584:	2300      	movs	r3, #0
 800c586:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c588:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c58c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c58e:	f107 0308 	add.w	r3, r7, #8
 800c592:	4619      	mov	r1, r3
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f7ff fee7 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c59a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c59e:	2119      	movs	r1, #25
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f000 f9d3 	bl	800c94c <SDMMC_GetCmdResp1>
 800c5a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c5a8:	69fb      	ldr	r3, [r7, #28]
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	3720      	adds	r7, #32
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}
	...

0800c5b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b088      	sub	sp, #32
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c5c0:	230c      	movs	r3, #12
 800c5c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c5c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c5c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c5ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c5d2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	68db      	ldr	r3, [r3, #12]
 800c5d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c5ec:	f107 0308 	add.w	r3, r7, #8
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f7ff feb8 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c5f8:	4a0b      	ldr	r2, [pc, #44]	@ (800c628 <SDMMC_CmdStopTransfer+0x74>)
 800c5fa:	210c      	movs	r1, #12
 800c5fc:	6878      	ldr	r0, [r7, #4]
 800c5fe:	f000 f9a5 	bl	800c94c <SDMMC_GetCmdResp1>
 800c602:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	68db      	ldr	r3, [r3, #12]
 800c608:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c616:	d101      	bne.n	800c61c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800c618:	2300      	movs	r3, #0
 800c61a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800c61c:	69fb      	ldr	r3, [r7, #28]
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3720      	adds	r7, #32
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
 800c626:	bf00      	nop
 800c628:	05f5e100 	.word	0x05f5e100

0800c62c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b088      	sub	sp, #32
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c63a:	2307      	movs	r3, #7
 800c63c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c63e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c642:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c644:	2300      	movs	r3, #0
 800c646:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c64c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c64e:	f107 0308 	add.w	r3, r7, #8
 800c652:	4619      	mov	r1, r3
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f7ff fe87 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c65a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c65e:	2107      	movs	r1, #7
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f000 f973 	bl	800c94c <SDMMC_GetCmdResp1>
 800c666:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c668:	69fb      	ldr	r3, [r7, #28]
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3720      	adds	r7, #32
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}

0800c672 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c672:	b580      	push	{r7, lr}
 800c674:	b088      	sub	sp, #32
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c67a:	2300      	movs	r3, #0
 800c67c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c67e:	2300      	movs	r3, #0
 800c680:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c682:	2300      	movs	r3, #0
 800c684:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c686:	2300      	movs	r3, #0
 800c688:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c68a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c68e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c690:	f107 0308 	add.w	r3, r7, #8
 800c694:	4619      	mov	r1, r3
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f7ff fe66 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f000 fb97 	bl	800cdd0 <SDMMC_GetCmdError>
 800c6a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6a4:	69fb      	ldr	r3, [r7, #28]
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3720      	adds	r7, #32
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}

0800c6ae <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b088      	sub	sp, #32
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c6b6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c6ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c6bc:	2308      	movs	r3, #8
 800c6be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c6c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c6ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6d0:	f107 0308 	add.w	r3, r7, #8
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f7ff fe46 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f000 fb29 	bl	800cd34 <SDMMC_GetCmdResp7>
 800c6e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3720      	adds	r7, #32
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}

0800c6ee <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b088      	sub	sp, #32
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c6fc:	2337      	movs	r3, #55	@ 0x37
 800c6fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c704:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c706:	2300      	movs	r3, #0
 800c708:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c70a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c70e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c710:	f107 0308 	add.w	r3, r7, #8
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f7ff fe26 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c71c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c720:	2137      	movs	r1, #55	@ 0x37
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 f912 	bl	800c94c <SDMMC_GetCmdResp1>
 800c728:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c72a:	69fb      	ldr	r3, [r7, #28]
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3720      	adds	r7, #32
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}

0800c734 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b088      	sub	sp, #32
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c742:	2329      	movs	r3, #41	@ 0x29
 800c744:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c746:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c74a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c74c:	2300      	movs	r3, #0
 800c74e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c750:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c754:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c756:	f107 0308 	add.w	r3, r7, #8
 800c75a:	4619      	mov	r1, r3
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f7ff fe03 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 fa2e 	bl	800cbc4 <SDMMC_GetCmdResp3>
 800c768:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c76a:	69fb      	ldr	r3, [r7, #28]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3720      	adds	r7, #32
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b088      	sub	sp, #32
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800c782:	2306      	movs	r3, #6
 800c784:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c786:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c78a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c78c:	2300      	movs	r3, #0
 800c78e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c790:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c794:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c796:	f107 0308 	add.w	r3, r7, #8
 800c79a:	4619      	mov	r1, r3
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f7ff fde3 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c7a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7a6:	2106      	movs	r1, #6
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f8cf 	bl	800c94c <SDMMC_GetCmdResp1>
 800c7ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7b0:	69fb      	ldr	r3, [r7, #28]
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3720      	adds	r7, #32
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b088      	sub	sp, #32
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c7c6:	2333      	movs	r3, #51	@ 0x33
 800c7c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c7ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c7ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c7d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c7d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7da:	f107 0308 	add.w	r3, r7, #8
 800c7de:	4619      	mov	r1, r3
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f7ff fdc1 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c7e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7ea:	2133      	movs	r1, #51	@ 0x33
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f000 f8ad 	bl	800c94c <SDMMC_GetCmdResp1>
 800c7f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7f4:	69fb      	ldr	r3, [r7, #28]
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	3720      	adds	r7, #32
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}

0800c7fe <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c7fe:	b580      	push	{r7, lr}
 800c800:	b088      	sub	sp, #32
 800c802:	af00      	add	r7, sp, #0
 800c804:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c806:	2300      	movs	r3, #0
 800c808:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c80a:	2302      	movs	r3, #2
 800c80c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c80e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c812:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c814:	2300      	movs	r3, #0
 800c816:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c818:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c81c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c81e:	f107 0308 	add.w	r3, r7, #8
 800c822:	4619      	mov	r1, r3
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f7ff fd9f 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f000 f980 	bl	800cb30 <SDMMC_GetCmdResp2>
 800c830:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c832:	69fb      	ldr	r3, [r7, #28]
}
 800c834:	4618      	mov	r0, r3
 800c836:	3720      	adds	r7, #32
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}

0800c83c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b088      	sub	sp, #32
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c84a:	2309      	movs	r3, #9
 800c84c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c84e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c852:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c854:	2300      	movs	r3, #0
 800c856:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c85c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c85e:	f107 0308 	add.w	r3, r7, #8
 800c862:	4619      	mov	r1, r3
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f7ff fd7f 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	f000 f960 	bl	800cb30 <SDMMC_GetCmdResp2>
 800c870:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c872:	69fb      	ldr	r3, [r7, #28]
}
 800c874:	4618      	mov	r0, r3
 800c876:	3720      	adds	r7, #32
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b088      	sub	sp, #32
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c886:	2300      	movs	r3, #0
 800c888:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c88a:	2303      	movs	r3, #3
 800c88c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c88e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c892:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c894:	2300      	movs	r3, #0
 800c896:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c898:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c89c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c89e:	f107 0308 	add.w	r3, r7, #8
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f7ff fd5f 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c8aa:	683a      	ldr	r2, [r7, #0]
 800c8ac:	2103      	movs	r1, #3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 f9c8 	bl	800cc44 <SDMMC_GetCmdResp6>
 800c8b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8b6:	69fb      	ldr	r3, [r7, #28]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3720      	adds	r7, #32
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b088      	sub	sp, #32
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c8ce:	230d      	movs	r3, #13
 800c8d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c8d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c8d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c8dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c8e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c8e2:	f107 0308 	add.w	r3, r7, #8
 800c8e6:	4619      	mov	r1, r3
 800c8e8:	6878      	ldr	r0, [r7, #4]
 800c8ea:	f7ff fd3d 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c8ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8f2:	210d      	movs	r1, #13
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 f829 	bl	800c94c <SDMMC_GetCmdResp1>
 800c8fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8fc:	69fb      	ldr	r3, [r7, #28]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3720      	adds	r7, #32
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b088      	sub	sp, #32
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c90e:	2300      	movs	r3, #0
 800c910:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800c912:	230d      	movs	r3, #13
 800c914:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c916:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c91a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c91c:	2300      	movs	r3, #0
 800c91e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c924:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c926:	f107 0308 	add.w	r3, r7, #8
 800c92a:	4619      	mov	r1, r3
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f7ff fd1b 	bl	800c368 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800c932:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c936:	210d      	movs	r1, #13
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f000 f807 	bl	800c94c <SDMMC_GetCmdResp1>
 800c93e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c940:	69fb      	ldr	r3, [r7, #28]
}
 800c942:	4618      	mov	r0, r3
 800c944:	3720      	adds	r7, #32
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
	...

0800c94c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b088      	sub	sp, #32
 800c950:	af00      	add	r7, sp, #0
 800c952:	60f8      	str	r0, [r7, #12]
 800c954:	460b      	mov	r3, r1
 800c956:	607a      	str	r2, [r7, #4]
 800c958:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c95a:	4b70      	ldr	r3, [pc, #448]	@ (800cb1c <SDMMC_GetCmdResp1+0x1d0>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	4a70      	ldr	r2, [pc, #448]	@ (800cb20 <SDMMC_GetCmdResp1+0x1d4>)
 800c960:	fba2 2303 	umull	r2, r3, r2, r3
 800c964:	0a5a      	lsrs	r2, r3, #9
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	fb02 f303 	mul.w	r3, r2, r3
 800c96c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c96e:	69fb      	ldr	r3, [r7, #28]
 800c970:	1e5a      	subs	r2, r3, #1
 800c972:	61fa      	str	r2, [r7, #28]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d102      	bne.n	800c97e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c978:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c97c:	e0c9      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c982:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c984:	69ba      	ldr	r2, [r7, #24]
 800c986:	4b67      	ldr	r3, [pc, #412]	@ (800cb24 <SDMMC_GetCmdResp1+0x1d8>)
 800c988:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d0ef      	beq.n	800c96e <SDMMC_GetCmdResp1+0x22>
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c994:	2b00      	cmp	r3, #0
 800c996:	d1ea      	bne.n	800c96e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c99c:	f003 0304 	and.w	r3, r3, #4
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d004      	beq.n	800c9ae <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	2204      	movs	r2, #4
 800c9a8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c9aa:	2304      	movs	r3, #4
 800c9ac:	e0b1      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9b2:	f003 0301 	and.w	r3, r3, #1
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d004      	beq.n	800c9c4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2201      	movs	r2, #1
 800c9be:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	e0a6      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	4a58      	ldr	r2, [pc, #352]	@ (800cb28 <SDMMC_GetCmdResp1+0x1dc>)
 800c9c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c9ca:	68f8      	ldr	r0, [r7, #12]
 800c9cc:	f7ff fcf6 	bl	800c3bc <SDMMC_GetCommandResponse>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	7afb      	ldrb	r3, [r7, #11]
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d001      	beq.n	800c9de <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c9da:	2301      	movs	r3, #1
 800c9dc:	e099      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c9de:	2100      	movs	r1, #0
 800c9e0:	68f8      	ldr	r0, [r7, #12]
 800c9e2:	f7ff fcf8 	bl	800c3d6 <SDMMC_GetResponse>
 800c9e6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c9e8:	697a      	ldr	r2, [r7, #20]
 800c9ea:	4b50      	ldr	r3, [pc, #320]	@ (800cb2c <SDMMC_GetCmdResp1+0x1e0>)
 800c9ec:	4013      	ands	r3, r2
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d101      	bne.n	800c9f6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	e08d      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	da02      	bge.n	800ca02 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c9fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ca00:	e087      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d001      	beq.n	800ca10 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ca0c:	2340      	movs	r3, #64	@ 0x40
 800ca0e:	e080      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d001      	beq.n	800ca1e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ca1a:	2380      	movs	r3, #128	@ 0x80
 800ca1c:	e079      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d002      	beq.n	800ca2e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ca28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ca2c:	e071      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ca38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ca3c:	e069      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d002      	beq.n	800ca4e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ca48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca4c:	e061      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d002      	beq.n	800ca5e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ca58:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ca5c:	e059      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d002      	beq.n	800ca6e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ca68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ca6c:	e051      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ca6e:	697b      	ldr	r3, [r7, #20]
 800ca70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d002      	beq.n	800ca7e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ca78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ca7c:	e049      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ca7e:	697b      	ldr	r3, [r7, #20]
 800ca80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d002      	beq.n	800ca8e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ca88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ca8c:	e041      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d002      	beq.n	800ca9e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800ca98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca9c:	e039      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d002      	beq.n	800caae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800caa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800caac:	e031      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800caae:	697b      	ldr	r3, [r7, #20]
 800cab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d002      	beq.n	800cabe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cab8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800cabc:	e029      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d002      	beq.n	800cace <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cac8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cacc:	e021      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cace:	697b      	ldr	r3, [r7, #20]
 800cad0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d002      	beq.n	800cade <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cad8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800cadc:	e019      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d002      	beq.n	800caee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cae8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800caec:	e011      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d002      	beq.n	800cafe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800caf8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cafc:	e009      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800cafe:	697b      	ldr	r3, [r7, #20]
 800cb00:	f003 0308 	and.w	r3, r3, #8
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d002      	beq.n	800cb0e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cb08:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800cb0c:	e001      	b.n	800cb12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800cb0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3720      	adds	r7, #32
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	20000004 	.word	0x20000004
 800cb20:	10624dd3 	.word	0x10624dd3
 800cb24:	00200045 	.word	0x00200045
 800cb28:	002000c5 	.word	0x002000c5
 800cb2c:	fdffe008 	.word	0xfdffe008

0800cb30 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800cb30:	b480      	push	{r7}
 800cb32:	b085      	sub	sp, #20
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cb38:	4b1f      	ldr	r3, [pc, #124]	@ (800cbb8 <SDMMC_GetCmdResp2+0x88>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	4a1f      	ldr	r2, [pc, #124]	@ (800cbbc <SDMMC_GetCmdResp2+0x8c>)
 800cb3e:	fba2 2303 	umull	r2, r3, r2, r3
 800cb42:	0a5b      	lsrs	r3, r3, #9
 800cb44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb48:	fb02 f303 	mul.w	r3, r2, r3
 800cb4c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	1e5a      	subs	r2, r3, #1
 800cb52:	60fa      	str	r2, [r7, #12]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d102      	bne.n	800cb5e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cb58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cb5c:	e026      	b.n	800cbac <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb62:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d0ef      	beq.n	800cb4e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1ea      	bne.n	800cb4e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb7c:	f003 0304 	and.w	r3, r3, #4
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d004      	beq.n	800cb8e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2204      	movs	r2, #4
 800cb88:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb8a:	2304      	movs	r3, #4
 800cb8c:	e00e      	b.n	800cbac <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb92:	f003 0301 	and.w	r3, r3, #1
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d004      	beq.n	800cba4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cba0:	2301      	movs	r3, #1
 800cba2:	e003      	b.n	800cbac <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	4a06      	ldr	r2, [pc, #24]	@ (800cbc0 <SDMMC_GetCmdResp2+0x90>)
 800cba8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3714      	adds	r7, #20
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb6:	4770      	bx	lr
 800cbb8:	20000004 	.word	0x20000004
 800cbbc:	10624dd3 	.word	0x10624dd3
 800cbc0:	002000c5 	.word	0x002000c5

0800cbc4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b085      	sub	sp, #20
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cbcc:	4b1a      	ldr	r3, [pc, #104]	@ (800cc38 <SDMMC_GetCmdResp3+0x74>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	4a1a      	ldr	r2, [pc, #104]	@ (800cc3c <SDMMC_GetCmdResp3+0x78>)
 800cbd2:	fba2 2303 	umull	r2, r3, r2, r3
 800cbd6:	0a5b      	lsrs	r3, r3, #9
 800cbd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cbdc:	fb02 f303 	mul.w	r3, r2, r3
 800cbe0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	1e5a      	subs	r2, r3, #1
 800cbe6:	60fa      	str	r2, [r7, #12]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d102      	bne.n	800cbf2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cbec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cbf0:	e01b      	b.n	800cc2a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbf6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cbf8:	68bb      	ldr	r3, [r7, #8]
 800cbfa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d0ef      	beq.n	800cbe2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d1ea      	bne.n	800cbe2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc10:	f003 0304 	and.w	r3, r3, #4
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d004      	beq.n	800cc22 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2204      	movs	r2, #4
 800cc1c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cc1e:	2304      	movs	r3, #4
 800cc20:	e003      	b.n	800cc2a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	4a06      	ldr	r2, [pc, #24]	@ (800cc40 <SDMMC_GetCmdResp3+0x7c>)
 800cc26:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3714      	adds	r7, #20
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	20000004 	.word	0x20000004
 800cc3c:	10624dd3 	.word	0x10624dd3
 800cc40:	002000c5 	.word	0x002000c5

0800cc44 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b088      	sub	sp, #32
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	460b      	mov	r3, r1
 800cc4e:	607a      	str	r2, [r7, #4]
 800cc50:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cc52:	4b35      	ldr	r3, [pc, #212]	@ (800cd28 <SDMMC_GetCmdResp6+0xe4>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	4a35      	ldr	r2, [pc, #212]	@ (800cd2c <SDMMC_GetCmdResp6+0xe8>)
 800cc58:	fba2 2303 	umull	r2, r3, r2, r3
 800cc5c:	0a5b      	lsrs	r3, r3, #9
 800cc5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cc62:	fb02 f303 	mul.w	r3, r2, r3
 800cc66:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	1e5a      	subs	r2, r3, #1
 800cc6c:	61fa      	str	r2, [r7, #28]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d102      	bne.n	800cc78 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cc72:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cc76:	e052      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc7c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cc7e:	69bb      	ldr	r3, [r7, #24]
 800cc80:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d0ef      	beq.n	800cc68 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cc88:	69bb      	ldr	r3, [r7, #24]
 800cc8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d1ea      	bne.n	800cc68 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc96:	f003 0304 	and.w	r3, r3, #4
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d004      	beq.n	800cca8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2204      	movs	r2, #4
 800cca2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cca4:	2304      	movs	r3, #4
 800cca6:	e03a      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccac:	f003 0301 	and.w	r3, r3, #1
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d004      	beq.n	800ccbe <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ccba:	2301      	movs	r3, #1
 800ccbc:	e02f      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ccbe:	68f8      	ldr	r0, [r7, #12]
 800ccc0:	f7ff fb7c 	bl	800c3bc <SDMMC_GetCommandResponse>
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	7afb      	ldrb	r3, [r7, #11]
 800ccca:	4293      	cmp	r3, r2
 800cccc:	d001      	beq.n	800ccd2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e025      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	4a16      	ldr	r2, [pc, #88]	@ (800cd30 <SDMMC_GetCmdResp6+0xec>)
 800ccd6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ccd8:	2100      	movs	r1, #0
 800ccda:	68f8      	ldr	r0, [r7, #12]
 800ccdc:	f7ff fb7b 	bl	800c3d6 <SDMMC_GetResponse>
 800cce0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800cce2:	697b      	ldr	r3, [r7, #20]
 800cce4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d106      	bne.n	800ccfa <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	0c1b      	lsrs	r3, r3, #16
 800ccf0:	b29a      	uxth	r2, r3
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	e011      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d002      	beq.n	800cd0a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cd04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cd08:	e009      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d002      	beq.n	800cd1a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cd14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cd18:	e001      	b.n	800cd1e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800cd1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3720      	adds	r7, #32
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}
 800cd26:	bf00      	nop
 800cd28:	20000004 	.word	0x20000004
 800cd2c:	10624dd3 	.word	0x10624dd3
 800cd30:	002000c5 	.word	0x002000c5

0800cd34 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b085      	sub	sp, #20
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cd3c:	4b22      	ldr	r3, [pc, #136]	@ (800cdc8 <SDMMC_GetCmdResp7+0x94>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4a22      	ldr	r2, [pc, #136]	@ (800cdcc <SDMMC_GetCmdResp7+0x98>)
 800cd42:	fba2 2303 	umull	r2, r3, r2, r3
 800cd46:	0a5b      	lsrs	r3, r3, #9
 800cd48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd4c:	fb02 f303 	mul.w	r3, r2, r3
 800cd50:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	1e5a      	subs	r2, r3, #1
 800cd56:	60fa      	str	r2, [r7, #12]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d102      	bne.n	800cd62 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cd5c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cd60:	e02c      	b.n	800cdbc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd66:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d0ef      	beq.n	800cd52 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d1ea      	bne.n	800cd52 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd80:	f003 0304 	and.w	r3, r3, #4
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d004      	beq.n	800cd92 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2204      	movs	r2, #4
 800cd8c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cd8e:	2304      	movs	r3, #4
 800cd90:	e014      	b.n	800cdbc <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd96:	f003 0301 	and.w	r3, r3, #1
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d004      	beq.n	800cda8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2201      	movs	r2, #1
 800cda2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cda4:	2301      	movs	r3, #1
 800cda6:	e009      	b.n	800cdbc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d002      	beq.n	800cdba <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2240      	movs	r2, #64	@ 0x40
 800cdb8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cdba:	2300      	movs	r3, #0

}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3714      	adds	r7, #20
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc6:	4770      	bx	lr
 800cdc8:	20000004 	.word	0x20000004
 800cdcc:	10624dd3 	.word	0x10624dd3

0800cdd0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b085      	sub	sp, #20
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cdd8:	4b11      	ldr	r3, [pc, #68]	@ (800ce20 <SDMMC_GetCmdError+0x50>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a11      	ldr	r2, [pc, #68]	@ (800ce24 <SDMMC_GetCmdError+0x54>)
 800cdde:	fba2 2303 	umull	r2, r3, r2, r3
 800cde2:	0a5b      	lsrs	r3, r3, #9
 800cde4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cde8:	fb02 f303 	mul.w	r3, r2, r3
 800cdec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	1e5a      	subs	r2, r3, #1
 800cdf2:	60fa      	str	r2, [r7, #12]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d102      	bne.n	800cdfe <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cdf8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cdfc:	e009      	b.n	800ce12 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d0f1      	beq.n	800cdee <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	4a06      	ldr	r2, [pc, #24]	@ (800ce28 <SDMMC_GetCmdError+0x58>)
 800ce0e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800ce10:	2300      	movs	r3, #0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3714      	adds	r7, #20
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr
 800ce1e:	bf00      	nop
 800ce20:	20000004 	.word	0x20000004
 800ce24:	10624dd3 	.word	0x10624dd3
 800ce28:	002000c5 	.word	0x002000c5

0800ce2c <MX_FATFS_Init>:

extern RTC_HandleTypeDef hrtc;
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ce30:	4904      	ldr	r1, [pc, #16]	@ (800ce44 <MX_FATFS_Init+0x18>)
 800ce32:	4805      	ldr	r0, [pc, #20]	@ (800ce48 <MX_FATFS_Init+0x1c>)
 800ce34:	f004 f938 	bl	80110a8 <FATFS_LinkDriver>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	4b03      	ldr	r3, [pc, #12]	@ (800ce4c <MX_FATFS_Init+0x20>)
 800ce3e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ce40:	bf00      	nop
 800ce42:	bd80      	pop	{r7, pc}
 800ce44:	200007d4 	.word	0x200007d4
 800ce48:	08012cc0 	.word	0x08012cc0
 800ce4c:	200007d0 	.word	0x200007d0

0800ce50 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b086      	sub	sp, #24
 800ce54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
    RTC_TimeTypeDef sTime = {0};
 800ce56:	1d3b      	adds	r3, r7, #4
 800ce58:	2200      	movs	r2, #0
 800ce5a:	601a      	str	r2, [r3, #0]
 800ce5c:	605a      	str	r2, [r3, #4]
 800ce5e:	609a      	str	r2, [r3, #8]
 800ce60:	60da      	str	r2, [r3, #12]
 800ce62:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 800ce64:	2300      	movs	r3, #0
 800ce66:	603b      	str	r3, [r7, #0]

    /* 1. 현재 RTC 시간과 날짜 읽기 
       (순서 중요: GetTime -> GetDate) */
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800ce68:	1d3b      	adds	r3, r7, #4
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	4810      	ldr	r0, [pc, #64]	@ (800ceb0 <get_fattime+0x60>)
 800ce70:	f7fc f96e 	bl	8009150 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800ce74:	463b      	mov	r3, r7
 800ce76:	2200      	movs	r2, #0
 800ce78:	4619      	mov	r1, r3
 800ce7a:	480d      	ldr	r0, [pc, #52]	@ (800ceb0 <get_fattime+0x60>)
 800ce7c:	f7fc fa4c 	bl	8009318 <HAL_RTC_GetDate>

    /* 2. FatFs 포맷으로 변환하여 반환 */
    return (DWORD)(
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 800ce80:	78fb      	ldrb	r3, [r7, #3]
 800ce82:	3314      	adds	r3, #20
 800ce84:	065a      	lsls	r2, r3, #25
        (sDate.Month << 21) |                 // 월
 800ce86:	787b      	ldrb	r3, [r7, #1]
 800ce88:	055b      	lsls	r3, r3, #21
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 800ce8a:	431a      	orrs	r2, r3
        (sDate.Date << 16) |                  // 일
 800ce8c:	78bb      	ldrb	r3, [r7, #2]
 800ce8e:	041b      	lsls	r3, r3, #16
        (sDate.Month << 21) |                 // 월
 800ce90:	431a      	orrs	r2, r3
        (sTime.Hours << 11) |                 // 시
 800ce92:	793b      	ldrb	r3, [r7, #4]
 800ce94:	02db      	lsls	r3, r3, #11
        (sDate.Date << 16) |                  // 일
 800ce96:	431a      	orrs	r2, r3
        (sTime.Minutes << 5) |                // 분
 800ce98:	797b      	ldrb	r3, [r7, #5]
 800ce9a:	015b      	lsls	r3, r3, #5
        (sTime.Hours << 11) |                 // 시
 800ce9c:	4313      	orrs	r3, r2
        (sTime.Seconds / 2)                   // 초 (2초 단위)
 800ce9e:	79ba      	ldrb	r2, [r7, #6]
 800cea0:	0852      	lsrs	r2, r2, #1
 800cea2:	b2d2      	uxtb	r2, r2
        (sTime.Minutes << 5) |                // 분
 800cea4:	4313      	orrs	r3, r2
    );
  /* USER CODE END get_fattime */
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3718      	adds	r7, #24
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	200002bc 	.word	0x200002bc

0800ceb4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ceba:	2300      	movs	r3, #0
 800cebc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cebe:	f000 f89b 	bl	800cff8 <BSP_SD_IsDetected>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d001      	beq.n	800cecc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800cec8:	2302      	movs	r3, #2
 800ceca:	e012      	b.n	800cef2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800cecc:	480b      	ldr	r0, [pc, #44]	@ (800cefc <BSP_SD_Init+0x48>)
 800cece:	f7fc fc03 	bl	80096d8 <HAL_SD_Init>
 800ced2:	4603      	mov	r3, r0
 800ced4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ced6:	79fb      	ldrb	r3, [r7, #7]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d109      	bne.n	800cef0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800cedc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800cee0:	4806      	ldr	r0, [pc, #24]	@ (800cefc <BSP_SD_Init+0x48>)
 800cee2:	f7fd fca1 	bl	800a828 <HAL_SD_ConfigWideBusOperation>
 800cee6:	4603      	mov	r3, r0
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d001      	beq.n	800cef0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ceec:	2301      	movs	r3, #1
 800ceee:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800cef0:	79fb      	ldrb	r3, [r7, #7]
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3708      	adds	r7, #8
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	200002e0 	.word	0x200002e0

0800cf00 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b088      	sub	sp, #32
 800cf04:	af02      	add	r7, sp, #8
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	9300      	str	r3, [sp, #0]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	68ba      	ldr	r2, [r7, #8]
 800cf1a:	68f9      	ldr	r1, [r7, #12]
 800cf1c:	4806      	ldr	r0, [pc, #24]	@ (800cf38 <BSP_SD_ReadBlocks+0x38>)
 800cf1e:	f7fc fd1b 	bl	8009958 <HAL_SD_ReadBlocks>
 800cf22:	4603      	mov	r3, r0
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d001      	beq.n	800cf2c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cf28:	2301      	movs	r3, #1
 800cf2a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cf2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3718      	adds	r7, #24
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	bf00      	nop
 800cf38:	200002e0 	.word	0x200002e0

0800cf3c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af02      	add	r7, sp, #8
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]
 800cf48:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	9300      	str	r3, [sp, #0]
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	68ba      	ldr	r2, [r7, #8]
 800cf56:	68f9      	ldr	r1, [r7, #12]
 800cf58:	4806      	ldr	r0, [pc, #24]	@ (800cf74 <BSP_SD_WriteBlocks+0x38>)
 800cf5a:	f7fc fe87 	bl	8009c6c <HAL_SD_WriteBlocks>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d001      	beq.n	800cf68 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cf64:	2301      	movs	r3, #1
 800cf66:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cf68:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3718      	adds	r7, #24
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	200002e0 	.word	0x200002e0

0800cf78 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cf7c:	4805      	ldr	r0, [pc, #20]	@ (800cf94 <BSP_SD_GetCardState+0x1c>)
 800cf7e:	f7fd fd65 	bl	800aa4c <HAL_SD_GetCardState>
 800cf82:	4603      	mov	r3, r0
 800cf84:	2b04      	cmp	r3, #4
 800cf86:	bf14      	ite	ne
 800cf88:	2301      	movne	r3, #1
 800cf8a:	2300      	moveq	r3, #0
 800cf8c:	b2db      	uxtb	r3, r3
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	200002e0 	.word	0x200002e0

0800cf98 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800cfa0:	6879      	ldr	r1, [r7, #4]
 800cfa2:	4803      	ldr	r0, [pc, #12]	@ (800cfb0 <BSP_SD_GetCardInfo+0x18>)
 800cfa4:	f7fd fc14 	bl	800a7d0 <HAL_SD_GetCardInfo>
}
 800cfa8:	bf00      	nop
 800cfaa:	3708      	adds	r7, #8
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	200002e0 	.word	0x200002e0

0800cfb4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cfbc:	f000 f80e 	bl	800cfdc <BSP_SD_WriteCpltCallback>
}
 800cfc0:	bf00      	nop
 800cfc2:	3708      	adds	r7, #8
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd80      	pop	{r7, pc}

0800cfc8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b082      	sub	sp, #8
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800cfd0:	f000 f80b 	bl	800cfea <BSP_SD_ReadCpltCallback>
}
 800cfd4:	bf00      	nop
 800cfd6:	3708      	adds	r7, #8
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	af00      	add	r7, sp, #0

}
 800cfe0:	bf00      	nop
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe8:	4770      	bx	lr

0800cfea <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800cfea:	b480      	push	{r7}
 800cfec:	af00      	add	r7, sp, #0

}
 800cfee:	bf00      	nop
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr

0800cff8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b082      	sub	sp, #8
 800cffc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cffe:	2301      	movs	r3, #1
 800d000:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d002:	f000 f80b 	bl	800d01c <BSP_PlatformIsDetected>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d101      	bne.n	800d010 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d00c:	2300      	movs	r3, #0
 800d00e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d010:	79fb      	ldrb	r3, [r7, #7]
 800d012:	b2db      	uxtb	r3, r3
}
 800d014:	4618      	mov	r0, r3
 800d016:	3708      	adds	r7, #8
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}

0800d01c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b082      	sub	sp, #8
 800d020:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d022:	2301      	movs	r3, #1
 800d024:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d026:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d02a:	4806      	ldr	r0, [pc, #24]	@ (800d044 <BSP_PlatformIsDetected+0x28>)
 800d02c:	f7f8 f9a6 	bl	800537c <HAL_GPIO_ReadPin>
 800d030:	4603      	mov	r3, r0
 800d032:	2b00      	cmp	r3, #0
 800d034:	d001      	beq.n	800d03a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d036:	2300      	movs	r3, #0
 800d038:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d03a:	79fb      	ldrb	r3, [r7, #7]
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3708      	adds	r7, #8
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}
 800d044:	58020000 	.word	0x58020000

0800d048 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	4603      	mov	r3, r0
 800d050:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d052:	4b0b      	ldr	r3, [pc, #44]	@ (800d080 <SD_CheckStatus+0x38>)
 800d054:	2201      	movs	r2, #1
 800d056:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d058:	f7ff ff8e 	bl	800cf78 <BSP_SD_GetCardState>
 800d05c:	4603      	mov	r3, r0
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d107      	bne.n	800d072 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d062:	4b07      	ldr	r3, [pc, #28]	@ (800d080 <SD_CheckStatus+0x38>)
 800d064:	781b      	ldrb	r3, [r3, #0]
 800d066:	b2db      	uxtb	r3, r3
 800d068:	f023 0301 	bic.w	r3, r3, #1
 800d06c:	b2da      	uxtb	r2, r3
 800d06e:	4b04      	ldr	r3, [pc, #16]	@ (800d080 <SD_CheckStatus+0x38>)
 800d070:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d072:	4b03      	ldr	r3, [pc, #12]	@ (800d080 <SD_CheckStatus+0x38>)
 800d074:	781b      	ldrb	r3, [r3, #0]
 800d076:	b2db      	uxtb	r3, r3
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	20000011 	.word	0x20000011

0800d084 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b082      	sub	sp, #8
 800d088:	af00      	add	r7, sp, #0
 800d08a:	4603      	mov	r3, r0
 800d08c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d08e:	4b0b      	ldr	r3, [pc, #44]	@ (800d0bc <SD_initialize+0x38>)
 800d090:	2201      	movs	r2, #1
 800d092:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d094:	f7ff ff0e 	bl	800ceb4 <BSP_SD_Init>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d107      	bne.n	800d0ae <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800d09e:	79fb      	ldrb	r3, [r7, #7]
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f7ff ffd1 	bl	800d048 <SD_CheckStatus>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	4b04      	ldr	r3, [pc, #16]	@ (800d0bc <SD_initialize+0x38>)
 800d0ac:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800d0ae:	4b03      	ldr	r3, [pc, #12]	@ (800d0bc <SD_initialize+0x38>)
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	b2db      	uxtb	r3, r3
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3708      	adds	r7, #8
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}
 800d0bc:	20000011 	.word	0x20000011

0800d0c0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b082      	sub	sp, #8
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d0ca:	79fb      	ldrb	r3, [r7, #7]
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f7ff ffbb 	bl	800d048 <SD_CheckStatus>
 800d0d2:	4603      	mov	r3, r0
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3708      	adds	r7, #8
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b086      	sub	sp, #24
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60b9      	str	r1, [r7, #8]
 800d0e4:	607a      	str	r2, [r7, #4]
 800d0e6:	603b      	str	r3, [r7, #0]
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800d0f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d0f4:	683a      	ldr	r2, [r7, #0]
 800d0f6:	6879      	ldr	r1, [r7, #4]
 800d0f8:	68b8      	ldr	r0, [r7, #8]
 800d0fa:	f7ff ff01 	bl	800cf00 <BSP_SD_ReadBlocks>
 800d0fe:	4603      	mov	r3, r0
 800d100:	2b00      	cmp	r3, #0
 800d102:	d107      	bne.n	800d114 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d104:	bf00      	nop
 800d106:	f7ff ff37 	bl	800cf78 <BSP_SD_GetCardState>
 800d10a:	4603      	mov	r3, r0
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d1fa      	bne.n	800d106 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800d110:	2300      	movs	r3, #0
 800d112:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d114:	7dfb      	ldrb	r3, [r7, #23]
}
 800d116:	4618      	mov	r0, r3
 800d118:	3718      	adds	r7, #24
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}

0800d11e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d11e:	b580      	push	{r7, lr}
 800d120:	b086      	sub	sp, #24
 800d122:	af00      	add	r7, sp, #0
 800d124:	60b9      	str	r1, [r7, #8]
 800d126:	607a      	str	r2, [r7, #4]
 800d128:	603b      	str	r3, [r7, #0]
 800d12a:	4603      	mov	r3, r0
 800d12c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d12e:	2301      	movs	r3, #1
 800d130:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800d132:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d136:	683a      	ldr	r2, [r7, #0]
 800d138:	6879      	ldr	r1, [r7, #4]
 800d13a:	68b8      	ldr	r0, [r7, #8]
 800d13c:	f7ff fefe 	bl	800cf3c <BSP_SD_WriteBlocks>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	d107      	bne.n	800d156 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800d146:	bf00      	nop
 800d148:	f7ff ff16 	bl	800cf78 <BSP_SD_GetCardState>
 800d14c:	4603      	mov	r3, r0
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d1fa      	bne.n	800d148 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800d152:	2300      	movs	r3, #0
 800d154:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d156:	7dfb      	ldrb	r3, [r7, #23]
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3718      	adds	r7, #24
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b08c      	sub	sp, #48	@ 0x30
 800d164:	af00      	add	r7, sp, #0
 800d166:	4603      	mov	r3, r0
 800d168:	603a      	str	r2, [r7, #0]
 800d16a:	71fb      	strb	r3, [r7, #7]
 800d16c:	460b      	mov	r3, r1
 800d16e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d170:	2301      	movs	r3, #1
 800d172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d176:	4b25      	ldr	r3, [pc, #148]	@ (800d20c <SD_ioctl+0xac>)
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	b2db      	uxtb	r3, r3
 800d17c:	f003 0301 	and.w	r3, r3, #1
 800d180:	2b00      	cmp	r3, #0
 800d182:	d001      	beq.n	800d188 <SD_ioctl+0x28>
 800d184:	2303      	movs	r3, #3
 800d186:	e03c      	b.n	800d202 <SD_ioctl+0xa2>

  switch (cmd)
 800d188:	79bb      	ldrb	r3, [r7, #6]
 800d18a:	2b03      	cmp	r3, #3
 800d18c:	d834      	bhi.n	800d1f8 <SD_ioctl+0x98>
 800d18e:	a201      	add	r2, pc, #4	@ (adr r2, 800d194 <SD_ioctl+0x34>)
 800d190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d194:	0800d1a5 	.word	0x0800d1a5
 800d198:	0800d1ad 	.word	0x0800d1ad
 800d19c:	0800d1c5 	.word	0x0800d1c5
 800d1a0:	0800d1df 	.word	0x0800d1df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d1aa:	e028      	b.n	800d1fe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d1ac:	f107 0308 	add.w	r3, r7, #8
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7ff fef1 	bl	800cf98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d1b6:	6a3a      	ldr	r2, [r7, #32]
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d1c2:	e01c      	b.n	800d1fe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d1c4:	f107 0308 	add.w	r3, r7, #8
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	f7ff fee5 	bl	800cf98 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d0:	b29a      	uxth	r2, r3
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d1dc:	e00f      	b.n	800d1fe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d1de:	f107 0308 	add.w	r3, r7, #8
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7ff fed8 	bl	800cf98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ea:	0a5a      	lsrs	r2, r3, #9
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d1f6:	e002      	b.n	800d1fe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d1f8:	2304      	movs	r3, #4
 800d1fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800d1fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d202:	4618      	mov	r0, r3
 800d204:	3730      	adds	r7, #48	@ 0x30
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	20000011 	.word	0x20000011

0800d210 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
 800d216:	4603      	mov	r3, r0
 800d218:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d21a:	79fb      	ldrb	r3, [r7, #7]
 800d21c:	4a08      	ldr	r2, [pc, #32]	@ (800d240 <disk_status+0x30>)
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4413      	add	r3, r2
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	79fa      	ldrb	r2, [r7, #7]
 800d228:	4905      	ldr	r1, [pc, #20]	@ (800d240 <disk_status+0x30>)
 800d22a:	440a      	add	r2, r1
 800d22c:	7a12      	ldrb	r2, [r2, #8]
 800d22e:	4610      	mov	r0, r2
 800d230:	4798      	blx	r3
 800d232:	4603      	mov	r3, r0
 800d234:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d236:	7bfb      	ldrb	r3, [r7, #15]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}
 800d240:	20000d14 	.word	0x20000d14

0800d244 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	4603      	mov	r3, r0
 800d24c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d24e:	2300      	movs	r3, #0
 800d250:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d252:	79fb      	ldrb	r3, [r7, #7]
 800d254:	4a0e      	ldr	r2, [pc, #56]	@ (800d290 <disk_initialize+0x4c>)
 800d256:	5cd3      	ldrb	r3, [r2, r3]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d114      	bne.n	800d286 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d25c:	79fb      	ldrb	r3, [r7, #7]
 800d25e:	4a0c      	ldr	r2, [pc, #48]	@ (800d290 <disk_initialize+0x4c>)
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	4413      	add	r3, r2
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	79fa      	ldrb	r2, [r7, #7]
 800d26a:	4909      	ldr	r1, [pc, #36]	@ (800d290 <disk_initialize+0x4c>)
 800d26c:	440a      	add	r2, r1
 800d26e:	7a12      	ldrb	r2, [r2, #8]
 800d270:	4610      	mov	r0, r2
 800d272:	4798      	blx	r3
 800d274:	4603      	mov	r3, r0
 800d276:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800d278:	7bfb      	ldrb	r3, [r7, #15]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d103      	bne.n	800d286 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800d27e:	79fb      	ldrb	r3, [r7, #7]
 800d280:	4a03      	ldr	r2, [pc, #12]	@ (800d290 <disk_initialize+0x4c>)
 800d282:	2101      	movs	r1, #1
 800d284:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800d286:	7bfb      	ldrb	r3, [r7, #15]
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3710      	adds	r7, #16
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}
 800d290:	20000d14 	.word	0x20000d14

0800d294 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d294:	b590      	push	{r4, r7, lr}
 800d296:	b087      	sub	sp, #28
 800d298:	af00      	add	r7, sp, #0
 800d29a:	60b9      	str	r1, [r7, #8]
 800d29c:	607a      	str	r2, [r7, #4]
 800d29e:	603b      	str	r3, [r7, #0]
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d2a4:	7bfb      	ldrb	r3, [r7, #15]
 800d2a6:	4a0a      	ldr	r2, [pc, #40]	@ (800d2d0 <disk_read+0x3c>)
 800d2a8:	009b      	lsls	r3, r3, #2
 800d2aa:	4413      	add	r3, r2
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	689c      	ldr	r4, [r3, #8]
 800d2b0:	7bfb      	ldrb	r3, [r7, #15]
 800d2b2:	4a07      	ldr	r2, [pc, #28]	@ (800d2d0 <disk_read+0x3c>)
 800d2b4:	4413      	add	r3, r2
 800d2b6:	7a18      	ldrb	r0, [r3, #8]
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	687a      	ldr	r2, [r7, #4]
 800d2bc:	68b9      	ldr	r1, [r7, #8]
 800d2be:	47a0      	blx	r4
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	75fb      	strb	r3, [r7, #23]
  return res;
 800d2c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	371c      	adds	r7, #28
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd90      	pop	{r4, r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	20000d14 	.word	0x20000d14

0800d2d4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d2d4:	b590      	push	{r4, r7, lr}
 800d2d6:	b087      	sub	sp, #28
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60b9      	str	r1, [r7, #8]
 800d2dc:	607a      	str	r2, [r7, #4]
 800d2de:	603b      	str	r3, [r7, #0]
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d2e4:	7bfb      	ldrb	r3, [r7, #15]
 800d2e6:	4a0a      	ldr	r2, [pc, #40]	@ (800d310 <disk_write+0x3c>)
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	68dc      	ldr	r4, [r3, #12]
 800d2f0:	7bfb      	ldrb	r3, [r7, #15]
 800d2f2:	4a07      	ldr	r2, [pc, #28]	@ (800d310 <disk_write+0x3c>)
 800d2f4:	4413      	add	r3, r2
 800d2f6:	7a18      	ldrb	r0, [r3, #8]
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	687a      	ldr	r2, [r7, #4]
 800d2fc:	68b9      	ldr	r1, [r7, #8]
 800d2fe:	47a0      	blx	r4
 800d300:	4603      	mov	r3, r0
 800d302:	75fb      	strb	r3, [r7, #23]
  return res;
 800d304:	7dfb      	ldrb	r3, [r7, #23]
}
 800d306:	4618      	mov	r0, r3
 800d308:	371c      	adds	r7, #28
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd90      	pop	{r4, r7, pc}
 800d30e:	bf00      	nop
 800d310:	20000d14 	.word	0x20000d14

0800d314 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b084      	sub	sp, #16
 800d318:	af00      	add	r7, sp, #0
 800d31a:	4603      	mov	r3, r0
 800d31c:	603a      	str	r2, [r7, #0]
 800d31e:	71fb      	strb	r3, [r7, #7]
 800d320:	460b      	mov	r3, r1
 800d322:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d324:	79fb      	ldrb	r3, [r7, #7]
 800d326:	4a09      	ldr	r2, [pc, #36]	@ (800d34c <disk_ioctl+0x38>)
 800d328:	009b      	lsls	r3, r3, #2
 800d32a:	4413      	add	r3, r2
 800d32c:	685b      	ldr	r3, [r3, #4]
 800d32e:	691b      	ldr	r3, [r3, #16]
 800d330:	79fa      	ldrb	r2, [r7, #7]
 800d332:	4906      	ldr	r1, [pc, #24]	@ (800d34c <disk_ioctl+0x38>)
 800d334:	440a      	add	r2, r1
 800d336:	7a10      	ldrb	r0, [r2, #8]
 800d338:	79b9      	ldrb	r1, [r7, #6]
 800d33a:	683a      	ldr	r2, [r7, #0]
 800d33c:	4798      	blx	r3
 800d33e:	4603      	mov	r3, r0
 800d340:	73fb      	strb	r3, [r7, #15]
  return res;
 800d342:	7bfb      	ldrb	r3, [r7, #15]
}
 800d344:	4618      	mov	r0, r3
 800d346:	3710      	adds	r7, #16
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}
 800d34c:	20000d14 	.word	0x20000d14

0800d350 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d350:	b480      	push	{r7}
 800d352:	b085      	sub	sp, #20
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	3301      	adds	r3, #1
 800d35c:	781b      	ldrb	r3, [r3, #0]
 800d35e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d360:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d364:	021b      	lsls	r3, r3, #8
 800d366:	b21a      	sxth	r2, r3
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	b21b      	sxth	r3, r3
 800d36e:	4313      	orrs	r3, r2
 800d370:	b21b      	sxth	r3, r3
 800d372:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d374:	89fb      	ldrh	r3, [r7, #14]
}
 800d376:	4618      	mov	r0, r3
 800d378:	3714      	adds	r7, #20
 800d37a:	46bd      	mov	sp, r7
 800d37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d380:	4770      	bx	lr

0800d382 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d382:	b480      	push	{r7}
 800d384:	b085      	sub	sp, #20
 800d386:	af00      	add	r7, sp, #0
 800d388:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	3303      	adds	r3, #3
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	021b      	lsls	r3, r3, #8
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	3202      	adds	r2, #2
 800d39a:	7812      	ldrb	r2, [r2, #0]
 800d39c:	4313      	orrs	r3, r2
 800d39e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	021b      	lsls	r3, r3, #8
 800d3a4:	687a      	ldr	r2, [r7, #4]
 800d3a6:	3201      	adds	r2, #1
 800d3a8:	7812      	ldrb	r2, [r2, #0]
 800d3aa:	4313      	orrs	r3, r2
 800d3ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	021b      	lsls	r3, r3, #8
 800d3b2:	687a      	ldr	r2, [r7, #4]
 800d3b4:	7812      	ldrb	r2, [r2, #0]
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	60fb      	str	r3, [r7, #12]
	return rv;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3714      	adds	r7, #20
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr

0800d3c8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b083      	sub	sp, #12
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
 800d3d0:	460b      	mov	r3, r1
 800d3d2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	1c5a      	adds	r2, r3, #1
 800d3d8:	607a      	str	r2, [r7, #4]
 800d3da:	887a      	ldrh	r2, [r7, #2]
 800d3dc:	b2d2      	uxtb	r2, r2
 800d3de:	701a      	strb	r2, [r3, #0]
 800d3e0:	887b      	ldrh	r3, [r7, #2]
 800d3e2:	0a1b      	lsrs	r3, r3, #8
 800d3e4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	1c5a      	adds	r2, r3, #1
 800d3ea:	607a      	str	r2, [r7, #4]
 800d3ec:	887a      	ldrh	r2, [r7, #2]
 800d3ee:	b2d2      	uxtb	r2, r2
 800d3f0:	701a      	strb	r2, [r3, #0]
}
 800d3f2:	bf00      	nop
 800d3f4:	370c      	adds	r7, #12
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr

0800d3fe <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d3fe:	b480      	push	{r7}
 800d400:	b083      	sub	sp, #12
 800d402:	af00      	add	r7, sp, #0
 800d404:	6078      	str	r0, [r7, #4]
 800d406:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	1c5a      	adds	r2, r3, #1
 800d40c:	607a      	str	r2, [r7, #4]
 800d40e:	683a      	ldr	r2, [r7, #0]
 800d410:	b2d2      	uxtb	r2, r2
 800d412:	701a      	strb	r2, [r3, #0]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	0a1b      	lsrs	r3, r3, #8
 800d418:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	1c5a      	adds	r2, r3, #1
 800d41e:	607a      	str	r2, [r7, #4]
 800d420:	683a      	ldr	r2, [r7, #0]
 800d422:	b2d2      	uxtb	r2, r2
 800d424:	701a      	strb	r2, [r3, #0]
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	0a1b      	lsrs	r3, r3, #8
 800d42a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	1c5a      	adds	r2, r3, #1
 800d430:	607a      	str	r2, [r7, #4]
 800d432:	683a      	ldr	r2, [r7, #0]
 800d434:	b2d2      	uxtb	r2, r2
 800d436:	701a      	strb	r2, [r3, #0]
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	0a1b      	lsrs	r3, r3, #8
 800d43c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	1c5a      	adds	r2, r3, #1
 800d442:	607a      	str	r2, [r7, #4]
 800d444:	683a      	ldr	r2, [r7, #0]
 800d446:	b2d2      	uxtb	r2, r2
 800d448:	701a      	strb	r2, [r3, #0]
}
 800d44a:	bf00      	nop
 800d44c:	370c      	adds	r7, #12
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr

0800d456 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d456:	b480      	push	{r7}
 800d458:	b087      	sub	sp, #28
 800d45a:	af00      	add	r7, sp, #0
 800d45c:	60f8      	str	r0, [r7, #12]
 800d45e:	60b9      	str	r1, [r7, #8]
 800d460:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d00d      	beq.n	800d48c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d470:	693a      	ldr	r2, [r7, #16]
 800d472:	1c53      	adds	r3, r2, #1
 800d474:	613b      	str	r3, [r7, #16]
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	1c59      	adds	r1, r3, #1
 800d47a:	6179      	str	r1, [r7, #20]
 800d47c:	7812      	ldrb	r2, [r2, #0]
 800d47e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	3b01      	subs	r3, #1
 800d484:	607b      	str	r3, [r7, #4]
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d1f1      	bne.n	800d470 <mem_cpy+0x1a>
	}
}
 800d48c:	bf00      	nop
 800d48e:	371c      	adds	r7, #28
 800d490:	46bd      	mov	sp, r7
 800d492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d496:	4770      	bx	lr

0800d498 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d498:	b480      	push	{r7}
 800d49a:	b087      	sub	sp, #28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	1c5a      	adds	r2, r3, #1
 800d4ac:	617a      	str	r2, [r7, #20]
 800d4ae:	68ba      	ldr	r2, [r7, #8]
 800d4b0:	b2d2      	uxtb	r2, r2
 800d4b2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	3b01      	subs	r3, #1
 800d4b8:	607b      	str	r3, [r7, #4]
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d1f3      	bne.n	800d4a8 <mem_set+0x10>
}
 800d4c0:	bf00      	nop
 800d4c2:	bf00      	nop
 800d4c4:	371c      	adds	r7, #28
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4cc:	4770      	bx	lr

0800d4ce <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d4ce:	b480      	push	{r7}
 800d4d0:	b089      	sub	sp, #36	@ 0x24
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	60f8      	str	r0, [r7, #12]
 800d4d6:	60b9      	str	r1, [r7, #8]
 800d4d8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	61fb      	str	r3, [r7, #28]
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d4e6:	69fb      	ldr	r3, [r7, #28]
 800d4e8:	1c5a      	adds	r2, r3, #1
 800d4ea:	61fa      	str	r2, [r7, #28]
 800d4ec:	781b      	ldrb	r3, [r3, #0]
 800d4ee:	4619      	mov	r1, r3
 800d4f0:	69bb      	ldr	r3, [r7, #24]
 800d4f2:	1c5a      	adds	r2, r3, #1
 800d4f4:	61ba      	str	r2, [r7, #24]
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	1acb      	subs	r3, r1, r3
 800d4fa:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	3b01      	subs	r3, #1
 800d500:	607b      	str	r3, [r7, #4]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d002      	beq.n	800d50e <mem_cmp+0x40>
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d0eb      	beq.n	800d4e6 <mem_cmp+0x18>

	return r;
 800d50e:	697b      	ldr	r3, [r7, #20]
}
 800d510:	4618      	mov	r0, r3
 800d512:	3724      	adds	r7, #36	@ 0x24
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr

0800d51c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d51c:	b480      	push	{r7}
 800d51e:	b083      	sub	sp, #12
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
 800d524:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d526:	e002      	b.n	800d52e <chk_chr+0x12>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	3301      	adds	r3, #1
 800d52c:	607b      	str	r3, [r7, #4]
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d005      	beq.n	800d542 <chk_chr+0x26>
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	781b      	ldrb	r3, [r3, #0]
 800d53a:	461a      	mov	r2, r3
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	4293      	cmp	r3, r2
 800d540:	d1f2      	bne.n	800d528 <chk_chr+0xc>
	return *str;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	781b      	ldrb	r3, [r3, #0]
}
 800d546:	4618      	mov	r0, r3
 800d548:	370c      	adds	r7, #12
 800d54a:	46bd      	mov	sp, r7
 800d54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d550:	4770      	bx	lr
	...

0800d554 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d554:	b480      	push	{r7}
 800d556:	b085      	sub	sp, #20
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d55e:	2300      	movs	r3, #0
 800d560:	60bb      	str	r3, [r7, #8]
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	60fb      	str	r3, [r7, #12]
 800d566:	e029      	b.n	800d5bc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d568:	4a27      	ldr	r2, [pc, #156]	@ (800d608 <chk_lock+0xb4>)
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	011b      	lsls	r3, r3, #4
 800d56e:	4413      	add	r3, r2
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d01d      	beq.n	800d5b2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d576:	4a24      	ldr	r2, [pc, #144]	@ (800d608 <chk_lock+0xb4>)
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	011b      	lsls	r3, r3, #4
 800d57c:	4413      	add	r3, r2
 800d57e:	681a      	ldr	r2, [r3, #0]
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	429a      	cmp	r2, r3
 800d586:	d116      	bne.n	800d5b6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d588:	4a1f      	ldr	r2, [pc, #124]	@ (800d608 <chk_lock+0xb4>)
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	011b      	lsls	r3, r3, #4
 800d58e:	4413      	add	r3, r2
 800d590:	3304      	adds	r3, #4
 800d592:	681a      	ldr	r2, [r3, #0]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d598:	429a      	cmp	r2, r3
 800d59a:	d10c      	bne.n	800d5b6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d59c:	4a1a      	ldr	r2, [pc, #104]	@ (800d608 <chk_lock+0xb4>)
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	011b      	lsls	r3, r3, #4
 800d5a2:	4413      	add	r3, r2
 800d5a4:	3308      	adds	r3, #8
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	d102      	bne.n	800d5b6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d5b0:	e007      	b.n	800d5c2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	60fb      	str	r3, [r7, #12]
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d9d2      	bls.n	800d568 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	2b02      	cmp	r3, #2
 800d5c6:	d109      	bne.n	800d5dc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d102      	bne.n	800d5d4 <chk_lock+0x80>
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	2b02      	cmp	r3, #2
 800d5d2:	d101      	bne.n	800d5d8 <chk_lock+0x84>
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	e010      	b.n	800d5fa <chk_lock+0xa6>
 800d5d8:	2312      	movs	r3, #18
 800d5da:	e00e      	b.n	800d5fa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d108      	bne.n	800d5f4 <chk_lock+0xa0>
 800d5e2:	4a09      	ldr	r2, [pc, #36]	@ (800d608 <chk_lock+0xb4>)
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	011b      	lsls	r3, r3, #4
 800d5e8:	4413      	add	r3, r2
 800d5ea:	330c      	adds	r3, #12
 800d5ec:	881b      	ldrh	r3, [r3, #0]
 800d5ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d5f2:	d101      	bne.n	800d5f8 <chk_lock+0xa4>
 800d5f4:	2310      	movs	r3, #16
 800d5f6:	e000      	b.n	800d5fa <chk_lock+0xa6>
 800d5f8:	2300      	movs	r3, #0
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3714      	adds	r7, #20
 800d5fe:	46bd      	mov	sp, r7
 800d600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d604:	4770      	bx	lr
 800d606:	bf00      	nop
 800d608:	20000cf4 	.word	0x20000cf4

0800d60c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d60c:	b480      	push	{r7}
 800d60e:	b083      	sub	sp, #12
 800d610:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d612:	2300      	movs	r3, #0
 800d614:	607b      	str	r3, [r7, #4]
 800d616:	e002      	b.n	800d61e <enq_lock+0x12>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	3301      	adds	r3, #1
 800d61c:	607b      	str	r3, [r7, #4]
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2b01      	cmp	r3, #1
 800d622:	d806      	bhi.n	800d632 <enq_lock+0x26>
 800d624:	4a09      	ldr	r2, [pc, #36]	@ (800d64c <enq_lock+0x40>)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	011b      	lsls	r3, r3, #4
 800d62a:	4413      	add	r3, r2
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d1f2      	bne.n	800d618 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2b02      	cmp	r3, #2
 800d636:	bf14      	ite	ne
 800d638:	2301      	movne	r3, #1
 800d63a:	2300      	moveq	r3, #0
 800d63c:	b2db      	uxtb	r3, r3
}
 800d63e:	4618      	mov	r0, r3
 800d640:	370c      	adds	r7, #12
 800d642:	46bd      	mov	sp, r7
 800d644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d648:	4770      	bx	lr
 800d64a:	bf00      	nop
 800d64c:	20000cf4 	.word	0x20000cf4

0800d650 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d650:	b480      	push	{r7}
 800d652:	b085      	sub	sp, #20
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d65a:	2300      	movs	r3, #0
 800d65c:	60fb      	str	r3, [r7, #12]
 800d65e:	e01f      	b.n	800d6a0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d660:	4a41      	ldr	r2, [pc, #260]	@ (800d768 <inc_lock+0x118>)
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	011b      	lsls	r3, r3, #4
 800d666:	4413      	add	r3, r2
 800d668:	681a      	ldr	r2, [r3, #0]
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	429a      	cmp	r2, r3
 800d670:	d113      	bne.n	800d69a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d672:	4a3d      	ldr	r2, [pc, #244]	@ (800d768 <inc_lock+0x118>)
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	011b      	lsls	r3, r3, #4
 800d678:	4413      	add	r3, r2
 800d67a:	3304      	adds	r3, #4
 800d67c:	681a      	ldr	r2, [r3, #0]
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d682:	429a      	cmp	r2, r3
 800d684:	d109      	bne.n	800d69a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d686:	4a38      	ldr	r2, [pc, #224]	@ (800d768 <inc_lock+0x118>)
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	011b      	lsls	r3, r3, #4
 800d68c:	4413      	add	r3, r2
 800d68e:	3308      	adds	r3, #8
 800d690:	681a      	ldr	r2, [r3, #0]
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d696:	429a      	cmp	r2, r3
 800d698:	d006      	beq.n	800d6a8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	3301      	adds	r3, #1
 800d69e:	60fb      	str	r3, [r7, #12]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2b01      	cmp	r3, #1
 800d6a4:	d9dc      	bls.n	800d660 <inc_lock+0x10>
 800d6a6:	e000      	b.n	800d6aa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d6a8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	2b02      	cmp	r3, #2
 800d6ae:	d132      	bne.n	800d716 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	60fb      	str	r3, [r7, #12]
 800d6b4:	e002      	b.n	800d6bc <inc_lock+0x6c>
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	3301      	adds	r3, #1
 800d6ba:	60fb      	str	r3, [r7, #12]
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2b01      	cmp	r3, #1
 800d6c0:	d806      	bhi.n	800d6d0 <inc_lock+0x80>
 800d6c2:	4a29      	ldr	r2, [pc, #164]	@ (800d768 <inc_lock+0x118>)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	011b      	lsls	r3, r3, #4
 800d6c8:	4413      	add	r3, r2
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d1f2      	bne.n	800d6b6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	2b02      	cmp	r3, #2
 800d6d4:	d101      	bne.n	800d6da <inc_lock+0x8a>
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	e040      	b.n	800d75c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	4922      	ldr	r1, [pc, #136]	@ (800d768 <inc_lock+0x118>)
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	011b      	lsls	r3, r3, #4
 800d6e4:	440b      	add	r3, r1
 800d6e6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	689a      	ldr	r2, [r3, #8]
 800d6ec:	491e      	ldr	r1, [pc, #120]	@ (800d768 <inc_lock+0x118>)
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	011b      	lsls	r3, r3, #4
 800d6f2:	440b      	add	r3, r1
 800d6f4:	3304      	adds	r3, #4
 800d6f6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	695a      	ldr	r2, [r3, #20]
 800d6fc:	491a      	ldr	r1, [pc, #104]	@ (800d768 <inc_lock+0x118>)
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	011b      	lsls	r3, r3, #4
 800d702:	440b      	add	r3, r1
 800d704:	3308      	adds	r3, #8
 800d706:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d708:	4a17      	ldr	r2, [pc, #92]	@ (800d768 <inc_lock+0x118>)
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	011b      	lsls	r3, r3, #4
 800d70e:	4413      	add	r3, r2
 800d710:	330c      	adds	r3, #12
 800d712:	2200      	movs	r2, #0
 800d714:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d009      	beq.n	800d730 <inc_lock+0xe0>
 800d71c:	4a12      	ldr	r2, [pc, #72]	@ (800d768 <inc_lock+0x118>)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	011b      	lsls	r3, r3, #4
 800d722:	4413      	add	r3, r2
 800d724:	330c      	adds	r3, #12
 800d726:	881b      	ldrh	r3, [r3, #0]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d001      	beq.n	800d730 <inc_lock+0xe0>
 800d72c:	2300      	movs	r3, #0
 800d72e:	e015      	b.n	800d75c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d108      	bne.n	800d748 <inc_lock+0xf8>
 800d736:	4a0c      	ldr	r2, [pc, #48]	@ (800d768 <inc_lock+0x118>)
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	011b      	lsls	r3, r3, #4
 800d73c:	4413      	add	r3, r2
 800d73e:	330c      	adds	r3, #12
 800d740:	881b      	ldrh	r3, [r3, #0]
 800d742:	3301      	adds	r3, #1
 800d744:	b29a      	uxth	r2, r3
 800d746:	e001      	b.n	800d74c <inc_lock+0xfc>
 800d748:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d74c:	4906      	ldr	r1, [pc, #24]	@ (800d768 <inc_lock+0x118>)
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	011b      	lsls	r3, r3, #4
 800d752:	440b      	add	r3, r1
 800d754:	330c      	adds	r3, #12
 800d756:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	3301      	adds	r3, #1
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3714      	adds	r7, #20
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr
 800d768:	20000cf4 	.word	0x20000cf4

0800d76c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b085      	sub	sp, #20
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	3b01      	subs	r3, #1
 800d778:	607b      	str	r3, [r7, #4]
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2b01      	cmp	r3, #1
 800d77e:	d825      	bhi.n	800d7cc <dec_lock+0x60>
		n = Files[i].ctr;
 800d780:	4a17      	ldr	r2, [pc, #92]	@ (800d7e0 <dec_lock+0x74>)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	011b      	lsls	r3, r3, #4
 800d786:	4413      	add	r3, r2
 800d788:	330c      	adds	r3, #12
 800d78a:	881b      	ldrh	r3, [r3, #0]
 800d78c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d78e:	89fb      	ldrh	r3, [r7, #14]
 800d790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d794:	d101      	bne.n	800d79a <dec_lock+0x2e>
 800d796:	2300      	movs	r3, #0
 800d798:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d79a:	89fb      	ldrh	r3, [r7, #14]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d002      	beq.n	800d7a6 <dec_lock+0x3a>
 800d7a0:	89fb      	ldrh	r3, [r7, #14]
 800d7a2:	3b01      	subs	r3, #1
 800d7a4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d7a6:	4a0e      	ldr	r2, [pc, #56]	@ (800d7e0 <dec_lock+0x74>)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	011b      	lsls	r3, r3, #4
 800d7ac:	4413      	add	r3, r2
 800d7ae:	330c      	adds	r3, #12
 800d7b0:	89fa      	ldrh	r2, [r7, #14]
 800d7b2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d7b4:	89fb      	ldrh	r3, [r7, #14]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d105      	bne.n	800d7c6 <dec_lock+0x5a>
 800d7ba:	4a09      	ldr	r2, [pc, #36]	@ (800d7e0 <dec_lock+0x74>)
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	011b      	lsls	r3, r3, #4
 800d7c0:	4413      	add	r3, r2
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	737b      	strb	r3, [r7, #13]
 800d7ca:	e001      	b.n	800d7d0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d7d0:	7b7b      	ldrb	r3, [r7, #13]
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3714      	adds	r7, #20
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7dc:	4770      	bx	lr
 800d7de:	bf00      	nop
 800d7e0:	20000cf4 	.word	0x20000cf4

0800d7e4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b085      	sub	sp, #20
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	60fb      	str	r3, [r7, #12]
 800d7f0:	e010      	b.n	800d814 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d7f2:	4a0d      	ldr	r2, [pc, #52]	@ (800d828 <clear_lock+0x44>)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	011b      	lsls	r3, r3, #4
 800d7f8:	4413      	add	r3, r2
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	687a      	ldr	r2, [r7, #4]
 800d7fe:	429a      	cmp	r2, r3
 800d800:	d105      	bne.n	800d80e <clear_lock+0x2a>
 800d802:	4a09      	ldr	r2, [pc, #36]	@ (800d828 <clear_lock+0x44>)
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	011b      	lsls	r3, r3, #4
 800d808:	4413      	add	r3, r2
 800d80a:	2200      	movs	r2, #0
 800d80c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	3301      	adds	r3, #1
 800d812:	60fb      	str	r3, [r7, #12]
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	2b01      	cmp	r3, #1
 800d818:	d9eb      	bls.n	800d7f2 <clear_lock+0xe>
	}
}
 800d81a:	bf00      	nop
 800d81c:	bf00      	nop
 800d81e:	3714      	adds	r7, #20
 800d820:	46bd      	mov	sp, r7
 800d822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d826:	4770      	bx	lr
 800d828:	20000cf4 	.word	0x20000cf4

0800d82c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d82c:	b580      	push	{r7, lr}
 800d82e:	b086      	sub	sp, #24
 800d830:	af00      	add	r7, sp, #0
 800d832:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d834:	2300      	movs	r3, #0
 800d836:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	78db      	ldrb	r3, [r3, #3]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d034      	beq.n	800d8aa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d844:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	7858      	ldrb	r0, [r3, #1]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d850:	2301      	movs	r3, #1
 800d852:	697a      	ldr	r2, [r7, #20]
 800d854:	f7ff fd3e 	bl	800d2d4 <disk_write>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d002      	beq.n	800d864 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d85e:	2301      	movs	r3, #1
 800d860:	73fb      	strb	r3, [r7, #15]
 800d862:	e022      	b.n	800d8aa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d86e:	697a      	ldr	r2, [r7, #20]
 800d870:	1ad2      	subs	r2, r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	69db      	ldr	r3, [r3, #28]
 800d876:	429a      	cmp	r2, r3
 800d878:	d217      	bcs.n	800d8aa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	789b      	ldrb	r3, [r3, #2]
 800d87e:	613b      	str	r3, [r7, #16]
 800d880:	e010      	b.n	800d8a4 <sync_window+0x78>
					wsect += fs->fsize;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	69db      	ldr	r3, [r3, #28]
 800d886:	697a      	ldr	r2, [r7, #20]
 800d888:	4413      	add	r3, r2
 800d88a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	7858      	ldrb	r0, [r3, #1]
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d896:	2301      	movs	r3, #1
 800d898:	697a      	ldr	r2, [r7, #20]
 800d89a:	f7ff fd1b 	bl	800d2d4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d89e:	693b      	ldr	r3, [r7, #16]
 800d8a0:	3b01      	subs	r3, #1
 800d8a2:	613b      	str	r3, [r7, #16]
 800d8a4:	693b      	ldr	r3, [r7, #16]
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d8eb      	bhi.n	800d882 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d8aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3718      	adds	r7, #24
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b084      	sub	sp, #16
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8c6:	683a      	ldr	r2, [r7, #0]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d01b      	beq.n	800d904 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f7ff ffad 	bl	800d82c <sync_window>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d8d6:	7bfb      	ldrb	r3, [r7, #15]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d113      	bne.n	800d904 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	7858      	ldrb	r0, [r3, #1]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d8e6:	2301      	movs	r3, #1
 800d8e8:	683a      	ldr	r2, [r7, #0]
 800d8ea:	f7ff fcd3 	bl	800d294 <disk_read>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d004      	beq.n	800d8fe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d8f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d8f8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	683a      	ldr	r2, [r7, #0]
 800d902:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800d904:	7bfb      	ldrb	r3, [r7, #15]
}
 800d906:	4618      	mov	r0, r3
 800d908:	3710      	adds	r7, #16
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}
	...

0800d910 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b084      	sub	sp, #16
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f7ff ff87 	bl	800d82c <sync_window>
 800d91e:	4603      	mov	r3, r0
 800d920:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d922:	7bfb      	ldrb	r3, [r7, #15]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d158      	bne.n	800d9da <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	781b      	ldrb	r3, [r3, #0]
 800d92c:	2b03      	cmp	r3, #3
 800d92e:	d148      	bne.n	800d9c2 <sync_fs+0xb2>
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	791b      	ldrb	r3, [r3, #4]
 800d934:	2b01      	cmp	r3, #1
 800d936:	d144      	bne.n	800d9c2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	3334      	adds	r3, #52	@ 0x34
 800d93c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d940:	2100      	movs	r1, #0
 800d942:	4618      	mov	r0, r3
 800d944:	f7ff fda8 	bl	800d498 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	3334      	adds	r3, #52	@ 0x34
 800d94c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d950:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d954:	4618      	mov	r0, r3
 800d956:	f7ff fd37 	bl	800d3c8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	3334      	adds	r3, #52	@ 0x34
 800d95e:	4921      	ldr	r1, [pc, #132]	@ (800d9e4 <sync_fs+0xd4>)
 800d960:	4618      	mov	r0, r3
 800d962:	f7ff fd4c 	bl	800d3fe <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	3334      	adds	r3, #52	@ 0x34
 800d96a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d96e:	491e      	ldr	r1, [pc, #120]	@ (800d9e8 <sync_fs+0xd8>)
 800d970:	4618      	mov	r0, r3
 800d972:	f7ff fd44 	bl	800d3fe <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	3334      	adds	r3, #52	@ 0x34
 800d97a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	695b      	ldr	r3, [r3, #20]
 800d982:	4619      	mov	r1, r3
 800d984:	4610      	mov	r0, r2
 800d986:	f7ff fd3a 	bl	800d3fe <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	3334      	adds	r3, #52	@ 0x34
 800d98e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	691b      	ldr	r3, [r3, #16]
 800d996:	4619      	mov	r1, r3
 800d998:	4610      	mov	r0, r2
 800d99a:	f7ff fd30 	bl	800d3fe <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6a1b      	ldr	r3, [r3, #32]
 800d9a2:	1c5a      	adds	r2, r3, #1
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	7858      	ldrb	r0, [r3, #1]
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	f7ff fc8c 	bl	800d2d4 <disk_write>
			fs->fsi_flag = 0;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	785b      	ldrb	r3, [r3, #1]
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	2100      	movs	r1, #0
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f7ff fca2 	bl	800d314 <disk_ioctl>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d001      	beq.n	800d9da <sync_fs+0xca>
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d9da:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	3710      	adds	r7, #16
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}
 800d9e4:	41615252 	.word	0x41615252
 800d9e8:	61417272 	.word	0x61417272

0800d9ec <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b083      	sub	sp, #12
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	3b02      	subs	r3, #2
 800d9fa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	699b      	ldr	r3, [r3, #24]
 800da00:	3b02      	subs	r3, #2
 800da02:	683a      	ldr	r2, [r7, #0]
 800da04:	429a      	cmp	r2, r3
 800da06:	d301      	bcc.n	800da0c <clust2sect+0x20>
 800da08:	2300      	movs	r3, #0
 800da0a:	e008      	b.n	800da1e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	895b      	ldrh	r3, [r3, #10]
 800da10:	461a      	mov	r2, r3
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	fb03 f202 	mul.w	r2, r3, r2
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da1c:	4413      	add	r3, r2
}
 800da1e:	4618      	mov	r0, r3
 800da20:	370c      	adds	r7, #12
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr

0800da2a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800da2a:	b580      	push	{r7, lr}
 800da2c:	b086      	sub	sp, #24
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
 800da32:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d904      	bls.n	800da4a <get_fat+0x20>
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	699b      	ldr	r3, [r3, #24]
 800da44:	683a      	ldr	r2, [r7, #0]
 800da46:	429a      	cmp	r2, r3
 800da48:	d302      	bcc.n	800da50 <get_fat+0x26>
		val = 1;	/* Internal error */
 800da4a:	2301      	movs	r3, #1
 800da4c:	617b      	str	r3, [r7, #20]
 800da4e:	e08e      	b.n	800db6e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800da50:	f04f 33ff 	mov.w	r3, #4294967295
 800da54:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	781b      	ldrb	r3, [r3, #0]
 800da5a:	2b03      	cmp	r3, #3
 800da5c:	d061      	beq.n	800db22 <get_fat+0xf8>
 800da5e:	2b03      	cmp	r3, #3
 800da60:	dc7b      	bgt.n	800db5a <get_fat+0x130>
 800da62:	2b01      	cmp	r3, #1
 800da64:	d002      	beq.n	800da6c <get_fat+0x42>
 800da66:	2b02      	cmp	r3, #2
 800da68:	d041      	beq.n	800daee <get_fat+0xc4>
 800da6a:	e076      	b.n	800db5a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	60fb      	str	r3, [r7, #12]
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	085b      	lsrs	r3, r3, #1
 800da74:	68fa      	ldr	r2, [r7, #12]
 800da76:	4413      	add	r3, r2
 800da78:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800da7a:	693b      	ldr	r3, [r7, #16]
 800da7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	0a5b      	lsrs	r3, r3, #9
 800da82:	4413      	add	r3, r2
 800da84:	4619      	mov	r1, r3
 800da86:	6938      	ldr	r0, [r7, #16]
 800da88:	f7ff ff14 	bl	800d8b4 <move_window>
 800da8c:	4603      	mov	r3, r0
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d166      	bne.n	800db60 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	1c5a      	adds	r2, r3, #1
 800da96:	60fa      	str	r2, [r7, #12]
 800da98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da9c:	693a      	ldr	r2, [r7, #16]
 800da9e:	4413      	add	r3, r2
 800daa0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800daa4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800daa6:	693b      	ldr	r3, [r7, #16]
 800daa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	0a5b      	lsrs	r3, r3, #9
 800daae:	4413      	add	r3, r2
 800dab0:	4619      	mov	r1, r3
 800dab2:	6938      	ldr	r0, [r7, #16]
 800dab4:	f7ff fefe 	bl	800d8b4 <move_window>
 800dab8:	4603      	mov	r3, r0
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d152      	bne.n	800db64 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dac4:	693a      	ldr	r2, [r7, #16]
 800dac6:	4413      	add	r3, r2
 800dac8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dacc:	021b      	lsls	r3, r3, #8
 800dace:	68ba      	ldr	r2, [r7, #8]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	f003 0301 	and.w	r3, r3, #1
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d002      	beq.n	800dae4 <get_fat+0xba>
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	091b      	lsrs	r3, r3, #4
 800dae2:	e002      	b.n	800daea <get_fat+0xc0>
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800daea:	617b      	str	r3, [r7, #20]
			break;
 800daec:	e03f      	b.n	800db6e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	0a1b      	lsrs	r3, r3, #8
 800daf6:	4413      	add	r3, r2
 800daf8:	4619      	mov	r1, r3
 800dafa:	6938      	ldr	r0, [r7, #16]
 800dafc:	f7ff feda 	bl	800d8b4 <move_window>
 800db00:	4603      	mov	r3, r0
 800db02:	2b00      	cmp	r3, #0
 800db04:	d130      	bne.n	800db68 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	005b      	lsls	r3, r3, #1
 800db10:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800db14:	4413      	add	r3, r2
 800db16:	4618      	mov	r0, r3
 800db18:	f7ff fc1a 	bl	800d350 <ld_word>
 800db1c:	4603      	mov	r3, r0
 800db1e:	617b      	str	r3, [r7, #20]
			break;
 800db20:	e025      	b.n	800db6e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800db22:	693b      	ldr	r3, [r7, #16]
 800db24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	09db      	lsrs	r3, r3, #7
 800db2a:	4413      	add	r3, r2
 800db2c:	4619      	mov	r1, r3
 800db2e:	6938      	ldr	r0, [r7, #16]
 800db30:	f7ff fec0 	bl	800d8b4 <move_window>
 800db34:	4603      	mov	r3, r0
 800db36:	2b00      	cmp	r3, #0
 800db38:	d118      	bne.n	800db6c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800db3a:	693b      	ldr	r3, [r7, #16]
 800db3c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	009b      	lsls	r3, r3, #2
 800db44:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800db48:	4413      	add	r3, r2
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7ff fc19 	bl	800d382 <ld_dword>
 800db50:	4603      	mov	r3, r0
 800db52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800db56:	617b      	str	r3, [r7, #20]
			break;
 800db58:	e009      	b.n	800db6e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800db5a:	2301      	movs	r3, #1
 800db5c:	617b      	str	r3, [r7, #20]
 800db5e:	e006      	b.n	800db6e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db60:	bf00      	nop
 800db62:	e004      	b.n	800db6e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db64:	bf00      	nop
 800db66:	e002      	b.n	800db6e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800db68:	bf00      	nop
 800db6a:	e000      	b.n	800db6e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800db6c:	bf00      	nop
		}
	}

	return val;
 800db6e:	697b      	ldr	r3, [r7, #20]
}
 800db70:	4618      	mov	r0, r3
 800db72:	3718      	adds	r7, #24
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800db78:	b590      	push	{r4, r7, lr}
 800db7a:	b089      	sub	sp, #36	@ 0x24
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	60f8      	str	r0, [r7, #12]
 800db80:	60b9      	str	r1, [r7, #8]
 800db82:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800db84:	2302      	movs	r3, #2
 800db86:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800db88:	68bb      	ldr	r3, [r7, #8]
 800db8a:	2b01      	cmp	r3, #1
 800db8c:	f240 80d9 	bls.w	800dd42 <put_fat+0x1ca>
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	699b      	ldr	r3, [r3, #24]
 800db94:	68ba      	ldr	r2, [r7, #8]
 800db96:	429a      	cmp	r2, r3
 800db98:	f080 80d3 	bcs.w	800dd42 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	2b03      	cmp	r3, #3
 800dba2:	f000 8096 	beq.w	800dcd2 <put_fat+0x15a>
 800dba6:	2b03      	cmp	r3, #3
 800dba8:	f300 80cb 	bgt.w	800dd42 <put_fat+0x1ca>
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d002      	beq.n	800dbb6 <put_fat+0x3e>
 800dbb0:	2b02      	cmp	r3, #2
 800dbb2:	d06e      	beq.n	800dc92 <put_fat+0x11a>
 800dbb4:	e0c5      	b.n	800dd42 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	61bb      	str	r3, [r7, #24]
 800dbba:	69bb      	ldr	r3, [r7, #24]
 800dbbc:	085b      	lsrs	r3, r3, #1
 800dbbe:	69ba      	ldr	r2, [r7, #24]
 800dbc0:	4413      	add	r3, r2
 800dbc2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dbc8:	69bb      	ldr	r3, [r7, #24]
 800dbca:	0a5b      	lsrs	r3, r3, #9
 800dbcc:	4413      	add	r3, r2
 800dbce:	4619      	mov	r1, r3
 800dbd0:	68f8      	ldr	r0, [r7, #12]
 800dbd2:	f7ff fe6f 	bl	800d8b4 <move_window>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dbda:	7ffb      	ldrb	r3, [r7, #31]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	f040 80a9 	bne.w	800dd34 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dbe8:	69bb      	ldr	r3, [r7, #24]
 800dbea:	1c59      	adds	r1, r3, #1
 800dbec:	61b9      	str	r1, [r7, #24]
 800dbee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbf2:	4413      	add	r3, r2
 800dbf4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800dbf6:	68bb      	ldr	r3, [r7, #8]
 800dbf8:	f003 0301 	and.w	r3, r3, #1
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d00d      	beq.n	800dc1c <put_fat+0xa4>
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	b25b      	sxtb	r3, r3
 800dc06:	f003 030f 	and.w	r3, r3, #15
 800dc0a:	b25a      	sxtb	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	b25b      	sxtb	r3, r3
 800dc10:	011b      	lsls	r3, r3, #4
 800dc12:	b25b      	sxtb	r3, r3
 800dc14:	4313      	orrs	r3, r2
 800dc16:	b25b      	sxtb	r3, r3
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	e001      	b.n	800dc20 <put_fat+0xa8>
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	b2db      	uxtb	r3, r3
 800dc20:	697a      	ldr	r2, [r7, #20]
 800dc22:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	2201      	movs	r2, #1
 800dc28:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc2e:	69bb      	ldr	r3, [r7, #24]
 800dc30:	0a5b      	lsrs	r3, r3, #9
 800dc32:	4413      	add	r3, r2
 800dc34:	4619      	mov	r1, r3
 800dc36:	68f8      	ldr	r0, [r7, #12]
 800dc38:	f7ff fe3c 	bl	800d8b4 <move_window>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc40:	7ffb      	ldrb	r3, [r7, #31]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d178      	bne.n	800dd38 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc52:	4413      	add	r3, r2
 800dc54:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dc56:	68bb      	ldr	r3, [r7, #8]
 800dc58:	f003 0301 	and.w	r3, r3, #1
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d003      	beq.n	800dc68 <put_fat+0xf0>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	091b      	lsrs	r3, r3, #4
 800dc64:	b2db      	uxtb	r3, r3
 800dc66:	e00e      	b.n	800dc86 <put_fat+0x10e>
 800dc68:	697b      	ldr	r3, [r7, #20]
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	b25b      	sxtb	r3, r3
 800dc6e:	f023 030f 	bic.w	r3, r3, #15
 800dc72:	b25a      	sxtb	r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	0a1b      	lsrs	r3, r3, #8
 800dc78:	b25b      	sxtb	r3, r3
 800dc7a:	f003 030f 	and.w	r3, r3, #15
 800dc7e:	b25b      	sxtb	r3, r3
 800dc80:	4313      	orrs	r3, r2
 800dc82:	b25b      	sxtb	r3, r3
 800dc84:	b2db      	uxtb	r3, r3
 800dc86:	697a      	ldr	r2, [r7, #20]
 800dc88:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	2201      	movs	r2, #1
 800dc8e:	70da      	strb	r2, [r3, #3]
			break;
 800dc90:	e057      	b.n	800dd42 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	0a1b      	lsrs	r3, r3, #8
 800dc9a:	4413      	add	r3, r2
 800dc9c:	4619      	mov	r1, r3
 800dc9e:	68f8      	ldr	r0, [r7, #12]
 800dca0:	f7ff fe08 	bl	800d8b4 <move_window>
 800dca4:	4603      	mov	r3, r0
 800dca6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dca8:	7ffb      	ldrb	r3, [r7, #31]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d146      	bne.n	800dd3c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	005b      	lsls	r3, r3, #1
 800dcb8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800dcbc:	4413      	add	r3, r2
 800dcbe:	687a      	ldr	r2, [r7, #4]
 800dcc0:	b292      	uxth	r2, r2
 800dcc2:	4611      	mov	r1, r2
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7ff fb7f 	bl	800d3c8 <st_word>
			fs->wflag = 1;
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2201      	movs	r2, #1
 800dcce:	70da      	strb	r2, [r3, #3]
			break;
 800dcd0:	e037      	b.n	800dd42 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	09db      	lsrs	r3, r3, #7
 800dcda:	4413      	add	r3, r2
 800dcdc:	4619      	mov	r1, r3
 800dcde:	68f8      	ldr	r0, [r7, #12]
 800dce0:	f7ff fde8 	bl	800d8b4 <move_window>
 800dce4:	4603      	mov	r3, r0
 800dce6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dce8:	7ffb      	ldrb	r3, [r7, #31]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d128      	bne.n	800dd40 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	009b      	lsls	r3, r3, #2
 800dcfe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800dd02:	4413      	add	r3, r2
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7ff fb3c 	bl	800d382 <ld_dword>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800dd10:	4323      	orrs	r3, r4
 800dd12:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	009b      	lsls	r3, r3, #2
 800dd1e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800dd22:	4413      	add	r3, r2
 800dd24:	6879      	ldr	r1, [r7, #4]
 800dd26:	4618      	mov	r0, r3
 800dd28:	f7ff fb69 	bl	800d3fe <st_dword>
			fs->wflag = 1;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2201      	movs	r2, #1
 800dd30:	70da      	strb	r2, [r3, #3]
			break;
 800dd32:	e006      	b.n	800dd42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800dd34:	bf00      	nop
 800dd36:	e004      	b.n	800dd42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800dd38:	bf00      	nop
 800dd3a:	e002      	b.n	800dd42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800dd3c:	bf00      	nop
 800dd3e:	e000      	b.n	800dd42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800dd40:	bf00      	nop
		}
	}
	return res;
 800dd42:	7ffb      	ldrb	r3, [r7, #31]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3724      	adds	r7, #36	@ 0x24
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd90      	pop	{r4, r7, pc}

0800dd4c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b088      	sub	sp, #32
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800dd58:	2300      	movs	r3, #0
 800dd5a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	2b01      	cmp	r3, #1
 800dd66:	d904      	bls.n	800dd72 <remove_chain+0x26>
 800dd68:	69bb      	ldr	r3, [r7, #24]
 800dd6a:	699b      	ldr	r3, [r3, #24]
 800dd6c:	68ba      	ldr	r2, [r7, #8]
 800dd6e:	429a      	cmp	r2, r3
 800dd70:	d301      	bcc.n	800dd76 <remove_chain+0x2a>
 800dd72:	2302      	movs	r3, #2
 800dd74:	e04b      	b.n	800de0e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00c      	beq.n	800dd96 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dd7c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd80:	6879      	ldr	r1, [r7, #4]
 800dd82:	69b8      	ldr	r0, [r7, #24]
 800dd84:	f7ff fef8 	bl	800db78 <put_fat>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dd8c:	7ffb      	ldrb	r3, [r7, #31]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d001      	beq.n	800dd96 <remove_chain+0x4a>
 800dd92:	7ffb      	ldrb	r3, [r7, #31]
 800dd94:	e03b      	b.n	800de0e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dd96:	68b9      	ldr	r1, [r7, #8]
 800dd98:	68f8      	ldr	r0, [r7, #12]
 800dd9a:	f7ff fe46 	bl	800da2a <get_fat>
 800dd9e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dda0:	697b      	ldr	r3, [r7, #20]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d031      	beq.n	800de0a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	2b01      	cmp	r3, #1
 800ddaa:	d101      	bne.n	800ddb0 <remove_chain+0x64>
 800ddac:	2302      	movs	r3, #2
 800ddae:	e02e      	b.n	800de0e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ddb0:	697b      	ldr	r3, [r7, #20]
 800ddb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddb6:	d101      	bne.n	800ddbc <remove_chain+0x70>
 800ddb8:	2301      	movs	r3, #1
 800ddba:	e028      	b.n	800de0e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	68b9      	ldr	r1, [r7, #8]
 800ddc0:	69b8      	ldr	r0, [r7, #24]
 800ddc2:	f7ff fed9 	bl	800db78 <put_fat>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ddca:	7ffb      	ldrb	r3, [r7, #31]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d001      	beq.n	800ddd4 <remove_chain+0x88>
 800ddd0:	7ffb      	ldrb	r3, [r7, #31]
 800ddd2:	e01c      	b.n	800de0e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ddd4:	69bb      	ldr	r3, [r7, #24]
 800ddd6:	695a      	ldr	r2, [r3, #20]
 800ddd8:	69bb      	ldr	r3, [r7, #24]
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	3b02      	subs	r3, #2
 800ddde:	429a      	cmp	r2, r3
 800dde0:	d20b      	bcs.n	800ddfa <remove_chain+0xae>
			fs->free_clst++;
 800dde2:	69bb      	ldr	r3, [r7, #24]
 800dde4:	695b      	ldr	r3, [r3, #20]
 800dde6:	1c5a      	adds	r2, r3, #1
 800dde8:	69bb      	ldr	r3, [r7, #24]
 800ddea:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800ddec:	69bb      	ldr	r3, [r7, #24]
 800ddee:	791b      	ldrb	r3, [r3, #4]
 800ddf0:	f043 0301 	orr.w	r3, r3, #1
 800ddf4:	b2da      	uxtb	r2, r3
 800ddf6:	69bb      	ldr	r3, [r7, #24]
 800ddf8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ddfa:	697b      	ldr	r3, [r7, #20]
 800ddfc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ddfe:	69bb      	ldr	r3, [r7, #24]
 800de00:	699b      	ldr	r3, [r3, #24]
 800de02:	68ba      	ldr	r2, [r7, #8]
 800de04:	429a      	cmp	r2, r3
 800de06:	d3c6      	bcc.n	800dd96 <remove_chain+0x4a>
 800de08:	e000      	b.n	800de0c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800de0a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800de0c:	2300      	movs	r3, #0
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3720      	adds	r7, #32
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}

0800de16 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800de16:	b580      	push	{r7, lr}
 800de18:	b088      	sub	sp, #32
 800de1a:	af00      	add	r7, sp, #0
 800de1c:	6078      	str	r0, [r7, #4]
 800de1e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d10d      	bne.n	800de48 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	691b      	ldr	r3, [r3, #16]
 800de30:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800de32:	69bb      	ldr	r3, [r7, #24]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d004      	beq.n	800de42 <create_chain+0x2c>
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	699b      	ldr	r3, [r3, #24]
 800de3c:	69ba      	ldr	r2, [r7, #24]
 800de3e:	429a      	cmp	r2, r3
 800de40:	d31b      	bcc.n	800de7a <create_chain+0x64>
 800de42:	2301      	movs	r3, #1
 800de44:	61bb      	str	r3, [r7, #24]
 800de46:	e018      	b.n	800de7a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800de48:	6839      	ldr	r1, [r7, #0]
 800de4a:	6878      	ldr	r0, [r7, #4]
 800de4c:	f7ff fded 	bl	800da2a <get_fat>
 800de50:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	2b01      	cmp	r3, #1
 800de56:	d801      	bhi.n	800de5c <create_chain+0x46>
 800de58:	2301      	movs	r3, #1
 800de5a:	e070      	b.n	800df3e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de62:	d101      	bne.n	800de68 <create_chain+0x52>
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	e06a      	b.n	800df3e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	699b      	ldr	r3, [r3, #24]
 800de6c:	68fa      	ldr	r2, [r7, #12]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d201      	bcs.n	800de76 <create_chain+0x60>
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	e063      	b.n	800df3e <create_chain+0x128>
		scl = clst;
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800de7a:	69bb      	ldr	r3, [r7, #24]
 800de7c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	3301      	adds	r3, #1
 800de82:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	699b      	ldr	r3, [r3, #24]
 800de88:	69fa      	ldr	r2, [r7, #28]
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d307      	bcc.n	800de9e <create_chain+0x88>
				ncl = 2;
 800de8e:	2302      	movs	r3, #2
 800de90:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800de92:	69fa      	ldr	r2, [r7, #28]
 800de94:	69bb      	ldr	r3, [r7, #24]
 800de96:	429a      	cmp	r2, r3
 800de98:	d901      	bls.n	800de9e <create_chain+0x88>
 800de9a:	2300      	movs	r3, #0
 800de9c:	e04f      	b.n	800df3e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800de9e:	69f9      	ldr	r1, [r7, #28]
 800dea0:	6878      	ldr	r0, [r7, #4]
 800dea2:	f7ff fdc2 	bl	800da2a <get_fat>
 800dea6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d00e      	beq.n	800decc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d003      	beq.n	800debc <create_chain+0xa6>
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800deba:	d101      	bne.n	800dec0 <create_chain+0xaa>
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	e03e      	b.n	800df3e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800dec0:	69fa      	ldr	r2, [r7, #28]
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	429a      	cmp	r2, r3
 800dec6:	d1da      	bne.n	800de7e <create_chain+0x68>
 800dec8:	2300      	movs	r3, #0
 800deca:	e038      	b.n	800df3e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800decc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800dece:	f04f 32ff 	mov.w	r2, #4294967295
 800ded2:	69f9      	ldr	r1, [r7, #28]
 800ded4:	6938      	ldr	r0, [r7, #16]
 800ded6:	f7ff fe4f 	bl	800db78 <put_fat>
 800deda:	4603      	mov	r3, r0
 800dedc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800dede:	7dfb      	ldrb	r3, [r7, #23]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d109      	bne.n	800def8 <create_chain+0xe2>
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d006      	beq.n	800def8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800deea:	69fa      	ldr	r2, [r7, #28]
 800deec:	6839      	ldr	r1, [r7, #0]
 800deee:	6938      	ldr	r0, [r7, #16]
 800def0:	f7ff fe42 	bl	800db78 <put_fat>
 800def4:	4603      	mov	r3, r0
 800def6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800def8:	7dfb      	ldrb	r3, [r7, #23]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d116      	bne.n	800df2c <create_chain+0x116>
		fs->last_clst = ncl;
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	69fa      	ldr	r2, [r7, #28]
 800df02:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	695a      	ldr	r2, [r3, #20]
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	699b      	ldr	r3, [r3, #24]
 800df0c:	3b02      	subs	r3, #2
 800df0e:	429a      	cmp	r2, r3
 800df10:	d804      	bhi.n	800df1c <create_chain+0x106>
 800df12:	693b      	ldr	r3, [r7, #16]
 800df14:	695b      	ldr	r3, [r3, #20]
 800df16:	1e5a      	subs	r2, r3, #1
 800df18:	693b      	ldr	r3, [r7, #16]
 800df1a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800df1c:	693b      	ldr	r3, [r7, #16]
 800df1e:	791b      	ldrb	r3, [r3, #4]
 800df20:	f043 0301 	orr.w	r3, r3, #1
 800df24:	b2da      	uxtb	r2, r3
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	711a      	strb	r2, [r3, #4]
 800df2a:	e007      	b.n	800df3c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800df2c:	7dfb      	ldrb	r3, [r7, #23]
 800df2e:	2b01      	cmp	r3, #1
 800df30:	d102      	bne.n	800df38 <create_chain+0x122>
 800df32:	f04f 33ff 	mov.w	r3, #4294967295
 800df36:	e000      	b.n	800df3a <create_chain+0x124>
 800df38:	2301      	movs	r3, #1
 800df3a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800df3c:	69fb      	ldr	r3, [r7, #28]
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3720      	adds	r7, #32
 800df42:	46bd      	mov	sp, r7
 800df44:	bd80      	pop	{r7, pc}

0800df46 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800df46:	b480      	push	{r7}
 800df48:	b087      	sub	sp, #28
 800df4a:	af00      	add	r7, sp, #0
 800df4c:	6078      	str	r0, [r7, #4]
 800df4e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df5a:	3304      	adds	r3, #4
 800df5c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	0a5b      	lsrs	r3, r3, #9
 800df62:	68fa      	ldr	r2, [r7, #12]
 800df64:	8952      	ldrh	r2, [r2, #10]
 800df66:	fbb3 f3f2 	udiv	r3, r3, r2
 800df6a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df6c:	693b      	ldr	r3, [r7, #16]
 800df6e:	1d1a      	adds	r2, r3, #4
 800df70:	613a      	str	r2, [r7, #16]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d101      	bne.n	800df80 <clmt_clust+0x3a>
 800df7c:	2300      	movs	r3, #0
 800df7e:	e010      	b.n	800dfa2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800df80:	697a      	ldr	r2, [r7, #20]
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	429a      	cmp	r2, r3
 800df86:	d307      	bcc.n	800df98 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800df88:	697a      	ldr	r2, [r7, #20]
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	1ad3      	subs	r3, r2, r3
 800df8e:	617b      	str	r3, [r7, #20]
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	3304      	adds	r3, #4
 800df94:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df96:	e7e9      	b.n	800df6c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800df98:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	681a      	ldr	r2, [r3, #0]
 800df9e:	697b      	ldr	r3, [r7, #20]
 800dfa0:	4413      	add	r3, r2
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	371c      	adds	r7, #28
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr

0800dfae <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800dfae:	b580      	push	{r7, lr}
 800dfb0:	b086      	sub	sp, #24
 800dfb2:	af00      	add	r7, sp, #0
 800dfb4:	6078      	str	r0, [r7, #4]
 800dfb6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dfc4:	d204      	bcs.n	800dfd0 <dir_sdi+0x22>
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	f003 031f 	and.w	r3, r3, #31
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d001      	beq.n	800dfd4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800dfd0:	2302      	movs	r3, #2
 800dfd2:	e063      	b.n	800e09c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	683a      	ldr	r2, [r7, #0]
 800dfd8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	689b      	ldr	r3, [r3, #8]
 800dfde:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d106      	bne.n	800dff4 <dir_sdi+0x46>
 800dfe6:	693b      	ldr	r3, [r7, #16]
 800dfe8:	781b      	ldrb	r3, [r3, #0]
 800dfea:	2b02      	cmp	r3, #2
 800dfec:	d902      	bls.n	800dff4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dff2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d10c      	bne.n	800e014 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	095b      	lsrs	r3, r3, #5
 800dffe:	693a      	ldr	r2, [r7, #16]
 800e000:	8912      	ldrh	r2, [r2, #8]
 800e002:	4293      	cmp	r3, r2
 800e004:	d301      	bcc.n	800e00a <dir_sdi+0x5c>
 800e006:	2302      	movs	r3, #2
 800e008:	e048      	b.n	800e09c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	61da      	str	r2, [r3, #28]
 800e012:	e029      	b.n	800e068 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e014:	693b      	ldr	r3, [r7, #16]
 800e016:	895b      	ldrh	r3, [r3, #10]
 800e018:	025b      	lsls	r3, r3, #9
 800e01a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e01c:	e019      	b.n	800e052 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6979      	ldr	r1, [r7, #20]
 800e022:	4618      	mov	r0, r3
 800e024:	f7ff fd01 	bl	800da2a <get_fat>
 800e028:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e02a:	697b      	ldr	r3, [r7, #20]
 800e02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e030:	d101      	bne.n	800e036 <dir_sdi+0x88>
 800e032:	2301      	movs	r3, #1
 800e034:	e032      	b.n	800e09c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	2b01      	cmp	r3, #1
 800e03a:	d904      	bls.n	800e046 <dir_sdi+0x98>
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	699b      	ldr	r3, [r3, #24]
 800e040:	697a      	ldr	r2, [r7, #20]
 800e042:	429a      	cmp	r2, r3
 800e044:	d301      	bcc.n	800e04a <dir_sdi+0x9c>
 800e046:	2302      	movs	r3, #2
 800e048:	e028      	b.n	800e09c <dir_sdi+0xee>
			ofs -= csz;
 800e04a:	683a      	ldr	r2, [r7, #0]
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	1ad3      	subs	r3, r2, r3
 800e050:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e052:	683a      	ldr	r2, [r7, #0]
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	429a      	cmp	r2, r3
 800e058:	d2e1      	bcs.n	800e01e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e05a:	6979      	ldr	r1, [r7, #20]
 800e05c:	6938      	ldr	r0, [r7, #16]
 800e05e:	f7ff fcc5 	bl	800d9ec <clust2sect>
 800e062:	4602      	mov	r2, r0
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	697a      	ldr	r2, [r7, #20]
 800e06c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	69db      	ldr	r3, [r3, #28]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d101      	bne.n	800e07a <dir_sdi+0xcc>
 800e076:	2302      	movs	r3, #2
 800e078:	e010      	b.n	800e09c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	69da      	ldr	r2, [r3, #28]
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	0a5b      	lsrs	r3, r3, #9
 800e082:	441a      	add	r2, r3
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e088:	693b      	ldr	r3, [r7, #16]
 800e08a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e094:	441a      	add	r2, r3
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e09a:	2300      	movs	r3, #0
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	3718      	adds	r7, #24
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}

0800e0a4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
 800e0ac:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	695b      	ldr	r3, [r3, #20]
 800e0b8:	3320      	adds	r3, #32
 800e0ba:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	69db      	ldr	r3, [r3, #28]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d003      	beq.n	800e0cc <dir_next+0x28>
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e0ca:	d301      	bcc.n	800e0d0 <dir_next+0x2c>
 800e0cc:	2304      	movs	r3, #4
 800e0ce:	e0aa      	b.n	800e226 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	f040 8098 	bne.w	800e20c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	69db      	ldr	r3, [r3, #28]
 800e0e0:	1c5a      	adds	r2, r3, #1
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	699b      	ldr	r3, [r3, #24]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d10b      	bne.n	800e106 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	095b      	lsrs	r3, r3, #5
 800e0f2:	68fa      	ldr	r2, [r7, #12]
 800e0f4:	8912      	ldrh	r2, [r2, #8]
 800e0f6:	4293      	cmp	r3, r2
 800e0f8:	f0c0 8088 	bcc.w	800e20c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	2200      	movs	r2, #0
 800e100:	61da      	str	r2, [r3, #28]
 800e102:	2304      	movs	r3, #4
 800e104:	e08f      	b.n	800e226 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	0a5b      	lsrs	r3, r3, #9
 800e10a:	68fa      	ldr	r2, [r7, #12]
 800e10c:	8952      	ldrh	r2, [r2, #10]
 800e10e:	3a01      	subs	r2, #1
 800e110:	4013      	ands	r3, r2
 800e112:	2b00      	cmp	r3, #0
 800e114:	d17a      	bne.n	800e20c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	699b      	ldr	r3, [r3, #24]
 800e11c:	4619      	mov	r1, r3
 800e11e:	4610      	mov	r0, r2
 800e120:	f7ff fc83 	bl	800da2a <get_fat>
 800e124:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	2b01      	cmp	r3, #1
 800e12a:	d801      	bhi.n	800e130 <dir_next+0x8c>
 800e12c:	2302      	movs	r3, #2
 800e12e:	e07a      	b.n	800e226 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e136:	d101      	bne.n	800e13c <dir_next+0x98>
 800e138:	2301      	movs	r3, #1
 800e13a:	e074      	b.n	800e226 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	699b      	ldr	r3, [r3, #24]
 800e140:	697a      	ldr	r2, [r7, #20]
 800e142:	429a      	cmp	r2, r3
 800e144:	d358      	bcc.n	800e1f8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d104      	bne.n	800e156 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2200      	movs	r2, #0
 800e150:	61da      	str	r2, [r3, #28]
 800e152:	2304      	movs	r3, #4
 800e154:	e067      	b.n	800e226 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e156:	687a      	ldr	r2, [r7, #4]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	699b      	ldr	r3, [r3, #24]
 800e15c:	4619      	mov	r1, r3
 800e15e:	4610      	mov	r0, r2
 800e160:	f7ff fe59 	bl	800de16 <create_chain>
 800e164:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d101      	bne.n	800e170 <dir_next+0xcc>
 800e16c:	2307      	movs	r3, #7
 800e16e:	e05a      	b.n	800e226 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	2b01      	cmp	r3, #1
 800e174:	d101      	bne.n	800e17a <dir_next+0xd6>
 800e176:	2302      	movs	r3, #2
 800e178:	e055      	b.n	800e226 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e17a:	697b      	ldr	r3, [r7, #20]
 800e17c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e180:	d101      	bne.n	800e186 <dir_next+0xe2>
 800e182:	2301      	movs	r3, #1
 800e184:	e04f      	b.n	800e226 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e186:	68f8      	ldr	r0, [r7, #12]
 800e188:	f7ff fb50 	bl	800d82c <sync_window>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d001      	beq.n	800e196 <dir_next+0xf2>
 800e192:	2301      	movs	r3, #1
 800e194:	e047      	b.n	800e226 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	3334      	adds	r3, #52	@ 0x34
 800e19a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e19e:	2100      	movs	r1, #0
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f7ff f979 	bl	800d498 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	613b      	str	r3, [r7, #16]
 800e1aa:	6979      	ldr	r1, [r7, #20]
 800e1ac:	68f8      	ldr	r0, [r7, #12]
 800e1ae:	f7ff fc1d 	bl	800d9ec <clust2sect>
 800e1b2:	4602      	mov	r2, r0
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	631a      	str	r2, [r3, #48]	@ 0x30
 800e1b8:	e012      	b.n	800e1e0 <dir_next+0x13c>
						fs->wflag = 1;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2201      	movs	r2, #1
 800e1be:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e1c0:	68f8      	ldr	r0, [r7, #12]
 800e1c2:	f7ff fb33 	bl	800d82c <sync_window>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d001      	beq.n	800e1d0 <dir_next+0x12c>
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	e02a      	b.n	800e226 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	3301      	adds	r3, #1
 800e1d4:	613b      	str	r3, [r7, #16]
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1da:	1c5a      	adds	r2, r3, #1
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	631a      	str	r2, [r3, #48]	@ 0x30
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	895b      	ldrh	r3, [r3, #10]
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	4293      	cmp	r3, r2
 800e1ea:	d3e6      	bcc.n	800e1ba <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	1ad2      	subs	r2, r2, r3
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	697a      	ldr	r2, [r7, #20]
 800e1fc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e1fe:	6979      	ldr	r1, [r7, #20]
 800e200:	68f8      	ldr	r0, [r7, #12]
 800e202:	f7ff fbf3 	bl	800d9ec <clust2sect>
 800e206:	4602      	mov	r2, r0
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	68ba      	ldr	r2, [r7, #8]
 800e210:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e218:	68bb      	ldr	r3, [r7, #8]
 800e21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e21e:	441a      	add	r2, r3
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e224:	2300      	movs	r3, #0
}
 800e226:	4618      	mov	r0, r3
 800e228:	3718      	adds	r7, #24
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bd80      	pop	{r7, pc}

0800e22e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b086      	sub	sp, #24
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
 800e236:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e23e:	2100      	movs	r1, #0
 800e240:	6878      	ldr	r0, [r7, #4]
 800e242:	f7ff feb4 	bl	800dfae <dir_sdi>
 800e246:	4603      	mov	r3, r0
 800e248:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e24a:	7dfb      	ldrb	r3, [r7, #23]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d12b      	bne.n	800e2a8 <dir_alloc+0x7a>
		n = 0;
 800e250:	2300      	movs	r3, #0
 800e252:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	69db      	ldr	r3, [r3, #28]
 800e258:	4619      	mov	r1, r3
 800e25a:	68f8      	ldr	r0, [r7, #12]
 800e25c:	f7ff fb2a 	bl	800d8b4 <move_window>
 800e260:	4603      	mov	r3, r0
 800e262:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e264:	7dfb      	ldrb	r3, [r7, #23]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d11d      	bne.n	800e2a6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6a1b      	ldr	r3, [r3, #32]
 800e26e:	781b      	ldrb	r3, [r3, #0]
 800e270:	2be5      	cmp	r3, #229	@ 0xe5
 800e272:	d004      	beq.n	800e27e <dir_alloc+0x50>
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	6a1b      	ldr	r3, [r3, #32]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d107      	bne.n	800e28e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e27e:	693b      	ldr	r3, [r7, #16]
 800e280:	3301      	adds	r3, #1
 800e282:	613b      	str	r3, [r7, #16]
 800e284:	693a      	ldr	r2, [r7, #16]
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d102      	bne.n	800e292 <dir_alloc+0x64>
 800e28c:	e00c      	b.n	800e2a8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e28e:	2300      	movs	r3, #0
 800e290:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e292:	2101      	movs	r1, #1
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f7ff ff05 	bl	800e0a4 <dir_next>
 800e29a:	4603      	mov	r3, r0
 800e29c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e29e:	7dfb      	ldrb	r3, [r7, #23]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d0d7      	beq.n	800e254 <dir_alloc+0x26>
 800e2a4:	e000      	b.n	800e2a8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e2a6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e2a8:	7dfb      	ldrb	r3, [r7, #23]
 800e2aa:	2b04      	cmp	r3, #4
 800e2ac:	d101      	bne.n	800e2b2 <dir_alloc+0x84>
 800e2ae:	2307      	movs	r3, #7
 800e2b0:	75fb      	strb	r3, [r7, #23]
	return res;
 800e2b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3718      	adds	r7, #24
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	331a      	adds	r3, #26
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7ff f840 	bl	800d350 <ld_word>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	781b      	ldrb	r3, [r3, #0]
 800e2d8:	2b03      	cmp	r3, #3
 800e2da:	d109      	bne.n	800e2f0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	3314      	adds	r3, #20
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	f7ff f835 	bl	800d350 <ld_word>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	041b      	lsls	r3, r3, #16
 800e2ea:	68fa      	ldr	r2, [r7, #12]
 800e2ec:	4313      	orrs	r3, r2
 800e2ee:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b084      	sub	sp, #16
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	60f8      	str	r0, [r7, #12]
 800e302:	60b9      	str	r1, [r7, #8]
 800e304:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	331a      	adds	r3, #26
 800e30a:	687a      	ldr	r2, [r7, #4]
 800e30c:	b292      	uxth	r2, r2
 800e30e:	4611      	mov	r1, r2
 800e310:	4618      	mov	r0, r3
 800e312:	f7ff f859 	bl	800d3c8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	781b      	ldrb	r3, [r3, #0]
 800e31a:	2b03      	cmp	r3, #3
 800e31c:	d109      	bne.n	800e332 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e31e:	68bb      	ldr	r3, [r7, #8]
 800e320:	f103 0214 	add.w	r2, r3, #20
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	0c1b      	lsrs	r3, r3, #16
 800e328:	b29b      	uxth	r3, r3
 800e32a:	4619      	mov	r1, r3
 800e32c:	4610      	mov	r0, r2
 800e32e:	f7ff f84b 	bl	800d3c8 <st_word>
	}
}
 800e332:	bf00      	nop
 800e334:	3710      	adds	r7, #16
 800e336:	46bd      	mov	sp, r7
 800e338:	bd80      	pop	{r7, pc}
	...

0800e33c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e33c:	b590      	push	{r4, r7, lr}
 800e33e:	b087      	sub	sp, #28
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	331a      	adds	r3, #26
 800e34a:	4618      	mov	r0, r3
 800e34c:	f7ff f800 	bl	800d350 <ld_word>
 800e350:	4603      	mov	r3, r0
 800e352:	2b00      	cmp	r3, #0
 800e354:	d001      	beq.n	800e35a <cmp_lfn+0x1e>
 800e356:	2300      	movs	r3, #0
 800e358:	e059      	b.n	800e40e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e362:	1e5a      	subs	r2, r3, #1
 800e364:	4613      	mov	r3, r2
 800e366:	005b      	lsls	r3, r3, #1
 800e368:	4413      	add	r3, r2
 800e36a:	009b      	lsls	r3, r3, #2
 800e36c:	4413      	add	r3, r2
 800e36e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e370:	2301      	movs	r3, #1
 800e372:	81fb      	strh	r3, [r7, #14]
 800e374:	2300      	movs	r3, #0
 800e376:	613b      	str	r3, [r7, #16]
 800e378:	e033      	b.n	800e3e2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e37a:	4a27      	ldr	r2, [pc, #156]	@ (800e418 <cmp_lfn+0xdc>)
 800e37c:	693b      	ldr	r3, [r7, #16]
 800e37e:	4413      	add	r3, r2
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	461a      	mov	r2, r3
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	4413      	add	r3, r2
 800e388:	4618      	mov	r0, r3
 800e38a:	f7fe ffe1 	bl	800d350 <ld_word>
 800e38e:	4603      	mov	r3, r0
 800e390:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e392:	89fb      	ldrh	r3, [r7, #14]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d01a      	beq.n	800e3ce <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e398:	697b      	ldr	r3, [r7, #20]
 800e39a:	2bfe      	cmp	r3, #254	@ 0xfe
 800e39c:	d812      	bhi.n	800e3c4 <cmp_lfn+0x88>
 800e39e:	89bb      	ldrh	r3, [r7, #12]
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f002 ff13 	bl	80111cc <ff_wtoupper>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	461c      	mov	r4, r3
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	1c5a      	adds	r2, r3, #1
 800e3ae:	617a      	str	r2, [r7, #20]
 800e3b0:	005b      	lsls	r3, r3, #1
 800e3b2:	687a      	ldr	r2, [r7, #4]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	881b      	ldrh	r3, [r3, #0]
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	f002 ff07 	bl	80111cc <ff_wtoupper>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	429c      	cmp	r4, r3
 800e3c2:	d001      	beq.n	800e3c8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	e022      	b.n	800e40e <cmp_lfn+0xd2>
			}
			wc = uc;
 800e3c8:	89bb      	ldrh	r3, [r7, #12]
 800e3ca:	81fb      	strh	r3, [r7, #14]
 800e3cc:	e006      	b.n	800e3dc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e3ce:	89bb      	ldrh	r3, [r7, #12]
 800e3d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e3d4:	4293      	cmp	r3, r2
 800e3d6:	d001      	beq.n	800e3dc <cmp_lfn+0xa0>
 800e3d8:	2300      	movs	r3, #0
 800e3da:	e018      	b.n	800e40e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e3dc:	693b      	ldr	r3, [r7, #16]
 800e3de:	3301      	adds	r3, #1
 800e3e0:	613b      	str	r3, [r7, #16]
 800e3e2:	693b      	ldr	r3, [r7, #16]
 800e3e4:	2b0c      	cmp	r3, #12
 800e3e6:	d9c8      	bls.n	800e37a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	781b      	ldrb	r3, [r3, #0]
 800e3ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d00b      	beq.n	800e40c <cmp_lfn+0xd0>
 800e3f4:	89fb      	ldrh	r3, [r7, #14]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d008      	beq.n	800e40c <cmp_lfn+0xd0>
 800e3fa:	697b      	ldr	r3, [r7, #20]
 800e3fc:	005b      	lsls	r3, r3, #1
 800e3fe:	687a      	ldr	r2, [r7, #4]
 800e400:	4413      	add	r3, r2
 800e402:	881b      	ldrh	r3, [r3, #0]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d001      	beq.n	800e40c <cmp_lfn+0xd0>
 800e408:	2300      	movs	r3, #0
 800e40a:	e000      	b.n	800e40e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e40c:	2301      	movs	r3, #1
}
 800e40e:	4618      	mov	r0, r3
 800e410:	371c      	adds	r7, #28
 800e412:	46bd      	mov	sp, r7
 800e414:	bd90      	pop	{r4, r7, pc}
 800e416:	bf00      	nop
 800e418:	08012d54 	.word	0x08012d54

0800e41c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b086      	sub	sp, #24
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	331a      	adds	r3, #26
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7fe ff90 	bl	800d350 <ld_word>
 800e430:	4603      	mov	r3, r0
 800e432:	2b00      	cmp	r3, #0
 800e434:	d001      	beq.n	800e43a <pick_lfn+0x1e>
 800e436:	2300      	movs	r3, #0
 800e438:	e04d      	b.n	800e4d6 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e442:	1e5a      	subs	r2, r3, #1
 800e444:	4613      	mov	r3, r2
 800e446:	005b      	lsls	r3, r3, #1
 800e448:	4413      	add	r3, r2
 800e44a:	009b      	lsls	r3, r3, #2
 800e44c:	4413      	add	r3, r2
 800e44e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e450:	2301      	movs	r3, #1
 800e452:	81fb      	strh	r3, [r7, #14]
 800e454:	2300      	movs	r3, #0
 800e456:	613b      	str	r3, [r7, #16]
 800e458:	e028      	b.n	800e4ac <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e45a:	4a21      	ldr	r2, [pc, #132]	@ (800e4e0 <pick_lfn+0xc4>)
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	4413      	add	r3, r2
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	461a      	mov	r2, r3
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	4413      	add	r3, r2
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fe ff71 	bl	800d350 <ld_word>
 800e46e:	4603      	mov	r3, r0
 800e470:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e472:	89fb      	ldrh	r3, [r7, #14]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d00f      	beq.n	800e498 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	2bfe      	cmp	r3, #254	@ 0xfe
 800e47c:	d901      	bls.n	800e482 <pick_lfn+0x66>
 800e47e:	2300      	movs	r3, #0
 800e480:	e029      	b.n	800e4d6 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800e482:	89bb      	ldrh	r3, [r7, #12]
 800e484:	81fb      	strh	r3, [r7, #14]
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	1c5a      	adds	r2, r3, #1
 800e48a:	617a      	str	r2, [r7, #20]
 800e48c:	005b      	lsls	r3, r3, #1
 800e48e:	687a      	ldr	r2, [r7, #4]
 800e490:	4413      	add	r3, r2
 800e492:	89fa      	ldrh	r2, [r7, #14]
 800e494:	801a      	strh	r2, [r3, #0]
 800e496:	e006      	b.n	800e4a6 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e498:	89bb      	ldrh	r3, [r7, #12]
 800e49a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	d001      	beq.n	800e4a6 <pick_lfn+0x8a>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	e017      	b.n	800e4d6 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	3301      	adds	r3, #1
 800e4aa:	613b      	str	r3, [r7, #16]
 800e4ac:	693b      	ldr	r3, [r7, #16]
 800e4ae:	2b0c      	cmp	r3, #12
 800e4b0:	d9d3      	bls.n	800e45a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	781b      	ldrb	r3, [r3, #0]
 800e4b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d00a      	beq.n	800e4d4 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800e4be:	697b      	ldr	r3, [r7, #20]
 800e4c0:	2bfe      	cmp	r3, #254	@ 0xfe
 800e4c2:	d901      	bls.n	800e4c8 <pick_lfn+0xac>
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	e006      	b.n	800e4d6 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800e4c8:	697b      	ldr	r3, [r7, #20]
 800e4ca:	005b      	lsls	r3, r3, #1
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	4413      	add	r3, r2
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800e4d4:	2301      	movs	r3, #1
}
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	3718      	adds	r7, #24
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	bd80      	pop	{r7, pc}
 800e4de:	bf00      	nop
 800e4e0:	08012d54 	.word	0x08012d54

0800e4e4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b088      	sub	sp, #32
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	60f8      	str	r0, [r7, #12]
 800e4ec:	60b9      	str	r1, [r7, #8]
 800e4ee:	4611      	mov	r1, r2
 800e4f0:	461a      	mov	r2, r3
 800e4f2:	460b      	mov	r3, r1
 800e4f4:	71fb      	strb	r3, [r7, #7]
 800e4f6:	4613      	mov	r3, r2
 800e4f8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	330d      	adds	r3, #13
 800e4fe:	79ba      	ldrb	r2, [r7, #6]
 800e500:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e502:	68bb      	ldr	r3, [r7, #8]
 800e504:	330b      	adds	r3, #11
 800e506:	220f      	movs	r2, #15
 800e508:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	330c      	adds	r3, #12
 800e50e:	2200      	movs	r2, #0
 800e510:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	331a      	adds	r3, #26
 800e516:	2100      	movs	r1, #0
 800e518:	4618      	mov	r0, r3
 800e51a:	f7fe ff55 	bl	800d3c8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e51e:	79fb      	ldrb	r3, [r7, #7]
 800e520:	1e5a      	subs	r2, r3, #1
 800e522:	4613      	mov	r3, r2
 800e524:	005b      	lsls	r3, r3, #1
 800e526:	4413      	add	r3, r2
 800e528:	009b      	lsls	r3, r3, #2
 800e52a:	4413      	add	r3, r2
 800e52c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e52e:	2300      	movs	r3, #0
 800e530:	82fb      	strh	r3, [r7, #22]
 800e532:	2300      	movs	r3, #0
 800e534:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e536:	8afb      	ldrh	r3, [r7, #22]
 800e538:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e53c:	4293      	cmp	r3, r2
 800e53e:	d007      	beq.n	800e550 <put_lfn+0x6c>
 800e540:	69fb      	ldr	r3, [r7, #28]
 800e542:	1c5a      	adds	r2, r3, #1
 800e544:	61fa      	str	r2, [r7, #28]
 800e546:	005b      	lsls	r3, r3, #1
 800e548:	68fa      	ldr	r2, [r7, #12]
 800e54a:	4413      	add	r3, r2
 800e54c:	881b      	ldrh	r3, [r3, #0]
 800e54e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e550:	4a17      	ldr	r2, [pc, #92]	@ (800e5b0 <put_lfn+0xcc>)
 800e552:	69bb      	ldr	r3, [r7, #24]
 800e554:	4413      	add	r3, r2
 800e556:	781b      	ldrb	r3, [r3, #0]
 800e558:	461a      	mov	r2, r3
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	4413      	add	r3, r2
 800e55e:	8afa      	ldrh	r2, [r7, #22]
 800e560:	4611      	mov	r1, r2
 800e562:	4618      	mov	r0, r3
 800e564:	f7fe ff30 	bl	800d3c8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e568:	8afb      	ldrh	r3, [r7, #22]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d102      	bne.n	800e574 <put_lfn+0x90>
 800e56e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e572:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e574:	69bb      	ldr	r3, [r7, #24]
 800e576:	3301      	adds	r3, #1
 800e578:	61bb      	str	r3, [r7, #24]
 800e57a:	69bb      	ldr	r3, [r7, #24]
 800e57c:	2b0c      	cmp	r3, #12
 800e57e:	d9da      	bls.n	800e536 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e580:	8afb      	ldrh	r3, [r7, #22]
 800e582:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e586:	4293      	cmp	r3, r2
 800e588:	d006      	beq.n	800e598 <put_lfn+0xb4>
 800e58a:	69fb      	ldr	r3, [r7, #28]
 800e58c:	005b      	lsls	r3, r3, #1
 800e58e:	68fa      	ldr	r2, [r7, #12]
 800e590:	4413      	add	r3, r2
 800e592:	881b      	ldrh	r3, [r3, #0]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d103      	bne.n	800e5a0 <put_lfn+0xbc>
 800e598:	79fb      	ldrb	r3, [r7, #7]
 800e59a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e59e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	79fa      	ldrb	r2, [r7, #7]
 800e5a4:	701a      	strb	r2, [r3, #0]
}
 800e5a6:	bf00      	nop
 800e5a8:	3720      	adds	r7, #32
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}
 800e5ae:	bf00      	nop
 800e5b0:	08012d54 	.word	0x08012d54

0800e5b4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b08c      	sub	sp, #48	@ 0x30
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	60f8      	str	r0, [r7, #12]
 800e5bc:	60b9      	str	r1, [r7, #8]
 800e5be:	607a      	str	r2, [r7, #4]
 800e5c0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e5c2:	220b      	movs	r2, #11
 800e5c4:	68b9      	ldr	r1, [r7, #8]
 800e5c6:	68f8      	ldr	r0, [r7, #12]
 800e5c8:	f7fe ff45 	bl	800d456 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	2b05      	cmp	r3, #5
 800e5d0:	d929      	bls.n	800e626 <gen_numname+0x72>
		sr = seq;
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e5d6:	e020      	b.n	800e61a <gen_numname+0x66>
			wc = *lfn++;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	1c9a      	adds	r2, r3, #2
 800e5dc:	607a      	str	r2, [r7, #4]
 800e5de:	881b      	ldrh	r3, [r3, #0]
 800e5e0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e5e6:	e015      	b.n	800e614 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	005a      	lsls	r2, r3, #1
 800e5ec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e5ee:	f003 0301 	and.w	r3, r3, #1
 800e5f2:	4413      	add	r3, r2
 800e5f4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e5f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e5f8:	085b      	lsrs	r3, r3, #1
 800e5fa:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e5fc:	69fb      	ldr	r3, [r7, #28]
 800e5fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e602:	2b00      	cmp	r3, #0
 800e604:	d003      	beq.n	800e60e <gen_numname+0x5a>
 800e606:	69fa      	ldr	r2, [r7, #28]
 800e608:	4b30      	ldr	r3, [pc, #192]	@ (800e6cc <gen_numname+0x118>)
 800e60a:	4053      	eors	r3, r2
 800e60c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e610:	3301      	adds	r3, #1
 800e612:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e616:	2b0f      	cmp	r3, #15
 800e618:	d9e6      	bls.n	800e5e8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	881b      	ldrh	r3, [r3, #0]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d1da      	bne.n	800e5d8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e622:	69fb      	ldr	r3, [r7, #28]
 800e624:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e626:	2307      	movs	r3, #7
 800e628:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	b2db      	uxtb	r3, r3
 800e62e:	f003 030f 	and.w	r3, r3, #15
 800e632:	b2db      	uxtb	r3, r3
 800e634:	3330      	adds	r3, #48	@ 0x30
 800e636:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800e63a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e63e:	2b39      	cmp	r3, #57	@ 0x39
 800e640:	d904      	bls.n	800e64c <gen_numname+0x98>
 800e642:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e646:	3307      	adds	r3, #7
 800e648:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800e64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e64e:	1e5a      	subs	r2, r3, #1
 800e650:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e652:	3330      	adds	r3, #48	@ 0x30
 800e654:	443b      	add	r3, r7
 800e656:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e65a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	091b      	lsrs	r3, r3, #4
 800e662:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d1df      	bne.n	800e62a <gen_numname+0x76>
	ns[i] = '~';
 800e66a:	f107 0214 	add.w	r2, r7, #20
 800e66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e670:	4413      	add	r3, r2
 800e672:	227e      	movs	r2, #126	@ 0x7e
 800e674:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e676:	2300      	movs	r3, #0
 800e678:	627b      	str	r3, [r7, #36]	@ 0x24
 800e67a:	e002      	b.n	800e682 <gen_numname+0xce>
 800e67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e67e:	3301      	adds	r3, #1
 800e680:	627b      	str	r3, [r7, #36]	@ 0x24
 800e682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e686:	429a      	cmp	r2, r3
 800e688:	d205      	bcs.n	800e696 <gen_numname+0xe2>
 800e68a:	68fa      	ldr	r2, [r7, #12]
 800e68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e68e:	4413      	add	r3, r2
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	2b20      	cmp	r3, #32
 800e694:	d1f2      	bne.n	800e67c <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e698:	2b07      	cmp	r3, #7
 800e69a:	d807      	bhi.n	800e6ac <gen_numname+0xf8>
 800e69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e69e:	1c5a      	adds	r2, r3, #1
 800e6a0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e6a2:	3330      	adds	r3, #48	@ 0x30
 800e6a4:	443b      	add	r3, r7
 800e6a6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e6aa:	e000      	b.n	800e6ae <gen_numname+0xfa>
 800e6ac:	2120      	movs	r1, #32
 800e6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6b0:	1c5a      	adds	r2, r3, #1
 800e6b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800e6b4:	68fa      	ldr	r2, [r7, #12]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	460a      	mov	r2, r1
 800e6ba:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6be:	2b07      	cmp	r3, #7
 800e6c0:	d9e9      	bls.n	800e696 <gen_numname+0xe2>
}
 800e6c2:	bf00      	nop
 800e6c4:	bf00      	nop
 800e6c6:	3730      	adds	r7, #48	@ 0x30
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}
 800e6cc:	00011021 	.word	0x00011021

0800e6d0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e6d0:	b480      	push	{r7}
 800e6d2:	b085      	sub	sp, #20
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e6dc:	230b      	movs	r3, #11
 800e6de:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e6e0:	7bfb      	ldrb	r3, [r7, #15]
 800e6e2:	b2da      	uxtb	r2, r3
 800e6e4:	0852      	lsrs	r2, r2, #1
 800e6e6:	01db      	lsls	r3, r3, #7
 800e6e8:	4313      	orrs	r3, r2
 800e6ea:	b2da      	uxtb	r2, r3
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	1c59      	adds	r1, r3, #1
 800e6f0:	6079      	str	r1, [r7, #4]
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	4413      	add	r3, r2
 800e6f6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	3b01      	subs	r3, #1
 800e6fc:	60bb      	str	r3, [r7, #8]
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d1ed      	bne.n	800e6e0 <sum_sfn+0x10>
	return sum;
 800e704:	7bfb      	ldrb	r3, [r7, #15]
}
 800e706:	4618      	mov	r0, r3
 800e708:	3714      	adds	r7, #20
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr

0800e712 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e712:	b580      	push	{r7, lr}
 800e714:	b086      	sub	sp, #24
 800e716:	af00      	add	r7, sp, #0
 800e718:	6078      	str	r0, [r7, #4]
 800e71a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e71c:	2304      	movs	r3, #4
 800e71e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800e726:	23ff      	movs	r3, #255	@ 0xff
 800e728:	757b      	strb	r3, [r7, #21]
 800e72a:	23ff      	movs	r3, #255	@ 0xff
 800e72c:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e72e:	e081      	b.n	800e834 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	69db      	ldr	r3, [r3, #28]
 800e734:	4619      	mov	r1, r3
 800e736:	6938      	ldr	r0, [r7, #16]
 800e738:	f7ff f8bc 	bl	800d8b4 <move_window>
 800e73c:	4603      	mov	r3, r0
 800e73e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e740:	7dfb      	ldrb	r3, [r7, #23]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d17c      	bne.n	800e840 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	6a1b      	ldr	r3, [r3, #32]
 800e74a:	781b      	ldrb	r3, [r3, #0]
 800e74c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800e74e:	7dbb      	ldrb	r3, [r7, #22]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d102      	bne.n	800e75a <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e754:	2304      	movs	r3, #4
 800e756:	75fb      	strb	r3, [r7, #23]
 800e758:	e077      	b.n	800e84a <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6a1b      	ldr	r3, [r3, #32]
 800e75e:	330b      	adds	r3, #11
 800e760:	781b      	ldrb	r3, [r3, #0]
 800e762:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e766:	73fb      	strb	r3, [r7, #15]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	7bfa      	ldrb	r2, [r7, #15]
 800e76c:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e76e:	7dbb      	ldrb	r3, [r7, #22]
 800e770:	2be5      	cmp	r3, #229	@ 0xe5
 800e772:	d00e      	beq.n	800e792 <dir_read+0x80>
 800e774:	7dbb      	ldrb	r3, [r7, #22]
 800e776:	2b2e      	cmp	r3, #46	@ 0x2e
 800e778:	d00b      	beq.n	800e792 <dir_read+0x80>
 800e77a:	7bfb      	ldrb	r3, [r7, #15]
 800e77c:	f023 0320 	bic.w	r3, r3, #32
 800e780:	2b08      	cmp	r3, #8
 800e782:	bf0c      	ite	eq
 800e784:	2301      	moveq	r3, #1
 800e786:	2300      	movne	r3, #0
 800e788:	b2db      	uxtb	r3, r3
 800e78a:	461a      	mov	r2, r3
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	4293      	cmp	r3, r2
 800e790:	d002      	beq.n	800e798 <dir_read+0x86>
				ord = 0xFF;
 800e792:	23ff      	movs	r3, #255	@ 0xff
 800e794:	757b      	strb	r3, [r7, #21]
 800e796:	e044      	b.n	800e822 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800e798:	7bfb      	ldrb	r3, [r7, #15]
 800e79a:	2b0f      	cmp	r3, #15
 800e79c:	d12f      	bne.n	800e7fe <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800e79e:	7dbb      	ldrb	r3, [r7, #22]
 800e7a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d00d      	beq.n	800e7c4 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6a1b      	ldr	r3, [r3, #32]
 800e7ac:	7b5b      	ldrb	r3, [r3, #13]
 800e7ae:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800e7b0:	7dbb      	ldrb	r3, [r7, #22]
 800e7b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7b6:	75bb      	strb	r3, [r7, #22]
 800e7b8:	7dbb      	ldrb	r3, [r7, #22]
 800e7ba:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	695a      	ldr	r2, [r3, #20]
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e7c4:	7dba      	ldrb	r2, [r7, #22]
 800e7c6:	7d7b      	ldrb	r3, [r7, #21]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	d115      	bne.n	800e7f8 <dir_read+0xe6>
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	6a1b      	ldr	r3, [r3, #32]
 800e7d0:	330d      	adds	r3, #13
 800e7d2:	781b      	ldrb	r3, [r3, #0]
 800e7d4:	7d3a      	ldrb	r2, [r7, #20]
 800e7d6:	429a      	cmp	r2, r3
 800e7d8:	d10e      	bne.n	800e7f8 <dir_read+0xe6>
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	68da      	ldr	r2, [r3, #12]
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	6a1b      	ldr	r3, [r3, #32]
 800e7e2:	4619      	mov	r1, r3
 800e7e4:	4610      	mov	r0, r2
 800e7e6:	f7ff fe19 	bl	800e41c <pick_lfn>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d003      	beq.n	800e7f8 <dir_read+0xe6>
 800e7f0:	7d7b      	ldrb	r3, [r7, #21]
 800e7f2:	3b01      	subs	r3, #1
 800e7f4:	b2db      	uxtb	r3, r3
 800e7f6:	e000      	b.n	800e7fa <dir_read+0xe8>
 800e7f8:	23ff      	movs	r3, #255	@ 0xff
 800e7fa:	757b      	strb	r3, [r7, #21]
 800e7fc:	e011      	b.n	800e822 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e7fe:	7d7b      	ldrb	r3, [r7, #21]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d109      	bne.n	800e818 <dir_read+0x106>
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6a1b      	ldr	r3, [r3, #32]
 800e808:	4618      	mov	r0, r3
 800e80a:	f7ff ff61 	bl	800e6d0 <sum_sfn>
 800e80e:	4603      	mov	r3, r0
 800e810:	461a      	mov	r2, r3
 800e812:	7d3b      	ldrb	r3, [r7, #20]
 800e814:	4293      	cmp	r3, r2
 800e816:	d015      	beq.n	800e844 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	f04f 32ff 	mov.w	r2, #4294967295
 800e81e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800e820:	e010      	b.n	800e844 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e822:	2100      	movs	r1, #0
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f7ff fc3d 	bl	800e0a4 <dir_next>
 800e82a:	4603      	mov	r3, r0
 800e82c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e82e:	7dfb      	ldrb	r3, [r7, #23]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d109      	bne.n	800e848 <dir_read+0x136>
	while (dp->sect) {
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	69db      	ldr	r3, [r3, #28]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f47f af79 	bne.w	800e730 <dir_read+0x1e>
 800e83e:	e004      	b.n	800e84a <dir_read+0x138>
		if (res != FR_OK) break;
 800e840:	bf00      	nop
 800e842:	e002      	b.n	800e84a <dir_read+0x138>
					break;
 800e844:	bf00      	nop
 800e846:	e000      	b.n	800e84a <dir_read+0x138>
		if (res != FR_OK) break;
 800e848:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e84a:	7dfb      	ldrb	r3, [r7, #23]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d002      	beq.n	800e856 <dir_read+0x144>
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2200      	movs	r2, #0
 800e854:	61da      	str	r2, [r3, #28]
	return res;
 800e856:	7dfb      	ldrb	r3, [r7, #23]
}
 800e858:	4618      	mov	r0, r3
 800e85a:	3718      	adds	r7, #24
 800e85c:	46bd      	mov	sp, r7
 800e85e:	bd80      	pop	{r7, pc}

0800e860 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b086      	sub	sp, #24
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e86e:	2100      	movs	r1, #0
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f7ff fb9c 	bl	800dfae <dir_sdi>
 800e876:	4603      	mov	r3, r0
 800e878:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e87a:	7dfb      	ldrb	r3, [r7, #23]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d001      	beq.n	800e884 <dir_find+0x24>
 800e880:	7dfb      	ldrb	r3, [r7, #23]
 800e882:	e0a9      	b.n	800e9d8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e884:	23ff      	movs	r3, #255	@ 0xff
 800e886:	753b      	strb	r3, [r7, #20]
 800e888:	7d3b      	ldrb	r3, [r7, #20]
 800e88a:	757b      	strb	r3, [r7, #21]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	f04f 32ff 	mov.w	r2, #4294967295
 800e892:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	69db      	ldr	r3, [r3, #28]
 800e898:	4619      	mov	r1, r3
 800e89a:	6938      	ldr	r0, [r7, #16]
 800e89c:	f7ff f80a 	bl	800d8b4 <move_window>
 800e8a0:	4603      	mov	r3, r0
 800e8a2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e8a4:	7dfb      	ldrb	r3, [r7, #23]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	f040 8090 	bne.w	800e9cc <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6a1b      	ldr	r3, [r3, #32]
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e8b4:	7dbb      	ldrb	r3, [r7, #22]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d102      	bne.n	800e8c0 <dir_find+0x60>
 800e8ba:	2304      	movs	r3, #4
 800e8bc:	75fb      	strb	r3, [r7, #23]
 800e8be:	e08a      	b.n	800e9d6 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	6a1b      	ldr	r3, [r3, #32]
 800e8c4:	330b      	adds	r3, #11
 800e8c6:	781b      	ldrb	r3, [r3, #0]
 800e8c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8cc:	73fb      	strb	r3, [r7, #15]
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	7bfa      	ldrb	r2, [r7, #15]
 800e8d2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e8d4:	7dbb      	ldrb	r3, [r7, #22]
 800e8d6:	2be5      	cmp	r3, #229	@ 0xe5
 800e8d8:	d007      	beq.n	800e8ea <dir_find+0x8a>
 800e8da:	7bfb      	ldrb	r3, [r7, #15]
 800e8dc:	f003 0308 	and.w	r3, r3, #8
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d009      	beq.n	800e8f8 <dir_find+0x98>
 800e8e4:	7bfb      	ldrb	r3, [r7, #15]
 800e8e6:	2b0f      	cmp	r3, #15
 800e8e8:	d006      	beq.n	800e8f8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e8ea:	23ff      	movs	r3, #255	@ 0xff
 800e8ec:	757b      	strb	r3, [r7, #21]
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e8f4:	631a      	str	r2, [r3, #48]	@ 0x30
 800e8f6:	e05e      	b.n	800e9b6 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e8f8:	7bfb      	ldrb	r3, [r7, #15]
 800e8fa:	2b0f      	cmp	r3, #15
 800e8fc:	d136      	bne.n	800e96c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d154      	bne.n	800e9b6 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e90c:	7dbb      	ldrb	r3, [r7, #22]
 800e90e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e912:	2b00      	cmp	r3, #0
 800e914:	d00d      	beq.n	800e932 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6a1b      	ldr	r3, [r3, #32]
 800e91a:	7b5b      	ldrb	r3, [r3, #13]
 800e91c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e91e:	7dbb      	ldrb	r3, [r7, #22]
 800e920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e924:	75bb      	strb	r3, [r7, #22]
 800e926:	7dbb      	ldrb	r3, [r7, #22]
 800e928:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	695a      	ldr	r2, [r3, #20]
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e932:	7dba      	ldrb	r2, [r7, #22]
 800e934:	7d7b      	ldrb	r3, [r7, #21]
 800e936:	429a      	cmp	r2, r3
 800e938:	d115      	bne.n	800e966 <dir_find+0x106>
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	6a1b      	ldr	r3, [r3, #32]
 800e93e:	330d      	adds	r3, #13
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	7d3a      	ldrb	r2, [r7, #20]
 800e944:	429a      	cmp	r2, r3
 800e946:	d10e      	bne.n	800e966 <dir_find+0x106>
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	68da      	ldr	r2, [r3, #12]
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	6a1b      	ldr	r3, [r3, #32]
 800e950:	4619      	mov	r1, r3
 800e952:	4610      	mov	r0, r2
 800e954:	f7ff fcf2 	bl	800e33c <cmp_lfn>
 800e958:	4603      	mov	r3, r0
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d003      	beq.n	800e966 <dir_find+0x106>
 800e95e:	7d7b      	ldrb	r3, [r7, #21]
 800e960:	3b01      	subs	r3, #1
 800e962:	b2db      	uxtb	r3, r3
 800e964:	e000      	b.n	800e968 <dir_find+0x108>
 800e966:	23ff      	movs	r3, #255	@ 0xff
 800e968:	757b      	strb	r3, [r7, #21]
 800e96a:	e024      	b.n	800e9b6 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e96c:	7d7b      	ldrb	r3, [r7, #21]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d109      	bne.n	800e986 <dir_find+0x126>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6a1b      	ldr	r3, [r3, #32]
 800e976:	4618      	mov	r0, r3
 800e978:	f7ff feaa 	bl	800e6d0 <sum_sfn>
 800e97c:	4603      	mov	r3, r0
 800e97e:	461a      	mov	r2, r3
 800e980:	7d3b      	ldrb	r3, [r7, #20]
 800e982:	4293      	cmp	r3, r2
 800e984:	d024      	beq.n	800e9d0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e98c:	f003 0301 	and.w	r3, r3, #1
 800e990:	2b00      	cmp	r3, #0
 800e992:	d10a      	bne.n	800e9aa <dir_find+0x14a>
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6a18      	ldr	r0, [r3, #32]
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	3324      	adds	r3, #36	@ 0x24
 800e99c:	220b      	movs	r2, #11
 800e99e:	4619      	mov	r1, r3
 800e9a0:	f7fe fd95 	bl	800d4ce <mem_cmp>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d014      	beq.n	800e9d4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e9aa:	23ff      	movs	r3, #255	@ 0xff
 800e9ac:	757b      	strb	r3, [r7, #21]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e9b4:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e9b6:	2100      	movs	r1, #0
 800e9b8:	6878      	ldr	r0, [r7, #4]
 800e9ba:	f7ff fb73 	bl	800e0a4 <dir_next>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e9c2:	7dfb      	ldrb	r3, [r7, #23]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	f43f af65 	beq.w	800e894 <dir_find+0x34>
 800e9ca:	e004      	b.n	800e9d6 <dir_find+0x176>
		if (res != FR_OK) break;
 800e9cc:	bf00      	nop
 800e9ce:	e002      	b.n	800e9d6 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e9d0:	bf00      	nop
 800e9d2:	e000      	b.n	800e9d6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e9d4:	bf00      	nop

	return res;
 800e9d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9d8:	4618      	mov	r0, r3
 800e9da:	3718      	adds	r7, #24
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	bd80      	pop	{r7, pc}

0800e9e0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b08c      	sub	sp, #48	@ 0x30
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e9f4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d001      	beq.n	800ea00 <dir_register+0x20>
 800e9fc:	2306      	movs	r3, #6
 800e9fe:	e0e0      	b.n	800ebc2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ea00:	2300      	movs	r3, #0
 800ea02:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea04:	e002      	b.n	800ea0c <dir_register+0x2c>
 800ea06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea08:	3301      	adds	r3, #1
 800ea0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea0c:	69fb      	ldr	r3, [r7, #28]
 800ea0e:	68da      	ldr	r2, [r3, #12]
 800ea10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea12:	005b      	lsls	r3, r3, #1
 800ea14:	4413      	add	r3, r2
 800ea16:	881b      	ldrh	r3, [r3, #0]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d1f4      	bne.n	800ea06 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800ea22:	f107 030c 	add.w	r3, r7, #12
 800ea26:	220c      	movs	r2, #12
 800ea28:	4618      	mov	r0, r3
 800ea2a:	f7fe fd14 	bl	800d456 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ea2e:	7dfb      	ldrb	r3, [r7, #23]
 800ea30:	f003 0301 	and.w	r3, r3, #1
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d032      	beq.n	800ea9e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2240      	movs	r2, #64	@ 0x40
 800ea3c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800ea40:	2301      	movs	r3, #1
 800ea42:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea44:	e016      	b.n	800ea74 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800ea4c:	69fb      	ldr	r3, [r7, #28]
 800ea4e:	68da      	ldr	r2, [r3, #12]
 800ea50:	f107 010c 	add.w	r1, r7, #12
 800ea54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea56:	f7ff fdad 	bl	800e5b4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f7ff ff00 	bl	800e860 <dir_find>
 800ea60:	4603      	mov	r3, r0
 800ea62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800ea66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d106      	bne.n	800ea7c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ea6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea70:	3301      	adds	r3, #1
 800ea72:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea76:	2b63      	cmp	r3, #99	@ 0x63
 800ea78:	d9e5      	bls.n	800ea46 <dir_register+0x66>
 800ea7a:	e000      	b.n	800ea7e <dir_register+0x9e>
			if (res != FR_OK) break;
 800ea7c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ea7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea80:	2b64      	cmp	r3, #100	@ 0x64
 800ea82:	d101      	bne.n	800ea88 <dir_register+0xa8>
 800ea84:	2307      	movs	r3, #7
 800ea86:	e09c      	b.n	800ebc2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ea88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ea8c:	2b04      	cmp	r3, #4
 800ea8e:	d002      	beq.n	800ea96 <dir_register+0xb6>
 800ea90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ea94:	e095      	b.n	800ebc2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ea96:	7dfa      	ldrb	r2, [r7, #23]
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ea9e:	7dfb      	ldrb	r3, [r7, #23]
 800eaa0:	f003 0302 	and.w	r3, r3, #2
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d007      	beq.n	800eab8 <dir_register+0xd8>
 800eaa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaaa:	330c      	adds	r3, #12
 800eaac:	4a47      	ldr	r2, [pc, #284]	@ (800ebcc <dir_register+0x1ec>)
 800eaae:	fba2 2303 	umull	r2, r3, r2, r3
 800eab2:	089b      	lsrs	r3, r3, #2
 800eab4:	3301      	adds	r3, #1
 800eab6:	e000      	b.n	800eaba <dir_register+0xda>
 800eab8:	2301      	movs	r3, #1
 800eaba:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800eabc:	6a39      	ldr	r1, [r7, #32]
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f7ff fbb5 	bl	800e22e <dir_alloc>
 800eac4:	4603      	mov	r3, r0
 800eac6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800eaca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d148      	bne.n	800eb64 <dir_register+0x184>
 800ead2:	6a3b      	ldr	r3, [r7, #32]
 800ead4:	3b01      	subs	r3, #1
 800ead6:	623b      	str	r3, [r7, #32]
 800ead8:	6a3b      	ldr	r3, [r7, #32]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d042      	beq.n	800eb64 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	695a      	ldr	r2, [r3, #20]
 800eae2:	6a3b      	ldr	r3, [r7, #32]
 800eae4:	015b      	lsls	r3, r3, #5
 800eae6:	1ad3      	subs	r3, r2, r3
 800eae8:	4619      	mov	r1, r3
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f7ff fa5f 	bl	800dfae <dir_sdi>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800eaf6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d132      	bne.n	800eb64 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	3324      	adds	r3, #36	@ 0x24
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7ff fde4 	bl	800e6d0 <sum_sfn>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	69db      	ldr	r3, [r3, #28]
 800eb10:	4619      	mov	r1, r3
 800eb12:	69f8      	ldr	r0, [r7, #28]
 800eb14:	f7fe fece 	bl	800d8b4 <move_window>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800eb1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d11d      	bne.n	800eb62 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800eb26:	69fb      	ldr	r3, [r7, #28]
 800eb28:	68d8      	ldr	r0, [r3, #12]
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	6a19      	ldr	r1, [r3, #32]
 800eb2e:	6a3b      	ldr	r3, [r7, #32]
 800eb30:	b2da      	uxtb	r2, r3
 800eb32:	7efb      	ldrb	r3, [r7, #27]
 800eb34:	f7ff fcd6 	bl	800e4e4 <put_lfn>
				fs->wflag = 1;
 800eb38:	69fb      	ldr	r3, [r7, #28]
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800eb3e:	2100      	movs	r1, #0
 800eb40:	6878      	ldr	r0, [r7, #4]
 800eb42:	f7ff faaf 	bl	800e0a4 <dir_next>
 800eb46:	4603      	mov	r3, r0
 800eb48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800eb4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d107      	bne.n	800eb64 <dir_register+0x184>
 800eb54:	6a3b      	ldr	r3, [r7, #32]
 800eb56:	3b01      	subs	r3, #1
 800eb58:	623b      	str	r3, [r7, #32]
 800eb5a:	6a3b      	ldr	r3, [r7, #32]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d1d5      	bne.n	800eb0c <dir_register+0x12c>
 800eb60:	e000      	b.n	800eb64 <dir_register+0x184>
				if (res != FR_OK) break;
 800eb62:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800eb64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d128      	bne.n	800ebbe <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	69db      	ldr	r3, [r3, #28]
 800eb70:	4619      	mov	r1, r3
 800eb72:	69f8      	ldr	r0, [r7, #28]
 800eb74:	f7fe fe9e 	bl	800d8b4 <move_window>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800eb7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d11b      	bne.n	800ebbe <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	6a1b      	ldr	r3, [r3, #32]
 800eb8a:	2220      	movs	r2, #32
 800eb8c:	2100      	movs	r1, #0
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f7fe fc82 	bl	800d498 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6a18      	ldr	r0, [r3, #32]
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	3324      	adds	r3, #36	@ 0x24
 800eb9c:	220b      	movs	r2, #11
 800eb9e:	4619      	mov	r1, r3
 800eba0:	f7fe fc59 	bl	800d456 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	6a1b      	ldr	r3, [r3, #32]
 800ebae:	330c      	adds	r3, #12
 800ebb0:	f002 0218 	and.w	r2, r2, #24
 800ebb4:	b2d2      	uxtb	r2, r2
 800ebb6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800ebb8:	69fb      	ldr	r3, [r7, #28]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ebbe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	3730      	adds	r7, #48	@ 0x30
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	bd80      	pop	{r7, pc}
 800ebca:	bf00      	nop
 800ebcc:	4ec4ec4f 	.word	0x4ec4ec4f

0800ebd0 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b086      	sub	sp, #24
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	695b      	ldr	r3, [r3, #20]
 800ebe2:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebec:	d007      	beq.n	800ebfe <dir_remove+0x2e>
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebf2:	4619      	mov	r1, r3
 800ebf4:	6878      	ldr	r0, [r7, #4]
 800ebf6:	f7ff f9da 	bl	800dfae <dir_sdi>
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	e000      	b.n	800ec00 <dir_remove+0x30>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ec02:	7dfb      	ldrb	r3, [r7, #23]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d128      	bne.n	800ec5a <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	69db      	ldr	r3, [r3, #28]
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	6938      	ldr	r0, [r7, #16]
 800ec10:	f7fe fe50 	bl	800d8b4 <move_window>
 800ec14:	4603      	mov	r3, r0
 800ec16:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ec18:	7dfb      	ldrb	r3, [r7, #23]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d115      	bne.n	800ec4a <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6a1b      	ldr	r3, [r3, #32]
 800ec22:	22e5      	movs	r2, #229	@ 0xe5
 800ec24:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800ec26:	693b      	ldr	r3, [r7, #16]
 800ec28:	2201      	movs	r2, #1
 800ec2a:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	695b      	ldr	r3, [r3, #20]
 800ec30:	68fa      	ldr	r2, [r7, #12]
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d90b      	bls.n	800ec4e <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800ec36:	2100      	movs	r1, #0
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f7ff fa33 	bl	800e0a4 <dir_next>
 800ec3e:	4603      	mov	r3, r0
 800ec40:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800ec42:	7dfb      	ldrb	r3, [r7, #23]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d0df      	beq.n	800ec08 <dir_remove+0x38>
 800ec48:	e002      	b.n	800ec50 <dir_remove+0x80>
			if (res != FR_OK) break;
 800ec4a:	bf00      	nop
 800ec4c:	e000      	b.n	800ec50 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800ec4e:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800ec50:	7dfb      	ldrb	r3, [r7, #23]
 800ec52:	2b04      	cmp	r3, #4
 800ec54:	d101      	bne.n	800ec5a <dir_remove+0x8a>
 800ec56:	2302      	movs	r3, #2
 800ec58:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800ec5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	3718      	adds	r7, #24
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b088      	sub	sp, #32
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
 800ec6c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	2200      	movs	r2, #0
 800ec78:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	69db      	ldr	r3, [r3, #28]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	f000 80ca 	beq.w	800ee18 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec8c:	d032      	beq.n	800ecf4 <get_fileinfo+0x90>
			i = j = 0;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	61bb      	str	r3, [r7, #24]
 800ec92:	69bb      	ldr	r3, [r7, #24]
 800ec94:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ec96:	e01b      	b.n	800ecd0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800ec98:	89fb      	ldrh	r3, [r7, #14]
 800ec9a:	2100      	movs	r1, #0
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f002 fa59 	bl	8011154 <ff_convert>
 800eca2:	4603      	mov	r3, r0
 800eca4:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800eca6:	89fb      	ldrh	r3, [r7, #14]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d102      	bne.n	800ecb2 <get_fileinfo+0x4e>
 800ecac:	2300      	movs	r3, #0
 800ecae:	61fb      	str	r3, [r7, #28]
 800ecb0:	e01a      	b.n	800ece8 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800ecb2:	69fb      	ldr	r3, [r7, #28]
 800ecb4:	2bfe      	cmp	r3, #254	@ 0xfe
 800ecb6:	d902      	bls.n	800ecbe <get_fileinfo+0x5a>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	61fb      	str	r3, [r7, #28]
 800ecbc:	e014      	b.n	800ece8 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800ecbe:	69fb      	ldr	r3, [r7, #28]
 800ecc0:	1c5a      	adds	r2, r3, #1
 800ecc2:	61fa      	str	r2, [r7, #28]
 800ecc4:	89fa      	ldrh	r2, [r7, #14]
 800ecc6:	b2d1      	uxtb	r1, r2
 800ecc8:	683a      	ldr	r2, [r7, #0]
 800ecca:	4413      	add	r3, r2
 800eccc:	460a      	mov	r2, r1
 800ecce:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ecd0:	693b      	ldr	r3, [r7, #16]
 800ecd2:	68da      	ldr	r2, [r3, #12]
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	1c59      	adds	r1, r3, #1
 800ecd8:	61b9      	str	r1, [r7, #24]
 800ecda:	005b      	lsls	r3, r3, #1
 800ecdc:	4413      	add	r3, r2
 800ecde:	881b      	ldrh	r3, [r3, #0]
 800ece0:	81fb      	strh	r3, [r7, #14]
 800ece2:	89fb      	ldrh	r3, [r7, #14]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d1d7      	bne.n	800ec98 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800ece8:	683a      	ldr	r2, [r7, #0]
 800ecea:	69fb      	ldr	r3, [r7, #28]
 800ecec:	4413      	add	r3, r2
 800ecee:	3316      	adds	r3, #22
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	61bb      	str	r3, [r7, #24]
 800ecf8:	69bb      	ldr	r3, [r7, #24]
 800ecfa:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800ecfc:	683a      	ldr	r2, [r7, #0]
 800ecfe:	69fb      	ldr	r3, [r7, #28]
 800ed00:	4413      	add	r3, r2
 800ed02:	3316      	adds	r3, #22
 800ed04:	781b      	ldrb	r3, [r3, #0]
 800ed06:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800ed08:	e04d      	b.n	800eda6 <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6a1a      	ldr	r2, [r3, #32]
 800ed0e:	69fb      	ldr	r3, [r7, #28]
 800ed10:	1c59      	adds	r1, r3, #1
 800ed12:	61f9      	str	r1, [r7, #28]
 800ed14:	4413      	add	r3, r2
 800ed16:	781b      	ldrb	r3, [r3, #0]
 800ed18:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800ed1a:	7dfb      	ldrb	r3, [r7, #23]
 800ed1c:	2b20      	cmp	r3, #32
 800ed1e:	d041      	beq.n	800eda4 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800ed20:	7dfb      	ldrb	r3, [r7, #23]
 800ed22:	2b05      	cmp	r3, #5
 800ed24:	d101      	bne.n	800ed2a <get_fileinfo+0xc6>
 800ed26:	23e5      	movs	r3, #229	@ 0xe5
 800ed28:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800ed2a:	69fb      	ldr	r3, [r7, #28]
 800ed2c:	2b09      	cmp	r3, #9
 800ed2e:	d10f      	bne.n	800ed50 <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800ed30:	89bb      	ldrh	r3, [r7, #12]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d105      	bne.n	800ed42 <get_fileinfo+0xde>
 800ed36:	683a      	ldr	r2, [r7, #0]
 800ed38:	69bb      	ldr	r3, [r7, #24]
 800ed3a:	4413      	add	r3, r2
 800ed3c:	3316      	adds	r3, #22
 800ed3e:	222e      	movs	r2, #46	@ 0x2e
 800ed40:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800ed42:	69bb      	ldr	r3, [r7, #24]
 800ed44:	1c5a      	adds	r2, r3, #1
 800ed46:	61ba      	str	r2, [r7, #24]
 800ed48:	683a      	ldr	r2, [r7, #0]
 800ed4a:	4413      	add	r3, r2
 800ed4c:	222e      	movs	r2, #46	@ 0x2e
 800ed4e:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800ed50:	683a      	ldr	r2, [r7, #0]
 800ed52:	69bb      	ldr	r3, [r7, #24]
 800ed54:	4413      	add	r3, r2
 800ed56:	3309      	adds	r3, #9
 800ed58:	7dfa      	ldrb	r2, [r7, #23]
 800ed5a:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800ed5c:	89bb      	ldrh	r3, [r7, #12]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d11c      	bne.n	800ed9c <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800ed62:	7dfb      	ldrb	r3, [r7, #23]
 800ed64:	2b40      	cmp	r3, #64	@ 0x40
 800ed66:	d913      	bls.n	800ed90 <get_fileinfo+0x12c>
 800ed68:	7dfb      	ldrb	r3, [r7, #23]
 800ed6a:	2b5a      	cmp	r3, #90	@ 0x5a
 800ed6c:	d810      	bhi.n	800ed90 <get_fileinfo+0x12c>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6a1b      	ldr	r3, [r3, #32]
 800ed72:	330c      	adds	r3, #12
 800ed74:	781b      	ldrb	r3, [r3, #0]
 800ed76:	461a      	mov	r2, r3
 800ed78:	69fb      	ldr	r3, [r7, #28]
 800ed7a:	2b08      	cmp	r3, #8
 800ed7c:	d901      	bls.n	800ed82 <get_fileinfo+0x11e>
 800ed7e:	2310      	movs	r3, #16
 800ed80:	e000      	b.n	800ed84 <get_fileinfo+0x120>
 800ed82:	2308      	movs	r3, #8
 800ed84:	4013      	ands	r3, r2
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d002      	beq.n	800ed90 <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800ed8a:	7dfb      	ldrb	r3, [r7, #23]
 800ed8c:	3320      	adds	r3, #32
 800ed8e:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800ed90:	683a      	ldr	r2, [r7, #0]
 800ed92:	69bb      	ldr	r3, [r7, #24]
 800ed94:	4413      	add	r3, r2
 800ed96:	3316      	adds	r3, #22
 800ed98:	7dfa      	ldrb	r2, [r7, #23]
 800ed9a:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800ed9c:	69bb      	ldr	r3, [r7, #24]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	61bb      	str	r3, [r7, #24]
 800eda2:	e000      	b.n	800eda6 <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800eda4:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800eda6:	69fb      	ldr	r3, [r7, #28]
 800eda8:	2b0a      	cmp	r3, #10
 800edaa:	d9ae      	bls.n	800ed0a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800edac:	89bb      	ldrh	r3, [r7, #12]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d10d      	bne.n	800edce <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800edb2:	683a      	ldr	r2, [r7, #0]
 800edb4:	69bb      	ldr	r3, [r7, #24]
 800edb6:	4413      	add	r3, r2
 800edb8:	3316      	adds	r3, #22
 800edba:	2200      	movs	r2, #0
 800edbc:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6a1b      	ldr	r3, [r3, #32]
 800edc2:	330c      	adds	r3, #12
 800edc4:	781b      	ldrb	r3, [r3, #0]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d101      	bne.n	800edce <get_fileinfo+0x16a>
 800edca:	2300      	movs	r3, #0
 800edcc:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800edce:	683a      	ldr	r2, [r7, #0]
 800edd0:	69bb      	ldr	r3, [r7, #24]
 800edd2:	4413      	add	r3, r2
 800edd4:	3309      	adds	r3, #9
 800edd6:	2200      	movs	r2, #0
 800edd8:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6a1b      	ldr	r3, [r3, #32]
 800edde:	7ada      	ldrb	r2, [r3, #11]
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	6a1b      	ldr	r3, [r3, #32]
 800ede8:	331c      	adds	r3, #28
 800edea:	4618      	mov	r0, r3
 800edec:	f7fe fac9 	bl	800d382 <ld_dword>
 800edf0:	4602      	mov	r2, r0
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	6a1b      	ldr	r3, [r3, #32]
 800edfa:	3316      	adds	r3, #22
 800edfc:	4618      	mov	r0, r3
 800edfe:	f7fe fac0 	bl	800d382 <ld_dword>
 800ee02:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800ee04:	68bb      	ldr	r3, [r7, #8]
 800ee06:	b29a      	uxth	r2, r3
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	80da      	strh	r2, [r3, #6]
 800ee0c:	68bb      	ldr	r3, [r7, #8]
 800ee0e:	0c1b      	lsrs	r3, r3, #16
 800ee10:	b29a      	uxth	r2, r3
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	809a      	strh	r2, [r3, #4]
 800ee16:	e000      	b.n	800ee1a <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ee18:	bf00      	nop
}
 800ee1a:	3720      	adds	r7, #32
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	bd80      	pop	{r7, pc}

0800ee20 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b08a      	sub	sp, #40	@ 0x28
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
 800ee28:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	613b      	str	r3, [r7, #16]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	68db      	ldr	r3, [r3, #12]
 800ee36:	60fb      	str	r3, [r7, #12]
 800ee38:	2300      	movs	r3, #0
 800ee3a:	617b      	str	r3, [r7, #20]
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800ee40:	69bb      	ldr	r3, [r7, #24]
 800ee42:	1c5a      	adds	r2, r3, #1
 800ee44:	61ba      	str	r2, [r7, #24]
 800ee46:	693a      	ldr	r2, [r7, #16]
 800ee48:	4413      	add	r3, r2
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800ee4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ee50:	2b1f      	cmp	r3, #31
 800ee52:	d940      	bls.n	800eed6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800ee54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ee56:	2b2f      	cmp	r3, #47	@ 0x2f
 800ee58:	d006      	beq.n	800ee68 <create_name+0x48>
 800ee5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ee5c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ee5e:	d110      	bne.n	800ee82 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ee60:	e002      	b.n	800ee68 <create_name+0x48>
 800ee62:	69bb      	ldr	r3, [r7, #24]
 800ee64:	3301      	adds	r3, #1
 800ee66:	61bb      	str	r3, [r7, #24]
 800ee68:	693a      	ldr	r2, [r7, #16]
 800ee6a:	69bb      	ldr	r3, [r7, #24]
 800ee6c:	4413      	add	r3, r2
 800ee6e:	781b      	ldrb	r3, [r3, #0]
 800ee70:	2b2f      	cmp	r3, #47	@ 0x2f
 800ee72:	d0f6      	beq.n	800ee62 <create_name+0x42>
 800ee74:	693a      	ldr	r2, [r7, #16]
 800ee76:	69bb      	ldr	r3, [r7, #24]
 800ee78:	4413      	add	r3, r2
 800ee7a:	781b      	ldrb	r3, [r3, #0]
 800ee7c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ee7e:	d0f0      	beq.n	800ee62 <create_name+0x42>
			break;
 800ee80:	e02a      	b.n	800eed8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	2bfe      	cmp	r3, #254	@ 0xfe
 800ee86:	d901      	bls.n	800ee8c <create_name+0x6c>
 800ee88:	2306      	movs	r3, #6
 800ee8a:	e17d      	b.n	800f188 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800ee8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800ee92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ee94:	2101      	movs	r1, #1
 800ee96:	4618      	mov	r0, r3
 800ee98:	f002 f95c 	bl	8011154 <ff_convert>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800eea0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d101      	bne.n	800eeaa <create_name+0x8a>
 800eea6:	2306      	movs	r3, #6
 800eea8:	e16e      	b.n	800f188 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800eeaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eeac:	2b7f      	cmp	r3, #127	@ 0x7f
 800eeae:	d809      	bhi.n	800eec4 <create_name+0xa4>
 800eeb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	488d      	ldr	r0, [pc, #564]	@ (800f0ec <create_name+0x2cc>)
 800eeb6:	f7fe fb31 	bl	800d51c <chk_chr>
 800eeba:	4603      	mov	r3, r0
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d001      	beq.n	800eec4 <create_name+0xa4>
 800eec0:	2306      	movs	r3, #6
 800eec2:	e161      	b.n	800f188 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800eec4:	697b      	ldr	r3, [r7, #20]
 800eec6:	1c5a      	adds	r2, r3, #1
 800eec8:	617a      	str	r2, [r7, #20]
 800eeca:	005b      	lsls	r3, r3, #1
 800eecc:	68fa      	ldr	r2, [r7, #12]
 800eece:	4413      	add	r3, r2
 800eed0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800eed2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800eed4:	e7b4      	b.n	800ee40 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800eed6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800eed8:	693a      	ldr	r2, [r7, #16]
 800eeda:	69bb      	ldr	r3, [r7, #24]
 800eedc:	441a      	add	r2, r3
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800eee2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eee4:	2b1f      	cmp	r3, #31
 800eee6:	d801      	bhi.n	800eeec <create_name+0xcc>
 800eee8:	2304      	movs	r3, #4
 800eeea:	e000      	b.n	800eeee <create_name+0xce>
 800eeec:	2300      	movs	r3, #0
 800eeee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800eef2:	e011      	b.n	800ef18 <create_name+0xf8>
		w = lfn[di - 1];
 800eef4:	697a      	ldr	r2, [r7, #20]
 800eef6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800eefa:	4413      	add	r3, r2
 800eefc:	005b      	lsls	r3, r3, #1
 800eefe:	68fa      	ldr	r2, [r7, #12]
 800ef00:	4413      	add	r3, r2
 800ef02:	881b      	ldrh	r3, [r3, #0]
 800ef04:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800ef06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ef08:	2b20      	cmp	r3, #32
 800ef0a:	d002      	beq.n	800ef12 <create_name+0xf2>
 800ef0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ef0e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef10:	d106      	bne.n	800ef20 <create_name+0x100>
		di--;
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	3b01      	subs	r3, #1
 800ef16:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d1ea      	bne.n	800eef4 <create_name+0xd4>
 800ef1e:	e000      	b.n	800ef22 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ef20:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	005b      	lsls	r3, r3, #1
 800ef26:	68fa      	ldr	r2, [r7, #12]
 800ef28:	4413      	add	r3, r2
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d101      	bne.n	800ef38 <create_name+0x118>
 800ef34:	2306      	movs	r3, #6
 800ef36:	e127      	b.n	800f188 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	3324      	adds	r3, #36	@ 0x24
 800ef3c:	220b      	movs	r2, #11
 800ef3e:	2120      	movs	r1, #32
 800ef40:	4618      	mov	r0, r3
 800ef42:	f7fe faa9 	bl	800d498 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800ef46:	2300      	movs	r3, #0
 800ef48:	61bb      	str	r3, [r7, #24]
 800ef4a:	e002      	b.n	800ef52 <create_name+0x132>
 800ef4c:	69bb      	ldr	r3, [r7, #24]
 800ef4e:	3301      	adds	r3, #1
 800ef50:	61bb      	str	r3, [r7, #24]
 800ef52:	69bb      	ldr	r3, [r7, #24]
 800ef54:	005b      	lsls	r3, r3, #1
 800ef56:	68fa      	ldr	r2, [r7, #12]
 800ef58:	4413      	add	r3, r2
 800ef5a:	881b      	ldrh	r3, [r3, #0]
 800ef5c:	2b20      	cmp	r3, #32
 800ef5e:	d0f5      	beq.n	800ef4c <create_name+0x12c>
 800ef60:	69bb      	ldr	r3, [r7, #24]
 800ef62:	005b      	lsls	r3, r3, #1
 800ef64:	68fa      	ldr	r2, [r7, #12]
 800ef66:	4413      	add	r3, r2
 800ef68:	881b      	ldrh	r3, [r3, #0]
 800ef6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef6c:	d0ee      	beq.n	800ef4c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800ef6e:	69bb      	ldr	r3, [r7, #24]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d009      	beq.n	800ef88 <create_name+0x168>
 800ef74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ef78:	f043 0303 	orr.w	r3, r3, #3
 800ef7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800ef80:	e002      	b.n	800ef88 <create_name+0x168>
 800ef82:	697b      	ldr	r3, [r7, #20]
 800ef84:	3b01      	subs	r3, #1
 800ef86:	617b      	str	r3, [r7, #20]
 800ef88:	697b      	ldr	r3, [r7, #20]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d009      	beq.n	800efa2 <create_name+0x182>
 800ef8e:	697a      	ldr	r2, [r7, #20]
 800ef90:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ef94:	4413      	add	r3, r2
 800ef96:	005b      	lsls	r3, r3, #1
 800ef98:	68fa      	ldr	r2, [r7, #12]
 800ef9a:	4413      	add	r3, r2
 800ef9c:	881b      	ldrh	r3, [r3, #0]
 800ef9e:	2b2e      	cmp	r3, #46	@ 0x2e
 800efa0:	d1ef      	bne.n	800ef82 <create_name+0x162>

	i = b = 0; ni = 8;
 800efa2:	2300      	movs	r3, #0
 800efa4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800efa8:	2300      	movs	r3, #0
 800efaa:	623b      	str	r3, [r7, #32]
 800efac:	2308      	movs	r3, #8
 800efae:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800efb0:	69bb      	ldr	r3, [r7, #24]
 800efb2:	1c5a      	adds	r2, r3, #1
 800efb4:	61ba      	str	r2, [r7, #24]
 800efb6:	005b      	lsls	r3, r3, #1
 800efb8:	68fa      	ldr	r2, [r7, #12]
 800efba:	4413      	add	r3, r2
 800efbc:	881b      	ldrh	r3, [r3, #0]
 800efbe:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800efc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	f000 8090 	beq.w	800f0e8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800efc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800efca:	2b20      	cmp	r3, #32
 800efcc:	d006      	beq.n	800efdc <create_name+0x1bc>
 800efce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800efd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800efd2:	d10a      	bne.n	800efea <create_name+0x1ca>
 800efd4:	69ba      	ldr	r2, [r7, #24]
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	429a      	cmp	r2, r3
 800efda:	d006      	beq.n	800efea <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800efdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800efe0:	f043 0303 	orr.w	r3, r3, #3
 800efe4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800efe8:	e07d      	b.n	800f0e6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800efea:	6a3a      	ldr	r2, [r7, #32]
 800efec:	69fb      	ldr	r3, [r7, #28]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d203      	bcs.n	800effa <create_name+0x1da>
 800eff2:	69ba      	ldr	r2, [r7, #24]
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d123      	bne.n	800f042 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800effa:	69fb      	ldr	r3, [r7, #28]
 800effc:	2b0b      	cmp	r3, #11
 800effe:	d106      	bne.n	800f00e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800f000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f004:	f043 0303 	orr.w	r3, r3, #3
 800f008:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f00c:	e075      	b.n	800f0fa <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f00e:	69ba      	ldr	r2, [r7, #24]
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	429a      	cmp	r2, r3
 800f014:	d005      	beq.n	800f022 <create_name+0x202>
 800f016:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f01a:	f043 0303 	orr.w	r3, r3, #3
 800f01e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800f022:	69ba      	ldr	r2, [r7, #24]
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	429a      	cmp	r2, r3
 800f028:	d866      	bhi.n	800f0f8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f02a:	697b      	ldr	r3, [r7, #20]
 800f02c:	61bb      	str	r3, [r7, #24]
 800f02e:	2308      	movs	r3, #8
 800f030:	623b      	str	r3, [r7, #32]
 800f032:	230b      	movs	r3, #11
 800f034:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f036:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f03a:	009b      	lsls	r3, r3, #2
 800f03c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f040:	e051      	b.n	800f0e6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f042:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f044:	2b7f      	cmp	r3, #127	@ 0x7f
 800f046:	d914      	bls.n	800f072 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f048:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f04a:	2100      	movs	r1, #0
 800f04c:	4618      	mov	r0, r3
 800f04e:	f002 f881 	bl	8011154 <ff_convert>
 800f052:	4603      	mov	r3, r0
 800f054:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f056:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d004      	beq.n	800f066 <create_name+0x246>
 800f05c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f05e:	3b80      	subs	r3, #128	@ 0x80
 800f060:	4a23      	ldr	r2, [pc, #140]	@ (800f0f0 <create_name+0x2d0>)
 800f062:	5cd3      	ldrb	r3, [r2, r3]
 800f064:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f066:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f06a:	f043 0302 	orr.w	r3, r3, #2
 800f06e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f072:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f074:	2b00      	cmp	r3, #0
 800f076:	d007      	beq.n	800f088 <create_name+0x268>
 800f078:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f07a:	4619      	mov	r1, r3
 800f07c:	481d      	ldr	r0, [pc, #116]	@ (800f0f4 <create_name+0x2d4>)
 800f07e:	f7fe fa4d 	bl	800d51c <chk_chr>
 800f082:	4603      	mov	r3, r0
 800f084:	2b00      	cmp	r3, #0
 800f086:	d008      	beq.n	800f09a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f088:	235f      	movs	r3, #95	@ 0x5f
 800f08a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f08c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f090:	f043 0303 	orr.w	r3, r3, #3
 800f094:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f098:	e01b      	b.n	800f0d2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f09a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f09c:	2b40      	cmp	r3, #64	@ 0x40
 800f09e:	d909      	bls.n	800f0b4 <create_name+0x294>
 800f0a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0a2:	2b5a      	cmp	r3, #90	@ 0x5a
 800f0a4:	d806      	bhi.n	800f0b4 <create_name+0x294>
					b |= 2;
 800f0a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f0aa:	f043 0302 	orr.w	r3, r3, #2
 800f0ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f0b2:	e00e      	b.n	800f0d2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f0b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0b6:	2b60      	cmp	r3, #96	@ 0x60
 800f0b8:	d90b      	bls.n	800f0d2 <create_name+0x2b2>
 800f0ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0bc:	2b7a      	cmp	r3, #122	@ 0x7a
 800f0be:	d808      	bhi.n	800f0d2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f0c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f0c4:	f043 0301 	orr.w	r3, r3, #1
 800f0c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f0cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0ce:	3b20      	subs	r3, #32
 800f0d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f0d2:	6a3b      	ldr	r3, [r7, #32]
 800f0d4:	1c5a      	adds	r2, r3, #1
 800f0d6:	623a      	str	r2, [r7, #32]
 800f0d8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f0da:	b2d1      	uxtb	r1, r2
 800f0dc:	687a      	ldr	r2, [r7, #4]
 800f0de:	4413      	add	r3, r2
 800f0e0:	460a      	mov	r2, r1
 800f0e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f0e6:	e763      	b.n	800efb0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f0e8:	bf00      	nop
 800f0ea:	e006      	b.n	800f0fa <create_name+0x2da>
 800f0ec:	08012c68 	.word	0x08012c68
 800f0f0:	08012cd4 	.word	0x08012cd4
 800f0f4:	08012c74 	.word	0x08012c74
			if (si > di) break;			/* No extension */
 800f0f8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f100:	2be5      	cmp	r3, #229	@ 0xe5
 800f102:	d103      	bne.n	800f10c <create_name+0x2ec>
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2205      	movs	r2, #5
 800f108:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800f10c:	69fb      	ldr	r3, [r7, #28]
 800f10e:	2b08      	cmp	r3, #8
 800f110:	d104      	bne.n	800f11c <create_name+0x2fc>
 800f112:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f116:	009b      	lsls	r3, r3, #2
 800f118:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f11c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f120:	f003 030c 	and.w	r3, r3, #12
 800f124:	2b0c      	cmp	r3, #12
 800f126:	d005      	beq.n	800f134 <create_name+0x314>
 800f128:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f12c:	f003 0303 	and.w	r3, r3, #3
 800f130:	2b03      	cmp	r3, #3
 800f132:	d105      	bne.n	800f140 <create_name+0x320>
 800f134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f138:	f043 0302 	orr.w	r3, r3, #2
 800f13c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f144:	f003 0302 	and.w	r3, r3, #2
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d117      	bne.n	800f17c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f14c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f150:	f003 0303 	and.w	r3, r3, #3
 800f154:	2b01      	cmp	r3, #1
 800f156:	d105      	bne.n	800f164 <create_name+0x344>
 800f158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f15c:	f043 0310 	orr.w	r3, r3, #16
 800f160:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f164:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f168:	f003 030c 	and.w	r3, r3, #12
 800f16c:	2b04      	cmp	r3, #4
 800f16e:	d105      	bne.n	800f17c <create_name+0x35c>
 800f170:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f174:	f043 0308 	orr.w	r3, r3, #8
 800f178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800f182:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800f186:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f188:	4618      	mov	r0, r3
 800f18a:	3728      	adds	r7, #40	@ 0x28
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b086      	sub	sp, #24
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f19e:	693b      	ldr	r3, [r7, #16]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f1a4:	e002      	b.n	800f1ac <follow_path+0x1c>
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	603b      	str	r3, [r7, #0]
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	2b2f      	cmp	r3, #47	@ 0x2f
 800f1b2:	d0f8      	beq.n	800f1a6 <follow_path+0x16>
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	2b5c      	cmp	r3, #92	@ 0x5c
 800f1ba:	d0f4      	beq.n	800f1a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f1bc:	693b      	ldr	r3, [r7, #16]
 800f1be:	2200      	movs	r2, #0
 800f1c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	2b1f      	cmp	r3, #31
 800f1c8:	d80a      	bhi.n	800f1e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2280      	movs	r2, #128	@ 0x80
 800f1ce:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800f1d2:	2100      	movs	r1, #0
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7fe feea 	bl	800dfae <dir_sdi>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	75fb      	strb	r3, [r7, #23]
 800f1de:	e043      	b.n	800f268 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f1e0:	463b      	mov	r3, r7
 800f1e2:	4619      	mov	r1, r3
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f7ff fe1b 	bl	800ee20 <create_name>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f1ee:	7dfb      	ldrb	r3, [r7, #23]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d134      	bne.n	800f25e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f7ff fb33 	bl	800e860 <dir_find>
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f204:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f206:	7dfb      	ldrb	r3, [r7, #23]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d00a      	beq.n	800f222 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f20c:	7dfb      	ldrb	r3, [r7, #23]
 800f20e:	2b04      	cmp	r3, #4
 800f210:	d127      	bne.n	800f262 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f212:	7afb      	ldrb	r3, [r7, #11]
 800f214:	f003 0304 	and.w	r3, r3, #4
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d122      	bne.n	800f262 <follow_path+0xd2>
 800f21c:	2305      	movs	r3, #5
 800f21e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f220:	e01f      	b.n	800f262 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f222:	7afb      	ldrb	r3, [r7, #11]
 800f224:	f003 0304 	and.w	r3, r3, #4
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d11c      	bne.n	800f266 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f22c:	693b      	ldr	r3, [r7, #16]
 800f22e:	799b      	ldrb	r3, [r3, #6]
 800f230:	f003 0310 	and.w	r3, r3, #16
 800f234:	2b00      	cmp	r3, #0
 800f236:	d102      	bne.n	800f23e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f238:	2305      	movs	r3, #5
 800f23a:	75fb      	strb	r3, [r7, #23]
 800f23c:	e014      	b.n	800f268 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	695b      	ldr	r3, [r3, #20]
 800f248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f24c:	4413      	add	r3, r2
 800f24e:	4619      	mov	r1, r3
 800f250:	68f8      	ldr	r0, [r7, #12]
 800f252:	f7ff f833 	bl	800e2bc <ld_clust>
 800f256:	4602      	mov	r2, r0
 800f258:	693b      	ldr	r3, [r7, #16]
 800f25a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f25c:	e7c0      	b.n	800f1e0 <follow_path+0x50>
			if (res != FR_OK) break;
 800f25e:	bf00      	nop
 800f260:	e002      	b.n	800f268 <follow_path+0xd8>
				break;
 800f262:	bf00      	nop
 800f264:	e000      	b.n	800f268 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f266:	bf00      	nop
			}
		}
	}

	return res;
 800f268:	7dfb      	ldrb	r3, [r7, #23]
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3718      	adds	r7, #24
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}

0800f272 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f272:	b480      	push	{r7}
 800f274:	b087      	sub	sp, #28
 800f276:	af00      	add	r7, sp, #0
 800f278:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f27a:	f04f 33ff 	mov.w	r3, #4294967295
 800f27e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d031      	beq.n	800f2ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	617b      	str	r3, [r7, #20]
 800f28e:	e002      	b.n	800f296 <get_ldnumber+0x24>
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	3301      	adds	r3, #1
 800f294:	617b      	str	r3, [r7, #20]
 800f296:	697b      	ldr	r3, [r7, #20]
 800f298:	781b      	ldrb	r3, [r3, #0]
 800f29a:	2b1f      	cmp	r3, #31
 800f29c:	d903      	bls.n	800f2a6 <get_ldnumber+0x34>
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	2b3a      	cmp	r3, #58	@ 0x3a
 800f2a4:	d1f4      	bne.n	800f290 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f2a6:	697b      	ldr	r3, [r7, #20]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	2b3a      	cmp	r3, #58	@ 0x3a
 800f2ac:	d11c      	bne.n	800f2e8 <get_ldnumber+0x76>
			tp = *path;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	1c5a      	adds	r2, r3, #1
 800f2b8:	60fa      	str	r2, [r7, #12]
 800f2ba:	781b      	ldrb	r3, [r3, #0]
 800f2bc:	3b30      	subs	r3, #48	@ 0x30
 800f2be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	2b09      	cmp	r3, #9
 800f2c4:	d80e      	bhi.n	800f2e4 <get_ldnumber+0x72>
 800f2c6:	68fa      	ldr	r2, [r7, #12]
 800f2c8:	697b      	ldr	r3, [r7, #20]
 800f2ca:	429a      	cmp	r2, r3
 800f2cc:	d10a      	bne.n	800f2e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d107      	bne.n	800f2e4 <get_ldnumber+0x72>
					vol = (int)i;
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	3301      	adds	r3, #1
 800f2dc:	617b      	str	r3, [r7, #20]
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	697a      	ldr	r2, [r7, #20]
 800f2e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f2e4:	693b      	ldr	r3, [r7, #16]
 800f2e6:	e002      	b.n	800f2ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f2ec:	693b      	ldr	r3, [r7, #16]
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	371c      	adds	r7, #28
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f8:	4770      	bx	lr
	...

0800f2fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	b082      	sub	sp, #8
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
 800f304:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	2200      	movs	r2, #0
 800f30a:	70da      	strb	r2, [r3, #3]
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f04f 32ff 	mov.w	r2, #4294967295
 800f312:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f314:	6839      	ldr	r1, [r7, #0]
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	f7fe facc 	bl	800d8b4 <move_window>
 800f31c:	4603      	mov	r3, r0
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d001      	beq.n	800f326 <check_fs+0x2a>
 800f322:	2304      	movs	r3, #4
 800f324:	e038      	b.n	800f398 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	3334      	adds	r3, #52	@ 0x34
 800f32a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f32e:	4618      	mov	r0, r3
 800f330:	f7fe f80e 	bl	800d350 <ld_word>
 800f334:	4603      	mov	r3, r0
 800f336:	461a      	mov	r2, r3
 800f338:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d001      	beq.n	800f344 <check_fs+0x48>
 800f340:	2303      	movs	r3, #3
 800f342:	e029      	b.n	800f398 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f34a:	2be9      	cmp	r3, #233	@ 0xe9
 800f34c:	d009      	beq.n	800f362 <check_fs+0x66>
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f354:	2beb      	cmp	r3, #235	@ 0xeb
 800f356:	d11e      	bne.n	800f396 <check_fs+0x9a>
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800f35e:	2b90      	cmp	r3, #144	@ 0x90
 800f360:	d119      	bne.n	800f396 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	3334      	adds	r3, #52	@ 0x34
 800f366:	3336      	adds	r3, #54	@ 0x36
 800f368:	4618      	mov	r0, r3
 800f36a:	f7fe f80a 	bl	800d382 <ld_dword>
 800f36e:	4603      	mov	r3, r0
 800f370:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800f374:	4a0a      	ldr	r2, [pc, #40]	@ (800f3a0 <check_fs+0xa4>)
 800f376:	4293      	cmp	r3, r2
 800f378:	d101      	bne.n	800f37e <check_fs+0x82>
 800f37a:	2300      	movs	r3, #0
 800f37c:	e00c      	b.n	800f398 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	3334      	adds	r3, #52	@ 0x34
 800f382:	3352      	adds	r3, #82	@ 0x52
 800f384:	4618      	mov	r0, r3
 800f386:	f7fd fffc 	bl	800d382 <ld_dword>
 800f38a:	4603      	mov	r3, r0
 800f38c:	4a05      	ldr	r2, [pc, #20]	@ (800f3a4 <check_fs+0xa8>)
 800f38e:	4293      	cmp	r3, r2
 800f390:	d101      	bne.n	800f396 <check_fs+0x9a>
 800f392:	2300      	movs	r3, #0
 800f394:	e000      	b.n	800f398 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f396:	2302      	movs	r3, #2
}
 800f398:	4618      	mov	r0, r3
 800f39a:	3708      	adds	r7, #8
 800f39c:	46bd      	mov	sp, r7
 800f39e:	bd80      	pop	{r7, pc}
 800f3a0:	00544146 	.word	0x00544146
 800f3a4:	33544146 	.word	0x33544146

0800f3a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b096      	sub	sp, #88	@ 0x58
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	60f8      	str	r0, [r7, #12]
 800f3b0:	60b9      	str	r1, [r7, #8]
 800f3b2:	4613      	mov	r3, r2
 800f3b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f3bc:	68f8      	ldr	r0, [r7, #12]
 800f3be:	f7ff ff58 	bl	800f272 <get_ldnumber>
 800f3c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f3c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	da01      	bge.n	800f3ce <find_volume+0x26>
 800f3ca:	230b      	movs	r3, #11
 800f3cc:	e22d      	b.n	800f82a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f3ce:	4aa1      	ldr	r2, [pc, #644]	@ (800f654 <find_volume+0x2ac>)
 800f3d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f3d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d101      	bne.n	800f3e2 <find_volume+0x3a>
 800f3de:	230c      	movs	r3, #12
 800f3e0:	e223      	b.n	800f82a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f3e2:	68bb      	ldr	r3, [r7, #8]
 800f3e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f3e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f3e8:	79fb      	ldrb	r3, [r7, #7]
 800f3ea:	f023 0301 	bic.w	r3, r3, #1
 800f3ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d01a      	beq.n	800f42e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3fa:	785b      	ldrb	r3, [r3, #1]
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f7fd ff07 	bl	800d210 <disk_status>
 800f402:	4603      	mov	r3, r0
 800f404:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f408:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f40c:	f003 0301 	and.w	r3, r3, #1
 800f410:	2b00      	cmp	r3, #0
 800f412:	d10c      	bne.n	800f42e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f414:	79fb      	ldrb	r3, [r7, #7]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d007      	beq.n	800f42a <find_volume+0x82>
 800f41a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f41e:	f003 0304 	and.w	r3, r3, #4
 800f422:	2b00      	cmp	r3, #0
 800f424:	d001      	beq.n	800f42a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f426:	230a      	movs	r3, #10
 800f428:	e1ff      	b.n	800f82a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800f42a:	2300      	movs	r3, #0
 800f42c:	e1fd      	b.n	800f82a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f430:	2200      	movs	r2, #0
 800f432:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f436:	b2da      	uxtb	r2, r3
 800f438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43e:	785b      	ldrb	r3, [r3, #1]
 800f440:	4618      	mov	r0, r3
 800f442:	f7fd feff 	bl	800d244 <disk_initialize>
 800f446:	4603      	mov	r3, r0
 800f448:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f44c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f450:	f003 0301 	and.w	r3, r3, #1
 800f454:	2b00      	cmp	r3, #0
 800f456:	d001      	beq.n	800f45c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f458:	2303      	movs	r3, #3
 800f45a:	e1e6      	b.n	800f82a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f45c:	79fb      	ldrb	r3, [r7, #7]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d007      	beq.n	800f472 <find_volume+0xca>
 800f462:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f466:	f003 0304 	and.w	r3, r3, #4
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d001      	beq.n	800f472 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f46e:	230a      	movs	r3, #10
 800f470:	e1db      	b.n	800f82a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f472:	2300      	movs	r3, #0
 800f474:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f476:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f478:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f47a:	f7ff ff3f 	bl	800f2fc <check_fs>
 800f47e:	4603      	mov	r3, r0
 800f480:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f484:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f488:	2b02      	cmp	r3, #2
 800f48a:	d149      	bne.n	800f520 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f48c:	2300      	movs	r3, #0
 800f48e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f490:	e01e      	b.n	800f4d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f494:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f49a:	011b      	lsls	r3, r3, #4
 800f49c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f4a0:	4413      	add	r3, r2
 800f4a2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a6:	3304      	adds	r3, #4
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d006      	beq.n	800f4bc <find_volume+0x114>
 800f4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4b0:	3308      	adds	r3, #8
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f7fd ff65 	bl	800d382 <ld_dword>
 800f4b8:	4602      	mov	r2, r0
 800f4ba:	e000      	b.n	800f4be <find_volume+0x116>
 800f4bc:	2200      	movs	r2, #0
 800f4be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4c0:	009b      	lsls	r3, r3, #2
 800f4c2:	3358      	adds	r3, #88	@ 0x58
 800f4c4:	443b      	add	r3, r7
 800f4c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f4ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4cc:	3301      	adds	r3, #1
 800f4ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800f4d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4d2:	2b03      	cmp	r3, #3
 800f4d4:	d9dd      	bls.n	800f492 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800f4da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d002      	beq.n	800f4e6 <find_volume+0x13e>
 800f4e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f4e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	3358      	adds	r3, #88	@ 0x58
 800f4ec:	443b      	add	r3, r7
 800f4ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f4f2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d005      	beq.n	800f506 <find_volume+0x15e>
 800f4fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f4fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f4fe:	f7ff fefd 	bl	800f2fc <check_fs>
 800f502:	4603      	mov	r3, r0
 800f504:	e000      	b.n	800f508 <find_volume+0x160>
 800f506:	2303      	movs	r3, #3
 800f508:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f50c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f510:	2b01      	cmp	r3, #1
 800f512:	d905      	bls.n	800f520 <find_volume+0x178>
 800f514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f516:	3301      	adds	r3, #1
 800f518:	643b      	str	r3, [r7, #64]	@ 0x40
 800f51a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f51c:	2b03      	cmp	r3, #3
 800f51e:	d9e2      	bls.n	800f4e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f520:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f524:	2b04      	cmp	r3, #4
 800f526:	d101      	bne.n	800f52c <find_volume+0x184>
 800f528:	2301      	movs	r3, #1
 800f52a:	e17e      	b.n	800f82a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f52c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f530:	2b01      	cmp	r3, #1
 800f532:	d901      	bls.n	800f538 <find_volume+0x190>
 800f534:	230d      	movs	r3, #13
 800f536:	e178      	b.n	800f82a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f53a:	3334      	adds	r3, #52	@ 0x34
 800f53c:	330b      	adds	r3, #11
 800f53e:	4618      	mov	r0, r3
 800f540:	f7fd ff06 	bl	800d350 <ld_word>
 800f544:	4603      	mov	r3, r0
 800f546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f54a:	d001      	beq.n	800f550 <find_volume+0x1a8>
 800f54c:	230d      	movs	r3, #13
 800f54e:	e16c      	b.n	800f82a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f552:	3334      	adds	r3, #52	@ 0x34
 800f554:	3316      	adds	r3, #22
 800f556:	4618      	mov	r0, r3
 800f558:	f7fd fefa 	bl	800d350 <ld_word>
 800f55c:	4603      	mov	r3, r0
 800f55e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f560:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f562:	2b00      	cmp	r3, #0
 800f564:	d106      	bne.n	800f574 <find_volume+0x1cc>
 800f566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f568:	3334      	adds	r3, #52	@ 0x34
 800f56a:	3324      	adds	r3, #36	@ 0x24
 800f56c:	4618      	mov	r0, r3
 800f56e:	f7fd ff08 	bl	800d382 <ld_dword>
 800f572:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f576:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f578:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f57a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f57c:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f582:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f586:	789b      	ldrb	r3, [r3, #2]
 800f588:	2b01      	cmp	r3, #1
 800f58a:	d005      	beq.n	800f598 <find_volume+0x1f0>
 800f58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f58e:	789b      	ldrb	r3, [r3, #2]
 800f590:	2b02      	cmp	r3, #2
 800f592:	d001      	beq.n	800f598 <find_volume+0x1f0>
 800f594:	230d      	movs	r3, #13
 800f596:	e148      	b.n	800f82a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59a:	789b      	ldrb	r3, [r3, #2]
 800f59c:	461a      	mov	r2, r3
 800f59e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5a0:	fb02 f303 	mul.w	r3, r2, r3
 800f5a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f5ac:	461a      	mov	r2, r3
 800f5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5b0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5b4:	895b      	ldrh	r3, [r3, #10]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d008      	beq.n	800f5cc <find_volume+0x224>
 800f5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5bc:	895b      	ldrh	r3, [r3, #10]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5c2:	895b      	ldrh	r3, [r3, #10]
 800f5c4:	3b01      	subs	r3, #1
 800f5c6:	4013      	ands	r3, r2
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d001      	beq.n	800f5d0 <find_volume+0x228>
 800f5cc:	230d      	movs	r3, #13
 800f5ce:	e12c      	b.n	800f82a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5d2:	3334      	adds	r3, #52	@ 0x34
 800f5d4:	3311      	adds	r3, #17
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	f7fd feba 	bl	800d350 <ld_word>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	461a      	mov	r2, r3
 800f5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5e2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5e6:	891b      	ldrh	r3, [r3, #8]
 800f5e8:	f003 030f 	and.w	r3, r3, #15
 800f5ec:	b29b      	uxth	r3, r3
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d001      	beq.n	800f5f6 <find_volume+0x24e>
 800f5f2:	230d      	movs	r3, #13
 800f5f4:	e119      	b.n	800f82a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f8:	3334      	adds	r3, #52	@ 0x34
 800f5fa:	3313      	adds	r3, #19
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	f7fd fea7 	bl	800d350 <ld_word>
 800f602:	4603      	mov	r3, r0
 800f604:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d106      	bne.n	800f61a <find_volume+0x272>
 800f60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f60e:	3334      	adds	r3, #52	@ 0x34
 800f610:	3320      	adds	r3, #32
 800f612:	4618      	mov	r0, r3
 800f614:	f7fd feb5 	bl	800d382 <ld_dword>
 800f618:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f61c:	3334      	adds	r3, #52	@ 0x34
 800f61e:	330e      	adds	r3, #14
 800f620:	4618      	mov	r0, r3
 800f622:	f7fd fe95 	bl	800d350 <ld_word>
 800f626:	4603      	mov	r3, r0
 800f628:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f62a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d101      	bne.n	800f634 <find_volume+0x28c>
 800f630:	230d      	movs	r3, #13
 800f632:	e0fa      	b.n	800f82a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f634:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f638:	4413      	add	r3, r2
 800f63a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f63c:	8912      	ldrh	r2, [r2, #8]
 800f63e:	0912      	lsrs	r2, r2, #4
 800f640:	b292      	uxth	r2, r2
 800f642:	4413      	add	r3, r2
 800f644:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64a:	429a      	cmp	r2, r3
 800f64c:	d204      	bcs.n	800f658 <find_volume+0x2b0>
 800f64e:	230d      	movs	r3, #13
 800f650:	e0eb      	b.n	800f82a <find_volume+0x482>
 800f652:	bf00      	nop
 800f654:	20000cec 	.word	0x20000cec
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f658:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f65c:	1ad3      	subs	r3, r2, r3
 800f65e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f660:	8952      	ldrh	r2, [r2, #10]
 800f662:	fbb3 f3f2 	udiv	r3, r3, r2
 800f666:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d101      	bne.n	800f672 <find_volume+0x2ca>
 800f66e:	230d      	movs	r3, #13
 800f670:	e0db      	b.n	800f82a <find_volume+0x482>
		fmt = FS_FAT32;
 800f672:	2303      	movs	r3, #3
 800f674:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f67a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f67e:	4293      	cmp	r3, r2
 800f680:	d802      	bhi.n	800f688 <find_volume+0x2e0>
 800f682:	2302      	movs	r3, #2
 800f684:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f68a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f68e:	4293      	cmp	r3, r2
 800f690:	d802      	bhi.n	800f698 <find_volume+0x2f0>
 800f692:	2301      	movs	r3, #1
 800f694:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f69a:	1c9a      	adds	r2, r3, #2
 800f69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f69e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800f6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f6a4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f6a6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f6a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6aa:	441a      	add	r2, r3
 800f6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ae:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800f6b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6b4:	441a      	add	r2, r3
 800f6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b8:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800f6ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6be:	2b03      	cmp	r3, #3
 800f6c0:	d11e      	bne.n	800f700 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6c4:	3334      	adds	r3, #52	@ 0x34
 800f6c6:	332a      	adds	r3, #42	@ 0x2a
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f7fd fe41 	bl	800d350 <ld_word>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d001      	beq.n	800f6d8 <find_volume+0x330>
 800f6d4:	230d      	movs	r3, #13
 800f6d6:	e0a8      	b.n	800f82a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6da:	891b      	ldrh	r3, [r3, #8]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d001      	beq.n	800f6e4 <find_volume+0x33c>
 800f6e0:	230d      	movs	r3, #13
 800f6e2:	e0a2      	b.n	800f82a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6e6:	3334      	adds	r3, #52	@ 0x34
 800f6e8:	332c      	adds	r3, #44	@ 0x2c
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7fd fe49 	bl	800d382 <ld_dword>
 800f6f0:	4602      	mov	r2, r0
 800f6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f4:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f8:	699b      	ldr	r3, [r3, #24]
 800f6fa:	009b      	lsls	r3, r3, #2
 800f6fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6fe:	e01f      	b.n	800f740 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f702:	891b      	ldrh	r3, [r3, #8]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d101      	bne.n	800f70c <find_volume+0x364>
 800f708:	230d      	movs	r3, #13
 800f70a:	e08e      	b.n	800f82a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f70e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f712:	441a      	add	r2, r3
 800f714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f716:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f718:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f71c:	2b02      	cmp	r3, #2
 800f71e:	d103      	bne.n	800f728 <find_volume+0x380>
 800f720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f722:	699b      	ldr	r3, [r3, #24]
 800f724:	005b      	lsls	r3, r3, #1
 800f726:	e00a      	b.n	800f73e <find_volume+0x396>
 800f728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72a:	699a      	ldr	r2, [r3, #24]
 800f72c:	4613      	mov	r3, r2
 800f72e:	005b      	lsls	r3, r3, #1
 800f730:	4413      	add	r3, r2
 800f732:	085a      	lsrs	r2, r3, #1
 800f734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f736:	699b      	ldr	r3, [r3, #24]
 800f738:	f003 0301 	and.w	r3, r3, #1
 800f73c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f73e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f742:	69da      	ldr	r2, [r3, #28]
 800f744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f746:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f74a:	0a5b      	lsrs	r3, r3, #9
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d201      	bcs.n	800f754 <find_volume+0x3ac>
 800f750:	230d      	movs	r3, #13
 800f752:	e06a      	b.n	800f82a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f756:	f04f 32ff 	mov.w	r2, #4294967295
 800f75a:	615a      	str	r2, [r3, #20]
 800f75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75e:	695a      	ldr	r2, [r3, #20]
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800f764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f766:	2280      	movs	r2, #128	@ 0x80
 800f768:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f76a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f76e:	2b03      	cmp	r3, #3
 800f770:	d149      	bne.n	800f806 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f774:	3334      	adds	r3, #52	@ 0x34
 800f776:	3330      	adds	r3, #48	@ 0x30
 800f778:	4618      	mov	r0, r3
 800f77a:	f7fd fde9 	bl	800d350 <ld_word>
 800f77e:	4603      	mov	r3, r0
 800f780:	2b01      	cmp	r3, #1
 800f782:	d140      	bne.n	800f806 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f784:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f786:	3301      	adds	r3, #1
 800f788:	4619      	mov	r1, r3
 800f78a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f78c:	f7fe f892 	bl	800d8b4 <move_window>
 800f790:	4603      	mov	r3, r0
 800f792:	2b00      	cmp	r3, #0
 800f794:	d137      	bne.n	800f806 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800f796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f798:	2200      	movs	r2, #0
 800f79a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f79c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79e:	3334      	adds	r3, #52	@ 0x34
 800f7a0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	f7fd fdd3 	bl	800d350 <ld_word>
 800f7aa:	4603      	mov	r3, r0
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f7b2:	429a      	cmp	r2, r3
 800f7b4:	d127      	bne.n	800f806 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b8:	3334      	adds	r3, #52	@ 0x34
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f7fd fde1 	bl	800d382 <ld_dword>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	4a1c      	ldr	r2, [pc, #112]	@ (800f834 <find_volume+0x48c>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d11e      	bne.n	800f806 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ca:	3334      	adds	r3, #52	@ 0x34
 800f7cc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f7fd fdd6 	bl	800d382 <ld_dword>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	4a17      	ldr	r2, [pc, #92]	@ (800f838 <find_volume+0x490>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d113      	bne.n	800f806 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7e0:	3334      	adds	r3, #52	@ 0x34
 800f7e2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f7fd fdcb 	bl	800d382 <ld_dword>
 800f7ec:	4602      	mov	r2, r0
 800f7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7f0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7f4:	3334      	adds	r3, #52	@ 0x34
 800f7f6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f7fd fdc1 	bl	800d382 <ld_dword>
 800f800:	4602      	mov	r2, r0
 800f802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f804:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f808:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f80c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f80e:	4b0b      	ldr	r3, [pc, #44]	@ (800f83c <find_volume+0x494>)
 800f810:	881b      	ldrh	r3, [r3, #0]
 800f812:	3301      	adds	r3, #1
 800f814:	b29a      	uxth	r2, r3
 800f816:	4b09      	ldr	r3, [pc, #36]	@ (800f83c <find_volume+0x494>)
 800f818:	801a      	strh	r2, [r3, #0]
 800f81a:	4b08      	ldr	r3, [pc, #32]	@ (800f83c <find_volume+0x494>)
 800f81c:	881a      	ldrh	r2, [r3, #0]
 800f81e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f820:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f822:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f824:	f7fd ffde 	bl	800d7e4 <clear_lock>
#endif
	return FR_OK;
 800f828:	2300      	movs	r3, #0
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3758      	adds	r7, #88	@ 0x58
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop
 800f834:	41615252 	.word	0x41615252
 800f838:	61417272 	.word	0x61417272
 800f83c:	20000cf0 	.word	0x20000cf0

0800f840 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f840:	b580      	push	{r7, lr}
 800f842:	b084      	sub	sp, #16
 800f844:	af00      	add	r7, sp, #0
 800f846:	6078      	str	r0, [r7, #4]
 800f848:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f84a:	2309      	movs	r3, #9
 800f84c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d01c      	beq.n	800f88e <validate+0x4e>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d018      	beq.n	800f88e <validate+0x4e>
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	781b      	ldrb	r3, [r3, #0]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d013      	beq.n	800f88e <validate+0x4e>
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	889a      	ldrh	r2, [r3, #4]
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	88db      	ldrh	r3, [r3, #6]
 800f870:	429a      	cmp	r2, r3
 800f872:	d10c      	bne.n	800f88e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	785b      	ldrb	r3, [r3, #1]
 800f87a:	4618      	mov	r0, r3
 800f87c:	f7fd fcc8 	bl	800d210 <disk_status>
 800f880:	4603      	mov	r3, r0
 800f882:	f003 0301 	and.w	r3, r3, #1
 800f886:	2b00      	cmp	r3, #0
 800f888:	d101      	bne.n	800f88e <validate+0x4e>
			res = FR_OK;
 800f88a:	2300      	movs	r3, #0
 800f88c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f88e:	7bfb      	ldrb	r3, [r7, #15]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d102      	bne.n	800f89a <validate+0x5a>
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	e000      	b.n	800f89c <validate+0x5c>
 800f89a:	2300      	movs	r3, #0
 800f89c:	683a      	ldr	r2, [r7, #0]
 800f89e:	6013      	str	r3, [r2, #0]
	return res;
 800f8a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	3710      	adds	r7, #16
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bd80      	pop	{r7, pc}
	...

0800f8ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b088      	sub	sp, #32
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	4613      	mov	r3, r2
 800f8b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f8be:	f107 0310 	add.w	r3, r7, #16
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f7ff fcd5 	bl	800f272 <get_ldnumber>
 800f8c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f8ca:	69fb      	ldr	r3, [r7, #28]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	da01      	bge.n	800f8d4 <f_mount+0x28>
 800f8d0:	230b      	movs	r3, #11
 800f8d2:	e02b      	b.n	800f92c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f8d4:	4a17      	ldr	r2, [pc, #92]	@ (800f934 <f_mount+0x88>)
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f8de:	69bb      	ldr	r3, [r7, #24]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d005      	beq.n	800f8f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f8e4:	69b8      	ldr	r0, [r7, #24]
 800f8e6:	f7fd ff7d 	bl	800d7e4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f8ea:	69bb      	ldr	r3, [r7, #24]
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d002      	beq.n	800f8fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f8fc:	68fa      	ldr	r2, [r7, #12]
 800f8fe:	490d      	ldr	r1, [pc, #52]	@ (800f934 <f_mount+0x88>)
 800f900:	69fb      	ldr	r3, [r7, #28]
 800f902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d002      	beq.n	800f912 <f_mount+0x66>
 800f90c:	79fb      	ldrb	r3, [r7, #7]
 800f90e:	2b01      	cmp	r3, #1
 800f910:	d001      	beq.n	800f916 <f_mount+0x6a>
 800f912:	2300      	movs	r3, #0
 800f914:	e00a      	b.n	800f92c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f916:	f107 010c 	add.w	r1, r7, #12
 800f91a:	f107 0308 	add.w	r3, r7, #8
 800f91e:	2200      	movs	r2, #0
 800f920:	4618      	mov	r0, r3
 800f922:	f7ff fd41 	bl	800f3a8 <find_volume>
 800f926:	4603      	mov	r3, r0
 800f928:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f92a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f92c:	4618      	mov	r0, r3
 800f92e:	3720      	adds	r7, #32
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}
 800f934:	20000cec 	.word	0x20000cec

0800f938 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800f93e:	af00      	add	r7, sp, #0
 800f940:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f944:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f948:	6018      	str	r0, [r3, #0]
 800f94a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f94e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800f952:	6019      	str	r1, [r3, #0]
 800f954:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f958:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f95c:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f95e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f962:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d101      	bne.n	800f970 <f_open+0x38>
 800f96c:	2309      	movs	r3, #9
 800f96e:	e291      	b.n	800fe94 <f_open+0x55c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f970:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f974:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f978:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800f97c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800f980:	7812      	ldrb	r2, [r2, #0]
 800f982:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f986:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800f988:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f98c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f990:	781a      	ldrb	r2, [r3, #0]
 800f992:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800f996:	f107 0308 	add.w	r3, r7, #8
 800f99a:	4618      	mov	r0, r3
 800f99c:	f7ff fd04 	bl	800f3a8 <find_volume>
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800f9a6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	f040 8265 	bne.w	800fe7a <f_open+0x542>
		dj.obj.fs = fs;
 800f9b0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f9b4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800f9b8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f9bc:	f107 0214 	add.w	r2, r7, #20
 800f9c0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800f9c2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f9c6:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f9d0:	4611      	mov	r1, r2
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	f7ff fbdc 	bl	800f190 <follow_path>
 800f9d8:	4603      	mov	r3, r0
 800f9da:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f9de:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d11c      	bne.n	800fa20 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f9e6:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800f9ea:	b25b      	sxtb	r3, r3
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	da03      	bge.n	800f9f8 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800f9f0:	2306      	movs	r3, #6
 800f9f2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800f9f6:	e013      	b.n	800fa20 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f9f8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f9fc:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fa00:	781b      	ldrb	r3, [r3, #0]
 800fa02:	2b01      	cmp	r3, #1
 800fa04:	bf8c      	ite	hi
 800fa06:	2301      	movhi	r3, #1
 800fa08:	2300      	movls	r3, #0
 800fa0a:	b2db      	uxtb	r3, r3
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fa12:	4611      	mov	r1, r2
 800fa14:	4618      	mov	r0, r3
 800fa16:	f7fd fd9d 	bl	800d554 <chk_lock>
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fa20:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fa24:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	f003 031c 	and.w	r3, r3, #28
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	f000 80a7 	beq.w	800fb82 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800fa34:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d01f      	beq.n	800fa7c <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fa3c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fa40:	2b04      	cmp	r3, #4
 800fa42:	d10e      	bne.n	800fa62 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fa44:	f7fd fde2 	bl	800d60c <enq_lock>
 800fa48:	4603      	mov	r3, r0
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d006      	beq.n	800fa5c <f_open+0x124>
 800fa4e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fa52:	4618      	mov	r0, r3
 800fa54:	f7fe ffc4 	bl	800e9e0 <dir_register>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	e000      	b.n	800fa5e <f_open+0x126>
 800fa5c:	2312      	movs	r3, #18
 800fa5e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fa62:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fa66:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fa6a:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fa6e:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fa72:	7812      	ldrb	r2, [r2, #0]
 800fa74:	f042 0208 	orr.w	r2, r2, #8
 800fa78:	701a      	strb	r2, [r3, #0]
 800fa7a:	e015      	b.n	800faa8 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fa7c:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fa80:	f003 0311 	and.w	r3, r3, #17
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d003      	beq.n	800fa90 <f_open+0x158>
					res = FR_DENIED;
 800fa88:	2307      	movs	r3, #7
 800fa8a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fa8e:	e00b      	b.n	800faa8 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fa90:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fa94:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fa98:	781b      	ldrb	r3, [r3, #0]
 800fa9a:	f003 0304 	and.w	r3, r3, #4
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d002      	beq.n	800faa8 <f_open+0x170>
 800faa2:	2308      	movs	r3, #8
 800faa4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800faa8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800faac:	2b00      	cmp	r3, #0
 800faae:	f040 8088 	bne.w	800fbc2 <f_open+0x28a>
 800fab2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fab6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800faba:	781b      	ldrb	r3, [r3, #0]
 800fabc:	f003 0308 	and.w	r3, r3, #8
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d07e      	beq.n	800fbc2 <f_open+0x28a>
				dw = GET_FATTIME();
 800fac4:	f7fd f9c4 	bl	800ce50 <get_fattime>
 800fac8:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800facc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fad0:	330e      	adds	r3, #14
 800fad2:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fad6:	4618      	mov	r0, r3
 800fad8:	f7fd fc91 	bl	800d3fe <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fadc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fae0:	3316      	adds	r3, #22
 800fae2:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fae6:	4618      	mov	r0, r3
 800fae8:	f7fd fc89 	bl	800d3fe <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800faec:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800faf0:	330b      	adds	r3, #11
 800faf2:	2220      	movs	r2, #32
 800faf4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800faf6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fafa:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fafe:	4611      	mov	r1, r2
 800fb00:	4618      	mov	r0, r3
 800fb02:	f7fe fbdb 	bl	800e2bc <ld_clust>
 800fb06:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fb0a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb0e:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800fb12:	2200      	movs	r2, #0
 800fb14:	4618      	mov	r0, r3
 800fb16:	f7fe fbf0 	bl	800e2fa <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fb1a:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fb1e:	331c      	adds	r3, #28
 800fb20:	2100      	movs	r1, #0
 800fb22:	4618      	mov	r0, r3
 800fb24:	f7fd fc6b 	bl	800d3fe <st_dword>
					fs->wflag = 1;
 800fb28:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb2c:	2201      	movs	r2, #1
 800fb2e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fb30:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d044      	beq.n	800fbc2 <f_open+0x28a>
						dw = fs->winsect;
 800fb38:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb3e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800fb42:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fb46:	2200      	movs	r2, #0
 800fb48:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f7fe f8fd 	bl	800dd4c <remove_chain>
 800fb52:	4603      	mov	r3, r0
 800fb54:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800fb58:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d130      	bne.n	800fbc2 <f_open+0x28a>
							res = move_window(fs, dw);
 800fb60:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb64:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f7fd fea3 	bl	800d8b4 <move_window>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fb74:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb78:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800fb7c:	3a01      	subs	r2, #1
 800fb7e:	611a      	str	r2, [r3, #16]
 800fb80:	e01f      	b.n	800fbc2 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fb82:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d11b      	bne.n	800fbc2 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fb8a:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fb8e:	f003 0310 	and.w	r3, r3, #16
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d003      	beq.n	800fb9e <f_open+0x266>
					res = FR_NO_FILE;
 800fb96:	2304      	movs	r3, #4
 800fb98:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fb9c:	e011      	b.n	800fbc2 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800fb9e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fba2:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	f003 0302 	and.w	r3, r3, #2
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d008      	beq.n	800fbc2 <f_open+0x28a>
 800fbb0:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fbb4:	f003 0301 	and.w	r3, r3, #1
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d002      	beq.n	800fbc2 <f_open+0x28a>
						res = FR_DENIED;
 800fbbc:	2307      	movs	r3, #7
 800fbbe:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800fbc2:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d148      	bne.n	800fc5c <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fbca:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fbce:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fbd2:	781b      	ldrb	r3, [r3, #0]
 800fbd4:	f003 0308 	and.w	r3, r3, #8
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d00b      	beq.n	800fbf4 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800fbdc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fbe0:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fbe4:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fbe8:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fbec:	7812      	ldrb	r2, [r2, #0]
 800fbee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fbf2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fbf4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fbf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fbfa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fbfe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800fc06:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fc0a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc0e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fc16:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc1a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	2b01      	cmp	r3, #1
 800fc22:	bf8c      	ite	hi
 800fc24:	2301      	movhi	r3, #1
 800fc26:	2300      	movls	r3, #0
 800fc28:	b2db      	uxtb	r3, r3
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fc30:	4611      	mov	r1, r2
 800fc32:	4618      	mov	r0, r3
 800fc34:	f7fd fd0c 	bl	800d650 <inc_lock>
 800fc38:	4602      	mov	r2, r0
 800fc3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800fc46:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc4a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	691b      	ldr	r3, [r3, #16]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d102      	bne.n	800fc5c <f_open+0x324>
 800fc56:	2302      	movs	r3, #2
 800fc58:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fc5c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	f040 810a 	bne.w	800fe7a <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fc66:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fc6a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fc6e:	4611      	mov	r1, r2
 800fc70:	4618      	mov	r0, r3
 800fc72:	f7fe fb23 	bl	800e2bc <ld_clust>
 800fc76:	4602      	mov	r2, r0
 800fc78:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc7c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fc84:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fc88:	331c      	adds	r3, #28
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f7fd fb79 	bl	800d382 <ld_dword>
 800fc90:	4602      	mov	r2, r0
 800fc92:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc96:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800fc9e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fca2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	2200      	movs	r2, #0
 800fcaa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800fcac:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800fcb0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fcb4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fcbc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fcc0:	88da      	ldrh	r2, [r3, #6]
 800fcc2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fcc6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800fcce:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fcd2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fcdc:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fce0:	7812      	ldrb	r2, [r2, #0]
 800fce2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800fce4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fce8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800fcf2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fcf6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800fd00:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd04:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800fd0e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd12:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	3330      	adds	r3, #48	@ 0x30
 800fd1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd1e:	2100      	movs	r1, #0
 800fd20:	4618      	mov	r0, r3
 800fd22:	f7fd fbb9 	bl	800d498 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fd26:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd2a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fd2e:	781b      	ldrb	r3, [r3, #0]
 800fd30:	f003 0320 	and.w	r3, r3, #32
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	f000 80a0 	beq.w	800fe7a <f_open+0x542>
 800fd3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	68db      	ldr	r3, [r3, #12]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	f000 8097 	beq.w	800fe7a <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fd4c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd50:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	68da      	ldr	r2, [r3, #12]
 800fd58:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd5c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800fd64:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fd68:	895b      	ldrh	r3, [r3, #10]
 800fd6a:	025b      	lsls	r3, r3, #9
 800fd6c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800fd70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd74:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	689b      	ldr	r3, [r3, #8]
 800fd7c:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fd80:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd84:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	68db      	ldr	r3, [r3, #12]
 800fd8c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800fd90:	e021      	b.n	800fdd6 <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800fd92:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd96:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800fda0:	4618      	mov	r0, r3
 800fda2:	f7fd fe42 	bl	800da2a <get_fat>
 800fda6:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800fdaa:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800fdae:	2b01      	cmp	r3, #1
 800fdb0:	d802      	bhi.n	800fdb8 <f_open+0x480>
 800fdb2:	2302      	movs	r3, #2
 800fdb4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fdb8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800fdbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdc0:	d102      	bne.n	800fdc8 <f_open+0x490>
 800fdc2:	2301      	movs	r3, #1
 800fdc4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fdc8:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800fdcc:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800fdd0:	1ad3      	subs	r3, r2, r3
 800fdd2:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800fdd6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d105      	bne.n	800fdea <f_open+0x4b2>
 800fdde:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800fde2:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d8d3      	bhi.n	800fd92 <f_open+0x45a>
				}
				fp->clust = clst;
 800fdea:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fdee:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800fdf8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fdfa:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d13b      	bne.n	800fe7a <f_open+0x542>
 800fe02:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800fe06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d035      	beq.n	800fe7a <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800fe0e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fe12:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7fd fde8 	bl	800d9ec <clust2sect>
 800fe1c:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800fe20:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d103      	bne.n	800fe30 <f_open+0x4f8>
						res = FR_INT_ERR;
 800fe28:	2302      	movs	r3, #2
 800fe2a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fe2e:	e024      	b.n	800fe7a <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fe30:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800fe34:	0a5a      	lsrs	r2, r3, #9
 800fe36:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800fe3a:	441a      	add	r2, r3
 800fe3c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe40:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fe48:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fe4c:	7858      	ldrb	r0, [r3, #1]
 800fe4e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe52:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fe5c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe60:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	6a1a      	ldr	r2, [r3, #32]
 800fe68:	2301      	movs	r3, #1
 800fe6a:	f7fd fa13 	bl	800d294 <disk_read>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d002      	beq.n	800fe7a <f_open+0x542>
 800fe74:	2301      	movs	r3, #1
 800fe76:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fe7a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d006      	beq.n	800fe90 <f_open+0x558>
 800fe82:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe86:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fe90:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}

0800fe9e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800fe9e:	b580      	push	{r7, lr}
 800fea0:	b08c      	sub	sp, #48	@ 0x30
 800fea2:	af00      	add	r7, sp, #0
 800fea4:	60f8      	str	r0, [r7, #12]
 800fea6:	60b9      	str	r1, [r7, #8]
 800fea8:	607a      	str	r2, [r7, #4]
 800feaa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	2200      	movs	r2, #0
 800feb4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	f107 0210 	add.w	r2, r7, #16
 800febc:	4611      	mov	r1, r2
 800febe:	4618      	mov	r0, r3
 800fec0:	f7ff fcbe 	bl	800f840 <validate>
 800fec4:	4603      	mov	r3, r0
 800fec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800feca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d107      	bne.n	800fee2 <f_write+0x44>
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	7d5b      	ldrb	r3, [r3, #21]
 800fed6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800feda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d002      	beq.n	800fee8 <f_write+0x4a>
 800fee2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fee6:	e14b      	b.n	8010180 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	7d1b      	ldrb	r3, [r3, #20]
 800feec:	f003 0302 	and.w	r3, r3, #2
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d101      	bne.n	800fef8 <f_write+0x5a>
 800fef4:	2307      	movs	r3, #7
 800fef6:	e143      	b.n	8010180 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	699a      	ldr	r2, [r3, #24]
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	441a      	add	r2, r3
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	699b      	ldr	r3, [r3, #24]
 800ff04:	429a      	cmp	r2, r3
 800ff06:	f080 812d 	bcs.w	8010164 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	699b      	ldr	r3, [r3, #24]
 800ff0e:	43db      	mvns	r3, r3
 800ff10:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ff12:	e127      	b.n	8010164 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	699b      	ldr	r3, [r3, #24]
 800ff18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	f040 80e3 	bne.w	80100e8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	699b      	ldr	r3, [r3, #24]
 800ff26:	0a5b      	lsrs	r3, r3, #9
 800ff28:	693a      	ldr	r2, [r7, #16]
 800ff2a:	8952      	ldrh	r2, [r2, #10]
 800ff2c:	3a01      	subs	r2, #1
 800ff2e:	4013      	ands	r3, r2
 800ff30:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ff32:	69bb      	ldr	r3, [r7, #24]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d143      	bne.n	800ffc0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	699b      	ldr	r3, [r3, #24]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d10c      	bne.n	800ff5a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	689b      	ldr	r3, [r3, #8]
 800ff44:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ff46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d11a      	bne.n	800ff82 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	2100      	movs	r1, #0
 800ff50:	4618      	mov	r0, r3
 800ff52:	f7fd ff60 	bl	800de16 <create_chain>
 800ff56:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ff58:	e013      	b.n	800ff82 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d007      	beq.n	800ff72 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	699b      	ldr	r3, [r3, #24]
 800ff66:	4619      	mov	r1, r3
 800ff68:	68f8      	ldr	r0, [r7, #12]
 800ff6a:	f7fd ffec 	bl	800df46 <clmt_clust>
 800ff6e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ff70:	e007      	b.n	800ff82 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ff72:	68fa      	ldr	r2, [r7, #12]
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	69db      	ldr	r3, [r3, #28]
 800ff78:	4619      	mov	r1, r3
 800ff7a:	4610      	mov	r0, r2
 800ff7c:	f7fd ff4b 	bl	800de16 <create_chain>
 800ff80:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ff82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f000 80f2 	beq.w	801016e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ff8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff8c:	2b01      	cmp	r3, #1
 800ff8e:	d104      	bne.n	800ff9a <f_write+0xfc>
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2202      	movs	r2, #2
 800ff94:	755a      	strb	r2, [r3, #21]
 800ff96:	2302      	movs	r3, #2
 800ff98:	e0f2      	b.n	8010180 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ff9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffa0:	d104      	bne.n	800ffac <f_write+0x10e>
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2201      	movs	r2, #1
 800ffa6:	755a      	strb	r2, [r3, #21]
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	e0e9      	b.n	8010180 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffb0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	689b      	ldr	r3, [r3, #8]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d102      	bne.n	800ffc0 <f_write+0x122>
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffbe:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	7d1b      	ldrb	r3, [r3, #20]
 800ffc4:	b25b      	sxtb	r3, r3
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	da18      	bge.n	800fffc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ffca:	693b      	ldr	r3, [r7, #16]
 800ffcc:	7858      	ldrb	r0, [r3, #1]
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	6a1a      	ldr	r2, [r3, #32]
 800ffd8:	2301      	movs	r3, #1
 800ffda:	f7fd f97b 	bl	800d2d4 <disk_write>
 800ffde:	4603      	mov	r3, r0
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d004      	beq.n	800ffee <f_write+0x150>
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	2201      	movs	r2, #1
 800ffe8:	755a      	strb	r2, [r3, #21]
 800ffea:	2301      	movs	r3, #1
 800ffec:	e0c8      	b.n	8010180 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	7d1b      	ldrb	r3, [r3, #20]
 800fff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fff6:	b2da      	uxtb	r2, r3
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fffc:	693a      	ldr	r2, [r7, #16]
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	69db      	ldr	r3, [r3, #28]
 8010002:	4619      	mov	r1, r3
 8010004:	4610      	mov	r0, r2
 8010006:	f7fd fcf1 	bl	800d9ec <clust2sect>
 801000a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d104      	bne.n	801001c <f_write+0x17e>
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	2202      	movs	r2, #2
 8010016:	755a      	strb	r2, [r3, #21]
 8010018:	2302      	movs	r3, #2
 801001a:	e0b1      	b.n	8010180 <f_write+0x2e2>
			sect += csect;
 801001c:	697a      	ldr	r2, [r7, #20]
 801001e:	69bb      	ldr	r3, [r7, #24]
 8010020:	4413      	add	r3, r2
 8010022:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	0a5b      	lsrs	r3, r3, #9
 8010028:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801002a:	6a3b      	ldr	r3, [r7, #32]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d03c      	beq.n	80100aa <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010030:	69ba      	ldr	r2, [r7, #24]
 8010032:	6a3b      	ldr	r3, [r7, #32]
 8010034:	4413      	add	r3, r2
 8010036:	693a      	ldr	r2, [r7, #16]
 8010038:	8952      	ldrh	r2, [r2, #10]
 801003a:	4293      	cmp	r3, r2
 801003c:	d905      	bls.n	801004a <f_write+0x1ac>
					cc = fs->csize - csect;
 801003e:	693b      	ldr	r3, [r7, #16]
 8010040:	895b      	ldrh	r3, [r3, #10]
 8010042:	461a      	mov	r2, r3
 8010044:	69bb      	ldr	r3, [r7, #24]
 8010046:	1ad3      	subs	r3, r2, r3
 8010048:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	7858      	ldrb	r0, [r3, #1]
 801004e:	6a3b      	ldr	r3, [r7, #32]
 8010050:	697a      	ldr	r2, [r7, #20]
 8010052:	69f9      	ldr	r1, [r7, #28]
 8010054:	f7fd f93e 	bl	800d2d4 <disk_write>
 8010058:	4603      	mov	r3, r0
 801005a:	2b00      	cmp	r3, #0
 801005c:	d004      	beq.n	8010068 <f_write+0x1ca>
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	2201      	movs	r2, #1
 8010062:	755a      	strb	r2, [r3, #21]
 8010064:	2301      	movs	r3, #1
 8010066:	e08b      	b.n	8010180 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	6a1a      	ldr	r2, [r3, #32]
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	1ad3      	subs	r3, r2, r3
 8010070:	6a3a      	ldr	r2, [r7, #32]
 8010072:	429a      	cmp	r2, r3
 8010074:	d915      	bls.n	80100a2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	6a1a      	ldr	r2, [r3, #32]
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	1ad3      	subs	r3, r2, r3
 8010084:	025b      	lsls	r3, r3, #9
 8010086:	69fa      	ldr	r2, [r7, #28]
 8010088:	4413      	add	r3, r2
 801008a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801008e:	4619      	mov	r1, r3
 8010090:	f7fd f9e1 	bl	800d456 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	7d1b      	ldrb	r3, [r3, #20]
 8010098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801009c:	b2da      	uxtb	r2, r3
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80100a2:	6a3b      	ldr	r3, [r7, #32]
 80100a4:	025b      	lsls	r3, r3, #9
 80100a6:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80100a8:	e03f      	b.n	801012a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	6a1b      	ldr	r3, [r3, #32]
 80100ae:	697a      	ldr	r2, [r7, #20]
 80100b0:	429a      	cmp	r2, r3
 80100b2:	d016      	beq.n	80100e2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	699a      	ldr	r2, [r3, #24]
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80100bc:	429a      	cmp	r2, r3
 80100be:	d210      	bcs.n	80100e2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80100c0:	693b      	ldr	r3, [r7, #16]
 80100c2:	7858      	ldrb	r0, [r3, #1]
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80100ca:	2301      	movs	r3, #1
 80100cc:	697a      	ldr	r2, [r7, #20]
 80100ce:	f7fd f8e1 	bl	800d294 <disk_read>
 80100d2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d004      	beq.n	80100e2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	2201      	movs	r2, #1
 80100dc:	755a      	strb	r2, [r3, #21]
 80100de:	2301      	movs	r3, #1
 80100e0:	e04e      	b.n	8010180 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	697a      	ldr	r2, [r7, #20]
 80100e6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	699b      	ldr	r3, [r3, #24]
 80100ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100f0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80100f4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80100f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d901      	bls.n	8010102 <f_write+0x264>
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	699b      	ldr	r3, [r3, #24]
 801010c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010110:	4413      	add	r3, r2
 8010112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010114:	69f9      	ldr	r1, [r7, #28]
 8010116:	4618      	mov	r0, r3
 8010118:	f7fd f99d 	bl	800d456 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	7d1b      	ldrb	r3, [r3, #20]
 8010120:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010124:	b2da      	uxtb	r2, r3
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801012a:	69fa      	ldr	r2, [r7, #28]
 801012c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801012e:	4413      	add	r3, r2
 8010130:	61fb      	str	r3, [r7, #28]
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	699a      	ldr	r2, [r3, #24]
 8010136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010138:	441a      	add	r2, r3
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	619a      	str	r2, [r3, #24]
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	68da      	ldr	r2, [r3, #12]
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	699b      	ldr	r3, [r3, #24]
 8010146:	429a      	cmp	r2, r3
 8010148:	bf38      	it	cc
 801014a:	461a      	movcc	r2, r3
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	60da      	str	r2, [r3, #12]
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	681a      	ldr	r2, [r3, #0]
 8010154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010156:	441a      	add	r2, r3
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	601a      	str	r2, [r3, #0]
 801015c:	687a      	ldr	r2, [r7, #4]
 801015e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010160:	1ad3      	subs	r3, r2, r3
 8010162:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2b00      	cmp	r3, #0
 8010168:	f47f aed4 	bne.w	800ff14 <f_write+0x76>
 801016c:	e000      	b.n	8010170 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801016e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	7d1b      	ldrb	r3, [r3, #20]
 8010174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010178:	b2da      	uxtb	r2, r3
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801017e:	2300      	movs	r3, #0
}
 8010180:	4618      	mov	r0, r3
 8010182:	3730      	adds	r7, #48	@ 0x30
 8010184:	46bd      	mov	sp, r7
 8010186:	bd80      	pop	{r7, pc}

08010188 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010188:	b580      	push	{r7, lr}
 801018a:	b086      	sub	sp, #24
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f107 0208 	add.w	r2, r7, #8
 8010196:	4611      	mov	r1, r2
 8010198:	4618      	mov	r0, r3
 801019a:	f7ff fb51 	bl	800f840 <validate>
 801019e:	4603      	mov	r3, r0
 80101a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80101a2:	7dfb      	ldrb	r3, [r7, #23]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d168      	bne.n	801027a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	7d1b      	ldrb	r3, [r3, #20]
 80101ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d062      	beq.n	801027a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	7d1b      	ldrb	r3, [r3, #20]
 80101b8:	b25b      	sxtb	r3, r3
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	da15      	bge.n	80101ea <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80101be:	68bb      	ldr	r3, [r7, #8]
 80101c0:	7858      	ldrb	r0, [r3, #1]
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a1a      	ldr	r2, [r3, #32]
 80101cc:	2301      	movs	r3, #1
 80101ce:	f7fd f881 	bl	800d2d4 <disk_write>
 80101d2:	4603      	mov	r3, r0
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d001      	beq.n	80101dc <f_sync+0x54>
 80101d8:	2301      	movs	r3, #1
 80101da:	e04f      	b.n	801027c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	7d1b      	ldrb	r3, [r3, #20]
 80101e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80101e4:	b2da      	uxtb	r2, r3
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80101ea:	f7fc fe31 	bl	800ce50 <get_fattime>
 80101ee:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80101f0:	68ba      	ldr	r2, [r7, #8]
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101f6:	4619      	mov	r1, r3
 80101f8:	4610      	mov	r0, r2
 80101fa:	f7fd fb5b 	bl	800d8b4 <move_window>
 80101fe:	4603      	mov	r3, r0
 8010200:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010202:	7dfb      	ldrb	r3, [r7, #23]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d138      	bne.n	801027a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801020c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	330b      	adds	r3, #11
 8010212:	781a      	ldrb	r2, [r3, #0]
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	330b      	adds	r3, #11
 8010218:	f042 0220 	orr.w	r2, r2, #32
 801021c:	b2d2      	uxtb	r2, r2
 801021e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	6818      	ldr	r0, [r3, #0]
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	689b      	ldr	r3, [r3, #8]
 8010228:	461a      	mov	r2, r3
 801022a:	68f9      	ldr	r1, [r7, #12]
 801022c:	f7fe f865 	bl	800e2fa <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	f103 021c 	add.w	r2, r3, #28
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	4619      	mov	r1, r3
 801023c:	4610      	mov	r0, r2
 801023e:	f7fd f8de 	bl	800d3fe <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	3316      	adds	r3, #22
 8010246:	6939      	ldr	r1, [r7, #16]
 8010248:	4618      	mov	r0, r3
 801024a:	f7fd f8d8 	bl	800d3fe <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	3312      	adds	r3, #18
 8010252:	2100      	movs	r1, #0
 8010254:	4618      	mov	r0, r3
 8010256:	f7fd f8b7 	bl	800d3c8 <st_word>
					fs->wflag = 1;
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	2201      	movs	r2, #1
 801025e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010260:	68bb      	ldr	r3, [r7, #8]
 8010262:	4618      	mov	r0, r3
 8010264:	f7fd fb54 	bl	800d910 <sync_fs>
 8010268:	4603      	mov	r3, r0
 801026a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	7d1b      	ldrb	r3, [r3, #20]
 8010270:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010274:	b2da      	uxtb	r2, r3
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801027a:	7dfb      	ldrb	r3, [r7, #23]
}
 801027c:	4618      	mov	r0, r3
 801027e:	3718      	adds	r7, #24
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}

08010284 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b084      	sub	sp, #16
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801028c:	6878      	ldr	r0, [r7, #4]
 801028e:	f7ff ff7b 	bl	8010188 <f_sync>
 8010292:	4603      	mov	r3, r0
 8010294:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010296:	7bfb      	ldrb	r3, [r7, #15]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d118      	bne.n	80102ce <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f107 0208 	add.w	r2, r7, #8
 80102a2:	4611      	mov	r1, r2
 80102a4:	4618      	mov	r0, r3
 80102a6:	f7ff facb 	bl	800f840 <validate>
 80102aa:	4603      	mov	r3, r0
 80102ac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80102ae:	7bfb      	ldrb	r3, [r7, #15]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d10c      	bne.n	80102ce <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	691b      	ldr	r3, [r3, #16]
 80102b8:	4618      	mov	r0, r3
 80102ba:	f7fd fa57 	bl	800d76c <dec_lock>
 80102be:	4603      	mov	r3, r0
 80102c0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80102c2:	7bfb      	ldrb	r3, [r7, #15]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d102      	bne.n	80102ce <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2200      	movs	r2, #0
 80102cc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80102ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80102d0:	4618      	mov	r0, r3
 80102d2:	3710      	adds	r7, #16
 80102d4:	46bd      	mov	sp, r7
 80102d6:	bd80      	pop	{r7, pc}

080102d8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80102d8:	b580      	push	{r7, lr}
 80102da:	b090      	sub	sp, #64	@ 0x40
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
 80102e0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	f107 0208 	add.w	r2, r7, #8
 80102e8:	4611      	mov	r1, r2
 80102ea:	4618      	mov	r0, r3
 80102ec:	f7ff faa8 	bl	800f840 <validate>
 80102f0:	4603      	mov	r3, r0
 80102f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80102f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d103      	bne.n	8010306 <f_lseek+0x2e>
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	7d5b      	ldrb	r3, [r3, #21]
 8010302:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010306:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801030a:	2b00      	cmp	r3, #0
 801030c:	d002      	beq.n	8010314 <f_lseek+0x3c>
 801030e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010312:	e1e6      	b.n	80106e2 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010318:	2b00      	cmp	r3, #0
 801031a:	f000 80d1 	beq.w	80104c0 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010324:	d15a      	bne.n	80103dc <f_lseek+0x104>
			tbl = fp->cltbl;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801032a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801032c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801032e:	1d1a      	adds	r2, r3, #4
 8010330:	627a      	str	r2, [r7, #36]	@ 0x24
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	617b      	str	r3, [r7, #20]
 8010336:	2302      	movs	r3, #2
 8010338:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	689b      	ldr	r3, [r3, #8]
 801033e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8010340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010342:	2b00      	cmp	r3, #0
 8010344:	d03a      	beq.n	80103bc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010348:	613b      	str	r3, [r7, #16]
 801034a:	2300      	movs	r3, #0
 801034c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801034e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010350:	3302      	adds	r3, #2
 8010352:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8010354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010356:	60fb      	str	r3, [r7, #12]
 8010358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801035a:	3301      	adds	r3, #1
 801035c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010362:	4618      	mov	r0, r3
 8010364:	f7fd fb61 	bl	800da2a <get_fat>
 8010368:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801036a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801036c:	2b01      	cmp	r3, #1
 801036e:	d804      	bhi.n	801037a <f_lseek+0xa2>
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2202      	movs	r2, #2
 8010374:	755a      	strb	r2, [r3, #21]
 8010376:	2302      	movs	r3, #2
 8010378:	e1b3      	b.n	80106e2 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801037a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801037c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010380:	d104      	bne.n	801038c <f_lseek+0xb4>
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2201      	movs	r2, #1
 8010386:	755a      	strb	r2, [r3, #21]
 8010388:	2301      	movs	r3, #1
 801038a:	e1aa      	b.n	80106e2 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	3301      	adds	r3, #1
 8010390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010392:	429a      	cmp	r2, r3
 8010394:	d0de      	beq.n	8010354 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010396:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010398:	697b      	ldr	r3, [r7, #20]
 801039a:	429a      	cmp	r2, r3
 801039c:	d809      	bhi.n	80103b2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801039e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103a0:	1d1a      	adds	r2, r3, #4
 80103a2:	627a      	str	r2, [r7, #36]	@ 0x24
 80103a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80103a6:	601a      	str	r2, [r3, #0]
 80103a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103aa:	1d1a      	adds	r2, r3, #4
 80103ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80103ae:	693a      	ldr	r2, [r7, #16]
 80103b0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80103b2:	68bb      	ldr	r3, [r7, #8]
 80103b4:	699b      	ldr	r3, [r3, #24]
 80103b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80103b8:	429a      	cmp	r2, r3
 80103ba:	d3c4      	bcc.n	8010346 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80103c2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80103c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80103c6:	697b      	ldr	r3, [r7, #20]
 80103c8:	429a      	cmp	r2, r3
 80103ca:	d803      	bhi.n	80103d4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80103cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103ce:	2200      	movs	r2, #0
 80103d0:	601a      	str	r2, [r3, #0]
 80103d2:	e184      	b.n	80106de <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80103d4:	2311      	movs	r3, #17
 80103d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80103da:	e180      	b.n	80106de <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	68db      	ldr	r3, [r3, #12]
 80103e0:	683a      	ldr	r2, [r7, #0]
 80103e2:	429a      	cmp	r2, r3
 80103e4:	d902      	bls.n	80103ec <f_lseek+0x114>
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	68db      	ldr	r3, [r3, #12]
 80103ea:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	683a      	ldr	r2, [r7, #0]
 80103f0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	f000 8172 	beq.w	80106de <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	3b01      	subs	r3, #1
 80103fe:	4619      	mov	r1, r3
 8010400:	6878      	ldr	r0, [r7, #4]
 8010402:	f7fd fda0 	bl	800df46 <clmt_clust>
 8010406:	4602      	mov	r2, r0
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801040c:	68ba      	ldr	r2, [r7, #8]
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	69db      	ldr	r3, [r3, #28]
 8010412:	4619      	mov	r1, r3
 8010414:	4610      	mov	r0, r2
 8010416:	f7fd fae9 	bl	800d9ec <clust2sect>
 801041a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d104      	bne.n	801042c <f_lseek+0x154>
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	2202      	movs	r2, #2
 8010426:	755a      	strb	r2, [r3, #21]
 8010428:	2302      	movs	r3, #2
 801042a:	e15a      	b.n	80106e2 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	3b01      	subs	r3, #1
 8010430:	0a5b      	lsrs	r3, r3, #9
 8010432:	68ba      	ldr	r2, [r7, #8]
 8010434:	8952      	ldrh	r2, [r2, #10]
 8010436:	3a01      	subs	r2, #1
 8010438:	4013      	ands	r3, r2
 801043a:	69ba      	ldr	r2, [r7, #24]
 801043c:	4413      	add	r3, r2
 801043e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	699b      	ldr	r3, [r3, #24]
 8010444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010448:	2b00      	cmp	r3, #0
 801044a:	f000 8148 	beq.w	80106de <f_lseek+0x406>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6a1b      	ldr	r3, [r3, #32]
 8010452:	69ba      	ldr	r2, [r7, #24]
 8010454:	429a      	cmp	r2, r3
 8010456:	f000 8142 	beq.w	80106de <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	7d1b      	ldrb	r3, [r3, #20]
 801045e:	b25b      	sxtb	r3, r3
 8010460:	2b00      	cmp	r3, #0
 8010462:	da18      	bge.n	8010496 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010464:	68bb      	ldr	r3, [r7, #8]
 8010466:	7858      	ldrb	r0, [r3, #1]
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	6a1a      	ldr	r2, [r3, #32]
 8010472:	2301      	movs	r3, #1
 8010474:	f7fc ff2e 	bl	800d2d4 <disk_write>
 8010478:	4603      	mov	r3, r0
 801047a:	2b00      	cmp	r3, #0
 801047c:	d004      	beq.n	8010488 <f_lseek+0x1b0>
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	2201      	movs	r2, #1
 8010482:	755a      	strb	r2, [r3, #21]
 8010484:	2301      	movs	r3, #1
 8010486:	e12c      	b.n	80106e2 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	7d1b      	ldrb	r3, [r3, #20]
 801048c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010490:	b2da      	uxtb	r2, r3
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	7858      	ldrb	r0, [r3, #1]
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80104a0:	2301      	movs	r3, #1
 80104a2:	69ba      	ldr	r2, [r7, #24]
 80104a4:	f7fc fef6 	bl	800d294 <disk_read>
 80104a8:	4603      	mov	r3, r0
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d004      	beq.n	80104b8 <f_lseek+0x1e0>
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	2201      	movs	r2, #1
 80104b2:	755a      	strb	r2, [r3, #21]
 80104b4:	2301      	movs	r3, #1
 80104b6:	e114      	b.n	80106e2 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	69ba      	ldr	r2, [r7, #24]
 80104bc:	621a      	str	r2, [r3, #32]
 80104be:	e10e      	b.n	80106de <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	68db      	ldr	r3, [r3, #12]
 80104c4:	683a      	ldr	r2, [r7, #0]
 80104c6:	429a      	cmp	r2, r3
 80104c8:	d908      	bls.n	80104dc <f_lseek+0x204>
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	7d1b      	ldrb	r3, [r3, #20]
 80104ce:	f003 0302 	and.w	r3, r3, #2
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d102      	bne.n	80104dc <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	68db      	ldr	r3, [r3, #12]
 80104da:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	699b      	ldr	r3, [r3, #24]
 80104e0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80104e2:	2300      	movs	r3, #0
 80104e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80104ea:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80104ec:	683b      	ldr	r3, [r7, #0]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	f000 80a7 	beq.w	8010642 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	895b      	ldrh	r3, [r3, #10]
 80104f8:	025b      	lsls	r3, r3, #9
 80104fa:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80104fc:	6a3b      	ldr	r3, [r7, #32]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d01b      	beq.n	801053a <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010502:	683b      	ldr	r3, [r7, #0]
 8010504:	1e5a      	subs	r2, r3, #1
 8010506:	69fb      	ldr	r3, [r7, #28]
 8010508:	fbb2 f2f3 	udiv	r2, r2, r3
 801050c:	6a3b      	ldr	r3, [r7, #32]
 801050e:	1e59      	subs	r1, r3, #1
 8010510:	69fb      	ldr	r3, [r7, #28]
 8010512:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010516:	429a      	cmp	r2, r3
 8010518:	d30f      	bcc.n	801053a <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801051a:	6a3b      	ldr	r3, [r7, #32]
 801051c:	1e5a      	subs	r2, r3, #1
 801051e:	69fb      	ldr	r3, [r7, #28]
 8010520:	425b      	negs	r3, r3
 8010522:	401a      	ands	r2, r3
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	699b      	ldr	r3, [r3, #24]
 801052c:	683a      	ldr	r2, [r7, #0]
 801052e:	1ad3      	subs	r3, r2, r3
 8010530:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	69db      	ldr	r3, [r3, #28]
 8010536:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010538:	e022      	b.n	8010580 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	689b      	ldr	r3, [r3, #8]
 801053e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8010540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010542:	2b00      	cmp	r3, #0
 8010544:	d119      	bne.n	801057a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2100      	movs	r1, #0
 801054a:	4618      	mov	r0, r3
 801054c:	f7fd fc63 	bl	800de16 <create_chain>
 8010550:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010554:	2b01      	cmp	r3, #1
 8010556:	d104      	bne.n	8010562 <f_lseek+0x28a>
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2202      	movs	r2, #2
 801055c:	755a      	strb	r2, [r3, #21]
 801055e:	2302      	movs	r3, #2
 8010560:	e0bf      	b.n	80106e2 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010568:	d104      	bne.n	8010574 <f_lseek+0x29c>
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	2201      	movs	r2, #1
 801056e:	755a      	strb	r2, [r3, #21]
 8010570:	2301      	movs	r3, #1
 8010572:	e0b6      	b.n	80106e2 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010578:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801057e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010582:	2b00      	cmp	r3, #0
 8010584:	d05d      	beq.n	8010642 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8010586:	e03a      	b.n	80105fe <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8010588:	683a      	ldr	r2, [r7, #0]
 801058a:	69fb      	ldr	r3, [r7, #28]
 801058c:	1ad3      	subs	r3, r2, r3
 801058e:	603b      	str	r3, [r7, #0]
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	699a      	ldr	r2, [r3, #24]
 8010594:	69fb      	ldr	r3, [r7, #28]
 8010596:	441a      	add	r2, r3
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	7d1b      	ldrb	r3, [r3, #20]
 80105a0:	f003 0302 	and.w	r3, r3, #2
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d00b      	beq.n	80105c0 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80105ac:	4618      	mov	r0, r3
 80105ae:	f7fd fc32 	bl	800de16 <create_chain>
 80105b2:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80105b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d108      	bne.n	80105cc <f_lseek+0x2f4>
							ofs = 0; break;
 80105ba:	2300      	movs	r3, #0
 80105bc:	603b      	str	r3, [r7, #0]
 80105be:	e022      	b.n	8010606 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7fd fa30 	bl	800da2a <get_fat>
 80105ca:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80105cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105d2:	d104      	bne.n	80105de <f_lseek+0x306>
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	2201      	movs	r2, #1
 80105d8:	755a      	strb	r2, [r3, #21]
 80105da:	2301      	movs	r3, #1
 80105dc:	e081      	b.n	80106e2 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80105de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105e0:	2b01      	cmp	r3, #1
 80105e2:	d904      	bls.n	80105ee <f_lseek+0x316>
 80105e4:	68bb      	ldr	r3, [r7, #8]
 80105e6:	699b      	ldr	r3, [r3, #24]
 80105e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80105ea:	429a      	cmp	r2, r3
 80105ec:	d304      	bcc.n	80105f8 <f_lseek+0x320>
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2202      	movs	r2, #2
 80105f2:	755a      	strb	r2, [r3, #21]
 80105f4:	2302      	movs	r3, #2
 80105f6:	e074      	b.n	80106e2 <f_lseek+0x40a>
					fp->clust = clst;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80105fc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80105fe:	683a      	ldr	r2, [r7, #0]
 8010600:	69fb      	ldr	r3, [r7, #28]
 8010602:	429a      	cmp	r2, r3
 8010604:	d8c0      	bhi.n	8010588 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	699a      	ldr	r2, [r3, #24]
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	441a      	add	r2, r3
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010618:	2b00      	cmp	r3, #0
 801061a:	d012      	beq.n	8010642 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010620:	4618      	mov	r0, r3
 8010622:	f7fd f9e3 	bl	800d9ec <clust2sect>
 8010626:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8010628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801062a:	2b00      	cmp	r3, #0
 801062c:	d104      	bne.n	8010638 <f_lseek+0x360>
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	2202      	movs	r2, #2
 8010632:	755a      	strb	r2, [r3, #21]
 8010634:	2302      	movs	r3, #2
 8010636:	e054      	b.n	80106e2 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8010638:	683b      	ldr	r3, [r7, #0]
 801063a:	0a5b      	lsrs	r3, r3, #9
 801063c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801063e:	4413      	add	r3, r2
 8010640:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	699a      	ldr	r2, [r3, #24]
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	429a      	cmp	r2, r3
 801064c:	d90a      	bls.n	8010664 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	699a      	ldr	r2, [r3, #24]
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	7d1b      	ldrb	r3, [r3, #20]
 801065a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801065e:	b2da      	uxtb	r2, r3
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	699b      	ldr	r3, [r3, #24]
 8010668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801066c:	2b00      	cmp	r3, #0
 801066e:	d036      	beq.n	80106de <f_lseek+0x406>
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6a1b      	ldr	r3, [r3, #32]
 8010674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010676:	429a      	cmp	r2, r3
 8010678:	d031      	beq.n	80106de <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	7d1b      	ldrb	r3, [r3, #20]
 801067e:	b25b      	sxtb	r3, r3
 8010680:	2b00      	cmp	r3, #0
 8010682:	da18      	bge.n	80106b6 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	7858      	ldrb	r0, [r3, #1]
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	6a1a      	ldr	r2, [r3, #32]
 8010692:	2301      	movs	r3, #1
 8010694:	f7fc fe1e 	bl	800d2d4 <disk_write>
 8010698:	4603      	mov	r3, r0
 801069a:	2b00      	cmp	r3, #0
 801069c:	d004      	beq.n	80106a8 <f_lseek+0x3d0>
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2201      	movs	r2, #1
 80106a2:	755a      	strb	r2, [r3, #21]
 80106a4:	2301      	movs	r3, #1
 80106a6:	e01c      	b.n	80106e2 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	7d1b      	ldrb	r3, [r3, #20]
 80106ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80106b0:	b2da      	uxtb	r2, r3
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80106b6:	68bb      	ldr	r3, [r7, #8]
 80106b8:	7858      	ldrb	r0, [r3, #1]
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80106c0:	2301      	movs	r3, #1
 80106c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106c4:	f7fc fde6 	bl	800d294 <disk_read>
 80106c8:	4603      	mov	r3, r0
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d004      	beq.n	80106d8 <f_lseek+0x400>
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2201      	movs	r2, #1
 80106d2:	755a      	strb	r2, [r3, #21]
 80106d4:	2301      	movs	r3, #1
 80106d6:	e004      	b.n	80106e2 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106dc:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80106de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3740      	adds	r7, #64	@ 0x40
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}

080106ea <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80106ea:	b580      	push	{r7, lr}
 80106ec:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80106f6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80106fa:	6018      	str	r0, [r3, #0]
 80106fc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010700:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8010704:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010706:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801070a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d101      	bne.n	8010718 <f_opendir+0x2e>
 8010714:	2309      	movs	r3, #9
 8010716:	e0a0      	b.n	801085a <f_opendir+0x170>

	/* Get logical drive */
	obj = &dp->obj;
 8010718:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801071c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	res = find_volume(&path, &fs, 0);
 8010726:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 801072a:	463b      	mov	r3, r7
 801072c:	2200      	movs	r2, #0
 801072e:	4618      	mov	r0, r3
 8010730:	f7fe fe3a 	bl	800f3a8 <find_volume>
 8010734:	4603      	mov	r3, r0
 8010736:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	if (res == FR_OK) {
 801073a:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 801073e:	2b00      	cmp	r3, #0
 8010740:	f040 8081 	bne.w	8010846 <f_opendir+0x15c>
		obj->fs = fs;
 8010744:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8010748:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 801074c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 801074e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010752:	f107 020c 	add.w	r2, r7, #12
 8010756:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010758:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801075c:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8010760:	681a      	ldr	r2, [r3, #0]
 8010762:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010766:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801076a:	4611      	mov	r1, r2
 801076c:	6818      	ldr	r0, [r3, #0]
 801076e:	f7fe fd0f 	bl	800f190 <follow_path>
 8010772:	4603      	mov	r3, r0
 8010774:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
		if (res == FR_OK) {						/* Follow completed */
 8010778:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 801077c:	2b00      	cmp	r3, #0
 801077e:	d15b      	bne.n	8010838 <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010780:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010784:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801078e:	b25b      	sxtb	r3, r3
 8010790:	2b00      	cmp	r3, #0
 8010792:	db1a      	blt.n	80107ca <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010794:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010798:	799b      	ldrb	r3, [r3, #6]
 801079a:	f003 0310 	and.w	r3, r3, #16
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d010      	beq.n	80107c4 <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80107a2:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80107a6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80107aa:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	6a1b      	ldr	r3, [r3, #32]
 80107b2:	4619      	mov	r1, r3
 80107b4:	4610      	mov	r0, r2
 80107b6:	f7fd fd81 	bl	800e2bc <ld_clust>
 80107ba:	4602      	mov	r2, r0
 80107bc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80107c0:	609a      	str	r2, [r3, #8]
 80107c2:	e002      	b.n	80107ca <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80107c4:	2305      	movs	r3, #5
 80107c6:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
				}
			}
			if (res == FR_OK) {
 80107ca:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d132      	bne.n	8010838 <f_opendir+0x14e>
				obj->id = fs->id;
 80107d2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80107d6:	88da      	ldrh	r2, [r3, #6]
 80107d8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80107dc:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80107de:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80107e2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80107e6:	2100      	movs	r1, #0
 80107e8:	6818      	ldr	r0, [r3, #0]
 80107ea:	f7fd fbe0 	bl	800dfae <dir_sdi>
 80107ee:	4603      	mov	r3, r0
 80107f0:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80107f4:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d11d      	bne.n	8010838 <f_opendir+0x14e>
					if (obj->sclust) {
 80107fc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010800:	689b      	ldr	r3, [r3, #8]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d014      	beq.n	8010830 <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010806:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801080a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801080e:	2100      	movs	r1, #0
 8010810:	6818      	ldr	r0, [r3, #0]
 8010812:	f7fc ff1d 	bl	800d650 <inc_lock>
 8010816:	4602      	mov	r2, r0
 8010818:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 801081c:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801081e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010822:	691b      	ldr	r3, [r3, #16]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d107      	bne.n	8010838 <f_opendir+0x14e>
 8010828:	2312      	movs	r3, #18
 801082a:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
 801082e:	e003      	b.n	8010838 <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010830:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010834:	2200      	movs	r2, #0
 8010836:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010838:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 801083c:	2b04      	cmp	r3, #4
 801083e:	d102      	bne.n	8010846 <f_opendir+0x15c>
 8010840:	2305      	movs	r3, #5
 8010842:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010846:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 801084a:	2b00      	cmp	r3, #0
 801084c:	d003      	beq.n	8010856 <f_opendir+0x16c>
 801084e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010852:	2200      	movs	r2, #0
 8010854:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010856:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
}
 801085a:	4618      	mov	r0, r3
 801085c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}

08010864 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b084      	sub	sp, #16
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f107 0208 	add.w	r2, r7, #8
 8010872:	4611      	mov	r1, r2
 8010874:	4618      	mov	r0, r3
 8010876:	f7fe ffe3 	bl	800f840 <validate>
 801087a:	4603      	mov	r3, r0
 801087c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801087e:	7bfb      	ldrb	r3, [r7, #15]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d110      	bne.n	80108a6 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	691b      	ldr	r3, [r3, #16]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d006      	beq.n	801089a <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	691b      	ldr	r3, [r3, #16]
 8010890:	4618      	mov	r0, r3
 8010892:	f7fc ff6b 	bl	800d76c <dec_lock>
 8010896:	4603      	mov	r3, r0
 8010898:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801089a:	7bfb      	ldrb	r3, [r7, #15]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d102      	bne.n	80108a6 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	2200      	movs	r2, #0
 80108a4:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80108a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80108a8:	4618      	mov	r0, r3
 80108aa:	3710      	adds	r7, #16
 80108ac:	46bd      	mov	sp, r7
 80108ae:	bd80      	pop	{r7, pc}

080108b0 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 80108b6:	af00      	add	r7, sp, #0
 80108b8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80108bc:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80108c0:	6018      	str	r0, [r3, #0]
 80108c2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80108c6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80108ca:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80108cc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80108d0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80108da:	4611      	mov	r1, r2
 80108dc:	4618      	mov	r0, r3
 80108de:	f7fe ffaf 	bl	800f840 <validate>
 80108e2:	4603      	mov	r3, r0
 80108e4:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
	if (res == FR_OK) {
 80108e8:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d14b      	bne.n	8010988 <f_readdir+0xd8>
		if (!fno) {
 80108f0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80108f4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d10b      	bne.n	8010916 <f_readdir+0x66>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80108fe:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010902:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010906:	2100      	movs	r1, #0
 8010908:	6818      	ldr	r0, [r3, #0]
 801090a:	f7fd fb50 	bl	800dfae <dir_sdi>
 801090e:	4603      	mov	r3, r0
 8010910:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8010914:	e038      	b.n	8010988 <f_readdir+0xd8>
		} else {
			INIT_NAMBUF(fs);
 8010916:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 801091a:	f107 0208 	add.w	r2, r7, #8
 801091e:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 8010920:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010924:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010928:	2100      	movs	r1, #0
 801092a:	6818      	ldr	r0, [r3, #0]
 801092c:	f7fd fef1 	bl	800e712 <dir_read>
 8010930:	4603      	mov	r3, r0
 8010932:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010936:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 801093a:	2b04      	cmp	r3, #4
 801093c:	d102      	bne.n	8010944 <f_readdir+0x94>
 801093e:	2300      	movs	r3, #0
 8010940:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 8010944:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8010948:	2b00      	cmp	r3, #0
 801094a:	d11d      	bne.n	8010988 <f_readdir+0xd8>
				get_fileinfo(dp, fno);		/* Get the object information */
 801094c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010950:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8010954:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010958:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 801095c:	6811      	ldr	r1, [r2, #0]
 801095e:	6818      	ldr	r0, [r3, #0]
 8010960:	f7fe f980 	bl	800ec64 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010964:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010968:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 801096c:	2100      	movs	r1, #0
 801096e:	6818      	ldr	r0, [r3, #0]
 8010970:	f7fd fb98 	bl	800e0a4 <dir_next>
 8010974:	4603      	mov	r3, r0
 8010976:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801097a:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 801097e:	2b04      	cmp	r3, #4
 8010980:	d102      	bne.n	8010988 <f_readdir+0xd8>
 8010982:	2300      	movs	r3, #0
 8010984:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010988:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
}
 801098c:	4618      	mov	r0, r3
 801098e:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}

08010996 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8010996:	b580      	push	{r7, lr}
 8010998:	b092      	sub	sp, #72	@ 0x48
 801099a:	af00      	add	r7, sp, #0
 801099c:	60f8      	str	r0, [r7, #12]
 801099e:	60b9      	str	r1, [r7, #8]
 80109a0:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80109a2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80109a6:	f107 030c 	add.w	r3, r7, #12
 80109aa:	2200      	movs	r2, #0
 80109ac:	4618      	mov	r0, r3
 80109ae:	f7fe fcfb 	bl	800f3a8 <find_volume>
 80109b2:	4603      	mov	r3, r0
 80109b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 80109b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80109bc:	2b00      	cmp	r3, #0
 80109be:	f040 8099 	bne.w	8010af4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80109c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80109c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109ca:	695a      	ldr	r2, [r3, #20]
 80109cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109ce:	699b      	ldr	r3, [r3, #24]
 80109d0:	3b02      	subs	r3, #2
 80109d2:	429a      	cmp	r2, r3
 80109d4:	d804      	bhi.n	80109e0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80109d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d8:	695a      	ldr	r2, [r3, #20]
 80109da:	68bb      	ldr	r3, [r7, #8]
 80109dc:	601a      	str	r2, [r3, #0]
 80109de:	e089      	b.n	8010af4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80109e0:	2300      	movs	r3, #0
 80109e2:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80109e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109e6:	781b      	ldrb	r3, [r3, #0]
 80109e8:	2b01      	cmp	r3, #1
 80109ea:	d128      	bne.n	8010a3e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80109ec:	2302      	movs	r3, #2
 80109ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80109f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109f2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80109f4:	f107 0314 	add.w	r3, r7, #20
 80109f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80109fa:	4618      	mov	r0, r3
 80109fc:	f7fd f815 	bl	800da2a <get_fat>
 8010a00:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8010a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a08:	d103      	bne.n	8010a12 <f_getfree+0x7c>
 8010a0a:	2301      	movs	r3, #1
 8010a0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010a10:	e063      	b.n	8010ada <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8010a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a14:	2b01      	cmp	r3, #1
 8010a16:	d103      	bne.n	8010a20 <f_getfree+0x8a>
 8010a18:	2302      	movs	r3, #2
 8010a1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010a1e:	e05c      	b.n	8010ada <f_getfree+0x144>
					if (stat == 0) nfree++;
 8010a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d102      	bne.n	8010a2c <f_getfree+0x96>
 8010a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a28:	3301      	adds	r3, #1
 8010a2a:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8010a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a2e:	3301      	adds	r3, #1
 8010a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a34:	699b      	ldr	r3, [r3, #24]
 8010a36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	d3db      	bcc.n	80109f4 <f_getfree+0x5e>
 8010a3c:	e04d      	b.n	8010ada <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8010a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a40:	699b      	ldr	r3, [r3, #24]
 8010a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a48:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a4e:	2300      	movs	r3, #0
 8010a50:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8010a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d113      	bne.n	8010a80 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8010a58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a5c:	1c5a      	adds	r2, r3, #1
 8010a5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8010a60:	4619      	mov	r1, r3
 8010a62:	f7fc ff27 	bl	800d8b4 <move_window>
 8010a66:	4603      	mov	r3, r0
 8010a68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8010a6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d131      	bne.n	8010ad8 <f_getfree+0x142>
							p = fs->win;
 8010a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a76:	3334      	adds	r3, #52	@ 0x34
 8010a78:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8010a7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010a7e:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8010a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a82:	781b      	ldrb	r3, [r3, #0]
 8010a84:	2b02      	cmp	r3, #2
 8010a86:	d10f      	bne.n	8010aa8 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8010a88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010a8a:	f7fc fc61 	bl	800d350 <ld_word>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d102      	bne.n	8010a9a <f_getfree+0x104>
 8010a94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a96:	3301      	adds	r3, #1
 8010a98:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8010a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a9c:	3302      	adds	r3, #2
 8010a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aa2:	3b02      	subs	r3, #2
 8010aa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8010aa6:	e010      	b.n	8010aca <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8010aa8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010aaa:	f7fc fc6a 	bl	800d382 <ld_dword>
 8010aae:	4603      	mov	r3, r0
 8010ab0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d102      	bne.n	8010abe <f_getfree+0x128>
 8010ab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010aba:	3301      	adds	r3, #1
 8010abc:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8010abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac0:	3304      	adds	r3, #4
 8010ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac6:	3b04      	subs	r3, #4
 8010ac8:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8010aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010acc:	3b01      	subs	r3, #1
 8010ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d1bd      	bne.n	8010a52 <f_getfree+0xbc>
 8010ad6:	e000      	b.n	8010ada <f_getfree+0x144>
							if (res != FR_OK) break;
 8010ad8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ade:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8010ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ae4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8010ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae8:	791a      	ldrb	r2, [r3, #4]
 8010aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aec:	f042 0201 	orr.w	r2, r2, #1
 8010af0:	b2d2      	uxtb	r2, r2
 8010af2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8010af4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8010af8:	4618      	mov	r0, r3
 8010afa:	3748      	adds	r7, #72	@ 0x48
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	f5ad 7d20 	sub.w	sp, sp, #640	@ 0x280
 8010b06:	af00      	add	r7, sp, #0
 8010b08:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8010b0c:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8010b10:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8010b12:	2300      	movs	r3, #0
 8010b14:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8010b18:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8010b1c:	1d3b      	adds	r3, r7, #4
 8010b1e:	2202      	movs	r2, #2
 8010b20:	4618      	mov	r0, r3
 8010b22:	f7fe fc41 	bl	800f3a8 <find_volume>
 8010b26:	4603      	mov	r3, r0
 8010b28:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
	dj.obj.fs = fs;
 8010b2c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010b30:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
	if (res == FR_OK) {
 8010b34:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	f040 80a1 	bne.w	8010c80 <f_unlink+0x180>
		INIT_NAMBUF(fs);
 8010b3e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010b42:	f107 020c 	add.w	r2, r7, #12
 8010b46:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 8010b48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8010b4c:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8010b50:	681a      	ldr	r2, [r3, #0]
 8010b52:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010b56:	4611      	mov	r1, r2
 8010b58:	4618      	mov	r0, r3
 8010b5a:	f7fe fb19 	bl	800f190 <follow_path>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8010b64:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d108      	bne.n	8010b7e <f_unlink+0x7e>
 8010b6c:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010b70:	2102      	movs	r1, #2
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7fc fcee 	bl	800d554 <chk_lock>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8010b7e:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d17c      	bne.n	8010c80 <f_unlink+0x180>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010b86:	f897 3273 	ldrb.w	r3, [r7, #627]	@ 0x273
 8010b8a:	b25b      	sxtb	r3, r3
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	da03      	bge.n	8010b98 <f_unlink+0x98>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8010b90:	2306      	movs	r3, #6
 8010b92:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
 8010b96:	e008      	b.n	8010baa <f_unlink+0xaa>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8010b98:	f897 324a 	ldrb.w	r3, [r7, #586]	@ 0x24a
 8010b9c:	f003 0301 	and.w	r3, r3, #1
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d002      	beq.n	8010baa <f_unlink+0xaa>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8010ba4:	2307      	movs	r3, #7
 8010ba6:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
				}
			}
			if (res == FR_OK) {
 8010baa:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d13b      	bne.n	8010c2a <f_unlink+0x12a>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8010bb2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010bb6:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8010bba:	4611      	mov	r1, r2
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	f7fd fb7d 	bl	800e2bc <ld_clust>
 8010bc2:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8010bc6:	f897 324a 	ldrb.w	r3, [r7, #586]	@ 0x24a
 8010bca:	f003 0310 	and.w	r3, r3, #16
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d02b      	beq.n	8010c2a <f_unlink+0x12a>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8010bd2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010bd6:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
						sdj.obj.sclust = dclst;
 8010bda:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8010bde:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8010be2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010be6:	2100      	movs	r1, #0
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7fd f9e0 	bl	800dfae <dir_sdi>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
						if (res == FR_OK) {
 8010bf4:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d116      	bne.n	8010c2a <f_unlink+0x12a>
							res = dir_read(&sdj, 0);			/* Read an item */
 8010bfc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010c00:	2100      	movs	r1, #0
 8010c02:	4618      	mov	r0, r3
 8010c04:	f7fd fd85 	bl	800e712 <dir_read>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8010c0e:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d102      	bne.n	8010c1c <f_unlink+0x11c>
 8010c16:	2307      	movs	r3, #7
 8010c18:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8010c1c:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010c20:	2b04      	cmp	r3, #4
 8010c22:	d102      	bne.n	8010c2a <f_unlink+0x12a>
 8010c24:	2300      	movs	r3, #0
 8010c26:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
						}
					}
				}
			}
			if (res == FR_OK) {
 8010c2a:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d126      	bne.n	8010c80 <f_unlink+0x180>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8010c32:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010c36:	4618      	mov	r0, r3
 8010c38:	f7fd ffca 	bl	800ebd0 <dir_remove>
 8010c3c:	4603      	mov	r3, r0
 8010c3e:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8010c42:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d10e      	bne.n	8010c68 <f_unlink+0x168>
 8010c4a:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d00a      	beq.n	8010c68 <f_unlink+0x168>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8010c52:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010c56:	2200      	movs	r2, #0
 8010c58:	f8d7 1278 	ldr.w	r1, [r7, #632]	@ 0x278
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7fd f875 	bl	800dd4c <remove_chain>
 8010c62:	4603      	mov	r3, r0
 8010c64:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8010c68:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d107      	bne.n	8010c80 <f_unlink+0x180>
 8010c70:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010c74:	4618      	mov	r0, r3
 8010c76:	f7fc fe4b 	bl	800d910 <sync_fs>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8010c80:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
}
 8010c84:	4618      	mov	r0, r3
 8010c86:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}

08010c8e <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8010c8e:	b580      	push	{r7, lr}
 8010c90:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8010c9a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010c9e:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8010ca0:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8010ca4:	1d3b      	adds	r3, r7, #4
 8010ca6:	2202      	movs	r2, #2
 8010ca8:	4618      	mov	r0, r3
 8010caa:	f7fe fb7d 	bl	800f3a8 <find_volume>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
	dj.obj.fs = fs;
 8010cb4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010cb8:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	if (res == FR_OK) {
 8010cbc:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	f040 812e 	bne.w	8010f22 <f_mkdir+0x294>
		INIT_NAMBUF(fs);
 8010cc6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010cca:	f107 020c 	add.w	r2, r7, #12
 8010cce:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 8010cd0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8010cd4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010cd8:	681a      	ldr	r2, [r3, #0]
 8010cda:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010cde:	4611      	mov	r1, r2
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	f7fe fa55 	bl	800f190 <follow_path>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8010cec:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d102      	bne.n	8010cfa <f_mkdir+0x6c>
 8010cf4:	2308      	movs	r3, #8
 8010cf6:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8010cfa:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010cfe:	2b04      	cmp	r3, #4
 8010d00:	f040 810f 	bne.w	8010f22 <f_mkdir+0x294>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8010d04:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010d08:	2100      	movs	r1, #0
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	f7fd f883 	bl	800de16 <create_chain>
 8010d10:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8010d14:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d18:	895b      	ldrh	r3, [r3, #10]
 8010d1a:	025b      	lsls	r3, r3, #9
 8010d1c:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
			res = FR_OK;
 8010d20:	2300      	movs	r3, #0
 8010d22:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8010d26:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d102      	bne.n	8010d34 <f_mkdir+0xa6>
 8010d2e:	2307      	movs	r3, #7
 8010d30:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 8010d34:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010d38:	2b01      	cmp	r3, #1
 8010d3a:	d102      	bne.n	8010d42 <f_mkdir+0xb4>
 8010d3c:	2302      	movs	r3, #2
 8010d3e:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010d42:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d4a:	d102      	bne.n	8010d52 <f_mkdir+0xc4>
 8010d4c:	2301      	movs	r3, #1
 8010d4e:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8010d52:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d107      	bne.n	8010d6a <f_mkdir+0xdc>
 8010d5a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7fc fd64 	bl	800d82c <sync_window>
 8010d64:	4603      	mov	r3, r0
 8010d66:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			tm = GET_FATTIME();
 8010d6a:	f7fc f871 	bl	800ce50 <get_fattime>
 8010d6e:	f8c7 0248 	str.w	r0, [r7, #584]	@ 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 8010d72:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	f040 8090 	bne.w	8010e9c <f_mkdir+0x20e>
				dsc = clust2sect(fs, dcl);
 8010d7c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d80:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8010d84:	4618      	mov	r0, r3
 8010d86:	f7fc fe31 	bl	800d9ec <clust2sect>
 8010d8a:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
				dir = fs->win;
 8010d8e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d92:	3334      	adds	r3, #52	@ 0x34
 8010d94:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
				mem_set(dir, 0, SS(fs));
 8010d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d9c:	2100      	movs	r1, #0
 8010d9e:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8010da2:	f7fc fb79 	bl	800d498 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8010da6:	220b      	movs	r2, #11
 8010da8:	2120      	movs	r1, #32
 8010daa:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8010dae:	f7fc fb73 	bl	800d498 <mem_set>
					dir[DIR_Name] = '.';
 8010db2:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010db6:	222e      	movs	r2, #46	@ 0x2e
 8010db8:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8010dba:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010dbe:	330b      	adds	r3, #11
 8010dc0:	2210      	movs	r2, #16
 8010dc2:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8010dc4:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010dc8:	3316      	adds	r3, #22
 8010dca:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f7fc fb15 	bl	800d3fe <st_dword>
					st_clust(fs, dir, dcl);
 8010dd4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010dd8:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8010ddc:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8010de0:	4618      	mov	r0, r3
 8010de2:	f7fd fa8a 	bl	800e2fa <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8010de6:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010dea:	3320      	adds	r3, #32
 8010dec:	2220      	movs	r2, #32
 8010dee:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8010df2:	4618      	mov	r0, r3
 8010df4:	f7fc fb2f 	bl	800d456 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8010df8:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010dfc:	3321      	adds	r3, #33	@ 0x21
 8010dfe:	222e      	movs	r2, #46	@ 0x2e
 8010e00:	701a      	strb	r2, [r3, #0]
 8010e02:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8010e06:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8010e0a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	2b03      	cmp	r3, #3
 8010e12:	d109      	bne.n	8010e28 <f_mkdir+0x19a>
 8010e14:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e1a:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d102      	bne.n	8010e28 <f_mkdir+0x19a>
 8010e22:	2300      	movs	r3, #0
 8010e24:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 8010e28:	f8d7 020c 	ldr.w	r0, [r7, #524]	@ 0x20c
 8010e2c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010e30:	3320      	adds	r3, #32
 8010e32:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8010e36:	4619      	mov	r1, r3
 8010e38:	f7fd fa5f 	bl	800e2fa <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8010e3c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e40:	895b      	ldrh	r3, [r3, #10]
 8010e42:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8010e46:	e023      	b.n	8010e90 <f_mkdir+0x202>
					fs->winsect = dsc++;
 8010e48:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8010e4c:	1c5a      	adds	r2, r3, #1
 8010e4e:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8010e52:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8010e56:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 8010e58:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e5c:	2201      	movs	r2, #1
 8010e5e:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8010e60:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e64:	4618      	mov	r0, r3
 8010e66:	f7fc fce1 	bl	800d82c <sync_window>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
					if (res != FR_OK) break;
 8010e70:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d110      	bne.n	8010e9a <f_mkdir+0x20c>
					mem_set(dir, 0, SS(fs));
 8010e78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010e7c:	2100      	movs	r1, #0
 8010e7e:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8010e82:	f7fc fb09 	bl	800d498 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8010e86:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8010e8a:	3b01      	subs	r3, #1
 8010e8c:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8010e90:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d1d7      	bne.n	8010e48 <f_mkdir+0x1ba>
 8010e98:	e000      	b.n	8010e9c <f_mkdir+0x20e>
					if (res != FR_OK) break;
 8010e9a:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8010e9c:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d107      	bne.n	8010eb4 <f_mkdir+0x226>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8010ea4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	f7fd fd99 	bl	800e9e0 <dir_register>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			}
			if (res == FR_OK) {
 8010eb4:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d12a      	bne.n	8010f12 <f_mkdir+0x284>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8010ebc:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8010ec0:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8010ec4:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010ec8:	3316      	adds	r3, #22
 8010eca:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f7fc fa95 	bl	800d3fe <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8010ed4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010ed8:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8010edc:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7fd fa0a 	bl	800e2fa <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8010ee6:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010eea:	330b      	adds	r3, #11
 8010eec:	2210      	movs	r2, #16
 8010eee:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8010ef0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010ef4:	2201      	movs	r2, #1
 8010ef6:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8010ef8:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d110      	bne.n	8010f22 <f_mkdir+0x294>
					res = sync_fs(fs);
 8010f00:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7fc fd03 	bl	800d910 <sync_fs>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
 8010f10:	e007      	b.n	8010f22 <f_mkdir+0x294>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8010f12:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010f16:	2200      	movs	r2, #0
 8010f18:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	f7fc ff15 	bl	800dd4c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8010f22:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
}
 8010f26:	4618      	mov	r0, r3
 8010f28:	f507 7718 	add.w	r7, r7, #608	@ 0x260
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	bd80      	pop	{r7, pc}

08010f30 <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 8010f36:	af00      	add	r7, sp, #0
 8010f38:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8010f3c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8010f40:	6018      	str	r0, [r3, #0]
 8010f42:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8010f46:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8010f4a:	6019      	str	r1, [r3, #0]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF


	res = find_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 8010f4c:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8010f50:	1d3b      	adds	r3, r7, #4
 8010f52:	2202      	movs	r2, #2
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fe fa27 	bl	800f3a8 <find_volume>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	dj.obj.fs = fs;
 8010f60:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f64:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	if (res == FR_OK) {
 8010f68:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d148      	bne.n	8011002 <f_utime+0xd2>
		INIT_NAMBUF(fs);
 8010f70:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f74:	f107 020c 	add.w	r2, r7, #12
 8010f78:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8010f7a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8010f7e:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8010f82:	681a      	ldr	r2, [r3, #0]
 8010f84:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010f88:	4611      	mov	r1, r2
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f7fe f900 	bl	800f190 <follow_path>
 8010f90:	4603      	mov	r3, r0
 8010f92:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
		if (res == FR_OK && (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check object validity */
 8010f96:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d108      	bne.n	8010fb0 <f_utime+0x80>
 8010f9e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8010fa2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d002      	beq.n	8010fb0 <f_utime+0x80>
 8010faa:	2306      	movs	r3, #6
 8010fac:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
		if (res == FR_OK) {
 8010fb0:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d124      	bne.n	8011002 <f_utime+0xd2>
				st_dword(fs->dirbuf + XDIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
				res = store_xdir(&dj);
			} else
#endif
			{
				st_dword(dj.dir + DIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
 8010fb8:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8010fbc:	f103 0016 	add.w	r0, r3, #22
 8010fc0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8010fc4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	889b      	ldrh	r3, [r3, #4]
 8010fcc:	041b      	lsls	r3, r3, #16
 8010fce:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8010fd2:	f5a2 7212 	sub.w	r2, r2, #584	@ 0x248
 8010fd6:	6812      	ldr	r2, [r2, #0]
 8010fd8:	88d2      	ldrh	r2, [r2, #6]
 8010fda:	4313      	orrs	r3, r2
 8010fdc:	4619      	mov	r1, r3
 8010fde:	f7fc fa0e 	bl	800d3fe <st_dword>
				fs->wflag = 1;
 8010fe2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010fe6:	2201      	movs	r2, #1
 8010fe8:	70da      	strb	r2, [r3, #3]
			}
			if (res == FR_OK) {
 8010fea:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d107      	bne.n	8011002 <f_utime+0xd2>
				res = sync_fs(fs);
 8010ff2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	f7fc fc8a 	bl	800d910 <sync_fs>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011002:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
}
 8011006:	4618      	mov	r0, r3
 8011008:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}

08011010 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011010:	b480      	push	{r7}
 8011012:	b087      	sub	sp, #28
 8011014:	af00      	add	r7, sp, #0
 8011016:	60f8      	str	r0, [r7, #12]
 8011018:	60b9      	str	r1, [r7, #8]
 801101a:	4613      	mov	r3, r2
 801101c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801101e:	2301      	movs	r3, #1
 8011020:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011022:	2300      	movs	r3, #0
 8011024:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011026:	4b1f      	ldr	r3, [pc, #124]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011028:	7a5b      	ldrb	r3, [r3, #9]
 801102a:	b2db      	uxtb	r3, r3
 801102c:	2b00      	cmp	r3, #0
 801102e:	d131      	bne.n	8011094 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011030:	4b1c      	ldr	r3, [pc, #112]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011032:	7a5b      	ldrb	r3, [r3, #9]
 8011034:	b2db      	uxtb	r3, r3
 8011036:	461a      	mov	r2, r3
 8011038:	4b1a      	ldr	r3, [pc, #104]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 801103a:	2100      	movs	r1, #0
 801103c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801103e:	4b19      	ldr	r3, [pc, #100]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011040:	7a5b      	ldrb	r3, [r3, #9]
 8011042:	b2db      	uxtb	r3, r3
 8011044:	4a17      	ldr	r2, [pc, #92]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011046:	009b      	lsls	r3, r3, #2
 8011048:	4413      	add	r3, r2
 801104a:	68fa      	ldr	r2, [r7, #12]
 801104c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801104e:	4b15      	ldr	r3, [pc, #84]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011050:	7a5b      	ldrb	r3, [r3, #9]
 8011052:	b2db      	uxtb	r3, r3
 8011054:	461a      	mov	r2, r3
 8011056:	4b13      	ldr	r3, [pc, #76]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011058:	4413      	add	r3, r2
 801105a:	79fa      	ldrb	r2, [r7, #7]
 801105c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801105e:	4b11      	ldr	r3, [pc, #68]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 8011060:	7a5b      	ldrb	r3, [r3, #9]
 8011062:	b2db      	uxtb	r3, r3
 8011064:	1c5a      	adds	r2, r3, #1
 8011066:	b2d1      	uxtb	r1, r2
 8011068:	4a0e      	ldr	r2, [pc, #56]	@ (80110a4 <FATFS_LinkDriverEx+0x94>)
 801106a:	7251      	strb	r1, [r2, #9]
 801106c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801106e:	7dbb      	ldrb	r3, [r7, #22]
 8011070:	3330      	adds	r3, #48	@ 0x30
 8011072:	b2da      	uxtb	r2, r3
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	3301      	adds	r3, #1
 801107c:	223a      	movs	r2, #58	@ 0x3a
 801107e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	3302      	adds	r3, #2
 8011084:	222f      	movs	r2, #47	@ 0x2f
 8011086:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011088:	68bb      	ldr	r3, [r7, #8]
 801108a:	3303      	adds	r3, #3
 801108c:	2200      	movs	r2, #0
 801108e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011090:	2300      	movs	r3, #0
 8011092:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011094:	7dfb      	ldrb	r3, [r7, #23]
}
 8011096:	4618      	mov	r0, r3
 8011098:	371c      	adds	r7, #28
 801109a:	46bd      	mov	sp, r7
 801109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a0:	4770      	bx	lr
 80110a2:	bf00      	nop
 80110a4:	20000d14 	.word	0x20000d14

080110a8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b082      	sub	sp, #8
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
 80110b0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80110b2:	2200      	movs	r2, #0
 80110b4:	6839      	ldr	r1, [r7, #0]
 80110b6:	6878      	ldr	r0, [r7, #4]
 80110b8:	f7ff ffaa 	bl	8011010 <FATFS_LinkDriverEx>
 80110bc:	4603      	mov	r3, r0
}
 80110be:	4618      	mov	r0, r3
 80110c0:	3708      	adds	r7, #8
 80110c2:	46bd      	mov	sp, r7
 80110c4:	bd80      	pop	{r7, pc}
	...

080110c8 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80110c8:	b480      	push	{r7}
 80110ca:	b085      	sub	sp, #20
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
 80110d0:	460b      	mov	r3, r1
 80110d2:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80110d4:	2300      	movs	r3, #0
 80110d6:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80110d8:	2301      	movs	r3, #1
 80110da:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80110dc:	4b15      	ldr	r3, [pc, #84]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 80110de:	7a5b      	ldrb	r3, [r3, #9]
 80110e0:	b2db      	uxtb	r3, r3
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d01e      	beq.n	8011124 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	781b      	ldrb	r3, [r3, #0]
 80110ea:	3b30      	subs	r3, #48	@ 0x30
 80110ec:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80110ee:	7bbb      	ldrb	r3, [r7, #14]
 80110f0:	4a10      	ldr	r2, [pc, #64]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 80110f2:	009b      	lsls	r3, r3, #2
 80110f4:	4413      	add	r3, r2
 80110f6:	685b      	ldr	r3, [r3, #4]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d013      	beq.n	8011124 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 80110fc:	7bbb      	ldrb	r3, [r7, #14]
 80110fe:	4a0d      	ldr	r2, [pc, #52]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 8011100:	009b      	lsls	r3, r3, #2
 8011102:	4413      	add	r3, r2
 8011104:	2200      	movs	r2, #0
 8011106:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8011108:	7bbb      	ldrb	r3, [r7, #14]
 801110a:	4a0a      	ldr	r2, [pc, #40]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 801110c:	4413      	add	r3, r2
 801110e:	2200      	movs	r2, #0
 8011110:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8011112:	4b08      	ldr	r3, [pc, #32]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 8011114:	7a5b      	ldrb	r3, [r3, #9]
 8011116:	b2db      	uxtb	r3, r3
 8011118:	3b01      	subs	r3, #1
 801111a:	b2da      	uxtb	r2, r3
 801111c:	4b05      	ldr	r3, [pc, #20]	@ (8011134 <FATFS_UnLinkDriverEx+0x6c>)
 801111e:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8011120:	2300      	movs	r3, #0
 8011122:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011124:	7bfb      	ldrb	r3, [r7, #15]
}
 8011126:	4618      	mov	r0, r3
 8011128:	3714      	adds	r7, #20
 801112a:	46bd      	mov	sp, r7
 801112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011130:	4770      	bx	lr
 8011132:	bf00      	nop
 8011134:	20000d14 	.word	0x20000d14

08011138 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8011138:	b580      	push	{r7, lr}
 801113a:	b082      	sub	sp, #8
 801113c:	af00      	add	r7, sp, #0
 801113e:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8011140:	2100      	movs	r1, #0
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f7ff ffc0 	bl	80110c8 <FATFS_UnLinkDriverEx>
 8011148:	4603      	mov	r3, r0
}
 801114a:	4618      	mov	r0, r3
 801114c:	3708      	adds	r7, #8
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}
	...

08011154 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011154:	b480      	push	{r7}
 8011156:	b085      	sub	sp, #20
 8011158:	af00      	add	r7, sp, #0
 801115a:	4603      	mov	r3, r0
 801115c:	6039      	str	r1, [r7, #0]
 801115e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8011160:	88fb      	ldrh	r3, [r7, #6]
 8011162:	2b7f      	cmp	r3, #127	@ 0x7f
 8011164:	d802      	bhi.n	801116c <ff_convert+0x18>
		c = chr;
 8011166:	88fb      	ldrh	r3, [r7, #6]
 8011168:	81fb      	strh	r3, [r7, #14]
 801116a:	e025      	b.n	80111b8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d00b      	beq.n	801118a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8011172:	88fb      	ldrh	r3, [r7, #6]
 8011174:	2bff      	cmp	r3, #255	@ 0xff
 8011176:	d805      	bhi.n	8011184 <ff_convert+0x30>
 8011178:	88fb      	ldrh	r3, [r7, #6]
 801117a:	3b80      	subs	r3, #128	@ 0x80
 801117c:	4a12      	ldr	r2, [pc, #72]	@ (80111c8 <ff_convert+0x74>)
 801117e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011182:	e000      	b.n	8011186 <ff_convert+0x32>
 8011184:	2300      	movs	r3, #0
 8011186:	81fb      	strh	r3, [r7, #14]
 8011188:	e016      	b.n	80111b8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801118a:	2300      	movs	r3, #0
 801118c:	81fb      	strh	r3, [r7, #14]
 801118e:	e009      	b.n	80111a4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8011190:	89fb      	ldrh	r3, [r7, #14]
 8011192:	4a0d      	ldr	r2, [pc, #52]	@ (80111c8 <ff_convert+0x74>)
 8011194:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011198:	88fa      	ldrh	r2, [r7, #6]
 801119a:	429a      	cmp	r2, r3
 801119c:	d006      	beq.n	80111ac <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801119e:	89fb      	ldrh	r3, [r7, #14]
 80111a0:	3301      	adds	r3, #1
 80111a2:	81fb      	strh	r3, [r7, #14]
 80111a4:	89fb      	ldrh	r3, [r7, #14]
 80111a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80111a8:	d9f2      	bls.n	8011190 <ff_convert+0x3c>
 80111aa:	e000      	b.n	80111ae <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80111ac:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80111ae:	89fb      	ldrh	r3, [r7, #14]
 80111b0:	3380      	adds	r3, #128	@ 0x80
 80111b2:	b29b      	uxth	r3, r3
 80111b4:	b2db      	uxtb	r3, r3
 80111b6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80111b8:	89fb      	ldrh	r3, [r7, #14]
}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3714      	adds	r7, #20
 80111be:	46bd      	mov	sp, r7
 80111c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c4:	4770      	bx	lr
 80111c6:	bf00      	nop
 80111c8:	08012d64 	.word	0x08012d64

080111cc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80111cc:	b480      	push	{r7}
 80111ce:	b087      	sub	sp, #28
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	4603      	mov	r3, r0
 80111d4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80111d6:	88fb      	ldrh	r3, [r7, #6]
 80111d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80111dc:	d201      	bcs.n	80111e2 <ff_wtoupper+0x16>
 80111de:	4b3e      	ldr	r3, [pc, #248]	@ (80112d8 <ff_wtoupper+0x10c>)
 80111e0:	e000      	b.n	80111e4 <ff_wtoupper+0x18>
 80111e2:	4b3e      	ldr	r3, [pc, #248]	@ (80112dc <ff_wtoupper+0x110>)
 80111e4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	1c9a      	adds	r2, r3, #2
 80111ea:	617a      	str	r2, [r7, #20]
 80111ec:	881b      	ldrh	r3, [r3, #0]
 80111ee:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80111f0:	8a7b      	ldrh	r3, [r7, #18]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d068      	beq.n	80112c8 <ff_wtoupper+0xfc>
 80111f6:	88fa      	ldrh	r2, [r7, #6]
 80111f8:	8a7b      	ldrh	r3, [r7, #18]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d364      	bcc.n	80112c8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80111fe:	697b      	ldr	r3, [r7, #20]
 8011200:	1c9a      	adds	r2, r3, #2
 8011202:	617a      	str	r2, [r7, #20]
 8011204:	881b      	ldrh	r3, [r3, #0]
 8011206:	823b      	strh	r3, [r7, #16]
 8011208:	8a3b      	ldrh	r3, [r7, #16]
 801120a:	0a1b      	lsrs	r3, r3, #8
 801120c:	81fb      	strh	r3, [r7, #14]
 801120e:	8a3b      	ldrh	r3, [r7, #16]
 8011210:	b2db      	uxtb	r3, r3
 8011212:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8011214:	88fa      	ldrh	r2, [r7, #6]
 8011216:	8a79      	ldrh	r1, [r7, #18]
 8011218:	8a3b      	ldrh	r3, [r7, #16]
 801121a:	440b      	add	r3, r1
 801121c:	429a      	cmp	r2, r3
 801121e:	da49      	bge.n	80112b4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8011220:	89fb      	ldrh	r3, [r7, #14]
 8011222:	2b08      	cmp	r3, #8
 8011224:	d84f      	bhi.n	80112c6 <ff_wtoupper+0xfa>
 8011226:	a201      	add	r2, pc, #4	@ (adr r2, 801122c <ff_wtoupper+0x60>)
 8011228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801122c:	08011251 	.word	0x08011251
 8011230:	08011263 	.word	0x08011263
 8011234:	08011279 	.word	0x08011279
 8011238:	08011281 	.word	0x08011281
 801123c:	08011289 	.word	0x08011289
 8011240:	08011291 	.word	0x08011291
 8011244:	08011299 	.word	0x08011299
 8011248:	080112a1 	.word	0x080112a1
 801124c:	080112a9 	.word	0x080112a9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8011250:	88fa      	ldrh	r2, [r7, #6]
 8011252:	8a7b      	ldrh	r3, [r7, #18]
 8011254:	1ad3      	subs	r3, r2, r3
 8011256:	005b      	lsls	r3, r3, #1
 8011258:	697a      	ldr	r2, [r7, #20]
 801125a:	4413      	add	r3, r2
 801125c:	881b      	ldrh	r3, [r3, #0]
 801125e:	80fb      	strh	r3, [r7, #6]
 8011260:	e027      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8011262:	88fa      	ldrh	r2, [r7, #6]
 8011264:	8a7b      	ldrh	r3, [r7, #18]
 8011266:	1ad3      	subs	r3, r2, r3
 8011268:	b29b      	uxth	r3, r3
 801126a:	f003 0301 	and.w	r3, r3, #1
 801126e:	b29b      	uxth	r3, r3
 8011270:	88fa      	ldrh	r2, [r7, #6]
 8011272:	1ad3      	subs	r3, r2, r3
 8011274:	80fb      	strh	r3, [r7, #6]
 8011276:	e01c      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011278:	88fb      	ldrh	r3, [r7, #6]
 801127a:	3b10      	subs	r3, #16
 801127c:	80fb      	strh	r3, [r7, #6]
 801127e:	e018      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8011280:	88fb      	ldrh	r3, [r7, #6]
 8011282:	3b20      	subs	r3, #32
 8011284:	80fb      	strh	r3, [r7, #6]
 8011286:	e014      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011288:	88fb      	ldrh	r3, [r7, #6]
 801128a:	3b30      	subs	r3, #48	@ 0x30
 801128c:	80fb      	strh	r3, [r7, #6]
 801128e:	e010      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8011290:	88fb      	ldrh	r3, [r7, #6]
 8011292:	3b1a      	subs	r3, #26
 8011294:	80fb      	strh	r3, [r7, #6]
 8011296:	e00c      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011298:	88fb      	ldrh	r3, [r7, #6]
 801129a:	3308      	adds	r3, #8
 801129c:	80fb      	strh	r3, [r7, #6]
 801129e:	e008      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80112a0:	88fb      	ldrh	r3, [r7, #6]
 80112a2:	3b50      	subs	r3, #80	@ 0x50
 80112a4:	80fb      	strh	r3, [r7, #6]
 80112a6:	e004      	b.n	80112b2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80112a8:	88fb      	ldrh	r3, [r7, #6]
 80112aa:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80112ae:	80fb      	strh	r3, [r7, #6]
 80112b0:	bf00      	nop
			}
			break;
 80112b2:	e008      	b.n	80112c6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80112b4:	89fb      	ldrh	r3, [r7, #14]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d195      	bne.n	80111e6 <ff_wtoupper+0x1a>
 80112ba:	8a3b      	ldrh	r3, [r7, #16]
 80112bc:	005b      	lsls	r3, r3, #1
 80112be:	697a      	ldr	r2, [r7, #20]
 80112c0:	4413      	add	r3, r2
 80112c2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80112c4:	e78f      	b.n	80111e6 <ff_wtoupper+0x1a>
			break;
 80112c6:	bf00      	nop
	}

	return chr;
 80112c8:	88fb      	ldrh	r3, [r7, #6]
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	371c      	adds	r7, #28
 80112ce:	46bd      	mov	sp, r7
 80112d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d4:	4770      	bx	lr
 80112d6:	bf00      	nop
 80112d8:	08012e64 	.word	0x08012e64
 80112dc:	08013058 	.word	0x08013058

080112e0 <_strtoull_l.isra.0>:
 80112e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112e4:	4691      	mov	r9, r2
 80112e6:	4a48      	ldr	r2, [pc, #288]	@ (8011408 <_strtoull_l.isra.0+0x128>)
 80112e8:	9001      	str	r0, [sp, #4]
 80112ea:	468a      	mov	sl, r1
 80112ec:	461e      	mov	r6, r3
 80112ee:	460d      	mov	r5, r1
 80112f0:	462b      	mov	r3, r5
 80112f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80112f6:	5d17      	ldrb	r7, [r2, r4]
 80112f8:	f017 0708 	ands.w	r7, r7, #8
 80112fc:	d1f8      	bne.n	80112f0 <_strtoull_l.isra.0+0x10>
 80112fe:	2c2d      	cmp	r4, #45	@ 0x2d
 8011300:	d110      	bne.n	8011324 <_strtoull_l.isra.0+0x44>
 8011302:	782c      	ldrb	r4, [r5, #0]
 8011304:	2701      	movs	r7, #1
 8011306:	1c9d      	adds	r5, r3, #2
 8011308:	f036 0310 	bics.w	r3, r6, #16
 801130c:	d115      	bne.n	801133a <_strtoull_l.isra.0+0x5a>
 801130e:	2c30      	cmp	r4, #48	@ 0x30
 8011310:	d10d      	bne.n	801132e <_strtoull_l.isra.0+0x4e>
 8011312:	782b      	ldrb	r3, [r5, #0]
 8011314:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011318:	2b58      	cmp	r3, #88	@ 0x58
 801131a:	d108      	bne.n	801132e <_strtoull_l.isra.0+0x4e>
 801131c:	786c      	ldrb	r4, [r5, #1]
 801131e:	3502      	adds	r5, #2
 8011320:	2610      	movs	r6, #16
 8011322:	e00a      	b.n	801133a <_strtoull_l.isra.0+0x5a>
 8011324:	2c2b      	cmp	r4, #43	@ 0x2b
 8011326:	bf04      	itt	eq
 8011328:	782c      	ldrbeq	r4, [r5, #0]
 801132a:	1c9d      	addeq	r5, r3, #2
 801132c:	e7ec      	b.n	8011308 <_strtoull_l.isra.0+0x28>
 801132e:	2e00      	cmp	r6, #0
 8011330:	d1f6      	bne.n	8011320 <_strtoull_l.isra.0+0x40>
 8011332:	2c30      	cmp	r4, #48	@ 0x30
 8011334:	bf14      	ite	ne
 8011336:	260a      	movne	r6, #10
 8011338:	2608      	moveq	r6, #8
 801133a:	ea4f 7be6 	mov.w	fp, r6, asr #31
 801133e:	4632      	mov	r2, r6
 8011340:	465b      	mov	r3, fp
 8011342:	f04f 30ff 	mov.w	r0, #4294967295
 8011346:	f04f 31ff 	mov.w	r1, #4294967295
 801134a:	f7ef f819 	bl	8000380 <__aeabi_uldivmod>
 801134e:	4632      	mov	r2, r6
 8011350:	9000      	str	r0, [sp, #0]
 8011352:	4688      	mov	r8, r1
 8011354:	465b      	mov	r3, fp
 8011356:	f04f 30ff 	mov.w	r0, #4294967295
 801135a:	f04f 31ff 	mov.w	r1, #4294967295
 801135e:	f7ef f80f 	bl	8000380 <__aeabi_uldivmod>
 8011362:	2300      	movs	r3, #0
 8011364:	4618      	mov	r0, r3
 8011366:	4619      	mov	r1, r3
 8011368:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801136c:	f1bc 0f09 	cmp.w	ip, #9
 8011370:	d81e      	bhi.n	80113b0 <_strtoull_l.isra.0+0xd0>
 8011372:	4664      	mov	r4, ip
 8011374:	42a6      	cmp	r6, r4
 8011376:	dd2c      	ble.n	80113d2 <_strtoull_l.isra.0+0xf2>
 8011378:	f1b3 3fff 	cmp.w	r3, #4294967295
 801137c:	d015      	beq.n	80113aa <_strtoull_l.isra.0+0xca>
 801137e:	9b00      	ldr	r3, [sp, #0]
 8011380:	4283      	cmp	r3, r0
 8011382:	eb78 0301 	sbcs.w	r3, r8, r1
 8011386:	d321      	bcc.n	80113cc <_strtoull_l.isra.0+0xec>
 8011388:	9b00      	ldr	r3, [sp, #0]
 801138a:	4588      	cmp	r8, r1
 801138c:	bf08      	it	eq
 801138e:	4283      	cmpeq	r3, r0
 8011390:	d101      	bne.n	8011396 <_strtoull_l.isra.0+0xb6>
 8011392:	42a2      	cmp	r2, r4
 8011394:	db1a      	blt.n	80113cc <_strtoull_l.isra.0+0xec>
 8011396:	4371      	muls	r1, r6
 8011398:	fb00 110b 	mla	r1, r0, fp, r1
 801139c:	fba6 0300 	umull	r0, r3, r6, r0
 80113a0:	4419      	add	r1, r3
 80113a2:	1820      	adds	r0, r4, r0
 80113a4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80113a8:	2301      	movs	r3, #1
 80113aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80113ae:	e7db      	b.n	8011368 <_strtoull_l.isra.0+0x88>
 80113b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80113b4:	f1bc 0f19 	cmp.w	ip, #25
 80113b8:	d801      	bhi.n	80113be <_strtoull_l.isra.0+0xde>
 80113ba:	3c37      	subs	r4, #55	@ 0x37
 80113bc:	e7da      	b.n	8011374 <_strtoull_l.isra.0+0x94>
 80113be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80113c2:	f1bc 0f19 	cmp.w	ip, #25
 80113c6:	d804      	bhi.n	80113d2 <_strtoull_l.isra.0+0xf2>
 80113c8:	3c57      	subs	r4, #87	@ 0x57
 80113ca:	e7d3      	b.n	8011374 <_strtoull_l.isra.0+0x94>
 80113cc:	f04f 33ff 	mov.w	r3, #4294967295
 80113d0:	e7eb      	b.n	80113aa <_strtoull_l.isra.0+0xca>
 80113d2:	1c5a      	adds	r2, r3, #1
 80113d4:	d10a      	bne.n	80113ec <_strtoull_l.isra.0+0x10c>
 80113d6:	9901      	ldr	r1, [sp, #4]
 80113d8:	2222      	movs	r2, #34	@ 0x22
 80113da:	600a      	str	r2, [r1, #0]
 80113dc:	4618      	mov	r0, r3
 80113de:	4619      	mov	r1, r3
 80113e0:	f1b9 0f00 	cmp.w	r9, #0
 80113e4:	d10a      	bne.n	80113fc <_strtoull_l.isra.0+0x11c>
 80113e6:	b003      	add	sp, #12
 80113e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113ec:	b117      	cbz	r7, 80113f4 <_strtoull_l.isra.0+0x114>
 80113ee:	4240      	negs	r0, r0
 80113f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80113f4:	f1b9 0f00 	cmp.w	r9, #0
 80113f8:	d0f5      	beq.n	80113e6 <_strtoull_l.isra.0+0x106>
 80113fa:	b10b      	cbz	r3, 8011400 <_strtoull_l.isra.0+0x120>
 80113fc:	f105 3aff 	add.w	sl, r5, #4294967295
 8011400:	f8c9 a000 	str.w	sl, [r9]
 8011404:	e7ef      	b.n	80113e6 <_strtoull_l.isra.0+0x106>
 8011406:	bf00      	nop
 8011408:	08013115 	.word	0x08013115

0801140c <strtoull>:
 801140c:	4613      	mov	r3, r2
 801140e:	460a      	mov	r2, r1
 8011410:	4601      	mov	r1, r0
 8011412:	4802      	ldr	r0, [pc, #8]	@ (801141c <strtoull+0x10>)
 8011414:	6800      	ldr	r0, [r0, #0]
 8011416:	f7ff bf63 	b.w	80112e0 <_strtoull_l.isra.0>
 801141a:	bf00      	nop
 801141c:	20000020 	.word	0x20000020

08011420 <std>:
 8011420:	2300      	movs	r3, #0
 8011422:	b510      	push	{r4, lr}
 8011424:	4604      	mov	r4, r0
 8011426:	e9c0 3300 	strd	r3, r3, [r0]
 801142a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801142e:	6083      	str	r3, [r0, #8]
 8011430:	8181      	strh	r1, [r0, #12]
 8011432:	6643      	str	r3, [r0, #100]	@ 0x64
 8011434:	81c2      	strh	r2, [r0, #14]
 8011436:	6183      	str	r3, [r0, #24]
 8011438:	4619      	mov	r1, r3
 801143a:	2208      	movs	r2, #8
 801143c:	305c      	adds	r0, #92	@ 0x5c
 801143e:	f000 fa6b 	bl	8011918 <memset>
 8011442:	4b0d      	ldr	r3, [pc, #52]	@ (8011478 <std+0x58>)
 8011444:	6263      	str	r3, [r4, #36]	@ 0x24
 8011446:	4b0d      	ldr	r3, [pc, #52]	@ (801147c <std+0x5c>)
 8011448:	62a3      	str	r3, [r4, #40]	@ 0x28
 801144a:	4b0d      	ldr	r3, [pc, #52]	@ (8011480 <std+0x60>)
 801144c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801144e:	4b0d      	ldr	r3, [pc, #52]	@ (8011484 <std+0x64>)
 8011450:	6323      	str	r3, [r4, #48]	@ 0x30
 8011452:	4b0d      	ldr	r3, [pc, #52]	@ (8011488 <std+0x68>)
 8011454:	6224      	str	r4, [r4, #32]
 8011456:	429c      	cmp	r4, r3
 8011458:	d006      	beq.n	8011468 <std+0x48>
 801145a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801145e:	4294      	cmp	r4, r2
 8011460:	d002      	beq.n	8011468 <std+0x48>
 8011462:	33d0      	adds	r3, #208	@ 0xd0
 8011464:	429c      	cmp	r4, r3
 8011466:	d105      	bne.n	8011474 <std+0x54>
 8011468:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801146c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011470:	f000 bad8 	b.w	8011a24 <__retarget_lock_init_recursive>
 8011474:	bd10      	pop	{r4, pc}
 8011476:	bf00      	nop
 8011478:	08011735 	.word	0x08011735
 801147c:	08011757 	.word	0x08011757
 8011480:	0801178f 	.word	0x0801178f
 8011484:	080117b3 	.word	0x080117b3
 8011488:	20000d20 	.word	0x20000d20

0801148c <stdio_exit_handler>:
 801148c:	4a02      	ldr	r2, [pc, #8]	@ (8011498 <stdio_exit_handler+0xc>)
 801148e:	4903      	ldr	r1, [pc, #12]	@ (801149c <stdio_exit_handler+0x10>)
 8011490:	4803      	ldr	r0, [pc, #12]	@ (80114a0 <stdio_exit_handler+0x14>)
 8011492:	f000 b869 	b.w	8011568 <_fwalk_sglue>
 8011496:	bf00      	nop
 8011498:	20000014 	.word	0x20000014
 801149c:	0801259d 	.word	0x0801259d
 80114a0:	20000024 	.word	0x20000024

080114a4 <cleanup_stdio>:
 80114a4:	6841      	ldr	r1, [r0, #4]
 80114a6:	4b0c      	ldr	r3, [pc, #48]	@ (80114d8 <cleanup_stdio+0x34>)
 80114a8:	4299      	cmp	r1, r3
 80114aa:	b510      	push	{r4, lr}
 80114ac:	4604      	mov	r4, r0
 80114ae:	d001      	beq.n	80114b4 <cleanup_stdio+0x10>
 80114b0:	f001 f874 	bl	801259c <_fflush_r>
 80114b4:	68a1      	ldr	r1, [r4, #8]
 80114b6:	4b09      	ldr	r3, [pc, #36]	@ (80114dc <cleanup_stdio+0x38>)
 80114b8:	4299      	cmp	r1, r3
 80114ba:	d002      	beq.n	80114c2 <cleanup_stdio+0x1e>
 80114bc:	4620      	mov	r0, r4
 80114be:	f001 f86d 	bl	801259c <_fflush_r>
 80114c2:	68e1      	ldr	r1, [r4, #12]
 80114c4:	4b06      	ldr	r3, [pc, #24]	@ (80114e0 <cleanup_stdio+0x3c>)
 80114c6:	4299      	cmp	r1, r3
 80114c8:	d004      	beq.n	80114d4 <cleanup_stdio+0x30>
 80114ca:	4620      	mov	r0, r4
 80114cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114d0:	f001 b864 	b.w	801259c <_fflush_r>
 80114d4:	bd10      	pop	{r4, pc}
 80114d6:	bf00      	nop
 80114d8:	20000d20 	.word	0x20000d20
 80114dc:	20000d88 	.word	0x20000d88
 80114e0:	20000df0 	.word	0x20000df0

080114e4 <global_stdio_init.part.0>:
 80114e4:	b510      	push	{r4, lr}
 80114e6:	4b0b      	ldr	r3, [pc, #44]	@ (8011514 <global_stdio_init.part.0+0x30>)
 80114e8:	4c0b      	ldr	r4, [pc, #44]	@ (8011518 <global_stdio_init.part.0+0x34>)
 80114ea:	4a0c      	ldr	r2, [pc, #48]	@ (801151c <global_stdio_init.part.0+0x38>)
 80114ec:	601a      	str	r2, [r3, #0]
 80114ee:	4620      	mov	r0, r4
 80114f0:	2200      	movs	r2, #0
 80114f2:	2104      	movs	r1, #4
 80114f4:	f7ff ff94 	bl	8011420 <std>
 80114f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80114fc:	2201      	movs	r2, #1
 80114fe:	2109      	movs	r1, #9
 8011500:	f7ff ff8e 	bl	8011420 <std>
 8011504:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011508:	2202      	movs	r2, #2
 801150a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801150e:	2112      	movs	r1, #18
 8011510:	f7ff bf86 	b.w	8011420 <std>
 8011514:	20000e58 	.word	0x20000e58
 8011518:	20000d20 	.word	0x20000d20
 801151c:	0801148d 	.word	0x0801148d

08011520 <__sfp_lock_acquire>:
 8011520:	4801      	ldr	r0, [pc, #4]	@ (8011528 <__sfp_lock_acquire+0x8>)
 8011522:	f000 ba80 	b.w	8011a26 <__retarget_lock_acquire_recursive>
 8011526:	bf00      	nop
 8011528:	20000e61 	.word	0x20000e61

0801152c <__sfp_lock_release>:
 801152c:	4801      	ldr	r0, [pc, #4]	@ (8011534 <__sfp_lock_release+0x8>)
 801152e:	f000 ba7b 	b.w	8011a28 <__retarget_lock_release_recursive>
 8011532:	bf00      	nop
 8011534:	20000e61 	.word	0x20000e61

08011538 <__sinit>:
 8011538:	b510      	push	{r4, lr}
 801153a:	4604      	mov	r4, r0
 801153c:	f7ff fff0 	bl	8011520 <__sfp_lock_acquire>
 8011540:	6a23      	ldr	r3, [r4, #32]
 8011542:	b11b      	cbz	r3, 801154c <__sinit+0x14>
 8011544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011548:	f7ff bff0 	b.w	801152c <__sfp_lock_release>
 801154c:	4b04      	ldr	r3, [pc, #16]	@ (8011560 <__sinit+0x28>)
 801154e:	6223      	str	r3, [r4, #32]
 8011550:	4b04      	ldr	r3, [pc, #16]	@ (8011564 <__sinit+0x2c>)
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d1f5      	bne.n	8011544 <__sinit+0xc>
 8011558:	f7ff ffc4 	bl	80114e4 <global_stdio_init.part.0>
 801155c:	e7f2      	b.n	8011544 <__sinit+0xc>
 801155e:	bf00      	nop
 8011560:	080114a5 	.word	0x080114a5
 8011564:	20000e58 	.word	0x20000e58

08011568 <_fwalk_sglue>:
 8011568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801156c:	4607      	mov	r7, r0
 801156e:	4688      	mov	r8, r1
 8011570:	4614      	mov	r4, r2
 8011572:	2600      	movs	r6, #0
 8011574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011578:	f1b9 0901 	subs.w	r9, r9, #1
 801157c:	d505      	bpl.n	801158a <_fwalk_sglue+0x22>
 801157e:	6824      	ldr	r4, [r4, #0]
 8011580:	2c00      	cmp	r4, #0
 8011582:	d1f7      	bne.n	8011574 <_fwalk_sglue+0xc>
 8011584:	4630      	mov	r0, r6
 8011586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801158a:	89ab      	ldrh	r3, [r5, #12]
 801158c:	2b01      	cmp	r3, #1
 801158e:	d907      	bls.n	80115a0 <_fwalk_sglue+0x38>
 8011590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011594:	3301      	adds	r3, #1
 8011596:	d003      	beq.n	80115a0 <_fwalk_sglue+0x38>
 8011598:	4629      	mov	r1, r5
 801159a:	4638      	mov	r0, r7
 801159c:	47c0      	blx	r8
 801159e:	4306      	orrs	r6, r0
 80115a0:	3568      	adds	r5, #104	@ 0x68
 80115a2:	e7e9      	b.n	8011578 <_fwalk_sglue+0x10>

080115a4 <iprintf>:
 80115a4:	b40f      	push	{r0, r1, r2, r3}
 80115a6:	b507      	push	{r0, r1, r2, lr}
 80115a8:	4906      	ldr	r1, [pc, #24]	@ (80115c4 <iprintf+0x20>)
 80115aa:	ab04      	add	r3, sp, #16
 80115ac:	6808      	ldr	r0, [r1, #0]
 80115ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80115b2:	6881      	ldr	r1, [r0, #8]
 80115b4:	9301      	str	r3, [sp, #4]
 80115b6:	f000 fcc9 	bl	8011f4c <_vfiprintf_r>
 80115ba:	b003      	add	sp, #12
 80115bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80115c0:	b004      	add	sp, #16
 80115c2:	4770      	bx	lr
 80115c4:	20000020 	.word	0x20000020

080115c8 <_puts_r>:
 80115c8:	6a03      	ldr	r3, [r0, #32]
 80115ca:	b570      	push	{r4, r5, r6, lr}
 80115cc:	6884      	ldr	r4, [r0, #8]
 80115ce:	4605      	mov	r5, r0
 80115d0:	460e      	mov	r6, r1
 80115d2:	b90b      	cbnz	r3, 80115d8 <_puts_r+0x10>
 80115d4:	f7ff ffb0 	bl	8011538 <__sinit>
 80115d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80115da:	07db      	lsls	r3, r3, #31
 80115dc:	d405      	bmi.n	80115ea <_puts_r+0x22>
 80115de:	89a3      	ldrh	r3, [r4, #12]
 80115e0:	0598      	lsls	r0, r3, #22
 80115e2:	d402      	bmi.n	80115ea <_puts_r+0x22>
 80115e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80115e6:	f000 fa1e 	bl	8011a26 <__retarget_lock_acquire_recursive>
 80115ea:	89a3      	ldrh	r3, [r4, #12]
 80115ec:	0719      	lsls	r1, r3, #28
 80115ee:	d502      	bpl.n	80115f6 <_puts_r+0x2e>
 80115f0:	6923      	ldr	r3, [r4, #16]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d135      	bne.n	8011662 <_puts_r+0x9a>
 80115f6:	4621      	mov	r1, r4
 80115f8:	4628      	mov	r0, r5
 80115fa:	f000 f91d 	bl	8011838 <__swsetup_r>
 80115fe:	b380      	cbz	r0, 8011662 <_puts_r+0x9a>
 8011600:	f04f 35ff 	mov.w	r5, #4294967295
 8011604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011606:	07da      	lsls	r2, r3, #31
 8011608:	d405      	bmi.n	8011616 <_puts_r+0x4e>
 801160a:	89a3      	ldrh	r3, [r4, #12]
 801160c:	059b      	lsls	r3, r3, #22
 801160e:	d402      	bmi.n	8011616 <_puts_r+0x4e>
 8011610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011612:	f000 fa09 	bl	8011a28 <__retarget_lock_release_recursive>
 8011616:	4628      	mov	r0, r5
 8011618:	bd70      	pop	{r4, r5, r6, pc}
 801161a:	2b00      	cmp	r3, #0
 801161c:	da04      	bge.n	8011628 <_puts_r+0x60>
 801161e:	69a2      	ldr	r2, [r4, #24]
 8011620:	429a      	cmp	r2, r3
 8011622:	dc17      	bgt.n	8011654 <_puts_r+0x8c>
 8011624:	290a      	cmp	r1, #10
 8011626:	d015      	beq.n	8011654 <_puts_r+0x8c>
 8011628:	6823      	ldr	r3, [r4, #0]
 801162a:	1c5a      	adds	r2, r3, #1
 801162c:	6022      	str	r2, [r4, #0]
 801162e:	7019      	strb	r1, [r3, #0]
 8011630:	68a3      	ldr	r3, [r4, #8]
 8011632:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011636:	3b01      	subs	r3, #1
 8011638:	60a3      	str	r3, [r4, #8]
 801163a:	2900      	cmp	r1, #0
 801163c:	d1ed      	bne.n	801161a <_puts_r+0x52>
 801163e:	2b00      	cmp	r3, #0
 8011640:	da11      	bge.n	8011666 <_puts_r+0x9e>
 8011642:	4622      	mov	r2, r4
 8011644:	210a      	movs	r1, #10
 8011646:	4628      	mov	r0, r5
 8011648:	f000 f8b7 	bl	80117ba <__swbuf_r>
 801164c:	3001      	adds	r0, #1
 801164e:	d0d7      	beq.n	8011600 <_puts_r+0x38>
 8011650:	250a      	movs	r5, #10
 8011652:	e7d7      	b.n	8011604 <_puts_r+0x3c>
 8011654:	4622      	mov	r2, r4
 8011656:	4628      	mov	r0, r5
 8011658:	f000 f8af 	bl	80117ba <__swbuf_r>
 801165c:	3001      	adds	r0, #1
 801165e:	d1e7      	bne.n	8011630 <_puts_r+0x68>
 8011660:	e7ce      	b.n	8011600 <_puts_r+0x38>
 8011662:	3e01      	subs	r6, #1
 8011664:	e7e4      	b.n	8011630 <_puts_r+0x68>
 8011666:	6823      	ldr	r3, [r4, #0]
 8011668:	1c5a      	adds	r2, r3, #1
 801166a:	6022      	str	r2, [r4, #0]
 801166c:	220a      	movs	r2, #10
 801166e:	701a      	strb	r2, [r3, #0]
 8011670:	e7ee      	b.n	8011650 <_puts_r+0x88>
	...

08011674 <puts>:
 8011674:	4b02      	ldr	r3, [pc, #8]	@ (8011680 <puts+0xc>)
 8011676:	4601      	mov	r1, r0
 8011678:	6818      	ldr	r0, [r3, #0]
 801167a:	f7ff bfa5 	b.w	80115c8 <_puts_r>
 801167e:	bf00      	nop
 8011680:	20000020 	.word	0x20000020

08011684 <sniprintf>:
 8011684:	b40c      	push	{r2, r3}
 8011686:	b530      	push	{r4, r5, lr}
 8011688:	4b18      	ldr	r3, [pc, #96]	@ (80116ec <sniprintf+0x68>)
 801168a:	1e0c      	subs	r4, r1, #0
 801168c:	681d      	ldr	r5, [r3, #0]
 801168e:	b09d      	sub	sp, #116	@ 0x74
 8011690:	da08      	bge.n	80116a4 <sniprintf+0x20>
 8011692:	238b      	movs	r3, #139	@ 0x8b
 8011694:	602b      	str	r3, [r5, #0]
 8011696:	f04f 30ff 	mov.w	r0, #4294967295
 801169a:	b01d      	add	sp, #116	@ 0x74
 801169c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80116a0:	b002      	add	sp, #8
 80116a2:	4770      	bx	lr
 80116a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80116a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80116ac:	f04f 0300 	mov.w	r3, #0
 80116b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80116b2:	bf14      	ite	ne
 80116b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80116b8:	4623      	moveq	r3, r4
 80116ba:	9304      	str	r3, [sp, #16]
 80116bc:	9307      	str	r3, [sp, #28]
 80116be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80116c2:	9002      	str	r0, [sp, #8]
 80116c4:	9006      	str	r0, [sp, #24]
 80116c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80116ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80116cc:	ab21      	add	r3, sp, #132	@ 0x84
 80116ce:	a902      	add	r1, sp, #8
 80116d0:	4628      	mov	r0, r5
 80116d2:	9301      	str	r3, [sp, #4]
 80116d4:	f000 fb14 	bl	8011d00 <_svfiprintf_r>
 80116d8:	1c43      	adds	r3, r0, #1
 80116da:	bfbc      	itt	lt
 80116dc:	238b      	movlt	r3, #139	@ 0x8b
 80116de:	602b      	strlt	r3, [r5, #0]
 80116e0:	2c00      	cmp	r4, #0
 80116e2:	d0da      	beq.n	801169a <sniprintf+0x16>
 80116e4:	9b02      	ldr	r3, [sp, #8]
 80116e6:	2200      	movs	r2, #0
 80116e8:	701a      	strb	r2, [r3, #0]
 80116ea:	e7d6      	b.n	801169a <sniprintf+0x16>
 80116ec:	20000020 	.word	0x20000020

080116f0 <siprintf>:
 80116f0:	b40e      	push	{r1, r2, r3}
 80116f2:	b510      	push	{r4, lr}
 80116f4:	b09d      	sub	sp, #116	@ 0x74
 80116f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80116f8:	9002      	str	r0, [sp, #8]
 80116fa:	9006      	str	r0, [sp, #24]
 80116fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011700:	480a      	ldr	r0, [pc, #40]	@ (801172c <siprintf+0x3c>)
 8011702:	9107      	str	r1, [sp, #28]
 8011704:	9104      	str	r1, [sp, #16]
 8011706:	490a      	ldr	r1, [pc, #40]	@ (8011730 <siprintf+0x40>)
 8011708:	f853 2b04 	ldr.w	r2, [r3], #4
 801170c:	9105      	str	r1, [sp, #20]
 801170e:	2400      	movs	r4, #0
 8011710:	a902      	add	r1, sp, #8
 8011712:	6800      	ldr	r0, [r0, #0]
 8011714:	9301      	str	r3, [sp, #4]
 8011716:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011718:	f000 faf2 	bl	8011d00 <_svfiprintf_r>
 801171c:	9b02      	ldr	r3, [sp, #8]
 801171e:	701c      	strb	r4, [r3, #0]
 8011720:	b01d      	add	sp, #116	@ 0x74
 8011722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011726:	b003      	add	sp, #12
 8011728:	4770      	bx	lr
 801172a:	bf00      	nop
 801172c:	20000020 	.word	0x20000020
 8011730:	ffff0208 	.word	0xffff0208

08011734 <__sread>:
 8011734:	b510      	push	{r4, lr}
 8011736:	460c      	mov	r4, r1
 8011738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801173c:	f000 f92a 	bl	8011994 <_read_r>
 8011740:	2800      	cmp	r0, #0
 8011742:	bfab      	itete	ge
 8011744:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011746:	89a3      	ldrhlt	r3, [r4, #12]
 8011748:	181b      	addge	r3, r3, r0
 801174a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801174e:	bfac      	ite	ge
 8011750:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011752:	81a3      	strhlt	r3, [r4, #12]
 8011754:	bd10      	pop	{r4, pc}

08011756 <__swrite>:
 8011756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801175a:	461f      	mov	r7, r3
 801175c:	898b      	ldrh	r3, [r1, #12]
 801175e:	05db      	lsls	r3, r3, #23
 8011760:	4605      	mov	r5, r0
 8011762:	460c      	mov	r4, r1
 8011764:	4616      	mov	r6, r2
 8011766:	d505      	bpl.n	8011774 <__swrite+0x1e>
 8011768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801176c:	2302      	movs	r3, #2
 801176e:	2200      	movs	r2, #0
 8011770:	f000 f8fe 	bl	8011970 <_lseek_r>
 8011774:	89a3      	ldrh	r3, [r4, #12]
 8011776:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801177a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801177e:	81a3      	strh	r3, [r4, #12]
 8011780:	4632      	mov	r2, r6
 8011782:	463b      	mov	r3, r7
 8011784:	4628      	mov	r0, r5
 8011786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801178a:	f000 b915 	b.w	80119b8 <_write_r>

0801178e <__sseek>:
 801178e:	b510      	push	{r4, lr}
 8011790:	460c      	mov	r4, r1
 8011792:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011796:	f000 f8eb 	bl	8011970 <_lseek_r>
 801179a:	1c43      	adds	r3, r0, #1
 801179c:	89a3      	ldrh	r3, [r4, #12]
 801179e:	bf15      	itete	ne
 80117a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80117a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80117a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80117aa:	81a3      	strheq	r3, [r4, #12]
 80117ac:	bf18      	it	ne
 80117ae:	81a3      	strhne	r3, [r4, #12]
 80117b0:	bd10      	pop	{r4, pc}

080117b2 <__sclose>:
 80117b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117b6:	f000 b8cb 	b.w	8011950 <_close_r>

080117ba <__swbuf_r>:
 80117ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117bc:	460e      	mov	r6, r1
 80117be:	4614      	mov	r4, r2
 80117c0:	4605      	mov	r5, r0
 80117c2:	b118      	cbz	r0, 80117cc <__swbuf_r+0x12>
 80117c4:	6a03      	ldr	r3, [r0, #32]
 80117c6:	b90b      	cbnz	r3, 80117cc <__swbuf_r+0x12>
 80117c8:	f7ff feb6 	bl	8011538 <__sinit>
 80117cc:	69a3      	ldr	r3, [r4, #24]
 80117ce:	60a3      	str	r3, [r4, #8]
 80117d0:	89a3      	ldrh	r3, [r4, #12]
 80117d2:	071a      	lsls	r2, r3, #28
 80117d4:	d501      	bpl.n	80117da <__swbuf_r+0x20>
 80117d6:	6923      	ldr	r3, [r4, #16]
 80117d8:	b943      	cbnz	r3, 80117ec <__swbuf_r+0x32>
 80117da:	4621      	mov	r1, r4
 80117dc:	4628      	mov	r0, r5
 80117de:	f000 f82b 	bl	8011838 <__swsetup_r>
 80117e2:	b118      	cbz	r0, 80117ec <__swbuf_r+0x32>
 80117e4:	f04f 37ff 	mov.w	r7, #4294967295
 80117e8:	4638      	mov	r0, r7
 80117ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117ec:	6823      	ldr	r3, [r4, #0]
 80117ee:	6922      	ldr	r2, [r4, #16]
 80117f0:	1a98      	subs	r0, r3, r2
 80117f2:	6963      	ldr	r3, [r4, #20]
 80117f4:	b2f6      	uxtb	r6, r6
 80117f6:	4283      	cmp	r3, r0
 80117f8:	4637      	mov	r7, r6
 80117fa:	dc05      	bgt.n	8011808 <__swbuf_r+0x4e>
 80117fc:	4621      	mov	r1, r4
 80117fe:	4628      	mov	r0, r5
 8011800:	f000 fecc 	bl	801259c <_fflush_r>
 8011804:	2800      	cmp	r0, #0
 8011806:	d1ed      	bne.n	80117e4 <__swbuf_r+0x2a>
 8011808:	68a3      	ldr	r3, [r4, #8]
 801180a:	3b01      	subs	r3, #1
 801180c:	60a3      	str	r3, [r4, #8]
 801180e:	6823      	ldr	r3, [r4, #0]
 8011810:	1c5a      	adds	r2, r3, #1
 8011812:	6022      	str	r2, [r4, #0]
 8011814:	701e      	strb	r6, [r3, #0]
 8011816:	6962      	ldr	r2, [r4, #20]
 8011818:	1c43      	adds	r3, r0, #1
 801181a:	429a      	cmp	r2, r3
 801181c:	d004      	beq.n	8011828 <__swbuf_r+0x6e>
 801181e:	89a3      	ldrh	r3, [r4, #12]
 8011820:	07db      	lsls	r3, r3, #31
 8011822:	d5e1      	bpl.n	80117e8 <__swbuf_r+0x2e>
 8011824:	2e0a      	cmp	r6, #10
 8011826:	d1df      	bne.n	80117e8 <__swbuf_r+0x2e>
 8011828:	4621      	mov	r1, r4
 801182a:	4628      	mov	r0, r5
 801182c:	f000 feb6 	bl	801259c <_fflush_r>
 8011830:	2800      	cmp	r0, #0
 8011832:	d0d9      	beq.n	80117e8 <__swbuf_r+0x2e>
 8011834:	e7d6      	b.n	80117e4 <__swbuf_r+0x2a>
	...

08011838 <__swsetup_r>:
 8011838:	b538      	push	{r3, r4, r5, lr}
 801183a:	4b29      	ldr	r3, [pc, #164]	@ (80118e0 <__swsetup_r+0xa8>)
 801183c:	4605      	mov	r5, r0
 801183e:	6818      	ldr	r0, [r3, #0]
 8011840:	460c      	mov	r4, r1
 8011842:	b118      	cbz	r0, 801184c <__swsetup_r+0x14>
 8011844:	6a03      	ldr	r3, [r0, #32]
 8011846:	b90b      	cbnz	r3, 801184c <__swsetup_r+0x14>
 8011848:	f7ff fe76 	bl	8011538 <__sinit>
 801184c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011850:	0719      	lsls	r1, r3, #28
 8011852:	d422      	bmi.n	801189a <__swsetup_r+0x62>
 8011854:	06da      	lsls	r2, r3, #27
 8011856:	d407      	bmi.n	8011868 <__swsetup_r+0x30>
 8011858:	2209      	movs	r2, #9
 801185a:	602a      	str	r2, [r5, #0]
 801185c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011860:	81a3      	strh	r3, [r4, #12]
 8011862:	f04f 30ff 	mov.w	r0, #4294967295
 8011866:	e033      	b.n	80118d0 <__swsetup_r+0x98>
 8011868:	0758      	lsls	r0, r3, #29
 801186a:	d512      	bpl.n	8011892 <__swsetup_r+0x5a>
 801186c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801186e:	b141      	cbz	r1, 8011882 <__swsetup_r+0x4a>
 8011870:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011874:	4299      	cmp	r1, r3
 8011876:	d002      	beq.n	801187e <__swsetup_r+0x46>
 8011878:	4628      	mov	r0, r5
 801187a:	f000 f8ed 	bl	8011a58 <_free_r>
 801187e:	2300      	movs	r3, #0
 8011880:	6363      	str	r3, [r4, #52]	@ 0x34
 8011882:	89a3      	ldrh	r3, [r4, #12]
 8011884:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011888:	81a3      	strh	r3, [r4, #12]
 801188a:	2300      	movs	r3, #0
 801188c:	6063      	str	r3, [r4, #4]
 801188e:	6923      	ldr	r3, [r4, #16]
 8011890:	6023      	str	r3, [r4, #0]
 8011892:	89a3      	ldrh	r3, [r4, #12]
 8011894:	f043 0308 	orr.w	r3, r3, #8
 8011898:	81a3      	strh	r3, [r4, #12]
 801189a:	6923      	ldr	r3, [r4, #16]
 801189c:	b94b      	cbnz	r3, 80118b2 <__swsetup_r+0x7a>
 801189e:	89a3      	ldrh	r3, [r4, #12]
 80118a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80118a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80118a8:	d003      	beq.n	80118b2 <__swsetup_r+0x7a>
 80118aa:	4621      	mov	r1, r4
 80118ac:	4628      	mov	r0, r5
 80118ae:	f000 fec3 	bl	8012638 <__smakebuf_r>
 80118b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118b6:	f013 0201 	ands.w	r2, r3, #1
 80118ba:	d00a      	beq.n	80118d2 <__swsetup_r+0x9a>
 80118bc:	2200      	movs	r2, #0
 80118be:	60a2      	str	r2, [r4, #8]
 80118c0:	6962      	ldr	r2, [r4, #20]
 80118c2:	4252      	negs	r2, r2
 80118c4:	61a2      	str	r2, [r4, #24]
 80118c6:	6922      	ldr	r2, [r4, #16]
 80118c8:	b942      	cbnz	r2, 80118dc <__swsetup_r+0xa4>
 80118ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80118ce:	d1c5      	bne.n	801185c <__swsetup_r+0x24>
 80118d0:	bd38      	pop	{r3, r4, r5, pc}
 80118d2:	0799      	lsls	r1, r3, #30
 80118d4:	bf58      	it	pl
 80118d6:	6962      	ldrpl	r2, [r4, #20]
 80118d8:	60a2      	str	r2, [r4, #8]
 80118da:	e7f4      	b.n	80118c6 <__swsetup_r+0x8e>
 80118dc:	2000      	movs	r0, #0
 80118de:	e7f7      	b.n	80118d0 <__swsetup_r+0x98>
 80118e0:	20000020 	.word	0x20000020

080118e4 <memmove>:
 80118e4:	4288      	cmp	r0, r1
 80118e6:	b510      	push	{r4, lr}
 80118e8:	eb01 0402 	add.w	r4, r1, r2
 80118ec:	d902      	bls.n	80118f4 <memmove+0x10>
 80118ee:	4284      	cmp	r4, r0
 80118f0:	4623      	mov	r3, r4
 80118f2:	d807      	bhi.n	8011904 <memmove+0x20>
 80118f4:	1e43      	subs	r3, r0, #1
 80118f6:	42a1      	cmp	r1, r4
 80118f8:	d008      	beq.n	801190c <memmove+0x28>
 80118fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80118fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011902:	e7f8      	b.n	80118f6 <memmove+0x12>
 8011904:	4402      	add	r2, r0
 8011906:	4601      	mov	r1, r0
 8011908:	428a      	cmp	r2, r1
 801190a:	d100      	bne.n	801190e <memmove+0x2a>
 801190c:	bd10      	pop	{r4, pc}
 801190e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011916:	e7f7      	b.n	8011908 <memmove+0x24>

08011918 <memset>:
 8011918:	4402      	add	r2, r0
 801191a:	4603      	mov	r3, r0
 801191c:	4293      	cmp	r3, r2
 801191e:	d100      	bne.n	8011922 <memset+0xa>
 8011920:	4770      	bx	lr
 8011922:	f803 1b01 	strb.w	r1, [r3], #1
 8011926:	e7f9      	b.n	801191c <memset+0x4>

08011928 <strncpy>:
 8011928:	b510      	push	{r4, lr}
 801192a:	3901      	subs	r1, #1
 801192c:	4603      	mov	r3, r0
 801192e:	b132      	cbz	r2, 801193e <strncpy+0x16>
 8011930:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011934:	f803 4b01 	strb.w	r4, [r3], #1
 8011938:	3a01      	subs	r2, #1
 801193a:	2c00      	cmp	r4, #0
 801193c:	d1f7      	bne.n	801192e <strncpy+0x6>
 801193e:	441a      	add	r2, r3
 8011940:	2100      	movs	r1, #0
 8011942:	4293      	cmp	r3, r2
 8011944:	d100      	bne.n	8011948 <strncpy+0x20>
 8011946:	bd10      	pop	{r4, pc}
 8011948:	f803 1b01 	strb.w	r1, [r3], #1
 801194c:	e7f9      	b.n	8011942 <strncpy+0x1a>
	...

08011950 <_close_r>:
 8011950:	b538      	push	{r3, r4, r5, lr}
 8011952:	4d06      	ldr	r5, [pc, #24]	@ (801196c <_close_r+0x1c>)
 8011954:	2300      	movs	r3, #0
 8011956:	4604      	mov	r4, r0
 8011958:	4608      	mov	r0, r1
 801195a:	602b      	str	r3, [r5, #0]
 801195c:	f7f0 fe27 	bl	80025ae <_close>
 8011960:	1c43      	adds	r3, r0, #1
 8011962:	d102      	bne.n	801196a <_close_r+0x1a>
 8011964:	682b      	ldr	r3, [r5, #0]
 8011966:	b103      	cbz	r3, 801196a <_close_r+0x1a>
 8011968:	6023      	str	r3, [r4, #0]
 801196a:	bd38      	pop	{r3, r4, r5, pc}
 801196c:	20000e5c 	.word	0x20000e5c

08011970 <_lseek_r>:
 8011970:	b538      	push	{r3, r4, r5, lr}
 8011972:	4d07      	ldr	r5, [pc, #28]	@ (8011990 <_lseek_r+0x20>)
 8011974:	4604      	mov	r4, r0
 8011976:	4608      	mov	r0, r1
 8011978:	4611      	mov	r1, r2
 801197a:	2200      	movs	r2, #0
 801197c:	602a      	str	r2, [r5, #0]
 801197e:	461a      	mov	r2, r3
 8011980:	f7f0 fe3c 	bl	80025fc <_lseek>
 8011984:	1c43      	adds	r3, r0, #1
 8011986:	d102      	bne.n	801198e <_lseek_r+0x1e>
 8011988:	682b      	ldr	r3, [r5, #0]
 801198a:	b103      	cbz	r3, 801198e <_lseek_r+0x1e>
 801198c:	6023      	str	r3, [r4, #0]
 801198e:	bd38      	pop	{r3, r4, r5, pc}
 8011990:	20000e5c 	.word	0x20000e5c

08011994 <_read_r>:
 8011994:	b538      	push	{r3, r4, r5, lr}
 8011996:	4d07      	ldr	r5, [pc, #28]	@ (80119b4 <_read_r+0x20>)
 8011998:	4604      	mov	r4, r0
 801199a:	4608      	mov	r0, r1
 801199c:	4611      	mov	r1, r2
 801199e:	2200      	movs	r2, #0
 80119a0:	602a      	str	r2, [r5, #0]
 80119a2:	461a      	mov	r2, r3
 80119a4:	f7f0 fde6 	bl	8002574 <_read>
 80119a8:	1c43      	adds	r3, r0, #1
 80119aa:	d102      	bne.n	80119b2 <_read_r+0x1e>
 80119ac:	682b      	ldr	r3, [r5, #0]
 80119ae:	b103      	cbz	r3, 80119b2 <_read_r+0x1e>
 80119b0:	6023      	str	r3, [r4, #0]
 80119b2:	bd38      	pop	{r3, r4, r5, pc}
 80119b4:	20000e5c 	.word	0x20000e5c

080119b8 <_write_r>:
 80119b8:	b538      	push	{r3, r4, r5, lr}
 80119ba:	4d07      	ldr	r5, [pc, #28]	@ (80119d8 <_write_r+0x20>)
 80119bc:	4604      	mov	r4, r0
 80119be:	4608      	mov	r0, r1
 80119c0:	4611      	mov	r1, r2
 80119c2:	2200      	movs	r2, #0
 80119c4:	602a      	str	r2, [r5, #0]
 80119c6:	461a      	mov	r2, r3
 80119c8:	f7ee fe97 	bl	80006fa <_write>
 80119cc:	1c43      	adds	r3, r0, #1
 80119ce:	d102      	bne.n	80119d6 <_write_r+0x1e>
 80119d0:	682b      	ldr	r3, [r5, #0]
 80119d2:	b103      	cbz	r3, 80119d6 <_write_r+0x1e>
 80119d4:	6023      	str	r3, [r4, #0]
 80119d6:	bd38      	pop	{r3, r4, r5, pc}
 80119d8:	20000e5c 	.word	0x20000e5c

080119dc <__libc_init_array>:
 80119dc:	b570      	push	{r4, r5, r6, lr}
 80119de:	4d0d      	ldr	r5, [pc, #52]	@ (8011a14 <__libc_init_array+0x38>)
 80119e0:	4c0d      	ldr	r4, [pc, #52]	@ (8011a18 <__libc_init_array+0x3c>)
 80119e2:	1b64      	subs	r4, r4, r5
 80119e4:	10a4      	asrs	r4, r4, #2
 80119e6:	2600      	movs	r6, #0
 80119e8:	42a6      	cmp	r6, r4
 80119ea:	d109      	bne.n	8011a00 <__libc_init_array+0x24>
 80119ec:	4d0b      	ldr	r5, [pc, #44]	@ (8011a1c <__libc_init_array+0x40>)
 80119ee:	4c0c      	ldr	r4, [pc, #48]	@ (8011a20 <__libc_init_array+0x44>)
 80119f0:	f000 fec6 	bl	8012780 <_init>
 80119f4:	1b64      	subs	r4, r4, r5
 80119f6:	10a4      	asrs	r4, r4, #2
 80119f8:	2600      	movs	r6, #0
 80119fa:	42a6      	cmp	r6, r4
 80119fc:	d105      	bne.n	8011a0a <__libc_init_array+0x2e>
 80119fe:	bd70      	pop	{r4, r5, r6, pc}
 8011a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a04:	4798      	blx	r3
 8011a06:	3601      	adds	r6, #1
 8011a08:	e7ee      	b.n	80119e8 <__libc_init_array+0xc>
 8011a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a0e:	4798      	blx	r3
 8011a10:	3601      	adds	r6, #1
 8011a12:	e7f2      	b.n	80119fa <__libc_init_array+0x1e>
 8011a14:	08013250 	.word	0x08013250
 8011a18:	08013250 	.word	0x08013250
 8011a1c:	08013250 	.word	0x08013250
 8011a20:	08013254 	.word	0x08013254

08011a24 <__retarget_lock_init_recursive>:
 8011a24:	4770      	bx	lr

08011a26 <__retarget_lock_acquire_recursive>:
 8011a26:	4770      	bx	lr

08011a28 <__retarget_lock_release_recursive>:
 8011a28:	4770      	bx	lr

08011a2a <strcpy>:
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a30:	f803 2b01 	strb.w	r2, [r3], #1
 8011a34:	2a00      	cmp	r2, #0
 8011a36:	d1f9      	bne.n	8011a2c <strcpy+0x2>
 8011a38:	4770      	bx	lr

08011a3a <memcpy>:
 8011a3a:	440a      	add	r2, r1
 8011a3c:	4291      	cmp	r1, r2
 8011a3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8011a42:	d100      	bne.n	8011a46 <memcpy+0xc>
 8011a44:	4770      	bx	lr
 8011a46:	b510      	push	{r4, lr}
 8011a48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011a50:	4291      	cmp	r1, r2
 8011a52:	d1f9      	bne.n	8011a48 <memcpy+0xe>
 8011a54:	bd10      	pop	{r4, pc}
	...

08011a58 <_free_r>:
 8011a58:	b538      	push	{r3, r4, r5, lr}
 8011a5a:	4605      	mov	r5, r0
 8011a5c:	2900      	cmp	r1, #0
 8011a5e:	d041      	beq.n	8011ae4 <_free_r+0x8c>
 8011a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a64:	1f0c      	subs	r4, r1, #4
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	bfb8      	it	lt
 8011a6a:	18e4      	addlt	r4, r4, r3
 8011a6c:	f000 f8e0 	bl	8011c30 <__malloc_lock>
 8011a70:	4a1d      	ldr	r2, [pc, #116]	@ (8011ae8 <_free_r+0x90>)
 8011a72:	6813      	ldr	r3, [r2, #0]
 8011a74:	b933      	cbnz	r3, 8011a84 <_free_r+0x2c>
 8011a76:	6063      	str	r3, [r4, #4]
 8011a78:	6014      	str	r4, [r2, #0]
 8011a7a:	4628      	mov	r0, r5
 8011a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a80:	f000 b8dc 	b.w	8011c3c <__malloc_unlock>
 8011a84:	42a3      	cmp	r3, r4
 8011a86:	d908      	bls.n	8011a9a <_free_r+0x42>
 8011a88:	6820      	ldr	r0, [r4, #0]
 8011a8a:	1821      	adds	r1, r4, r0
 8011a8c:	428b      	cmp	r3, r1
 8011a8e:	bf01      	itttt	eq
 8011a90:	6819      	ldreq	r1, [r3, #0]
 8011a92:	685b      	ldreq	r3, [r3, #4]
 8011a94:	1809      	addeq	r1, r1, r0
 8011a96:	6021      	streq	r1, [r4, #0]
 8011a98:	e7ed      	b.n	8011a76 <_free_r+0x1e>
 8011a9a:	461a      	mov	r2, r3
 8011a9c:	685b      	ldr	r3, [r3, #4]
 8011a9e:	b10b      	cbz	r3, 8011aa4 <_free_r+0x4c>
 8011aa0:	42a3      	cmp	r3, r4
 8011aa2:	d9fa      	bls.n	8011a9a <_free_r+0x42>
 8011aa4:	6811      	ldr	r1, [r2, #0]
 8011aa6:	1850      	adds	r0, r2, r1
 8011aa8:	42a0      	cmp	r0, r4
 8011aaa:	d10b      	bne.n	8011ac4 <_free_r+0x6c>
 8011aac:	6820      	ldr	r0, [r4, #0]
 8011aae:	4401      	add	r1, r0
 8011ab0:	1850      	adds	r0, r2, r1
 8011ab2:	4283      	cmp	r3, r0
 8011ab4:	6011      	str	r1, [r2, #0]
 8011ab6:	d1e0      	bne.n	8011a7a <_free_r+0x22>
 8011ab8:	6818      	ldr	r0, [r3, #0]
 8011aba:	685b      	ldr	r3, [r3, #4]
 8011abc:	6053      	str	r3, [r2, #4]
 8011abe:	4408      	add	r0, r1
 8011ac0:	6010      	str	r0, [r2, #0]
 8011ac2:	e7da      	b.n	8011a7a <_free_r+0x22>
 8011ac4:	d902      	bls.n	8011acc <_free_r+0x74>
 8011ac6:	230c      	movs	r3, #12
 8011ac8:	602b      	str	r3, [r5, #0]
 8011aca:	e7d6      	b.n	8011a7a <_free_r+0x22>
 8011acc:	6820      	ldr	r0, [r4, #0]
 8011ace:	1821      	adds	r1, r4, r0
 8011ad0:	428b      	cmp	r3, r1
 8011ad2:	bf04      	itt	eq
 8011ad4:	6819      	ldreq	r1, [r3, #0]
 8011ad6:	685b      	ldreq	r3, [r3, #4]
 8011ad8:	6063      	str	r3, [r4, #4]
 8011ada:	bf04      	itt	eq
 8011adc:	1809      	addeq	r1, r1, r0
 8011ade:	6021      	streq	r1, [r4, #0]
 8011ae0:	6054      	str	r4, [r2, #4]
 8011ae2:	e7ca      	b.n	8011a7a <_free_r+0x22>
 8011ae4:	bd38      	pop	{r3, r4, r5, pc}
 8011ae6:	bf00      	nop
 8011ae8:	20000e68 	.word	0x20000e68

08011aec <sbrk_aligned>:
 8011aec:	b570      	push	{r4, r5, r6, lr}
 8011aee:	4e0f      	ldr	r6, [pc, #60]	@ (8011b2c <sbrk_aligned+0x40>)
 8011af0:	460c      	mov	r4, r1
 8011af2:	6831      	ldr	r1, [r6, #0]
 8011af4:	4605      	mov	r5, r0
 8011af6:	b911      	cbnz	r1, 8011afe <sbrk_aligned+0x12>
 8011af8:	f000 fdfc 	bl	80126f4 <_sbrk_r>
 8011afc:	6030      	str	r0, [r6, #0]
 8011afe:	4621      	mov	r1, r4
 8011b00:	4628      	mov	r0, r5
 8011b02:	f000 fdf7 	bl	80126f4 <_sbrk_r>
 8011b06:	1c43      	adds	r3, r0, #1
 8011b08:	d103      	bne.n	8011b12 <sbrk_aligned+0x26>
 8011b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8011b0e:	4620      	mov	r0, r4
 8011b10:	bd70      	pop	{r4, r5, r6, pc}
 8011b12:	1cc4      	adds	r4, r0, #3
 8011b14:	f024 0403 	bic.w	r4, r4, #3
 8011b18:	42a0      	cmp	r0, r4
 8011b1a:	d0f8      	beq.n	8011b0e <sbrk_aligned+0x22>
 8011b1c:	1a21      	subs	r1, r4, r0
 8011b1e:	4628      	mov	r0, r5
 8011b20:	f000 fde8 	bl	80126f4 <_sbrk_r>
 8011b24:	3001      	adds	r0, #1
 8011b26:	d1f2      	bne.n	8011b0e <sbrk_aligned+0x22>
 8011b28:	e7ef      	b.n	8011b0a <sbrk_aligned+0x1e>
 8011b2a:	bf00      	nop
 8011b2c:	20000e64 	.word	0x20000e64

08011b30 <_malloc_r>:
 8011b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b34:	1ccd      	adds	r5, r1, #3
 8011b36:	f025 0503 	bic.w	r5, r5, #3
 8011b3a:	3508      	adds	r5, #8
 8011b3c:	2d0c      	cmp	r5, #12
 8011b3e:	bf38      	it	cc
 8011b40:	250c      	movcc	r5, #12
 8011b42:	2d00      	cmp	r5, #0
 8011b44:	4606      	mov	r6, r0
 8011b46:	db01      	blt.n	8011b4c <_malloc_r+0x1c>
 8011b48:	42a9      	cmp	r1, r5
 8011b4a:	d904      	bls.n	8011b56 <_malloc_r+0x26>
 8011b4c:	230c      	movs	r3, #12
 8011b4e:	6033      	str	r3, [r6, #0]
 8011b50:	2000      	movs	r0, #0
 8011b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011c2c <_malloc_r+0xfc>
 8011b5a:	f000 f869 	bl	8011c30 <__malloc_lock>
 8011b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8011b62:	461c      	mov	r4, r3
 8011b64:	bb44      	cbnz	r4, 8011bb8 <_malloc_r+0x88>
 8011b66:	4629      	mov	r1, r5
 8011b68:	4630      	mov	r0, r6
 8011b6a:	f7ff ffbf 	bl	8011aec <sbrk_aligned>
 8011b6e:	1c43      	adds	r3, r0, #1
 8011b70:	4604      	mov	r4, r0
 8011b72:	d158      	bne.n	8011c26 <_malloc_r+0xf6>
 8011b74:	f8d8 4000 	ldr.w	r4, [r8]
 8011b78:	4627      	mov	r7, r4
 8011b7a:	2f00      	cmp	r7, #0
 8011b7c:	d143      	bne.n	8011c06 <_malloc_r+0xd6>
 8011b7e:	2c00      	cmp	r4, #0
 8011b80:	d04b      	beq.n	8011c1a <_malloc_r+0xea>
 8011b82:	6823      	ldr	r3, [r4, #0]
 8011b84:	4639      	mov	r1, r7
 8011b86:	4630      	mov	r0, r6
 8011b88:	eb04 0903 	add.w	r9, r4, r3
 8011b8c:	f000 fdb2 	bl	80126f4 <_sbrk_r>
 8011b90:	4581      	cmp	r9, r0
 8011b92:	d142      	bne.n	8011c1a <_malloc_r+0xea>
 8011b94:	6821      	ldr	r1, [r4, #0]
 8011b96:	1a6d      	subs	r5, r5, r1
 8011b98:	4629      	mov	r1, r5
 8011b9a:	4630      	mov	r0, r6
 8011b9c:	f7ff ffa6 	bl	8011aec <sbrk_aligned>
 8011ba0:	3001      	adds	r0, #1
 8011ba2:	d03a      	beq.n	8011c1a <_malloc_r+0xea>
 8011ba4:	6823      	ldr	r3, [r4, #0]
 8011ba6:	442b      	add	r3, r5
 8011ba8:	6023      	str	r3, [r4, #0]
 8011baa:	f8d8 3000 	ldr.w	r3, [r8]
 8011bae:	685a      	ldr	r2, [r3, #4]
 8011bb0:	bb62      	cbnz	r2, 8011c0c <_malloc_r+0xdc>
 8011bb2:	f8c8 7000 	str.w	r7, [r8]
 8011bb6:	e00f      	b.n	8011bd8 <_malloc_r+0xa8>
 8011bb8:	6822      	ldr	r2, [r4, #0]
 8011bba:	1b52      	subs	r2, r2, r5
 8011bbc:	d420      	bmi.n	8011c00 <_malloc_r+0xd0>
 8011bbe:	2a0b      	cmp	r2, #11
 8011bc0:	d917      	bls.n	8011bf2 <_malloc_r+0xc2>
 8011bc2:	1961      	adds	r1, r4, r5
 8011bc4:	42a3      	cmp	r3, r4
 8011bc6:	6025      	str	r5, [r4, #0]
 8011bc8:	bf18      	it	ne
 8011bca:	6059      	strne	r1, [r3, #4]
 8011bcc:	6863      	ldr	r3, [r4, #4]
 8011bce:	bf08      	it	eq
 8011bd0:	f8c8 1000 	streq.w	r1, [r8]
 8011bd4:	5162      	str	r2, [r4, r5]
 8011bd6:	604b      	str	r3, [r1, #4]
 8011bd8:	4630      	mov	r0, r6
 8011bda:	f000 f82f 	bl	8011c3c <__malloc_unlock>
 8011bde:	f104 000b 	add.w	r0, r4, #11
 8011be2:	1d23      	adds	r3, r4, #4
 8011be4:	f020 0007 	bic.w	r0, r0, #7
 8011be8:	1ac2      	subs	r2, r0, r3
 8011bea:	bf1c      	itt	ne
 8011bec:	1a1b      	subne	r3, r3, r0
 8011bee:	50a3      	strne	r3, [r4, r2]
 8011bf0:	e7af      	b.n	8011b52 <_malloc_r+0x22>
 8011bf2:	6862      	ldr	r2, [r4, #4]
 8011bf4:	42a3      	cmp	r3, r4
 8011bf6:	bf0c      	ite	eq
 8011bf8:	f8c8 2000 	streq.w	r2, [r8]
 8011bfc:	605a      	strne	r2, [r3, #4]
 8011bfe:	e7eb      	b.n	8011bd8 <_malloc_r+0xa8>
 8011c00:	4623      	mov	r3, r4
 8011c02:	6864      	ldr	r4, [r4, #4]
 8011c04:	e7ae      	b.n	8011b64 <_malloc_r+0x34>
 8011c06:	463c      	mov	r4, r7
 8011c08:	687f      	ldr	r7, [r7, #4]
 8011c0a:	e7b6      	b.n	8011b7a <_malloc_r+0x4a>
 8011c0c:	461a      	mov	r2, r3
 8011c0e:	685b      	ldr	r3, [r3, #4]
 8011c10:	42a3      	cmp	r3, r4
 8011c12:	d1fb      	bne.n	8011c0c <_malloc_r+0xdc>
 8011c14:	2300      	movs	r3, #0
 8011c16:	6053      	str	r3, [r2, #4]
 8011c18:	e7de      	b.n	8011bd8 <_malloc_r+0xa8>
 8011c1a:	230c      	movs	r3, #12
 8011c1c:	6033      	str	r3, [r6, #0]
 8011c1e:	4630      	mov	r0, r6
 8011c20:	f000 f80c 	bl	8011c3c <__malloc_unlock>
 8011c24:	e794      	b.n	8011b50 <_malloc_r+0x20>
 8011c26:	6005      	str	r5, [r0, #0]
 8011c28:	e7d6      	b.n	8011bd8 <_malloc_r+0xa8>
 8011c2a:	bf00      	nop
 8011c2c:	20000e68 	.word	0x20000e68

08011c30 <__malloc_lock>:
 8011c30:	4801      	ldr	r0, [pc, #4]	@ (8011c38 <__malloc_lock+0x8>)
 8011c32:	f7ff bef8 	b.w	8011a26 <__retarget_lock_acquire_recursive>
 8011c36:	bf00      	nop
 8011c38:	20000e60 	.word	0x20000e60

08011c3c <__malloc_unlock>:
 8011c3c:	4801      	ldr	r0, [pc, #4]	@ (8011c44 <__malloc_unlock+0x8>)
 8011c3e:	f7ff bef3 	b.w	8011a28 <__retarget_lock_release_recursive>
 8011c42:	bf00      	nop
 8011c44:	20000e60 	.word	0x20000e60

08011c48 <__ssputs_r>:
 8011c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c4c:	688e      	ldr	r6, [r1, #8]
 8011c4e:	461f      	mov	r7, r3
 8011c50:	42be      	cmp	r6, r7
 8011c52:	680b      	ldr	r3, [r1, #0]
 8011c54:	4682      	mov	sl, r0
 8011c56:	460c      	mov	r4, r1
 8011c58:	4690      	mov	r8, r2
 8011c5a:	d82d      	bhi.n	8011cb8 <__ssputs_r+0x70>
 8011c5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011c64:	d026      	beq.n	8011cb4 <__ssputs_r+0x6c>
 8011c66:	6965      	ldr	r5, [r4, #20]
 8011c68:	6909      	ldr	r1, [r1, #16]
 8011c6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011c6e:	eba3 0901 	sub.w	r9, r3, r1
 8011c72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011c76:	1c7b      	adds	r3, r7, #1
 8011c78:	444b      	add	r3, r9
 8011c7a:	106d      	asrs	r5, r5, #1
 8011c7c:	429d      	cmp	r5, r3
 8011c7e:	bf38      	it	cc
 8011c80:	461d      	movcc	r5, r3
 8011c82:	0553      	lsls	r3, r2, #21
 8011c84:	d527      	bpl.n	8011cd6 <__ssputs_r+0x8e>
 8011c86:	4629      	mov	r1, r5
 8011c88:	f7ff ff52 	bl	8011b30 <_malloc_r>
 8011c8c:	4606      	mov	r6, r0
 8011c8e:	b360      	cbz	r0, 8011cea <__ssputs_r+0xa2>
 8011c90:	6921      	ldr	r1, [r4, #16]
 8011c92:	464a      	mov	r2, r9
 8011c94:	f7ff fed1 	bl	8011a3a <memcpy>
 8011c98:	89a3      	ldrh	r3, [r4, #12]
 8011c9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ca2:	81a3      	strh	r3, [r4, #12]
 8011ca4:	6126      	str	r6, [r4, #16]
 8011ca6:	6165      	str	r5, [r4, #20]
 8011ca8:	444e      	add	r6, r9
 8011caa:	eba5 0509 	sub.w	r5, r5, r9
 8011cae:	6026      	str	r6, [r4, #0]
 8011cb0:	60a5      	str	r5, [r4, #8]
 8011cb2:	463e      	mov	r6, r7
 8011cb4:	42be      	cmp	r6, r7
 8011cb6:	d900      	bls.n	8011cba <__ssputs_r+0x72>
 8011cb8:	463e      	mov	r6, r7
 8011cba:	6820      	ldr	r0, [r4, #0]
 8011cbc:	4632      	mov	r2, r6
 8011cbe:	4641      	mov	r1, r8
 8011cc0:	f7ff fe10 	bl	80118e4 <memmove>
 8011cc4:	68a3      	ldr	r3, [r4, #8]
 8011cc6:	1b9b      	subs	r3, r3, r6
 8011cc8:	60a3      	str	r3, [r4, #8]
 8011cca:	6823      	ldr	r3, [r4, #0]
 8011ccc:	4433      	add	r3, r6
 8011cce:	6023      	str	r3, [r4, #0]
 8011cd0:	2000      	movs	r0, #0
 8011cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cd6:	462a      	mov	r2, r5
 8011cd8:	f000 fd1c 	bl	8012714 <_realloc_r>
 8011cdc:	4606      	mov	r6, r0
 8011cde:	2800      	cmp	r0, #0
 8011ce0:	d1e0      	bne.n	8011ca4 <__ssputs_r+0x5c>
 8011ce2:	6921      	ldr	r1, [r4, #16]
 8011ce4:	4650      	mov	r0, sl
 8011ce6:	f7ff feb7 	bl	8011a58 <_free_r>
 8011cea:	230c      	movs	r3, #12
 8011cec:	f8ca 3000 	str.w	r3, [sl]
 8011cf0:	89a3      	ldrh	r3, [r4, #12]
 8011cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011cf6:	81a3      	strh	r3, [r4, #12]
 8011cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8011cfc:	e7e9      	b.n	8011cd2 <__ssputs_r+0x8a>
	...

08011d00 <_svfiprintf_r>:
 8011d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d04:	4698      	mov	r8, r3
 8011d06:	898b      	ldrh	r3, [r1, #12]
 8011d08:	061b      	lsls	r3, r3, #24
 8011d0a:	b09d      	sub	sp, #116	@ 0x74
 8011d0c:	4607      	mov	r7, r0
 8011d0e:	460d      	mov	r5, r1
 8011d10:	4614      	mov	r4, r2
 8011d12:	d510      	bpl.n	8011d36 <_svfiprintf_r+0x36>
 8011d14:	690b      	ldr	r3, [r1, #16]
 8011d16:	b973      	cbnz	r3, 8011d36 <_svfiprintf_r+0x36>
 8011d18:	2140      	movs	r1, #64	@ 0x40
 8011d1a:	f7ff ff09 	bl	8011b30 <_malloc_r>
 8011d1e:	6028      	str	r0, [r5, #0]
 8011d20:	6128      	str	r0, [r5, #16]
 8011d22:	b930      	cbnz	r0, 8011d32 <_svfiprintf_r+0x32>
 8011d24:	230c      	movs	r3, #12
 8011d26:	603b      	str	r3, [r7, #0]
 8011d28:	f04f 30ff 	mov.w	r0, #4294967295
 8011d2c:	b01d      	add	sp, #116	@ 0x74
 8011d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d32:	2340      	movs	r3, #64	@ 0x40
 8011d34:	616b      	str	r3, [r5, #20]
 8011d36:	2300      	movs	r3, #0
 8011d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d3a:	2320      	movs	r3, #32
 8011d3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d44:	2330      	movs	r3, #48	@ 0x30
 8011d46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011ee4 <_svfiprintf_r+0x1e4>
 8011d4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011d4e:	f04f 0901 	mov.w	r9, #1
 8011d52:	4623      	mov	r3, r4
 8011d54:	469a      	mov	sl, r3
 8011d56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d5a:	b10a      	cbz	r2, 8011d60 <_svfiprintf_r+0x60>
 8011d5c:	2a25      	cmp	r2, #37	@ 0x25
 8011d5e:	d1f9      	bne.n	8011d54 <_svfiprintf_r+0x54>
 8011d60:	ebba 0b04 	subs.w	fp, sl, r4
 8011d64:	d00b      	beq.n	8011d7e <_svfiprintf_r+0x7e>
 8011d66:	465b      	mov	r3, fp
 8011d68:	4622      	mov	r2, r4
 8011d6a:	4629      	mov	r1, r5
 8011d6c:	4638      	mov	r0, r7
 8011d6e:	f7ff ff6b 	bl	8011c48 <__ssputs_r>
 8011d72:	3001      	adds	r0, #1
 8011d74:	f000 80a7 	beq.w	8011ec6 <_svfiprintf_r+0x1c6>
 8011d78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d7a:	445a      	add	r2, fp
 8011d7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8011d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	f000 809f 	beq.w	8011ec6 <_svfiprintf_r+0x1c6>
 8011d88:	2300      	movs	r3, #0
 8011d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8011d8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d92:	f10a 0a01 	add.w	sl, sl, #1
 8011d96:	9304      	str	r3, [sp, #16]
 8011d98:	9307      	str	r3, [sp, #28]
 8011d9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011d9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011da0:	4654      	mov	r4, sl
 8011da2:	2205      	movs	r2, #5
 8011da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011da8:	484e      	ldr	r0, [pc, #312]	@ (8011ee4 <_svfiprintf_r+0x1e4>)
 8011daa:	f7ee fa99 	bl	80002e0 <memchr>
 8011dae:	9a04      	ldr	r2, [sp, #16]
 8011db0:	b9d8      	cbnz	r0, 8011dea <_svfiprintf_r+0xea>
 8011db2:	06d0      	lsls	r0, r2, #27
 8011db4:	bf44      	itt	mi
 8011db6:	2320      	movmi	r3, #32
 8011db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011dbc:	0711      	lsls	r1, r2, #28
 8011dbe:	bf44      	itt	mi
 8011dc0:	232b      	movmi	r3, #43	@ 0x2b
 8011dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8011dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8011dcc:	d015      	beq.n	8011dfa <_svfiprintf_r+0xfa>
 8011dce:	9a07      	ldr	r2, [sp, #28]
 8011dd0:	4654      	mov	r4, sl
 8011dd2:	2000      	movs	r0, #0
 8011dd4:	f04f 0c0a 	mov.w	ip, #10
 8011dd8:	4621      	mov	r1, r4
 8011dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011dde:	3b30      	subs	r3, #48	@ 0x30
 8011de0:	2b09      	cmp	r3, #9
 8011de2:	d94b      	bls.n	8011e7c <_svfiprintf_r+0x17c>
 8011de4:	b1b0      	cbz	r0, 8011e14 <_svfiprintf_r+0x114>
 8011de6:	9207      	str	r2, [sp, #28]
 8011de8:	e014      	b.n	8011e14 <_svfiprintf_r+0x114>
 8011dea:	eba0 0308 	sub.w	r3, r0, r8
 8011dee:	fa09 f303 	lsl.w	r3, r9, r3
 8011df2:	4313      	orrs	r3, r2
 8011df4:	9304      	str	r3, [sp, #16]
 8011df6:	46a2      	mov	sl, r4
 8011df8:	e7d2      	b.n	8011da0 <_svfiprintf_r+0xa0>
 8011dfa:	9b03      	ldr	r3, [sp, #12]
 8011dfc:	1d19      	adds	r1, r3, #4
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	9103      	str	r1, [sp, #12]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	bfbb      	ittet	lt
 8011e06:	425b      	neglt	r3, r3
 8011e08:	f042 0202 	orrlt.w	r2, r2, #2
 8011e0c:	9307      	strge	r3, [sp, #28]
 8011e0e:	9307      	strlt	r3, [sp, #28]
 8011e10:	bfb8      	it	lt
 8011e12:	9204      	strlt	r2, [sp, #16]
 8011e14:	7823      	ldrb	r3, [r4, #0]
 8011e16:	2b2e      	cmp	r3, #46	@ 0x2e
 8011e18:	d10a      	bne.n	8011e30 <_svfiprintf_r+0x130>
 8011e1a:	7863      	ldrb	r3, [r4, #1]
 8011e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011e1e:	d132      	bne.n	8011e86 <_svfiprintf_r+0x186>
 8011e20:	9b03      	ldr	r3, [sp, #12]
 8011e22:	1d1a      	adds	r2, r3, #4
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	9203      	str	r2, [sp, #12]
 8011e28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011e2c:	3402      	adds	r4, #2
 8011e2e:	9305      	str	r3, [sp, #20]
 8011e30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011ef4 <_svfiprintf_r+0x1f4>
 8011e34:	7821      	ldrb	r1, [r4, #0]
 8011e36:	2203      	movs	r2, #3
 8011e38:	4650      	mov	r0, sl
 8011e3a:	f7ee fa51 	bl	80002e0 <memchr>
 8011e3e:	b138      	cbz	r0, 8011e50 <_svfiprintf_r+0x150>
 8011e40:	9b04      	ldr	r3, [sp, #16]
 8011e42:	eba0 000a 	sub.w	r0, r0, sl
 8011e46:	2240      	movs	r2, #64	@ 0x40
 8011e48:	4082      	lsls	r2, r0
 8011e4a:	4313      	orrs	r3, r2
 8011e4c:	3401      	adds	r4, #1
 8011e4e:	9304      	str	r3, [sp, #16]
 8011e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e54:	4824      	ldr	r0, [pc, #144]	@ (8011ee8 <_svfiprintf_r+0x1e8>)
 8011e56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011e5a:	2206      	movs	r2, #6
 8011e5c:	f7ee fa40 	bl	80002e0 <memchr>
 8011e60:	2800      	cmp	r0, #0
 8011e62:	d036      	beq.n	8011ed2 <_svfiprintf_r+0x1d2>
 8011e64:	4b21      	ldr	r3, [pc, #132]	@ (8011eec <_svfiprintf_r+0x1ec>)
 8011e66:	bb1b      	cbnz	r3, 8011eb0 <_svfiprintf_r+0x1b0>
 8011e68:	9b03      	ldr	r3, [sp, #12]
 8011e6a:	3307      	adds	r3, #7
 8011e6c:	f023 0307 	bic.w	r3, r3, #7
 8011e70:	3308      	adds	r3, #8
 8011e72:	9303      	str	r3, [sp, #12]
 8011e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e76:	4433      	add	r3, r6
 8011e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e7a:	e76a      	b.n	8011d52 <_svfiprintf_r+0x52>
 8011e7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e80:	460c      	mov	r4, r1
 8011e82:	2001      	movs	r0, #1
 8011e84:	e7a8      	b.n	8011dd8 <_svfiprintf_r+0xd8>
 8011e86:	2300      	movs	r3, #0
 8011e88:	3401      	adds	r4, #1
 8011e8a:	9305      	str	r3, [sp, #20]
 8011e8c:	4619      	mov	r1, r3
 8011e8e:	f04f 0c0a 	mov.w	ip, #10
 8011e92:	4620      	mov	r0, r4
 8011e94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e98:	3a30      	subs	r2, #48	@ 0x30
 8011e9a:	2a09      	cmp	r2, #9
 8011e9c:	d903      	bls.n	8011ea6 <_svfiprintf_r+0x1a6>
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d0c6      	beq.n	8011e30 <_svfiprintf_r+0x130>
 8011ea2:	9105      	str	r1, [sp, #20]
 8011ea4:	e7c4      	b.n	8011e30 <_svfiprintf_r+0x130>
 8011ea6:	fb0c 2101 	mla	r1, ip, r1, r2
 8011eaa:	4604      	mov	r4, r0
 8011eac:	2301      	movs	r3, #1
 8011eae:	e7f0      	b.n	8011e92 <_svfiprintf_r+0x192>
 8011eb0:	ab03      	add	r3, sp, #12
 8011eb2:	9300      	str	r3, [sp, #0]
 8011eb4:	462a      	mov	r2, r5
 8011eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8011ef0 <_svfiprintf_r+0x1f0>)
 8011eb8:	a904      	add	r1, sp, #16
 8011eba:	4638      	mov	r0, r7
 8011ebc:	f3af 8000 	nop.w
 8011ec0:	1c42      	adds	r2, r0, #1
 8011ec2:	4606      	mov	r6, r0
 8011ec4:	d1d6      	bne.n	8011e74 <_svfiprintf_r+0x174>
 8011ec6:	89ab      	ldrh	r3, [r5, #12]
 8011ec8:	065b      	lsls	r3, r3, #25
 8011eca:	f53f af2d 	bmi.w	8011d28 <_svfiprintf_r+0x28>
 8011ece:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011ed0:	e72c      	b.n	8011d2c <_svfiprintf_r+0x2c>
 8011ed2:	ab03      	add	r3, sp, #12
 8011ed4:	9300      	str	r3, [sp, #0]
 8011ed6:	462a      	mov	r2, r5
 8011ed8:	4b05      	ldr	r3, [pc, #20]	@ (8011ef0 <_svfiprintf_r+0x1f0>)
 8011eda:	a904      	add	r1, sp, #16
 8011edc:	4638      	mov	r0, r7
 8011ede:	f000 f9bb 	bl	8012258 <_printf_i>
 8011ee2:	e7ed      	b.n	8011ec0 <_svfiprintf_r+0x1c0>
 8011ee4:	08013215 	.word	0x08013215
 8011ee8:	0801321f 	.word	0x0801321f
 8011eec:	00000000 	.word	0x00000000
 8011ef0:	08011c49 	.word	0x08011c49
 8011ef4:	0801321b 	.word	0x0801321b

08011ef8 <__sfputc_r>:
 8011ef8:	6893      	ldr	r3, [r2, #8]
 8011efa:	3b01      	subs	r3, #1
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	b410      	push	{r4}
 8011f00:	6093      	str	r3, [r2, #8]
 8011f02:	da08      	bge.n	8011f16 <__sfputc_r+0x1e>
 8011f04:	6994      	ldr	r4, [r2, #24]
 8011f06:	42a3      	cmp	r3, r4
 8011f08:	db01      	blt.n	8011f0e <__sfputc_r+0x16>
 8011f0a:	290a      	cmp	r1, #10
 8011f0c:	d103      	bne.n	8011f16 <__sfputc_r+0x1e>
 8011f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f12:	f7ff bc52 	b.w	80117ba <__swbuf_r>
 8011f16:	6813      	ldr	r3, [r2, #0]
 8011f18:	1c58      	adds	r0, r3, #1
 8011f1a:	6010      	str	r0, [r2, #0]
 8011f1c:	7019      	strb	r1, [r3, #0]
 8011f1e:	4608      	mov	r0, r1
 8011f20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f24:	4770      	bx	lr

08011f26 <__sfputs_r>:
 8011f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f28:	4606      	mov	r6, r0
 8011f2a:	460f      	mov	r7, r1
 8011f2c:	4614      	mov	r4, r2
 8011f2e:	18d5      	adds	r5, r2, r3
 8011f30:	42ac      	cmp	r4, r5
 8011f32:	d101      	bne.n	8011f38 <__sfputs_r+0x12>
 8011f34:	2000      	movs	r0, #0
 8011f36:	e007      	b.n	8011f48 <__sfputs_r+0x22>
 8011f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f3c:	463a      	mov	r2, r7
 8011f3e:	4630      	mov	r0, r6
 8011f40:	f7ff ffda 	bl	8011ef8 <__sfputc_r>
 8011f44:	1c43      	adds	r3, r0, #1
 8011f46:	d1f3      	bne.n	8011f30 <__sfputs_r+0xa>
 8011f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011f4c <_vfiprintf_r>:
 8011f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f50:	460d      	mov	r5, r1
 8011f52:	b09d      	sub	sp, #116	@ 0x74
 8011f54:	4614      	mov	r4, r2
 8011f56:	4698      	mov	r8, r3
 8011f58:	4606      	mov	r6, r0
 8011f5a:	b118      	cbz	r0, 8011f64 <_vfiprintf_r+0x18>
 8011f5c:	6a03      	ldr	r3, [r0, #32]
 8011f5e:	b90b      	cbnz	r3, 8011f64 <_vfiprintf_r+0x18>
 8011f60:	f7ff faea 	bl	8011538 <__sinit>
 8011f64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f66:	07d9      	lsls	r1, r3, #31
 8011f68:	d405      	bmi.n	8011f76 <_vfiprintf_r+0x2a>
 8011f6a:	89ab      	ldrh	r3, [r5, #12]
 8011f6c:	059a      	lsls	r2, r3, #22
 8011f6e:	d402      	bmi.n	8011f76 <_vfiprintf_r+0x2a>
 8011f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f72:	f7ff fd58 	bl	8011a26 <__retarget_lock_acquire_recursive>
 8011f76:	89ab      	ldrh	r3, [r5, #12]
 8011f78:	071b      	lsls	r3, r3, #28
 8011f7a:	d501      	bpl.n	8011f80 <_vfiprintf_r+0x34>
 8011f7c:	692b      	ldr	r3, [r5, #16]
 8011f7e:	b99b      	cbnz	r3, 8011fa8 <_vfiprintf_r+0x5c>
 8011f80:	4629      	mov	r1, r5
 8011f82:	4630      	mov	r0, r6
 8011f84:	f7ff fc58 	bl	8011838 <__swsetup_r>
 8011f88:	b170      	cbz	r0, 8011fa8 <_vfiprintf_r+0x5c>
 8011f8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f8c:	07dc      	lsls	r4, r3, #31
 8011f8e:	d504      	bpl.n	8011f9a <_vfiprintf_r+0x4e>
 8011f90:	f04f 30ff 	mov.w	r0, #4294967295
 8011f94:	b01d      	add	sp, #116	@ 0x74
 8011f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f9a:	89ab      	ldrh	r3, [r5, #12]
 8011f9c:	0598      	lsls	r0, r3, #22
 8011f9e:	d4f7      	bmi.n	8011f90 <_vfiprintf_r+0x44>
 8011fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011fa2:	f7ff fd41 	bl	8011a28 <__retarget_lock_release_recursive>
 8011fa6:	e7f3      	b.n	8011f90 <_vfiprintf_r+0x44>
 8011fa8:	2300      	movs	r3, #0
 8011faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fac:	2320      	movs	r3, #32
 8011fae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8011fb6:	2330      	movs	r3, #48	@ 0x30
 8011fb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012168 <_vfiprintf_r+0x21c>
 8011fbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011fc0:	f04f 0901 	mov.w	r9, #1
 8011fc4:	4623      	mov	r3, r4
 8011fc6:	469a      	mov	sl, r3
 8011fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fcc:	b10a      	cbz	r2, 8011fd2 <_vfiprintf_r+0x86>
 8011fce:	2a25      	cmp	r2, #37	@ 0x25
 8011fd0:	d1f9      	bne.n	8011fc6 <_vfiprintf_r+0x7a>
 8011fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8011fd6:	d00b      	beq.n	8011ff0 <_vfiprintf_r+0xa4>
 8011fd8:	465b      	mov	r3, fp
 8011fda:	4622      	mov	r2, r4
 8011fdc:	4629      	mov	r1, r5
 8011fde:	4630      	mov	r0, r6
 8011fe0:	f7ff ffa1 	bl	8011f26 <__sfputs_r>
 8011fe4:	3001      	adds	r0, #1
 8011fe6:	f000 80a7 	beq.w	8012138 <_vfiprintf_r+0x1ec>
 8011fea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011fec:	445a      	add	r2, fp
 8011fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8011ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	f000 809f 	beq.w	8012138 <_vfiprintf_r+0x1ec>
 8011ffa:	2300      	movs	r3, #0
 8011ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8012000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012004:	f10a 0a01 	add.w	sl, sl, #1
 8012008:	9304      	str	r3, [sp, #16]
 801200a:	9307      	str	r3, [sp, #28]
 801200c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012010:	931a      	str	r3, [sp, #104]	@ 0x68
 8012012:	4654      	mov	r4, sl
 8012014:	2205      	movs	r2, #5
 8012016:	f814 1b01 	ldrb.w	r1, [r4], #1
 801201a:	4853      	ldr	r0, [pc, #332]	@ (8012168 <_vfiprintf_r+0x21c>)
 801201c:	f7ee f960 	bl	80002e0 <memchr>
 8012020:	9a04      	ldr	r2, [sp, #16]
 8012022:	b9d8      	cbnz	r0, 801205c <_vfiprintf_r+0x110>
 8012024:	06d1      	lsls	r1, r2, #27
 8012026:	bf44      	itt	mi
 8012028:	2320      	movmi	r3, #32
 801202a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801202e:	0713      	lsls	r3, r2, #28
 8012030:	bf44      	itt	mi
 8012032:	232b      	movmi	r3, #43	@ 0x2b
 8012034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012038:	f89a 3000 	ldrb.w	r3, [sl]
 801203c:	2b2a      	cmp	r3, #42	@ 0x2a
 801203e:	d015      	beq.n	801206c <_vfiprintf_r+0x120>
 8012040:	9a07      	ldr	r2, [sp, #28]
 8012042:	4654      	mov	r4, sl
 8012044:	2000      	movs	r0, #0
 8012046:	f04f 0c0a 	mov.w	ip, #10
 801204a:	4621      	mov	r1, r4
 801204c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012050:	3b30      	subs	r3, #48	@ 0x30
 8012052:	2b09      	cmp	r3, #9
 8012054:	d94b      	bls.n	80120ee <_vfiprintf_r+0x1a2>
 8012056:	b1b0      	cbz	r0, 8012086 <_vfiprintf_r+0x13a>
 8012058:	9207      	str	r2, [sp, #28]
 801205a:	e014      	b.n	8012086 <_vfiprintf_r+0x13a>
 801205c:	eba0 0308 	sub.w	r3, r0, r8
 8012060:	fa09 f303 	lsl.w	r3, r9, r3
 8012064:	4313      	orrs	r3, r2
 8012066:	9304      	str	r3, [sp, #16]
 8012068:	46a2      	mov	sl, r4
 801206a:	e7d2      	b.n	8012012 <_vfiprintf_r+0xc6>
 801206c:	9b03      	ldr	r3, [sp, #12]
 801206e:	1d19      	adds	r1, r3, #4
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	9103      	str	r1, [sp, #12]
 8012074:	2b00      	cmp	r3, #0
 8012076:	bfbb      	ittet	lt
 8012078:	425b      	neglt	r3, r3
 801207a:	f042 0202 	orrlt.w	r2, r2, #2
 801207e:	9307      	strge	r3, [sp, #28]
 8012080:	9307      	strlt	r3, [sp, #28]
 8012082:	bfb8      	it	lt
 8012084:	9204      	strlt	r2, [sp, #16]
 8012086:	7823      	ldrb	r3, [r4, #0]
 8012088:	2b2e      	cmp	r3, #46	@ 0x2e
 801208a:	d10a      	bne.n	80120a2 <_vfiprintf_r+0x156>
 801208c:	7863      	ldrb	r3, [r4, #1]
 801208e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012090:	d132      	bne.n	80120f8 <_vfiprintf_r+0x1ac>
 8012092:	9b03      	ldr	r3, [sp, #12]
 8012094:	1d1a      	adds	r2, r3, #4
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	9203      	str	r2, [sp, #12]
 801209a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801209e:	3402      	adds	r4, #2
 80120a0:	9305      	str	r3, [sp, #20]
 80120a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012178 <_vfiprintf_r+0x22c>
 80120a6:	7821      	ldrb	r1, [r4, #0]
 80120a8:	2203      	movs	r2, #3
 80120aa:	4650      	mov	r0, sl
 80120ac:	f7ee f918 	bl	80002e0 <memchr>
 80120b0:	b138      	cbz	r0, 80120c2 <_vfiprintf_r+0x176>
 80120b2:	9b04      	ldr	r3, [sp, #16]
 80120b4:	eba0 000a 	sub.w	r0, r0, sl
 80120b8:	2240      	movs	r2, #64	@ 0x40
 80120ba:	4082      	lsls	r2, r0
 80120bc:	4313      	orrs	r3, r2
 80120be:	3401      	adds	r4, #1
 80120c0:	9304      	str	r3, [sp, #16]
 80120c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120c6:	4829      	ldr	r0, [pc, #164]	@ (801216c <_vfiprintf_r+0x220>)
 80120c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80120cc:	2206      	movs	r2, #6
 80120ce:	f7ee f907 	bl	80002e0 <memchr>
 80120d2:	2800      	cmp	r0, #0
 80120d4:	d03f      	beq.n	8012156 <_vfiprintf_r+0x20a>
 80120d6:	4b26      	ldr	r3, [pc, #152]	@ (8012170 <_vfiprintf_r+0x224>)
 80120d8:	bb1b      	cbnz	r3, 8012122 <_vfiprintf_r+0x1d6>
 80120da:	9b03      	ldr	r3, [sp, #12]
 80120dc:	3307      	adds	r3, #7
 80120de:	f023 0307 	bic.w	r3, r3, #7
 80120e2:	3308      	adds	r3, #8
 80120e4:	9303      	str	r3, [sp, #12]
 80120e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120e8:	443b      	add	r3, r7
 80120ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80120ec:	e76a      	b.n	8011fc4 <_vfiprintf_r+0x78>
 80120ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80120f2:	460c      	mov	r4, r1
 80120f4:	2001      	movs	r0, #1
 80120f6:	e7a8      	b.n	801204a <_vfiprintf_r+0xfe>
 80120f8:	2300      	movs	r3, #0
 80120fa:	3401      	adds	r4, #1
 80120fc:	9305      	str	r3, [sp, #20]
 80120fe:	4619      	mov	r1, r3
 8012100:	f04f 0c0a 	mov.w	ip, #10
 8012104:	4620      	mov	r0, r4
 8012106:	f810 2b01 	ldrb.w	r2, [r0], #1
 801210a:	3a30      	subs	r2, #48	@ 0x30
 801210c:	2a09      	cmp	r2, #9
 801210e:	d903      	bls.n	8012118 <_vfiprintf_r+0x1cc>
 8012110:	2b00      	cmp	r3, #0
 8012112:	d0c6      	beq.n	80120a2 <_vfiprintf_r+0x156>
 8012114:	9105      	str	r1, [sp, #20]
 8012116:	e7c4      	b.n	80120a2 <_vfiprintf_r+0x156>
 8012118:	fb0c 2101 	mla	r1, ip, r1, r2
 801211c:	4604      	mov	r4, r0
 801211e:	2301      	movs	r3, #1
 8012120:	e7f0      	b.n	8012104 <_vfiprintf_r+0x1b8>
 8012122:	ab03      	add	r3, sp, #12
 8012124:	9300      	str	r3, [sp, #0]
 8012126:	462a      	mov	r2, r5
 8012128:	4b12      	ldr	r3, [pc, #72]	@ (8012174 <_vfiprintf_r+0x228>)
 801212a:	a904      	add	r1, sp, #16
 801212c:	4630      	mov	r0, r6
 801212e:	f3af 8000 	nop.w
 8012132:	4607      	mov	r7, r0
 8012134:	1c78      	adds	r0, r7, #1
 8012136:	d1d6      	bne.n	80120e6 <_vfiprintf_r+0x19a>
 8012138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801213a:	07d9      	lsls	r1, r3, #31
 801213c:	d405      	bmi.n	801214a <_vfiprintf_r+0x1fe>
 801213e:	89ab      	ldrh	r3, [r5, #12]
 8012140:	059a      	lsls	r2, r3, #22
 8012142:	d402      	bmi.n	801214a <_vfiprintf_r+0x1fe>
 8012144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012146:	f7ff fc6f 	bl	8011a28 <__retarget_lock_release_recursive>
 801214a:	89ab      	ldrh	r3, [r5, #12]
 801214c:	065b      	lsls	r3, r3, #25
 801214e:	f53f af1f 	bmi.w	8011f90 <_vfiprintf_r+0x44>
 8012152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012154:	e71e      	b.n	8011f94 <_vfiprintf_r+0x48>
 8012156:	ab03      	add	r3, sp, #12
 8012158:	9300      	str	r3, [sp, #0]
 801215a:	462a      	mov	r2, r5
 801215c:	4b05      	ldr	r3, [pc, #20]	@ (8012174 <_vfiprintf_r+0x228>)
 801215e:	a904      	add	r1, sp, #16
 8012160:	4630      	mov	r0, r6
 8012162:	f000 f879 	bl	8012258 <_printf_i>
 8012166:	e7e4      	b.n	8012132 <_vfiprintf_r+0x1e6>
 8012168:	08013215 	.word	0x08013215
 801216c:	0801321f 	.word	0x0801321f
 8012170:	00000000 	.word	0x00000000
 8012174:	08011f27 	.word	0x08011f27
 8012178:	0801321b 	.word	0x0801321b

0801217c <_printf_common>:
 801217c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012180:	4616      	mov	r6, r2
 8012182:	4698      	mov	r8, r3
 8012184:	688a      	ldr	r2, [r1, #8]
 8012186:	690b      	ldr	r3, [r1, #16]
 8012188:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801218c:	4293      	cmp	r3, r2
 801218e:	bfb8      	it	lt
 8012190:	4613      	movlt	r3, r2
 8012192:	6033      	str	r3, [r6, #0]
 8012194:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012198:	4607      	mov	r7, r0
 801219a:	460c      	mov	r4, r1
 801219c:	b10a      	cbz	r2, 80121a2 <_printf_common+0x26>
 801219e:	3301      	adds	r3, #1
 80121a0:	6033      	str	r3, [r6, #0]
 80121a2:	6823      	ldr	r3, [r4, #0]
 80121a4:	0699      	lsls	r1, r3, #26
 80121a6:	bf42      	ittt	mi
 80121a8:	6833      	ldrmi	r3, [r6, #0]
 80121aa:	3302      	addmi	r3, #2
 80121ac:	6033      	strmi	r3, [r6, #0]
 80121ae:	6825      	ldr	r5, [r4, #0]
 80121b0:	f015 0506 	ands.w	r5, r5, #6
 80121b4:	d106      	bne.n	80121c4 <_printf_common+0x48>
 80121b6:	f104 0a19 	add.w	sl, r4, #25
 80121ba:	68e3      	ldr	r3, [r4, #12]
 80121bc:	6832      	ldr	r2, [r6, #0]
 80121be:	1a9b      	subs	r3, r3, r2
 80121c0:	42ab      	cmp	r3, r5
 80121c2:	dc26      	bgt.n	8012212 <_printf_common+0x96>
 80121c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80121c8:	6822      	ldr	r2, [r4, #0]
 80121ca:	3b00      	subs	r3, #0
 80121cc:	bf18      	it	ne
 80121ce:	2301      	movne	r3, #1
 80121d0:	0692      	lsls	r2, r2, #26
 80121d2:	d42b      	bmi.n	801222c <_printf_common+0xb0>
 80121d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80121d8:	4641      	mov	r1, r8
 80121da:	4638      	mov	r0, r7
 80121dc:	47c8      	blx	r9
 80121de:	3001      	adds	r0, #1
 80121e0:	d01e      	beq.n	8012220 <_printf_common+0xa4>
 80121e2:	6823      	ldr	r3, [r4, #0]
 80121e4:	6922      	ldr	r2, [r4, #16]
 80121e6:	f003 0306 	and.w	r3, r3, #6
 80121ea:	2b04      	cmp	r3, #4
 80121ec:	bf02      	ittt	eq
 80121ee:	68e5      	ldreq	r5, [r4, #12]
 80121f0:	6833      	ldreq	r3, [r6, #0]
 80121f2:	1aed      	subeq	r5, r5, r3
 80121f4:	68a3      	ldr	r3, [r4, #8]
 80121f6:	bf0c      	ite	eq
 80121f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80121fc:	2500      	movne	r5, #0
 80121fe:	4293      	cmp	r3, r2
 8012200:	bfc4      	itt	gt
 8012202:	1a9b      	subgt	r3, r3, r2
 8012204:	18ed      	addgt	r5, r5, r3
 8012206:	2600      	movs	r6, #0
 8012208:	341a      	adds	r4, #26
 801220a:	42b5      	cmp	r5, r6
 801220c:	d11a      	bne.n	8012244 <_printf_common+0xc8>
 801220e:	2000      	movs	r0, #0
 8012210:	e008      	b.n	8012224 <_printf_common+0xa8>
 8012212:	2301      	movs	r3, #1
 8012214:	4652      	mov	r2, sl
 8012216:	4641      	mov	r1, r8
 8012218:	4638      	mov	r0, r7
 801221a:	47c8      	blx	r9
 801221c:	3001      	adds	r0, #1
 801221e:	d103      	bne.n	8012228 <_printf_common+0xac>
 8012220:	f04f 30ff 	mov.w	r0, #4294967295
 8012224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012228:	3501      	adds	r5, #1
 801222a:	e7c6      	b.n	80121ba <_printf_common+0x3e>
 801222c:	18e1      	adds	r1, r4, r3
 801222e:	1c5a      	adds	r2, r3, #1
 8012230:	2030      	movs	r0, #48	@ 0x30
 8012232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012236:	4422      	add	r2, r4
 8012238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801223c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012240:	3302      	adds	r3, #2
 8012242:	e7c7      	b.n	80121d4 <_printf_common+0x58>
 8012244:	2301      	movs	r3, #1
 8012246:	4622      	mov	r2, r4
 8012248:	4641      	mov	r1, r8
 801224a:	4638      	mov	r0, r7
 801224c:	47c8      	blx	r9
 801224e:	3001      	adds	r0, #1
 8012250:	d0e6      	beq.n	8012220 <_printf_common+0xa4>
 8012252:	3601      	adds	r6, #1
 8012254:	e7d9      	b.n	801220a <_printf_common+0x8e>
	...

08012258 <_printf_i>:
 8012258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801225c:	7e0f      	ldrb	r7, [r1, #24]
 801225e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012260:	2f78      	cmp	r7, #120	@ 0x78
 8012262:	4691      	mov	r9, r2
 8012264:	4680      	mov	r8, r0
 8012266:	460c      	mov	r4, r1
 8012268:	469a      	mov	sl, r3
 801226a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801226e:	d807      	bhi.n	8012280 <_printf_i+0x28>
 8012270:	2f62      	cmp	r7, #98	@ 0x62
 8012272:	d80a      	bhi.n	801228a <_printf_i+0x32>
 8012274:	2f00      	cmp	r7, #0
 8012276:	f000 80d1 	beq.w	801241c <_printf_i+0x1c4>
 801227a:	2f58      	cmp	r7, #88	@ 0x58
 801227c:	f000 80b8 	beq.w	80123f0 <_printf_i+0x198>
 8012280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012288:	e03a      	b.n	8012300 <_printf_i+0xa8>
 801228a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801228e:	2b15      	cmp	r3, #21
 8012290:	d8f6      	bhi.n	8012280 <_printf_i+0x28>
 8012292:	a101      	add	r1, pc, #4	@ (adr r1, 8012298 <_printf_i+0x40>)
 8012294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012298:	080122f1 	.word	0x080122f1
 801229c:	08012305 	.word	0x08012305
 80122a0:	08012281 	.word	0x08012281
 80122a4:	08012281 	.word	0x08012281
 80122a8:	08012281 	.word	0x08012281
 80122ac:	08012281 	.word	0x08012281
 80122b0:	08012305 	.word	0x08012305
 80122b4:	08012281 	.word	0x08012281
 80122b8:	08012281 	.word	0x08012281
 80122bc:	08012281 	.word	0x08012281
 80122c0:	08012281 	.word	0x08012281
 80122c4:	08012403 	.word	0x08012403
 80122c8:	0801232f 	.word	0x0801232f
 80122cc:	080123bd 	.word	0x080123bd
 80122d0:	08012281 	.word	0x08012281
 80122d4:	08012281 	.word	0x08012281
 80122d8:	08012425 	.word	0x08012425
 80122dc:	08012281 	.word	0x08012281
 80122e0:	0801232f 	.word	0x0801232f
 80122e4:	08012281 	.word	0x08012281
 80122e8:	08012281 	.word	0x08012281
 80122ec:	080123c5 	.word	0x080123c5
 80122f0:	6833      	ldr	r3, [r6, #0]
 80122f2:	1d1a      	adds	r2, r3, #4
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	6032      	str	r2, [r6, #0]
 80122f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80122fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012300:	2301      	movs	r3, #1
 8012302:	e09c      	b.n	801243e <_printf_i+0x1e6>
 8012304:	6833      	ldr	r3, [r6, #0]
 8012306:	6820      	ldr	r0, [r4, #0]
 8012308:	1d19      	adds	r1, r3, #4
 801230a:	6031      	str	r1, [r6, #0]
 801230c:	0606      	lsls	r6, r0, #24
 801230e:	d501      	bpl.n	8012314 <_printf_i+0xbc>
 8012310:	681d      	ldr	r5, [r3, #0]
 8012312:	e003      	b.n	801231c <_printf_i+0xc4>
 8012314:	0645      	lsls	r5, r0, #25
 8012316:	d5fb      	bpl.n	8012310 <_printf_i+0xb8>
 8012318:	f9b3 5000 	ldrsh.w	r5, [r3]
 801231c:	2d00      	cmp	r5, #0
 801231e:	da03      	bge.n	8012328 <_printf_i+0xd0>
 8012320:	232d      	movs	r3, #45	@ 0x2d
 8012322:	426d      	negs	r5, r5
 8012324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012328:	4858      	ldr	r0, [pc, #352]	@ (801248c <_printf_i+0x234>)
 801232a:	230a      	movs	r3, #10
 801232c:	e011      	b.n	8012352 <_printf_i+0xfa>
 801232e:	6821      	ldr	r1, [r4, #0]
 8012330:	6833      	ldr	r3, [r6, #0]
 8012332:	0608      	lsls	r0, r1, #24
 8012334:	f853 5b04 	ldr.w	r5, [r3], #4
 8012338:	d402      	bmi.n	8012340 <_printf_i+0xe8>
 801233a:	0649      	lsls	r1, r1, #25
 801233c:	bf48      	it	mi
 801233e:	b2ad      	uxthmi	r5, r5
 8012340:	2f6f      	cmp	r7, #111	@ 0x6f
 8012342:	4852      	ldr	r0, [pc, #328]	@ (801248c <_printf_i+0x234>)
 8012344:	6033      	str	r3, [r6, #0]
 8012346:	bf14      	ite	ne
 8012348:	230a      	movne	r3, #10
 801234a:	2308      	moveq	r3, #8
 801234c:	2100      	movs	r1, #0
 801234e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012352:	6866      	ldr	r6, [r4, #4]
 8012354:	60a6      	str	r6, [r4, #8]
 8012356:	2e00      	cmp	r6, #0
 8012358:	db05      	blt.n	8012366 <_printf_i+0x10e>
 801235a:	6821      	ldr	r1, [r4, #0]
 801235c:	432e      	orrs	r6, r5
 801235e:	f021 0104 	bic.w	r1, r1, #4
 8012362:	6021      	str	r1, [r4, #0]
 8012364:	d04b      	beq.n	80123fe <_printf_i+0x1a6>
 8012366:	4616      	mov	r6, r2
 8012368:	fbb5 f1f3 	udiv	r1, r5, r3
 801236c:	fb03 5711 	mls	r7, r3, r1, r5
 8012370:	5dc7      	ldrb	r7, [r0, r7]
 8012372:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012376:	462f      	mov	r7, r5
 8012378:	42bb      	cmp	r3, r7
 801237a:	460d      	mov	r5, r1
 801237c:	d9f4      	bls.n	8012368 <_printf_i+0x110>
 801237e:	2b08      	cmp	r3, #8
 8012380:	d10b      	bne.n	801239a <_printf_i+0x142>
 8012382:	6823      	ldr	r3, [r4, #0]
 8012384:	07df      	lsls	r7, r3, #31
 8012386:	d508      	bpl.n	801239a <_printf_i+0x142>
 8012388:	6923      	ldr	r3, [r4, #16]
 801238a:	6861      	ldr	r1, [r4, #4]
 801238c:	4299      	cmp	r1, r3
 801238e:	bfde      	ittt	le
 8012390:	2330      	movle	r3, #48	@ 0x30
 8012392:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012396:	f106 36ff 	addle.w	r6, r6, #4294967295
 801239a:	1b92      	subs	r2, r2, r6
 801239c:	6122      	str	r2, [r4, #16]
 801239e:	f8cd a000 	str.w	sl, [sp]
 80123a2:	464b      	mov	r3, r9
 80123a4:	aa03      	add	r2, sp, #12
 80123a6:	4621      	mov	r1, r4
 80123a8:	4640      	mov	r0, r8
 80123aa:	f7ff fee7 	bl	801217c <_printf_common>
 80123ae:	3001      	adds	r0, #1
 80123b0:	d14a      	bne.n	8012448 <_printf_i+0x1f0>
 80123b2:	f04f 30ff 	mov.w	r0, #4294967295
 80123b6:	b004      	add	sp, #16
 80123b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123bc:	6823      	ldr	r3, [r4, #0]
 80123be:	f043 0320 	orr.w	r3, r3, #32
 80123c2:	6023      	str	r3, [r4, #0]
 80123c4:	4832      	ldr	r0, [pc, #200]	@ (8012490 <_printf_i+0x238>)
 80123c6:	2778      	movs	r7, #120	@ 0x78
 80123c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80123cc:	6823      	ldr	r3, [r4, #0]
 80123ce:	6831      	ldr	r1, [r6, #0]
 80123d0:	061f      	lsls	r7, r3, #24
 80123d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80123d6:	d402      	bmi.n	80123de <_printf_i+0x186>
 80123d8:	065f      	lsls	r7, r3, #25
 80123da:	bf48      	it	mi
 80123dc:	b2ad      	uxthmi	r5, r5
 80123de:	6031      	str	r1, [r6, #0]
 80123e0:	07d9      	lsls	r1, r3, #31
 80123e2:	bf44      	itt	mi
 80123e4:	f043 0320 	orrmi.w	r3, r3, #32
 80123e8:	6023      	strmi	r3, [r4, #0]
 80123ea:	b11d      	cbz	r5, 80123f4 <_printf_i+0x19c>
 80123ec:	2310      	movs	r3, #16
 80123ee:	e7ad      	b.n	801234c <_printf_i+0xf4>
 80123f0:	4826      	ldr	r0, [pc, #152]	@ (801248c <_printf_i+0x234>)
 80123f2:	e7e9      	b.n	80123c8 <_printf_i+0x170>
 80123f4:	6823      	ldr	r3, [r4, #0]
 80123f6:	f023 0320 	bic.w	r3, r3, #32
 80123fa:	6023      	str	r3, [r4, #0]
 80123fc:	e7f6      	b.n	80123ec <_printf_i+0x194>
 80123fe:	4616      	mov	r6, r2
 8012400:	e7bd      	b.n	801237e <_printf_i+0x126>
 8012402:	6833      	ldr	r3, [r6, #0]
 8012404:	6825      	ldr	r5, [r4, #0]
 8012406:	6961      	ldr	r1, [r4, #20]
 8012408:	1d18      	adds	r0, r3, #4
 801240a:	6030      	str	r0, [r6, #0]
 801240c:	062e      	lsls	r6, r5, #24
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	d501      	bpl.n	8012416 <_printf_i+0x1be>
 8012412:	6019      	str	r1, [r3, #0]
 8012414:	e002      	b.n	801241c <_printf_i+0x1c4>
 8012416:	0668      	lsls	r0, r5, #25
 8012418:	d5fb      	bpl.n	8012412 <_printf_i+0x1ba>
 801241a:	8019      	strh	r1, [r3, #0]
 801241c:	2300      	movs	r3, #0
 801241e:	6123      	str	r3, [r4, #16]
 8012420:	4616      	mov	r6, r2
 8012422:	e7bc      	b.n	801239e <_printf_i+0x146>
 8012424:	6833      	ldr	r3, [r6, #0]
 8012426:	1d1a      	adds	r2, r3, #4
 8012428:	6032      	str	r2, [r6, #0]
 801242a:	681e      	ldr	r6, [r3, #0]
 801242c:	6862      	ldr	r2, [r4, #4]
 801242e:	2100      	movs	r1, #0
 8012430:	4630      	mov	r0, r6
 8012432:	f7ed ff55 	bl	80002e0 <memchr>
 8012436:	b108      	cbz	r0, 801243c <_printf_i+0x1e4>
 8012438:	1b80      	subs	r0, r0, r6
 801243a:	6060      	str	r0, [r4, #4]
 801243c:	6863      	ldr	r3, [r4, #4]
 801243e:	6123      	str	r3, [r4, #16]
 8012440:	2300      	movs	r3, #0
 8012442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012446:	e7aa      	b.n	801239e <_printf_i+0x146>
 8012448:	6923      	ldr	r3, [r4, #16]
 801244a:	4632      	mov	r2, r6
 801244c:	4649      	mov	r1, r9
 801244e:	4640      	mov	r0, r8
 8012450:	47d0      	blx	sl
 8012452:	3001      	adds	r0, #1
 8012454:	d0ad      	beq.n	80123b2 <_printf_i+0x15a>
 8012456:	6823      	ldr	r3, [r4, #0]
 8012458:	079b      	lsls	r3, r3, #30
 801245a:	d413      	bmi.n	8012484 <_printf_i+0x22c>
 801245c:	68e0      	ldr	r0, [r4, #12]
 801245e:	9b03      	ldr	r3, [sp, #12]
 8012460:	4298      	cmp	r0, r3
 8012462:	bfb8      	it	lt
 8012464:	4618      	movlt	r0, r3
 8012466:	e7a6      	b.n	80123b6 <_printf_i+0x15e>
 8012468:	2301      	movs	r3, #1
 801246a:	4632      	mov	r2, r6
 801246c:	4649      	mov	r1, r9
 801246e:	4640      	mov	r0, r8
 8012470:	47d0      	blx	sl
 8012472:	3001      	adds	r0, #1
 8012474:	d09d      	beq.n	80123b2 <_printf_i+0x15a>
 8012476:	3501      	adds	r5, #1
 8012478:	68e3      	ldr	r3, [r4, #12]
 801247a:	9903      	ldr	r1, [sp, #12]
 801247c:	1a5b      	subs	r3, r3, r1
 801247e:	42ab      	cmp	r3, r5
 8012480:	dcf2      	bgt.n	8012468 <_printf_i+0x210>
 8012482:	e7eb      	b.n	801245c <_printf_i+0x204>
 8012484:	2500      	movs	r5, #0
 8012486:	f104 0619 	add.w	r6, r4, #25
 801248a:	e7f5      	b.n	8012478 <_printf_i+0x220>
 801248c:	08013226 	.word	0x08013226
 8012490:	08013237 	.word	0x08013237

08012494 <__sflush_r>:
 8012494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801249c:	0716      	lsls	r6, r2, #28
 801249e:	4605      	mov	r5, r0
 80124a0:	460c      	mov	r4, r1
 80124a2:	d454      	bmi.n	801254e <__sflush_r+0xba>
 80124a4:	684b      	ldr	r3, [r1, #4]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	dc02      	bgt.n	80124b0 <__sflush_r+0x1c>
 80124aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	dd48      	ble.n	8012542 <__sflush_r+0xae>
 80124b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80124b2:	2e00      	cmp	r6, #0
 80124b4:	d045      	beq.n	8012542 <__sflush_r+0xae>
 80124b6:	2300      	movs	r3, #0
 80124b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80124bc:	682f      	ldr	r7, [r5, #0]
 80124be:	6a21      	ldr	r1, [r4, #32]
 80124c0:	602b      	str	r3, [r5, #0]
 80124c2:	d030      	beq.n	8012526 <__sflush_r+0x92>
 80124c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80124c6:	89a3      	ldrh	r3, [r4, #12]
 80124c8:	0759      	lsls	r1, r3, #29
 80124ca:	d505      	bpl.n	80124d8 <__sflush_r+0x44>
 80124cc:	6863      	ldr	r3, [r4, #4]
 80124ce:	1ad2      	subs	r2, r2, r3
 80124d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80124d2:	b10b      	cbz	r3, 80124d8 <__sflush_r+0x44>
 80124d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80124d6:	1ad2      	subs	r2, r2, r3
 80124d8:	2300      	movs	r3, #0
 80124da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80124dc:	6a21      	ldr	r1, [r4, #32]
 80124de:	4628      	mov	r0, r5
 80124e0:	47b0      	blx	r6
 80124e2:	1c43      	adds	r3, r0, #1
 80124e4:	89a3      	ldrh	r3, [r4, #12]
 80124e6:	d106      	bne.n	80124f6 <__sflush_r+0x62>
 80124e8:	6829      	ldr	r1, [r5, #0]
 80124ea:	291d      	cmp	r1, #29
 80124ec:	d82b      	bhi.n	8012546 <__sflush_r+0xb2>
 80124ee:	4a2a      	ldr	r2, [pc, #168]	@ (8012598 <__sflush_r+0x104>)
 80124f0:	40ca      	lsrs	r2, r1
 80124f2:	07d6      	lsls	r6, r2, #31
 80124f4:	d527      	bpl.n	8012546 <__sflush_r+0xb2>
 80124f6:	2200      	movs	r2, #0
 80124f8:	6062      	str	r2, [r4, #4]
 80124fa:	04d9      	lsls	r1, r3, #19
 80124fc:	6922      	ldr	r2, [r4, #16]
 80124fe:	6022      	str	r2, [r4, #0]
 8012500:	d504      	bpl.n	801250c <__sflush_r+0x78>
 8012502:	1c42      	adds	r2, r0, #1
 8012504:	d101      	bne.n	801250a <__sflush_r+0x76>
 8012506:	682b      	ldr	r3, [r5, #0]
 8012508:	b903      	cbnz	r3, 801250c <__sflush_r+0x78>
 801250a:	6560      	str	r0, [r4, #84]	@ 0x54
 801250c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801250e:	602f      	str	r7, [r5, #0]
 8012510:	b1b9      	cbz	r1, 8012542 <__sflush_r+0xae>
 8012512:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012516:	4299      	cmp	r1, r3
 8012518:	d002      	beq.n	8012520 <__sflush_r+0x8c>
 801251a:	4628      	mov	r0, r5
 801251c:	f7ff fa9c 	bl	8011a58 <_free_r>
 8012520:	2300      	movs	r3, #0
 8012522:	6363      	str	r3, [r4, #52]	@ 0x34
 8012524:	e00d      	b.n	8012542 <__sflush_r+0xae>
 8012526:	2301      	movs	r3, #1
 8012528:	4628      	mov	r0, r5
 801252a:	47b0      	blx	r6
 801252c:	4602      	mov	r2, r0
 801252e:	1c50      	adds	r0, r2, #1
 8012530:	d1c9      	bne.n	80124c6 <__sflush_r+0x32>
 8012532:	682b      	ldr	r3, [r5, #0]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d0c6      	beq.n	80124c6 <__sflush_r+0x32>
 8012538:	2b1d      	cmp	r3, #29
 801253a:	d001      	beq.n	8012540 <__sflush_r+0xac>
 801253c:	2b16      	cmp	r3, #22
 801253e:	d11e      	bne.n	801257e <__sflush_r+0xea>
 8012540:	602f      	str	r7, [r5, #0]
 8012542:	2000      	movs	r0, #0
 8012544:	e022      	b.n	801258c <__sflush_r+0xf8>
 8012546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801254a:	b21b      	sxth	r3, r3
 801254c:	e01b      	b.n	8012586 <__sflush_r+0xf2>
 801254e:	690f      	ldr	r7, [r1, #16]
 8012550:	2f00      	cmp	r7, #0
 8012552:	d0f6      	beq.n	8012542 <__sflush_r+0xae>
 8012554:	0793      	lsls	r3, r2, #30
 8012556:	680e      	ldr	r6, [r1, #0]
 8012558:	bf08      	it	eq
 801255a:	694b      	ldreq	r3, [r1, #20]
 801255c:	600f      	str	r7, [r1, #0]
 801255e:	bf18      	it	ne
 8012560:	2300      	movne	r3, #0
 8012562:	eba6 0807 	sub.w	r8, r6, r7
 8012566:	608b      	str	r3, [r1, #8]
 8012568:	f1b8 0f00 	cmp.w	r8, #0
 801256c:	dde9      	ble.n	8012542 <__sflush_r+0xae>
 801256e:	6a21      	ldr	r1, [r4, #32]
 8012570:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012572:	4643      	mov	r3, r8
 8012574:	463a      	mov	r2, r7
 8012576:	4628      	mov	r0, r5
 8012578:	47b0      	blx	r6
 801257a:	2800      	cmp	r0, #0
 801257c:	dc08      	bgt.n	8012590 <__sflush_r+0xfc>
 801257e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012586:	81a3      	strh	r3, [r4, #12]
 8012588:	f04f 30ff 	mov.w	r0, #4294967295
 801258c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012590:	4407      	add	r7, r0
 8012592:	eba8 0800 	sub.w	r8, r8, r0
 8012596:	e7e7      	b.n	8012568 <__sflush_r+0xd4>
 8012598:	20400001 	.word	0x20400001

0801259c <_fflush_r>:
 801259c:	b538      	push	{r3, r4, r5, lr}
 801259e:	690b      	ldr	r3, [r1, #16]
 80125a0:	4605      	mov	r5, r0
 80125a2:	460c      	mov	r4, r1
 80125a4:	b913      	cbnz	r3, 80125ac <_fflush_r+0x10>
 80125a6:	2500      	movs	r5, #0
 80125a8:	4628      	mov	r0, r5
 80125aa:	bd38      	pop	{r3, r4, r5, pc}
 80125ac:	b118      	cbz	r0, 80125b6 <_fflush_r+0x1a>
 80125ae:	6a03      	ldr	r3, [r0, #32]
 80125b0:	b90b      	cbnz	r3, 80125b6 <_fflush_r+0x1a>
 80125b2:	f7fe ffc1 	bl	8011538 <__sinit>
 80125b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d0f3      	beq.n	80125a6 <_fflush_r+0xa>
 80125be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80125c0:	07d0      	lsls	r0, r2, #31
 80125c2:	d404      	bmi.n	80125ce <_fflush_r+0x32>
 80125c4:	0599      	lsls	r1, r3, #22
 80125c6:	d402      	bmi.n	80125ce <_fflush_r+0x32>
 80125c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80125ca:	f7ff fa2c 	bl	8011a26 <__retarget_lock_acquire_recursive>
 80125ce:	4628      	mov	r0, r5
 80125d0:	4621      	mov	r1, r4
 80125d2:	f7ff ff5f 	bl	8012494 <__sflush_r>
 80125d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80125d8:	07da      	lsls	r2, r3, #31
 80125da:	4605      	mov	r5, r0
 80125dc:	d4e4      	bmi.n	80125a8 <_fflush_r+0xc>
 80125de:	89a3      	ldrh	r3, [r4, #12]
 80125e0:	059b      	lsls	r3, r3, #22
 80125e2:	d4e1      	bmi.n	80125a8 <_fflush_r+0xc>
 80125e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80125e6:	f7ff fa1f 	bl	8011a28 <__retarget_lock_release_recursive>
 80125ea:	e7dd      	b.n	80125a8 <_fflush_r+0xc>

080125ec <__swhatbuf_r>:
 80125ec:	b570      	push	{r4, r5, r6, lr}
 80125ee:	460c      	mov	r4, r1
 80125f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125f4:	2900      	cmp	r1, #0
 80125f6:	b096      	sub	sp, #88	@ 0x58
 80125f8:	4615      	mov	r5, r2
 80125fa:	461e      	mov	r6, r3
 80125fc:	da0d      	bge.n	801261a <__swhatbuf_r+0x2e>
 80125fe:	89a3      	ldrh	r3, [r4, #12]
 8012600:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012604:	f04f 0100 	mov.w	r1, #0
 8012608:	bf14      	ite	ne
 801260a:	2340      	movne	r3, #64	@ 0x40
 801260c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012610:	2000      	movs	r0, #0
 8012612:	6031      	str	r1, [r6, #0]
 8012614:	602b      	str	r3, [r5, #0]
 8012616:	b016      	add	sp, #88	@ 0x58
 8012618:	bd70      	pop	{r4, r5, r6, pc}
 801261a:	466a      	mov	r2, sp
 801261c:	f000 f848 	bl	80126b0 <_fstat_r>
 8012620:	2800      	cmp	r0, #0
 8012622:	dbec      	blt.n	80125fe <__swhatbuf_r+0x12>
 8012624:	9901      	ldr	r1, [sp, #4]
 8012626:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801262a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801262e:	4259      	negs	r1, r3
 8012630:	4159      	adcs	r1, r3
 8012632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012636:	e7eb      	b.n	8012610 <__swhatbuf_r+0x24>

08012638 <__smakebuf_r>:
 8012638:	898b      	ldrh	r3, [r1, #12]
 801263a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801263c:	079d      	lsls	r5, r3, #30
 801263e:	4606      	mov	r6, r0
 8012640:	460c      	mov	r4, r1
 8012642:	d507      	bpl.n	8012654 <__smakebuf_r+0x1c>
 8012644:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012648:	6023      	str	r3, [r4, #0]
 801264a:	6123      	str	r3, [r4, #16]
 801264c:	2301      	movs	r3, #1
 801264e:	6163      	str	r3, [r4, #20]
 8012650:	b003      	add	sp, #12
 8012652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012654:	ab01      	add	r3, sp, #4
 8012656:	466a      	mov	r2, sp
 8012658:	f7ff ffc8 	bl	80125ec <__swhatbuf_r>
 801265c:	9f00      	ldr	r7, [sp, #0]
 801265e:	4605      	mov	r5, r0
 8012660:	4639      	mov	r1, r7
 8012662:	4630      	mov	r0, r6
 8012664:	f7ff fa64 	bl	8011b30 <_malloc_r>
 8012668:	b948      	cbnz	r0, 801267e <__smakebuf_r+0x46>
 801266a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801266e:	059a      	lsls	r2, r3, #22
 8012670:	d4ee      	bmi.n	8012650 <__smakebuf_r+0x18>
 8012672:	f023 0303 	bic.w	r3, r3, #3
 8012676:	f043 0302 	orr.w	r3, r3, #2
 801267a:	81a3      	strh	r3, [r4, #12]
 801267c:	e7e2      	b.n	8012644 <__smakebuf_r+0xc>
 801267e:	89a3      	ldrh	r3, [r4, #12]
 8012680:	6020      	str	r0, [r4, #0]
 8012682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012686:	81a3      	strh	r3, [r4, #12]
 8012688:	9b01      	ldr	r3, [sp, #4]
 801268a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801268e:	b15b      	cbz	r3, 80126a8 <__smakebuf_r+0x70>
 8012690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012694:	4630      	mov	r0, r6
 8012696:	f000 f81d 	bl	80126d4 <_isatty_r>
 801269a:	b128      	cbz	r0, 80126a8 <__smakebuf_r+0x70>
 801269c:	89a3      	ldrh	r3, [r4, #12]
 801269e:	f023 0303 	bic.w	r3, r3, #3
 80126a2:	f043 0301 	orr.w	r3, r3, #1
 80126a6:	81a3      	strh	r3, [r4, #12]
 80126a8:	89a3      	ldrh	r3, [r4, #12]
 80126aa:	431d      	orrs	r5, r3
 80126ac:	81a5      	strh	r5, [r4, #12]
 80126ae:	e7cf      	b.n	8012650 <__smakebuf_r+0x18>

080126b0 <_fstat_r>:
 80126b0:	b538      	push	{r3, r4, r5, lr}
 80126b2:	4d07      	ldr	r5, [pc, #28]	@ (80126d0 <_fstat_r+0x20>)
 80126b4:	2300      	movs	r3, #0
 80126b6:	4604      	mov	r4, r0
 80126b8:	4608      	mov	r0, r1
 80126ba:	4611      	mov	r1, r2
 80126bc:	602b      	str	r3, [r5, #0]
 80126be:	f7ef ff82 	bl	80025c6 <_fstat>
 80126c2:	1c43      	adds	r3, r0, #1
 80126c4:	d102      	bne.n	80126cc <_fstat_r+0x1c>
 80126c6:	682b      	ldr	r3, [r5, #0]
 80126c8:	b103      	cbz	r3, 80126cc <_fstat_r+0x1c>
 80126ca:	6023      	str	r3, [r4, #0]
 80126cc:	bd38      	pop	{r3, r4, r5, pc}
 80126ce:	bf00      	nop
 80126d0:	20000e5c 	.word	0x20000e5c

080126d4 <_isatty_r>:
 80126d4:	b538      	push	{r3, r4, r5, lr}
 80126d6:	4d06      	ldr	r5, [pc, #24]	@ (80126f0 <_isatty_r+0x1c>)
 80126d8:	2300      	movs	r3, #0
 80126da:	4604      	mov	r4, r0
 80126dc:	4608      	mov	r0, r1
 80126de:	602b      	str	r3, [r5, #0]
 80126e0:	f7ef ff81 	bl	80025e6 <_isatty>
 80126e4:	1c43      	adds	r3, r0, #1
 80126e6:	d102      	bne.n	80126ee <_isatty_r+0x1a>
 80126e8:	682b      	ldr	r3, [r5, #0]
 80126ea:	b103      	cbz	r3, 80126ee <_isatty_r+0x1a>
 80126ec:	6023      	str	r3, [r4, #0]
 80126ee:	bd38      	pop	{r3, r4, r5, pc}
 80126f0:	20000e5c 	.word	0x20000e5c

080126f4 <_sbrk_r>:
 80126f4:	b538      	push	{r3, r4, r5, lr}
 80126f6:	4d06      	ldr	r5, [pc, #24]	@ (8012710 <_sbrk_r+0x1c>)
 80126f8:	2300      	movs	r3, #0
 80126fa:	4604      	mov	r4, r0
 80126fc:	4608      	mov	r0, r1
 80126fe:	602b      	str	r3, [r5, #0]
 8012700:	f7ef ff8a 	bl	8002618 <_sbrk>
 8012704:	1c43      	adds	r3, r0, #1
 8012706:	d102      	bne.n	801270e <_sbrk_r+0x1a>
 8012708:	682b      	ldr	r3, [r5, #0]
 801270a:	b103      	cbz	r3, 801270e <_sbrk_r+0x1a>
 801270c:	6023      	str	r3, [r4, #0]
 801270e:	bd38      	pop	{r3, r4, r5, pc}
 8012710:	20000e5c 	.word	0x20000e5c

08012714 <_realloc_r>:
 8012714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012718:	4607      	mov	r7, r0
 801271a:	4614      	mov	r4, r2
 801271c:	460d      	mov	r5, r1
 801271e:	b921      	cbnz	r1, 801272a <_realloc_r+0x16>
 8012720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012724:	4611      	mov	r1, r2
 8012726:	f7ff ba03 	b.w	8011b30 <_malloc_r>
 801272a:	b92a      	cbnz	r2, 8012738 <_realloc_r+0x24>
 801272c:	f7ff f994 	bl	8011a58 <_free_r>
 8012730:	4625      	mov	r5, r4
 8012732:	4628      	mov	r0, r5
 8012734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012738:	f000 f81a 	bl	8012770 <_malloc_usable_size_r>
 801273c:	4284      	cmp	r4, r0
 801273e:	4606      	mov	r6, r0
 8012740:	d802      	bhi.n	8012748 <_realloc_r+0x34>
 8012742:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012746:	d8f4      	bhi.n	8012732 <_realloc_r+0x1e>
 8012748:	4621      	mov	r1, r4
 801274a:	4638      	mov	r0, r7
 801274c:	f7ff f9f0 	bl	8011b30 <_malloc_r>
 8012750:	4680      	mov	r8, r0
 8012752:	b908      	cbnz	r0, 8012758 <_realloc_r+0x44>
 8012754:	4645      	mov	r5, r8
 8012756:	e7ec      	b.n	8012732 <_realloc_r+0x1e>
 8012758:	42b4      	cmp	r4, r6
 801275a:	4622      	mov	r2, r4
 801275c:	4629      	mov	r1, r5
 801275e:	bf28      	it	cs
 8012760:	4632      	movcs	r2, r6
 8012762:	f7ff f96a 	bl	8011a3a <memcpy>
 8012766:	4629      	mov	r1, r5
 8012768:	4638      	mov	r0, r7
 801276a:	f7ff f975 	bl	8011a58 <_free_r>
 801276e:	e7f1      	b.n	8012754 <_realloc_r+0x40>

08012770 <_malloc_usable_size_r>:
 8012770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012774:	1f18      	subs	r0, r3, #4
 8012776:	2b00      	cmp	r3, #0
 8012778:	bfbc      	itt	lt
 801277a:	580b      	ldrlt	r3, [r1, r0]
 801277c:	18c0      	addlt	r0, r0, r3
 801277e:	4770      	bx	lr

08012780 <_init>:
 8012780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012782:	bf00      	nop
 8012784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012786:	bc08      	pop	{r3}
 8012788:	469e      	mov	lr, r3
 801278a:	4770      	bx	lr

0801278c <_fini>:
 801278c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801278e:	bf00      	nop
 8012790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012792:	bc08      	pop	{r3}
 8012794:	469e      	mov	lr, r3
 8012796:	4770      	bx	lr
