C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module registerFile_tb

Top level modules:
	registerFile_tb

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module IMEM

Top level modules:
	IMEM

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RegistradorFlags

Top level modules:
	RegistradorFlags

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module registerFile
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(29): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(32): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(33): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.


Top level modules:
	registerFile

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module adder_tb
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v(32): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	adder_tb

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sign_extend_tb

Top level modules:
	sign_extend_tb

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module TestadorFlag

Top level modules:
	TestadorFlag

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module clockFSM
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	clockFSM

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux

Top level modules:
	mux

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ULA

Top level modules:
	ULA

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module bios

Top level modules:
	bios

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ULA_TB

Top level modules:
	ULA_TB

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module programcounter

Top level modules:
	programcounter

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sign_extend

Top level modules:
	sign_extend

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v {0 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module fsm_using_function
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v(40): Checker 'clockFSM' not found.  Instantiation 'clockFSM' must be of a visible checker.
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v(62): BEGIN - END required around task/function statements

} {4.0 6.0} {}}
