---
layout: page
title: User Publications
---

These are a selected set of publications and works that use BOOM. If you are interested in adding a paper/work that uses BOOM to this list, please reach out to the BOOM developers.

## 2019

### [Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing](https://eprint.iacr.org/2018/808.pdf)
Jiyong Yu, Lucas Hsiung, Mohamad El Hajj and Christopher Fletcher. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.
In Proceedings of 26th Network and Distributed System Security Symposium. San Diego, CA. February 2019.

## 2018

### [Wasted dynamic power and correlation to instruction set architecture for CPU throttling](https://link.springer.com/article/10.1007/s11227-018-2637-6)
Abdullah Owahid and Eugene John. Wasted dynamic power and correlation to instruction set architecture for CPU throttling.
The Journal of Supercomputing. October 2018.

### [A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension](https://www.sciencedirect.com/science/article/pii/S0141933118300048)
Karyofyllis Patsidis, Dimitris Konstantinou, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos. A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension.
Journal on Microprocessors and Microsystems: Embedded Hardware Design. September 2018.

### [DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles](https://ieeexplore.ieee.org/abstract/document/8533471)
Donggyu Kim, Christopher Celio, Sagar Karandikar, David Biancolin, Jonathan Bachrach and Krste Asanovic. DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles.
28th International Conference on Field Programmable Logic and Applications. Dublin, Ireland. August 2018.

### [Precise evaluation of the fault sensitivity of OoO superscalar processors](https://ieeexplore.ieee.org/abstract/document/8342082)
Rafael Tonetto, Gabriel Nazar and Antonio Beck. Precise evaluation of the fault sensitivity of OoO superscalar processors.
Design, Automation and Test in Europe Conference and Exhibition. Dresden, Germany. March 2018.

## 2017

### [Evaluation of RISC-V RTL with FPGA-Accelerated Simulation](carrv.github.io/2017/papers/kim-midas-carrv2017.pdf)
Donggyu Kim, Christopher Celio, David Biancolin, Jonathan Bachrach and Krste Asanovic. Evaluation of RISC-V RTL with FPGA-Accelerated Simulation.
1st Workshop on Computer Architecture Research with RISC-V. Boston, MA. October 2017.

### [RISC5: Implementing the RISC-V ISA in gem5](https://carrv.github.io/2017/papers/roelke-risc5-carrv2017.pdf)
Alec Roelke and Mircea Stan. RISC5: Implementing the RISC-V ISA in gem5.
1st Workshop on Computer Architecture Research with RISC-V. Boston, MA. October 2017.

### [Optimizing temperature guardbands](https://ieeexplore.ieee.org/abstract/document/7926978)
Hussam Amrouch, Behnam Khaleghi and Jorg Henkel. Optimizing temperature guardbands.
Design, Automation and Test in Europe Conference and Exhibition. Lausanne, Switzerland. March 2017.

## 2016

### [Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL](https://ieeexplore.ieee.org/abstract/document/7551388)
Donggyu Kim, Adam Izraelevitz, Christopher Celio, Hokeun Kim, Brian Zimmer, Yunsup Lee, Jonathan Bachrach and Krste Asanovic. Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.
43rd Annual International Symposium on Computer Architecture. Seoul, South Korea. June 2016.

### See the following Google Scholar links to see more! [Here](https://scholar.google.com/scholar?start=0&hl=en&as_sdt=2005&cites=4676403499978081519&scipsc=) and [here](https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11532603913593561987&as_sdt=5).
