#ifndef L1TRC_DCXO_DIV_1_DEF_H
#define L1TRC_DCXO_DIV_1_DEF_H

/******************************/
/* String category definition */
/******************************/
#define DCXO_MODE_Str(v1)  (unsigned char)(v1+0)
#define DCXO_UPDATE_R32K_Str(v1)  (unsigned char)(v1+2)
#define DCXO_Str_Bool(v1)  (unsigned char)(v1+19)
#define DCXO_ENTER_26M_FPM_Str(v1)  (unsigned char)(v1+21)
#define DCXO_Str_Lpm_Changed(v1)  (unsigned char)(v1+24)


/****************************/
/* Message macro definition */
/****************************/
#include "L1Trc.h"
#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_UPDATE_R32K(v1, v2, v3, v4, v5) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_2S(0x0044, (short)(v4)), TRC_MERGE_1S2C((short)(v5), (unsigned char)(v1), (unsigned char)(v2)), TRC_MERGE_4C((unsigned char)(v3), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD));\
	} while(0)
#else
	#define DCXO_DIV_DBG_UPDATE_R32K(v1, v2, v3, v4, v5)
#endif
#define DCXO_DIV_DBG_UPDATE_R32K_NOFLTR(v1, v2, v3, v4, v5) TRC_SEND_3_DATA(TRC_MERGE_2S(0x0044, (short)(v4)), TRC_MERGE_1S2C((short)(v5), (unsigned char)(v1), (unsigned char)(v2)), TRC_MERGE_4C((unsigned char)(v3), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD))

#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_26M_FERR(v1, v2, v3) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_2S(0x0144, (short)(v3)), TRC_MERGE_4C((unsigned char)(v1), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (long)(v2));\
	} while(0)
#else
	#define DCXO_DIV_DBG_26M_FERR(v1, v2, v3)
#endif
#define DCXO_DIV_DBG_26M_FERR_NOFLTR(v1, v2, v3) TRC_SEND_3_DATA(TRC_MERGE_2S(0x0144, (short)(v3)), TRC_MERGE_4C((unsigned char)(v1), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (long)(v2))

#if defined(L1_CATCHER)
	#define DCXO_DIV_LPM_CNT_UPDATE(v1, v2, v3) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_4_DATA(TRC_MERGE_1S2C(0x0244, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1), (unsigned long)(v2), (unsigned long)(v3));\
	} while(0)
#else
	#define DCXO_DIV_LPM_CNT_UPDATE(v1, v2, v3)
#endif
#define DCXO_DIV_LPM_CNT_UPDATE_NOFLTR(v1, v2, v3) TRC_SEND_4_DATA(TRC_MERGE_1S2C(0x0244, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1), (unsigned long)(v2), (unsigned long)(v3))

#if defined(L1_CATCHER)
	#define DCXO_DIV_LPM_CNT_END(v1, v2, v3, v4, v5, v6, v7) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_7_DATA(TRC_MERGE_2S(0x0344, (short)(v7)), (unsigned long)(v1), (unsigned long)(v2), (unsigned long)(v3), (unsigned long)(v4), (unsigned long)(v5), (unsigned long)(v6));\
	} while(0)
#else
	#define DCXO_DIV_LPM_CNT_END(v1, v2, v3, v4, v5, v6, v7)
#endif
#define DCXO_DIV_LPM_CNT_END_NOFLTR(v1, v2, v3, v4, v5, v6, v7) TRC_SEND_7_DATA(TRC_MERGE_2S(0x0344, (short)(v7)), (unsigned long)(v1), (unsigned long)(v2), (unsigned long)(v3), (unsigned long)(v4), (unsigned long)(v5), (unsigned long)(v6))

#if defined(L1_CATCHER)
	#define DCXO_DIV_LPM_CNT_LATCH(v1) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_2_DATA(TRC_MERGE_1S2C(0x0444, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1));\
	} while(0)
#else
	#define DCXO_DIV_LPM_CNT_LATCH(v1)
#endif
#define DCXO_DIV_LPM_CNT_LATCH_NOFLTR(v1) TRC_SEND_2_DATA(TRC_MERGE_1S2C(0x0444, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1))

#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_UPDATE(v1, v2, v3) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_2S(0x0544, (unsigned short)(v1)), TRC_MERGE_1S2C((short)(v3), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (long)(v2));\
	} while(0)
#else
	#define DCXO_DIV_DBG_UPDATE(v1, v2, v3)
#endif
#define DCXO_DIV_DBG_UPDATE_NOFLTR(v1, v2, v3) TRC_SEND_3_DATA(TRC_MERGE_2S(0x0544, (unsigned short)(v1)), TRC_MERGE_1S2C((short)(v3), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (long)(v2))

#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_UPDATE_UNLOCK(v1, v2, v3, v4) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_2S(0x0644, (unsigned short)(v2)), TRC_MERGE_1S2C((short)(v4), (unsigned char)(v1), TRC_BOXSTER_PAD), (long)(v3));\
	} while(0)
#else
	#define DCXO_DIV_DBG_UPDATE_UNLOCK(v1, v2, v3, v4)
#endif
#define DCXO_DIV_DBG_UPDATE_UNLOCK_NOFLTR(v1, v2, v3, v4) TRC_SEND_3_DATA(TRC_MERGE_2S(0x0644, (unsigned short)(v2)), TRC_MERGE_1S2C((short)(v4), (unsigned char)(v1), TRC_BOXSTER_PAD), (long)(v3))

#if defined(L1_CATCHER)
	#define DCXO_DIV_PCM_CNT(v1, v2) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_1S2C(0x0744, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1), (unsigned long)(v2));\
	} while(0)
#else
	#define DCXO_DIV_PCM_CNT(v1, v2)
#endif
#define DCXO_DIV_PCM_CNT_NOFLTR(v1, v2) TRC_SEND_3_DATA(TRC_MERGE_1S2C(0x0744, TRC_BOXSTER_PAD, TRC_BOXSTER_PAD), (unsigned long)(v1), (unsigned long)(v2))

#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_Check(v1, v2) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_2_DATA(TRC_MERGE_2S(0x0844, (unsigned short)(v1)), (long)(v2));\
	} while(0)
#else
	#define DCXO_DIV_DBG_Check(v1, v2)
#endif
#define DCXO_DIV_DBG_Check_NOFLTR(v1, v2) TRC_SEND_2_DATA(TRC_MERGE_2S(0x0844, (unsigned short)(v1)), (long)(v2))

#if defined(L1_CATCHER)
	#define DCXO_DIV_DBG_LOG(v1, v2, v3) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x01)!=0 )\
			TRC_SEND_3_DATA(TRC_MERGE_2S(0x0944, (unsigned short)(v1)), (unsigned long)(v2), (unsigned long)(v3));\
	} while(0)
#else
	#define DCXO_DIV_DBG_LOG(v1, v2, v3)
#endif
#define DCXO_DIV_DBG_LOG_NOFLTR(v1, v2, v3) TRC_SEND_3_DATA(TRC_MERGE_2S(0x0944, (unsigned short)(v1)), (unsigned long)(v2), (unsigned long)(v3))

#if defined(L1_CATCHER) && ( !defined(_L1_DISABLE_TRACE_LEVEL_) || (_L1_DISABLE_TRACE_LEVEL_ < 2) )
	#define DCXO_DIV_DBG_ENTER_26MHz_FPM(v1, v2, v3) do {\
		if(DCXO_DIV_1_Trace_Filter[0]==1 && (DCXO_DIV_1_Trace_Filter[1]&0x02)!=0 )\
			TRC_SEND_2_DATA(TRC_MERGE_2S(0x0A44, (short)(v3)), TRC_MERGE_4C((unsigned char)(v1), (unsigned char)(v2), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD));\
	} while(0)
#else
	#define DCXO_DIV_DBG_ENTER_26MHz_FPM(v1, v2, v3)
#endif
#define DCXO_DIV_DBG_ENTER_26MHz_FPM_NOFLTR(v1, v2, v3) TRC_SEND_2_DATA(TRC_MERGE_2S(0x0A44, (short)(v3)), TRC_MERGE_4C((unsigned char)(v1), (unsigned char)(v2), TRC_BOXSTER_PAD, TRC_BOXSTER_PAD))



/*******************************/
/* declaration of filter array */
/*******************************/
extern unsigned char DCXO_DIV_1_Trace_Filter[5];
/*************************/
/* Function declarations */
/*************************/
#ifdef L1_CATCHER

void L1TRC_Send_DCXO_DIV_DBG_UPDATE_R32K(unsigned char v1, unsigned char v2, unsigned char v3, short v4, short v5);
void L1TRC_Send_DCXO_DIV_DBG_26M_FERR(unsigned char v1, long v2, short v3);
void L1TRC_Send_DCXO_DIV_LPM_CNT_UPDATE(unsigned long v1, unsigned long v2, unsigned long v3);
void L1TRC_Send_DCXO_DIV_LPM_CNT_END(unsigned long v1, unsigned long v2, unsigned long v3, unsigned long v4, unsigned long v5, unsigned long v6, short v7);
void L1TRC_Send_DCXO_DIV_LPM_CNT_LATCH(unsigned long v1);
void L1TRC_Send_DCXO_DIV_DBG_UPDATE(unsigned short v1, long v2, short v3);
void L1TRC_Send_DCXO_DIV_DBG_UPDATE_UNLOCK(unsigned char v1, unsigned short v2, long v3, short v4);
void L1TRC_Send_DCXO_DIV_PCM_CNT(unsigned long v1, unsigned long v2);
void L1TRC_Send_DCXO_DIV_DBG_Check(unsigned short v1, long v2);
void L1TRC_Send_DCXO_DIV_DBG_LOG(unsigned short v1, unsigned long v2, unsigned long v3);
void L1TRC_Send_DCXO_DIV_DBG_ENTER_26MHz_FPM(unsigned char v1, unsigned char v2, short v3);

void Set_DCXO_DIV_1_Filter(unsigned char *setting);

#endif

/************************************/
/* Filter checking API declarations */
/************************************/

#define ChkL1ModFltr_DCXO_DIV_1()	(DCXO_DIV_1_Trace_Filter[0]==1)
#define ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()	(ChkL1ModFltr_DCXO_DIV_1()&&((DCXO_DIV_1_Trace_Filter[1]&0x01)!=0))
#define ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_M()	(ChkL1ModFltr_DCXO_DIV_1()&&((DCXO_DIV_1_Trace_Filter[1]&0x02)!=0))
#define ChkL1MsgFltr_DCXO_DIV_DBG_UPDATE_R32K()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_26M_FERR()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_LPM_CNT_UPDATE()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_LPM_CNT_END()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_LPM_CNT_LATCH()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_UPDATE()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_UPDATE_UNLOCK()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_PCM_CNT()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_Check()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_LOG()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_H()
#define ChkL1MsgFltr_DCXO_DIV_DBG_ENTER_26MHz_FPM()	ChkL1ClsFltr_DCXO_DIV_1_DCXO_DIV_32K_M()


#endif
