Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 27 03:47:03 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file image_rx_tx_with_filter_control_sets_placed.rpt
| Design       : image_rx_tx_with_filter
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            9 |
| Yes          | No                    | No                     |             107 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             228 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                         Enable Signal                         |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | uart_tx_instance/s_baud_counter[7]_i_2__0_n_0                 |                                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/o_led[1]_i_1_n_0                |                                                            |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG | uart_rx_instance/s_baud_counter[6]_i_1__0_n_0                 |                                                            |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG | uart_rx_instance/s_baud_counter[6]_i_1__0_n_0                 | uart_rx_instance/s_baud_counter[5]_i_1_n_0                 |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/BRAM1/read_enable0_out          |                                                            |                7 |              8 |         1.14 |
|  i_clk_IBUF_BUFG | read_enable_output_bram_IBUF                                  |                                                            |                7 |              8 |         1.14 |
|  i_clk_IBUF_BUFG | data_out_from_bram_reg[7]_i_1_n_0                             |                                                            |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | uart_tx_instance/s_data_byte_tx[7]_i_1_n_0                    |                                                            |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | uart_tx_instance/s_baud_counter[7]_i_2__0_n_0                 | uart_tx_instance/s_baud_counter[7]_i_1__0_n_0              |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG |                                                               | i_reset_IBUF                                               |                9 |             14 |         1.56 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/LAP_FILTER/addr0[17]_i_1_n_0    |                                                            |                5 |             18 |         3.60 |
|  i_clk_IBUF_BUFG | uart_tx_instance/bram_input_addr0                             |                                                            |               15 |             26 |         1.73 |
|  i_clk_IBUF_BUFG | uart_rx_instance/bram_output_addr                             |                                                            |               12 |             26 |         2.17 |
|  i_clk_IBUF_BUFG | uart_tx_instance/tx_num_counter_reg                           | i_reset_IBUF                                               |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/LAP_FILTER/output_a[17]_i_1_n_0 | top_level_filter_fsm_instance/LAP_FILTER/countH[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | uart_rx_instance/rx_num_counter_reg                           | i_reset_IBUF                                               |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG |                                                               |                                                            |               20 |             33 |         1.65 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/LAP_FILTER/accu[11]_i_2_n_0     | top_level_filter_fsm_instance/LAP_FILTER/accu[11]_i_1_n_0  |               11 |             44 |         4.00 |
|  i_clk_IBUF_BUFG | top_level_filter_fsm_instance/LAP_FILTER/output_a[17]_i_1_n_0 | i_reset_IBUF                                               |               23 |             76 |         3.30 |
+------------------+---------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


