
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20000ce8 	.word	0x20000ce8
}
   4:	00001681 	.word	0x00001681
   8:	000051b3 	.word	0x000051b3
   c:	000016b1 	.word	0x000016b1
  10:	000016b1 	.word	0x000016b1
  14:	000016b1 	.word	0x000016b1
  18:	000016b1 	.word	0x000016b1
  1c:	000016b1 	.word	0x000016b1
	...
  2c:	00001491 	.word	0x00001491
  30:	000016b1 	.word	0x000016b1
  34:	00000000 	.word	0x00000000
  38:	00001439 	.word	0x00001439
  3c:	0000503d 	.word	0x0000503d

00000040 <_irq_vector_table>:
  40:	00001641 00001641 00001641 00001641     A...A...A...A...
  50:	00001641 00001641 00001641 00001641     A...A...A...A...
  60:	00001641 00001641 00001641 00001641     A...A...A...A...
  70:	00001641 00001641 00001641 00001641     A...A...A...A...
  80:	00001641 00001641 00001641 00001641     A...A...A...A...
  90:	00001641 00001641 00001641 00001641     A...A...A...A...
  a0:	00001641 00001641 00001641 00001641     A...A...A...A...
  b0:	00001641 00001641 00001641 00001641     A...A...A...A...
  c0:	00001641 00001641 00001641 00001641     A...A...A...A...
  d0:	00001641 00001641 00001641 00001641     A...A...A...A...
  e0:	00001641 00001641 00001641 00001641     A...A...A...A...
  f0:	00001641 00001641 00001641 00001641     A...A...A...A...
 100:	00001641 00001641 00001641 00001641     A...A...A...A...
 110:	00001641 00001641 00001641 00001641     A...A...A...A...
 120:	00001641 00001641 00001641 00001641     A...A...A...A...
 130:	00001641 00001641 00001641 00001641     A...A...A...A...
 140:	00001641                                A...

00000144 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
 210:	00008000 00000001 00000000 00000000     ................
 220:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000023c <__aeabi_uldivmod>:
     23c:	b953      	cbnz	r3, 254 <__aeabi_uldivmod+0x18>
     23e:	b94a      	cbnz	r2, 254 <__aeabi_uldivmod+0x18>
     240:	2900      	cmp	r1, #0
     242:	bf08      	it	eq
     244:	2800      	cmpeq	r0, #0
     246:	bf1c      	itt	ne
     248:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     24c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     250:	f000 b970 	b.w	534 <__aeabi_idiv0>
     254:	f1ad 0c08 	sub.w	ip, sp, #8
     258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     25c:	f000 f806 	bl	26c <__udivmoddi4>
     260:	f8dd e004 	ldr.w	lr, [sp, #4]
     264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     268:	b004      	add	sp, #16
     26a:	4770      	bx	lr

0000026c <__udivmoddi4>:
     26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     270:	9e09      	ldr	r6, [sp, #36]	; 0x24
     272:	4604      	mov	r4, r0
     274:	4689      	mov	r9, r1
     276:	2b00      	cmp	r3, #0
     278:	f040 8083 	bne.w	382 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x102>
     27c:	428a      	cmp	r2, r1
     27e:	4615      	mov	r5, r2
     280:	d945      	bls.n	30e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8e>
     282:	fab2 f282 	clz	r2, r2
     286:	b14a      	cbz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     288:	f1c2 0720 	rsb	r7, r2, #32
     28c:	fa01 f302 	lsl.w	r3, r1, r2
     290:	4095      	lsls	r5, r2
     292:	4094      	lsls	r4, r2
     294:	fa20 f707 	lsr.w	r7, r0, r7
     298:	ea47 0903 	orr.w	r9, r7, r3
     29c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2a0:	0c23      	lsrs	r3, r4, #16
     2a2:	fa1f f885 	uxth.w	r8, r5
     2a6:	fbb9 fcfe 	udiv	ip, r9, lr
     2aa:	fb0e 991c 	mls	r9, lr, ip, r9
     2ae:	fb0c f108 	mul.w	r1, ip, r8
     2b2:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
     2b6:	4299      	cmp	r1, r3
     2b8:	d90a      	bls.n	2d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x50>
     2ba:	18eb      	adds	r3, r5, r3
     2bc:	bf2c      	ite	cs
     2be:	2001      	movcs	r0, #1
     2c0:	2000      	movcc	r0, #0
     2c2:	4299      	cmp	r1, r3
     2c4:	d902      	bls.n	2cc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4c>
     2c6:	2800      	cmp	r0, #0
     2c8:	f000 811d 	beq.w	506 <CONFIG_FLASH_SIZE+0x106>
     2cc:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     2d0:	1a59      	subs	r1, r3, r1
     2d2:	b2a3      	uxth	r3, r4
     2d4:	fbb1 f0fe 	udiv	r0, r1, lr
     2d8:	fb0e 1110 	mls	r1, lr, r0, r1
     2dc:	fb00 f808 	mul.w	r8, r0, r8
     2e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     2e4:	45a0      	cmp	r8, r4
     2e6:	d905      	bls.n	2f4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x74>
     2e8:	192c      	adds	r4, r5, r4
     2ea:	d202      	bcs.n	2f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x72>
     2ec:	45a0      	cmp	r8, r4
     2ee:	f200 810e 	bhi.w	50e <CONFIG_FLASH_SIZE+0x10e>
     2f2:	3801      	subs	r0, #1
     2f4:	eba4 0408 	sub.w	r4, r4, r8
     2f8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     2fc:	2700      	movs	r7, #0
     2fe:	b11e      	cbz	r6, 308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     300:	40d4      	lsrs	r4, r2
     302:	2300      	movs	r3, #0
     304:	e9c6 4300 	strd	r4, r3, [r6]
     308:	4639      	mov	r1, r7
     30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     30e:	2a00      	cmp	r2, #0
     310:	d051      	beq.n	3b6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x136>
     312:	fab2 f282 	clz	r2, r2
     316:	2a00      	cmp	r2, #0
     318:	f040 80af 	bne.w	47a <CONFIG_FLASH_SIZE+0x7a>
     31c:	1b49      	subs	r1, r1, r5
     31e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     322:	fa1f f885 	uxth.w	r8, r5
     326:	2701      	movs	r7, #1
     328:	0c23      	lsrs	r3, r4, #16
     32a:	fbb1 fcfe 	udiv	ip, r1, lr
     32e:	fb0e 111c 	mls	r1, lr, ip, r1
     332:	fb08 f00c 	mul.w	r0, r8, ip
     336:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     33a:	4298      	cmp	r0, r3
     33c:	d90a      	bls.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     33e:	18eb      	adds	r3, r5, r3
     340:	bf2c      	ite	cs
     342:	2101      	movcs	r1, #1
     344:	2100      	movcc	r1, #0
     346:	4298      	cmp	r0, r3
     348:	d902      	bls.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     34a:	2900      	cmp	r1, #0
     34c:	f000 80d7 	beq.w	4fe <CONFIG_FLASH_SIZE+0xfe>
     350:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     354:	1a19      	subs	r1, r3, r0
     356:	b2a3      	uxth	r3, r4
     358:	fbb1 f0fe 	udiv	r0, r1, lr
     35c:	fb0e 1110 	mls	r1, lr, r0, r1
     360:	fb08 f800 	mul.w	r8, r8, r0
     364:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     368:	45a0      	cmp	r8, r4
     36a:	d905      	bls.n	378 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf8>
     36c:	192c      	adds	r4, r5, r4
     36e:	d202      	bcs.n	376 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf6>
     370:	45a0      	cmp	r8, r4
     372:	f200 80c1 	bhi.w	4f8 <CONFIG_FLASH_SIZE+0xf8>
     376:	3801      	subs	r0, #1
     378:	eba4 0408 	sub.w	r4, r4, r8
     37c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     380:	e7bd      	b.n	2fe <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7e>
     382:	428b      	cmp	r3, r1
     384:	d908      	bls.n	398 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x118>
     386:	2e00      	cmp	r6, #0
     388:	d074      	beq.n	474 <CONFIG_FLASH_SIZE+0x74>
     38a:	2700      	movs	r7, #0
     38c:	e9c6 0100 	strd	r0, r1, [r6]
     390:	4638      	mov	r0, r7
     392:	4639      	mov	r1, r7
     394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     398:	fab3 f783 	clz	r7, r3
     39c:	b967      	cbnz	r7, 3b8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x138>
     39e:	428b      	cmp	r3, r1
     3a0:	f0c0 80a4 	bcc.w	4ec <CONFIG_FLASH_SIZE+0xec>
     3a4:	4282      	cmp	r2, r0
     3a6:	f240 80a1 	bls.w	4ec <CONFIG_FLASH_SIZE+0xec>
     3aa:	4638      	mov	r0, r7
     3ac:	2e00      	cmp	r6, #0
     3ae:	d0ab      	beq.n	308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     3b0:	e9c6 4900 	strd	r4, r9, [r6]
     3b4:	e7a8      	b.n	308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     3b6:	deff      	udf	#255	; 0xff
     3b8:	f1c7 0520 	rsb	r5, r7, #32
     3bc:	40bb      	lsls	r3, r7
     3be:	fa02 fc07 	lsl.w	ip, r2, r7
     3c2:	fa01 f407 	lsl.w	r4, r1, r7
     3c6:	40ea      	lsrs	r2, r5
     3c8:	fa20 f805 	lsr.w	r8, r0, r5
     3cc:	40e9      	lsrs	r1, r5
     3ce:	fa00 fe07 	lsl.w	lr, r0, r7
     3d2:	431a      	orrs	r2, r3
     3d4:	ea48 0404 	orr.w	r4, r8, r4
     3d8:	ea4f 4812 	mov.w	r8, r2, lsr #16
     3dc:	0c20      	lsrs	r0, r4, #16
     3de:	fa1f f982 	uxth.w	r9, r2
     3e2:	fbb1 faf8 	udiv	sl, r1, r8
     3e6:	fb08 111a 	mls	r1, r8, sl, r1
     3ea:	fb0a fb09 	mul.w	fp, sl, r9
     3ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     3f2:	458b      	cmp	fp, r1
     3f4:	d90a      	bls.n	40c <CONFIG_FLASH_SIZE+0xc>
     3f6:	1851      	adds	r1, r2, r1
     3f8:	bf2c      	ite	cs
     3fa:	2301      	movcs	r3, #1
     3fc:	2300      	movcc	r3, #0
     3fe:	458b      	cmp	fp, r1
     400:	d902      	bls.n	408 <CONFIG_FLASH_SIZE+0x8>
     402:	2b00      	cmp	r3, #0
     404:	f000 8088 	beq.w	518 <CONFIG_FLASH_SIZE+0x118>
     408:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
     40c:	eba1 010b 	sub.w	r1, r1, fp
     410:	b2a4      	uxth	r4, r4
     412:	fbb1 f0f8 	udiv	r0, r1, r8
     416:	fb08 1110 	mls	r1, r8, r0, r1
     41a:	fb00 f909 	mul.w	r9, r0, r9
     41e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
     422:	4589      	cmp	r9, r1
     424:	d904      	bls.n	430 <CONFIG_FLASH_SIZE+0x30>
     426:	1851      	adds	r1, r2, r1
     428:	d201      	bcs.n	42e <CONFIG_FLASH_SIZE+0x2e>
     42a:	4589      	cmp	r9, r1
     42c:	d87b      	bhi.n	526 <CONFIG_FLASH_SIZE+0x126>
     42e:	3801      	subs	r0, #1
     430:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     434:	eba1 0109 	sub.w	r1, r1, r9
     438:	fba0 890c 	umull	r8, r9, r0, ip
     43c:	4549      	cmp	r1, r9
     43e:	4644      	mov	r4, r8
     440:	464b      	mov	r3, r9
     442:	d302      	bcc.n	44a <CONFIG_FLASH_SIZE+0x4a>
     444:	d106      	bne.n	454 <CONFIG_FLASH_SIZE+0x54>
     446:	45c6      	cmp	lr, r8
     448:	d204      	bcs.n	454 <CONFIG_FLASH_SIZE+0x54>
     44a:	3801      	subs	r0, #1
     44c:	ebb8 040c 	subs.w	r4, r8, ip
     450:	eb69 0302 	sbc.w	r3, r9, r2
     454:	2e00      	cmp	r6, #0
     456:	d05d      	beq.n	514 <CONFIG_FLASH_SIZE+0x114>
     458:	ebbe 0204 	subs.w	r2, lr, r4
     45c:	eb61 0103 	sbc.w	r1, r1, r3
     460:	fa01 f505 	lsl.w	r5, r1, r5
     464:	fa22 f307 	lsr.w	r3, r2, r7
     468:	40f9      	lsrs	r1, r7
     46a:	2700      	movs	r7, #0
     46c:	431d      	orrs	r5, r3
     46e:	e9c6 5100 	strd	r5, r1, [r6]
     472:	e749      	b.n	308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     474:	4637      	mov	r7, r6
     476:	4630      	mov	r0, r6
     478:	e746      	b.n	308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     47a:	f1c2 0020 	rsb	r0, r2, #32
     47e:	4095      	lsls	r5, r2
     480:	fa01 f702 	lsl.w	r7, r1, r2
     484:	fa21 f300 	lsr.w	r3, r1, r0
     488:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     48c:	fa24 f100 	lsr.w	r1, r4, r0
     490:	fa1f f885 	uxth.w	r8, r5
     494:	4094      	lsls	r4, r2
     496:	4339      	orrs	r1, r7
     498:	fbb3 f0fe 	udiv	r0, r3, lr
     49c:	0c0f      	lsrs	r7, r1, #16
     49e:	fb0e 3310 	mls	r3, lr, r0, r3
     4a2:	fb00 fc08 	mul.w	ip, r0, r8
     4a6:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
     4aa:	459c      	cmp	ip, r3
     4ac:	d907      	bls.n	4be <CONFIG_FLASH_SIZE+0xbe>
     4ae:	18eb      	adds	r3, r5, r3
     4b0:	bf2c      	ite	cs
     4b2:	2701      	movcs	r7, #1
     4b4:	2700      	movcc	r7, #0
     4b6:	459c      	cmp	ip, r3
     4b8:	d900      	bls.n	4bc <CONFIG_FLASH_SIZE+0xbc>
     4ba:	b38f      	cbz	r7, 520 <CONFIG_FLASH_SIZE+0x120>
     4bc:	3801      	subs	r0, #1
     4be:	eba3 030c 	sub.w	r3, r3, ip
     4c2:	b289      	uxth	r1, r1
     4c4:	fbb3 f7fe 	udiv	r7, r3, lr
     4c8:	fb0e 3317 	mls	r3, lr, r7, r3
     4cc:	fb07 fc08 	mul.w	ip, r7, r8
     4d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     4d4:	458c      	cmp	ip, r1
     4d6:	d904      	bls.n	4e2 <CONFIG_FLASH_SIZE+0xe2>
     4d8:	1869      	adds	r1, r5, r1
     4da:	d201      	bcs.n	4e0 <CONFIG_FLASH_SIZE+0xe0>
     4dc:	458c      	cmp	ip, r1
     4de:	d825      	bhi.n	52c <CONFIG_FLASH_SIZE+0x12c>
     4e0:	3f01      	subs	r7, #1
     4e2:	eba1 010c 	sub.w	r1, r1, ip
     4e6:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
     4ea:	e71d      	b.n	328 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa8>
     4ec:	1a84      	subs	r4, r0, r2
     4ee:	eb61 0303 	sbc.w	r3, r1, r3
     4f2:	2001      	movs	r0, #1
     4f4:	4699      	mov	r9, r3
     4f6:	e759      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     4f8:	3802      	subs	r0, #2
     4fa:	442c      	add	r4, r5
     4fc:	e73c      	b.n	378 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf8>
     4fe:	f1ac 0c02 	sub.w	ip, ip, #2
     502:	442b      	add	r3, r5
     504:	e726      	b.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     506:	f1ac 0c02 	sub.w	ip, ip, #2
     50a:	442b      	add	r3, r5
     50c:	e6e0      	b.n	2d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x50>
     50e:	3802      	subs	r0, #2
     510:	442c      	add	r4, r5
     512:	e6ef      	b.n	2f4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x74>
     514:	4637      	mov	r7, r6
     516:	e6f7      	b.n	308 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x88>
     518:	f1aa 0a02 	sub.w	sl, sl, #2
     51c:	4411      	add	r1, r2
     51e:	e775      	b.n	40c <CONFIG_FLASH_SIZE+0xc>
     520:	3802      	subs	r0, #2
     522:	442b      	add	r3, r5
     524:	e7cb      	b.n	4be <CONFIG_FLASH_SIZE+0xbe>
     526:	3802      	subs	r0, #2
     528:	4411      	add	r1, r2
     52a:	e781      	b.n	430 <CONFIG_FLASH_SIZE+0x30>
     52c:	3f02      	subs	r7, #2
     52e:	4429      	add	r1, r5
     530:	e7d7      	b.n	4e2 <CONFIG_FLASH_SIZE+0xe2>
     532:	bf00      	nop

00000534 <__aeabi_idiv0>:
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <__gnu_cmse_nonsecure_call>:
     538:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     53c:	4627      	mov	r7, r4
     53e:	46a0      	mov	r8, r4
     540:	46a1      	mov	r9, r4
     542:	46a2      	mov	sl, r4
     544:	46a3      	mov	fp, r4
     546:	46a4      	mov	ip, r4
     548:	ed2d 8b10 	vpush	{d8-d15}
     54c:	f04f 0500 	mov.w	r5, #0
     550:	ec45 5b18 	vmov	d8, r5, r5
     554:	ec45 5a19 	vmov	s18, s19, r5, r5
     558:	ec45 5a1a 	vmov	s20, s21, r5, r5
     55c:	ec45 5a1b 	vmov	s22, s23, r5, r5
     560:	ec45 5a1c 	vmov	s24, s25, r5, r5
     564:	ec45 5a1d 	vmov	s26, s27, r5, r5
     568:	ec45 5a1e 	vmov	s28, s29, r5, r5
     56c:	ec45 5a1f 	vmov	s30, s31, r5, r5
     570:	eef1 5a10 	vmrs	r5, fpscr
     574:	f64f 7660 	movw	r6, #65376	; 0xff60
     578:	f6c0 76ff 	movt	r6, #4095	; 0xfff
     57c:	4035      	ands	r5, r6
     57e:	eee1 5a10 	vmsr	fpscr, r5
     582:	f384 8800 	msr	CPSR_f, r4
     586:	4625      	mov	r5, r4
     588:	4626      	mov	r6, r4
     58a:	47a4      	blxns	r4
     58c:	ecbd 8b10 	vpop	{d8-d15}
     590:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

00000594 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     594:	680b      	ldr	r3, [r1, #0]
     596:	3301      	adds	r3, #1
     598:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     59a:	4b01      	ldr	r3, [pc, #4]	; (5a0 <char_out+0xc>)
     59c:	681b      	ldr	r3, [r3, #0]
     59e:	4718      	bx	r3
     5a0:	20000000 	.word	0x20000000

000005a4 <print_digits.part.0>:
static void print_digits(out_func_t out, void *ctx, printk_val_t num, int base,
     5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5a8:	b087      	sub	sp, #28
     5aa:	460f      	mov	r7, r1
     5ac:	4619      	mov	r1, r3
		buf[i] = "0123456789abcdef"[num % base];
     5ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
static void print_digits(out_func_t out, void *ctx, printk_val_t num, int base,
     5b0:	4606      	mov	r6, r0
	for (i = DIGITS_BUFLEN - 1; num != 0; i--) {
     5b2:	2514      	movs	r5, #20
static void print_digits(out_func_t out, void *ctx, printk_val_t num, int base,
     5b4:	4610      	mov	r0, r2
		buf[i] = "0123456789abcdef"[num % base];
     5b6:	4698      	mov	r8, r3
static void print_digits(out_func_t out, void *ctx, printk_val_t num, int base,
     5b8:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
     5bc:	f89d a048 	ldrb.w	sl, [sp, #72]	; 0x48
		buf[i] = "0123456789abcdef"[num % base];
     5c0:	4c1c      	ldr	r4, [pc, #112]	; (634 <print_digits.part.0+0x90>)
     5c2:	ea4f 79e3 	mov.w	r9, r3, asr #31
	for (i = DIGITS_BUFLEN - 1; num != 0; i--) {
     5c6:	ea50 0301 	orrs.w	r3, r0, r1
     5ca:	d11a      	bne.n	602 <print_digits.part.0+0x5e>
	if (i == DIGITS_BUFLEN - 1) {
     5cc:	2d14      	cmp	r5, #20
		buf[i] = '0';
     5ce:	bf08      	it	eq
     5d0:	2330      	moveq	r3, #48	; 0x30
	int pad = MAX(min_width - (DIGITS_BUFLEN - i), 0);
     5d2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
		i++;
     5d4:	bf18      	it	ne
     5d6:	3501      	addne	r5, #1
	int pad = MAX(min_width - (DIGITS_BUFLEN - i), 0);
     5d8:	442c      	add	r4, r5
		buf[i] = '0';
     5da:	bf08      	it	eq
     5dc:	f88d 3014 	strbeq.w	r3, [sp, #20]
	int pad = MAX(min_width - (DIGITS_BUFLEN - i), 0);
     5e0:	2c15      	cmp	r4, #21
     5e2:	d017      	beq.n	614 <print_digits.part.0+0x70>
     5e4:	3c15      	subs	r4, #21
	for (/**/; pad > 0 && pad_before; pad--) {
     5e6:	2c00      	cmp	r4, #0
     5e8:	dc16      	bgt.n	618 <print_digits.part.0+0x74>
		out(buf[i], ctx);
     5ea:	f81d 0005 	ldrb.w	r0, [sp, r5]
     5ee:	4639      	mov	r1, r7
	for (/**/; i < DIGITS_BUFLEN; i++) {
     5f0:	3501      	adds	r5, #1
		out(buf[i], ctx);
     5f2:	47b0      	blx	r6
	for (/**/; i < DIGITS_BUFLEN; i++) {
     5f4:	2d15      	cmp	r5, #21
     5f6:	d1f8      	bne.n	5ea <print_digits.part.0+0x46>
	for (/**/; pad > 0; pad--) {
     5f8:	2c00      	cmp	r4, #0
     5fa:	dc15      	bgt.n	628 <print_digits.part.0+0x84>
}
     5fc:	b007      	add	sp, #28
     5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf[i] = "0123456789abcdef"[num % base];
     602:	4642      	mov	r2, r8
     604:	464b      	mov	r3, r9
     606:	f7ff fe19 	bl	23c <__aeabi_uldivmod>
     60a:	5ca3      	ldrb	r3, [r4, r2]
     60c:	f80d 3005 	strb.w	r3, [sp, r5]
	for (i = DIGITS_BUFLEN - 1; num != 0; i--) {
     610:	3d01      	subs	r5, #1
     612:	e7d8      	b.n	5c6 <print_digits.part.0+0x22>
	int pad = MAX(min_width - (DIGITS_BUFLEN - i), 0);
     614:	2400      	movs	r4, #0
     616:	e7e8      	b.n	5ea <print_digits.part.0+0x46>
	for (/**/; pad > 0 && pad_before; pad--) {
     618:	f1bb 0f00 	cmp.w	fp, #0
     61c:	d0e5      	beq.n	5ea <print_digits.part.0+0x46>
		out(pad_char, ctx);
     61e:	4639      	mov	r1, r7
     620:	4650      	mov	r0, sl
     622:	47b0      	blx	r6
	for (/**/; pad > 0 && pad_before; pad--) {
     624:	3c01      	subs	r4, #1
     626:	e7de      	b.n	5e6 <print_digits.part.0+0x42>
		out(pad_char, ctx);
     628:	4639      	mov	r1, r7
     62a:	4650      	mov	r0, sl
     62c:	47b0      	blx	r6
	for (/**/; pad > 0; pad--) {
     62e:	3c01      	subs	r4, #1
     630:	e7e2      	b.n	5f8 <print_digits.part.0+0x54>
     632:	bf00      	nop
     634:	00005cc0 	.word	0x00005cc0

00000638 <__printk_hook_install>:
	_char_out = fn;
     638:	4b01      	ldr	r3, [pc, #4]	; (640 <__printk_hook_install+0x8>)
     63a:	6018      	str	r0, [r3, #0]
}
     63c:	4770      	bx	lr
     63e:	bf00      	nop
     640:	20000000 	.word	0x20000000

00000644 <vprintk>:
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
	struct out_context ctx = { 0 };
     644:	2300      	movs	r3, #0
{
     646:	b507      	push	{r0, r1, r2, lr}
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	z_vprintk(char_out, &ctx, fmt, ap);
     648:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     64a:	9301      	str	r3, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
     64c:	4803      	ldr	r0, [pc, #12]	; (65c <vprintk+0x18>)
     64e:	460b      	mov	r3, r1
     650:	a901      	add	r1, sp, #4
     652:	f004 f9a6 	bl	49a2 <z_vprintk>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     656:	b003      	add	sp, #12
     658:	f85d fb04 	ldr.w	pc, [sp], #4
     65c:	00000595 	.word	0x00000595

00000660 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     664:	f8b0 9018 	ldrh.w	r9, [r0, #24]
{
     668:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     66a:	f019 0808 	ands.w	r8, r9, #8
     66e:	d00d      	beq.n	68c <process_event+0x2c>
		if (evt == EVT_COMPLETE) {
     670:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     672:	bf0c      	ite	eq
     674:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     678:	f049 0920 	orrne.w	r9, r9, #32
     67c:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     680:	f382 8811 	msr	BASEPRI, r2
     684:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     688:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     68c:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     690:	2902      	cmp	r1, #2
     692:	d107      	bne.n	6a4 <process_event+0x44>
			evt = process_recheck(mgr);
     694:	4620      	mov	r0, r4
     696:	f004 faa5 	bl	4be4 <process_recheck>
		if (evt == EVT_NOP) {
     69a:	2800      	cmp	r0, #0
     69c:	d0f0      	beq.n	680 <process_event+0x20>
		if (evt == EVT_COMPLETE) {
     69e:	2801      	cmp	r0, #1
     6a0:	8b23      	ldrh	r3, [r4, #24]
     6a2:	d14a      	bne.n	73a <process_event+0xda>
			res = mgr->last_res;
     6a4:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     6a6:	8b23      	ldrh	r3, [r4, #24]
	if (res < 0) {
     6a8:	2f00      	cmp	r7, #0
     6aa:	da15      	bge.n	6d8 <process_event+0x78>
		*clients = mgr->clients;
     6ac:	6825      	ldr	r5, [r4, #0]
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     6ae:	e9c4 8800 	strd	r8, r8, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6b2:	f023 0307 	bic.w	r3, r3, #7
     6b6:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     6ba:	8323      	strh	r3, [r4, #24]
		onoff_transition_fn transit = NULL;
     6bc:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     6be:	8b23      	ldrh	r3, [r4, #24]
     6c0:	f003 0a07 	and.w	sl, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     6c4:	45ca      	cmp	sl, r9
     6c6:	d002      	beq.n	6ce <process_event+0x6e>
		if (do_monitors
     6c8:	68a1      	ldr	r1, [r4, #8]
     6ca:	2900      	cmp	r1, #0
     6cc:	d156      	bne.n	77c <process_event+0x11c>
		    || !sys_slist_is_empty(&clients)
     6ce:	b90d      	cbnz	r5, 6d4 <process_event+0x74>
		    || (transit != NULL)) {
     6d0:	2e00      	cmp	r6, #0
     6d2:	d06d      	beq.n	7b0 <process_event+0x150>
     6d4:	2100      	movs	r1, #0
     6d6:	e052      	b.n	77e <process_event+0x11e>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     6d8:	f003 0107 	and.w	r1, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     6dc:	1f48      	subs	r0, r1, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     6de:	2801      	cmp	r0, #1
     6e0:	d81c      	bhi.n	71c <process_event+0xbc>
		*clients = mgr->clients;
     6e2:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
     6e6:	2906      	cmp	r1, #6
		*clients = mgr->clients;
     6e8:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
     6ea:	b29b      	uxth	r3, r3
	list->tail = NULL;
     6ec:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     6f0:	d10a      	bne.n	708 <process_event+0xa8>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6f2:	b13d      	cbz	r5, 704 <process_event+0xa4>
     6f4:	4628      	mov	r0, r5
     6f6:	8b61      	ldrh	r1, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     6f8:	6800      	ldr	r0, [r0, #0]
				mgr->refs += 1U;
     6fa:	3101      	adds	r1, #1
     6fc:	b289      	uxth	r1, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6fe:	2800      	cmp	r0, #0
     700:	d1fa      	bne.n	6f8 <process_event+0x98>
     702:	8361      	strh	r1, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     704:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     708:	8323      	strh	r3, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     70a:	4620      	mov	r0, r4
     70c:	f004 fa6a 	bl	4be4 <process_recheck>
     710:	2800      	cmp	r0, #0
     712:	d0d3      	beq.n	6bc <process_event+0x5c>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     714:	8b23      	ldrh	r3, [r4, #24]
     716:	f043 0320 	orr.w	r3, r3, #32
     71a:	e7ce      	b.n	6ba <process_event+0x5a>
	} else if (state == ONOFF_STATE_TO_OFF) {
     71c:	2904      	cmp	r1, #4
     71e:	d10a      	bne.n	736 <process_event+0xd6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     720:	f023 0307 	bic.w	r3, r3, #7
     724:	b299      	uxth	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
     726:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     728:	4620      	mov	r0, r4
     72a:	f004 fa5b 	bl	4be4 <process_recheck>
     72e:	b110      	cbz	r0, 736 <process_event+0xd6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     730:	f041 0120 	orr.w	r1, r1, #32
     734:	8321      	strh	r1, [r4, #24]
     736:	2500      	movs	r5, #0
     738:	e7c0      	b.n	6bc <process_event+0x5c>
		} else if (evt == EVT_START) {
     73a:	2803      	cmp	r0, #3
     73c:	d109      	bne.n	752 <process_event+0xf2>
			transit = mgr->transitions->start;
     73e:	6921      	ldr	r1, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     740:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     744:	680e      	ldr	r6, [r1, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     746:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     74a:	2500      	movs	r5, #0
     74c:	8323      	strh	r3, [r4, #24]
		res = 0;
     74e:	462f      	mov	r7, r5
     750:	e7b5      	b.n	6be <process_event+0x5e>
		} else if (evt == EVT_STOP) {
     752:	2804      	cmp	r0, #4
     754:	d106      	bne.n	764 <process_event+0x104>
			transit = mgr->transitions->stop;
     756:	6921      	ldr	r1, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     758:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     75c:	684e      	ldr	r6, [r1, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     75e:	f043 0304 	orr.w	r3, r3, #4
     762:	e7f2      	b.n	74a <process_event+0xea>
		} else if (evt == EVT_RESET) {
     764:	2805      	cmp	r0, #5
     766:	d106      	bne.n	776 <process_event+0x116>
			transit = mgr->transitions->reset;
     768:	6921      	ldr	r1, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     76a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     76e:	688e      	ldr	r6, [r1, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     770:	f043 0305 	orr.w	r3, r3, #5
     774:	e7e9      	b.n	74a <process_event+0xea>
     776:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     778:	462e      	mov	r6, r5
     77a:	e7e8      	b.n	74e <process_event+0xee>
				   && !sys_slist_is_empty(&mgr->monitors);
     77c:	2101      	movs	r1, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     77e:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     782:	8323      	strh	r3, [r4, #24]
     784:	f382 8811 	msr	BASEPRI, r2
     788:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     78c:	b9f9      	cbnz	r1, 7ce <process_event+0x16e>
	while (!sys_slist_is_empty(list)) {
     78e:	bb85      	cbnz	r5, 7f2 <process_event+0x192>
			if (transit != NULL) {
     790:	b116      	cbz	r6, 798 <process_event+0x138>
				transit(mgr, transition_complete);
     792:	4921      	ldr	r1, [pc, #132]	; (818 <CONFIG_ISR_STACK_SIZE+0x18>)
     794:	4620      	mov	r0, r4
     796:	47b0      	blx	r6
	__asm__ volatile(
     798:	f04f 0320 	mov.w	r3, #32
     79c:	f3ef 8211 	mrs	r2, BASEPRI
     7a0:	f383 8811 	msr	BASEPRI, r3
     7a4:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     7a8:	8b23      	ldrh	r3, [r4, #24]
     7aa:	f023 0308 	bic.w	r3, r3, #8
     7ae:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     7b0:	8b23      	ldrh	r3, [r4, #24]
     7b2:	06d9      	lsls	r1, r3, #27
     7b4:	d527      	bpl.n	806 <CONFIG_ISR_STACK_SIZE+0x6>
			evt = EVT_COMPLETE;
     7b6:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     7b8:	f023 0310 	bic.w	r3, r3, #16
     7bc:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     7be:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     7c2:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     7c6:	2900      	cmp	r1, #0
     7c8:	f47f af62 	bne.w	690 <process_event+0x30>
out:
     7cc:	e758      	b.n	680 <process_event+0x20>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     7ce:	68a1      	ldr	r1, [r4, #8]
     7d0:	2900      	cmp	r1, #0
     7d2:	d0dc      	beq.n	78e <process_event+0x12e>
     7d4:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     7d8:	f8d1 b004 	ldr.w	fp, [r1, #4]
     7dc:	463b      	mov	r3, r7
     7de:	4652      	mov	r2, sl
     7e0:	4620      	mov	r0, r4
     7e2:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     7e4:	f1b9 0f00 	cmp.w	r9, #0
     7e8:	d0d1      	beq.n	78e <process_event+0x12e>
     7ea:	4649      	mov	r1, r9
     7ec:	f8d9 9000 	ldr.w	r9, [r9]
     7f0:	e7f2      	b.n	7d8 <process_event+0x178>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     7f2:	f8d5 9000 	ldr.w	r9, [r5]
		notify_one(mgr, cli, state, res);
     7f6:	4629      	mov	r1, r5
     7f8:	463b      	mov	r3, r7
     7fa:	4652      	mov	r2, sl
     7fc:	4620      	mov	r0, r4
     7fe:	f004 fa0d 	bl	4c1c <notify_one>
	while (!sys_slist_is_empty(list)) {
     802:	464d      	mov	r5, r9
     804:	e7c3      	b.n	78e <process_event+0x12e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     806:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     80a:	bf1e      	ittt	ne
     80c:	f023 0320 	bicne.w	r3, r3, #32
     810:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     812:	2102      	movne	r1, #2
     814:	e7d3      	b.n	7be <process_event+0x15e>
     816:	bf00      	nop
     818:	00004c49 	.word	0x00004c49

0000081c <nordicsemi_nrf91_init>:
     81c:	f04f 0220 	mov.w	r2, #32
     820:	f3ef 8311 	mrs	r3, BASEPRI
     824:	f382 8811 	msr	BASEPRI, r2
     828:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     82c:	2101      	movs	r1, #1
     82e:	4a04      	ldr	r2, [pc, #16]	; (840 <nordicsemi_nrf91_init+0x24>)
     830:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
     834:	f383 8811 	msr	BASEPRI, r3
     838:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     83c:	2000      	movs	r0, #0
     83e:	4770      	bx	lr
     840:	50039000 	.word	0x50039000

00000844 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     844:	b120      	cbz	r0, 850 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     846:	4b03      	ldr	r3, [pc, #12]	; (854 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     848:	0180      	lsls	r0, r0, #6
     84a:	f043 0301 	orr.w	r3, r3, #1
     84e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     850:	4770      	bx	lr
     852:	bf00      	nop
     854:	000059f0 	.word	0x000059f0

00000858 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

void sys_reboot(int type)
{
     858:	b508      	push	{r3, lr}
     85a:	4604      	mov	r4, r0
	__asm__ volatile(
     85c:	f04f 0220 	mov.w	r2, #32
     860:	f3ef 8311 	mrs	r3, BASEPRI
     864:	f382 8811 	msr	BASEPRI, r2
     868:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
     86c:	f004 fbe8 	bl	5040 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
     870:	4620      	mov	r0, r4
     872:	f001 f83b 	bl	18ec <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     876:	4803      	ldr	r0, [pc, #12]	; (884 <sys_reboot+0x2c>)
     878:	f004 f9a7 	bl	4bca <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     87c:	f000 fe8e 	bl	159c <arch_cpu_idle>
     880:	e7fc      	b.n	87c <sys_reboot+0x24>
     882:	bf00      	nop
     884:	00005cd1 	.word	0x00005cd1

00000888 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
     888:	b510      	push	{r4, lr}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     88a:	4807      	ldr	r0, [pc, #28]	; (8a8 <uart_console_init+0x20>)
     88c:	f002 f95a 	bl	2b44 <z_impl_device_get_binding>
	__stdout_hook_install(console_out);
     890:	4c06      	ldr	r4, [pc, #24]	; (8ac <uart_console_init+0x24>)

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
     892:	4b07      	ldr	r3, [pc, #28]	; (8b0 <uart_console_init+0x28>)
     894:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
     896:	4620      	mov	r0, r4
     898:	f001 fa5a 	bl	1d50 <__stdout_hook_install>
	__printk_hook_install(console_out);
     89c:	4620      	mov	r0, r4
     89e:	f7ff fecb 	bl	638 <__printk_hook_install>

	uart_console_hook_install();

	return 0;
}
     8a2:	2000      	movs	r0, #0
     8a4:	bd10      	pop	{r4, pc}
     8a6:	bf00      	nop
     8a8:	00005cfa 	.word	0x00005cfa
     8ac:	000008b5 	.word	0x000008b5
     8b0:	200002a8 	.word	0x200002a8

000008b4 <console_out>:
	if ('\n' == c) {
     8b4:	280a      	cmp	r0, #10
{
     8b6:	b538      	push	{r3, r4, r5, lr}
     8b8:	4604      	mov	r4, r0
     8ba:	4d07      	ldr	r5, [pc, #28]	; (8d8 <console_out+0x24>)
	if ('\n' == c) {
     8bc:	d104      	bne.n	8c8 <console_out+0x14>
     8be:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
     8c0:	6883      	ldr	r3, [r0, #8]
     8c2:	210d      	movs	r1, #13
     8c4:	685b      	ldr	r3, [r3, #4]
     8c6:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
     8c8:	6828      	ldr	r0, [r5, #0]
     8ca:	6883      	ldr	r3, [r0, #8]
     8cc:	b2e1      	uxtb	r1, r4
     8ce:	685b      	ldr	r3, [r3, #4]
     8d0:	4798      	blx	r3
}
     8d2:	4620      	mov	r0, r4
     8d4:	bd38      	pop	{r3, r4, r5, pc}
     8d6:	bf00      	nop
     8d8:	200002a8 	.word	0x200002a8

000008dc <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = DEVICE_GET(clock_nrf)->data;
	size_t offset = (size_t)(mgr - data->mgr);
     8dc:	4a0e      	ldr	r2, [pc, #56]	; (918 <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
     8de:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
     8e0:	1a84      	subs	r4, r0, r2
{
     8e2:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
     8e4:	200c      	movs	r0, #12
{
     8e6:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
     8e8:	2140      	movs	r1, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
     8ea:	10a3      	asrs	r3, r4, #2
     8ec:	4c0b      	ldr	r4, [pc, #44]	; (91c <onoff_stop+0x40>)
     8ee:	435c      	muls	r4, r3
     8f0:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
     8f2:	fb00 2004 	mla	r0, r0, r4, r2
     8f6:	4408      	add	r0, r1
     8f8:	f004 fb11 	bl	4f1e <set_off_state>
	if (err < 0) {
     8fc:	1e01      	subs	r1, r0, #0
     8fe:	db05      	blt.n	90c <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
     900:	4b07      	ldr	r3, [pc, #28]	; (920 <onoff_stop+0x44>)
     902:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
     906:	6863      	ldr	r3, [r4, #4]
     908:	4798      	blx	r3
	return 0;
     90a:	2100      	movs	r1, #0
	int res;

	res = stop(DEVICE_GET(clock_nrf), get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
     90c:	4628      	mov	r0, r5
     90e:	4633      	mov	r3, r6
}
     910:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
     914:	4718      	bx	r3
     916:	bf00      	nop
     918:	200002bc 	.word	0x200002bc
     91c:	b6db6db7 	.word	0xb6db6db7
     920:	00005a0c 	.word	0x00005a0c

00000924 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
     924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
     928:	250c      	movs	r5, #12
	size_t offset = (size_t)(mgr - data->mgr);
     92a:	4e10      	ldr	r6, [pc, #64]	; (96c <onoff_start+0x48>)
{
     92c:	4680      	mov	r8, r0
	size_t offset = (size_t)(mgr - data->mgr);
     92e:	1b84      	subs	r4, r0, r6
     930:	10a3      	asrs	r3, r4, #2
     932:	4c0f      	ldr	r4, [pc, #60]	; (970 <onoff_start+0x4c>)
{
     934:	460f      	mov	r7, r1
	size_t offset = (size_t)(mgr - data->mgr);
     936:	435c      	muls	r4, r3
     938:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
     93a:	4365      	muls	r5, r4
     93c:	f105 0040 	add.w	r0, r5, #64	; 0x40
     940:	2140      	movs	r1, #64	; 0x40
     942:	4430      	add	r0, r6
     944:	f004 fb04 	bl	4f50 <set_starting_state>
	if (err < 0) {
     948:	1e01      	subs	r1, r0, #0
     94a:	db09      	blt.n	960 <onoff_start+0x3c>
	subdata->cb = data->cb;
     94c:	4a09      	ldr	r2, [pc, #36]	; (974 <onoff_start+0x50>)
     94e:	1973      	adds	r3, r6, r5
	subdata->user_data = data->user_data;
     950:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
     954:	4b08      	ldr	r3, [pc, #32]	; (978 <onoff_start+0x54>)
     956:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(DEVICE_GET(clock_nrf), get_subsys(mgr),
			  &data, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
     95a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
     95e:	4718      	bx	r3
		notify(mgr, err);
     960:	4640      	mov	r0, r8
     962:	463b      	mov	r3, r7
}
     964:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
     968:	4718      	bx	r3
     96a:	bf00      	nop
     96c:	200002bc 	.word	0x200002bc
     970:	b6db6db7 	.word	0xb6db6db7
     974:	00004fb3 	.word	0x00004fb3
     978:	00005a0c 	.word	0x00005a0c

0000097c <clk_init>:
		break;
	}
}

static int clk_init(const struct device *dev)
{
     97c:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
     97e:	2200      	movs	r2, #0
     980:	2101      	movs	r1, #1
{
     982:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
     984:	2005      	movs	r0, #5
     986:	f000 fdb1 	bl	14ec <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
     98a:	2005      	movs	r0, #5
     98c:	f000 fd90 	bl	14b0 <arch_irq_enable>
					NRF_GPIO_PIN_MCUSEL_PERIPHERAL);
		nrf_gpio_pin_mcu_select(PIN_XL2,
					NRF_GPIO_PIN_MCUSEL_PERIPHERAL);
	}
#endif
	nrfx_err = nrfx_clock_init(clock_event_handler);
     990:	480f      	ldr	r0, [pc, #60]	; (9d0 <clk_init+0x54>)
     992:	f001 fd37 	bl	2404 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
     996:	4b0f      	ldr	r3, [pc, #60]	; (9d4 <clk_init+0x58>)
     998:	4298      	cmp	r0, r3
     99a:	d115      	bne.n	9c8 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
     99c:	f004 fd4a 	bl	5434 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
     9a0:	68e6      	ldr	r6, [r4, #12]

		err = onoff_manager_init(get_onoff_manager(dev, i),
     9a2:	490d      	ldr	r1, [pc, #52]	; (9d8 <clk_init+0x5c>)
     9a4:	4630      	mov	r0, r6
     9a6:	f004 f96d 	bl	4c84 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
     9aa:	2800      	cmp	r0, #0
     9ac:	db0b      	blt.n	9c6 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
     9ae:	2501      	movs	r5, #1
     9b0:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
     9b2:	68e4      	ldr	r4, [r4, #12]
		err = onoff_manager_init(get_onoff_manager(dev, i),
     9b4:	4908      	ldr	r1, [pc, #32]	; (9d8 <clk_init+0x5c>)
     9b6:	f104 001c 	add.w	r0, r4, #28
     9ba:	f004 f963 	bl	4c84 <onoff_manager_init>
		if (err < 0) {
     9be:	2800      	cmp	r0, #0
     9c0:	db01      	blt.n	9c6 <clk_init+0x4a>
	}

	return 0;
     9c2:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
     9c4:	64e5      	str	r5, [r4, #76]	; 0x4c
}
     9c6:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
     9c8:	f06f 0004 	mvn.w	r0, #4
     9cc:	e7fb      	b.n	9c6 <clk_init+0x4a>
     9ce:	bf00      	nop
     9d0:	00000a75 	.word	0x00000a75
     9d4:	0bad0000 	.word	0x0bad0000
     9d8:	00005a1c 	.word	0x00005a1c

000009dc <clkstarted_handle.constprop.10>:
static void clkstarted_handle(const struct device *dev,
     9dc:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
     9de:	230c      	movs	r3, #12
	sub_data->cb = NULL;
     9e0:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
     9e2:	434b      	muls	r3, r1
     9e4:	4808      	ldr	r0, [pc, #32]	; (a08 <clkstarted_handle.constprop.10+0x2c>)
static void clkstarted_handle(const struct device *dev,
     9e6:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
     9e8:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
     9ea:	3340      	adds	r3, #64	; 0x40
	void *user_data = sub_data->user_data;
     9ec:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
     9f0:	4418      	add	r0, r3
	sub_data->cb = NULL;
     9f2:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
     9f4:	f004 faca 	bl	4f8c <set_on_state>
	if (callback) {
     9f8:	b12d      	cbz	r5, a06 <clkstarted_handle.constprop.10+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
     9fa:	4632      	mov	r2, r6
     9fc:	462b      	mov	r3, r5
}
     9fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
     a02:	4802      	ldr	r0, [pc, #8]	; (a0c <clkstarted_handle.constprop.10+0x30>)
     a04:	4718      	bx	r3
}
     a06:	bd70      	pop	{r4, r5, r6, pc}
     a08:	200002bc 	.word	0x200002bc
     a0c:	200000ec 	.word	0x200000ec

00000a10 <generic_hfclk_start>:
{
     a10:	b508      	push	{r3, lr}
     a12:	f04f 0320 	mov.w	r3, #32
     a16:	f3ef 8111 	mrs	r1, BASEPRI
     a1a:	f383 8811 	msr	BASEPRI, r3
     a1e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
     a22:	4a12      	ldr	r2, [pc, #72]	; (a6c <generic_hfclk_start+0x5c>)
     a24:	6813      	ldr	r3, [r2, #0]
     a26:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
     a2a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
     a2e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
     a30:	d00c      	beq.n	a4c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
     a32:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     a36:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
     a3a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
     a3e:	f013 0301 	ands.w	r3, r3, #1
     a42:	d003      	beq.n	a4c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
     a44:	480a      	ldr	r0, [pc, #40]	; (a70 <generic_hfclk_start+0x60>)
     a46:	f004 faa1 	bl	4f8c <set_on_state>
			already_started = true;
     a4a:	2301      	movs	r3, #1
	__asm__ volatile(
     a4c:	f381 8811 	msr	BASEPRI, r1
     a50:	f3bf 8f6f 	isb	sy
	if (already_started) {
     a54:	b123      	cbz	r3, a60 <generic_hfclk_start+0x50>
}
     a56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(DEVICE_GET(clock_nrf),
     a5a:	2000      	movs	r0, #0
     a5c:	f7ff bfbe 	b.w	9dc <clkstarted_handle.constprop.10>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
     a60:	2001      	movs	r0, #1
}
     a62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     a66:	f001 bcdd 	b.w	2424 <nrfx_clock_start>
     a6a:	bf00      	nop
     a6c:	2000030c 	.word	0x2000030c
     a70:	200002fc 	.word	0x200002fc

00000a74 <clock_event_handler>:
	switch (event) {
     a74:	b110      	cbz	r0, a7c <clock_event_handler+0x8>
     a76:	2801      	cmp	r0, #1
     a78:	d004      	beq.n	a84 <clock_event_handler+0x10>
     a7a:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
     a7c:	4b03      	ldr	r3, [pc, #12]	; (a8c <clock_event_handler+0x18>)
     a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     a80:	075b      	lsls	r3, r3, #29
     a82:	d101      	bne.n	a88 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     a84:	f7ff bfaa 	b.w	9dc <clkstarted_handle.constprop.10>
}
     a88:	4770      	bx	lr
     a8a:	bf00      	nop
     a8c:	200002bc 	.word	0x200002bc

00000a90 <generic_hfclk_stop>:
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     a90:	4b07      	ldr	r3, [pc, #28]	; (ab0 <generic_hfclk_stop+0x20>)
     a92:	e8d3 2fef 	ldaex	r2, [r3]
     a96:	f022 0102 	bic.w	r1, r2, #2
     a9a:	e8c3 1fe0 	stlex	r0, r1, [r3]
     a9e:	2800      	cmp	r0, #0
     aa0:	d1f7      	bne.n	a92 <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
     aa2:	07d3      	lsls	r3, r2, #31
     aa4:	d402      	bmi.n	aac <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
     aa6:	2001      	movs	r0, #1
     aa8:	f001 bcee 	b.w	2488 <nrfx_clock_stop>
}
     aac:	4770      	bx	lr
     aae:	bf00      	nop
     ab0:	2000030c 	.word	0x2000030c

00000ab4 <api_blocking_start>:
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
     ab4:	2300      	movs	r3, #0
     ab6:	2201      	movs	r2, #1
{
     ab8:	b510      	push	{r4, lr}
     aba:	b088      	sub	sp, #32
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
     abc:	e9cd 3206 	strd	r3, r2, [sp, #24]
	struct clock_control_async_data data = {
     ac0:	9301      	str	r3, [sp, #4]
     ac2:	4b09      	ldr	r3, [pc, #36]	; (ae8 <api_blocking_start+0x34>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
     ac4:	ac04      	add	r4, sp, #16
	err = api_start(dev, subsys, &data);
     ac6:	aa01      	add	r2, sp, #4
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
     ac8:	e9cd 4404 	strd	r4, r4, [sp, #16]
	struct clock_control_async_data data = {
     acc:	e9cd 3402 	strd	r3, r4, [sp, #8]
	err = api_start(dev, subsys, &data);
     ad0:	f004 fa96 	bl	5000 <api_start>
	if (err < 0) {
     ad4:	2800      	cmp	r0, #0
     ad6:	db05      	blt.n	ae4 <api_blocking_start+0x30>
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     ad8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     adc:	2300      	movs	r3, #0
     ade:	4620      	mov	r0, r4
     ae0:	f002 fdf8 	bl	36d4 <z_impl_k_sem_take>
}
     ae4:	b008      	add	sp, #32
     ae6:	bd10      	pop	{r4, pc}
     ae8:	00004fc7 	.word	0x00004fc7

00000aec <z_nrf_clock_control_lf_on>:
{
     aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
     af0:	2201      	movs	r2, #1
     af2:	4605      	mov	r5, r0
     af4:	4938      	ldr	r1, [pc, #224]	; (bd8 <z_nrf_clock_control_lf_on+0xec>)
     af6:	e8d1 3fef 	ldaex	r3, [r1]
     afa:	e8c1 2fe0 	stlex	r0, r2, [r1]
     afe:	2800      	cmp	r0, #0
     b00:	d1f9      	bne.n	af6 <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
     b02:	b933      	cbnz	r3, b12 <z_nrf_clock_control_lf_on+0x26>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
     b04:	4935      	ldr	r1, [pc, #212]	; (bdc <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
     b06:	4836      	ldr	r0, [pc, #216]	; (be0 <z_nrf_clock_control_lf_on+0xf4>)
     b08:	604b      	str	r3, [r1, #4]
     b0a:	60cb      	str	r3, [r1, #12]
     b0c:	608a      	str	r2, [r1, #8]
     b0e:	f004 f8cc 	bl	4caa <onoff_request>
	switch (start_mode) {
     b12:	1e6b      	subs	r3, r5, #1
     b14:	2b01      	cmp	r3, #1
     b16:	d830      	bhi.n	b7a <z_nrf_clock_control_lf_on+0x8e>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
     b18:	2d01      	cmp	r5, #1
     b1a:	d107      	bne.n	b2c <z_nrf_clock_control_lf_on+0x40>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
     b1c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     b20:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
     b24:	f003 0303 	and.w	r3, r3, #3
     b28:	2b02      	cmp	r3, #2
     b2a:	d026      	beq.n	b7a <z_nrf_clock_control_lf_on+0x8e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
     b2c:	f004 fda2 	bl	5674 <k_is_in_isr>
     b30:	b918      	cbnz	r0, b3a <z_nrf_clock_control_lf_on+0x4e>
	return !z_sys_post_kernel;
     b32:	4b2c      	ldr	r3, [pc, #176]	; (be4 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
     b34:	781b      	ldrb	r3, [r3, #0]
     b36:	2b00      	cmp	r3, #0
     b38:	d146      	bne.n	bc8 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
     b3a:	f04f 0320 	mov.w	r3, #32
     b3e:	f3ef 8911 	mrs	r9, BASEPRI
     b42:	f383 8811 	msr	BASEPRI, r3
     b46:	f3bf 8f6f 	isb	sy
     b4a:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     b4c:	4e26      	ldr	r6, [pc, #152]	; (be8 <z_nrf_clock_control_lf_on+0xfc>)
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     b4e:	4f27      	ldr	r7, [pc, #156]	; (bec <z_nrf_clock_control_lf_on+0x100>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
     b50:	f8df 809c 	ldr.w	r8, [pc, #156]	; bf0 <z_nrf_clock_control_lf_on+0x104>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
     b54:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     b58:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
     b5c:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
     b60:	03d2      	lsls	r2, r2, #15
     b62:	d50c      	bpl.n	b7e <z_nrf_clock_control_lf_on+0x92>
	while (!(nrfx_clock_is_running(d, (void *)&type)
     b64:	f003 0303 	and.w	r3, r3, #3
     b68:	2b02      	cmp	r3, #2
     b6a:	d001      	beq.n	b70 <z_nrf_clock_control_lf_on+0x84>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
     b6c:	2d01      	cmp	r5, #1
     b6e:	d106      	bne.n	b7e <z_nrf_clock_control_lf_on+0x92>
	if (isr_mode) {
     b70:	b324      	cbz	r4, bbc <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
     b72:	f389 8811 	msr	BASEPRI, r9
     b76:	f3bf 8f6f 	isb	sy
}
     b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode) {
     b7e:	b1c4      	cbz	r4, bb2 <z_nrf_clock_control_lf_on+0xc6>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
     b80:	4648      	mov	r0, r9
     b82:	f000 fd19 	bl	15b8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
     b86:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     b8a:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
     b8e:	b2db      	uxtb	r3, r3
     b90:	2b01      	cmp	r3, #1
     b92:	d1df      	bne.n	b54 <z_nrf_clock_control_lf_on+0x68>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     b94:	6831      	ldr	r1, [r6, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
     b96:	2900      	cmp	r1, #0
     b98:	d0dc      	beq.n	b54 <z_nrf_clock_control_lf_on+0x68>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     b9a:	2100      	movs	r1, #0
     b9c:	6031      	str	r1, [r6, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
     b9e:	6831      	ldr	r1, [r6, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
     ba0:	2102      	movs	r1, #2
     ba2:	f8c2 1518 	str.w	r1, [r2, #1304]	; 0x518
     ba6:	2220      	movs	r2, #32
     ba8:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
     bac:	f8c8 3000 	str.w	r3, [r8]
     bb0:	e7d0      	b.n	b54 <z_nrf_clock_control_lf_on+0x68>
	return z_impl_k_sleep(timeout);
     bb2:	2100      	movs	r1, #0
     bb4:	2021      	movs	r0, #33	; 0x21
     bb6:	f002 fd47 	bl	3648 <z_impl_k_sleep>
     bba:	e7e4      	b.n	b86 <z_nrf_clock_control_lf_on+0x9a>
    p_reg->INTENSET = mask;
     bbc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     bc0:	2202      	movs	r2, #2
     bc2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		__ASSERT_NO_MSG(false);
     bc6:	e7d8      	b.n	b7a <z_nrf_clock_control_lf_on+0x8e>
    p_reg->INTENCLR = mask;
     bc8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     bcc:	2202      	movs	r2, #2
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
     bce:	4604      	mov	r4, r0
     bd0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
     bd4:	4681      	mov	r9, r0
     bd6:	e7b9      	b.n	b4c <z_nrf_clock_control_lf_on+0x60>
     bd8:	20000310 	.word	0x20000310
     bdc:	200002ac 	.word	0x200002ac
     be0:	200002d8 	.word	0x200002d8
     be4:	200008e5 	.word	0x200008e5
     be8:	50005104 	.word	0x50005104
     bec:	e000e100 	.word	0xe000e100
     bf0:	50005008 	.word	0x50005008

00000bf4 <handle_next_cycle_case>:
 * counter progresses during that time it means that 1 cycle elapsed and
 * interrupt is set pending.
 */
static void handle_next_cycle_case(uint32_t t)
{
	set_comparator(t + 2);
     bf4:	1c82      	adds	r2, r0, #2

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
     bf6:	4b08      	ldr	r3, [pc, #32]	; (c18 <handle_next_cycle_case+0x24>)
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     bf8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     bfc:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     c00:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	while (t != counter()) {
     c04:	4290      	cmp	r0, r2
     c06:	d100      	bne.n	c0a <handle_next_cycle_case+0x16>
		 * generated. Trigger interrupt.
		 */
		t = counter();
		set_comparator(t + 2);
	}
}
     c08:	4770      	bx	lr
     c0a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		set_comparator(t + 2);
     c0e:	1c82      	adds	r2, r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     c10:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     c14:	e7f2      	b.n	bfc <handle_next_cycle_case+0x8>
     c16:	bf00      	nop
     c18:	50015000 	.word	0x50015000

00000c1c <rtc_nrf_isr>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     c1c:	2200      	movs	r2, #0
     c1e:	4b07      	ldr	r3, [pc, #28]	; (c3c <rtc_nrf_isr+0x20>)
     c20:	601a      	str	r2, [r3, #0]
     c22:	681b      	ldr	r3, [r3, #0]
{
	ARG_UNUSED(arg);
	event_clear();

	uint32_t t = get_comparator();
	uint32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     c24:	4a06      	ldr	r2, [pc, #24]	; (c40 <rtc_nrf_isr+0x24>)
    return p_reg->CC[ch];
     c26:	4b07      	ldr	r3, [pc, #28]	; (c44 <rtc_nrf_isr+0x28>)
     c28:	f8d3 0540 	ldr.w	r0, [r3, #1344]	; 0x540
     c2c:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     c2e:	1ac0      	subs	r0, r0, r3
     c30:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     c34:	4403      	add	r3, r0
     c36:	6013      	str	r3, [r2, #0]
		 * so it won't get preempted by the interrupt.
		 */
		set_absolute_alarm(last_count + CYC_PER_TICK);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : (dticks > 0));
     c38:	f002 bed8 	b.w	39ec <z_clock_announce>
     c3c:	50015140 	.word	0x50015140
     c40:	20000314 	.word	0x20000314
     c44:	50015000 	.word	0x50015000

00000c48 <z_clock_driver_init>:
}

int z_clock_driver_init(const struct device *device)
{
     c48:	b538      	push	{r3, r4, r5, lr}
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     c4a:	2400      	movs	r4, #0
     c4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     c50:	4d0e      	ldr	r5, [pc, #56]	; (c8c <z_clock_driver_init+0x44>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     c52:	4b0f      	ldr	r3, [pc, #60]	; (c90 <z_clock_driver_init+0x48>)
    p_reg->PRESCALER = val;
     c54:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     c58:	601c      	str	r4, [r3, #0]
     c5a:	681b      	ldr	r3, [r3, #0]
     c5c:	4b0d      	ldr	r3, [pc, #52]	; (c94 <z_clock_driver_init+0x4c>)
	nrf_rtc_prescaler_set(RTC, 0);
	event_clear();
	NVIC_ClearPendingIRQ(RTC_IRQn);
	int_enable();

	IRQ_CONNECT(RTC_IRQn, 1, rtc_nrf_isr, 0, 0);
     c5e:	2101      	movs	r1, #1
     c60:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    p_reg->INTENSET = mask;
     c64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     c68:	4622      	mov	r2, r4
     c6a:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
     c6e:	2015      	movs	r0, #21
     c70:	f000 fc3c 	bl	14ec <z_arm_irq_priority_set>
	irq_enable(RTC_IRQn);
     c74:	2015      	movs	r0, #21
     c76:	f000 fc1b 	bl	14b0 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     c7a:	2301      	movs	r3, #1
     c7c:	4a06      	ldr	r2, [pc, #24]	; (c98 <z_clock_driver_init+0x50>)

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	z_nrf_clock_control_lf_on(mode);
     c7e:	2002      	movs	r0, #2
     c80:	6013      	str	r3, [r2, #0]
     c82:	602b      	str	r3, [r5, #0]
     c84:	f7ff ff32 	bl	aec <z_nrf_clock_control_lf_on>

	return 0;
}
     c88:	4620      	mov	r0, r4
     c8a:	bd38      	pop	{r3, r4, r5, pc}
     c8c:	50015000 	.word	0x50015000
     c90:	50015140 	.word	0x50015140
     c94:	e000e100 	.word	0xe000e100
     c98:	50015008 	.word	0x50015008

00000c9c <z_clock_set_timeout>:

void z_clock_set_timeout(int32_t ticks, bool idle)
{
     c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     return p_reg->COUNTER;
     c9e:	4b2d      	ldr	r3, [pc, #180]	; (d54 <z_clock_set_timeout+0xb8>)

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     ca0:	4c2d      	ldr	r4, [pc, #180]	; (d58 <z_clock_set_timeout+0xbc>)
     ca2:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	ticks = MAX(MIN(ticks - 1, (int32_t)MAX_TICKS), 0);

	uint32_t unannounced = counter_sub(counter(), last_count);
     ca6:	4b2d      	ldr	r3, [pc, #180]	; (d5c <z_clock_set_timeout+0xc0>)
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     ca8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
     cac:	bf08      	it	eq
     cae:	4620      	moveq	r0, r4
	uint32_t unannounced = counter_sub(counter(), last_count);
     cb0:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
     cb2:	1a52      	subs	r2, r2, r1
     cb4:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
     cb8:	0212      	lsls	r2, r2, #8
     cba:	d438      	bmi.n	d2e <z_clock_set_timeout+0x92>
	ticks = MAX(MIN(ticks - 1, (int32_t)MAX_TICKS), 0);
     cbc:	3801      	subs	r0, #1
     cbe:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
     cc2:	42a0      	cmp	r0, r4
     cc4:	bfa8      	it	ge
     cc6:	4620      	movge	r0, r4
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
     cc8:	3301      	adds	r3, #1
     cca:	4418      	add	r0, r3
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
     ccc:	42a0      	cmp	r0, r4
     cce:	bf94      	ite	ls
     cd0:	180c      	addls	r4, r1, r0
     cd2:	190c      	addhi	r4, r1, r4
    p_reg->INTENCLR = mask;
     cd4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     cd8:	2600      	movs	r6, #0
    p_reg->INTENCLR = mask;
     cda:	4a1e      	ldr	r2, [pc, #120]	; (d54 <z_clock_set_timeout+0xb8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     cdc:	4d20      	ldr	r5, [pc, #128]	; (d60 <z_clock_set_timeout+0xc4>)
    p_reg->INTENCLR = mask;
     cde:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
     return p_reg->COUNTER;
     ce2:	f8d2 1504 	ldr.w	r1, [r2, #1284]	; 0x504
    return p_reg->CC[ch];
     ce6:	f8d2 3540 	ldr.w	r3, [r2, #1344]	; 0x540
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     cea:	602e      	str	r6, [r5, #0]
	return (a - b) & COUNTER_MAX;
     cec:	1a5b      	subs	r3, r3, r1
     cee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     cf2:	682f      	ldr	r7, [r5, #0]
	if (counter_sub(prev_val, now) == 1) {
     cf4:	2b01      	cmp	r3, #1
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     cf6:	f021 477f 	bic.w	r7, r1, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     cfa:	f8c2 7540 	str.w	r7, [r2, #1344]	; 0x540
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
     cfe:	f8c2 0344 	str.w	r0, [r2, #836]	; 0x344
	if (counter_sub(prev_val, now) == 1) {
     d02:	d104      	bne.n	d0e <z_clock_set_timeout+0x72>
	z_impl_k_busy_wait(usec_to_wait);
     d04:	200f      	movs	r0, #15
     d06:	f004 fcbb 	bl	5680 <z_impl_k_busy_wait>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     d0a:	602e      	str	r6, [r5, #0]
     d0c:	682b      	ldr	r3, [r5, #0]
     d0e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     d12:	4b14      	ldr	r3, [pc, #80]	; (d64 <z_clock_set_timeout+0xc8>)
     d14:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     return p_reg->COUNTER;
     d18:	4b0e      	ldr	r3, [pc, #56]	; (d54 <z_clock_set_timeout+0xb8>)
     d1a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     d1e:	1a22      	subs	r2, r4, r0
     d20:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	if (diff == 1) {
     d24:	2a01      	cmp	r2, #1
     d26:	d104      	bne.n	d32 <z_clock_set_timeout+0x96>
		handle_next_cycle_case(t);
     d28:	f7ff ff64 	bl	bf4 <handle_next_cycle_case>
     d2c:	e00b      	b.n	d46 <z_clock_set_timeout+0xaa>
		ticks = 0;
     d2e:	2000      	movs	r0, #0
     d30:	e7ca      	b.n	cc8 <z_clock_set_timeout+0x2c>
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     d32:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     d36:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
     return p_reg->COUNTER;
     d3a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     d3e:	1a24      	subs	r4, r4, r0
     d40:	3c02      	subs	r4, #2
	if (diff > MAX_CYCLES) {
     d42:	0223      	lsls	r3, r4, #8
     d44:	d4f0      	bmi.n	d28 <z_clock_set_timeout+0x8c>
    p_reg->INTENSET = mask;
     d46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     d4a:	4b02      	ldr	r3, [pc, #8]	; (d54 <z_clock_set_timeout+0xb8>)
     d4c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	set_protected_absolute_alarm(cyc);
}
     d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d52:	bf00      	nop
     d54:	50015000 	.word	0x50015000
     d58:	007fffff 	.word	0x007fffff
     d5c:	20000314 	.word	0x20000314
     d60:	50015140 	.word	0x50015140
     d64:	e000e100 	.word	0xe000e100

00000d68 <z_clock_elapsed>:
	__asm__ volatile(
     d68:	f04f 0220 	mov.w	r2, #32
     d6c:	f3ef 8311 	mrs	r3, BASEPRI
     d70:	f382 8811 	msr	BASEPRI, r2
     d74:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     d78:	4a06      	ldr	r2, [pc, #24]	; (d94 <z_clock_elapsed+0x2c>)
     d7a:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     d7e:	4a06      	ldr	r2, [pc, #24]	; (d98 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     d80:	6812      	ldr	r2, [r2, #0]
     d82:	1a80      	subs	r0, r0, r2
     d84:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     d88:	f383 8811 	msr	BASEPRI, r3
     d8c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     d90:	4770      	bx	lr
     d92:	bf00      	nop
     d94:	50015000 	.word	0x50015000
     d98:	20000314 	.word	0x20000314

00000d9c <adp536x_reg_read>:


static const struct device *i2c_dev;

static int adp536x_reg_read(uint8_t reg, uint8_t *buff)
{
     d9c:	b530      	push	{r4, r5, lr}
	return i2c_reg_read_byte(i2c_dev, ADP536X_I2C_ADDR, reg, buff);
     d9e:	4b0d      	ldr	r3, [pc, #52]	; (dd4 <adp536x_reg_read+0x38>)
{
     da0:	b089      	sub	sp, #36	; 0x24
	return i2c_reg_read_byte(i2c_dev, ADP536X_I2C_ADDR, reg, buff);
     da2:	681c      	ldr	r4, [r3, #0]
				 const void *write_buf, size_t num_write,
				 void *read_buf, size_t num_read)
{
	struct i2c_msg msg[2];

	msg[0].buf = (uint8_t *)write_buf;
     da4:	f10d 0307 	add.w	r3, sp, #7
     da8:	9302      	str	r3, [sp, #8]
	msg[0].len = num_write;
     daa:	2301      	movs	r3, #1
	msg[0].flags = I2C_MSG_WRITE;
     dac:	2200      	movs	r2, #0
	msg[0].len = num_write;
     dae:	9303      	str	r3, [sp, #12]

	msg[1].buf = (uint8_t *)read_buf;
	msg[1].len = num_read;
     db0:	e9cd 1305 	strd	r1, r3, [sp, #20]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
     db4:	2307      	movs	r3, #7
     db6:	f88d 0007 	strb.w	r0, [sp, #7]
	msg[0].flags = I2C_MSG_WRITE;
     dba:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
     dbe:	f88d 301c 	strb.w	r3, [sp, #28]
	return api->transfer(dev, msgs, num_msgs, addr);
     dc2:	68a3      	ldr	r3, [r4, #8]
     dc4:	2202      	movs	r2, #2
     dc6:	685d      	ldr	r5, [r3, #4]
     dc8:	a902      	add	r1, sp, #8
     dca:	2346      	movs	r3, #70	; 0x46
     dcc:	4620      	mov	r0, r4
     dce:	47a8      	blx	r5
}
     dd0:	b009      	add	sp, #36	; 0x24
     dd2:	bd30      	pop	{r4, r5, pc}
     dd4:	20000318 	.word	0x20000318

00000dd8 <adp536x_reg_write_mask>:
}

static int adp536x_reg_write_mask(uint8_t reg_addr,
			       uint32_t mask,
			       uint8_t data)
{
     dd8:	b570      	push	{r4, r5, r6, lr}
     dda:	b086      	sub	sp, #24
     ddc:	460e      	mov	r6, r1
	int err;
	uint8_t tmp;

	err = adp536x_reg_read(reg_addr, &tmp);
     dde:	f10d 0107 	add.w	r1, sp, #7
{
     de2:	4605      	mov	r5, r0
     de4:	4614      	mov	r4, r2
	err = adp536x_reg_read(reg_addr, &tmp);
     de6:	f7ff ffd9 	bl	d9c <adp536x_reg_read>
	if (err) {
     dea:	b9c0      	cbnz	r0, e1e <adp536x_reg_write_mask+0x46>
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
     dec:	4b0d      	ldr	r3, [pc, #52]	; (e24 <adp536x_reg_write_mask+0x4c>)
		return err;
	}

	tmp &= ~mask;
     dee:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
     df2:	6818      	ldr	r0, [r3, #0]
	msg.buf = (uint8_t *)buf;
     df4:	ab02      	add	r3, sp, #8
     df6:	9303      	str	r3, [sp, #12]
	msg.len = num_bytes;
     df8:	2302      	movs	r3, #2
	tmp &= ~mask;
     dfa:	ea22 0206 	bic.w	r2, r2, r6
	tmp |= data;
     dfe:	4322      	orrs	r2, r4
     e00:	f88d 2007 	strb.w	r2, [sp, #7]
 */
static inline int i2c_reg_write_byte(const struct device *dev,
				     uint16_t dev_addr,
				     uint8_t reg_addr, uint8_t value)
{
	uint8_t tx_buf[2] = {reg_addr, value};
     e04:	f88d 5008 	strb.w	r5, [sp, #8]
     e08:	f88d 2009 	strb.w	r2, [sp, #9]
	msg.len = num_bytes;
     e0c:	9304      	str	r3, [sp, #16]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
     e0e:	f88d 3014 	strb.w	r3, [sp, #20]
	return api->transfer(dev, msgs, num_msgs, addr);
     e12:	6883      	ldr	r3, [r0, #8]
     e14:	2201      	movs	r2, #1
     e16:	685c      	ldr	r4, [r3, #4]
     e18:	a903      	add	r1, sp, #12
     e1a:	2346      	movs	r3, #70	; 0x46
     e1c:	47a0      	blx	r4

	return adp536x_reg_write(reg_addr, tmp);
}
     e1e:	b006      	add	sp, #24
     e20:	bd70      	pop	{r4, r5, r6, pc}
     e22:	bf00      	nop
     e24:	20000318 	.word	0x20000318

00000e28 <adp536x_init>:

	return 0;
}

int adp536x_init(const char *dev_name)
{
     e28:	b508      	push	{r3, lr}
     e2a:	f001 fe8b 	bl	2b44 <z_impl_device_get_binding>
	i2c_dev = device_get_binding(dev_name);
     e2e:	4b04      	ldr	r3, [pc, #16]	; (e40 <adp536x_init+0x18>)
	if (i2c_dev == NULL) {
     e30:	2800      	cmp	r0, #0
	i2c_dev = device_get_binding(dev_name);
     e32:	6018      	str	r0, [r3, #0]
		return -ENODEV;
	}

	return 0;
}
     e34:	bf0c      	ite	eq
     e36:	f06f 0012 	mvneq.w	r0, #18
     e3a:	2000      	movne	r0, #0
     e3c:	bd08      	pop	{r3, pc}
     e3e:	bf00      	nop
     e40:	20000318 	.word	0x20000318

00000e44 <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, uint32_t perm)
{
     e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     e46:	2800      	cmp	r0, #0
{
     e48:	461c      	mov	r4, r3

	for (size_t i = start; i < end; i++) {
     e4a:	460d      	mov	r5, r1
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     e4c:	bf14      	ite	ne
     e4e:	f44f 5300 	movne.w	r3, #8192	; 0x2000
     e52:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
	for (size_t i = start; i < end; i++) {
     e56:	4e20      	ldr	r6, [pc, #128]	; (ed8 <config_regions+0x94>)
     e58:	4295      	cmp	r5, r2
     e5a:	d332      	bcc.n	ec2 <config_regions+0x7e>
		} else {
			NRF_SPU->FLASHREGION[i].PERM = perm;
		}
	}

	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
     e5c:	fb02 f003 	mul.w	r0, r2, r3
     e60:	3a01      	subs	r2, #1
     e62:	9000      	str	r0, [sp, #0]
     e64:	434b      	muls	r3, r1
     e66:	481d      	ldr	r0, [pc, #116]	; (edc <config_regions+0x98>)
     e68:	f003 feaf 	bl	4bca <printk>
				region_size * start, region_size * end);
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
     e6c:	4b1c      	ldr	r3, [pc, #112]	; (ee0 <config_regions+0x9c>)
     e6e:	f014 0f10 	tst.w	r4, #16
     e72:	491c      	ldr	r1, [pc, #112]	; (ee4 <config_regions+0xa0>)
     e74:	481c      	ldr	r0, [pc, #112]	; (ee8 <config_regions+0xa4>)
     e76:	bf08      	it	eq
     e78:	4619      	moveq	r1, r3
     e7a:	f003 fea6 	bl	4bca <printk>
								"Non-Secure\t");
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
     e7e:	f014 0f04 	tst.w	r4, #4
     e82:	bf14      	ite	ne
     e84:	2172      	movne	r1, #114	; 0x72
     e86:	212d      	moveq	r1, #45	; 0x2d
     e88:	4818      	ldr	r0, [pc, #96]	; (eec <config_regions+0xa8>)
     e8a:	f003 fe9e 	bl	4bca <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
     e8e:	f014 0f02 	tst.w	r4, #2
     e92:	bf14      	ite	ne
     e94:	2177      	movne	r1, #119	; 0x77
     e96:	212d      	moveq	r1, #45	; 0x2d
     e98:	4814      	ldr	r0, [pc, #80]	; (eec <config_regions+0xa8>)
     e9a:	f003 fe96 	bl	4bca <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
     e9e:	f014 0f01 	tst.w	r4, #1
     ea2:	bf0c      	ite	eq
     ea4:	212d      	moveq	r1, #45	; 0x2d
     ea6:	2178      	movne	r1, #120	; 0x78
     ea8:	4810      	ldr	r0, [pc, #64]	; (eec <config_regions+0xa8>)
     eaa:	f003 fe8e 	bl	4bca <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
     eae:	216c      	movs	r1, #108	; 0x6c
     eb0:	480e      	ldr	r0, [pc, #56]	; (eec <config_regions+0xa8>)
     eb2:	f003 fe8a 	bl	4bca <printk>
	PRINT("\n");
     eb6:	480e      	ldr	r0, [pc, #56]	; (ef0 <config_regions+0xac>)
}
     eb8:	b003      	add	sp, #12
     eba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
     ebe:	f003 be84 	b.w	4bca <printk>
		if (ram) {
     ec2:	b128      	cbz	r0, ed0 <config_regions+0x8c>
			NRF_SPU->RAMREGION[i].PERM = perm;
     ec4:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
			NRF_SPU->FLASHREGION[i].PERM = perm;
     ec8:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
     ecc:	3501      	adds	r5, #1
     ece:	e7c3      	b.n	e58 <config_regions+0x14>
			NRF_SPU->FLASHREGION[i].PERM = perm;
     ed0:	f505 77c0 	add.w	r7, r5, #384	; 0x180
     ed4:	e7f8      	b.n	ec8 <config_regions+0x84>
     ed6:	bf00      	nop
     ed8:	50003000 	.word	0x50003000
     edc:	00005d20 	.word	0x00005d20
     ee0:	00005d14 	.word	0x00005d14
     ee4:	00005d0b 	.word	0x00005d0b
     ee8:	00005e2a 	.word	0x00005e2a
     eec:	00005d3a 	.word	0x00005d3a
     ef0:	0000607b 	.word	0x0000607b

00000ef4 <spm_config_peripheral.constprop.1>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(uint8_t id, bool dma_present)
     ef4:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
     ef6:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     ef8:	2b00      	cmp	r3, #0
     efa:	db0c      	blt.n	f16 <spm_config_peripheral.constprop.1+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     efc:	2201      	movs	r2, #1
     efe:	f000 011f 	and.w	r1, r0, #31
     f02:	408a      	lsls	r2, r1
     f04:	095b      	lsrs	r3, r3, #5
     f06:	4910      	ldr	r1, [pc, #64]	; (f48 <spm_config_peripheral.constprop.1+0x54>)
     f08:	3320      	adds	r3, #32
     f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     f0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     f12:	f3bf 8f6f 	isb	sy
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
     f16:	0083      	lsls	r3, r0, #2
     f18:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
     f1c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     f20:	2831      	cmp	r0, #49	; 0x31
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
     f22:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     f26:	d006      	beq.n	f36 <spm_config_peripheral.constprop.1+0x42>
	return present && (usel || split);
     f28:	2a00      	cmp	r2, #0
     f2a:	da07      	bge.n	f3c <spm_config_peripheral.constprop.1+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
     f2c:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
     f30:	3a02      	subs	r2, #2
     f32:	2a01      	cmp	r2, #1
     f34:	d802      	bhi.n	f3c <spm_config_peripheral.constprop.1+0x48>

	if (usel_or_split(id)) {
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
     f36:	4a05      	ldr	r2, [pc, #20]	; (f4c <spm_config_peripheral.constprop.1+0x58>)
     f38:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
     f3c:	2101      	movs	r1, #1
     f3e:	f004 f900 	bl	5142 <irq_target_state_set>
	return 0;
}
     f42:	2000      	movs	r0, #0
     f44:	bd08      	pop	{r3, pc}
     f46:	bf00      	nop
     f48:	e000e100 	.word	0xe000e100
     f4c:	80000100 	.word	0x80000100

00000f50 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
     f50:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	uint32_t *vtor_ns = (uint32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     f52:	f44f 4440 	mov.w	r4, #49152	; 0xc000
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     f56:	f24c 0504 	movw	r5, #49156	; 0xc004
{
     f5a:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
     f5c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     f60:	482c      	ldr	r0, [pc, #176]	; (1014 <spm_jump+0xc4>)
     f62:	f003 fe32 	bl	4bca <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     f66:	6821      	ldr	r1, [r4, #0]
     f68:	482b      	ldr	r0, [pc, #172]	; (1018 <spm_jump+0xc8>)
     f6a:	f003 fe2e 	bl	4bca <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     f6e:	6829      	ldr	r1, [r5, #0]
     f70:	482a      	ldr	r0, [pc, #168]	; (101c <spm_jump+0xcc>)
     f72:	f003 fe2a 	bl	4bca <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     f76:	2210      	movs	r2, #16
     f78:	2100      	movs	r1, #0
     f7a:	4668      	mov	r0, sp
     f7c:	f004 f9a8 	bl	52d0 <memset>
		.vtor_ns = (uint32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
     f80:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
     f82:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     f84:	9300      	str	r3, [sp, #0]
     f86:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
     f88:	f000 fe6c 	bl	1c64 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
     f8c:	2001      	movs	r0, #1
     f8e:	f000 fe99 	bl	1cc4 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
     f92:	2000      	movs	r0, #0
     f94:	f000 fe82 	bl	1c9c <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
     f98:	2000      	movs	r0, #0
     f9a:	f000 fea7 	bl	1cec <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
     f9e:	2101      	movs	r1, #1
     fa0:	2000      	movs	r0, #0
     fa2:	f000 fec1 	bl	1d28 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
     fa6:	f000 feb5 	bl	1d14 <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     faa:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
     fac:	481c      	ldr	r0, [pc, #112]	; (1020 <spm_jump+0xd0>)
     fae:	f003 fe0c 	bl	4bca <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
     fb2:	2008      	movs	r0, #8
     fb4:	f7ff ff9e 	bl	ef4 <spm_config_peripheral.constprop.1>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     fb8:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
     fbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     fc0:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
     fc4:	0864      	lsrs	r4, r4, #1
     fc6:	0064      	lsls	r4, r4, #1
     fc8:	4620      	mov	r0, r4
     fca:	4621      	mov	r1, r4
     fcc:	4622      	mov	r2, r4
     fce:	4623      	mov	r3, r4
     fd0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     fd4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     fd8:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     fdc:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     fe0:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     fe4:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     fe8:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     fec:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     ff0:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     ff4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     ff8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     ffc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    1000:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    1004:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    1008:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    100c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    1010:	f7ff fa92 	bl	538 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    1014:	00005e41 	.word	0x00005e41
    1018:	00005e58 	.word	0x00005e58
    101c:	00005e6d 	.word	0x00005e6d
    1020:	00005e8b 	.word	0x00005e8b

00001024 <spm_config>:
		      (uint32_t)reset_ns);
	}
}

void spm_config(void)
{
    1024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
    1028:	483b      	ldr	r0, [pc, #236]	; (1118 <spm_config+0xf4>)
    102a:	f003 fdce 	bl	4bca <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
    102e:	2100      	movs	r1, #0
    1030:	f240 1317 	movw	r3, #279	; 0x117
    1034:	4608      	mov	r0, r1
    1036:	2201      	movs	r2, #1
    1038:	f7ff ff04 	bl	e44 <config_regions>
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
    103c:	f240 1307 	movw	r3, #263	; 0x107
    1040:	2220      	movs	r2, #32
    1042:	2101      	movs	r1, #1
    1044:	2000      	movs	r0, #0
    1046:	f7ff fefd 	bl	e44 <config_regions>
	PRINT("\n");
    104a:	4834      	ldr	r0, [pc, #208]	; (111c <spm_config+0xf8>)
    104c:	f003 fdbd 	bl	4bca <printk>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    1050:	4b33      	ldr	r3, [pc, #204]	; (1120 <spm_config+0xfc>)
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    1052:	4a34      	ldr	r2, [pc, #208]	; (1124 <spm_config+0x100>)
    1054:	f3c3 31c4 	ubfx	r1, r3, #15, #5
    1058:	f3c3 030e 	ubfx	r3, r3, #0, #15
    105c:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    1060:	f3c3 1343 	ubfx	r3, r3, #5, #4
    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    1064:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    1068:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    106c:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
    1070:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
    1074:	482c      	ldr	r0, [pc, #176]	; (1128 <spm_config+0x104>)
    1076:	0152      	lsls	r2, r2, #5
    1078:	f003 fda7 	bl	4bca <printk>
	PRINT("\n");
    107c:	4827      	ldr	r0, [pc, #156]	; (111c <spm_config+0xf8>)
    107e:	f003 fda4 	bl	4bca <printk>
	int err = spm_secure_services_init();
    1082:	f004 f80c 	bl	509e <spm_secure_services_init>
	if (err != 0) {
    1086:	4601      	mov	r1, r0
    1088:	b110      	cbz	r0, 1090 <spm_config+0x6c>
		PRINT("Could not initialize secure services (err %d).\n", err);
    108a:	4828      	ldr	r0, [pc, #160]	; (112c <spm_config+0x108>)
    108c:	f003 fd9d 	bl	4bca <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    1090:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    1092:	4827      	ldr	r0, [pc, #156]	; (1130 <spm_config+0x10c>)
    1094:	f003 fd99 	bl	4bca <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
    1098:	f240 1317 	movw	r3, #279	; 0x117
    109c:	2208      	movs	r2, #8
    109e:	2100      	movs	r1, #0
    10a0:	2001      	movs	r0, #1
    10a2:	f7ff fecf 	bl	e44 <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
    10a6:	4d1f      	ldr	r5, [pc, #124]	; (1124 <spm_config+0x100>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
    10a8:	f240 1307 	movw	r3, #263	; 0x107
    10ac:	2220      	movs	r2, #32
    10ae:	2108      	movs	r1, #8
    10b0:	2001      	movs	r0, #1
    10b2:	f7ff fec7 	bl	e44 <config_regions>
	PRINT("\n");
    10b6:	4819      	ldr	r0, [pc, #100]	; (111c <spm_config+0xf8>)
    10b8:	f003 fd87 	bl	4bca <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    10bc:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    10c0:	481c      	ldr	r0, [pc, #112]	; (1134 <spm_config+0x110>)
    10c2:	f003 fd82 	bl	4bca <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    10c6:	4f1c      	ldr	r7, [pc, #112]	; (1138 <spm_config+0x114>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    10c8:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    10cc:	f8df 807c 	ldr.w	r8, [pc, #124]	; 114c <spm_config+0x128>
    10d0:	4d1a      	ldr	r5, [pc, #104]	; (113c <spm_config+0x118>)
    10d2:	f8df 907c 	ldr.w	r9, [pc, #124]	; 1150 <spm_config+0x12c>
    10d6:	796e      	ldrb	r6, [r5, #5]
    10d8:	682a      	ldr	r2, [r5, #0]
    10da:	2e00      	cmp	r6, #0
    10dc:	bf14      	ite	ne
    10de:	463b      	movne	r3, r7
    10e0:	4643      	moveq	r3, r8
    10e2:	4621      	mov	r1, r4
    10e4:	4648      	mov	r0, r9
    10e6:	f003 fd70 	bl	4bca <printk>
		if (!periph[i].nonsecure) {
    10ea:	b966      	cbnz	r6, 1106 <spm_config+0xe2>
			PRINT("\tSKIP\n");
    10ec:	4814      	ldr	r0, [pc, #80]	; (1140 <spm_config+0x11c>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    10ee:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    10f0:	f003 fd6b 	bl	4bca <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    10f4:	2c1a      	cmp	r4, #26
    10f6:	f105 0508 	add.w	r5, r5, #8
    10fa:	d1ec      	bne.n	10d6 <spm_config+0xb2>
	PRINT("\n");
    10fc:	4807      	ldr	r0, [pc, #28]	; (111c <spm_config+0xf8>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    10fe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    1102:	f003 bd62 	b.w	4bca <printk>
		err = spm_config_peripheral(periph[i].id, false);
    1106:	7928      	ldrb	r0, [r5, #4]
    1108:	f7ff fef4 	bl	ef4 <spm_config_peripheral.constprop.1>
		if (err) {
    110c:	b108      	cbz	r0, 1112 <spm_config+0xee>
			PRINT("\tERROR\n");
    110e:	480d      	ldr	r0, [pc, #52]	; (1144 <spm_config+0x120>)
    1110:	e7ed      	b.n	10ee <spm_config+0xca>
			PRINT("\tOK\n");
    1112:	480d      	ldr	r0, [pc, #52]	; (1148 <spm_config+0x124>)
    1114:	e7eb      	b.n	10ee <spm_config+0xca>
    1116:	bf00      	nop
    1118:	00005d48 	.word	0x00005d48
    111c:	0000607b 	.word	0x0000607b
    1120:	00007fe0 	.word	0x00007fe0
    1124:	50003000 	.word	0x50003000
    1128:	00005d6c 	.word	0x00005d6c
    112c:	00005db2 	.word	0x00005db2
    1130:	00005de2 	.word	0x00005de2
    1134:	00005e04 	.word	0x00005e04
    1138:	00005d3d 	.word	0x00005d3d
    113c:	00005a28 	.word	0x00005a28
    1140:	00005e2d 	.word	0x00005e2d
    1144:	00005e34 	.word	0x00005e34
    1148:	00005e3c 	.word	0x00005e3c
    114c:	00005d18 	.word	0x00005d18
    1150:	00005e20 	.word	0x00005e20

00001154 <__acle_se_spm_request_read_nse>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read_nse(void *destination, uint32_t addr, size_t len)
{
    1154:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    1156:	2800      	cmp	r0, #0
    1158:	d04b      	beq.n	11f2 <__acle_se_spm_request_read_nse+0x9e>
    115a:	2a00      	cmp	r2, #0
    115c:	d049      	beq.n	11f2 <__acle_se_spm_request_read_nse+0x9e>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		uint32_t start = ranges[i].start;
		uint32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
    115e:	4b26      	ldr	r3, [pc, #152]	; (11f8 <__acle_se_spm_request_read_nse+0xa4>)
    1160:	4299      	cmp	r1, r3
    1162:	d93c      	bls.n	11de <__acle_se_spm_request_read_nse+0x8a>
    1164:	1854      	adds	r4, r2, r1
    1166:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
    116a:	429c      	cmp	r4, r3
    116c:	d83a      	bhi.n	11e4 <__acle_se_spm_request_read_nse+0x90>
			memcpy(destination, (const void *)addr, len);
    116e:	f004 f885 	bl	527c <memcpy>
			return 0;
    1172:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
    1174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1178:	4671      	mov	r1, lr
    117a:	4672      	mov	r2, lr
    117c:	4673      	mov	r3, lr
    117e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    1182:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    1186:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    118a:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    118e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    1192:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    1196:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    119a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    119e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    11a2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    11a6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    11aa:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    11ae:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    11b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    11b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    11ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    11be:	f38e 8c00 	msr	CPSR_fs, lr
    11c2:	b410      	push	{r4}
    11c4:	eef1 ca10 	vmrs	ip, fpscr
    11c8:	f64f 7460 	movw	r4, #65376	; 0xff60
    11cc:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    11d0:	ea0c 0c04 	and.w	ip, ip, r4
    11d4:	eee1 ca10 	vmsr	fpscr, ip
    11d8:	bc10      	pop	{r4}
    11da:	46f4      	mov	ip, lr
    11dc:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
    11de:	4b07      	ldr	r3, [pc, #28]	; (11fc <__acle_se_spm_request_read_nse+0xa8>)
    11e0:	4299      	cmp	r1, r3
    11e2:	d903      	bls.n	11ec <__acle_se_spm_request_read_nse+0x98>
    11e4:	4b06      	ldr	r3, [pc, #24]	; (1200 <__acle_se_spm_request_read_nse+0xac>)
    11e6:	1854      	adds	r4, r2, r1
    11e8:	429c      	cmp	r4, r3
    11ea:	d9c0      	bls.n	116e <__acle_se_spm_request_read_nse+0x1a>
	return -EPERM;
    11ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    11f0:	e7c0      	b.n	1174 <__acle_se_spm_request_read_nse+0x20>
		return -EINVAL;
    11f2:	f06f 0015 	mvn.w	r0, #21
    11f6:	e7bd      	b.n	1174 <__acle_se_spm_request_read_nse+0x20>
    11f8:	00ff0203 	.word	0x00ff0203
    11fc:	00ff012f 	.word	0x00ff012f
    1200:	00ff0138 	.word	0x00ff0138

00001204 <__acle_se_spm_firmware_info_nse>:


#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info_nse(uint32_t fw_address, struct fw_info *info)
{
    1204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1208:	4683      	mov	fp, r0
    120a:	b085      	sub	sp, #20
	const struct fw_info *tmp_info;

	if (info == NULL) {
    120c:	4689      	mov	r9, r1
    120e:	2900      	cmp	r1, #0
    1210:	d051      	beq.n	12b6 <__acle_se_spm_firmware_info_nse+0xb2>
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    1212:	2700      	movs	r7, #0
    1214:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 12c8 <__acle_se_spm_firmware_info_nse+0xc4>
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    1218:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 12cc <__acle_se_spm_firmware_info_nse+0xc8>
    121c:	ae01      	add	r6, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
    121e:	f85a 4b04 	ldr.w	r4, [sl], #4
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    1222:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
    1226:	445c      	add	r4, fp
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    1228:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
    122c:	220c      	movs	r2, #12
    122e:	4631      	mov	r1, r6
    1230:	4620      	mov	r0, r4
    1232:	f003 fffc 	bl	522e <memcmp>
    1236:	4605      	mov	r5, r0
    1238:	b908      	cbnz	r0, 123e <__acle_se_spm_firmware_info_nse+0x3a>
		if (finfo) {
    123a:	2c00      	cmp	r4, #0
    123c:	d13e      	bne.n	12bc <__acle_se_spm_firmware_info_nse+0xb8>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    123e:	3701      	adds	r7, #1
    1240:	2f05      	cmp	r7, #5
    1242:	d1ec      	bne.n	121e <__acle_se_spm_firmware_info_nse+0x1a>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
    1244:	f06f 050d 	mvn.w	r5, #13
}
    1248:	4628      	mov	r0, r5
    124a:	b005      	add	sp, #20
    124c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    1250:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    1254:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    1258:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    125c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    1260:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    1264:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    1268:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    126c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    1270:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    1274:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    1278:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    127c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    1280:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    1284:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    1288:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    128c:	4671      	mov	r1, lr
    128e:	4672      	mov	r2, lr
    1290:	4673      	mov	r3, lr
    1292:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    1296:	f38e 8c00 	msr	CPSR_fs, lr
    129a:	b410      	push	{r4}
    129c:	eef1 ca10 	vmrs	ip, fpscr
    12a0:	f64f 7460 	movw	r4, #65376	; 0xff60
    12a4:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    12a8:	ea0c 0c04 	and.w	ip, ip, r4
    12ac:	eee1 ca10 	vmsr	fpscr, ip
    12b0:	bc10      	pop	{r4}
    12b2:	46f4      	mov	ip, lr
    12b4:	4774      	bxns	lr
		return -EINVAL;
    12b6:	f06f 0515 	mvn.w	r5, #21
    12ba:	e7c5      	b.n	1248 <__acle_se_spm_firmware_info_nse+0x44>
		memcpy(info, tmp_info, sizeof(*tmp_info));
    12bc:	223c      	movs	r2, #60	; 0x3c
    12be:	4621      	mov	r1, r4
    12c0:	4648      	mov	r0, r9
    12c2:	f003 ffdb 	bl	527c <memcpy>
		return 0;
    12c6:	e7bf      	b.n	1248 <__acle_se_spm_firmware_info_nse+0x44>
    12c8:	00005af8 	.word	0x00005af8
    12cc:	000059a0 	.word	0x000059a0

000012d0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    12d0:	4801      	ldr	r0, [pc, #4]	; (12d8 <nrf_cc3xx_platform_abort_init+0x8>)
    12d2:	f002 be2b 	b.w	3f2c <nrf_cc3xx_platform_set_abort>
    12d6:	bf00      	nop
    12d8:	00005b0c 	.word	0x00005b0c

000012dc <mutex_unlock_platform>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12dc:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    12de:	b130      	cbz	r0, 12ee <mutex_unlock_platform+0x12>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    12e0:	6843      	ldr	r3, [r0, #4]
    12e2:	b13b      	cbz	r3, 12f4 <mutex_unlock_platform+0x18>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
    12e4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    12e6:	f001 fe33 	bl	2f50 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC3XX_PLATFORM_SUCCESS;
    12ea:	2000      	movs	r0, #0
}
    12ec:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    12ee:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    12f2:	e7fb      	b.n	12ec <mutex_unlock_platform+0x10>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    12f4:	4800      	ldr	r0, [pc, #0]	; (12f8 <mutex_unlock_platform+0x1c>)
    12f6:	e7f9      	b.n	12ec <mutex_unlock_platform+0x10>
    12f8:	ffff8fea 	.word	0xffff8fea

000012fc <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12fc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    12fe:	4604      	mov	r4, r0
    1300:	b918      	cbnz	r0, 130a <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1302:	4b0b      	ldr	r3, [pc, #44]	; (1330 <mutex_free_platform+0x34>)
    1304:	480b      	ldr	r0, [pc, #44]	; (1334 <mutex_free_platform+0x38>)
    1306:	685b      	ldr	r3, [r3, #4]
    1308:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    130a:	6861      	ldr	r1, [r4, #4]
    130c:	b159      	cbz	r1, 1326 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    130e:	f011 0102 	ands.w	r1, r1, #2
    1312:	6820      	ldr	r0, [r4, #0]
    1314:	d008      	beq.n	1328 <mutex_free_platform+0x2c>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
    1316:	4601      	mov	r1, r0
    1318:	4807      	ldr	r0, [pc, #28]	; (1338 <mutex_free_platform+0x3c>)
    131a:	f001 fd77 	bl	2e0c <k_mem_slab_free>
        mutex->mutex = NULL;
    131e:	2300      	movs	r3, #0
    1320:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1322:	2300      	movs	r3, #0
    1324:	6063      	str	r3, [r4, #4]
}
    1326:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1328:	2214      	movs	r2, #20
    132a:	f003 ffd1 	bl	52d0 <memset>
    132e:	e7f8      	b.n	1322 <mutex_free_platform+0x26>
    1330:	200000a0 	.word	0x200000a0
    1334:	00005fb2 	.word	0x00005fb2
    1338:	2000031c 	.word	0x2000031c

0000133c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    133c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    133e:	4604      	mov	r4, r0
    1340:	b918      	cbnz	r0, 134a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1342:	4b14      	ldr	r3, [pc, #80]	; (1394 <mutex_init_platform+0x58>)
    1344:	4814      	ldr	r0, [pc, #80]	; (1398 <mutex_init_platform+0x5c>)
    1346:	685b      	ldr	r3, [r3, #4]
    1348:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    134a:	6863      	ldr	r3, [r4, #4]
    134c:	b9cb      	cbnz	r3, 1382 <mutex_init_platform+0x46>
    134e:	6823      	ldr	r3, [r4, #0]
    1350:	b9bb      	cbnz	r3, 1382 <mutex_init_platform+0x46>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1352:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1356:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    135a:	4621      	mov	r1, r4
    135c:	480f      	ldr	r0, [pc, #60]	; (139c <mutex_init_platform+0x60>)
    135e:	f001 fd23 	bl	2da8 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1362:	b908      	cbnz	r0, 1368 <mutex_init_platform+0x2c>
    1364:	6823      	ldr	r3, [r4, #0]
    1366:	b91b      	cbnz	r3, 1370 <mutex_init_platform+0x34>
            platform_abort_apis.abort_fn(
    1368:	4b0a      	ldr	r3, [pc, #40]	; (1394 <mutex_init_platform+0x58>)
    136a:	480d      	ldr	r0, [pc, #52]	; (13a0 <mutex_init_platform+0x64>)
    136c:	685b      	ldr	r3, [r3, #4]
    136e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1370:	2214      	movs	r2, #20
    1372:	2100      	movs	r1, #0
    1374:	6820      	ldr	r0, [r4, #0]
    1376:	f003 ffab 	bl	52d0 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    137a:	6863      	ldr	r3, [r4, #4]
    137c:	f043 0302 	orr.w	r3, r3, #2
    1380:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1382:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1384:	f004 f8c9 	bl	551a <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1388:	6863      	ldr	r3, [r4, #4]
    138a:	f043 0301 	orr.w	r3, r3, #1
    138e:	6063      	str	r3, [r4, #4]
}
    1390:	bd10      	pop	{r4, pc}
    1392:	bf00      	nop
    1394:	200000a0 	.word	0x200000a0
    1398:	00005fb2 	.word	0x00005fb2
    139c:	2000031c 	.word	0x2000031c
    13a0:	00005fd8 	.word	0x00005fd8

000013a4 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    13a4:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    13a6:	b168      	cbz	r0, 13c4 <mutex_lock_platform+0x20>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    13a8:	6843      	ldr	r3, [r0, #4]
    13aa:	b173      	cbz	r3, 13ca <mutex_lock_platform+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
    13ac:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    13ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    13b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    13b6:	f001 fd53 	bl	2e60 <z_impl_k_mutex_lock>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <mutex_lock_platform+0x2c>)
    if (ret == 0) {
    13bc:	2800      	cmp	r0, #0
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    13be:	bf18      	it	ne
    13c0:	4618      	movne	r0, r3
}
    13c2:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    13c4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    13c8:	e7fb      	b.n	13c2 <mutex_lock_platform+0x1e>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    13ca:	4802      	ldr	r0, [pc, #8]	; (13d4 <mutex_lock_platform+0x30>)
    13cc:	e7f9      	b.n	13c2 <mutex_lock_platform+0x1e>
    13ce:	bf00      	nop
    13d0:	ffff8fe9 	.word	0xffff8fe9
    13d4:	ffff8fea 	.word	0xffff8fea

000013d8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    13d8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    13da:	4906      	ldr	r1, [pc, #24]	; (13f4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    13dc:	2340      	movs	r3, #64	; 0x40
    13de:	2214      	movs	r2, #20
    13e0:	4805      	ldr	r0, [pc, #20]	; (13f8 <nrf_cc3xx_platform_mutex_init+0x20>)
    13e2:	f004 f87f 	bl	54e4 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    13e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    13ea:	4904      	ldr	r1, [pc, #16]	; (13fc <nrf_cc3xx_platform_mutex_init+0x24>)
    13ec:	4804      	ldr	r0, [pc, #16]	; (1400 <nrf_cc3xx_platform_mutex_init+0x28>)
    13ee:	f002 bdef 	b.w	3fd0 <nrf_cc3xx_platform_set_mutexes>
    13f2:	bf00      	nop
    13f4:	20000338 	.word	0x20000338
    13f8:	2000031c 	.word	0x2000031c
    13fc:	00005b24 	.word	0x00005b24
    1400:	00005b14 	.word	0x00005b14

00001404 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1404:	4a09      	ldr	r2, [pc, #36]	; (142c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    1406:	490a      	ldr	r1, [pc, #40]	; (1430 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1408:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    140a:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    140c:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
    140e:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1410:	4908      	ldr	r1, [pc, #32]	; (1434 <arch_swap+0x30>)
    1412:	684b      	ldr	r3, [r1, #4]
    1414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1418:	604b      	str	r3, [r1, #4]
    141a:	2300      	movs	r3, #0
    141c:	f383 8811 	msr	BASEPRI, r3
    1420:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1424:	6893      	ldr	r3, [r2, #8]
}
    1426:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    1428:	4770      	bx	lr
    142a:	bf00      	nop
    142c:	20000888 	.word	0x20000888
    1430:	00005bc4 	.word	0x00005bc4
    1434:	e000ed00 	.word	0xe000ed00

00001438 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1438:	4913      	ldr	r1, [pc, #76]	; (1488 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    143a:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    143c:	f04f 0038 	mov.w	r0, #56	; 0x38
    add r0, r2
    1440:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1442:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1446:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    144a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    144c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1450:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1454:	4f0d      	ldr	r7, [pc, #52]	; (148c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1456:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    145a:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    145c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    145e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1460:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    1462:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1464:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1466:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    146a:	f102 0038 	add.w	r0, r2, #56	; 0x38
    ldmia r0, {v1-v8, ip}
    146e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1472:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    1476:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    147a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    147c:	f003 fe8f 	bl	519e <configure_builtin_stack_guard>
    pop {r2, lr}
    1480:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    1484:	4770      	bx	lr
    1486:	0000      	.short	0x0000
    ldr r1, =_kernel
    1488:	20000888 	.word	0x20000888
    ldr v4, =_SCS_ICSR
    148c:	e000ed04 	.word	0xe000ed04

00001490 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    1490:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1494:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1496:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    149a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    149e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    14a0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    14a4:	2902      	cmp	r1, #2
    beq _oops
    14a6:	d0ff      	beq.n	14a8 <_oops>

000014a8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    14a8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    14aa:	f003 fe7e 	bl	51aa <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    14ae:	bd01      	pop	{r0, pc}

000014b0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    14b0:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    14b2:	2b00      	cmp	r3, #0
    14b4:	db08      	blt.n	14c8 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    14b6:	2201      	movs	r2, #1
    14b8:	f000 001f 	and.w	r0, r0, #31
    14bc:	fa02 f000 	lsl.w	r0, r2, r0
    14c0:	4a02      	ldr	r2, [pc, #8]	; (14cc <arch_irq_enable+0x1c>)
    14c2:	095b      	lsrs	r3, r3, #5
    14c4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    14c8:	4770      	bx	lr
    14ca:	bf00      	nop
    14cc:	e000e100 	.word	0xe000e100

000014d0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    14d0:	4b05      	ldr	r3, [pc, #20]	; (14e8 <arch_irq_is_enabled+0x18>)
    14d2:	0942      	lsrs	r2, r0, #5
    14d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    14d8:	2301      	movs	r3, #1
    14da:	f000 001f 	and.w	r0, r0, #31
    14de:	fa03 f000 	lsl.w	r0, r3, r0
}
    14e2:	4010      	ands	r0, r2
    14e4:	4770      	bx	lr
    14e6:	bf00      	nop
    14e8:	e000e100 	.word	0xe000e100

000014ec <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    14ec:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    14ee:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
    14f0:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    14f4:	bfa8      	it	ge
    14f6:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
    14fa:	ea4f 1141 	mov.w	r1, r1, lsl #5
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    14fe:	bfb8      	it	lt
    1500:	4b05      	ldrlt	r3, [pc, #20]	; (1518 <z_arm_irq_priority_set+0x2c>)
    1502:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1504:	bfab      	itete	ge
    1506:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    150a:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    150e:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1512:	5419      	strblt	r1, [r3, r0]
}
    1514:	4770      	bx	lr
    1516:	bf00      	nop
    1518:	e000ed14 	.word	0xe000ed14

0000151c <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    151c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1520:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    1522:	490b      	ldr	r1, [pc, #44]	; (1550 <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    1524:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    1528:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    152a:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    152e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1532:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    1534:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    1538:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    153c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1540:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1544:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1546:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1548:	6582      	str	r2, [r0, #88]	; 0x58
	thread->arch.basepri = 0;
    154a:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    154c:	4770      	bx	lr
    154e:	bf00      	nop
    1550:	00004d3d 	.word	0x00004d3d

00001554 <arch_switch_to_main_thread>:
#endif
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1554:	b508      	push	{r3, lr}
    1556:	4604      	mov	r4, r0
    1558:	460e      	mov	r6, r1
    155a:	4615      	mov	r5, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    155c:	2300      	movs	r3, #0
    155e:	eee1 3a10 	vmsr	fpscr, r3
	z_arm_configure_static_mpu_regions();
    1562:	f000 fa0d 	bl	1980 <z_arm_configure_static_mpu_regions>
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1566:	4b09      	ldr	r3, [pc, #36]	; (158c <arch_switch_to_main_thread+0x38>)
    1568:	609c      	str	r4, [r3, #8]
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    156a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    156c:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1570:	4628      	mov	r0, r5
    1572:	f386 8809 	msr	PSP, r6
    1576:	2100      	movs	r1, #0
    1578:	b663      	cpsie	if
    157a:	f381 8811 	msr	BASEPRI, r1
    157e:	f3bf 8f6f 	isb	sy
    1582:	2200      	movs	r2, #0
    1584:	2300      	movs	r3, #0
    1586:	f003 fbd9 	bl	4d3c <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    158a:	bf00      	nop
    158c:	20000888 	.word	0x20000888

00001590 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1590:	4901      	ldr	r1, [pc, #4]	; (1598 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1592:	2210      	movs	r2, #16
	str	r2, [r1]
    1594:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1596:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1598:	e000ed10 	.word	0xe000ed10

0000159c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    159c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    159e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    15a0:	f380 8811 	msr	BASEPRI, r0
	isb
    15a4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    15a8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    15ac:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    15ae:	b662      	cpsie	i
	isb
    15b0:	f3bf 8f6f 	isb	sy

	bx	lr
    15b4:	4770      	bx	lr
    15b6:	bf00      	nop

000015b8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    15b8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    15ba:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    15bc:	f381 8811 	msr	BASEPRI, r1

	wfe
    15c0:	bf20      	wfe

	msr	BASEPRI, r0
    15c2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    15c6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    15c8:	4770      	bx	lr
    15ca:	bf00      	nop

000015cc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    15cc:	bf30      	wfi
    b z_SysNmiOnReset
    15ce:	f7ff bffd 	b.w	15cc <z_SysNmiOnReset>
    15d2:	bf00      	nop

000015d4 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    15d4:	4a17      	ldr	r2, [pc, #92]	; (1634 <z_arm_prep_c+0x60>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    15d6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    15d8:	4b17      	ldr	r3, [pc, #92]	; (1638 <z_arm_prep_c+0x64>)
    15da:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    15de:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    15e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    15e4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    15e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    15ec:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    15f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    15f4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    15f8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    15fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    1600:	4a0e      	ldr	r2, [pc, #56]	; (163c <z_arm_prep_c+0x68>)
    1602:	6853      	ldr	r3, [r2, #4]
    1604:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    1608:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    160a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    160e:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    1612:	2300      	movs	r3, #0
    1614:	eee1 3a10 	vmsr	fpscr, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    1618:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    161c:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    1620:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1624:	f001 fad0 	bl	2bc8 <z_bss_zero>
	z_data_copy();
    1628:	f001 fad8 	bl	2bdc <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    162c:	f000 f970 	bl	1910 <z_arm_interrupt_init>
	z_cstart();
    1630:	f001 fb12 	bl	2c58 <z_cstart>
    1634:	00000000 	.word	0x00000000
    1638:	e000ed00 	.word	0xe000ed00
    163c:	e000ef30 	.word	0xe000ef30

00001640 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1640:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1642:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1644:	4a0b      	ldr	r2, [pc, #44]	; (1674 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1646:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    1648:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    164a:	bf1e      	ittt	ne
	movne	r1, #0
    164c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    164e:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    1650:	f003 ff46 	blne	54e0 <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1654:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1656:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    165a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    165e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1662:	4905      	ldr	r1, [pc, #20]	; (1678 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1664:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1666:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1668:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    166a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    166e:	4903      	ldr	r1, [pc, #12]	; (167c <_isr_wrapper+0x3c>)
	bx r1
    1670:	4708      	bx	r1
    1672:	0000      	.short	0x0000
	ldr r2, =_kernel
    1674:	20000888 	.word	0x20000888
	ldr r1, =_sw_isr_table
    1678:	00005790 	.word	0x00005790
	ldr r1, =z_arm_int_exit
    167c:	000018d1 	.word	0x000018d1

00001680 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    1680:	f003 fc42 	bl	4f08 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1684:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1686:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    168a:	4808      	ldr	r0, [pc, #32]	; (16ac <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    168c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1690:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1692:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1696:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    169a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    169c:	4308      	orrs	r0, r1
    msr CONTROL, r0
    169e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    16a2:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    16a6:	f7ff ff95 	bl	15d4 <z_arm_prep_c>
    16aa:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    16ac:	20000e28 	.word	0x20000e28

000016b0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    16b0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    16b4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    16b8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    16ba:	4672      	mov	r2, lr
	bl z_arm_fault
    16bc:	f000 f870 	bl	17a0 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    16c0:	bd01      	pop	{r0, pc}
    16c2:	bf00      	nop

000016c4 <mem_manage_fault.isra.2>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    16c4:	4b0c      	ldr	r3, [pc, #48]	; (16f8 <mem_manage_fault.isra.2+0x34>)
    16c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    16c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    16ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16cc:	0792      	lsls	r2, r2, #30
    16ce:	d508      	bpl.n	16e2 <mem_manage_fault.isra.2+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    16d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    16d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16d4:	0612      	lsls	r2, r2, #24
    16d6:	d504      	bpl.n	16e2 <mem_manage_fault.isra.2+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    16d8:	b118      	cbz	r0, 16e2 <mem_manage_fault.isra.2+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    16da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    16e0:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    16e2:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    16e4:	4b04      	ldr	r3, [pc, #16]	; (16f8 <mem_manage_fault.isra.2+0x34>)
    16e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    16e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    16ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    16ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16ee:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    16f2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    16f4:	7008      	strb	r0, [r1, #0]

	return reason;
}
    16f6:	4770      	bx	lr
    16f8:	e000ed00 	.word	0xe000ed00

000016fc <bus_fault.isra.3>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    16fc:	4b0d      	ldr	r3, [pc, #52]	; (1734 <bus_fault.isra.3+0x38>)
    16fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1702:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1704:	0592      	lsls	r2, r2, #22
    1706:	d508      	bpl.n	171a <bus_fault.isra.3+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1708:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    170a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    170c:	0412      	lsls	r2, r2, #16
    170e:	d504      	bpl.n	171a <bus_fault.isra.3+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    1710:	b118      	cbz	r0, 171a <bus_fault.isra.3+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1714:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1718:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    171a:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    171c:	4b05      	ldr	r3, [pc, #20]	; (1734 <bus_fault.isra.3+0x38>)
    171e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1720:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1722:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1724:	bf58      	it	pl
    1726:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    172a:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    172e:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    1730:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1732:	4770      	bx	lr
    1734:	e000ed00 	.word	0xe000ed00

00001738 <usage_fault.isra.4>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1738:	4b09      	ldr	r3, [pc, #36]	; (1760 <usage_fault.isra.4+0x28>)
    173a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    173c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    173e:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1740:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1742:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1748:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    174a:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    174e:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1752:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
    1756:	bf18      	it	ne
    1758:	2002      	movne	r0, #2
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    175a:	629a      	str	r2, [r3, #40]	; 0x28
}
    175c:	4770      	bx	lr
    175e:	bf00      	nop
    1760:	e000ed00 	.word	0xe000ed00

00001764 <secure_fault.isra.5>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    1764:	4b0d      	ldr	r3, [pc, #52]	; (179c <secure_fault.isra.5+0x38>)
    1766:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    1768:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    176a:	695a      	ldr	r2, [r3, #20]
    176c:	07d0      	lsls	r0, r2, #31
    176e:	d40f      	bmi.n	1790 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    1770:	695a      	ldr	r2, [r3, #20]
    1772:	0791      	lsls	r1, r2, #30
    1774:	d40c      	bmi.n	1790 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    1776:	695a      	ldr	r2, [r3, #20]
    1778:	0752      	lsls	r2, r2, #29
    177a:	d409      	bmi.n	1790 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    177c:	695a      	ldr	r2, [r3, #20]
    177e:	0710      	lsls	r0, r2, #28
    1780:	d406      	bmi.n	1790 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    1782:	695a      	ldr	r2, [r3, #20]
    1784:	06d1      	lsls	r1, r2, #27
    1786:	d403      	bmi.n	1790 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    1788:	695a      	ldr	r2, [r3, #20]
    178a:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    178c:	bf58      	it	pl
    178e:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    1790:	695a      	ldr	r2, [r3, #20]
    1792:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1796:	615a      	str	r2, [r3, #20]
}
    1798:	4770      	bx	lr
    179a:	bf00      	nop
    179c:	e000edd0 	.word	0xe000edd0

000017a0 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    17a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    17a2:	4b41      	ldr	r3, [pc, #260]	; (18a8 <z_arm_fault+0x108>)
{
    17a4:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    17a6:	685b      	ldr	r3, [r3, #4]
    17a8:	2500      	movs	r5, #0
    17aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
    17ae:	f385 8811 	msr	BASEPRI, r5
    17b2:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    17b6:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    17ba:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    17be:	d11e      	bne.n	17fe <z_arm_fault+0x5e>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    17c0:	f012 0401 	ands.w	r4, r2, #1
    17c4:	d01a      	beq.n	17fc <z_arm_fault+0x5c>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    17c6:	0656      	lsls	r6, r2, #25
    17c8:	f002 0408 	and.w	r4, r2, #8
    17cc:	d467      	bmi.n	189e <z_arm_fault+0xfe>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    17ce:	f082 0204 	eor.w	r2, r2, #4
    17d2:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    17d6:	b164      	cbz	r4, 17f2 <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    17d8:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    17dc:	2200      	movs	r2, #0
	switch (fault) {
    17de:	3b03      	subs	r3, #3
	*recoverable = false;
    17e0:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    17e4:	2b04      	cmp	r3, #4
    17e6:	d84b      	bhi.n	1880 <z_arm_fault+0xe0>
    17e8:	e8df f003 	tbb	[pc, r3]
    17ec:	41504c0b 	.word	0x41504c0b
    17f0:	48          	.byte	0x48
    17f1:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    17f2:	f3ef 8688 	mrs	r6, MSP_NS
  return(result);
    17f6:	e7f1      	b.n	17dc <z_arm_fault+0x3c>
			ptr_esf =  (z_arch_esf_t *)psp;
    17f8:	460e      	mov	r6, r1
    17fa:	e7ef      	b.n	17dc <z_arm_fault+0x3c>
	*nested_exc = false;
    17fc:	4625      	mov	r5, r4
		return NULL;
    17fe:	462e      	mov	r6, r5
    1800:	e7ec      	b.n	17dc <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1802:	4b29      	ldr	r3, [pc, #164]	; (18a8 <z_arm_fault+0x108>)
    1804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1806:	0792      	lsls	r2, r2, #30
    1808:	d43a      	bmi.n	1880 <z_arm_fault+0xe0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    180a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    180c:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    1810:	d008      	beq.n	1824 <z_arm_fault+0x84>
		if (SCB_MMFSR != 0) {
    1812:	3328      	adds	r3, #40	; 0x28
    1814:	781b      	ldrb	r3, [r3, #0]
    1816:	b1eb      	cbz	r3, 1854 <z_arm_fault+0xb4>
			reason = mem_manage_fault(esf, 1, recoverable);
    1818:	2001      	movs	r0, #1
    181a:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    181e:	f7ff ff51 	bl	16c4 <mem_manage_fault.isra.2>
    1822:	4604      	mov	r4, r0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1824:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1828:	b993      	cbnz	r3, 1850 <z_arm_fault+0xb0>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    182a:	2220      	movs	r2, #32
    182c:	4631      	mov	r1, r6
    182e:	a802      	add	r0, sp, #8
    1830:	f003 fd24 	bl	527c <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1834:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1836:	b36d      	cbz	r5, 1894 <z_arm_fault+0xf4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1838:	f3c3 0208 	ubfx	r2, r3, #0, #9
    183c:	b922      	cbnz	r2, 1848 <z_arm_fault+0xa8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    183e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1842:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1846:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1848:	a902      	add	r1, sp, #8
    184a:	4620      	mov	r0, r4
    184c:	f003 fcab 	bl	51a6 <z_arm_fatal_error>
}
    1850:	b00b      	add	sp, #44	; 0x2c
    1852:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    1854:	4b15      	ldr	r3, [pc, #84]	; (18ac <z_arm_fault+0x10c>)
    1856:	781b      	ldrb	r3, [r3, #0]
    1858:	b12b      	cbz	r3, 1866 <z_arm_fault+0xc6>
			reason = bus_fault(esf, 1, recoverable);
    185a:	2001      	movs	r0, #1
    185c:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    1860:	f7ff ff4c 	bl	16fc <bus_fault.isra.3>
    1864:	e7dd      	b.n	1822 <z_arm_fault+0x82>
		} else if (SCB_UFSR != 0) {
    1866:	4b12      	ldr	r3, [pc, #72]	; (18b0 <z_arm_fault+0x110>)
    1868:	881f      	ldrh	r7, [r3, #0]
    186a:	b2bf      	uxth	r7, r7
    186c:	b117      	cbz	r7, 1874 <z_arm_fault+0xd4>
		reason = usage_fault(esf);
    186e:	f7ff ff63 	bl	1738 <usage_fault.isra.4>
    1872:	e7d6      	b.n	1822 <z_arm_fault+0x82>
		} else if (SAU->SFSR != 0) {
    1874:	4b0f      	ldr	r3, [pc, #60]	; (18b4 <z_arm_fault+0x114>)
    1876:	695c      	ldr	r4, [r3, #20]
    1878:	2c00      	cmp	r4, #0
    187a:	d0d3      	beq.n	1824 <z_arm_fault+0x84>
		secure_fault(esf);
    187c:	f7ff ff72 	bl	1764 <secure_fault.isra.5>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1880:	2400      	movs	r4, #0
    1882:	e7cf      	b.n	1824 <z_arm_fault+0x84>
		reason = mem_manage_fault(esf, 0, recoverable);
    1884:	f10d 0107 	add.w	r1, sp, #7
    1888:	2000      	movs	r0, #0
    188a:	e7c8      	b.n	181e <z_arm_fault+0x7e>
		reason = bus_fault(esf, 0, recoverable);
    188c:	f10d 0107 	add.w	r1, sp, #7
    1890:	2000      	movs	r0, #0
    1892:	e7e5      	b.n	1860 <z_arm_fault+0xc0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1894:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1898:	f023 0301 	bic.w	r3, r3, #1
    189c:	e7d3      	b.n	1846 <z_arm_fault+0xa6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    189e:	2c00      	cmp	r4, #0
    18a0:	d1aa      	bne.n	17f8 <z_arm_fault+0x58>
			ptr_esf = (z_arch_esf_t *)msp;
    18a2:	4606      	mov	r6, r0
			*nested_exc = true;
    18a4:	2501      	movs	r5, #1
    18a6:	e799      	b.n	17dc <z_arm_fault+0x3c>
    18a8:	e000ed00 	.word	0xe000ed00
    18ac:	e000ed29 	.word	0xe000ed29
    18b0:	e000ed2a 	.word	0xe000ed2a
    18b4:	e000edd0 	.word	0xe000edd0

000018b8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    18b8:	4b04      	ldr	r3, [pc, #16]	; (18cc <z_arm_fault_init+0x14>)
    18ba:	695a      	ldr	r2, [r3, #20]
    18bc:	f042 0210 	orr.w	r2, r2, #16
    18c0:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    18c2:	695a      	ldr	r2, [r3, #20]
    18c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    18c8:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    18ca:	4770      	bx	lr
    18cc:	e000ed00 	.word	0xe000ed00

000018d0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    18d0:	4b04      	ldr	r3, [pc, #16]	; (18e4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    18d2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    18d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
	cmp r0, r1
    18d6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    18d8:	d003      	beq.n	18e2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    18da:	4903      	ldr	r1, [pc, #12]	; (18e8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    18dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    18e0:	600a      	str	r2, [r1, #0]

000018e2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    18e2:	4770      	bx	lr
	ldr r3, =_kernel
    18e4:	20000888 	.word	0x20000888
	ldr r1, =_SCS_ICSR
    18e8:	e000ed04 	.word	0xe000ed04

000018ec <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    18ec:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    18f0:	4905      	ldr	r1, [pc, #20]	; (1908 <sys_arch_reboot+0x1c>)
    18f2:	4b06      	ldr	r3, [pc, #24]	; (190c <sys_arch_reboot+0x20>)
    18f4:	68ca      	ldr	r2, [r1, #12]
    18f6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    18fa:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    18fc:	60cb      	str	r3, [r1, #12]
    18fe:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1902:	bf00      	nop
    1904:	e7fd      	b.n	1902 <sys_arch_reboot+0x16>
    1906:	bf00      	nop
    1908:	e000ed00 	.word	0xe000ed00
    190c:	05fa0004 	.word	0x05fa0004

00001910 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1910:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1912:	2120      	movs	r1, #32
    1914:	4803      	ldr	r0, [pc, #12]	; (1924 <z_arm_interrupt_init+0x14>)
    1916:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1918:	3301      	adds	r3, #1
    191a:	2b41      	cmp	r3, #65	; 0x41
    191c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1920:	d1f9      	bne.n	1916 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1922:	4770      	bx	lr
    1924:	e000e100 	.word	0xe000e100

00001928 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    1928:	b510      	push	{r4, lr}
    192a:	4604      	mov	r4, r0
	z_thread_single_abort(thread);
    192c:	f001 fd10 	bl	3350 <z_thread_single_abort>

	if (_current == thread) {
    1930:	4b11      	ldr	r3, [pc, #68]	; (1978 <z_impl_k_thread_abort+0x50>)
    1932:	689b      	ldr	r3, [r3, #8]
    1934:	42a3      	cmp	r3, r4
    1936:	d107      	bne.n	1948 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1938:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    193c:	b183      	cbz	r3, 1960 <z_impl_k_thread_abort+0x38>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    193e:	4a0f      	ldr	r2, [pc, #60]	; (197c <z_impl_k_thread_abort+0x54>)
    1940:	6853      	ldr	r3, [r2, #4]
    1942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1946:	6053      	str	r3, [r2, #4]
	__asm__ volatile(
    1948:	f04f 0320 	mov.w	r3, #32
    194c:	f3ef 8011 	mrs	r0, BASEPRI
    1950:	f383 8811 	msr	BASEPRI, r3
    1954:	f3bf 8f6f 	isb	sy
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_unlocked();
}
    1958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	(void) z_pend_curr_irqlock(arch_irq_lock(), wait_q, timeout);
}

static inline void z_reschedule_unlocked(void)
{
	(void) z_reschedule_irqlock(arch_irq_lock());
    195c:	f003 bde4 	b.w	5528 <z_reschedule_irqlock>
    1960:	f04f 0320 	mov.w	r3, #32
    1964:	f3ef 8011 	mrs	r0, BASEPRI
    1968:	f383 8811 	msr	BASEPRI, r3
    196c:	f3bf 8f6f 	isb	sy

static inline int z_swap_irqlock(unsigned int key)
{
	int ret;
	z_check_stack_sentinel();
	ret = arch_swap(key);
    1970:	f7ff fd48 	bl	1404 <arch_swap>
	return ret;
    1974:	e7e8      	b.n	1948 <z_impl_k_thread_abort+0x20>
    1976:	bf00      	nop
    1978:	20000888 	.word	0x20000888
    197c:	e000ed00 	.word	0xe000ed00

00001980 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1980:	b510      	push	{r4, lr}
		.size = (uint32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    1982:	4b0e      	ldr	r3, [pc, #56]	; (19bc <z_arm_configure_static_mpu_regions+0x3c>)
{
    1984:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    1986:	9302      	str	r3, [sp, #8]
    1988:	4b0d      	ldr	r3, [pc, #52]	; (19c0 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    198a:	4c0e      	ldr	r4, [pc, #56]	; (19c4 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    198c:	9303      	str	r3, [sp, #12]
    198e:	4b0e      	ldr	r3, [pc, #56]	; (19c8 <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1990:	4a0e      	ldr	r2, [pc, #56]	; (19cc <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    1992:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    1994:	ab02      	add	r3, sp, #8
    1996:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1998:	a801      	add	r0, sp, #4
    199a:	4623      	mov	r3, r4
    199c:	2101      	movs	r1, #1
    199e:	f000 f903 	bl	1ba8 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    19a2:	2300      	movs	r3, #0
    19a4:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    19a6:	4b0a      	ldr	r3, [pc, #40]	; (19d0 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    19a8:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    19aa:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    19ac:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    19ae:	9305      	str	r3, [sp, #20]
    19b0:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    19b2:	f000 f903 	bl	1bbc <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    19b6:	b008      	add	sp, #32
    19b8:	bd10      	pop	{r4, pc}
    19ba:	bf00      	nop
    19bc:	20000000 	.word	0x20000000
    19c0:	00000000 	.word	0x00000000
    19c4:	20010000 	.word	0x20010000
    19c8:	00010006 	.word	0x00010006
    19cc:	20000000 	.word	0x20000000
    19d0:	200001a0 	.word	0x200001a0

000019d4 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    19d4:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    19d6:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    19d8:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    19da:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    19de:	f004 031f 	and.w	r3, r4, #31
    19e2:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    19e4:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    19e6:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    19e8:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    19ec:	4904      	ldr	r1, [pc, #16]	; (1a00 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    19ee:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    19f2:	f043 0301 	orr.w	r3, r3, #1
    19f6:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    19f8:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    19fa:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    19fc:	bd10      	pop	{r4, pc}
    19fe:	bf00      	nop
    1a00:	e000ed90 	.word	0xe000ed90

00001a04 <mpu_configure_regions_and_partition.constprop.1>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a08:	4680      	mov	r8, r0
    1a0a:	4689      	mov	r9, r1
    1a0c:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1a0e:	2700      	movs	r7, #0
	MPU->RNR = index;
    1a10:	4d48      	ldr	r5, [pc, #288]	; (1b34 <mpu_configure_regions_and_partition.constprop.1+0x130>)
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1a12:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    1a14:	454f      	cmp	r7, r9
    1a16:	da07      	bge.n	1a28 <mpu_configure_regions_and_partition.constprop.1+0x24>
		if (regions[i]->size == 0U) {
    1a18:	f858 3027 	ldr.w	r3, [r8, r7, lsl #2]
    1a1c:	685e      	ldr	r6, [r3, #4]
    1a1e:	b3c6      	cbz	r6, 1a92 <mpu_configure_regions_and_partition.constprop.1+0x8e>
		&&
    1a20:	2e1f      	cmp	r6, #31
    1a22:	d805      	bhi.n	1a30 <mpu_configure_regions_and_partition.constprop.1+0x2c>

			reg_index =
				mpu_configure_region(reg_index, regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    1a24:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    1a28:	4620      	mov	r0, r4
    1a2a:	b005      	add	sp, #20
    1a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    1a30:	06f2      	lsls	r2, r6, #27
    1a32:	d1f7      	bne.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
		((part->start &
    1a34:	f8d3 a000 	ldr.w	sl, [r3]
		&&
    1a38:	f01a 0f1f 	tst.w	sl, #31
    1a3c:	d1f2      	bne.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1a3e:	4650      	mov	r0, sl
    1a40:	f003 fbe0 	bl	5204 <arm_cmse_mpu_region_get>
    1a44:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1a46:	eb06 000a 	add.w	r0, r6, sl
    1a4a:	3801      	subs	r0, #1
    1a4c:	f003 fbda 	bl	5204 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1a50:	4583      	cmp	fp, r0
    1a52:	d1e7      	bne.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
		if ((u_reg_index == -EINVAL) ||
    1a54:	f11b 0f16 	cmn.w	fp, #22
    1a58:	d0e4      	beq.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
			(u_reg_index > (reg_index - 1))) {
    1a5a:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    1a5c:	455b      	cmp	r3, fp
    1a5e:	dbe1      	blt.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
	MPU->RNR = index;
    1a60:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1a64:	68e8      	ldr	r0, [r5, #12]
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1a66:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
	MPU->RNR = index;
    1a6a:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1a6e:	692e      	ldr	r6, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1a70:	f020 001f 	bic.w	r0, r0, #31
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1a74:	e9d1 3200 	ldrd	r3, r2, [r1]
    1a78:	441a      	add	r2, r3
		if ((regions[i]->start == u_reg_base) &&
    1a7a:	4298      	cmp	r0, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1a7c:	f046 061f 	orr.w	r6, r6, #31
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1a80:	f102 3aff 	add.w	sl, r2, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    1a84:	d118      	bne.n	1ab8 <mpu_configure_regions_and_partition.constprop.1+0xb4>
    1a86:	4556      	cmp	r6, sl
    1a88:	d105      	bne.n	1a96 <mpu_configure_regions_and_partition.constprop.1+0x92>
			mpu_configure_region(u_reg_index, regions[i]);
    1a8a:	fa5f f08b 	uxtb.w	r0, fp
    1a8e:	f003 fb97 	bl	51c0 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    1a92:	3701      	adds	r7, #1
    1a94:	e7be      	b.n	1a14 <mpu_configure_regions_and_partition.constprop.1+0x10>
	MPU->RNR = index;
    1a96:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1a9a:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    1a9c:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1aa0:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    1aa4:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1aa6:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    1aa8:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    1aaa:	f003 fb89 	bl	51c0 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1aae:	f110 0f16 	cmn.w	r0, #22
    1ab2:	d0b7      	beq.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
			reg_index++;
    1ab4:	1c44      	adds	r4, r0, #1
    1ab6:	e7ec      	b.n	1a92 <mpu_configure_regions_and_partition.constprop.1+0x8e>
	MPU->RNR = index;
    1ab8:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1abc:	692a      	ldr	r2, [r5, #16]
    1abe:	3b01      	subs	r3, #1
    1ac0:	f023 031f 	bic.w	r3, r3, #31
    1ac4:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    1ac8:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    1aca:	4556      	cmp	r6, sl
    1acc:	b2e0      	uxtb	r0, r4
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1ace:	612b      	str	r3, [r5, #16]
		} else if (reg_last == u_reg_last) {
    1ad0:	d0eb      	beq.n	1aaa <mpu_configure_regions_and_partition.constprop.1+0xa6>
				mpu_configure_region(reg_index, regions[i]);
    1ad2:	f003 fb75 	bl	51c0 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1ad6:	f110 0f16 	cmn.w	r0, #22
    1ada:	d0a3      	beq.n	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
	MPU->RNR = index;
    1adc:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    1ae0:	68ea      	ldr	r2, [r5, #12]
    1ae2:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    1ae6:	3e01      	subs	r6, #1
	attr->rbar = MPU->RBAR &
    1ae8:	f362 0304 	bfi	r3, r2, #0, #5
    1aec:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1af0:	692b      	ldr	r3, [r5, #16]
    1af2:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1af6:	085b      	lsrs	r3, r3, #1
    1af8:	f363 1247 	bfi	r2, r3, #5, #3
    1afc:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i]->start +
    1b00:	f858 2027 	ldr.w	r2, [r8, r7, lsl #2]
			reg_index++;
    1b04:	3001      	adds	r0, #1
			fill_region.base = regions[i]->start +
    1b06:	e9d2 3200 	ldrd	r3, r2, [r2]
    1b0a:	4413      	add	r3, r2
    1b0c:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i]->start +
    1b0e:	f023 031f 	bic.w	r3, r3, #31
    1b12:	441e      	add	r6, r3
    1b14:	eba6 060a 	sub.w	r6, r6, sl
    1b18:	b2c4      	uxtb	r4, r0
    1b1a:	f026 061f 	bic.w	r6, r6, #31

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    1b1e:	2c0f      	cmp	r4, #15
			fill_region.attr.r_limit =
    1b20:	9603      	str	r6, [sp, #12]
    1b22:	f63f af7f 	bhi.w	1a24 <mpu_configure_regions_and_partition.constprop.1+0x20>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    1b26:	4620      	mov	r0, r4
    1b28:	4669      	mov	r1, sp
    1b2a:	f7ff ff53 	bl	19d4 <region_init>
			reg_index++;
    1b2e:	3401      	adds	r4, #1
    1b30:	e7af      	b.n	1a92 <mpu_configure_regions_and_partition.constprop.1+0x8e>
    1b32:	bf00      	nop
    1b34:	e000ed90 	.word	0xe000ed90

00001b38 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1b38:	2205      	movs	r2, #5
    1b3a:	4b03      	ldr	r3, [pc, #12]	; (1b48 <arm_core_mpu_enable+0x10>)
    1b3c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1b3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b42:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1b46:	4770      	bx	lr
    1b48:	e000ed90 	.word	0xe000ed90

00001b4c <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1b4c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1b50:	2200      	movs	r2, #0
    1b52:	4b01      	ldr	r3, [pc, #4]	; (1b58 <arm_core_mpu_disable+0xc>)
    1b54:	605a      	str	r2, [r3, #4]
}
    1b56:	4770      	bx	lr
    1b58:	e000ed90 	.word	0xe000ed90

00001b5c <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(const struct device *arg)
{
    1b5c:	b570      	push	{r4, r5, r6, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1b5e:	4d0e      	ldr	r5, [pc, #56]	; (1b98 <arm_mpu_init+0x3c>)
    1b60:	682e      	ldr	r6, [r5, #0]
    1b62:	2e10      	cmp	r6, #16
    1b64:	d815      	bhi.n	1b92 <arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b66:	2400      	movs	r4, #0
	arm_core_mpu_disable();
    1b68:	f7ff fff0 	bl	1b4c <arm_core_mpu_disable>
	MPU->MAIR0 =
    1b6c:	4b0b      	ldr	r3, [pc, #44]	; (1b9c <arm_mpu_init+0x40>)
    1b6e:	4a0c      	ldr	r2, [pc, #48]	; (1ba0 <arm_mpu_init+0x44>)
    1b70:	631a      	str	r2, [r3, #48]	; 0x30
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b72:	42a6      	cmp	r6, r4
    1b74:	d105      	bne.n	1b82 <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1b76:	4b0b      	ldr	r3, [pc, #44]	; (1ba4 <arm_mpu_init+0x48>)
    1b78:	701e      	strb	r6, [r3, #0]


	arm_core_mpu_enable();
    1b7a:	f7ff ffdd 	bl	1b38 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    1b7e:	2000      	movs	r0, #0
}
    1b80:	bd70      	pop	{r4, r5, r6, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1b82:	6869      	ldr	r1, [r5, #4]
    1b84:	4620      	mov	r0, r4
    1b86:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    1b8a:	f7ff ff23 	bl	19d4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b8e:	3401      	adds	r4, #1
    1b90:	e7ef      	b.n	1b72 <arm_mpu_init+0x16>
		return -1;
    1b92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1b96:	e7f3      	b.n	1b80 <arm_mpu_init+0x24>
    1b98:	00005b38 	.word	0x00005b38
    1b9c:	e000ed90 	.word	0xe000ed90
    1ba0:	0044ffaa 	.word	0x0044ffaa
    1ba4:	200008e4 	.word	0x200008e4

00001ba8 <arm_core_mpu_configure_static_mpu_regions>:
{
    1ba8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1baa:	4c03      	ldr	r4, [pc, #12]	; (1bb8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1bac:	7822      	ldrb	r2, [r4, #0]
    1bae:	f7ff ff29 	bl	1a04 <mpu_configure_regions_and_partition.constprop.1>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1bb2:	7020      	strb	r0, [r4, #0]
}
    1bb4:	bd10      	pop	{r4, pc}
    1bb6:	bf00      	nop
    1bb8:	200008e4 	.word	0x200008e4

00001bbc <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    1bbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1bc0:	4c25      	ldr	r4, [pc, #148]	; (1c58 <arm_core_mpu_mark_areas_for_dynamic_regions+0x9c>)
    1bc2:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1bc4:	4680      	mov	r8, r0
    1bc6:	2700      	movs	r7, #0
    1bc8:	46a1      	mov	r9, r4
	attr->rbar = MPU->RBAR &
    1bca:	f04f 0b14 	mov.w	fp, #20
	MPU->RNR = index;
    1bce:	4d23      	ldr	r5, [pc, #140]	; (1c5c <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1bd0:	4557      	cmp	r7, sl
    1bd2:	da1a      	bge.n	1c0a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1bd4:	f8d8 3004 	ldr.w	r3, [r8, #4]
    1bd8:	9301      	str	r3, [sp, #4]
    1bda:	2b00      	cmp	r3, #0
    1bdc:	d036      	beq.n	1c4c <arm_core_mpu_mark_areas_for_dynamic_regions+0x90>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1bde:	f8d8 1000 	ldr.w	r1, [r8]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1be2:	4608      	mov	r0, r1
    1be4:	9100      	str	r1, [sp, #0]
    1be6:	f003 fb0d 	bl	5204 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1bea:	e9dd 1300 	ldrd	r1, r3, [sp]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1bee:	4606      	mov	r6, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1bf0:	1858      	adds	r0, r3, r1
    1bf2:	3801      	subs	r0, #1
    1bf4:	f003 fb06 	bl	5204 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1bf8:	4286      	cmp	r6, r0
    1bfa:	4a19      	ldr	r2, [pc, #100]	; (1c60 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
    1bfc:	d008      	beq.n	1c10 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    1bfe:	2314      	movs	r3, #20
    1c00:	435f      	muls	r7, r3
    1c02:	f06f 0315 	mvn.w	r3, #21
    1c06:	f849 3007 	str.w	r3, [r9, r7]
}
    1c0a:	b003      	add	sp, #12
    1c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1c10:	f116 0f16 	cmn.w	r6, #22
		dyn_reg_info[i].index =
    1c14:	6026      	str	r6, [r4, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    1c16:	d0f8      	beq.n	1c0a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1c18:	7813      	ldrb	r3, [r2, #0]
    1c1a:	42b3      	cmp	r3, r6
    1c1c:	ddf5      	ble.n	1c0a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    1c1e:	fb0b 9307 	mla	r3, fp, r7, r9
	MPU->RNR = index;
    1c22:	60ae      	str	r6, [r5, #8]
	MPU->RNR = index;
    1c24:	60ae      	str	r6, [r5, #8]
	attr->rbar = MPU->RBAR &
    1c26:	68e8      	ldr	r0, [r5, #12]
    1c28:	7b19      	ldrb	r1, [r3, #12]
    1c2a:	f360 0104 	bfi	r1, r0, #0, #5
    1c2e:	7319      	strb	r1, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1c30:	6929      	ldr	r1, [r5, #16]
    1c32:	7b18      	ldrb	r0, [r3, #12]
    1c34:	0849      	lsrs	r1, r1, #1
    1c36:	f361 1047 	bfi	r0, r1, #5, #3
    1c3a:	7318      	strb	r0, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    1c3c:	68eb      	ldr	r3, [r5, #12]
    1c3e:	f023 031f 	bic.w	r3, r3, #31
    1c42:	6063      	str	r3, [r4, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    1c44:	692b      	ldr	r3, [r5, #16]
    1c46:	f023 031f 	bic.w	r3, r3, #31
    1c4a:	6123      	str	r3, [r4, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1c4c:	3701      	adds	r7, #1
    1c4e:	3414      	adds	r4, #20
    1c50:	f108 080c 	add.w	r8, r8, #12
    1c54:	e7bc      	b.n	1bd0 <arm_core_mpu_mark_areas_for_dynamic_regions+0x14>
    1c56:	bf00      	nop
    1c58:	20000838 	.word	0x20000838
    1c5c:	e000ed90 	.word	0xe000ed90
    1c60:	200008e4 	.word	0x200008e4

00001c64 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    1c64:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    1c66:	4b0c      	ldr	r3, [pc, #48]	; (1c98 <tz_nonsecure_state_setup+0x34>)
    1c68:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    1c6a:	6803      	ldr	r3, [r0, #0]
    1c6c:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    1c70:	6843      	ldr	r3, [r0, #4]
    1c72:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    1c76:	7b02      	ldrb	r2, [r0, #12]
    1c78:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    1c7c:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    1c80:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    1c84:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    1c86:	bf48      	it	mi
    1c88:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    1c8c:	b109      	cbz	r1, 1c92 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    1c8e:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    1c92:	f383 8894 	msr	CONTROL_NS, r3
}
    1c96:	4770      	bx	lr
    1c98:	e002ed00 	.word	0xe002ed00

00001c9c <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1c9c:	4a08      	ldr	r2, [pc, #32]	; (1cc0 <tz_nbanked_exception_target_state_set+0x24>)
    1c9e:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    1ca0:	b148      	cbz	r0, 1cb6 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    1ca2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1ca6:	041b      	lsls	r3, r3, #16
    1ca8:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1caa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1cae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1cb2:	60d3      	str	r3, [r2, #12]
}
    1cb4:	4770      	bx	lr
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1cb6:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    1cb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1cbc:	e7f5      	b.n	1caa <tz_nbanked_exception_target_state_set+0xe>
    1cbe:	bf00      	nop
    1cc0:	e000ed00 	.word	0xe000ed00

00001cc4 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1cc4:	4a08      	ldr	r2, [pc, #32]	; (1ce8 <tz_nonsecure_exception_prio_config+0x24>)
    1cc6:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    1cc8:	b140      	cbz	r0, 1cdc <tz_nonsecure_exception_prio_config+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1cca:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    1ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1cd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1cd8:	60d3      	str	r3, [r2, #12]
}
    1cda:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    1cdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    1ce0:	041b      	lsls	r3, r3, #16
    1ce2:	0c1b      	lsrs	r3, r3, #16
    1ce4:	e7f4      	b.n	1cd0 <tz_nonsecure_exception_prio_config+0xc>
    1ce6:	bf00      	nop
    1ce8:	e000ed00 	.word	0xe000ed00

00001cec <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1cec:	4a08      	ldr	r2, [pc, #32]	; (1d10 <tz_nonsecure_system_reset_req_block+0x24>)
    1cee:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    1cf0:	b140      	cbz	r0, 1d04 <tz_nonsecure_system_reset_req_block+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1cf2:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    1cf4:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    1d00:	60d3      	str	r3, [r2, #12]
}
    1d02:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    1d04:	f023 0308 	bic.w	r3, r3, #8
    1d08:	041b      	lsls	r3, r3, #16
    1d0a:	0c1b      	lsrs	r3, r3, #16
    1d0c:	e7f4      	b.n	1cf8 <tz_nonsecure_system_reset_req_block+0xc>
    1d0e:	bf00      	nop
    1d10:	e000ed00 	.word	0xe000ed00

00001d14 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    1d14:	4a03      	ldr	r2, [pc, #12]	; (1d24 <tz_nonsecure_fpu_access_enable+0x10>)
    1d16:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    1d1a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    1d1e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    1d22:	4770      	bx	lr
    1d24:	e000ed00 	.word	0xe000ed00

00001d28 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    1d28:	4b08      	ldr	r3, [pc, #32]	; (1d4c <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    1d2a:	681a      	ldr	r2, [r3, #0]
    1d2c:	b118      	cbz	r0, 1d36 <tz_sau_configure+0xe>
    1d2e:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1d32:	601a      	str	r2, [r3, #0]
		}
	}
}
    1d34:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    1d36:	f022 0201 	bic.w	r2, r2, #1
    1d3a:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1d3c:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    1d3e:	b111      	cbz	r1, 1d46 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1d40:	f042 0202 	orr.w	r2, r2, #2
    1d44:	e7f5      	b.n	1d32 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1d46:	f022 0202 	bic.w	r2, r2, #2
    1d4a:	e7f2      	b.n	1d32 <tz_sau_configure+0xa>
    1d4c:	e000edd0 	.word	0xe000edd0

00001d50 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1d50:	4b01      	ldr	r3, [pc, #4]	; (1d58 <__stdout_hook_install+0x8>)
    1d52:	6018      	str	r0, [r3, #0]
}
    1d54:	4770      	bx	lr
    1d56:	bf00      	nop
    1d58:	20000024 	.word	0x20000024

00001d5c <thingy91_board_init>:

	return 0;
}

static int thingy91_board_init(const struct device *dev)
{
    1d5c:	b508      	push	{r3, lr}
	err = adp536x_init(ADP536X_I2C_DEV_NAME);
    1d5e:	4812      	ldr	r0, [pc, #72]	; (1da8 <thingy91_board_init+0x4c>)
    1d60:	f7ff f862 	bl	e28 <adp536x_init>
	if (err) {
    1d64:	b9f0      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_buck_1v8_set();
    1d66:	f003 f984 	bl	5072 <adp536x_buck_1v8_set>
	if (err) {
    1d6a:	b9d8      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_buckbst_3v3_set();
    1d6c:	f003 f98d 	bl	508a <adp536x_buckbst_3v3_set>
	if (err) {
    1d70:	b9c0      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_buckbst_enable(true);
    1d72:	2001      	movs	r0, #1
    1d74:	f003 f98e 	bl	5094 <adp536x_buckbst_enable>
	if (err) {
    1d78:	b9a0      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_buck_discharge_set(true);
    1d7a:	2001      	movs	r0, #1
    1d7c:	f003 f97e 	bl	507c <adp536x_buck_discharge_set>
	if (err) {
    1d80:	b980      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_vbus_current_set(ADP536X_VBUS_ILIM_500mA);
    1d82:	2007      	movs	r0, #7
    1d84:	f003 f963 	bl	504e <adp536x_vbus_current_set>
	if (err) {
    1d88:	b960      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_charger_current_set(ADP536X_CHG_CURRENT_320mA);
    1d8a:	201f      	movs	r0, #31
    1d8c:	f003 f959 	bl	5042 <adp536x_charger_current_set>
	if (err) {
    1d90:	b940      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
	err = adp536x_oc_chg_current_set(ADP536X_OC_CHG_THRESHOLD_400mA);
    1d92:	2007      	movs	r0, #7
    1d94:	f003 f966 	bl	5064 <adp536x_oc_chg_current_set>
	if (err) {
    1d98:	b920      	cbnz	r0, 1da4 <thingy91_board_init+0x48>
		LOG_ERR("power_mgmt_init failed with error: %d", err);
		return err;
	}

	return 0;
}
    1d9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	err = adp536x_charging_enable(true);
    1d9e:	2001      	movs	r0, #1
    1da0:	f003 b95b 	b.w	505a <adp536x_charging_enable>
}
    1da4:	bd08      	pop	{r3, pc}
    1da6:	bf00      	nop
    1da8:	00006014 	.word	0x00006014

00001dac <twim_2_init>:
#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
#endif

#ifdef CONFIG_I2C_2_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(2);
    1dac:	b510      	push	{r4, lr}
    1dae:	4604      	mov	r4, r0
    1db0:	2200      	movs	r2, #0
    1db2:	2101      	movs	r1, #1
    1db4:	200a      	movs	r0, #10
    1db6:	f7ff fb99 	bl	14ec <z_arm_irq_priority_set>
	nrfx_err_t result = nrfx_twim_init(&get_dev_config(dev)->twim,
    1dba:	6860      	ldr	r0, [r4, #4]
    1dbc:	68e3      	ldr	r3, [r4, #12]
    1dbe:	4a06      	ldr	r2, [pc, #24]	; (1dd8 <twim_2_init+0x2c>)
    1dc0:	f100 0108 	add.w	r1, r0, #8
    1dc4:	f000 fbd6 	bl	2574 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
    1dc8:	4b04      	ldr	r3, [pc, #16]	; (1ddc <twim_2_init+0x30>)
    1dca:	4298      	cmp	r0, r3
I2C_NRFX_TWIM_DEVICE(2);
    1dcc:	bf14      	ite	ne
    1dce:	f06f 000f 	mvnne.w	r0, #15
    1dd2:	2000      	moveq	r0, #0
    1dd4:	bd10      	pop	{r4, pc}
    1dd6:	bf00      	nop
    1dd8:	00001de1 	.word	0x00001de1
    1ddc:	0bad0000 	.word	0x0bad0000

00001de0 <event_handler>:
	switch (p_event->type) {
    1de0:	7803      	ldrb	r3, [r0, #0]
    1de2:	2b01      	cmp	r3, #1
    1de4:	d00a      	beq.n	1dfc <event_handler+0x1c>
    1de6:	b11b      	cbz	r3, 1df0 <event_handler+0x10>
    1de8:	2b02      	cmp	r3, #2
    1dea:	d009      	beq.n	1e00 <event_handler+0x20>
		dev_data->res = NRFX_ERROR_INTERNAL;
    1dec:	4b05      	ldr	r3, [pc, #20]	; (1e04 <event_handler+0x24>)
    1dee:	e000      	b.n	1df2 <event_handler+0x12>
		dev_data->res = NRFX_SUCCESS;
    1df0:	4b05      	ldr	r3, [pc, #20]	; (1e08 <event_handler+0x28>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    1df2:	620b      	str	r3, [r1, #32]
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1df4:	f101 0010 	add.w	r0, r1, #16
    1df8:	f001 bc4c 	b.w	3694 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    1dfc:	4b03      	ldr	r3, [pc, #12]	; (1e0c <event_handler+0x2c>)
    1dfe:	e7f8      	b.n	1df2 <event_handler+0x12>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    1e00:	4b03      	ldr	r3, [pc, #12]	; (1e10 <event_handler+0x30>)
    1e02:	e7f6      	b.n	1df2 <event_handler+0x12>
    1e04:	0bad0001 	.word	0x0bad0001
    1e08:	0bad0000 	.word	0x0bad0000
    1e0c:	0bae0001 	.word	0x0bae0001
    1e10:	0bae0002 	.word	0x0bae0002

00001e14 <i2c_nrfx_twim_transfer>:
{
    1e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e18:	461d      	mov	r5, r3
	uint8_t *concat_buf = get_dev_data(dev)->concat_buf;
    1e1a:	68c4      	ldr	r4, [r0, #12]
{
    1e1c:	b089      	sub	sp, #36	; 0x24
	uint16_t concat_buf_size = get_dev_data(dev)->concat_buf_size;
    1e1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
{
    1e20:	4606      	mov	r6, r0
    1e22:	468a      	mov	sl, r1
    1e24:	4691      	mov	r9, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    1e26:	2100      	movs	r1, #0
    1e28:	2214      	movs	r2, #20
    1e2a:	a803      	add	r0, sp, #12
	uint8_t *concat_buf = get_dev_data(dev)->concat_buf;
    1e2c:	f8d4 802c 	ldr.w	r8, [r4, #44]	; 0x2c
	uint16_t concat_buf_size = get_dev_data(dev)->concat_buf_size;
    1e30:	9300      	str	r3, [sp, #0]
	nrfx_twim_xfer_desc_t cur_xfer = {
    1e32:	f003 fa4d 	bl	52d0 <memset>
    1e36:	f88d 500d 	strb.w	r5, [sp, #13]
	return z_impl_k_sem_take(sem, timeout);
    1e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1e3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1e42:	4620      	mov	r0, r4
    1e44:	f001 fc46 	bl	36d4 <z_impl_k_sem_take>
	k_sem_take(&(get_dev_data(dev)->completion_sync), K_NO_WAIT);
    1e48:	68f0      	ldr	r0, [r6, #12]
    1e4a:	3010      	adds	r0, #16
	for (size_t i = 0; i < num_msgs; i++) {
    1e4c:	2700      	movs	r7, #0
    1e4e:	2200      	movs	r2, #0
    1e50:	2300      	movs	r3, #0
    1e52:	f001 fc3f 	bl	36d4 <z_impl_k_sem_take>
	nrfx_twim_enable(&get_dev_config(dev)->twim);
    1e56:	6870      	ldr	r0, [r6, #4]
    1e58:	f000 fbd2 	bl	2600 <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    1e5c:	4655      	mov	r5, sl
	uint32_t concat_len = 0;
    1e5e:	463c      	mov	r4, r7
		if (res != NRFX_SUCCESS) {
    1e60:	f8df b114 	ldr.w	fp, [pc, #276]	; 1f78 <i2c_nrfx_twim_transfer+0x164>
	for (size_t i = 0; i < num_msgs; i++) {
    1e64:	454f      	cmp	r7, r9
    1e66:	d301      	bcc.n	1e6c <i2c_nrfx_twim_transfer+0x58>
    1e68:	2400      	movs	r4, #0
    1e6a:	e02e      	b.n	1eca <i2c_nrfx_twim_transfer+0xb6>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    1e6c:	7a29      	ldrb	r1, [r5, #8]
    1e6e:	070b      	lsls	r3, r1, #28
    1e70:	d477      	bmi.n	1f62 <i2c_nrfx_twim_transfer+0x14e>
			&& ((msgs[i].flags & I2C_MSG_READ)
    1e72:	9b00      	ldr	r3, [sp, #0]
    1e74:	b16b      	cbz	r3, 1e92 <i2c_nrfx_twim_transfer+0x7e>
			&& ((i + 1) < num_msgs)
    1e76:	1c7b      	adds	r3, r7, #1
    1e78:	4599      	cmp	r9, r3
    1e7a:	d90a      	bls.n	1e92 <i2c_nrfx_twim_transfer+0x7e>
			&& !(msgs[i].flags & I2C_MSG_STOP)
    1e7c:	0788      	lsls	r0, r1, #30
    1e7e:	d408      	bmi.n	1e92 <i2c_nrfx_twim_transfer+0x7e>
			&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    1e80:	7d2b      	ldrb	r3, [r5, #20]
			    == (msgs[i + 1].flags & I2C_MSG_READ));
    1e82:	ea81 0203 	eor.w	r2, r1, r3
			&& ((msgs[i].flags & I2C_MSG_READ)
    1e86:	f002 0201 	and.w	r2, r2, #1
    1e8a:	f003 0304 	and.w	r3, r3, #4
    1e8e:	4313      	orrs	r3, r2
    1e90:	d025      	beq.n	1ede <i2c_nrfx_twim_transfer+0xca>
		if (concat_next || (concat_len != 0)) {
    1e92:	2c00      	cmp	r4, #0
    1e94:	d13c      	bne.n	1f10 <i2c_nrfx_twim_transfer+0xfc>
			cur_xfer.p_primary_buf = msgs[i].buf;
    1e96:	2400      	movs	r4, #0
    1e98:	682b      	ldr	r3, [r5, #0]
    1e9a:	9306      	str	r3, [sp, #24]
			cur_xfer.primary_length = msgs[i].len;
    1e9c:	686b      	ldr	r3, [r5, #4]
    1e9e:	9304      	str	r3, [sp, #16]
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    1ea0:	7a2b      	ldrb	r3, [r5, #8]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1ea2:	a903      	add	r1, sp, #12
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    1ea4:	f003 0201 	and.w	r2, r3, #1
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1ea8:	f013 0f02 	tst.w	r3, #2
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    1eac:	f88d 200c 	strb.w	r2, [sp, #12]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1eb0:	6870      	ldr	r0, [r6, #4]
    1eb2:	bf0c      	ite	eq
    1eb4:	2220      	moveq	r2, #32
    1eb6:	2200      	movne	r2, #0
    1eb8:	f000 fbce 	bl	2658 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    1ebc:	4558      	cmp	r0, fp
    1ebe:	d029      	beq.n	1f14 <i2c_nrfx_twim_transfer+0x100>
			if (res == NRFX_ERROR_BUSY) {
    1ec0:	4b2c      	ldr	r3, [pc, #176]	; (1f74 <i2c_nrfx_twim_transfer+0x160>)
    1ec2:	4298      	cmp	r0, r3
    1ec4:	d053      	beq.n	1f6e <i2c_nrfx_twim_transfer+0x15a>
				ret = -EIO;
    1ec6:	f06f 0404 	mvn.w	r4, #4
	nrfx_twim_disable(&get_dev_config(dev)->twim);
    1eca:	6870      	ldr	r0, [r6, #4]
    1ecc:	f000 fba8 	bl	2620 <nrfx_twim_disable>
	k_sem_give(&(get_dev_data(dev)->transfer_sync));
    1ed0:	68f0      	ldr	r0, [r6, #12]
	z_impl_k_sem_give(sem);
    1ed2:	f001 fbdf 	bl	3694 <z_impl_k_sem_give>
}
    1ed6:	4620      	mov	r0, r4
    1ed8:	b009      	add	sp, #36	; 0x24
    1eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& ((msgs[i].flags & I2C_MSG_READ)
    1ede:	2301      	movs	r3, #1
			if ((concat_len + msgs[i].len) > concat_buf_size) {
    1ee0:	686a      	ldr	r2, [r5, #4]
    1ee2:	9800      	ldr	r0, [sp, #0]
    1ee4:	eb02 0c04 	add.w	ip, r2, r4
    1ee8:	4584      	cmp	ip, r0
    1eea:	d83d      	bhi.n	1f68 <i2c_nrfx_twim_transfer+0x154>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    1eec:	07c9      	lsls	r1, r1, #31
    1eee:	d406      	bmi.n	1efe <i2c_nrfx_twim_transfer+0xea>
				memcpy(concat_buf + concat_len,
    1ef0:	6829      	ldr	r1, [r5, #0]
    1ef2:	eb08 0004 	add.w	r0, r8, r4
    1ef6:	9301      	str	r3, [sp, #4]
    1ef8:	f003 f9c0 	bl	527c <memcpy>
    1efc:	9b01      	ldr	r3, [sp, #4]
			concat_len += msgs[i].len;
    1efe:	686a      	ldr	r2, [r5, #4]
    1f00:	4414      	add	r4, r2
		if (concat_next) {
    1f02:	b9c3      	cbnz	r3, 1f36 <i2c_nrfx_twim_transfer+0x122>
		if (concat_len == 0) {
    1f04:	2c00      	cmp	r4, #0
    1f06:	d0c6      	beq.n	1e96 <i2c_nrfx_twim_transfer+0x82>
			cur_xfer.p_primary_buf = concat_buf;
    1f08:	f8cd 8018 	str.w	r8, [sp, #24]
			cur_xfer.primary_length = concat_len;
    1f0c:	9404      	str	r4, [sp, #16]
    1f0e:	e7c7      	b.n	1ea0 <i2c_nrfx_twim_transfer+0x8c>
			&& ((msgs[i].flags & I2C_MSG_READ)
    1f10:	2300      	movs	r3, #0
    1f12:	e7e5      	b.n	1ee0 <i2c_nrfx_twim_transfer+0xcc>
		ret = k_sem_take(&(get_dev_data(dev)->completion_sync),
    1f14:	68f0      	ldr	r0, [r6, #12]
    1f16:	3010      	adds	r0, #16
	return z_impl_k_sem_take(sem, timeout);
    1f18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1f1c:	2300      	movs	r3, #0
    1f1e:	f001 fbd9 	bl	36d4 <z_impl_k_sem_take>
		if (ret != 0) {
    1f22:	2800      	cmp	r0, #0
    1f24:	d1cf      	bne.n	1ec6 <i2c_nrfx_twim_transfer+0xb2>
		res = get_dev_data(dev)->res;
    1f26:	68f3      	ldr	r3, [r6, #12]
    1f28:	6a1b      	ldr	r3, [r3, #32]
		if (res != NRFX_SUCCESS) {
    1f2a:	455b      	cmp	r3, fp
    1f2c:	d1cb      	bne.n	1ec6 <i2c_nrfx_twim_transfer+0xb2>
		if ((msgs[i].flags & I2C_MSG_READ)
    1f2e:	7a2b      	ldrb	r3, [r5, #8]
    1f30:	07db      	lsls	r3, r3, #31
    1f32:	d403      	bmi.n	1f3c <i2c_nrfx_twim_transfer+0x128>
		concat_len = 0;
    1f34:	2400      	movs	r4, #0
	for (size_t i = 0; i < num_msgs; i++) {
    1f36:	3701      	adds	r7, #1
    1f38:	350c      	adds	r5, #12
    1f3a:	e793      	b.n	1e64 <i2c_nrfx_twim_transfer+0x50>
		    && cur_xfer.p_primary_buf == concat_buf) {
    1f3c:	9b06      	ldr	r3, [sp, #24]
    1f3e:	4598      	cmp	r8, r3
    1f40:	d1f8      	bne.n	1f34 <i2c_nrfx_twim_transfer+0x120>
			while (concat_len >= msgs[j].len) {
    1f42:	230c      	movs	r3, #12
    1f44:	fb03 a307 	mla	r3, r3, r7, sl
    1f48:	3b0c      	subs	r3, #12
    1f4a:	691a      	ldr	r2, [r3, #16]
    1f4c:	4294      	cmp	r4, r2
    1f4e:	d3f1      	bcc.n	1f34 <i2c_nrfx_twim_transfer+0x120>
				concat_len -= msgs[j].len;
    1f50:	1aa4      	subs	r4, r4, r2
				memcpy(msgs[j].buf,
    1f52:	68d8      	ldr	r0, [r3, #12]
    1f54:	eb08 0104 	add.w	r1, r8, r4
    1f58:	9301      	str	r3, [sp, #4]
    1f5a:	f003 f98f 	bl	527c <memcpy>
    1f5e:	9b01      	ldr	r3, [sp, #4]
				j--;
    1f60:	e7f2      	b.n	1f48 <i2c_nrfx_twim_transfer+0x134>
			ret = -ENOTSUP;
    1f62:	f06f 0422 	mvn.w	r4, #34	; 0x22
    1f66:	e7b0      	b.n	1eca <i2c_nrfx_twim_transfer+0xb6>
				ret = -ENOSPC;
    1f68:	f06f 041b 	mvn.w	r4, #27
    1f6c:	e7ad      	b.n	1eca <i2c_nrfx_twim_transfer+0xb6>
				ret = -EBUSY;
    1f6e:	f06f 040f 	mvn.w	r4, #15
    1f72:	e7aa      	b.n	1eca <i2c_nrfx_twim_transfer+0xb6>
    1f74:	0bad000b 	.word	0x0bad000b
    1f78:	0bad0000 	.word	0x0bad0000

00001f7c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1f7e:	794b      	ldrb	r3, [r1, #5]
    1f80:	2b01      	cmp	r3, #1
    1f82:	d027      	beq.n	1fd4 <uarte_nrfx_configure+0x58>
    1f84:	2b03      	cmp	r3, #3
    1f86:	d122      	bne.n	1fce <uarte_nrfx_configure+0x52>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1f88:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1f8a:	798b      	ldrb	r3, [r1, #6]
    1f8c:	2b03      	cmp	r3, #3
    1f8e:	d11e      	bne.n	1fce <uarte_nrfx_configure+0x52>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1f90:	79cc      	ldrb	r4, [r1, #7]
    1f92:	b124      	cbz	r4, 1f9e <uarte_nrfx_configure+0x22>
    1f94:	2c01      	cmp	r4, #1
    1f96:	d11a      	bne.n	1fce <uarte_nrfx_configure+0x52>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    1f98:	6843      	ldr	r3, [r0, #4]
    1f9a:	791b      	ldrb	r3, [r3, #4]
    1f9c:	b1bb      	cbz	r3, 1fce <uarte_nrfx_configure+0x52>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1f9e:	790a      	ldrb	r2, [r1, #4]
    1fa0:	b112      	cbz	r2, 1fa8 <uarte_nrfx_configure+0x2c>
    1fa2:	2a02      	cmp	r2, #2
    1fa4:	d113      	bne.n	1fce <uarte_nrfx_configure+0x52>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1fa6:	220e      	movs	r2, #14
	switch (baudrate) {
    1fa8:	f647 2712 	movw	r7, #31250	; 0x7a12
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1fac:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1fae:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    1fb0:	42bb      	cmp	r3, r7
	return config->uarte_regs;
    1fb2:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    1fb4:	d063      	beq.n	207e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7e>
    1fb6:	d829      	bhi.n	200c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc>
    1fb8:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1fbc:	d062      	beq.n	2084 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x84>
    1fbe:	d814      	bhi.n	1fea <uarte_nrfx_configure+0x6e>
    1fc0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1fc4:	d060      	beq.n	2088 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x88>
    1fc6:	d807      	bhi.n	1fd8 <uarte_nrfx_configure+0x5c>
    1fc8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1fcc:	d05f      	beq.n	208e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8e>
		return -ENOTSUP;
    1fce:	f06f 0022 	mvn.w	r0, #34	; 0x22
    1fd2:	e053      	b.n	207c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7c>
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    1fd4:	2600      	movs	r6, #0
    1fd6:	e7d8      	b.n	1f8a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    1fd8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1fdc:	d05a      	beq.n	2094 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x94>
    1fde:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1fe2:	d1f4      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1fe4:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1fe8:	e03c      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    1fea:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1fee:	d054      	beq.n	209a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x9a>
    1ff0:	d804      	bhi.n	1ffc <uarte_nrfx_configure+0x80>
    1ff2:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1ff6:	d1ea      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1ff8:	4b33      	ldr	r3, [pc, #204]	; (20c8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc8>)
    1ffa:	e033      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    1ffc:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2000:	d04d      	beq.n	209e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x9e>
    2002:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2006:	d1e2      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2008:	4b30      	ldr	r3, [pc, #192]	; (20cc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xcc>)
    200a:	e02b      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    200c:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2010:	d047      	beq.n	20a2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa2>
    2012:	d812      	bhi.n	203a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3a>
    2014:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2018:	42bb      	cmp	r3, r7
    201a:	d045      	beq.n	20a8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa8>
    201c:	d805      	bhi.n	202a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2a>
    201e:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
    2022:	d1d4      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2024:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2028:	e01c      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    202a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    202e:	d03e      	beq.n	20ae <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xae>
    2030:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2034:	d1cb      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2036:	4b26      	ldr	r3, [pc, #152]	; (20d0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd0>)
    2038:	e014      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    203a:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    203e:	d039      	beq.n	20b4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xb4>
    2040:	d808      	bhi.n	2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>
    2042:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2046:	d038      	beq.n	20ba <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xba>
    2048:	4f22      	ldr	r7, [pc, #136]	; (20d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd4>)
    204a:	42bb      	cmp	r3, r7
    204c:	d1bf      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    204e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2052:	e007      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
	switch (baudrate) {
    2054:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2058:	d032      	beq.n	20c0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc0>
    205a:	4f1f      	ldr	r7, [pc, #124]	; (20d8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd8>)
    205c:	42bb      	cmp	r3, r7
    205e:	d1b6      	bne.n	1fce <uarte_nrfx_configure+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2060:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2064:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    2068:	68c3      	ldr	r3, [r0, #12]
                    | (uint32_t)p_cfg->hwfc;
    206a:	4334      	orrs	r4, r6
    206c:	4322      	orrs	r2, r4
    206e:	3304      	adds	r3, #4
    2070:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2072:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2076:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    207a:	2000      	movs	r0, #0
}
    207c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    207e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2082:	e7ef      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2084:	4b15      	ldr	r3, [pc, #84]	; (20dc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xdc>)
    2086:	e7ed      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = 0x00027000;
    2088:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    208c:	e7ea      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = 0x00014000;
    208e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2092:	e7e7      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2094:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2098:	e7e4      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    209a:	4b11      	ldr	r3, [pc, #68]	; (20e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe0>)
    209c:	e7e2      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    209e:	4b11      	ldr	r3, [pc, #68]	; (20e4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe4>)
    20a0:	e7e0      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    20a2:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    20a6:	e7dd      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    20a8:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    20ac:	e7da      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    20ae:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    20b2:	e7d7      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    20b4:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    20b8:	e7d4      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    20ba:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    20be:	e7d1      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    20c0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    20c4:	e7ce      	b.n	2064 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x64>
    20c6:	bf00      	nop
    20c8:	00275000 	.word	0x00275000
    20cc:	0075c000 	.word	0x0075c000
    20d0:	013a9000 	.word	0x013a9000
    20d4:	0003d090 	.word	0x0003d090
    20d8:	000f4240 	.word	0x000f4240
    20dc:	0013b000 	.word	0x0013b000
    20e0:	003af000 	.word	0x003af000
    20e4:	004ea000 	.word	0x004ea000

000020e8 <uarte_instance_init.isra.2>:
	.irq_update		= uarte_nrfx_irq_update,
	.irq_callback_set	= uarte_nrfx_irq_callback_set,
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int uarte_instance_init(const struct device *dev,
    20e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	nrf_uarte_disable(uarte);

	data->dev = dev;

	nrf_gpio_pin_write(config->pseltxd, 1);
    20ea:	680f      	ldr	r7, [r1, #0]
static int uarte_instance_init(const struct device *dev,
    20ec:	460d      	mov	r5, r1

NRF_STATIC_INLINE void nrf_gpio_pin_set(uint32_t pin_number)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);

    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    20ee:	2101      	movs	r1, #1
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    20f0:	f04f 0c00 	mov.w	ip, #0
	return config->uarte_regs;
    20f4:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = get_dev_data(dev);
    20f6:	68c6      	ldr	r6, [r0, #12]
	return config->uarte_regs;
    20f8:	681c      	ldr	r4, [r3, #0]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    20fa:	f007 021f 	and.w	r2, r7, #31
    p_reg->OUTSET = set_mask;
    20fe:	4b25      	ldr	r3, [pc, #148]	; (2194 <uarte_instance_init.isra.2+0xac>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2100:	4091      	lsls	r1, r2
    2102:	f8c4 c500 	str.w	ip, [r4, #1280]	; 0x500
	data->dev = dev;
    2106:	6030      	str	r0, [r6, #0]
    p_reg->OUTSET = set_mask;
    2108:	6099      	str	r1, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    210a:	2103      	movs	r1, #3
    210c:	3280      	adds	r2, #128	; 0x80
    210e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	nrf_gpio_cfg_output(config->pseltxd);

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    2112:	686a      	ldr	r2, [r5, #4]
    2114:	1c51      	adds	r1, r2, #1
    *p_pin = pin_number & 0x1F;
    2116:	bf1e      	ittt	ne
    2118:	f002 011f 	andne.w	r1, r2, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    211c:	3180      	addne	r1, #128	; 0x80
    211e:	f843 c021 	strne.w	ip, [r3, r1, lsl #2]
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    2122:	68a9      	ldr	r1, [r5, #8]
    p_reg->PSEL.TXD = pseltxd;
    2124:	f8c4 750c 	str.w	r7, [r4, #1292]	; 0x50c
    2128:	1c4f      	adds	r7, r1, #1
    212a:	bf18      	it	ne
    212c:	2700      	movne	r7, #0
    p_reg->PSEL.RXD = pselrxd;
    212e:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514
    *p_pin = pin_number & 0x1F;
    2132:	bf1e      	ittt	ne
    2134:	f001 021f 	andne.w	r2, r1, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2138:	3280      	addne	r2, #128	; 0x80
    213a:	f843 7022 	strne.w	r7, [r3, r2, lsl #2]
		nrf_gpio_cfg_input(config->pselcts, NRF_GPIO_PIN_NOPULL);
	}

	if (config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    213e:	68ef      	ldr	r7, [r5, #12]
    2140:	1c7a      	adds	r2, r7, #1
    2142:	d00c      	beq.n	215e <uarte_instance_init.isra.2+0x76>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2144:	f04f 0c01 	mov.w	ip, #1
    *p_pin = pin_number & 0x1F;
    2148:	f007 021f 	and.w	r2, r7, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    214c:	fa0c fc02 	lsl.w	ip, ip, r2
    p_reg->OUTSET = set_mask;
    2150:	f8c3 c008 	str.w	ip, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2154:	f04f 0c03 	mov.w	ip, #3
    2158:	3280      	adds	r2, #128	; 0x80
    215a:	f843 c022 	str.w	ip, [r3, r2, lsl #2]
    p_reg->PSEL.RTS = pselrts;
    215e:	f8c4 7508 	str.w	r7, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    2162:	f8c4 1510 	str.w	r1, [r4, #1296]	; 0x510
		nrf_gpio_cfg_output(config->pselrts);
	}

	nrf_uarte_hwfc_pins_set(uarte, config->pselrts, config->pselcts);

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    2166:	68c1      	ldr	r1, [r0, #12]
    2168:	3104      	adds	r1, #4
    216a:	f7ff ff07 	bl	1f7c <uarte_nrfx_configure>
	if (err) {
    216e:	b980      	cbnz	r0, 2192 <uarte_instance_init.isra.2+0xaa>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2170:	2308      	movs	r3, #8
    2172:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	}
#endif
	/* Enable receiver and transmitter */
	nrf_uarte_enable(uarte);

	if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    2176:	686b      	ldr	r3, [r5, #4]
    2178:	3301      	adds	r3, #1
    217a:	d00a      	beq.n	2192 <uarte_instance_init.isra.2+0xaa>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    217c:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    2180:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    p_reg->RXD.MAXCNT = length;
    2184:	2301      	movs	r3, #1
		nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

		nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2186:	3610      	adds	r6, #16
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2188:	f8c4 6534 	str.w	r6, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    218c:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2190:	6023      	str	r3, [r4, #0]
		/* switch off transmitter to save an energy */
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);
	}
#endif
	return 0;
}
    2192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2194:	50842500 	.word	0x50842500

00002198 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    2198:	b530      	push	{r4, r5, lr}
    219a:	b085      	sub	sp, #20
    219c:	4605      	mov	r5, r0
    219e:	466c      	mov	r4, sp
    21a0:	4b04      	ldr	r3, [pc, #16]	; (21b4 <uarte_0_init+0x1c>)
    21a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    21a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    21a8:	4621      	mov	r1, r4
    21aa:	4628      	mov	r0, r5
    21ac:	f7ff ff9c 	bl	20e8 <uarte_instance_init.isra.2>
    21b0:	b005      	add	sp, #20
    21b2:	bd30      	pop	{r4, r5, pc}
    21b4:	000059ac 	.word	0x000059ac

000021b8 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    21b8:	b530      	push	{r4, r5, lr}
    21ba:	b085      	sub	sp, #20
    21bc:	4605      	mov	r5, r0
    21be:	466c      	mov	r4, sp
    21c0:	4b04      	ldr	r3, [pc, #16]	; (21d4 <uarte_1_init+0x1c>)
    21c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    21c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    21c8:	4621      	mov	r1, r4
    21ca:	4628      	mov	r0, r5
    21cc:	f7ff ff8c 	bl	20e8 <uarte_instance_init.isra.2>
    21d0:	b005      	add	sp, #20
    21d2:	bd30      	pop	{r4, r5, pc}
    21d4:	000059bc 	.word	0x000059bc

000021d8 <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(const struct device *dev)
{
    21d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    21dc:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    21de:	4c21      	ldr	r4, [pc, #132]	; (2264 <check_ext_api_requests+0x8c>)
 */
static inline const struct fw_info_ext_api *fw_info_ext_api_check(
							uint32_t ext_api_addr)
{
	const struct fw_info_ext_api *ext_api;
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
    21e0:	4e21      	ldr	r6, [pc, #132]	; (2268 <check_ext_api_requests+0x90>)
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    21e2:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    21e6:	f8df 9088 	ldr.w	r9, [pc, #136]	; 2270 <check_ext_api_requests+0x98>
{
    21ea:	b085      	sub	sp, #20
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    21ec:	45a8      	cmp	r8, r5
    21ee:	d803      	bhi.n	21f8 <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    21f0:	2000      	movs	r0, #0
    21f2:	b005      	add	sp, #20
    21f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
    21f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    21fa:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    21fe:	681f      	ldr	r7, [r3, #0]
    2200:	ab01      	add	r3, sp, #4
    2202:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	ext_api = (const struct fw_info_ext_api *)(ext_api_addr);
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    2206:	220c      	movs	r2, #12
    2208:	4619      	mov	r1, r3
    220a:	4638      	mov	r0, r7
    220c:	f003 f80f 	bl	522e <memcmp>
    2210:	b990      	cbnz	r0, 2238 <check_ext_api_requests+0x60>
    2212:	b18f      	cbz	r7, 2238 <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    2214:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
    2216:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    2218:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    221a:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    221c:	4291      	cmp	r1, r2
    221e:	d10b      	bne.n	2238 <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    2220:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
    2222:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    2224:	4291      	cmp	r1, r2
    2226:	d807      	bhi.n	2238 <check_ext_api_requests+0x60>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
    2228:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    222a:	4291      	cmp	r1, r2
    222c:	d904      	bls.n	2238 <check_ext_api_requests+0x60>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
    222e:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    2230:	695b      	ldr	r3, [r3, #20]
    2232:	ea32 0303 	bics.w	r3, r2, r3
    2236:	d00a      	beq.n	224e <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    2238:	6a27      	ldr	r7, [r4, #32]
    223a:	b167      	cbz	r7, 2256 <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    223c:	480b      	ldr	r0, [pc, #44]	; (226c <check_ext_api_requests+0x94>)
    223e:	f002 fcc4 	bl	4bca <printk>
			k_panic();
    2242:	4040      	eors	r0, r0
    2244:	f380 8811 	msr	BASEPRI, r0
    2248:	f04f 0004 	mov.w	r0, #4
    224c:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    224e:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2250:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    2252:	441c      	add	r4, r3
    2254:	e7ca      	b.n	21ec <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    2256:	4648      	mov	r0, r9
    2258:	f002 fcb7 	bl	4bca <printk>
			*ext_api_req->ext_api = NULL;
    225c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    225e:	601f      	str	r7, [r3, #0]
    2260:	e7f5      	b.n	224e <check_ext_api_requests+0x76>
    2262:	bf00      	nop
    2264:	0000023c 	.word	0x0000023c
    2268:	000059cc 	.word	0x000059cc
    226c:	00006021 	.word	0x00006021
    2270:	0000604a 	.word	0x0000604a

00002274 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2274:	4b05      	ldr	r3, [pc, #20]	; (228c <nrf91_errata_14+0x18>)
    2276:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2278:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    227a:	681b      	ldr	r3, [r3, #0]
    227c:	2b09      	cmp	r3, #9
    227e:	d103      	bne.n	2288 <nrf91_errata_14+0x14>
            {
                switch(var2)
    2280:	1e43      	subs	r3, r0, #1
    2282:	4258      	negs	r0, r3
    2284:	4158      	adcs	r0, r3
    2286:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    2288:	2000      	movs	r0, #0
    #endif
}
    228a:	4770      	bx	lr
    228c:	00ff0134 	.word	0x00ff0134

00002290 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2290:	4a4f      	ldr	r2, [pc, #316]	; (23d0 <SystemInit+0x140>)
{
    2292:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2294:	6813      	ldr	r3, [r2, #0]
    2296:	f043 0302 	orr.w	r3, r3, #2
    229a:	6013      	str	r3, [r2, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    229c:	4b4d      	ldr	r3, [pc, #308]	; (23d4 <SystemInit+0x144>)
            if (var1 == 0x09)
    229e:	681b      	ldr	r3, [r3, #0]
    22a0:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    22a2:	bf01      	itttt	eq
    22a4:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    22a8:	2200      	moveq	r2, #0
    22aa:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    22ae:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    22b2:	f7ff ffdf 	bl	2274 <nrf91_errata_14>
    22b6:	b130      	cbz	r0, 22c6 <SystemInit+0x36>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    22b8:	2301      	movs	r3, #1
    22ba:	4a47      	ldr	r2, [pc, #284]	; (23d8 <SystemInit+0x148>)
    22bc:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    22be:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    22c2:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    22c6:	4b43      	ldr	r3, [pc, #268]	; (23d4 <SystemInit+0x144>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    22c8:	681b      	ldr	r3, [r3, #0]
    22ca:	2b09      	cmp	r3, #9
    22cc:	d107      	bne.n	22de <SystemInit+0x4e>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    22ce:	4b43      	ldr	r3, [pc, #268]	; (23dc <SystemInit+0x14c>)
            {
                switch(var2)
    22d0:	681b      	ldr	r3, [r3, #0]
    22d2:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    22d4:	bf1e      	ittt	ne
    22d6:	2201      	movne	r2, #1
    22d8:	4b41      	ldrne	r3, [pc, #260]	; (23e0 <SystemInit+0x150>)
    22da:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    22de:	f7ff ffc9 	bl	2274 <nrf91_errata_14>
    22e2:	b110      	cbz	r0, 22ea <SystemInit+0x5a>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    22e4:	220e      	movs	r2, #14
    22e6:	4b3f      	ldr	r3, [pc, #252]	; (23e4 <SystemInit+0x154>)
    22e8:	601a      	str	r2, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    22ea:	4b3a      	ldr	r3, [pc, #232]	; (23d4 <SystemInit+0x144>)
            if (var1 == 0x09)
    22ec:	681b      	ldr	r3, [r3, #0]
    22ee:	2b09      	cmp	r3, #9
    22f0:	d104      	bne.n	22fc <SystemInit+0x6c>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    22f2:	2200      	movs	r2, #0
    22f4:	4b3c      	ldr	r3, [pc, #240]	; (23e8 <SystemInit+0x158>)
    22f6:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    22f8:	2201      	movs	r2, #1
    22fa:	605a      	str	r2, [r3, #4]
{
    22fc:	2200      	movs	r2, #0
    22fe:	00d3      	lsls	r3, r2, #3
    2300:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2304:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    2308:	3101      	adds	r1, #1
    230a:	d008      	beq.n	231e <SystemInit+0x8e>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    230c:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2310:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2312:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2316:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    231a:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    231c:	d1ef      	bne.n	22fe <SystemInit+0x6e>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    231e:	4b33      	ldr	r3, [pc, #204]	; (23ec <SystemInit+0x15c>)
    2320:	69da      	ldr	r2, [r3, #28]
    2322:	07d1      	lsls	r1, r2, #31
    2324:	d53b      	bpl.n	239e <SystemInit+0x10e>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2326:	4b32      	ldr	r3, [pc, #200]	; (23f0 <SystemInit+0x160>)
    2328:	4619      	mov	r1, r3
    232a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    232e:	2a01      	cmp	r2, #1
    2330:	d1fb      	bne.n	232a <SystemInit+0x9a>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    2332:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2336:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    233a:	2b01      	cmp	r3, #1
    233c:	d1fb      	bne.n	2336 <SystemInit+0xa6>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    233e:	4b2b      	ldr	r3, [pc, #172]	; (23ec <SystemInit+0x15c>)
    2340:	69da      	ldr	r2, [r3, #28]
    2342:	07d2      	lsls	r2, r2, #31
    2344:	d508      	bpl.n	2358 <SystemInit+0xc8>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    2346:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2348:	4929      	ldr	r1, [pc, #164]	; (23f0 <SystemInit+0x160>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    234a:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    234e:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2350:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    2354:	2a01      	cmp	r2, #1
    2356:	d1fb      	bne.n	2350 <SystemInit+0xc0>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    2358:	6a1a      	ldr	r2, [r3, #32]
    235a:	3201      	adds	r2, #1
    235c:	d10a      	bne.n	2374 <SystemInit+0xe4>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    235e:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    2360:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    2364:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    2368:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    236a:	4a21      	ldr	r2, [pc, #132]	; (23f0 <SystemInit+0x160>)
    236c:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2370:	2b01      	cmp	r3, #1
    2372:	d1fb      	bne.n	236c <SystemInit+0xdc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    2374:	2200      	movs	r2, #0
    2376:	4b1e      	ldr	r3, [pc, #120]	; (23f0 <SystemInit+0x160>)
    2378:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    237c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2380:	2a01      	cmp	r2, #1
    2382:	d1fb      	bne.n	237c <SystemInit+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
    2384:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2388:	491a      	ldr	r1, [pc, #104]	; (23f4 <SystemInit+0x164>)
    238a:	4b1b      	ldr	r3, [pc, #108]	; (23f8 <SystemInit+0x168>)
    238c:	68ca      	ldr	r2, [r1, #12]
    238e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2392:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2394:	60cb      	str	r3, [r1, #12]
    2396:	f3bf 8f4f 	dsb	sy
    __NOP();
    239a:	bf00      	nop
    239c:	e7fd      	b.n	239a <SystemInit+0x10a>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    239e:	6a1b      	ldr	r3, [r3, #32]
    23a0:	3301      	adds	r3, #1
    23a2:	d0c0      	beq.n	2326 <SystemInit+0x96>
        SCB->NSACR |= (3UL << 10);
    23a4:	4b13      	ldr	r3, [pc, #76]	; (23f4 <SystemInit+0x164>)
    23a6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    23aa:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    23ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    23b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    23b6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    23ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    23be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    23c2:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    23c6:	4b0d      	ldr	r3, [pc, #52]	; (23fc <SystemInit+0x16c>)
    23c8:	4a0d      	ldr	r2, [pc, #52]	; (2400 <SystemInit+0x170>)
    23ca:	601a      	str	r2, [r3, #0]
}
    23cc:	bd08      	pop	{r3, pc}
    23ce:	bf00      	nop
    23d0:	e000edd0 	.word	0xe000edd0
    23d4:	00ff0130 	.word	0x00ff0130
    23d8:	50004a38 	.word	0x50004a38
    23dc:	00ff0134 	.word	0x00ff0134
    23e0:	50004000 	.word	0x50004000
    23e4:	5003aee4 	.word	0x5003aee4
    23e8:	5000470c 	.word	0x5000470c
    23ec:	00ff8000 	.word	0x00ff8000
    23f0:	50039000 	.word	0x50039000
    23f4:	e000ed00 	.word	0xe000ed00
    23f8:	05fa0004 	.word	0x05fa0004
    23fc:	20000080 	.word	0x20000080
    2400:	03d09000 	.word	0x03d09000

00002404 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2404:	4b04      	ldr	r3, [pc, #16]	; (2418 <nrfx_clock_init+0x14>)
    2406:	791a      	ldrb	r2, [r3, #4]
    2408:	b922      	cbnz	r2, 2414 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    240a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    240c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    240e:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2410:	4802      	ldr	r0, [pc, #8]	; (241c <nrfx_clock_init+0x18>)
    2412:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2414:	4802      	ldr	r0, [pc, #8]	; (2420 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2416:	4770      	bx	lr
    2418:	2000084c 	.word	0x2000084c
    241c:	0bad0000 	.word	0x0bad0000
    2420:	0bad000c 	.word	0x0bad000c

00002424 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2424:	b110      	cbz	r0, 242c <nrfx_clock_start+0x8>
    2426:	2801      	cmp	r0, #1
    2428:	d020      	beq.n	246c <nrfx_clock_start+0x48>
    242a:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    242c:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    2430:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2434:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2438:	03c9      	lsls	r1, r1, #15
    243a:	d511      	bpl.n	2460 <nrfx_clock_start+0x3c>
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    243c:	f003 0303 	and.w	r3, r3, #3
    2440:	2b02      	cmp	r3, #2
    2442:	d10d      	bne.n	2460 <nrfx_clock_start+0x3c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2444:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2448:	2200      	movs	r2, #0
    244a:	4b0d      	ldr	r3, [pc, #52]	; (2480 <nrfx_clock_start+0x5c>)
    244c:	601a      	str	r2, [r3, #0]
    244e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2450:	2202      	movs	r2, #2
    2452:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2456:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    245a:	2201      	movs	r2, #1
    245c:	609a      	str	r2, [r3, #8]
    245e:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    2460:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2464:	2201      	movs	r2, #1
    2466:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    246a:	e7ed      	b.n	2448 <nrfx_clock_start+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    246c:	2200      	movs	r2, #0
    246e:	4b05      	ldr	r3, [pc, #20]	; (2484 <nrfx_clock_start+0x60>)
    2470:	601a      	str	r2, [r3, #0]
    2472:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2474:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2478:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    247c:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    247e:	4770      	bx	lr
    2480:	50005104 	.word	0x50005104
    2484:	50005100 	.word	0x50005100

00002488 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2488:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    248a:	b110      	cbz	r0, 2492 <nrfx_clock_stop+0xa>
    248c:	2801      	cmp	r0, #1
    248e:	d018      	beq.n	24c2 <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2490:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    2492:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2496:	2202      	movs	r2, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2498:	2101      	movs	r1, #1
    249a:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    249e:	461c      	mov	r4, r3
    p_reg->INTENCLR = mask;
    24a0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24a4:	4a15      	ldr	r2, [pc, #84]	; (24fc <nrfx_clock_stop+0x74>)
    24a6:	6010      	str	r0, [r2, #0]
    24a8:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24aa:	4a15      	ldr	r2, [pc, #84]	; (2500 <nrfx_clock_stop+0x78>)
    24ac:	6011      	str	r1, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    24ae:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    24b2:	03db      	lsls	r3, r3, #15
    24b4:	d5ec      	bpl.n	2490 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    24b6:	2001      	movs	r0, #1
    24b8:	f002 ffba 	bl	5430 <nrfx_busy_wait>
    24bc:	3d01      	subs	r5, #1
    24be:	d1f6      	bne.n	24ae <nrfx_clock_stop+0x26>
    24c0:	e7e6      	b.n	2490 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    24c2:	f04f 2450 	mov.w	r4, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24c6:	2200      	movs	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24c8:	f242 7510 	movw	r5, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24cc:	4b0d      	ldr	r3, [pc, #52]	; (2504 <nrfx_clock_stop+0x7c>)
    p_reg->INTENCLR = mask;
    24ce:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24d2:	601a      	str	r2, [r3, #0]
    24d4:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24d6:	4b0c      	ldr	r3, [pc, #48]	; (2508 <nrfx_clock_stop+0x80>)
    24d8:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    24da:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    24de:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    24e2:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    24e6:	03d2      	lsls	r2, r2, #15
    24e8:	d5d2      	bpl.n	2490 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    24ea:	2b00      	cmp	r3, #0
    24ec:	d0d0      	beq.n	2490 <nrfx_clock_stop+0x8>
    24ee:	2001      	movs	r0, #1
    24f0:	f002 ff9e 	bl	5430 <nrfx_busy_wait>
    24f4:	3d01      	subs	r5, #1
    24f6:	d1f0      	bne.n	24da <nrfx_clock_stop+0x52>
    24f8:	e7ca      	b.n	2490 <nrfx_clock_stop+0x8>
    24fa:	bf00      	nop
    24fc:	50005104 	.word	0x50005104
    2500:	5000500c 	.word	0x5000500c
    2504:	50005100 	.word	0x50005100
    2508:	50005004 	.word	0x50005004

0000250c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    250c:	4b16      	ldr	r3, [pc, #88]	; (2568 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    250e:	b510      	push	{r4, lr}
    2510:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2512:	b152      	cbz	r2, 252a <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2514:	2000      	movs	r0, #0
    2516:	6018      	str	r0, [r3, #0]
    2518:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    251a:	2201      	movs	r2, #1
    251c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2520:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2524:	4b11      	ldr	r3, [pc, #68]	; (256c <nrfx_power_clock_irq_handler+0x60>)
    2526:	681b      	ldr	r3, [r3, #0]
    2528:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    252a:	4b11      	ldr	r3, [pc, #68]	; (2570 <nrfx_power_clock_irq_handler+0x64>)
    252c:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    252e:	b18a      	cbz	r2, 2554 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2530:	2200      	movs	r2, #0
    2532:	601a      	str	r2, [r3, #0]
    2534:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2536:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    253a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    253e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2542:	f002 0203 	and.w	r2, r2, #3
    2546:	2a01      	cmp	r2, #1
    2548:	f04f 0102 	mov.w	r1, #2
    254c:	d103      	bne.n	2556 <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    254e:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2552:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2554:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2556:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    255a:	4b04      	ldr	r3, [pc, #16]	; (256c <nrfx_power_clock_irq_handler+0x60>)
    255c:	2001      	movs	r0, #1
}
    255e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2562:	681b      	ldr	r3, [r3, #0]
    2564:	4718      	bx	r3
    2566:	bf00      	nop
    2568:	50005100 	.word	0x50005100
    256c:	2000084c 	.word	0x2000084c
    2570:	50005104 	.word	0x50005104

00002574 <nrfx_twim_init>:
    NRFX_ASSERT(p_config);
    NRFX_ASSERT(p_config->scl != p_config->sda);
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    2574:	f04f 0c34 	mov.w	ip, #52	; 0x34
{
    2578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    257a:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    257c:	4d1c      	ldr	r5, [pc, #112]	; (25f0 <nrfx_twim_init+0x7c>)
    257e:	fb0c fc06 	mul.w	ip, ip, r6
    2582:	eb05 040c 	add.w	r4, r5, ip
    2586:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
    258a:	bb7f      	cbnz	r7, 25ec <nrfx_twim_init+0x78>
    258c:	f240 6e0c 	movw	lr, #1548	; 0x60c
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler         = event_handler;
    p_cb->p_context       = p_context;
    p_cb->int_mask        = 0;
    2590:	60a7      	str	r7, [r4, #8]
    p_cb->p_context       = p_context;
    2592:	6063      	str	r3, [r4, #4]
    p_cb->repeated        = false;
    p_cb->busy            = false;
    2594:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    2598:	7b4b      	ldrb	r3, [r1, #13]
    p_cb->repeated        = false;
    259a:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30

    /* To secure correct signal levels on the pins used by the TWI
       master when the system is in OFF mode, and when the TWI master is
       disabled, these pins must be configured in the GPIO peripheral.
    */
    TWIM_PIN_INIT(p_config->scl);
    259e:	680f      	ldr	r7, [r1, #0]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    25a0:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    p_cb->handler         = event_handler;
    25a4:	f845 200c 	str.w	r2, [r5, ip]
    *p_pin = pin_number & 0x1F;
    25a8:	f007 031f 	and.w	r3, r7, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    25ac:	f8df c04c 	ldr.w	ip, [pc, #76]	; 25fc <nrfx_twim_init+0x88>
    25b0:	3380      	adds	r3, #128	; 0x80
    25b2:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
    TWIM_PIN_INIT(p_config->sda);
    25b6:	684c      	ldr	r4, [r1, #4]

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    25b8:	6800      	ldr	r0, [r0, #0]
    *p_pin = pin_number & 0x1F;
    25ba:	f004 031f 	and.w	r3, r4, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    25be:	3380      	adds	r3, #128	; 0x80
    25c0:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
    nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    nrf_twim_frequency_set(p_twim,
        (nrf_twim_frequency_t)p_config->frequency);
    25c4:	688b      	ldr	r3, [r1, #8]

NRF_STATIC_INLINE void nrf_twim_pins_set(NRF_TWIM_Type * p_reg,
                                         uint32_t scl_pin,
                                         uint32_t sda_pin)
{
    p_reg->PSEL.SCL = scl_pin;
    25c6:	f8c0 7508 	str.w	r7, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    25ca:	f8c0 450c 	str.w	r4, [r0, #1292]	; 0x50c
}

NRF_STATIC_INLINE void nrf_twim_frequency_set(NRF_TWIM_Type * p_reg,
                                              nrf_twim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    25ce:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524

    if (p_cb->handler)
    25d2:	b11a      	cbz	r2, 25dc <nrfx_twim_init+0x68>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_twim),
            p_config->interrupt_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    25d4:	f340 3007 	sbfx	r0, r0, #12, #8
    25d8:	f7fe ff6a 	bl	14b0 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    25dc:	2334      	movs	r3, #52	; 0x34
    25de:	fb03 5506 	mla	r5, r3, r6, r5
    25e2:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    25e4:	4803      	ldr	r0, [pc, #12]	; (25f4 <nrfx_twim_init+0x80>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    25e6:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    25ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    25ec:	4802      	ldr	r0, [pc, #8]	; (25f8 <nrfx_twim_init+0x84>)
    25ee:	e7fc      	b.n	25ea <nrfx_twim_init+0x76>
    25f0:	20000854 	.word	0x20000854
    25f4:	0bad0000 	.word	0x0bad0000
    25f8:	0bad0005 	.word	0x0bad0005
    25fc:	50842500 	.word	0x50842500

00002600 <nrfx_twim_enable>:
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    2600:	2106      	movs	r1, #6
void nrfx_twim_enable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);

    nrf_twim_enable(p_instance->p_twim);
    2602:	6802      	ldr	r2, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    2604:	7903      	ldrb	r3, [r0, #4]
    2606:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500

    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    260a:	2134      	movs	r1, #52	; 0x34
    260c:	4a03      	ldr	r2, [pc, #12]	; (261c <nrfx_twim_enable+0x1c>)
    260e:	fb01 2303 	mla	r3, r1, r3, r2
    2612:	2202      	movs	r2, #2
    2614:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance enabled: %d.", p_instance->drv_inst_idx);
}
    2618:	4770      	bx	lr
    261a:	bf00      	nop
    261c:	20000854 	.word	0x20000854

00002620 <nrfx_twim_disable>:
void nrfx_twim_disable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    2620:	6802      	ldr	r2, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    2622:	7903      	ldrb	r3, [r0, #4]
    p_cb->int_mask = 0;
    2624:	2034      	movs	r0, #52	; 0x34
    2626:	490a      	ldr	r1, [pc, #40]	; (2650 <nrfx_twim_disable+0x30>)
    2628:	fb00 1303 	mla	r3, r0, r3, r1
    262c:	2000      	movs	r0, #0
    p_reg->INTENCLR = mask;
    262e:	4909      	ldr	r1, [pc, #36]	; (2654 <nrfx_twim_disable+0x34>)
    2630:	6098      	str	r0, [r3, #8]
    2632:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    2636:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
    263a:	f421 51bc 	bic.w	r1, r1, #6016	; 0x1780
    263e:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    2642:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    nrf_twim_int_disable(p_twim, NRF_TWIM_ALL_INTS_MASK);
    nrf_twim_shorts_disable(p_twim, NRF_TWIM_ALL_SHORTS_MASK);
    nrf_twim_disable(p_twim);

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    2646:	2201      	movs	r2, #1
    2648:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance disabled: %d.", p_instance->drv_inst_idx);
}
    264c:	4770      	bx	lr
    264e:	bf00      	nop
    2650:	20000854 	.word	0x20000854
    2654:	019c0202 	.word	0x019c0202

00002658 <nrfx_twim_xfer>:


nrfx_err_t nrfx_twim_xfer(nrfx_twim_t           const * p_instance,
                          nrfx_twim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    2658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
    265c:	f04f 0e34 	mov.w	lr, #52	; 0x34
    2660:	2300      	movs	r3, #0
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
                                     p_xfer_desc->primary_length,
                                     p_xfer_desc->secondary_length));

    nrfx_err_t err_code = NRFX_SUCCESS;
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    2662:	f890 c004 	ldrb.w	ip, [r0, #4]
    p_cb->error = false;
    2666:	4eae      	ldr	r6, [pc, #696]	; (2920 <nrfx_twim_xfer+0x2c8>)
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    2668:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    266a:	fb0e 6e0c 	mla	lr, lr, ip, r6
    266e:	f88e 302e 	strb.w	r3, [lr, #46]	; 0x2e

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    2672:	68cb      	ldr	r3, [r1, #12]
{
    2674:	460d      	mov	r5, r1
    2676:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    if (!nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    267a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
{
    267e:	4617      	mov	r7, r2
    if (!nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    2680:	d003      	beq.n	268a <nrfx_twim_xfer+0x32>
        return err_code;
    2682:	4da8      	ldr	r5, [pc, #672]	; (2924 <nrfx_twim_xfer+0x2cc>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2684:	4628      	mov	r0, r5
    2686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    p_reg->INTENCLR = mask;
    268a:	4ba7      	ldr	r3, [pc, #668]	; (2928 <nrfx_twim_xfer+0x2d0>)
    268c:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    if (p_cb->busy)
    2690:	f89e 302f 	ldrb.w	r3, [lr, #47]	; 0x2f
    2694:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    2698:	b12b      	cbz	r3, 26a6 <nrfx_twim_xfer+0x4e>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    269a:	f8de 3008 	ldr.w	r3, [lr, #8]
        return err_code;
    269e:	4da3      	ldr	r5, [pc, #652]	; (292c <nrfx_twim_xfer+0x2d4>)
    p_reg->INTENSET = mask;
    26a0:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    26a4:	e7ee      	b.n	2684 <nrfx_twim_xfer+0x2c>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    26a6:	f012 0f14 	tst.w	r2, #20
    26aa:	bf0c      	ite	eq
    26ac:	2301      	moveq	r3, #1
    26ae:	2300      	movne	r3, #0
    p_cb->xfer_desc = *p_xfer_desc;
    26b0:	4689      	mov	r9, r1
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    26b2:	f88e 302f 	strb.w	r3, [lr, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    26b6:	f10e 080c 	add.w	r8, lr, #12
    26ba:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
    26be:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
    26c2:	f8d9 3000 	ldr.w	r3, [r9]
    p_cb->flags = flags;
    26c6:	f8ce 7020 	str.w	r7, [lr, #32]
    p_cb->xfer_desc = *p_xfer_desc;
    26ca:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    26ce:	f3c7 1300 	ubfx	r3, r7, #4, #1
    26d2:	f88e 3030 	strb.w	r3, [lr, #48]	; 0x30
}

NRF_STATIC_INLINE void nrf_twim_address_set(NRF_TWIM_Type * p_reg,
                                            uint8_t address)
{
    p_reg->ADDRESS = address;
    26d6:	786b      	ldrb	r3, [r5, #1]
    switch (p_xfer_desc->type)
    26d8:	782a      	ldrb	r2, [r5, #0]
    26da:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26de:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
    26e2:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    26e6:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
    26ea:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    26ee:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
    26f2:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    26f6:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
    26fa:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
    26fe:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    2702:	bf18      	it	ne
    2704:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    2706:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
    270a:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    270e:	bf18      	it	ne
    2710:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    2712:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    2716:	2a03      	cmp	r2, #3
    2718:	f200 80b3 	bhi.w	2882 <nrfx_twim_xfer+0x22a>
    271c:	e8df f002 	tbb	[pc, r2]
    2720:	02679e82 	.word	0x02679e82
    2724:	6929      	ldr	r1, [r5, #16]
    2726:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    272a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    272e:	d1a8      	bne.n	2682 <nrfx_twim_xfer+0x2a>
    p_reg->SHORTS = mask;
    2730:	f44f 7380 	mov.w	r3, #256	; 0x100
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2734:	68e8      	ldr	r0, [r5, #12]
    p_reg->SHORTS = mask;
    2736:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    273a:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    273c:	f8c4 0544 	str.w	r0, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2740:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2744:	2300      	movs	r3, #0
    2746:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
    274a:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    274e:	2001      	movs	r0, #1
    2750:	6220      	str	r0, [r4, #32]
    2752:	60a0      	str	r0, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2754:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
    2758:	2800      	cmp	r0, #0
    275a:	d0fb      	beq.n	2754 <nrfx_twim_xfer+0xfc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    275c:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
    2760:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    2764:	68ab      	ldr	r3, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2766:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    276a:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    276e:	2334      	movs	r3, #52	; 0x34
    2770:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    2774:	fb03 630c 	mla	r3, r3, ip, r6
    2778:	6099      	str	r1, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    277a:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
    277c:	4d6c      	ldr	r5, [pc, #432]	; (2930 <nrfx_twim_xfer+0x2d8>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    277e:	0738      	lsls	r0, r7, #28
    2780:	d403      	bmi.n	278a <nrfx_twim_xfer+0x132>
    2782:	2a03      	cmp	r2, #3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2784:	bf1c      	itt	ne
    2786:	2201      	movne	r2, #1
    2788:	50e2      	strne	r2, [r4, r3]
    if (p_cb->handler)
    278a:	2334      	movs	r3, #52	; 0x34
    278c:	fb03 f30c 	mul.w	r3, r3, ip
    2790:	18f2      	adds	r2, r6, r3
    2792:	58f3      	ldr	r3, [r6, r3]
    2794:	2b00      	cmp	r3, #0
    2796:	d177      	bne.n	2888 <nrfx_twim_xfer+0x230>
                transmission_finished = true;
    2798:	f04f 0e01 	mov.w	lr, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    279c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    27a0:	f8d4 1104 	ldr.w	r1, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    27a4:	2900      	cmp	r1, #0
    27a6:	f040 8087 	bne.w	28b8 <nrfx_twim_xfer+0x260>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
    27aa:	3200      	adds	r2, #0
    27ac:	bf18      	it	ne
    27ae:	2201      	movne	r2, #1
    27b0:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    27b4:	2900      	cmp	r1, #0
    27b6:	f000 8085 	beq.w	28c4 <nrfx_twim_xfer+0x26c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    27ba:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    27be:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    27c2:	f8d4 0160 	ldr.w	r0, [r4, #352]	; 0x160
    return p_reg->SHORTS;
    27c6:	f8d4 1200 	ldr.w	r1, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    27ca:	b110      	cbz	r0, 27d2 <nrfx_twim_xfer+0x17a>
    27cc:	f411 7f00 	tst.w	r1, #512	; 0x200
    27d0:	d106      	bne.n	27e0 <nrfx_twim_xfer+0x188>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    27d2:	f8c4 e020 	str.w	lr, [r4, #32]
    27d6:	f8c4 e014 	str.w	lr, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    27da:	2800      	cmp	r0, #0
    27dc:	d0de      	beq.n	279c <nrfx_twim_xfer+0x144>
                    transmission_finished = false;
    27de:	2200      	movs	r2, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    27e0:	05c9      	lsls	r1, r1, #23
    27e2:	d56f      	bpl.n	28c4 <nrfx_twim_xfer+0x26c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    27e4:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    27e8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
                    transmission_finished = false;
    27ec:	e7d6      	b.n	279c <nrfx_twim_xfer+0x144>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    27ee:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    27f0:	68e9      	ldr	r1, [r5, #12]
    27f2:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    27f6:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    27fa:	692b      	ldr	r3, [r5, #16]
    27fc:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    2800:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    2804:	f47f af3d 	bne.w	2682 <nrfx_twim_xfer+0x2a>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    2808:	68a9      	ldr	r1, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    280a:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
    280e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
    2812:	f8c4 1538 	str.w	r1, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    2816:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    281a:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    281c:	fb03 630c 	mla	r3, r3, ip, r6
    2820:	2102      	movs	r1, #2
    2822:	e012      	b.n	284a <nrfx_twim_xfer+0x1f2>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    2824:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2826:	68e9      	ldr	r1, [r5, #12]
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    2828:	f017 0f20 	tst.w	r7, #32
    282c:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2830:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    2834:	f04f 0334 	mov.w	r3, #52	; 0x34
    2838:	d00b      	beq.n	2852 <nrfx_twim_xfer+0x1fa>
    p_reg->SHORTS = mask;
    283a:	f44f 7180 	mov.w	r1, #256	; 0x100
    283e:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    2842:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    2846:	fb03 630c 	mla	r3, r3, ip, r6
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    284a:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    284c:	2301      	movs	r3, #1
    284e:	6223      	str	r3, [r4, #32]
    2850:	e793      	b.n	277a <nrfx_twim_xfer+0x122>
    p_reg->SHORTS = mask;
    2852:	f44f 7100 	mov.w	r1, #512	; 0x200
    2856:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    285a:	e7df      	b.n	281c <nrfx_twim_xfer+0x1c4>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    285c:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    285e:	68e9      	ldr	r1, [r5, #12]
    2860:	f8c4 1534 	str.w	r1, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2864:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    2868:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    286c:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    2870:	2334      	movs	r3, #52	; 0x34
    2872:	2102      	movs	r1, #2
    2874:	fb03 630c 	mla	r3, r3, ip, r6
    2878:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    287a:	2301      	movs	r3, #1
    287c:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
    287e:	2300      	movs	r3, #0
    2880:	e77c      	b.n	277c <nrfx_twim_xfer+0x124>
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    2882:	2308      	movs	r3, #8
        err_code = NRFX_ERROR_INVALID_PARAM;
    2884:	4d2b      	ldr	r5, [pc, #172]	; (2934 <nrfx_twim_xfer+0x2dc>)
    2886:	e77a      	b.n	277e <nrfx_twim_xfer+0x126>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    2888:	0779      	lsls	r1, r7, #29
            p_cb->int_mask = 0;
    288a:	bf44      	itt	mi
    288c:	2300      	movmi	r3, #0
    288e:	6093      	strmi	r3, [r2, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    2890:	067b      	lsls	r3, r7, #25
    2892:	d406      	bmi.n	28a2 <nrfx_twim_xfer+0x24a>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    2894:	2334      	movs	r3, #52	; 0x34
    2896:	fb03 630c 	mla	r3, r3, ip, r6
    289a:	689a      	ldr	r2, [r3, #8]
    289c:	f042 0202 	orr.w	r2, r2, #2
    28a0:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    28a2:	2334      	movs	r3, #52	; 0x34
    28a4:	fb03 660c 	mla	r6, r3, ip, r6
    28a8:	68b3      	ldr	r3, [r6, #8]
    28aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    28ae:	60b3      	str	r3, [r6, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    28b0:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
    28b2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    28b6:	e6e5      	b.n	2684 <nrfx_twim_xfer+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    28b8:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    28bc:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
                transmission_finished = true;
    28c0:	2201      	movs	r2, #1
    28c2:	e775      	b.n	27b0 <nrfx_twim_xfer+0x158>
        } while (!transmission_finished);
    28c4:	2a00      	cmp	r2, #0
    28c6:	f43f af69 	beq.w	279c <nrfx_twim_xfer+0x144>
        p_cb->busy = false;
    28ca:	2134      	movs	r1, #52	; 0x34
    28cc:	2000      	movs	r0, #0
    28ce:	fb01 620c 	mla	r2, r1, ip, r6
    uint32_t error_source = p_reg->ERRORSRC;
    28d2:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    28d6:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    28da:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
    28de:	b18b      	cbz	r3, 2904 <nrfx_twim_xfer+0x2ac>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    28e0:	4a15      	ldr	r2, [pc, #84]	; (2938 <nrfx_twim_xfer+0x2e0>)
    28e2:	f013 0f01 	tst.w	r3, #1
    28e6:	4d15      	ldr	r5, [pc, #84]	; (293c <nrfx_twim_xfer+0x2e4>)
    28e8:	bf18      	it	ne
    28ea:	4615      	movne	r5, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    28ec:	f013 0f02 	tst.w	r3, #2
    28f0:	f102 0201 	add.w	r2, r2, #1
    28f4:	bf18      	it	ne
    28f6:	4615      	movne	r5, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    28f8:	f013 0f04 	tst.w	r3, #4
    28fc:	4b10      	ldr	r3, [pc, #64]	; (2940 <nrfx_twim_xfer+0x2e8>)
    28fe:	bf18      	it	ne
    2900:	461d      	movne	r5, r3
    2902:	e6bf      	b.n	2684 <nrfx_twim_xfer+0x2c>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    2904:	067b      	lsls	r3, r7, #25
    2906:	f53f aebd 	bmi.w	2684 <nrfx_twim_xfer+0x2c>
                !xfer_completeness_check(p_twim, p_cb))
    290a:	fb0c 6101 	mla	r1, ip, r1, r6
    290e:	4620      	mov	r0, r4
    2910:	f002 fd9b 	bl	544a <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    2914:	4b09      	ldr	r3, [pc, #36]	; (293c <nrfx_twim_xfer+0x2e4>)
    2916:	2800      	cmp	r0, #0
    2918:	bf08      	it	eq
    291a:	461d      	moveq	r5, r3
    291c:	e6b2      	b.n	2684 <nrfx_twim_xfer+0x2c>
    291e:	bf00      	nop
    2920:	20000854 	.word	0x20000854
    2924:	0bad000a 	.word	0x0bad000a
    2928:	019c0202 	.word	0x019c0202
    292c:	0bad000b 	.word	0x0bad000b
    2930:	0bad0000 	.word	0x0bad0000
    2934:	0bad0004 	.word	0x0bad0004
    2938:	0bae0000 	.word	0x0bae0000
    293c:	0bad0001 	.word	0x0bad0001
    2940:	0bae0002 	.word	0x0bae0002

00002944 <nrfx_twim_2_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TWIM2_ENABLED)
void nrfx_twim_2_irq_handler(void)
{
    2944:	b5f0      	push	{r4, r5, r6, r7, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2946:	4b5b      	ldr	r3, [pc, #364]	; (2ab4 <nrfx_twim_2_irq_handler+0x170>)
    2948:	b087      	sub	sp, #28
    294a:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    294e:	461d      	mov	r5, r3
    2950:	4c59      	ldr	r4, [pc, #356]	; (2ab8 <nrfx_twim_2_irq_handler+0x174>)
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    2952:	b1fa      	cbz	r2, 2994 <nrfx_twim_2_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2954:	2200      	movs	r2, #0
    2956:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    295a:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    295e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    2962:	b9ba      	cbnz	r2, 2994 <nrfx_twim_2_irq_handler+0x50>
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
    2964:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    2966:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    296a:	2202      	movs	r2, #2
    296c:	60a2      	str	r2, [r4, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    296e:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENSET = mask;
    2970:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2974:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
    2978:	b11a      	cbz	r2, 2982 <nrfx_twim_2_irq_handler+0x3e>
    return p_reg->SHORTS;
    297a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    297e:	059e      	lsls	r6, r3, #22
    2980:	d403      	bmi.n	298a <nrfx_twim_2_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2982:	2201      	movs	r2, #1
    2984:	4b4b      	ldr	r3, [pc, #300]	; (2ab4 <nrfx_twim_2_irq_handler+0x170>)
    2986:	621a      	str	r2, [r3, #32]
    2988:	615a      	str	r2, [r3, #20]
            p_cb->error = true;
    298a:	2301      	movs	r3, #1
    298c:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    twim_irq_handler(NRF_TWIM2, &m_cb[NRFX_TWIM2_INST_IDX]);
}
    2990:	b007      	add	sp, #28
    2992:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2994:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    2998:	2b00      	cmp	r3, #0
    299a:	d054      	beq.n	2a46 <nrfx_twim_2_irq_handler+0x102>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    299c:	2300      	movs	r3, #0
    299e:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
    29a2:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    29a6:	6a23      	ldr	r3, [r4, #32]
    29a8:	065d      	lsls	r5, r3, #25
    29aa:	d40a      	bmi.n	29c2 <nrfx_twim_2_irq_handler+0x7e>
    29ac:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    29b0:	b93b      	cbnz	r3, 29c2 <nrfx_twim_2_irq_handler+0x7e>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    29b2:	4941      	ldr	r1, [pc, #260]	; (2ab8 <nrfx_twim_2_irq_handler+0x174>)
    29b4:	483f      	ldr	r0, [pc, #252]	; (2ab4 <nrfx_twim_2_irq_handler+0x170>)
    29b6:	f002 fd48 	bl	544a <xfer_completeness_check>
    29ba:	f080 0001 	eor.w	r0, r0, #1
    29be:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    29c2:	6a23      	ldr	r3, [r4, #32]
    29c4:	f013 0704 	ands.w	r7, r3, #4
    29c8:	d122      	bne.n	2a10 <nrfx_twim_2_irq_handler+0xcc>
            event.xfer_desc = p_cb->xfer_desc;
    29ca:	4e3c      	ldr	r6, [pc, #240]	; (2abc <nrfx_twim_2_irq_handler+0x178>)
    29cc:	ad01      	add	r5, sp, #4
    29ce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    29d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    29d2:	6833      	ldr	r3, [r6, #0]
    29d4:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
    29d8:	602b      	str	r3, [r5, #0]
    29da:	4b36      	ldr	r3, [pc, #216]	; (2ab4 <nrfx_twim_2_irq_handler+0x170>)
    29dc:	f8c3 7160 	str.w	r7, [r3, #352]	; 0x160
    29e0:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
    29e4:	f8c3 715c 	str.w	r7, [r3, #348]	; 0x15c
    29e8:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    29ec:	f1bc 0f00 	cmp.w	ip, #0
    29f0:	d002      	beq.n	29f8 <nrfx_twim_2_irq_handler+0xb4>
    29f2:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    29f6:	b15a      	cbz	r2, 2a10 <nrfx_twim_2_irq_handler+0xcc>
    p_reg->SHORTS = mask;
    29f8:	2200      	movs	r2, #0
    29fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                p_cb->int_mask = 0;
    29fe:	60a2      	str	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    2a00:	4a2f      	ldr	r2, [pc, #188]	; (2ac0 <nrfx_twim_2_irq_handler+0x17c>)
    2a02:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2a06:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2a0a:	4b2e      	ldr	r3, [pc, #184]	; (2ac4 <nrfx_twim_2_irq_handler+0x180>)
    2a0c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    uint32_t error_source = p_reg->ERRORSRC;
    2a10:	4a28      	ldr	r2, [pc, #160]	; (2ab4 <nrfx_twim_2_irq_handler+0x170>)
    2a12:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    2a16:	0798      	lsls	r0, r3, #30
    p_reg->ERRORSRC = error_source;
    2a18:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
    2a1c:	d53c      	bpl.n	2a98 <nrfx_twim_2_irq_handler+0x154>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    2a1e:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
    2a20:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    2a24:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    2a28:	b90b      	cbnz	r3, 2a2e <nrfx_twim_2_irq_handler+0xea>
        p_cb->busy = false;
    2a2a:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    2a2e:	6a23      	ldr	r3, [r4, #32]
    2a30:	075b      	lsls	r3, r3, #29
    2a32:	d503      	bpl.n	2a3c <nrfx_twim_2_irq_handler+0xf8>
    2a34:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    2a38:	2b00      	cmp	r3, #0
    2a3a:	d0a9      	beq.n	2990 <nrfx_twim_2_irq_handler+0x4c>
        p_cb->handler(&event, p_cb->p_context);
    2a3c:	e9d4 3100 	ldrd	r3, r1, [r4]
    2a40:	4668      	mov	r0, sp
    2a42:	4798      	blx	r3
}
    2a44:	e7a4      	b.n	2990 <nrfx_twim_2_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2a46:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
    2a4a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
    2a4e:	7b23      	ldrb	r3, [r4, #12]
    2a50:	b983      	cbnz	r3, 2a74 <nrfx_twim_2_irq_handler+0x130>
            event.xfer_desc = p_cb->xfer_desc;
    2a52:	4f1a      	ldr	r7, [pc, #104]	; (2abc <nrfx_twim_2_irq_handler+0x178>)
    2a54:	ae01      	add	r6, sp, #4
    2a56:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    2a58:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2a5a:	683b      	ldr	r3, [r7, #0]
    2a5c:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
    2a5e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    2a62:	2b00      	cmp	r3, #0
    2a64:	d1d4      	bne.n	2a10 <nrfx_twim_2_irq_handler+0xcc>
    p_reg->SHORTS = mask;
    2a66:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
                p_cb->int_mask = 0;
    2a6a:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    2a6c:	4b14      	ldr	r3, [pc, #80]	; (2ac0 <nrfx_twim_2_irq_handler+0x17c>)
    2a6e:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
    2a72:	e7c8      	b.n	2a06 <nrfx_twim_2_irq_handler+0xc2>
    p_reg->SHORTS = mask;
    2a74:	f44f 7300 	mov.w	r3, #512	; 0x200
    2a78:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    2a7c:	f240 2302 	movw	r3, #514	; 0x202
    2a80:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    2a82:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    2a86:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    2a8a:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    2a8c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2a90:	2301      	movs	r3, #1
    2a92:	60ab      	str	r3, [r5, #8]
    2a94:	622b      	str	r3, [r5, #32]
            return;
    2a96:	e77b      	b.n	2990 <nrfx_twim_2_irq_handler+0x4c>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    2a98:	0759      	lsls	r1, r3, #29
    2a9a:	d501      	bpl.n	2aa0 <nrfx_twim_2_irq_handler+0x15c>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
    2a9c:	2302      	movs	r3, #2
    2a9e:	e7bf      	b.n	2a20 <nrfx_twim_2_irq_handler+0xdc>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    2aa0:	07da      	lsls	r2, r3, #31
    2aa2:	d501      	bpl.n	2aa8 <nrfx_twim_2_irq_handler+0x164>
        event.type = NRFX_TWIM_EVT_OVERRUN;
    2aa4:	2303      	movs	r3, #3
    2aa6:	e7bb      	b.n	2a20 <nrfx_twim_2_irq_handler+0xdc>
    else if (p_cb->error)
    2aa8:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    2aac:	2b00      	cmp	r3, #0
    2aae:	d0b7      	beq.n	2a20 <nrfx_twim_2_irq_handler+0xdc>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
    2ab0:	2304      	movs	r3, #4
    2ab2:	e7b5      	b.n	2a20 <nrfx_twim_2_irq_handler+0xdc>
    2ab4:	5000a000 	.word	0x5000a000
    2ab8:	20000854 	.word	0x20000854
    2abc:	20000860 	.word	0x20000860
    2ac0:	019c0202 	.word	0x019c0202
    2ac4:	e000e100 	.word	0xe000e100

00002ac8 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    2ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2aca:	4b10      	ldr	r3, [pc, #64]	; (2b0c <z_sys_init_run_level+0x44>)
			/* Initialization failed.
			 * Set the init status bit so device is not declared ready.
			 */
			sys_bitfield_set_bit(
				(mem_addr_t) __device_init_status_start,
				(dev - __device_start));
    2acc:	4f10      	ldr	r7, [pc, #64]	; (2b10 <z_sys_init_run_level+0x48>)
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2ace:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    2ad2:	3001      	adds	r0, #1
    2ad4:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    2ad8:	42ae      	cmp	r6, r5
    2ada:	d800      	bhi.n	2ade <z_sys_init_run_level+0x16>
		}
	}
}
    2adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((entry->init(dev) != 0) && (dev != NULL)) {
    2ade:	e9d5 3400 	ldrd	r3, r4, [r5]
    2ae2:	4620      	mov	r0, r4
    2ae4:	4798      	blx	r3
    2ae6:	b170      	cbz	r0, 2b06 <z_sys_init_run_level+0x3e>
    2ae8:	b16c      	cbz	r4, 2b06 <z_sys_init_run_level+0x3e>

static ALWAYS_INLINE void sys_set_bit(mem_addr_t addr, unsigned int bit)
{
	uint32_t temp = *(volatile uint32_t *)addr;

	*(volatile uint32_t *)addr = temp | (1 << bit);
    2aea:	2301      	movs	r3, #1
				(dev - __device_start));
    2aec:	1be4      	subs	r4, r4, r7
    2aee:	1124      	asrs	r4, r4, #4
	void sys_bitfield_set_bit(mem_addr_t addr, unsigned int bit)
{
	/* Doing memory offsets in terms of 32-bit values to prevent
	 * alignment issues
	 */
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2af0:	4a08      	ldr	r2, [pc, #32]	; (2b14 <z_sys_init_run_level+0x4c>)
    2af2:	0961      	lsrs	r1, r4, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    2af4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2af8:	f004 041f 	and.w	r4, r4, #31
	*(volatile uint32_t *)addr = temp | (1 << bit);
    2afc:	fa03 f404 	lsl.w	r4, r3, r4
    2b00:	4304      	orrs	r4, r0
    2b02:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2b06:	3508      	adds	r5, #8
    2b08:	e7e6      	b.n	2ad8 <z_sys_init_run_level+0x10>
    2b0a:	bf00      	nop
    2b0c:	00005bb0 	.word	0x00005bb0
    2b10:	200000ec 	.word	0x200000ec
    2b14:	2000014c 	.word	0x2000014c

00002b18 <z_device_ready>:

bool z_device_ready(const struct device *dev)
{
	/* Set bit indicates device failed initialization */
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
					(dev - __device_start)));
    2b18:	4b08      	ldr	r3, [pc, #32]	; (2b3c <z_device_ready+0x24>)
    2b1a:	1ac0      	subs	r0, r0, r3
    2b1c:	1100      	asrs	r0, r0, #4
}

static ALWAYS_INLINE
	int sys_bitfield_test_bit(mem_addr_t addr, unsigned int bit)
{
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2b1e:	4b08      	ldr	r3, [pc, #32]	; (2b40 <z_device_ready+0x28>)
    2b20:	0942      	lsrs	r2, r0, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    2b22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
	return temp & (1 << bit);
    2b26:	2301      	movs	r3, #1
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2b28:	f000 001f 	and.w	r0, r0, #31
	return temp & (1 << bit);
    2b2c:	fa03 f000 	lsl.w	r0, r3, r0
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
    2b30:	4210      	tst	r0, r2
}
    2b32:	bf0c      	ite	eq
    2b34:	4618      	moveq	r0, r3
    2b36:	2000      	movne	r0, #0
    2b38:	4770      	bx	lr
    2b3a:	bf00      	nop
    2b3c:	200000ec 	.word	0x200000ec
    2b40:	2000014c 	.word	0x2000014c

00002b44 <z_impl_device_get_binding>:
	for (dev = __device_start; dev != __device_end; dev++) {
    2b44:	4911      	ldr	r1, [pc, #68]	; (2b8c <z_impl_device_get_binding+0x48>)
{
    2b46:	b570      	push	{r4, r5, r6, lr}
    2b48:	4605      	mov	r5, r0
    2b4a:	460e      	mov	r6, r1
	for (dev = __device_start; dev != __device_end; dev++) {
    2b4c:	4c10      	ldr	r4, [pc, #64]	; (2b90 <z_impl_device_get_binding+0x4c>)
    2b4e:	428c      	cmp	r4, r1
    2b50:	d104      	bne.n	2b5c <z_impl_device_get_binding+0x18>
	for (dev = __device_start; dev != __device_end; dev++) {
    2b52:	4c0f      	ldr	r4, [pc, #60]	; (2b90 <z_impl_device_get_binding+0x4c>)
    2b54:	42b4      	cmp	r4, r6
    2b56:	d10a      	bne.n	2b6e <z_impl_device_get_binding+0x2a>
	return NULL;
    2b58:	2400      	movs	r4, #0
    2b5a:	e014      	b.n	2b86 <z_impl_device_get_binding+0x42>
		if (z_device_ready(dev) && (dev->name == name)) {
    2b5c:	4620      	mov	r0, r4
    2b5e:	f7ff ffdb 	bl	2b18 <z_device_ready>
    2b62:	b110      	cbz	r0, 2b6a <z_impl_device_get_binding+0x26>
    2b64:	6823      	ldr	r3, [r4, #0]
    2b66:	42ab      	cmp	r3, r5
    2b68:	d00d      	beq.n	2b86 <z_impl_device_get_binding+0x42>
	for (dev = __device_start; dev != __device_end; dev++) {
    2b6a:	3410      	adds	r4, #16
    2b6c:	e7ef      	b.n	2b4e <z_impl_device_get_binding+0xa>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    2b6e:	4620      	mov	r0, r4
    2b70:	f7ff ffd2 	bl	2b18 <z_device_ready>
    2b74:	b908      	cbnz	r0, 2b7a <z_impl_device_get_binding+0x36>
	for (dev = __device_start; dev != __device_end; dev++) {
    2b76:	3410      	adds	r4, #16
    2b78:	e7ec      	b.n	2b54 <z_impl_device_get_binding+0x10>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    2b7a:	6821      	ldr	r1, [r4, #0]
    2b7c:	4628      	mov	r0, r5
    2b7e:	f002 fb4a 	bl	5216 <strcmp>
    2b82:	2800      	cmp	r0, #0
    2b84:	d1f7      	bne.n	2b76 <z_impl_device_get_binding+0x32>
}
    2b86:	4620      	mov	r0, r4
    2b88:	bd70      	pop	{r4, r5, r6, pc}
    2b8a:	bf00      	nop
    2b8c:	2000014c 	.word	0x2000014c
    2b90:	200000ec 	.word	0x200000ec

00002b94 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    2b94:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    2b96:	4d0b      	ldr	r5, [pc, #44]	; (2bc4 <idle+0x30>)
    2b98:	f04f 0220 	mov.w	r2, #32
    2b9c:	f3ef 8311 	mrs	r3, BASEPRI
    2ba0:	f382 8811 	msr	BASEPRI, r2
    2ba4:	f3bf 8f6f 	isb	sy
	int32_t ticks = z_get_next_timeout_expiry();
    2ba8:	f002 fd82 	bl	56b0 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2bac:	2101      	movs	r1, #1
	int32_t ticks = z_get_next_timeout_expiry();
    2bae:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2bb0:	2802      	cmp	r0, #2
    2bb2:	bfd8      	it	le
    2bb4:	4608      	movle	r0, r1
    2bb6:	f002 fd8b 	bl	56d0 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    2bba:	622c      	str	r4, [r5, #32]
	arch_cpu_idle();
    2bbc:	f7fe fcee 	bl	159c <arch_cpu_idle>
    2bc0:	e7ea      	b.n	2b98 <idle+0x4>
    2bc2:	bf00      	nop
    2bc4:	20000888 	.word	0x20000888

00002bc8 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    2bc8:	4802      	ldr	r0, [pc, #8]	; (2bd4 <z_bss_zero+0xc>)
    2bca:	4a03      	ldr	r2, [pc, #12]	; (2bd8 <z_bss_zero+0x10>)
    2bcc:	2100      	movs	r1, #0
    2bce:	1a12      	subs	r2, r2, r0
    2bd0:	f002 bb7e 	b.w	52d0 <memset>
    2bd4:	200001a0 	.word	0x200001a0
    2bd8:	200008e8 	.word	0x200008e8

00002bdc <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    2bdc:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    2bde:	4806      	ldr	r0, [pc, #24]	; (2bf8 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    2be0:	4a06      	ldr	r2, [pc, #24]	; (2bfc <z_data_copy+0x20>)
    2be2:	4907      	ldr	r1, [pc, #28]	; (2c00 <z_data_copy+0x24>)
    2be4:	1a12      	subs	r2, r2, r0
    2be6:	f002 fb49 	bl	527c <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    2bea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    2bee:	4a05      	ldr	r2, [pc, #20]	; (2c04 <z_data_copy+0x28>)
    2bf0:	4905      	ldr	r1, [pc, #20]	; (2c08 <z_data_copy+0x2c>)
    2bf2:	4806      	ldr	r0, [pc, #24]	; (2c0c <z_data_copy+0x30>)
    2bf4:	f002 bb42 	b.w	527c <memcpy>
    2bf8:	20000000 	.word	0x20000000
    2bfc:	200001a0 	.word	0x200001a0
    2c00:	000060c4 	.word	0x000060c4
    2c04:	00000000 	.word	0x00000000
    2c08:	000060c4 	.word	0x000060c4
    2c0c:	20000000 	.word	0x20000000

00002c10 <bg_thread_main>:
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    2c10:	2201      	movs	r2, #1
{
    2c12:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    2c14:	4b0b      	ldr	r3, [pc, #44]	; (2c44 <bg_thread_main+0x34>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2c16:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    2c18:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2c1a:	f7ff ff55 	bl	2ac8 <z_sys_init_run_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    2c1e:	4a0a      	ldr	r2, [pc, #40]	; (2c48 <bg_thread_main+0x38>)
    2c20:	490a      	ldr	r1, [pc, #40]	; (2c4c <bg_thread_main+0x3c>)
    2c22:	480b      	ldr	r0, [pc, #44]	; (2c50 <bg_thread_main+0x40>)
    2c24:	f001 ffd1 	bl	4bca <printk>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    2c28:	2003      	movs	r0, #3
    2c2a:	f7ff ff4d 	bl	2ac8 <z_sys_init_run_level>

	z_init_static_threads();
    2c2e:	f000 fda9 	bl	3784 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    2c32:	f001 fe8f 	bl	4954 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    2c36:	4a07      	ldr	r2, [pc, #28]	; (2c54 <bg_thread_main+0x44>)
    2c38:	7b13      	ldrb	r3, [r2, #12]
    2c3a:	f023 0301 	bic.w	r3, r3, #1
    2c3e:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    2c40:	bd08      	pop	{r3, pc}
    2c42:	bf00      	nop
    2c44:	200008e5 	.word	0x200008e5
    2c48:	00005d13 	.word	0x00005d13
    2c4c:	00006088 	.word	0x00006088
    2c50:	00006094 	.word	0x00006094
    2c54:	20000220 	.word	0x20000220

00002c58 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    2c58:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    2c5c:	4b37      	ldr	r3, [pc, #220]	; (2d3c <z_cstart+0xe4>)
    2c5e:	b0a7      	sub	sp, #156	; 0x9c
	uint32_t msp =
    2c60:	f503 6900 	add.w	r9, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    2c64:	f389 8808 	msr	MSP, r9
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    2c68:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2c6c:	2400      	movs	r4, #0
    2c6e:	23e0      	movs	r3, #224	; 0xe0
    2c70:	4d33      	ldr	r5, [pc, #204]	; (2d40 <z_cstart+0xe8>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2c72:	f04f 0b01 	mov.w	fp, #1
    2c76:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    2c7a:	77ec      	strb	r4, [r5, #31]
    2c7c:	762c      	strb	r4, [r5, #24]
    2c7e:	766c      	strb	r4, [r5, #25]
    2c80:	76ac      	strb	r4, [r5, #26]
    2c82:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    2c84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    2c86:	4e2f      	ldr	r6, [pc, #188]	; (2d44 <z_cstart+0xec>)
    2c88:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    2c8c:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    2c8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2c90:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 2d60 <z_cstart+0x108>
    2c94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    2c98:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    2c9a:	63ac      	str	r4, [r5, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    2c9c:	f7fe fe0c 	bl	18b8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    2ca0:	f7fe fc76 	bl	1590 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    2ca4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2ca8:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    2caa:	62eb      	str	r3, [r5, #44]	; 0x2c
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    2cac:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    2cb0:	4d25      	ldr	r5, [pc, #148]	; (2d48 <z_cstart+0xf0>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    2cb2:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    2cb6:	ab06      	add	r3, sp, #24
    2cb8:	60ab      	str	r3, [r5, #8]

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2cba:	4620      	mov	r0, r4
	dummy_thread->stack_info.size = 0U;
    2cbc:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
    2cc0:	f7ff ff02 	bl	2ac8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2cc4:	2001      	movs	r0, #1
    2cc6:	f7ff feff 	bl	2ac8 <z_sys_init_run_level>
	z_sched_init();
    2cca:	f000 fc65 	bl	3598 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2cce:	4b1f      	ldr	r3, [pc, #124]	; (2d4c <z_cstart+0xf4>)
	_kernel.ready_q.cache = &z_main_thread;
    2cd0:	626e      	str	r6, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2cd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2cd6:	491e      	ldr	r1, [pc, #120]	; (2d50 <z_cstart+0xf8>)
    2cd8:	9305      	str	r3, [sp, #20]
    2cda:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    2cde:	4643      	mov	r3, r8
    2ce0:	e9cd 4401 	strd	r4, r4, [sp, #4]
    2ce4:	9400      	str	r4, [sp, #0]
    2ce6:	4630      	mov	r0, r6
    2ce8:	f000 fd1e 	bl	3728 <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2cec:	7b73      	ldrb	r3, [r6, #13]
    2cee:	4682      	mov	sl, r0
    2cf0:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
    2cf4:	4630      	mov	r0, r6
    2cf6:	7373      	strb	r3, [r6, #13]
    2cf8:	f002 fc3f 	bl	557a <z_ready_thread>
	z_setup_new_thread(thread, stack,
    2cfc:	230f      	movs	r3, #15
    2cfe:	4f15      	ldr	r7, [pc, #84]	; (2d54 <z_cstart+0xfc>)
    2d00:	e9cd 4302 	strd	r4, r3, [sp, #8]
    2d04:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2d08:	4b13      	ldr	r3, [pc, #76]	; (2d58 <z_cstart+0x100>)
    2d0a:	4914      	ldr	r1, [pc, #80]	; (2d5c <z_cstart+0x104>)
    2d0c:	e9cd b404 	strd	fp, r4, [sp, #16]
    2d10:	e9cd 4400 	strd	r4, r4, [sp]
    2d14:	4638      	mov	r0, r7
    2d16:	f000 fd07 	bl	3728 <z_setup_new_thread>
    2d1a:	7b7b      	ldrb	r3, [r7, #13]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    2d1c:	60ef      	str	r7, [r5, #12]
    2d1e:	f023 0304 	bic.w	r3, r3, #4
    2d22:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    2d24:	f105 0318 	add.w	r3, r5, #24
		_kernel.cpus[i].id = i;
    2d28:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
    2d2a:	f8c5 9004 	str.w	r9, [r5, #4]
	list->tail = (sys_dnode_t *)list;
    2d2e:	e9c5 3306 	strd	r3, r3, [r5, #24]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    2d32:	4642      	mov	r2, r8
    2d34:	4651      	mov	r1, sl
    2d36:	4630      	mov	r0, r6
    2d38:	f7fe fc0c 	bl	1554 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    2d3c:	20000e28 	.word	0x20000e28
    2d40:	e000ed00 	.word	0xe000ed00
    2d44:	20000220 	.word	0x20000220
    2d48:	20000888 	.word	0x20000888
    2d4c:	000060bb 	.word	0x000060bb
    2d50:	200008e8 	.word	0x200008e8
    2d54:	200001a0 	.word	0x200001a0
    2d58:	00002b95 	.word	0x00002b95
    2d5c:	20000ce8 	.word	0x20000ce8
    2d60:	00002c11 	.word	0x00002c11

00002d64 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    2d64:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    2d66:	4b0e      	ldr	r3, [pc, #56]	; (2da0 <init_mem_slab_module+0x3c>)
    2d68:	4c0e      	ldr	r4, [pc, #56]	; (2da4 <init_mem_slab_module+0x40>)
    2d6a:	42a3      	cmp	r3, r4
    2d6c:	d301      	bcc.n	2d72 <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    2d6e:	2000      	movs	r0, #0
	return rc;
}
    2d70:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    2d72:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    2d76:	ea41 0200 	orr.w	r2, r1, r0
    2d7a:	f012 0203 	ands.w	r2, r2, #3
    2d7e:	d10b      	bne.n	2d98 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    2d80:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    2d82:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2d84:	42aa      	cmp	r2, r5
    2d86:	d101      	bne.n	2d8c <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    2d88:	331c      	adds	r3, #28
    2d8a:	e7ee      	b.n	2d6a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    2d8c:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2d8e:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    2d90:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    2d92:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    2d94:	4401      	add	r1, r0
    2d96:	e7f5      	b.n	2d84 <init_mem_slab_module+0x20>
		return -EINVAL;
    2d98:	f06f 0015 	mvn.w	r0, #21
	return rc;
    2d9c:	e7e8      	b.n	2d70 <init_mem_slab_module+0xc>
    2d9e:	bf00      	nop
    2da0:	20000150 	.word	0x20000150
    2da4:	20000150 	.word	0x20000150

00002da8 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    2da8:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    2daa:	460c      	mov	r4, r1
    2dac:	4616      	mov	r6, r2
    2dae:	461f      	mov	r7, r3
    2db0:	f04f 0320 	mov.w	r3, #32
    2db4:	f3ef 8111 	mrs	r1, BASEPRI
    2db8:	f383 8811 	msr	BASEPRI, r3
    2dbc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    2dc0:	6943      	ldr	r3, [r0, #20]
    2dc2:	b15b      	cbz	r3, 2ddc <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    2dc4:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    2dc6:	681b      	ldr	r3, [r3, #0]
    2dc8:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    2dca:	6983      	ldr	r3, [r0, #24]
    2dcc:	3301      	adds	r3, #1
    2dce:	6183      	str	r3, [r0, #24]
		result = 0;
    2dd0:	2000      	movs	r0, #0
	__asm__ volatile(
    2dd2:	f381 8811 	msr	BASEPRI, r1
    2dd6:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    2dda:	e011      	b.n	2e00 <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    2ddc:	ea56 0207 	orrs.w	r2, r6, r7
    2de0:	d103      	bne.n	2dea <k_mem_slab_alloc+0x42>
		*mem = NULL;
    2de2:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    2de4:	f06f 000b 	mvn.w	r0, #11
    2de8:	e7f3      	b.n	2dd2 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    2dea:	4602      	mov	r2, r0
    2dec:	e9cd 6700 	strd	r6, r7, [sp]
    2df0:	4804      	ldr	r0, [pc, #16]	; (2e04 <k_mem_slab_alloc+0x5c>)
    2df2:	f000 fb4b 	bl	348c <z_pend_curr>
		if (result == 0) {
    2df6:	b918      	cbnz	r0, 2e00 <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    2df8:	4b03      	ldr	r3, [pc, #12]	; (2e08 <k_mem_slab_alloc+0x60>)
    2dfa:	689b      	ldr	r3, [r3, #8]
    2dfc:	695b      	ldr	r3, [r3, #20]
    2dfe:	6023      	str	r3, [r4, #0]
}
    2e00:	b002      	add	sp, #8
    2e02:	bdd0      	pop	{r4, r6, r7, pc}
    2e04:	200008e6 	.word	0x200008e6
    2e08:	20000888 	.word	0x20000888

00002e0c <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    2e0c:	b570      	push	{r4, r5, r6, lr}
    2e0e:	4604      	mov	r4, r0
    2e10:	460d      	mov	r5, r1
	__asm__ volatile(
    2e12:	f04f 0320 	mov.w	r3, #32
    2e16:	f3ef 8611 	mrs	r6, BASEPRI
    2e1a:	f383 8811 	msr	BASEPRI, r3
    2e1e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    2e22:	f002 fc02 	bl	562a <z_unpend_first_thread>

	if (pending_thread != NULL) {
    2e26:	b158      	cbz	r0, 2e40 <k_mem_slab_free+0x34>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    2e28:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    2e2a:	682a      	ldr	r2, [r5, #0]
    2e2c:	67c1      	str	r1, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    2e2e:	6142      	str	r2, [r0, #20]
		z_ready_thread(pending_thread);
    2e30:	f002 fba3 	bl	557a <z_ready_thread>
		z_reschedule(&lock, key);
    2e34:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    2e36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    2e3a:	4808      	ldr	r0, [pc, #32]	; (2e5c <k_mem_slab_free+0x50>)
    2e3c:	f000 b910 	b.w	3060 <z_reschedule>
		**(char ***)mem = slab->free_list;
    2e40:	682b      	ldr	r3, [r5, #0]
    2e42:	6962      	ldr	r2, [r4, #20]
    2e44:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    2e46:	682b      	ldr	r3, [r5, #0]
    2e48:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    2e4a:	69a3      	ldr	r3, [r4, #24]
    2e4c:	3b01      	subs	r3, #1
    2e4e:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    2e50:	f386 8811 	msr	BASEPRI, r6
    2e54:	f3bf 8f6f 	isb	sy
}
    2e58:	bd70      	pop	{r4, r5, r6, pc}
    2e5a:	bf00      	nop
    2e5c:	200008e6 	.word	0x200008e6

00002e60 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    2e60:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2e64:	4604      	mov	r4, r0
    2e66:	4616      	mov	r6, r2
    2e68:	461f      	mov	r7, r3
	__asm__ volatile(
    2e6a:	f04f 0320 	mov.w	r3, #32
    2e6e:	f3ef 8811 	mrs	r8, BASEPRI
    2e72:	f383 8811 	msr	BASEPRI, r3
    2e76:	f3bf 8f6f 	isb	sy
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	sys_trace_mutex_lock(mutex);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    2e7a:	68c3      	ldr	r3, [r0, #12]
    2e7c:	4a32      	ldr	r2, [pc, #200]	; (2f48 <z_impl_k_mutex_lock+0xe8>)
    2e7e:	b16b      	cbz	r3, 2e9c <z_impl_k_mutex_lock+0x3c>
    2e80:	6880      	ldr	r0, [r0, #8]
    2e82:	6891      	ldr	r1, [r2, #8]
    2e84:	4288      	cmp	r0, r1
    2e86:	d019      	beq.n	2ebc <z_impl_k_mutex_lock+0x5c>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    2e88:	ea56 0307 	orrs.w	r3, r6, r7
    2e8c:	d118      	bne.n	2ec0 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    2e8e:	f388 8811 	msr	BASEPRI, r8
    2e92:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    2e96:	f06f 000f 	mvn.w	r0, #15
    2e9a:	e00c      	b.n	2eb6 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    2e9c:	6891      	ldr	r1, [r2, #8]
    2e9e:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    2ea2:	3301      	adds	r3, #1
    2ea4:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    2ea6:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    2ea8:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    2eaa:	60a3      	str	r3, [r4, #8]
    2eac:	f388 8811 	msr	BASEPRI, r8
    2eb0:	f3bf 8f6f 	isb	sy
		return 0;
    2eb4:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    2eb6:	b002      	add	sp, #8
    2eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    2ebc:	6921      	ldr	r1, [r4, #16]
    2ebe:	e7f0      	b.n	2ea2 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    2ec0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2ec4:	f991 100e 	ldrsb.w	r1, [r1, #14]
    2ec8:	4299      	cmp	r1, r3
    2eca:	bfa8      	it	ge
    2ecc:	4619      	movge	r1, r3
    2ece:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    2ed2:	4299      	cmp	r1, r3
    2ed4:	da2c      	bge.n	2f30 <z_impl_k_mutex_lock+0xd0>
		return z_set_prio(mutex->owner, new_prio);
    2ed6:	f000 fb1b 	bl	3510 <z_set_prio>
    2eda:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    2edc:	e9cd 6700 	strd	r6, r7, [sp]
    2ee0:	4622      	mov	r2, r4
    2ee2:	4641      	mov	r1, r8
    2ee4:	4819      	ldr	r0, [pc, #100]	; (2f4c <z_impl_k_mutex_lock+0xec>)
    2ee6:	f000 fad1 	bl	348c <z_pend_curr>
	if (got_mutex == 0) {
    2eea:	2800      	cmp	r0, #0
    2eec:	d0e3      	beq.n	2eb6 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    2eee:	f04f 0320 	mov.w	r3, #32
    2ef2:	f3ef 8611 	mrs	r6, BASEPRI
    2ef6:	f383 8811 	msr	BASEPRI, r3
    2efa:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    2efe:	6823      	ldr	r3, [r4, #0]
    2f00:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2f02:	42a3      	cmp	r3, r4
    2f04:	d007      	beq.n	2f16 <z_impl_k_mutex_lock+0xb6>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    2f06:	b133      	cbz	r3, 2f16 <z_impl_k_mutex_lock+0xb6>
    2f08:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2f0c:	4299      	cmp	r1, r3
    2f0e:	bfa8      	it	ge
    2f10:	4619      	movge	r1, r3
    2f12:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2f16:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    2f18:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2f1c:	4299      	cmp	r1, r3
    2f1e:	d109      	bne.n	2f34 <z_impl_k_mutex_lock+0xd4>
	if (resched) {
    2f20:	b16d      	cbz	r5, 2f3e <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    2f22:	4631      	mov	r1, r6
    2f24:	4809      	ldr	r0, [pc, #36]	; (2f4c <z_impl_k_mutex_lock+0xec>)
    2f26:	f000 f89b 	bl	3060 <z_reschedule>
	return -EAGAIN;
    2f2a:	f06f 000a 	mvn.w	r0, #10
    2f2e:	e7c2      	b.n	2eb6 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    2f30:	2500      	movs	r5, #0
    2f32:	e7d3      	b.n	2edc <z_impl_k_mutex_lock+0x7c>
		return z_set_prio(mutex->owner, new_prio);
    2f34:	f000 faec 	bl	3510 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2f38:	2800      	cmp	r0, #0
    2f3a:	d1f2      	bne.n	2f22 <z_impl_k_mutex_lock+0xc2>
    2f3c:	e7f0      	b.n	2f20 <z_impl_k_mutex_lock+0xc0>
	__asm__ volatile(
    2f3e:	f386 8811 	msr	BASEPRI, r6
    2f42:	f3bf 8f6f 	isb	sy
    2f46:	e7f0      	b.n	2f2a <z_impl_k_mutex_lock+0xca>
    2f48:	20000888 	.word	0x20000888
    2f4c:	200008e6 	.word	0x200008e6

00002f50 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    2f50:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	CHECKIF(mutex->owner == NULL) {
    2f52:	6883      	ldr	r3, [r0, #8]
{
    2f54:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    2f56:	2b00      	cmp	r3, #0
    2f58:	d036      	beq.n	2fc8 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    2f5a:	4a1e      	ldr	r2, [pc, #120]	; (2fd4 <z_impl_k_mutex_unlock+0x84>)
    2f5c:	6892      	ldr	r2, [r2, #8]
    2f5e:	4293      	cmp	r3, r2
    2f60:	d135      	bne.n	2fce <z_impl_k_mutex_unlock+0x7e>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    2f62:	7bda      	ldrb	r2, [r3, #15]
    2f64:	3a01      	subs	r2, #1
    2f66:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    2f68:	68c3      	ldr	r3, [r0, #12]
    2f6a:	2b01      	cmp	r3, #1
    2f6c:	d005      	beq.n	2f7a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    2f6e:	3b01      	subs	r3, #1
    2f70:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    2f72:	f000 f8d5 	bl	3120 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    2f76:	2000      	movs	r0, #0
}
    2f78:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    2f7a:	f04f 0320 	mov.w	r3, #32
    2f7e:	f3ef 8511 	mrs	r5, BASEPRI
    2f82:	f383 8811 	msr	BASEPRI, r3
    2f86:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    2f8a:	6901      	ldr	r1, [r0, #16]
    2f8c:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    2f8e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2f92:	4299      	cmp	r1, r3
    2f94:	d001      	beq.n	2f9a <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    2f96:	f000 fabb 	bl	3510 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    2f9a:	4620      	mov	r0, r4
    2f9c:	f002 fb45 	bl	562a <z_unpend_first_thread>
	mutex->owner = new_owner;
    2fa0:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    2fa2:	b158      	cbz	r0, 2fbc <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    2fa4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    2fa8:	6122      	str	r2, [r4, #16]
    2faa:	2200      	movs	r2, #0
    2fac:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    2fae:	f002 fae4 	bl	557a <z_ready_thread>
		z_reschedule(&lock, key);
    2fb2:	4629      	mov	r1, r5
    2fb4:	4808      	ldr	r0, [pc, #32]	; (2fd8 <z_impl_k_mutex_unlock+0x88>)
    2fb6:	f000 f853 	bl	3060 <z_reschedule>
    2fba:	e7da      	b.n	2f72 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    2fbc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    2fbe:	f385 8811 	msr	BASEPRI, r5
    2fc2:	f3bf 8f6f 	isb	sy
    2fc6:	e7d4      	b.n	2f72 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    2fc8:	f06f 0015 	mvn.w	r0, #21
    2fcc:	e7d4      	b.n	2f78 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    2fce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2fd2:	e7d1      	b.n	2f78 <z_impl_k_mutex_unlock+0x28>
    2fd4:	20000888 	.word	0x20000888
    2fd8:	200008e6 	.word	0x200008e6

00002fdc <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    2fdc:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    2fde:	4c08      	ldr	r4, [pc, #32]	; (3000 <z_reset_time_slice+0x24>)
    2fe0:	6823      	ldr	r3, [r4, #0]
    2fe2:	b15b      	cbz	r3, 2ffc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2fe4:	f7fd fec0 	bl	d68 <z_clock_elapsed>
    2fe8:	6823      	ldr	r3, [r4, #0]
    2fea:	4a06      	ldr	r2, [pc, #24]	; (3004 <z_reset_time_slice+0x28>)
    2fec:	4418      	add	r0, r3
    2fee:	6110      	str	r0, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    2ff0:	2100      	movs	r1, #0
	}
}
    2ff2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    2ff6:	4618      	mov	r0, r3
    2ff8:	f002 bb6a 	b.w	56d0 <z_set_timeout_expiry>
}
    2ffc:	bd10      	pop	{r4, pc}
    2ffe:	bf00      	nop
    3000:	200008c0 	.word	0x200008c0
    3004:	20000888 	.word	0x20000888

00003008 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    3008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    300a:	460d      	mov	r5, r1
	__asm__ volatile(
    300c:	f04f 0320 	mov.w	r3, #32
    3010:	f3ef 8411 	mrs	r4, BASEPRI
    3014:	f383 8811 	msr	BASEPRI, r3
    3018:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    301c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    3020:	f240 36e7 	movw	r6, #999	; 0x3e7
    3024:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    3026:	2200      	movs	r2, #0
    3028:	fbe1 6700 	umlal	r6, r7, r1, r0
    302c:	4b09      	ldr	r3, [pc, #36]	; (3054 <k_sched_time_slice_set+0x4c>)
    302e:	4630      	mov	r0, r6
    3030:	611a      	str	r2, [r3, #16]
    3032:	4639      	mov	r1, r7
    3034:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3038:	2300      	movs	r3, #0
    303a:	f7fd f8ff 	bl	23c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    303e:	4b06      	ldr	r3, [pc, #24]	; (3058 <k_sched_time_slice_set+0x50>)
    3040:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    3042:	4b06      	ldr	r3, [pc, #24]	; (305c <k_sched_time_slice_set+0x54>)
    3044:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    3046:	f7ff ffc9 	bl	2fdc <z_reset_time_slice>
	__asm__ volatile(
    304a:	f384 8811 	msr	BASEPRI, r4
    304e:	f3bf 8f6f 	isb	sy
	}
}
    3052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3054:	20000888 	.word	0x20000888
    3058:	200008c0 	.word	0x200008c0
    305c:	200008bc 	.word	0x200008bc

00003060 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3060:	b949      	cbnz	r1, 3076 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3062:	f3ef 8005 	mrs	r0, IPSR
    3066:	b930      	cbnz	r0, 3076 <z_reschedule+0x16>
	return _kernel.ready_q.cache;
    3068:	4b05      	ldr	r3, [pc, #20]	; (3080 <z_reschedule+0x20>)
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    306a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    306c:	689b      	ldr	r3, [r3, #8]
    306e:	429a      	cmp	r2, r3
    3070:	d001      	beq.n	3076 <z_reschedule+0x16>
	ret = arch_swap(key);
    3072:	f7fe b9c7 	b.w	1404 <arch_swap>
    3076:	f381 8811 	msr	BASEPRI, r1
    307a:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    307e:	4770      	bx	lr
    3080:	20000888 	.word	0x20000888

00003084 <k_sched_lock>:
	__asm__ volatile(
    3084:	f04f 0320 	mov.w	r3, #32
    3088:	f3ef 8111 	mrs	r1, BASEPRI
    308c:	f383 8811 	msr	BASEPRI, r3
    3090:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    3094:	4b04      	ldr	r3, [pc, #16]	; (30a8 <k_sched_lock+0x24>)
    3096:	689a      	ldr	r2, [r3, #8]
    3098:	7bd3      	ldrb	r3, [r2, #15]
    309a:	3b01      	subs	r3, #1
    309c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    309e:	f381 8811 	msr	BASEPRI, r1
    30a2:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    30a6:	4770      	bx	lr
    30a8:	20000888 	.word	0x20000888

000030ac <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    30ac:	4b09      	ldr	r3, [pc, #36]	; (30d4 <z_priq_dumb_remove+0x28>)
    30ae:	f103 0228 	add.w	r2, r3, #40	; 0x28
    30b2:	4282      	cmp	r2, r0
    30b4:	d105      	bne.n	30c2 <z_priq_dumb_remove+0x16>
    30b6:	689b      	ldr	r3, [r3, #8]
    30b8:	428b      	cmp	r3, r1
    30ba:	d102      	bne.n	30c2 <z_priq_dumb_remove+0x16>
    30bc:	7b4b      	ldrb	r3, [r1, #13]
    30be:	06db      	lsls	r3, r3, #27
    30c0:	d106      	bne.n	30d0 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    30c2:	e9d1 3200 	ldrd	r3, r2, [r1]
    30c6:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    30c8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    30ca:	2300      	movs	r3, #0
	node->prev = NULL;
    30cc:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    30d0:	4770      	bx	lr
    30d2:	bf00      	nop
    30d4:	20000888 	.word	0x20000888

000030d8 <update_cache>:
{
    30d8:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    30da:	4c10      	ldr	r4, [pc, #64]	; (311c <update_cache+0x44>)
{
    30dc:	4606      	mov	r6, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    30de:	f104 0028 	add.w	r0, r4, #40	; 0x28
    30e2:	f002 fa44 	bl	556e <z_priq_dumb_best>
    30e6:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
    30e8:	68a3      	ldr	r3, [r4, #8]
    30ea:	7b59      	ldrb	r1, [r3, #13]
    30ec:	0688      	lsls	r0, r1, #26
		_current->base.thread_state |= _THREAD_DEAD;
    30ee:	bf44      	itt	mi
    30f0:	f041 0108 	orrmi.w	r1, r1, #8
    30f4:	7359      	strbmi	r1, [r3, #13]
	return thread ? thread : _current_cpu->idle_thread;
    30f6:	b905      	cbnz	r5, 30fa <update_cache+0x22>
    30f8:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    30fa:	b94e      	cbnz	r6, 3110 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
    30fc:	7b5a      	ldrb	r2, [r3, #13]
    30fe:	06d2      	lsls	r2, r2, #27
    3100:	d106      	bne.n	3110 <update_cache+0x38>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3102:	69aa      	ldr	r2, [r5, #24]
    3104:	b922      	cbnz	r2, 3110 <update_cache+0x38>
	if (is_preempt(_current) || is_metairq(thread)) {
    3106:	89da      	ldrh	r2, [r3, #14]
    3108:	2a7f      	cmp	r2, #127	; 0x7f
    310a:	d901      	bls.n	3110 <update_cache+0x38>
		_kernel.ready_q.cache = _current;
    310c:	6263      	str	r3, [r4, #36]	; 0x24
}
    310e:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
    3110:	42ab      	cmp	r3, r5
    3112:	d001      	beq.n	3118 <update_cache+0x40>
			z_reset_time_slice();
    3114:	f7ff ff62 	bl	2fdc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3118:	6265      	str	r5, [r4, #36]	; 0x24
}
    311a:	e7f8      	b.n	310e <update_cache+0x36>
    311c:	20000888 	.word	0x20000888

00003120 <k_sched_unlock>:
{
    3120:	b510      	push	{r4, lr}
	__asm__ volatile(
    3122:	f04f 0320 	mov.w	r3, #32
    3126:	f3ef 8411 	mrs	r4, BASEPRI
    312a:	f383 8811 	msr	BASEPRI, r3
    312e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    3132:	4b08      	ldr	r3, [pc, #32]	; (3154 <k_sched_unlock+0x34>)
		update_cache(0);
    3134:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    3136:	689a      	ldr	r2, [r3, #8]
    3138:	7bd3      	ldrb	r3, [r2, #15]
    313a:	3301      	adds	r3, #1
    313c:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    313e:	f7ff ffcb 	bl	30d8 <update_cache>
	__asm__ volatile(
    3142:	f384 8811 	msr	BASEPRI, r4
    3146:	f3bf 8f6f 	isb	sy
}
    314a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    314e:	f002 b9f7 	b.w	5540 <z_reschedule_unlocked>
    3152:	bf00      	nop
    3154:	20000888 	.word	0x20000888

00003158 <ready_thread>:
{
    3158:	b470      	push	{r4, r5, r6}
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    315a:	7b43      	ldrb	r3, [r0, #13]
    315c:	06db      	lsls	r3, r3, #27
    315e:	d127      	bne.n	31b0 <ready_thread+0x58>
	if (z_is_thread_ready(thread)) {
    3160:	6983      	ldr	r3, [r0, #24]
    3162:	bb2b      	cbnz	r3, 31b0 <ready_thread+0x58>
	return list->head == list;
    3164:	4a13      	ldr	r2, [pc, #76]	; (31b4 <ready_thread+0x5c>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3166:	f102 0128 	add.w	r1, r2, #40	; 0x28
    316a:	e9d2 340a 	ldrd	r3, r4, [r2, #40]	; 0x28
    316e:	428b      	cmp	r3, r1
    3170:	d018      	beq.n	31a4 <ready_thread+0x4c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3172:	b1bb      	cbz	r3, 31a4 <ready_thread+0x4c>
	if (thread_1->base.prio < thread_2->base.prio) {
    3174:	f990 500e 	ldrsb.w	r5, [r0, #14]
    3178:	f993 600e 	ldrsb.w	r6, [r3, #14]
    317c:	42ae      	cmp	r6, r5
    317e:	dd0c      	ble.n	319a <ready_thread+0x42>
	node->prev = successor->prev;
    3180:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3182:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    3186:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    3188:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    318a:	7b43      	ldrb	r3, [r0, #13]
    318c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3190:	7343      	strb	r3, [r0, #13]
}
    3192:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    3194:	2000      	movs	r0, #0
    3196:	f7ff bf9f 	b.w	30d8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    319a:	429c      	cmp	r4, r3
    319c:	d002      	beq.n	31a4 <ready_thread+0x4c>
    319e:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    31a0:	2b00      	cmp	r3, #0
    31a2:	d1e9      	bne.n	3178 <ready_thread+0x20>
	node->prev = list->tail;
    31a4:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
    31a8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    31aa:	6018      	str	r0, [r3, #0]
	list->tail = node;
    31ac:	62d0      	str	r0, [r2, #44]	; 0x2c
    31ae:	e7ec      	b.n	318a <ready_thread+0x32>
}
    31b0:	bc70      	pop	{r4, r5, r6}
    31b2:	4770      	bx	lr
    31b4:	20000888 	.word	0x20000888

000031b8 <z_sched_start>:
{
    31b8:	b510      	push	{r4, lr}
	__asm__ volatile(
    31ba:	f04f 0320 	mov.w	r3, #32
    31be:	f3ef 8411 	mrs	r4, BASEPRI
    31c2:	f383 8811 	msr	BASEPRI, r3
    31c6:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    31ca:	7b43      	ldrb	r3, [r0, #13]
    31cc:	0759      	lsls	r1, r3, #29
    31ce:	d404      	bmi.n	31da <z_sched_start+0x22>
	__asm__ volatile(
    31d0:	f384 8811 	msr	BASEPRI, r4
    31d4:	f3bf 8f6f 	isb	sy
}
    31d8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    31da:	f023 0304 	bic.w	r3, r3, #4
    31de:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    31e0:	f7ff ffba 	bl	3158 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    31e4:	4621      	mov	r1, r4
}
    31e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    31ea:	4801      	ldr	r0, [pc, #4]	; (31f0 <z_sched_start+0x38>)
    31ec:	f7ff bf38 	b.w	3060 <z_reschedule>
    31f0:	200008e6 	.word	0x200008e6

000031f4 <move_thread_to_end_of_prio_q>:
{
    31f4:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    31f6:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    31fa:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    31fc:	2b00      	cmp	r3, #0
    31fe:	da03      	bge.n	3208 <move_thread_to_end_of_prio_q+0x14>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    3200:	4601      	mov	r1, r0
    3202:	4816      	ldr	r0, [pc, #88]	; (325c <move_thread_to_end_of_prio_q+0x68>)
    3204:	f7ff ff52 	bl	30ac <z_priq_dumb_remove>
	return list->head == list;
    3208:	4a15      	ldr	r2, [pc, #84]	; (3260 <move_thread_to_end_of_prio_q+0x6c>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    320a:	f102 0128 	add.w	r1, r2, #40	; 0x28
    320e:	e9d2 300a 	ldrd	r3, r0, [r2, #40]	; 0x28
    3212:	428b      	cmp	r3, r1
    3214:	d01c      	beq.n	3250 <move_thread_to_end_of_prio_q+0x5c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3216:	b1db      	cbz	r3, 3250 <move_thread_to_end_of_prio_q+0x5c>
	if (thread_1->base.prio < thread_2->base.prio) {
    3218:	f994 500e 	ldrsb.w	r5, [r4, #14]
    321c:	f993 600e 	ldrsb.w	r6, [r3, #14]
    3220:	42ae      	cmp	r6, r5
    3222:	dd10      	ble.n	3246 <move_thread_to_end_of_prio_q+0x52>
	node->prev = successor->prev;
    3224:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    3226:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    322a:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    322c:	605c      	str	r4, [r3, #4]
	thread->base.thread_state |= states;
    322e:	7b63      	ldrb	r3, [r4, #13]
	update_cache(thread == _current);
    3230:	6890      	ldr	r0, [r2, #8]
    3232:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3236:	7363      	strb	r3, [r4, #13]
    3238:	1b03      	subs	r3, r0, r4
    323a:	4258      	negs	r0, r3
    323c:	4158      	adcs	r0, r3
}
    323e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3242:	f7ff bf49 	b.w	30d8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3246:	4298      	cmp	r0, r3
    3248:	d002      	beq.n	3250 <move_thread_to_end_of_prio_q+0x5c>
    324a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    324c:	2b00      	cmp	r3, #0
    324e:	d1e5      	bne.n	321c <move_thread_to_end_of_prio_q+0x28>
	node->prev = list->tail;
    3250:	e9c4 1000 	strd	r1, r0, [r4]
	list->tail->next = node;
    3254:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3256:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3258:	62d4      	str	r4, [r2, #44]	; 0x2c
    325a:	e7e8      	b.n	322e <move_thread_to_end_of_prio_q+0x3a>
    325c:	200008b0 	.word	0x200008b0
    3260:	20000888 	.word	0x20000888

00003264 <z_time_slice>:
{
    3264:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile(
    3266:	f04f 0320 	mov.w	r3, #32
    326a:	f3ef 8411 	mrs	r4, BASEPRI
    326e:	f383 8811 	msr	BASEPRI, r3
    3272:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3276:	4a17      	ldr	r2, [pc, #92]	; (32d4 <z_time_slice+0x70>)
    3278:	4917      	ldr	r1, [pc, #92]	; (32d8 <z_time_slice+0x74>)
    327a:	6893      	ldr	r3, [r2, #8]
    327c:	680d      	ldr	r5, [r1, #0]
    327e:	42ab      	cmp	r3, r5
    3280:	4615      	mov	r5, r2
    3282:	d106      	bne.n	3292 <z_time_slice+0x2e>
			z_reset_time_slice();
    3284:	f7ff feaa 	bl	2fdc <z_reset_time_slice>
	__asm__ volatile(
    3288:	f384 8811 	msr	BASEPRI, r4
    328c:	f3bf 8f6f 	isb	sy
}
    3290:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    3292:	2600      	movs	r6, #0
    3294:	600e      	str	r6, [r1, #0]
	if (slice_time && sliceable(_current)) {
    3296:	4911      	ldr	r1, [pc, #68]	; (32dc <z_time_slice+0x78>)
    3298:	6809      	ldr	r1, [r1, #0]
    329a:	b1c1      	cbz	r1, 32ce <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    329c:	89d9      	ldrh	r1, [r3, #14]
    329e:	297f      	cmp	r1, #127	; 0x7f
    32a0:	d815      	bhi.n	32ce <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    32a2:	7b59      	ldrb	r1, [r3, #13]
    32a4:	06c9      	lsls	r1, r1, #27
    32a6:	d112      	bne.n	32ce <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    32a8:	490d      	ldr	r1, [pc, #52]	; (32e0 <z_time_slice+0x7c>)
    32aa:	f993 600e 	ldrsb.w	r6, [r3, #14]
    32ae:	6809      	ldr	r1, [r1, #0]
    32b0:	428e      	cmp	r6, r1
    32b2:	db0c      	blt.n	32ce <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    32b4:	490b      	ldr	r1, [pc, #44]	; (32e4 <z_time_slice+0x80>)
    32b6:	428b      	cmp	r3, r1
    32b8:	d009      	beq.n	32ce <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    32ba:	6911      	ldr	r1, [r2, #16]
    32bc:	4281      	cmp	r1, r0
    32be:	dc03      	bgt.n	32c8 <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    32c0:	4618      	mov	r0, r3
    32c2:	f7ff ff97 	bl	31f4 <move_thread_to_end_of_prio_q>
    32c6:	e7dd      	b.n	3284 <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
    32c8:	1a09      	subs	r1, r1, r0
    32ca:	6111      	str	r1, [r2, #16]
    32cc:	e7dc      	b.n	3288 <z_time_slice+0x24>
		_current_cpu->slice_ticks = 0;
    32ce:	2300      	movs	r3, #0
    32d0:	612b      	str	r3, [r5, #16]
    32d2:	e7d9      	b.n	3288 <z_time_slice+0x24>
    32d4:	20000888 	.word	0x20000888
    32d8:	200008b8 	.word	0x200008b8
    32dc:	200008c0 	.word	0x200008c0
    32e0:	200008bc 	.word	0x200008bc
    32e4:	200001a0 	.word	0x200001a0

000032e8 <z_impl_k_thread_suspend>:
{
    32e8:	b570      	push	{r4, r5, r6, lr}
    32ea:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    32ec:	3018      	adds	r0, #24
    32ee:	f002 f9c9 	bl	5684 <z_abort_timeout>
	__asm__ volatile(
    32f2:	f04f 0320 	mov.w	r3, #32
    32f6:	f3ef 8611 	mrs	r6, BASEPRI
    32fa:	f383 8811 	msr	BASEPRI, r3
    32fe:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3302:	f994 300d 	ldrsb.w	r3, [r4, #13]
    3306:	2b00      	cmp	r3, #0
    3308:	da07      	bge.n	331a <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    330a:	4621      	mov	r1, r4
    330c:	480e      	ldr	r0, [pc, #56]	; (3348 <z_impl_k_thread_suspend+0x60>)
    330e:	f7ff fecd 	bl	30ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    3312:	7b63      	ldrb	r3, [r4, #13]
    3314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3318:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    331a:	4d0c      	ldr	r5, [pc, #48]	; (334c <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    331c:	7b63      	ldrb	r3, [r4, #13]
    331e:	68a8      	ldr	r0, [r5, #8]
    3320:	f043 0310 	orr.w	r3, r3, #16
    3324:	7363      	strb	r3, [r4, #13]
    3326:	1b03      	subs	r3, r0, r4
    3328:	4258      	negs	r0, r3
    332a:	4158      	adcs	r0, r3
    332c:	f7ff fed4 	bl	30d8 <update_cache>
	__asm__ volatile(
    3330:	f386 8811 	msr	BASEPRI, r6
    3334:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3338:	68ab      	ldr	r3, [r5, #8]
    333a:	42a3      	cmp	r3, r4
    333c:	d103      	bne.n	3346 <z_impl_k_thread_suspend+0x5e>
}
    333e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3342:	f002 b8fd 	b.w	5540 <z_reschedule_unlocked>
}
    3346:	bd70      	pop	{r4, r5, r6, pc}
    3348:	200008b0 	.word	0x200008b0
    334c:	20000888 	.word	0x20000888

00003350 <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    3350:	6e03      	ldr	r3, [r0, #96]	; 0x60
{
    3352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3356:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    3358:	b103      	cbz	r3, 335c <z_thread_single_abort+0xc>
		thread->fn_abort();
    335a:	4798      	blx	r3
    335c:	f104 0018 	add.w	r0, r4, #24
    3360:	f002 f990 	bl	5684 <z_abort_timeout>
	__asm__ volatile(
    3364:	f04f 0320 	mov.w	r3, #32
    3368:	f3ef 8611 	mrs	r6, BASEPRI
    336c:	f383 8811 	msr	BASEPRI, r3
    3370:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3374:	7b63      	ldrb	r3, [r4, #13]
    3376:	06d8      	lsls	r0, r3, #27
    3378:	d123      	bne.n	33c2 <z_thread_single_abort+0x72>
		if (z_is_thread_ready(thread)) {
    337a:	69a2      	ldr	r2, [r4, #24]
    337c:	bb0a      	cbnz	r2, 33c2 <z_thread_single_abort+0x72>
			if (z_is_thread_queued(thread)) {
    337e:	0619      	lsls	r1, r3, #24
    3380:	d507      	bpl.n	3392 <z_thread_single_abort+0x42>
				_priq_run_remove(&_kernel.ready_q.runq,
    3382:	4621      	mov	r1, r4
    3384:	481e      	ldr	r0, [pc, #120]	; (3400 <z_thread_single_abort+0xb0>)
    3386:	f7ff fe91 	bl	30ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    338a:	7b63      	ldrb	r3, [r4, #13]
    338c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3390:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    3392:	4b1c      	ldr	r3, [pc, #112]	; (3404 <z_thread_single_abort+0xb4>)
    3394:	6898      	ldr	r0, [r3, #8]
    3396:	1b02      	subs	r2, r0, r4
    3398:	4250      	negs	r0, r2
    339a:	4150      	adcs	r0, r2
    339c:	f7ff fe9c 	bl	30d8 <update_cache>
			waiter->base.pended_on = NULL;
    33a0:	2700      	movs	r7, #0
		thread->base.thread_state |= mask;
    33a2:	7b63      	ldrb	r3, [r4, #13]
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    33a4:	f104 0830 	add.w	r8, r4, #48	; 0x30
    33a8:	f043 0308 	orr.w	r3, r3, #8
    33ac:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    33ae:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    33b0:	4545      	cmp	r5, r8
    33b2:	d000      	beq.n	33b6 <z_thread_single_abort+0x66>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    33b4:	b995      	cbnz	r5, 33dc <z_thread_single_abort+0x8c>
	__asm__ volatile(
    33b6:	f386 8811 	msr	BASEPRI, r6
    33ba:	f3bf 8f6f 	isb	sy
}
    33be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (z_is_thread_pending(thread)) {
    33c2:	079b      	lsls	r3, r3, #30
    33c4:	d5ec      	bpl.n	33a0 <z_thread_single_abort+0x50>
				_priq_wait_remove(&pended_on(thread)->waitq,
    33c6:	4621      	mov	r1, r4
    33c8:	68a0      	ldr	r0, [r4, #8]
    33ca:	f7ff fe6f 	bl	30ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    33ce:	7b63      	ldrb	r3, [r4, #13]
    33d0:	f023 0302 	bic.w	r3, r3, #2
    33d4:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    33d6:	2300      	movs	r3, #0
    33d8:	60a3      	str	r3, [r4, #8]
    33da:	e7e1      	b.n	33a0 <z_thread_single_abort+0x50>
    33dc:	f105 0018 	add.w	r0, r5, #24
    33e0:	f002 f950 	bl	5684 <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    33e4:	68a8      	ldr	r0, [r5, #8]
    33e6:	4629      	mov	r1, r5
    33e8:	f7ff fe60 	bl	30ac <z_priq_dumb_remove>
    33ec:	7b6b      	ldrb	r3, [r5, #13]
			waiter->base.pended_on = NULL;
    33ee:	60af      	str	r7, [r5, #8]
    33f0:	f023 0302 	bic.w	r3, r3, #2
    33f4:	736b      	strb	r3, [r5, #13]
    33f6:	67ef      	str	r7, [r5, #124]	; 0x7c
			ready_thread(waiter);
    33f8:	4628      	mov	r0, r5
    33fa:	f7ff fead 	bl	3158 <ready_thread>
    33fe:	e7d6      	b.n	33ae <z_thread_single_abort+0x5e>
    3400:	200008b0 	.word	0x200008b0
    3404:	20000888 	.word	0x20000888

00003408 <unready_thread>:
{
    3408:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    340a:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    340e:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    3410:	2b00      	cmp	r3, #0
    3412:	da07      	bge.n	3424 <unready_thread+0x1c>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    3414:	4601      	mov	r1, r0
    3416:	4808      	ldr	r0, [pc, #32]	; (3438 <unready_thread+0x30>)
    3418:	f7ff fe48 	bl	30ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    341c:	7b63      	ldrb	r3, [r4, #13]
    341e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3422:	7363      	strb	r3, [r4, #13]
	update_cache(thread == _current);
    3424:	4b05      	ldr	r3, [pc, #20]	; (343c <unready_thread+0x34>)
    3426:	6898      	ldr	r0, [r3, #8]
    3428:	1b03      	subs	r3, r0, r4
    342a:	4258      	negs	r0, r3
    342c:	4158      	adcs	r0, r3
}
    342e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    3432:	f7ff be51 	b.w	30d8 <update_cache>
    3436:	bf00      	nop
    3438:	200008b0 	.word	0x200008b0
    343c:	20000888 	.word	0x20000888

00003440 <pend>:
{
    3440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3444:	4606      	mov	r6, r0
    3446:	4614      	mov	r4, r2
    3448:	461d      	mov	r5, r3
	__asm__ volatile(
    344a:	f04f 0320 	mov.w	r3, #32
    344e:	f3ef 8711 	mrs	r7, BASEPRI
    3452:	f383 8811 	msr	BASEPRI, r3
    3456:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    345a:	f002 f8be 	bl	55da <add_to_waitq_locked>
	__asm__ volatile(
    345e:	f387 8811 	msr	BASEPRI, r7
    3462:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3466:	1c6b      	adds	r3, r5, #1
    3468:	bf08      	it	eq
    346a:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    346e:	d008      	beq.n	3482 <pend+0x42>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    3470:	4622      	mov	r2, r4
    3472:	462b      	mov	r3, r5
    3474:	f106 0018 	add.w	r0, r6, #24
    3478:	4903      	ldr	r1, [pc, #12]	; (3488 <pend+0x48>)
}
    347a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    347e:	f000 ba2b 	b.w	38d8 <z_add_timeout>
    3482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3486:	bf00      	nop
    3488:	0000559b 	.word	0x0000559b

0000348c <z_pend_curr>:
{
    348c:	b510      	push	{r4, lr}
    348e:	460c      	mov	r4, r1
	pending_current = _current;
    3490:	4b06      	ldr	r3, [pc, #24]	; (34ac <z_pend_curr+0x20>)
{
    3492:	4611      	mov	r1, r2
	pending_current = _current;
    3494:	6898      	ldr	r0, [r3, #8]
    3496:	4b06      	ldr	r3, [pc, #24]	; (34b0 <z_pend_curr+0x24>)
    3498:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    349a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    349e:	f7ff ffcf 	bl	3440 <pend>
    34a2:	4620      	mov	r0, r4
}
    34a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    34a8:	f7fd bfac 	b.w	1404 <arch_swap>
    34ac:	20000888 	.word	0x20000888
    34b0:	200008b8 	.word	0x200008b8

000034b4 <z_tick_sleep.part.21>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(int32_t ticks)
    34b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34b6:	4606      	mov	r6, r0
#else
	ticks += _TICK_ALIGN;
	timeout = (k_ticks_t) ticks;
#endif

	expected_wakeup_time = ticks + z_tick_get_32();
    34b8:	f002 f924 	bl	5704 <z_tick_get_32>
    34bc:	1834      	adds	r4, r6, r0
	__asm__ volatile(
    34be:	f04f 0320 	mov.w	r3, #32
    34c2:	f3ef 8711 	mrs	r7, BASEPRI
    34c6:	f383 8811 	msr	BASEPRI, r3
    34ca:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    34ce:	4d0d      	ldr	r5, [pc, #52]	; (3504 <z_tick_sleep.part.21+0x50>)
    34d0:	4b0d      	ldr	r3, [pc, #52]	; (3508 <z_tick_sleep.part.21+0x54>)
    34d2:	68a8      	ldr	r0, [r5, #8]
    34d4:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    34d6:	f7ff ff97 	bl	3408 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    34da:	68a8      	ldr	r0, [r5, #8]
    34dc:	490b      	ldr	r1, [pc, #44]	; (350c <z_tick_sleep.part.21+0x58>)
    34de:	4632      	mov	r2, r6
    34e0:	17f3      	asrs	r3, r6, #31
    34e2:	3018      	adds	r0, #24
    34e4:	f000 f9f8 	bl	38d8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    34e8:	68aa      	ldr	r2, [r5, #8]
    34ea:	4638      	mov	r0, r7
	thread->base.thread_state |= _THREAD_SUSPENDED;
    34ec:	7b53      	ldrb	r3, [r2, #13]
    34ee:	f043 0310 	orr.w	r3, r3, #16
    34f2:	7353      	strb	r3, [r2, #13]
    34f4:	f7fd ff86 	bl	1404 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = expected_wakeup_time - z_tick_get_32();
    34f8:	f002 f904 	bl	5704 <z_tick_get_32>
    34fc:	1a20      	subs	r0, r4, r0
		return ticks;
	}
#endif

	return 0;
}
    34fe:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3504:	20000888 	.word	0x20000888
    3508:	200008b8 	.word	0x200008b8
    350c:	0000559b 	.word	0x0000559b

00003510 <z_set_prio>:
{
    3510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3514:	4604      	mov	r4, r0
    3516:	f04f 0320 	mov.w	r3, #32
    351a:	f3ef 8811 	mrs	r8, BASEPRI
    351e:	f383 8811 	msr	BASEPRI, r3
    3522:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3526:	7b43      	ldrb	r3, [r0, #13]
    3528:	b24e      	sxtb	r6, r1
    352a:	06db      	lsls	r3, r3, #27
    352c:	d12e      	bne.n	358c <z_set_prio+0x7c>
		if (need_sched) {
    352e:	6983      	ldr	r3, [r0, #24]
    3530:	bb63      	cbnz	r3, 358c <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    3532:	4d18      	ldr	r5, [pc, #96]	; (3594 <z_set_prio+0x84>)
    3534:	4601      	mov	r1, r0
    3536:	f105 0728 	add.w	r7, r5, #40	; 0x28
    353a:	4638      	mov	r0, r7
    353c:	f7ff fdb6 	bl	30ac <z_priq_dumb_remove>
	return list->head == list;
    3540:	6aab      	ldr	r3, [r5, #40]	; 0x28
				thread->base.prio = prio;
    3542:	73a6      	strb	r6, [r4, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3544:	42bb      	cmp	r3, r7
    3546:	462a      	mov	r2, r5
    3548:	d019      	beq.n	357e <z_set_prio+0x6e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    354a:	b1c3      	cbz	r3, 357e <z_set_prio+0x6e>
    354c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	if (thread_1->base.prio < thread_2->base.prio) {
    354e:	f993 000e 	ldrsb.w	r0, [r3, #14]
    3552:	42b0      	cmp	r0, r6
    3554:	dd0e      	ble.n	3574 <z_set_prio+0x64>
	node->prev = successor->prev;
    3556:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3558:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    355c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    355e:	605c      	str	r4, [r3, #4]
			update_cache(1);
    3560:	2001      	movs	r0, #1
    3562:	f7ff fdb9 	bl	30d8 <update_cache>
    3566:	2001      	movs	r0, #1
	__asm__ volatile(
    3568:	f388 8811 	msr	BASEPRI, r8
    356c:	f3bf 8f6f 	isb	sy
}
    3570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return (node == list->tail) ? NULL : node->next;
    3574:	4299      	cmp	r1, r3
    3576:	d002      	beq.n	357e <z_set_prio+0x6e>
    3578:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    357a:	2b00      	cmp	r3, #0
    357c:	d1e7      	bne.n	354e <z_set_prio+0x3e>
	node->prev = list->tail;
    357e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    3580:	6027      	str	r7, [r4, #0]
	node->prev = list->tail;
    3582:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    3584:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3586:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3588:	62d4      	str	r4, [r2, #44]	; 0x2c
    358a:	e7e9      	b.n	3560 <z_set_prio+0x50>
			thread->base.prio = prio;
    358c:	73a6      	strb	r6, [r4, #14]
    358e:	2000      	movs	r0, #0
    3590:	e7ea      	b.n	3568 <z_set_prio+0x58>
    3592:	bf00      	nop
    3594:	20000888 	.word	0x20000888

00003598 <z_sched_init>:
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3598:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    359a:	4b04      	ldr	r3, [pc, #16]	; (35ac <z_sched_init+0x14>)
    359c:	4608      	mov	r0, r1
    359e:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    35a2:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    35a6:	f7ff bd2f 	b.w	3008 <k_sched_time_slice_set>
    35aa:	bf00      	nop
    35ac:	20000888 	.word	0x20000888

000035b0 <z_impl_k_yield>:
{
    35b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
    35b2:	4c23      	ldr	r4, [pc, #140]	; (3640 <z_impl_k_yield+0x90>)
    35b4:	4b23      	ldr	r3, [pc, #140]	; (3644 <z_impl_k_yield+0x94>)
    35b6:	68a2      	ldr	r2, [r4, #8]
    35b8:	429a      	cmp	r2, r3
    35ba:	d029      	beq.n	3610 <z_impl_k_yield+0x60>
	__asm__ volatile(
    35bc:	f04f 0320 	mov.w	r3, #32
    35c0:	f3ef 8611 	mrs	r6, BASEPRI
    35c4:	f383 8811 	msr	BASEPRI, r3
    35c8:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
    35cc:	f104 0528 	add.w	r5, r4, #40	; 0x28
    35d0:	68a1      	ldr	r1, [r4, #8]
    35d2:	4628      	mov	r0, r5
    35d4:	f7ff fd6a 	bl	30ac <z_priq_dumb_remove>
	return list->head == list;
    35d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
			_priq_run_add(&_kernel.ready_q.runq, _current);
    35da:	68a3      	ldr	r3, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    35dc:	42aa      	cmp	r2, r5
    35de:	d028      	beq.n	3632 <z_impl_k_yield+0x82>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    35e0:	b33a      	cbz	r2, 3632 <z_impl_k_yield+0x82>
    35e2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	if (thread_1->base.prio < thread_2->base.prio) {
    35e4:	f993 100e 	ldrsb.w	r1, [r3, #14]
    35e8:	f992 700e 	ldrsb.w	r7, [r2, #14]
    35ec:	428f      	cmp	r7, r1
    35ee:	dd1b      	ble.n	3628 <z_impl_k_yield+0x78>
	node->prev = successor->prev;
    35f0:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    35f2:	e9c3 2100 	strd	r2, r1, [r3]
	successor->prev->next = node;
    35f6:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    35f8:	6053      	str	r3, [r2, #4]
	thread->base.thread_state |= states;
    35fa:	7b5a      	ldrb	r2, [r3, #13]
			update_cache(1);
    35fc:	2001      	movs	r0, #1
    35fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3602:	735a      	strb	r2, [r3, #13]
    3604:	f7ff fd68 	bl	30d8 <update_cache>
	__asm__ volatile(
    3608:	f386 8811 	msr	BASEPRI, r6
    360c:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    3610:	f04f 0320 	mov.w	r3, #32
    3614:	f3ef 8011 	mrs	r0, BASEPRI
    3618:	f383 8811 	msr	BASEPRI, r3
    361c:	f3bf 8f6f 	isb	sy
}
    3620:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3624:	f7fd beee 	b.w	1404 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3628:	4282      	cmp	r2, r0
    362a:	d002      	beq.n	3632 <z_impl_k_yield+0x82>
    362c:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    362e:	2a00      	cmp	r2, #0
    3630:	d1da      	bne.n	35e8 <z_impl_k_yield+0x38>
	node->prev = list->tail;
    3632:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
	node->next = list;
    3634:	601d      	str	r5, [r3, #0]
	node->prev = list->tail;
    3636:	605a      	str	r2, [r3, #4]
	list->tail->next = node;
    3638:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    363a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    363c:	62e3      	str	r3, [r4, #44]	; 0x2c
    363e:	e7dc      	b.n	35fa <z_impl_k_yield+0x4a>
    3640:	20000888 	.word	0x20000888
    3644:	200001a0 	.word	0x200001a0

00003648 <z_impl_k_sleep>:
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
	sys_trace_void(SYS_TRACE_ID_SLEEP);

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3648:	3101      	adds	r1, #1
    364a:	bf08      	it	eq
    364c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    3650:	b510      	push	{r4, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3652:	d106      	bne.n	3662 <z_impl_k_sleep+0x1a>
		k_thread_suspend(_current);
    3654:	4b0b      	ldr	r3, [pc, #44]	; (3684 <z_impl_k_sleep+0x3c>)
    3656:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3658:	f7ff fe46 	bl	32e8 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    365c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
#endif

	ticks = z_tick_sleep(ticks);
	sys_trace_end_call(SYS_TRACE_ID_SLEEP);
	return k_ticks_to_ms_floor64(ticks);
}
    3660:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
    3662:	4604      	mov	r4, r0
	if (ticks == 0) {
    3664:	b948      	cbnz	r0, 367a <z_impl_k_sleep+0x32>
	z_impl_k_yield();
    3666:	f7ff ffa3 	bl	35b0 <z_impl_k_yield>
		} else {
			return (t * to_hz + off) / from_hz;
    366a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    366e:	fb84 3400 	smull	r3, r4, r4, r0
    3672:	0bd8      	lsrs	r0, r3, #15
    3674:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return k_ticks_to_ms_floor64(ticks);
    3678:	e7f2      	b.n	3660 <z_impl_k_sleep+0x18>
    367a:	f7ff ff1b 	bl	34b4 <z_tick_sleep.part.21>
    367e:	4604      	mov	r4, r0
    3680:	e7f3      	b.n	366a <z_impl_k_sleep+0x22>
    3682:	bf00      	nop
    3684:	20000888 	.word	0x20000888

00003688 <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3688:	4b01      	ldr	r3, [pc, #4]	; (3690 <z_impl_k_current_get+0x8>)
    368a:	6898      	ldr	r0, [r3, #8]
    368c:	4770      	bx	lr
    368e:	bf00      	nop
    3690:	20000888 	.word	0x20000888

00003694 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3694:	b538      	push	{r3, r4, r5, lr}
    3696:	4604      	mov	r4, r0
    3698:	f04f 0320 	mov.w	r3, #32
    369c:	f3ef 8511 	mrs	r5, BASEPRI
    36a0:	f383 8811 	msr	BASEPRI, r3
    36a4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	sys_trace_semaphore_give(sem);
	thread = z_unpend_first_thread(&sem->wait_q);
    36a8:	f001 ffbf 	bl	562a <z_unpend_first_thread>

	if (thread != NULL) {
    36ac:	b148      	cbz	r0, 36c2 <z_impl_k_sem_give+0x2e>
    36ae:	2200      	movs	r2, #0
    36b0:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    36b2:	f001 ff62 	bl	557a <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    36b6:	4629      	mov	r1, r5
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
}
    36b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    36bc:	4804      	ldr	r0, [pc, #16]	; (36d0 <z_impl_k_sem_give+0x3c>)
    36be:	f7ff bccf 	b.w	3060 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    36c2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    36c6:	429a      	cmp	r2, r3
    36c8:	bf18      	it	ne
    36ca:	3301      	addne	r3, #1
    36cc:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    36ce:	e7f2      	b.n	36b6 <z_impl_k_sem_give+0x22>
    36d0:	200008e6 	.word	0x200008e6

000036d4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    36d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    36d6:	4614      	mov	r4, r2
    36d8:	461d      	mov	r5, r3
    36da:	f04f 0320 	mov.w	r3, #32
    36de:	f3ef 8111 	mrs	r1, BASEPRI
    36e2:	f383 8811 	msr	BASEPRI, r3
    36e6:	f3bf 8f6f 	isb	sy
		  K_TIMEOUT_EQ(timeout, K_NO_WAIT)), "");

	k_spinlock_key_t key = k_spin_lock(&lock);
	sys_trace_semaphore_take(sem);

	if (likely(sem->count > 0U)) {
    36ea:	6883      	ldr	r3, [r0, #8]
    36ec:	b143      	cbz	r3, 3700 <z_impl_k_sem_take+0x2c>
		sem->count--;
    36ee:	3b01      	subs	r3, #1
    36f0:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    36f2:	f381 8811 	msr	BASEPRI, r1
    36f6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    36fa:	2000      	movs	r0, #0
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);

out:
	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
	return ret;
}
    36fc:	b003      	add	sp, #12
    36fe:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3700:	ea54 0305 	orrs.w	r3, r4, r5
    3704:	d106      	bne.n	3714 <z_impl_k_sem_take+0x40>
    3706:	f381 8811 	msr	BASEPRI, r1
    370a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    370e:	f06f 000f 	mvn.w	r0, #15
		goto out;
    3712:	e7f3      	b.n	36fc <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3714:	4602      	mov	r2, r0
    3716:	e9cd 4500 	strd	r4, r5, [sp]
    371a:	4802      	ldr	r0, [pc, #8]	; (3724 <z_impl_k_sem_take+0x50>)
    371c:	f7ff feb6 	bl	348c <z_pend_curr>
	return ret;
    3720:	e7ec      	b.n	36fc <z_impl_k_sem_take+0x28>
    3722:	bf00      	nop
    3724:	200008e6 	.word	0x200008e6

00003728 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3728:	b5f0      	push	{r4, r5, r6, r7, lr}
	sys_dlist_init(&w->waitq);
    372a:	f100 0530 	add.w	r5, r0, #48	; 0x30
    372e:	b085      	sub	sp, #20
	list->tail = (sys_dnode_t *)list;
    3730:	e9c0 550c 	strd	r5, r5, [r0, #48]	; 0x30
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (uint8_t)options;
    3734:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    3736:	4604      	mov	r4, r0
	thread_base->user_options = (uint8_t)options;
    3738:	7305      	strb	r5, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    373a:	2504      	movs	r5, #4
    373c:	7345      	strb	r5, [r0, #13]

	thread_base->prio = priority;
    373e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3740:	3207      	adds	r2, #7
	thread_base->prio = priority;
    3742:	7385      	strb	r5, [r0, #14]

	thread_base->sched_locked = 0U;
    3744:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3746:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
    374a:	e9c0 121a 	strd	r1, r2, [r0, #104]	; 0x68
	stack_ptr = (char *)stack + stack_obj_size;
    374e:	188e      	adds	r6, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3750:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->sched_locked = 0U;
    3752:	73c5      	strb	r5, [r0, #15]
	node->prev = NULL;
    3754:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.delta = delta;
    3758:	6705      	str	r5, [r0, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    375a:	9202      	str	r2, [sp, #8]
    375c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    375e:	9201      	str	r2, [sp, #4]
    3760:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3762:	9200      	str	r2, [sp, #0]
    3764:	4632      	mov	r2, r6
    3766:	f7fd fed9 	bl	151c <arch_new_thread>
	if (!_current) {
    376a:	4b05      	ldr	r3, [pc, #20]	; (3780 <z_setup_new_thread+0x58>)
	new_thread->fn_abort = NULL;
    376c:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	if (!_current) {
    3770:	689b      	ldr	r3, [r3, #8]
    3772:	b103      	cbz	r3, 3776 <z_setup_new_thread+0x4e>
	new_thread->resource_pool = _current->resource_pool;
    3774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
    3776:	4630      	mov	r0, r6
    3778:	6763      	str	r3, [r4, #116]	; 0x74
    377a:	b005      	add	sp, #20
    377c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    377e:	bf00      	nop
    3780:	20000888 	.word	0x20000888

00003784 <z_init_static_threads>:
{
    3784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    3788:	4e2a      	ldr	r6, [pc, #168]	; (3834 <z_init_static_threads+0xb0>)
    378a:	4d2b      	ldr	r5, [pc, #172]	; (3838 <z_init_static_threads+0xb4>)
    378c:	46b0      	mov	r8, r6
{
    378e:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    3790:	42b5      	cmp	r5, r6
    3792:	f105 0430 	add.w	r4, r5, #48	; 0x30
    3796:	d310      	bcc.n	37ba <z_init_static_threads+0x36>
	k_sched_lock();
    3798:	f7ff fc74 	bl	3084 <k_sched_lock>
    379c:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    37a0:	f240 36e7 	movw	r6, #999	; 0x3e7
    37a4:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    37a6:	4c24      	ldr	r4, [pc, #144]	; (3838 <z_init_static_threads+0xb4>)
    37a8:	f8df a090 	ldr.w	sl, [pc, #144]	; 383c <z_init_static_threads+0xb8>
    37ac:	4544      	cmp	r4, r8
    37ae:	d321      	bcc.n	37f4 <z_init_static_threads+0x70>
}
    37b0:	b006      	add	sp, #24
    37b2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    37b6:	f7ff bcb3 	b.w	3120 <k_sched_unlock>
		z_setup_new_thread(
    37ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
    37be:	9305      	str	r3, [sp, #20]
    37c0:	f854 3c10 	ldr.w	r3, [r4, #-16]
    37c4:	9304      	str	r3, [sp, #16]
    37c6:	f854 3c14 	ldr.w	r3, [r4, #-20]
    37ca:	9303      	str	r3, [sp, #12]
    37cc:	f854 3c18 	ldr.w	r3, [r4, #-24]
    37d0:	9302      	str	r3, [sp, #8]
    37d2:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    37d6:	9301      	str	r3, [sp, #4]
    37d8:	f854 3c20 	ldr.w	r3, [r4, #-32]
    37dc:	9300      	str	r3, [sp, #0]
    37de:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    37e2:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    37e6:	f7ff ff9f 	bl	3728 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    37ea:	f854 3c30 	ldr.w	r3, [r4, #-48]
    37ee:	65dd      	str	r5, [r3, #92]	; 0x5c
    37f0:	4625      	mov	r5, r4
    37f2:	e7cd      	b.n	3790 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    37f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    37f6:	1c5a      	adds	r2, r3, #1
    37f8:	d00d      	beq.n	3816 <z_init_static_threads+0x92>
    37fa:	4630      	mov	r0, r6
    37fc:	4639      	mov	r1, r7
					    K_MSEC(thread_data->init_delay));
    37fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3802:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3806:	42b9      	cmp	r1, r7
    3808:	bf08      	it	eq
    380a:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    380c:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    380e:	d104      	bne.n	381a <z_init_static_threads+0x96>
	z_sched_start(thread);
    3810:	4628      	mov	r0, r5
    3812:	f7ff fcd1 	bl	31b8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3816:	3430      	adds	r4, #48	; 0x30
    3818:	e7c8      	b.n	37ac <z_init_static_threads+0x28>
    381a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    381e:	2300      	movs	r3, #0
    3820:	f7fc fd0c 	bl	23c <__aeabi_uldivmod>
    3824:	4602      	mov	r2, r0
    3826:	460b      	mov	r3, r1
    3828:	f105 0018 	add.w	r0, r5, #24
    382c:	4651      	mov	r1, sl
    382e:	f000 f853 	bl	38d8 <z_add_timeout>
    3832:	e7f0      	b.n	3816 <z_init_static_threads+0x92>
    3834:	20000150 	.word	0x20000150
    3838:	20000150 	.word	0x20000150
    383c:	0000559b 	.word	0x0000559b

00003840 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    3840:	4b03      	ldr	r3, [pc, #12]	; (3850 <elapsed+0x10>)
    3842:	681b      	ldr	r3, [r3, #0]
    3844:	b90b      	cbnz	r3, 384a <elapsed+0xa>
    3846:	f7fd ba8f 	b.w	d68 <z_clock_elapsed>
}
    384a:	2000      	movs	r0, #0
    384c:	4770      	bx	lr
    384e:	bf00      	nop
    3850:	200008c4 	.word	0x200008c4

00003854 <remove_timeout>:
{
    3854:	b530      	push	{r4, r5, lr}
    3856:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3858:	b168      	cbz	r0, 3876 <remove_timeout+0x22>
    385a:	4a0a      	ldr	r2, [pc, #40]	; (3884 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    385c:	6852      	ldr	r2, [r2, #4]
    385e:	4290      	cmp	r0, r2
    3860:	d009      	beq.n	3876 <remove_timeout+0x22>
	if (next(t) != NULL) {
    3862:	b143      	cbz	r3, 3876 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    3864:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3868:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    386c:	1912      	adds	r2, r2, r4
    386e:	eb45 0101 	adc.w	r1, r5, r1
    3872:	e9c3 2104 	strd	r2, r1, [r3, #16]
	node->prev->next = node->next;
    3876:	6842      	ldr	r2, [r0, #4]
    3878:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    387a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    387c:	2300      	movs	r3, #0
	node->prev = NULL;
    387e:	e9c0 3300 	strd	r3, r3, [r0]
}
    3882:	bd30      	pop	{r4, r5, pc}
    3884:	20000084 	.word	0x20000084

00003888 <next_timeout>:

static int32_t next_timeout(void)
{
    3888:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    388a:	4b11      	ldr	r3, [pc, #68]	; (38d0 <next_timeout+0x48>)
    388c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    388e:	429c      	cmp	r4, r3
    3890:	bf08      	it	eq
    3892:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3894:	f7ff ffd4 	bl	3840 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    3898:	b1b4      	cbz	r4, 38c8 <next_timeout+0x40>
		: MIN(MAX_WAIT, MAX(0, to->dticks - ticks_elapsed));
    389a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    389e:	1a14      	subs	r4, r2, r0
    38a0:	eb63 75e0 	sbc.w	r5, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    38a4:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    38a8:	f175 0300 	sbcs.w	r3, r5, #0
    38ac:	da0c      	bge.n	38c8 <next_timeout+0x40>
		: MIN(MAX_WAIT, MAX(0, to->dticks - ticks_elapsed));
    38ae:	2c00      	cmp	r4, #0
    38b0:	f175 0300 	sbcs.w	r3, r5, #0
    38b4:	4620      	mov	r0, r4
    38b6:	da00      	bge.n	38ba <next_timeout+0x32>
    38b8:	2000      	movs	r0, #0

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    38ba:	4b06      	ldr	r3, [pc, #24]	; (38d4 <next_timeout+0x4c>)
    38bc:	691b      	ldr	r3, [r3, #16]
    38be:	b113      	cbz	r3, 38c6 <next_timeout+0x3e>
    38c0:	4298      	cmp	r0, r3
    38c2:	bfa8      	it	ge
    38c4:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    38c6:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    38c8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    38cc:	e7f5      	b.n	38ba <next_timeout+0x32>
    38ce:	bf00      	nop
    38d0:	20000084 	.word	0x20000084
    38d4:	20000888 	.word	0x20000888

000038d8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    38d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    38dc:	9101      	str	r1, [sp, #4]
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    38de:	1c59      	adds	r1, r3, #1
    38e0:	bf08      	it	eq
    38e2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    38e6:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    38e8:	d06e      	beq.n	39c8 <z_add_timeout+0xf0>
	}

#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;
    38ea:	1c54      	adds	r4, r2, #1
    38ec:	f143 0500 	adc.w	r5, r3, #0

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    38f0:	f06f 0301 	mvn.w	r3, #1
    38f4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
    38f8:	ebb3 0804 	subs.w	r8, r3, r4
    38fc:	eb6b 0905 	sbc.w	r9, fp, r5
    3900:	f1b8 0f00 	cmp.w	r8, #0
    3904:	f179 0300 	sbcs.w	r3, r9, #0
    3908:	db0f      	blt.n	392a <z_add_timeout+0x52>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    390a:	f7ff ff99 	bl	3840 <elapsed>
    390e:	f06f 0301 	mvn.w	r3, #1
    3912:	4a34      	ldr	r2, [pc, #208]	; (39e4 <z_add_timeout+0x10c>)
    3914:	e9d2 1c00 	ldrd	r1, ip, [r2]
    3918:	1a5b      	subs	r3, r3, r1
    391a:	eb6b 020c 	sbc.w	r2, fp, ip
    391e:	1b1e      	subs	r6, r3, r4
    3920:	eb62 0705 	sbc.w	r7, r2, r5
    3924:	1a34      	subs	r4, r6, r0
    3926:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    392a:	9b01      	ldr	r3, [sp, #4]
    392c:	f8ca 3008 	str.w	r3, [sl, #8]
	__asm__ volatile(
    3930:	f04f 0320 	mov.w	r3, #32
    3934:	f3ef 8611 	mrs	r6, BASEPRI
    3938:	f383 8811 	msr	BASEPRI, r3
    393c:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    3940:	f7ff ff7e 	bl	3840 <elapsed>
	ticks = MAX(1, ticks);
    3944:	2c01      	cmp	r4, #1
    3946:	f175 0300 	sbcs.w	r3, r5, #0
    394a:	4621      	mov	r1, r4
    394c:	bfb8      	it	lt
    394e:	2101      	movlt	r1, #1
    3950:	462a      	mov	r2, r5
    3952:	bfb8      	it	lt
    3954:	2200      	movlt	r2, #0
	return list->head == list;
    3956:	4b24      	ldr	r3, [pc, #144]	; (39e8 <z_add_timeout+0x110>)
		to->dticks = ticks + elapsed();
    3958:	180c      	adds	r4, r1, r0
    395a:	eb42 75e0 	adc.w	r5, r2, r0, asr #31
    395e:	681a      	ldr	r2, [r3, #0]
    3960:	e9ca 4504 	strd	r4, r5, [sl, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3964:	429a      	cmp	r2, r3
    3966:	d001      	beq.n	396c <z_add_timeout+0x94>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3968:	685f      	ldr	r7, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    396a:	b952      	cbnz	r2, 3982 <z_add_timeout+0xaa>
	node->prev = list->tail;
    396c:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    396e:	f8ca 3000 	str.w	r3, [sl]
	node->prev = list->tail;
    3972:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
    3976:	685a      	ldr	r2, [r3, #4]
    3978:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    397c:	f8c3 a004 	str.w	sl, [r3, #4]
    3980:	e014      	b.n	39ac <z_add_timeout+0xd4>
			if (t->dticks > to->dticks) {
    3982:	e9d2 8904 	ldrd	r8, r9, [r2, #16]
    3986:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    398a:	4544      	cmp	r4, r8
    398c:	eb75 0109 	sbcs.w	r1, r5, r9
    3990:	da1d      	bge.n	39ce <z_add_timeout+0xf6>
				t->dticks -= to->dticks;
    3992:	ebb8 0004 	subs.w	r0, r8, r4
    3996:	eb69 0105 	sbc.w	r1, r9, r5
    399a:	e9c2 0104 	strd	r0, r1, [r2, #16]
	node->prev = successor->prev;
    399e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    39a0:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
    39a4:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    39a8:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
    39ac:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    39ae:	429a      	cmp	r2, r3
    39b0:	d006      	beq.n	39c0 <z_add_timeout+0xe8>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    39b2:	4592      	cmp	sl, r2
    39b4:	d104      	bne.n	39c0 <z_add_timeout+0xe8>
			z_clock_set_timeout(next_timeout(), false);
    39b6:	f7ff ff67 	bl	3888 <next_timeout>
    39ba:	2100      	movs	r1, #0
    39bc:	f7fd f96e 	bl	c9c <z_clock_set_timeout>
	__asm__ volatile(
    39c0:	f386 8811 	msr	BASEPRI, r6
    39c4:	f3bf 8f6f 	isb	sy
		}
	}
}
    39c8:	b003      	add	sp, #12
    39ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
    39ce:	ebb4 0008 	subs.w	r0, r4, r8
    39d2:	eb65 0109 	sbc.w	r1, r5, r9
	return (node == list->tail) ? NULL : node->next;
    39d6:	42ba      	cmp	r2, r7
    39d8:	e9ca 0104 	strd	r0, r1, [sl, #16]
    39dc:	d0c6      	beq.n	396c <z_add_timeout+0x94>
    39de:	6812      	ldr	r2, [r2, #0]
    39e0:	e7c3      	b.n	396a <z_add_timeout+0x92>
    39e2:	bf00      	nop
    39e4:	200002a0 	.word	0x200002a0
    39e8:	20000084 	.word	0x20000084

000039ec <z_clock_announce>:
		}
	}
}

void z_clock_announce(int32_t ticks)
{
    39ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    39f0:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    39f2:	f7ff fc37 	bl	3264 <z_time_slice>
	__asm__ volatile(
    39f6:	f04f 0320 	mov.w	r3, #32
    39fa:	f3ef 8511 	mrs	r5, BASEPRI
    39fe:	f383 8811 	msr	BASEPRI, r3
    3a02:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    3a06:	4b2c      	ldr	r3, [pc, #176]	; (3ab8 <z_clock_announce+0xcc>)
    3a08:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 3abc <z_clock_announce+0xd0>
    3a0c:	4698      	mov	r8, r3
    3a0e:	46cb      	mov	fp, r9
	return list->head == list;
    3a10:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 3ac0 <z_clock_announce+0xd4>
    3a14:	601c      	str	r4, [r3, #0]
    3a16:	f8d8 c000 	ldr.w	ip, [r8]
    3a1a:	f8da 4000 	ldr.w	r4, [sl]
    3a1e:	4666      	mov	r6, ip
    3a20:	e9d9 2300 	ldrd	r2, r3, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3a24:	4554      	cmp	r4, sl
    3a26:	e9cd 2300 	strd	r2, r3, [sp]
    3a2a:	ea4f 77e6 	mov.w	r7, r6, asr #31
    3a2e:	d00c      	beq.n	3a4a <z_clock_announce+0x5e>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    3a30:	b15c      	cbz	r4, 3a4a <z_clock_announce+0x5e>
    3a32:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    3a36:	458c      	cmp	ip, r1
    3a38:	eb77 0302 	sbcs.w	r3, r7, r2
    3a3c:	da1b      	bge.n	3a76 <z_clock_announce+0x8a>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    3a3e:	ebb1 000c 	subs.w	r0, r1, ip
    3a42:	eb62 0107 	sbc.w	r1, r2, r7
    3a46:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    3a4a:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    3a4c:	9b00      	ldr	r3, [sp, #0]
	announce_remaining = 0;
    3a4e:	f8c8 4000 	str.w	r4, [r8]
	curr_tick += announce_remaining;
    3a52:	18f2      	adds	r2, r6, r3
    3a54:	9b01      	ldr	r3, [sp, #4]
    3a56:	eb47 0303 	adc.w	r3, r7, r3
    3a5a:	e9cb 2300 	strd	r2, r3, [fp]

	z_clock_set_timeout(next_timeout(), false);
    3a5e:	f7ff ff13 	bl	3888 <next_timeout>
    3a62:	4621      	mov	r1, r4
    3a64:	f7fd f91a 	bl	c9c <z_clock_set_timeout>
	__asm__ volatile(
    3a68:	f385 8811 	msr	BASEPRI, r5
    3a6c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    3a70:	b003      	add	sp, #12
    3a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
    3a76:	2200      	movs	r2, #0
		curr_tick += dt;
    3a78:	e9dd 6700 	ldrd	r6, r7, [sp]
		t->dticks = 0;
    3a7c:	2300      	movs	r3, #0
		curr_tick += dt;
    3a7e:	1876      	adds	r6, r6, r1
		announce_remaining -= dt;
    3a80:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    3a84:	eb47 77e1 	adc.w	r7, r7, r1, asr #31
		announce_remaining -= dt;
    3a88:	f8c8 0000 	str.w	r0, [r8]
		t->dticks = 0;
    3a8c:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    3a90:	4620      	mov	r0, r4
		curr_tick += dt;
    3a92:	e9c9 6700 	strd	r6, r7, [r9]
		remove_timeout(t);
    3a96:	f7ff fedd 	bl	3854 <remove_timeout>
    3a9a:	f385 8811 	msr	BASEPRI, r5
    3a9e:	f3bf 8f6f 	isb	sy
		t->fn(t);
    3aa2:	68a3      	ldr	r3, [r4, #8]
    3aa4:	4798      	blx	r3
	__asm__ volatile(
    3aa6:	f04f 0320 	mov.w	r3, #32
    3aaa:	f3ef 8511 	mrs	r5, BASEPRI
    3aae:	f383 8811 	msr	BASEPRI, r3
    3ab2:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    3ab6:	e7ae      	b.n	3a16 <z_clock_announce+0x2a>
    3ab8:	200008c4 	.word	0x200008c4
    3abc:	200002a0 	.word	0x200002a0
    3ac0:	20000084 	.word	0x20000084

00003ac4 <z_tick_get>:

int64_t z_tick_get(void)
{
    3ac4:	e92d 4818 	stmdb	sp!, {r3, r4, fp, lr}
    3ac8:	f04f 0320 	mov.w	r3, #32
    3acc:	f3ef 8411 	mrs	r4, BASEPRI
    3ad0:	f383 8811 	msr	BASEPRI, r3
    3ad4:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    3ad8:	f7fd f946 	bl	d68 <z_clock_elapsed>
    3adc:	4b07      	ldr	r3, [pc, #28]	; (3afc <z_tick_get+0x38>)
    3ade:	e9d3 2300 	ldrd	r2, r3, [r3]
    3ae2:	eb12 0b00 	adds.w	fp, r2, r0
    3ae6:	f143 0c00 	adc.w	ip, r3, #0
    3aea:	4658      	mov	r0, fp
    3aec:	4661      	mov	r1, ip
	__asm__ volatile(
    3aee:	f384 8811 	msr	BASEPRI, r4
    3af2:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    3af6:	e8bd 8818 	ldmia.w	sp!, {r3, r4, fp, pc}
    3afa:	bf00      	nop
    3afc:	200002a0 	.word	0x200002a0

00003b00 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(const struct device *unused)
{
    3b00:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    3b02:	4c06      	ldr	r4, [pc, #24]	; (3b1c <statics_init+0x1c>)
    3b04:	4d06      	ldr	r5, [pc, #24]	; (3b20 <statics_init+0x20>)
    3b06:	42ac      	cmp	r4, r5
    3b08:	d301      	bcc.n	3b0e <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
    3b0a:	2000      	movs	r0, #0
    3b0c:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    3b0e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    3b12:	4620      	mov	r0, r4
    3b14:	f001 fdfa 	bl	570c <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    3b18:	3414      	adds	r4, #20
    3b1a:	e7f4      	b.n	3b06 <statics_init+0x6>
    3b1c:	20000150 	.word	0x20000150
    3b20:	20000150 	.word	0x20000150

00003b24 <CC_PalMemCopyPlat>:
    3b24:	f001 bb93 	b.w	524e <memmove>

00003b28 <CC_PalMemSetZeroPlat>:
    3b28:	460a      	mov	r2, r1
    3b2a:	2100      	movs	r1, #0
    3b2c:	f001 bbd0 	b.w	52d0 <memset>

00003b30 <CC_PalInit>:
    3b30:	b510      	push	{r4, lr}
    3b32:	4811      	ldr	r0, [pc, #68]	; (3b78 <CC_PalInit+0x48>)
    3b34:	f000 f848 	bl	3bc8 <CC_PalMutexCreate>
    3b38:	b100      	cbz	r0, 3b3c <CC_PalInit+0xc>
    3b3a:	bd10      	pop	{r4, pc}
    3b3c:	480f      	ldr	r0, [pc, #60]	; (3b7c <CC_PalInit+0x4c>)
    3b3e:	f000 f843 	bl	3bc8 <CC_PalMutexCreate>
    3b42:	2800      	cmp	r0, #0
    3b44:	d1f9      	bne.n	3b3a <CC_PalInit+0xa>
    3b46:	4c0e      	ldr	r4, [pc, #56]	; (3b80 <CC_PalInit+0x50>)
    3b48:	4620      	mov	r0, r4
    3b4a:	f000 f83d 	bl	3bc8 <CC_PalMutexCreate>
    3b4e:	2800      	cmp	r0, #0
    3b50:	d1f3      	bne.n	3b3a <CC_PalInit+0xa>
    3b52:	4b0c      	ldr	r3, [pc, #48]	; (3b84 <CC_PalInit+0x54>)
    3b54:	480c      	ldr	r0, [pc, #48]	; (3b88 <CC_PalInit+0x58>)
    3b56:	601c      	str	r4, [r3, #0]
    3b58:	f000 f836 	bl	3bc8 <CC_PalMutexCreate>
    3b5c:	4601      	mov	r1, r0
    3b5e:	2800      	cmp	r0, #0
    3b60:	d1eb      	bne.n	3b3a <CC_PalInit+0xa>
    3b62:	f000 f82d 	bl	3bc0 <CC_PalDmaInit>
    3b66:	4604      	mov	r4, r0
    3b68:	b108      	cbz	r0, 3b6e <CC_PalInit+0x3e>
    3b6a:	4620      	mov	r0, r4
    3b6c:	bd10      	pop	{r4, pc}
    3b6e:	f000 f851 	bl	3c14 <CC_PalPowerSaveModeInit>
    3b72:	4620      	mov	r0, r4
    3b74:	e7fa      	b.n	3b6c <CC_PalInit+0x3c>
    3b76:	bf00      	nop
    3b78:	20000098 	.word	0x20000098
    3b7c:	2000008c 	.word	0x2000008c
    3b80:	20000094 	.word	0x20000094
    3b84:	2000009c 	.word	0x2000009c
    3b88:	20000090 	.word	0x20000090

00003b8c <CC_PalTerminate>:
    3b8c:	b508      	push	{r3, lr}
    3b8e:	4808      	ldr	r0, [pc, #32]	; (3bb0 <CC_PalTerminate+0x24>)
    3b90:	f000 f824 	bl	3bdc <CC_PalMutexDestroy>
    3b94:	4807      	ldr	r0, [pc, #28]	; (3bb4 <CC_PalTerminate+0x28>)
    3b96:	f000 f821 	bl	3bdc <CC_PalMutexDestroy>
    3b9a:	4807      	ldr	r0, [pc, #28]	; (3bb8 <CC_PalTerminate+0x2c>)
    3b9c:	f000 f81e 	bl	3bdc <CC_PalMutexDestroy>
    3ba0:	4806      	ldr	r0, [pc, #24]	; (3bbc <CC_PalTerminate+0x30>)
    3ba2:	f000 f81b 	bl	3bdc <CC_PalMutexDestroy>
    3ba6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    3baa:	f000 b80b 	b.w	3bc4 <CC_PalDmaTerminate>
    3bae:	bf00      	nop
    3bb0:	20000098 	.word	0x20000098
    3bb4:	2000008c 	.word	0x2000008c
    3bb8:	20000094 	.word	0x20000094
    3bbc:	20000090 	.word	0x20000090

00003bc0 <CC_PalDmaInit>:
    3bc0:	2000      	movs	r0, #0
    3bc2:	4770      	bx	lr

00003bc4 <CC_PalDmaTerminate>:
    3bc4:	4770      	bx	lr
    3bc6:	bf00      	nop

00003bc8 <CC_PalMutexCreate>:
    3bc8:	b508      	push	{r3, lr}
    3bca:	4b03      	ldr	r3, [pc, #12]	; (3bd8 <CC_PalMutexCreate+0x10>)
    3bcc:	6802      	ldr	r2, [r0, #0]
    3bce:	681b      	ldr	r3, [r3, #0]
    3bd0:	6810      	ldr	r0, [r2, #0]
    3bd2:	4798      	blx	r3
    3bd4:	2000      	movs	r0, #0
    3bd6:	bd08      	pop	{r3, pc}
    3bd8:	200000b0 	.word	0x200000b0

00003bdc <CC_PalMutexDestroy>:
    3bdc:	b508      	push	{r3, lr}
    3bde:	4b03      	ldr	r3, [pc, #12]	; (3bec <CC_PalMutexDestroy+0x10>)
    3be0:	6802      	ldr	r2, [r0, #0]
    3be2:	685b      	ldr	r3, [r3, #4]
    3be4:	6810      	ldr	r0, [r2, #0]
    3be6:	4798      	blx	r3
    3be8:	2000      	movs	r0, #0
    3bea:	bd08      	pop	{r3, pc}
    3bec:	200000b0 	.word	0x200000b0

00003bf0 <CC_PalMutexLock>:
    3bf0:	4b02      	ldr	r3, [pc, #8]	; (3bfc <CC_PalMutexLock+0xc>)
    3bf2:	6802      	ldr	r2, [r0, #0]
    3bf4:	689b      	ldr	r3, [r3, #8]
    3bf6:	6810      	ldr	r0, [r2, #0]
    3bf8:	4718      	bx	r3
    3bfa:	bf00      	nop
    3bfc:	200000b0 	.word	0x200000b0

00003c00 <CC_PalMutexUnlock>:
    3c00:	b508      	push	{r3, lr}
    3c02:	4b03      	ldr	r3, [pc, #12]	; (3c10 <CC_PalMutexUnlock+0x10>)
    3c04:	6802      	ldr	r2, [r0, #0]
    3c06:	68db      	ldr	r3, [r3, #12]
    3c08:	6810      	ldr	r0, [r2, #0]
    3c0a:	4798      	blx	r3
    3c0c:	2000      	movs	r0, #0
    3c0e:	bd08      	pop	{r3, pc}
    3c10:	200000b0 	.word	0x200000b0

00003c14 <CC_PalPowerSaveModeInit>:
    3c14:	b570      	push	{r4, r5, r6, lr}
    3c16:	4c09      	ldr	r4, [pc, #36]	; (3c3c <CC_PalPowerSaveModeInit+0x28>)
    3c18:	4d09      	ldr	r5, [pc, #36]	; (3c40 <CC_PalPowerSaveModeInit+0x2c>)
    3c1a:	6920      	ldr	r0, [r4, #16]
    3c1c:	68ab      	ldr	r3, [r5, #8]
    3c1e:	4798      	blx	r3
    3c20:	b118      	cbz	r0, 3c2a <CC_PalPowerSaveModeInit+0x16>
    3c22:	4b08      	ldr	r3, [pc, #32]	; (3c44 <CC_PalPowerSaveModeInit+0x30>)
    3c24:	4808      	ldr	r0, [pc, #32]	; (3c48 <CC_PalPowerSaveModeInit+0x34>)
    3c26:	685b      	ldr	r3, [r3, #4]
    3c28:	4798      	blx	r3
    3c2a:	2100      	movs	r1, #0
    3c2c:	4a07      	ldr	r2, [pc, #28]	; (3c4c <CC_PalPowerSaveModeInit+0x38>)
    3c2e:	68eb      	ldr	r3, [r5, #12]
    3c30:	6011      	str	r1, [r2, #0]
    3c32:	6920      	ldr	r0, [r4, #16]
    3c34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3c38:	4718      	bx	r3
    3c3a:	bf00      	nop
    3c3c:	200000c0 	.word	0x200000c0
    3c40:	200000b0 	.word	0x200000b0
    3c44:	200000a0 	.word	0x200000a0
    3c48:	00005bc8 	.word	0x00005bc8
    3c4c:	200008c8 	.word	0x200008c8

00003c50 <CC_PalPowerSaveModeSelect>:
    3c50:	b570      	push	{r4, r5, r6, lr}
    3c52:	4d1a      	ldr	r5, [pc, #104]	; (3cbc <CC_PalPowerSaveModeSelect+0x6c>)
    3c54:	4e1a      	ldr	r6, [pc, #104]	; (3cc0 <CC_PalPowerSaveModeSelect+0x70>)
    3c56:	4604      	mov	r4, r0
    3c58:	68b2      	ldr	r2, [r6, #8]
    3c5a:	6928      	ldr	r0, [r5, #16]
    3c5c:	4790      	blx	r2
    3c5e:	b9f0      	cbnz	r0, 3c9e <CC_PalPowerSaveModeSelect+0x4e>
    3c60:	b15c      	cbz	r4, 3c7a <CC_PalPowerSaveModeSelect+0x2a>
    3c62:	4c18      	ldr	r4, [pc, #96]	; (3cc4 <CC_PalPowerSaveModeSelect+0x74>)
    3c64:	6823      	ldr	r3, [r4, #0]
    3c66:	b1ab      	cbz	r3, 3c94 <CC_PalPowerSaveModeSelect+0x44>
    3c68:	2b01      	cmp	r3, #1
    3c6a:	d01a      	beq.n	3ca2 <CC_PalPowerSaveModeSelect+0x52>
    3c6c:	3b01      	subs	r3, #1
    3c6e:	6023      	str	r3, [r4, #0]
    3c70:	6928      	ldr	r0, [r5, #16]
    3c72:	68f3      	ldr	r3, [r6, #12]
    3c74:	4798      	blx	r3
    3c76:	2000      	movs	r0, #0
    3c78:	bd70      	pop	{r4, r5, r6, pc}
    3c7a:	4c12      	ldr	r4, [pc, #72]	; (3cc4 <CC_PalPowerSaveModeSelect+0x74>)
    3c7c:	6821      	ldr	r1, [r4, #0]
    3c7e:	b939      	cbnz	r1, 3c90 <CC_PalPowerSaveModeSelect+0x40>
    3c80:	2001      	movs	r0, #1
    3c82:	4b11      	ldr	r3, [pc, #68]	; (3cc8 <CC_PalPowerSaveModeSelect+0x78>)
    3c84:	4a11      	ldr	r2, [pc, #68]	; (3ccc <CC_PalPowerSaveModeSelect+0x7c>)
    3c86:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    3c8a:	6813      	ldr	r3, [r2, #0]
    3c8c:	2b00      	cmp	r3, #0
    3c8e:	d1fc      	bne.n	3c8a <CC_PalPowerSaveModeSelect+0x3a>
    3c90:	3101      	adds	r1, #1
    3c92:	6021      	str	r1, [r4, #0]
    3c94:	68f3      	ldr	r3, [r6, #12]
    3c96:	6928      	ldr	r0, [r5, #16]
    3c98:	4798      	blx	r3
    3c9a:	2000      	movs	r0, #0
    3c9c:	bd70      	pop	{r4, r5, r6, pc}
    3c9e:	480c      	ldr	r0, [pc, #48]	; (3cd0 <CC_PalPowerSaveModeSelect+0x80>)
    3ca0:	bd70      	pop	{r4, r5, r6, pc}
    3ca2:	4a0a      	ldr	r2, [pc, #40]	; (3ccc <CC_PalPowerSaveModeSelect+0x7c>)
    3ca4:	6813      	ldr	r3, [r2, #0]
    3ca6:	2b00      	cmp	r3, #0
    3ca8:	d1fc      	bne.n	3ca4 <CC_PalPowerSaveModeSelect+0x54>
    3caa:	4a07      	ldr	r2, [pc, #28]	; (3cc8 <CC_PalPowerSaveModeSelect+0x78>)
    3cac:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    3cb0:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    3cb4:	f000 f820 	bl	3cf8 <CC_HalMaskInterrupt>
    3cb8:	6823      	ldr	r3, [r4, #0]
    3cba:	e7d7      	b.n	3c6c <CC_PalPowerSaveModeSelect+0x1c>
    3cbc:	200000c0 	.word	0x200000c0
    3cc0:	200000b0 	.word	0x200000b0
    3cc4:	200008c8 	.word	0x200008c8
    3cc8:	50840000 	.word	0x50840000
    3ccc:	50841910 	.word	0x50841910
    3cd0:	ffff8fe9 	.word	0xffff8fe9

00003cd4 <CC_HalInit>:
    3cd4:	2000      	movs	r0, #0
    3cd6:	4770      	bx	lr

00003cd8 <CC_HalTerminate>:
    3cd8:	2000      	movs	r0, #0
    3cda:	4770      	bx	lr

00003cdc <CC_HalClearInterruptBit>:
    3cdc:	0543      	lsls	r3, r0, #21
    3cde:	d503      	bpl.n	3ce8 <CC_HalClearInterruptBit+0xc>
    3ce0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3ce4:	4b02      	ldr	r3, [pc, #8]	; (3cf0 <CC_HalClearInterruptBit+0x14>)
    3ce6:	601a      	str	r2, [r3, #0]
    3ce8:	4b02      	ldr	r3, [pc, #8]	; (3cf4 <CC_HalClearInterruptBit+0x18>)
    3cea:	6018      	str	r0, [r3, #0]
    3cec:	4770      	bx	lr
    3cee:	bf00      	nop
    3cf0:	50841108 	.word	0x50841108
    3cf4:	50841a08 	.word	0x50841a08

00003cf8 <CC_HalMaskInterrupt>:
    3cf8:	4b01      	ldr	r3, [pc, #4]	; (3d00 <CC_HalMaskInterrupt+0x8>)
    3cfa:	6018      	str	r0, [r3, #0]
    3cfc:	4770      	bx	lr
    3cfe:	bf00      	nop
    3d00:	50841a04 	.word	0x50841a04

00003d04 <CC_HalWaitInterruptRND>:
    3d04:	b108      	cbz	r0, 3d0a <CC_HalWaitInterruptRND+0x6>
    3d06:	f000 b803 	b.w	3d10 <CC_PalWaitInterruptRND>
    3d0a:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    3d0e:	4770      	bx	lr

00003d10 <CC_PalWaitInterruptRND>:
    3d10:	4602      	mov	r2, r0
    3d12:	4807      	ldr	r0, [pc, #28]	; (3d30 <CC_PalWaitInterruptRND+0x20>)
    3d14:	6803      	ldr	r3, [r0, #0]
    3d16:	4213      	tst	r3, r2
    3d18:	d0fc      	beq.n	3d14 <CC_PalWaitInterruptRND+0x4>
    3d1a:	b121      	cbz	r1, 3d26 <CC_PalWaitInterruptRND+0x16>
    3d1c:	4b05      	ldr	r3, [pc, #20]	; (3d34 <CC_PalWaitInterruptRND+0x24>)
    3d1e:	4806      	ldr	r0, [pc, #24]	; (3d38 <CC_PalWaitInterruptRND+0x28>)
    3d20:	681b      	ldr	r3, [r3, #0]
    3d22:	600b      	str	r3, [r1, #0]
    3d24:	6003      	str	r3, [r0, #0]
    3d26:	4b05      	ldr	r3, [pc, #20]	; (3d3c <CC_PalWaitInterruptRND+0x2c>)
    3d28:	2000      	movs	r0, #0
    3d2a:	601a      	str	r2, [r3, #0]
    3d2c:	4770      	bx	lr
    3d2e:	bf00      	nop
    3d30:	50841a00 	.word	0x50841a00
    3d34:	50841104 	.word	0x50841104
    3d38:	50841108 	.word	0x50841108
    3d3c:	50841a08 	.word	0x50841a08

00003d40 <mbedtls_platform_setup>:
    3d40:	f000 b89e 	b.w	3e80 <nrf_cc3xx_platform_init>

00003d44 <mbedtls_platform_zeroize>:
    3d44:	b138      	cbz	r0, 3d56 <mbedtls_platform_zeroize+0x12>
    3d46:	b131      	cbz	r1, 3d56 <mbedtls_platform_zeroize+0x12>
    3d48:	2200      	movs	r2, #0
    3d4a:	4401      	add	r1, r0
    3d4c:	4603      	mov	r3, r0
    3d4e:	3001      	adds	r0, #1
    3d50:	4281      	cmp	r1, r0
    3d52:	701a      	strb	r2, [r3, #0]
    3d54:	d1fa      	bne.n	3d4c <mbedtls_platform_zeroize+0x8>
    3d56:	4770      	bx	lr

00003d58 <mbedtls_hardware_poll>:
    3d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3d5c:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
    3d60:	460e      	mov	r6, r1
    3d62:	9205      	str	r2, [sp, #20]
    3d64:	2100      	movs	r1, #0
    3d66:	4614      	mov	r4, r2
    3d68:	a812      	add	r0, sp, #72	; 0x48
    3d6a:	f44f 7208 	mov.w	r2, #544	; 0x220
    3d6e:	461d      	mov	r5, r3
    3d70:	f001 faae 	bl	52d0 <memset>
    3d74:	2100      	movs	r1, #0
    3d76:	2228      	movs	r2, #40	; 0x28
    3d78:	a808      	add	r0, sp, #32
    3d7a:	9106      	str	r1, [sp, #24]
    3d7c:	f001 faa8 	bl	52d0 <memset>
    3d80:	2e00      	cmp	r6, #0
    3d82:	d03c      	beq.n	3dfe <mbedtls_hardware_poll+0xa6>
    3d84:	2d00      	cmp	r5, #0
    3d86:	d03a      	beq.n	3dfe <mbedtls_hardware_poll+0xa6>
    3d88:	2c00      	cmp	r4, #0
    3d8a:	d038      	beq.n	3dfe <mbedtls_hardware_poll+0xa6>
    3d8c:	2104      	movs	r1, #4
    3d8e:	a806      	add	r0, sp, #24
    3d90:	f7ff feca 	bl	3b28 <CC_PalMemSetZeroPlat>
    3d94:	a808      	add	r0, sp, #32
    3d96:	2128      	movs	r1, #40	; 0x28
    3d98:	f7ff fec6 	bl	3b28 <CC_PalMemSetZeroPlat>
    3d9c:	a808      	add	r0, sp, #32
    3d9e:	f000 f831 	bl	3e04 <RNG_PLAT_SetUserRngParameters>
    3da2:	b178      	cbz	r0, 3dc4 <mbedtls_hardware_poll+0x6c>
    3da4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    3da8:	f44f 7108 	mov.w	r1, #544	; 0x220
    3dac:	a812      	add	r0, sp, #72	; 0x48
    3dae:	f7ff ffc9 	bl	3d44 <mbedtls_platform_zeroize>
    3db2:	2104      	movs	r1, #4
    3db4:	a806      	add	r0, sp, #24
    3db6:	f7ff ffc5 	bl	3d44 <mbedtls_platform_zeroize>
    3dba:	4638      	mov	r0, r7
    3dbc:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
    3dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3dc4:	ab12      	add	r3, sp, #72	; 0x48
    3dc6:	f10d 081c 	add.w	r8, sp, #28
    3dca:	4602      	mov	r2, r0
    3dcc:	e9cd 5301 	strd	r5, r3, [sp, #4]
    3dd0:	9003      	str	r0, [sp, #12]
    3dd2:	ab05      	add	r3, sp, #20
    3dd4:	a908      	add	r1, sp, #32
    3dd6:	f8cd 8000 	str.w	r8, [sp]
    3dda:	a806      	add	r0, sp, #24
    3ddc:	f000 fd14 	bl	4808 <LLF_RND_GetTrngSource>
    3de0:	2800      	cmp	r0, #0
    3de2:	d1df      	bne.n	3da4 <mbedtls_hardware_poll+0x4c>
    3de4:	682b      	ldr	r3, [r5, #0]
    3de6:	42a3      	cmp	r3, r4
    3de8:	d3dc      	bcc.n	3da4 <mbedtls_hardware_poll+0x4c>
    3dea:	f8d8 1000 	ldr.w	r1, [r8]
    3dee:	4607      	mov	r7, r0
    3df0:	4622      	mov	r2, r4
    3df2:	4630      	mov	r0, r6
    3df4:	3108      	adds	r1, #8
    3df6:	f7ff fe95 	bl	3b24 <CC_PalMemCopyPlat>
    3dfa:	602c      	str	r4, [r5, #0]
    3dfc:	e7d4      	b.n	3da8 <mbedtls_hardware_poll+0x50>
    3dfe:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    3e02:	e7da      	b.n	3dba <mbedtls_hardware_poll+0x62>

00003e04 <RNG_PLAT_SetUserRngParameters>:
    3e04:	231c      	movs	r3, #28
    3e06:	b530      	push	{r4, r5, lr}
    3e08:	b083      	sub	sp, #12
    3e0a:	a901      	add	r1, sp, #4
    3e0c:	4604      	mov	r4, r0
    3e0e:	9301      	str	r3, [sp, #4]
    3e10:	f000 f9ce 	bl	41b0 <CC_PalTrngParamGet>
    3e14:	4605      	mov	r5, r0
    3e16:	b938      	cbnz	r0, 3e28 <RNG_PLAT_SetUserRngParameters+0x24>
    3e18:	9b01      	ldr	r3, [sp, #4]
    3e1a:	2b1c      	cmp	r3, #28
    3e1c:	d007      	beq.n	3e2e <RNG_PLAT_SetUserRngParameters+0x2a>
    3e1e:	4d16      	ldr	r5, [pc, #88]	; (3e78 <RNG_PLAT_SetUserRngParameters+0x74>)
    3e20:	4620      	mov	r0, r4
    3e22:	211c      	movs	r1, #28
    3e24:	f7ff fe80 	bl	3b28 <CC_PalMemSetZeroPlat>
    3e28:	4628      	mov	r0, r5
    3e2a:	b003      	add	sp, #12
    3e2c:	bd30      	pop	{r4, r5, pc}
    3e2e:	2101      	movs	r1, #1
    3e30:	e9d4 3200 	ldrd	r3, r2, [r4]
    3e34:	3b00      	subs	r3, #0
    3e36:	bf18      	it	ne
    3e38:	2301      	movne	r3, #1
    3e3a:	61e1      	str	r1, [r4, #28]
    3e3c:	b10a      	cbz	r2, 3e42 <RNG_PLAT_SetUserRngParameters+0x3e>
    3e3e:	f043 0302 	orr.w	r3, r3, #2
    3e42:	68a2      	ldr	r2, [r4, #8]
    3e44:	b932      	cbnz	r2, 3e54 <RNG_PLAT_SetUserRngParameters+0x50>
    3e46:	68e2      	ldr	r2, [r4, #12]
    3e48:	b942      	cbnz	r2, 3e5c <RNG_PLAT_SetUserRngParameters+0x58>
    3e4a:	e9c4 3208 	strd	r3, r2, [r4, #32]
    3e4e:	b98b      	cbnz	r3, 3e74 <RNG_PLAT_SetUserRngParameters+0x70>
    3e50:	4d0a      	ldr	r5, [pc, #40]	; (3e7c <RNG_PLAT_SetUserRngParameters+0x78>)
    3e52:	e7e5      	b.n	3e20 <RNG_PLAT_SetUserRngParameters+0x1c>
    3e54:	68e2      	ldr	r2, [r4, #12]
    3e56:	f043 0304 	orr.w	r3, r3, #4
    3e5a:	b13a      	cbz	r2, 3e6c <RNG_PLAT_SetUserRngParameters+0x68>
    3e5c:	2200      	movs	r2, #0
    3e5e:	4628      	mov	r0, r5
    3e60:	f043 0308 	orr.w	r3, r3, #8
    3e64:	e9c4 3208 	strd	r3, r2, [r4, #32]
    3e68:	b003      	add	sp, #12
    3e6a:	bd30      	pop	{r4, r5, pc}
    3e6c:	4615      	mov	r5, r2
    3e6e:	e9c4 3208 	strd	r3, r2, [r4, #32]
    3e72:	e7d9      	b.n	3e28 <RNG_PLAT_SetUserRngParameters+0x24>
    3e74:	4615      	mov	r5, r2
    3e76:	e7d7      	b.n	3e28 <RNG_PLAT_SetUserRngParameters+0x24>
    3e78:	00f00c37 	.word	0x00f00c37
    3e7c:	00f00c0e 	.word	0x00f00c0e

00003e80 <nrf_cc3xx_platform_init>:
    3e80:	b510      	push	{r4, lr}
    3e82:	4c0c      	ldr	r4, [pc, #48]	; (3eb4 <nrf_cc3xx_platform_init+0x34>)
    3e84:	6823      	ldr	r3, [r4, #0]
    3e86:	b113      	cbz	r3, 3e8e <nrf_cc3xx_platform_init+0xe>
    3e88:	4b0b      	ldr	r3, [pc, #44]	; (3eb8 <nrf_cc3xx_platform_init+0x38>)
    3e8a:	681b      	ldr	r3, [r3, #0]
    3e8c:	b92b      	cbnz	r3, 3e9a <nrf_cc3xx_platform_init+0x1a>
    3e8e:	f000 f94f 	bl	4130 <CC_LibInit>
    3e92:	b930      	cbnz	r0, 3ea2 <nrf_cc3xx_platform_init+0x22>
    3e94:	2201      	movs	r2, #1
    3e96:	4b08      	ldr	r3, [pc, #32]	; (3eb8 <nrf_cc3xx_platform_init+0x38>)
    3e98:	601a      	str	r2, [r3, #0]
    3e9a:	2301      	movs	r3, #1
    3e9c:	2000      	movs	r0, #0
    3e9e:	6023      	str	r3, [r4, #0]
    3ea0:	bd10      	pop	{r4, pc}
    3ea2:	3801      	subs	r0, #1
    3ea4:	2806      	cmp	r0, #6
    3ea6:	d901      	bls.n	3eac <nrf_cc3xx_platform_init+0x2c>
    3ea8:	4804      	ldr	r0, [pc, #16]	; (3ebc <nrf_cc3xx_platform_init+0x3c>)
    3eaa:	bd10      	pop	{r4, pc}
    3eac:	4b04      	ldr	r3, [pc, #16]	; (3ec0 <nrf_cc3xx_platform_init+0x40>)
    3eae:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3eb2:	bd10      	pop	{r4, pc}
    3eb4:	200008cc 	.word	0x200008cc
    3eb8:	200008d0 	.word	0x200008d0
    3ebc:	ffff8ffe 	.word	0xffff8ffe
    3ec0:	00005be8 	.word	0x00005be8

00003ec4 <nrf_cc3xx_platform_init_no_rng>:
    3ec4:	b510      	push	{r4, lr}
    3ec6:	4c0a      	ldr	r4, [pc, #40]	; (3ef0 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    3ec8:	6823      	ldr	r3, [r4, #0]
    3eca:	b11b      	cbz	r3, 3ed4 <nrf_cc3xx_platform_init_no_rng+0x10>
    3ecc:	2301      	movs	r3, #1
    3ece:	2000      	movs	r0, #0
    3ed0:	6023      	str	r3, [r4, #0]
    3ed2:	bd10      	pop	{r4, pc}
    3ed4:	f000 f898 	bl	4008 <CC_LibInitNoRng>
    3ed8:	2800      	cmp	r0, #0
    3eda:	d0f7      	beq.n	3ecc <nrf_cc3xx_platform_init_no_rng+0x8>
    3edc:	3801      	subs	r0, #1
    3ede:	2806      	cmp	r0, #6
    3ee0:	d803      	bhi.n	3eea <nrf_cc3xx_platform_init_no_rng+0x26>
    3ee2:	4b04      	ldr	r3, [pc, #16]	; (3ef4 <nrf_cc3xx_platform_init_no_rng+0x30>)
    3ee4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3ee8:	bd10      	pop	{r4, pc}
    3eea:	4803      	ldr	r0, [pc, #12]	; (3ef8 <nrf_cc3xx_platform_init_no_rng+0x34>)
    3eec:	bd10      	pop	{r4, pc}
    3eee:	bf00      	nop
    3ef0:	200008cc 	.word	0x200008cc
    3ef4:	00005be8 	.word	0x00005be8
    3ef8:	ffff8ffe 	.word	0xffff8ffe

00003efc <nrf_cc3xx_platform_abort>:
    3efc:	f3bf 8f4f 	dsb	sy
    3f00:	4905      	ldr	r1, [pc, #20]	; (3f18 <nrf_cc3xx_platform_abort+0x1c>)
    3f02:	4b06      	ldr	r3, [pc, #24]	; (3f1c <nrf_cc3xx_platform_abort+0x20>)
    3f04:	68ca      	ldr	r2, [r1, #12]
    3f06:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3f0a:	4313      	orrs	r3, r2
    3f0c:	60cb      	str	r3, [r1, #12]
    3f0e:	f3bf 8f4f 	dsb	sy
    3f12:	bf00      	nop
    3f14:	e7fd      	b.n	3f12 <nrf_cc3xx_platform_abort+0x16>
    3f16:	bf00      	nop
    3f18:	e000ed00 	.word	0xe000ed00
    3f1c:	05fa0004 	.word	0x05fa0004

00003f20 <CC_PalAbort>:
    3f20:	4b01      	ldr	r3, [pc, #4]	; (3f28 <CC_PalAbort+0x8>)
    3f22:	685b      	ldr	r3, [r3, #4]
    3f24:	4718      	bx	r3
    3f26:	bf00      	nop
    3f28:	200000a0 	.word	0x200000a0

00003f2c <nrf_cc3xx_platform_set_abort>:
    3f2c:	4b02      	ldr	r3, [pc, #8]	; (3f38 <nrf_cc3xx_platform_set_abort+0xc>)
    3f2e:	e9d0 1200 	ldrd	r1, r2, [r0]
    3f32:	e9c3 1200 	strd	r1, r2, [r3]
    3f36:	4770      	bx	lr
    3f38:	200000a0 	.word	0x200000a0

00003f3c <mutex_unlock>:
    3f3c:	b148      	cbz	r0, 3f52 <mutex_unlock+0x16>
    3f3e:	6843      	ldr	r3, [r0, #4]
    3f40:	b12b      	cbz	r3, 3f4e <mutex_unlock+0x12>
    3f42:	f3bf 8f5f 	dmb	sy
    3f46:	2300      	movs	r3, #0
    3f48:	6003      	str	r3, [r0, #0]
    3f4a:	4618      	mov	r0, r3
    3f4c:	4770      	bx	lr
    3f4e:	4802      	ldr	r0, [pc, #8]	; (3f58 <mutex_unlock+0x1c>)
    3f50:	4770      	bx	lr
    3f52:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3f56:	4770      	bx	lr
    3f58:	ffff8fea 	.word	0xffff8fea

00003f5c <mutex_free>:
    3f5c:	b510      	push	{r4, lr}
    3f5e:	4604      	mov	r4, r0
    3f60:	b128      	cbz	r0, 3f6e <mutex_free+0x12>
    3f62:	6863      	ldr	r3, [r4, #4]
    3f64:	b113      	cbz	r3, 3f6c <mutex_free+0x10>
    3f66:	2300      	movs	r3, #0
    3f68:	6023      	str	r3, [r4, #0]
    3f6a:	6063      	str	r3, [r4, #4]
    3f6c:	bd10      	pop	{r4, pc}
    3f6e:	4b02      	ldr	r3, [pc, #8]	; (3f78 <mutex_free+0x1c>)
    3f70:	4802      	ldr	r0, [pc, #8]	; (3f7c <mutex_free+0x20>)
    3f72:	685b      	ldr	r3, [r3, #4]
    3f74:	4798      	blx	r3
    3f76:	e7f4      	b.n	3f62 <mutex_free+0x6>
    3f78:	200000a0 	.word	0x200000a0
    3f7c:	00005c04 	.word	0x00005c04

00003f80 <mutex_init>:
    3f80:	b510      	push	{r4, lr}
    3f82:	4604      	mov	r4, r0
    3f84:	b130      	cbz	r0, 3f94 <mutex_init+0x14>
    3f86:	2200      	movs	r2, #0
    3f88:	6863      	ldr	r3, [r4, #4]
    3f8a:	6022      	str	r2, [r4, #0]
    3f8c:	f043 0301 	orr.w	r3, r3, #1
    3f90:	6063      	str	r3, [r4, #4]
    3f92:	bd10      	pop	{r4, pc}
    3f94:	4801      	ldr	r0, [pc, #4]	; (3f9c <mutex_init+0x1c>)
    3f96:	f7ff ffc3 	bl	3f20 <CC_PalAbort>
    3f9a:	e7f4      	b.n	3f86 <mutex_init+0x6>
    3f9c:	00005c2c 	.word	0x00005c2c

00003fa0 <mutex_lock>:
    3fa0:	b180      	cbz	r0, 3fc4 <mutex_lock+0x24>
    3fa2:	6843      	ldr	r3, [r0, #4]
    3fa4:	b163      	cbz	r3, 3fc0 <mutex_lock+0x20>
    3fa6:	2201      	movs	r2, #1
    3fa8:	e8d0 3fef 	ldaex	r3, [r0]
    3fac:	e8c0 2fe1 	stlex	r1, r2, [r0]
    3fb0:	2900      	cmp	r1, #0
    3fb2:	d1f9      	bne.n	3fa8 <mutex_lock+0x8>
    3fb4:	2b01      	cmp	r3, #1
    3fb6:	d0f7      	beq.n	3fa8 <mutex_lock+0x8>
    3fb8:	f3bf 8f5f 	dmb	sy
    3fbc:	2000      	movs	r0, #0
    3fbe:	4770      	bx	lr
    3fc0:	4802      	ldr	r0, [pc, #8]	; (3fcc <mutex_lock+0x2c>)
    3fc2:	4770      	bx	lr
    3fc4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3fc8:	4770      	bx	lr
    3fca:	bf00      	nop
    3fcc:	ffff8fea 	.word	0xffff8fea

00003fd0 <nrf_cc3xx_platform_set_mutexes>:
    3fd0:	b470      	push	{r4, r5, r6}
    3fd2:	4b0b      	ldr	r3, [pc, #44]	; (4000 <nrf_cc3xx_platform_set_mutexes+0x30>)
    3fd4:	6806      	ldr	r6, [r0, #0]
    3fd6:	68c2      	ldr	r2, [r0, #12]
    3fd8:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    3fdc:	e9c3 4202 	strd	r4, r2, [r3, #8]
    3fe0:	e9c3 6500 	strd	r6, r5, [r3]
    3fe4:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    3fe8:	680e      	ldr	r6, [r1, #0]
    3fea:	4b06      	ldr	r3, [pc, #24]	; (4004 <nrf_cc3xx_platform_set_mutexes+0x34>)
    3fec:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    3ff0:	e9c3 6500 	strd	r6, r5, [r3]
    3ff4:	e9c3 4002 	strd	r4, r0, [r3, #8]
    3ff8:	611a      	str	r2, [r3, #16]
    3ffa:	bc70      	pop	{r4, r5, r6}
    3ffc:	4770      	bx	lr
    3ffe:	bf00      	nop
    4000:	200000b0 	.word	0x200000b0
    4004:	200000c0 	.word	0x200000c0

00004008 <CC_LibInitNoRng>:
    4008:	b510      	push	{r4, lr}
    400a:	f7ff fe63 	bl	3cd4 <CC_HalInit>
    400e:	b120      	cbz	r0, 401a <CC_LibInitNoRng+0x12>
    4010:	2403      	movs	r4, #3
    4012:	f7ff fdbb 	bl	3b8c <CC_PalTerminate>
    4016:	4620      	mov	r0, r4
    4018:	bd10      	pop	{r4, pc}
    401a:	f7ff fd89 	bl	3b30 <CC_PalInit>
    401e:	b990      	cbnz	r0, 4046 <CC_LibInitNoRng+0x3e>
    4020:	f7ff fe16 	bl	3c50 <CC_PalPowerSaveModeSelect>
    4024:	b990      	cbnz	r0, 404c <CC_LibInitNoRng+0x44>
    4026:	4b0f      	ldr	r3, [pc, #60]	; (4064 <CC_LibInitNoRng+0x5c>)
    4028:	681b      	ldr	r3, [r3, #0]
    402a:	0e1b      	lsrs	r3, r3, #24
    402c:	2bf0      	cmp	r3, #240	; 0xf0
    402e:	d108      	bne.n	4042 <CC_LibInitNoRng+0x3a>
    4030:	4a0d      	ldr	r2, [pc, #52]	; (4068 <CC_LibInitNoRng+0x60>)
    4032:	4b0e      	ldr	r3, [pc, #56]	; (406c <CC_LibInitNoRng+0x64>)
    4034:	6812      	ldr	r2, [r2, #0]
    4036:	429a      	cmp	r2, r3
    4038:	d00a      	beq.n	4050 <CC_LibInitNoRng+0x48>
    403a:	2407      	movs	r4, #7
    403c:	f7ff fe4c 	bl	3cd8 <CC_HalTerminate>
    4040:	e7e7      	b.n	4012 <CC_LibInitNoRng+0xa>
    4042:	2406      	movs	r4, #6
    4044:	e7fa      	b.n	403c <CC_LibInitNoRng+0x34>
    4046:	2404      	movs	r4, #4
    4048:	4620      	mov	r0, r4
    404a:	bd10      	pop	{r4, pc}
    404c:	2400      	movs	r4, #0
    404e:	e7f5      	b.n	403c <CC_LibInitNoRng+0x34>
    4050:	2001      	movs	r0, #1
    4052:	f7ff fdfd 	bl	3c50 <CC_PalPowerSaveModeSelect>
    4056:	4604      	mov	r4, r0
    4058:	2800      	cmp	r0, #0
    405a:	d1f7      	bne.n	404c <CC_LibInitNoRng+0x44>
    405c:	4b04      	ldr	r3, [pc, #16]	; (4070 <CC_LibInitNoRng+0x68>)
    405e:	6018      	str	r0, [r3, #0]
    4060:	e7d9      	b.n	4016 <CC_LibInitNoRng+0xe>
    4062:	bf00      	nop
    4064:	50841928 	.word	0x50841928
    4068:	50841a24 	.word	0x50841a24
    406c:	20e00000 	.word	0x20e00000
    4070:	50841a0c 	.word	0x50841a0c

00004074 <CC_LibInitRngModule>:
    4074:	b530      	push	{r4, r5, lr}
    4076:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
    407a:	f44f 7208 	mov.w	r2, #544	; 0x220
    407e:	2100      	movs	r1, #0
    4080:	a80c      	add	r0, sp, #48	; 0x30
    4082:	f001 f925 	bl	52d0 <memset>
    4086:	2100      	movs	r1, #0
    4088:	2228      	movs	r2, #40	; 0x28
    408a:	a802      	add	r0, sp, #8
    408c:	9101      	str	r1, [sp, #4]
    408e:	f001 f91f 	bl	52d0 <memset>
    4092:	a802      	add	r0, sp, #8
    4094:	f7ff feb6 	bl	3e04 <RNG_PLAT_SetUserRngParameters>
    4098:	b120      	cbz	r0, 40a4 <CC_LibInitRngModule+0x30>
    409a:	2405      	movs	r4, #5
    409c:	4620      	mov	r0, r4
    409e:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    40a2:	bd30      	pop	{r4, r5, pc}
    40a4:	4d1d      	ldr	r5, [pc, #116]	; (411c <CC_LibInitRngModule+0xa8>)
    40a6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    40aa:	6828      	ldr	r0, [r5, #0]
    40ac:	f7ff fda0 	bl	3bf0 <CC_PalMutexLock>
    40b0:	4604      	mov	r4, r0
    40b2:	b9e8      	cbnz	r0, 40f0 <CC_LibInitRngModule+0x7c>
    40b4:	2000      	movs	r0, #0
    40b6:	f7ff fdcb 	bl	3c50 <CC_PalPowerSaveModeSelect>
    40ba:	bb58      	cbnz	r0, 4114 <CC_LibInitRngModule+0xa0>
    40bc:	aa0c      	add	r2, sp, #48	; 0x30
    40be:	a902      	add	r1, sp, #8
    40c0:	a801      	add	r0, sp, #4
    40c2:	f000 fbed 	bl	48a0 <LLF_RND_RunTrngStartupTest>
    40c6:	4604      	mov	r4, r0
    40c8:	2001      	movs	r0, #1
    40ca:	f7ff fdc1 	bl	3c50 <CC_PalPowerSaveModeSelect>
    40ce:	b9e8      	cbnz	r0, 410c <CC_LibInitRngModule+0x98>
    40d0:	6828      	ldr	r0, [r5, #0]
    40d2:	f7ff fd95 	bl	3c00 <CC_PalMutexUnlock>
    40d6:	b928      	cbnz	r0, 40e4 <CC_LibInitRngModule+0x70>
    40d8:	2c00      	cmp	r4, #0
    40da:	d1de      	bne.n	409a <CC_LibInitRngModule+0x26>
    40dc:	4620      	mov	r0, r4
    40de:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    40e2:	bd30      	pop	{r4, r5, pc}
    40e4:	480e      	ldr	r0, [pc, #56]	; (4120 <CC_LibInitRngModule+0xac>)
    40e6:	f7ff ff1b 	bl	3f20 <CC_PalAbort>
    40ea:	2c00      	cmp	r4, #0
    40ec:	d0f6      	beq.n	40dc <CC_LibInitRngModule+0x68>
    40ee:	e7d4      	b.n	409a <CC_LibInitRngModule+0x26>
    40f0:	480c      	ldr	r0, [pc, #48]	; (4124 <CC_LibInitRngModule+0xb0>)
    40f2:	f7ff ff15 	bl	3f20 <CC_PalAbort>
    40f6:	2c01      	cmp	r4, #1
    40f8:	d1dc      	bne.n	40b4 <CC_LibInitRngModule+0x40>
    40fa:	6828      	ldr	r0, [r5, #0]
    40fc:	f7ff fd80 	bl	3c00 <CC_PalMutexUnlock>
    4100:	2800      	cmp	r0, #0
    4102:	d0ca      	beq.n	409a <CC_LibInitRngModule+0x26>
    4104:	4806      	ldr	r0, [pc, #24]	; (4120 <CC_LibInitRngModule+0xac>)
    4106:	f7ff ff0b 	bl	3f20 <CC_PalAbort>
    410a:	e7c6      	b.n	409a <CC_LibInitRngModule+0x26>
    410c:	4806      	ldr	r0, [pc, #24]	; (4128 <CC_LibInitRngModule+0xb4>)
    410e:	f7ff ff07 	bl	3f20 <CC_PalAbort>
    4112:	e7dd      	b.n	40d0 <CC_LibInitRngModule+0x5c>
    4114:	4805      	ldr	r0, [pc, #20]	; (412c <CC_LibInitRngModule+0xb8>)
    4116:	f7ff ff03 	bl	3f20 <CC_PalAbort>
    411a:	e7cf      	b.n	40bc <CC_LibInitRngModule+0x48>
    411c:	2000009c 	.word	0x2000009c
    4120:	00005c68 	.word	0x00005c68
    4124:	00005c50 	.word	0x00005c50
    4128:	00005ca0 	.word	0x00005ca0
    412c:	00005c80 	.word	0x00005c80

00004130 <CC_LibInit>:
    4130:	b508      	push	{r3, lr}
    4132:	f7ff fdcf 	bl	3cd4 <CC_HalInit>
    4136:	b118      	cbz	r0, 4140 <CC_LibInit+0x10>
    4138:	f7ff fd28 	bl	3b8c <CC_PalTerminate>
    413c:	2003      	movs	r0, #3
    413e:	bd08      	pop	{r3, pc}
    4140:	f7ff fcf6 	bl	3b30 <CC_PalInit>
    4144:	b9c0      	cbnz	r0, 4178 <CC_LibInit+0x48>
    4146:	f7ff fd83 	bl	3c50 <CC_PalPowerSaveModeSelect>
    414a:	b9b8      	cbnz	r0, 417c <CC_LibInit+0x4c>
    414c:	4b14      	ldr	r3, [pc, #80]	; (41a0 <CC_LibInit+0x70>)
    414e:	681b      	ldr	r3, [r3, #0]
    4150:	0e1b      	lsrs	r3, r3, #24
    4152:	2bf0      	cmp	r3, #240	; 0xf0
    4154:	d10a      	bne.n	416c <CC_LibInit+0x3c>
    4156:	4a13      	ldr	r2, [pc, #76]	; (41a4 <CC_LibInit+0x74>)
    4158:	4b13      	ldr	r3, [pc, #76]	; (41a8 <CC_LibInit+0x78>)
    415a:	6812      	ldr	r2, [r2, #0]
    415c:	429a      	cmp	r2, r3
    415e:	d017      	beq.n	4190 <CC_LibInit+0x60>
    4160:	f7ff fdba 	bl	3cd8 <CC_HalTerminate>
    4164:	f7ff fd12 	bl	3b8c <CC_PalTerminate>
    4168:	2007      	movs	r0, #7
    416a:	bd08      	pop	{r3, pc}
    416c:	f7ff fdb4 	bl	3cd8 <CC_HalTerminate>
    4170:	f7ff fd0c 	bl	3b8c <CC_PalTerminate>
    4174:	2006      	movs	r0, #6
    4176:	bd08      	pop	{r3, pc}
    4178:	2004      	movs	r0, #4
    417a:	bd08      	pop	{r3, pc}
    417c:	f7ff fdac 	bl	3cd8 <CC_HalTerminate>
    4180:	f7ff fd04 	bl	3b8c <CC_PalTerminate>
    4184:	f7ff ff76 	bl	4074 <CC_LibInitRngModule>
    4188:	2800      	cmp	r0, #0
    418a:	bf18      	it	ne
    418c:	2005      	movne	r0, #5
    418e:	bd08      	pop	{r3, pc}
    4190:	2001      	movs	r0, #1
    4192:	f7ff fd5d 	bl	3c50 <CC_PalPowerSaveModeSelect>
    4196:	2800      	cmp	r0, #0
    4198:	d1f0      	bne.n	417c <CC_LibInit+0x4c>
    419a:	4b04      	ldr	r3, [pc, #16]	; (41ac <CC_LibInit+0x7c>)
    419c:	6018      	str	r0, [r3, #0]
    419e:	e7f1      	b.n	4184 <CC_LibInit+0x54>
    41a0:	50841928 	.word	0x50841928
    41a4:	50841a24 	.word	0x50841a24
    41a8:	20e00000 	.word	0x20e00000
    41ac:	50841a0c 	.word	0x50841a0c

000041b0 <CC_PalTrngParamGet>:
    41b0:	2800      	cmp	r0, #0
    41b2:	d066      	beq.n	4282 <CC_PalTrngParamGet+0xd2>
    41b4:	2900      	cmp	r1, #0
    41b6:	d064      	beq.n	4282 <CC_PalTrngParamGet+0xd2>
    41b8:	680b      	ldr	r3, [r1, #0]
    41ba:	2b1c      	cmp	r3, #28
    41bc:	d161      	bne.n	4282 <CC_PalTrngParamGet+0xd2>
    41be:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    41c2:	4a3b      	ldr	r2, [pc, #236]	; (42b0 <CC_PalTrngParamGet+0x100>)
    41c4:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    41c8:	4291      	cmp	r1, r2
    41ca:	d05c      	beq.n	4286 <CC_PalTrngParamGet+0xd6>
    41cc:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    41d0:	3201      	adds	r2, #1
    41d2:	d058      	beq.n	4286 <CC_PalTrngParamGet+0xd6>
    41d4:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    41d8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    41dc:	6002      	str	r2, [r0, #0]
    41de:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    41e2:	4a34      	ldr	r2, [pc, #208]	; (42b4 <CC_PalTrngParamGet+0x104>)
    41e4:	4291      	cmp	r1, r2
    41e6:	d060      	beq.n	42aa <CC_PalTrngParamGet+0xfa>
    41e8:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    41ec:	3201      	adds	r2, #1
    41ee:	d05c      	beq.n	42aa <CC_PalTrngParamGet+0xfa>
    41f0:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    41f4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    41f8:	6042      	str	r2, [r0, #4]
    41fa:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    41fe:	f512 7f94 	cmn.w	r2, #296	; 0x128
    4202:	d04f      	beq.n	42a4 <CC_PalTrngParamGet+0xf4>
    4204:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    4208:	3201      	adds	r2, #1
    420a:	d04b      	beq.n	42a4 <CC_PalTrngParamGet+0xf4>
    420c:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    4210:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    4214:	6082      	str	r2, [r0, #8]
    4216:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    421a:	4a27      	ldr	r2, [pc, #156]	; (42b8 <CC_PalTrngParamGet+0x108>)
    421c:	4291      	cmp	r1, r2
    421e:	d03e      	beq.n	429e <CC_PalTrngParamGet+0xee>
    4220:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    4224:	3201      	adds	r2, #1
    4226:	d03a      	beq.n	429e <CC_PalTrngParamGet+0xee>
    4228:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    422c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    4230:	60c2      	str	r2, [r0, #12]
    4232:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    4236:	3270      	adds	r2, #112	; 0x70
    4238:	d02f      	beq.n	429a <CC_PalTrngParamGet+0xea>
    423a:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    423e:	3201      	adds	r2, #1
    4240:	d02b      	beq.n	429a <CC_PalTrngParamGet+0xea>
    4242:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    4246:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    424a:	6102      	str	r2, [r0, #16]
    424c:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    4250:	32af      	adds	r2, #175	; 0xaf
    4252:	d020      	beq.n	4296 <CC_PalTrngParamGet+0xe6>
    4254:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    4258:	3201      	adds	r2, #1
    425a:	d01c      	beq.n	4296 <CC_PalTrngParamGet+0xe6>
    425c:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    4260:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    4264:	6142      	str	r2, [r0, #20]
    4266:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    426a:	4a14      	ldr	r2, [pc, #80]	; (42bc <CC_PalTrngParamGet+0x10c>)
    426c:	4291      	cmp	r1, r2
    426e:	d00d      	beq.n	428c <CC_PalTrngParamGet+0xdc>
    4270:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    4274:	3201      	adds	r2, #1
    4276:	d009      	beq.n	428c <CC_PalTrngParamGet+0xdc>
    4278:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    427c:	6183      	str	r3, [r0, #24]
    427e:	2000      	movs	r0, #0
    4280:	4770      	bx	lr
    4282:	2001      	movs	r0, #1
    4284:	4770      	bx	lr
    4286:	f640 02fc 	movw	r2, #2300	; 0x8fc
    428a:	e7a5      	b.n	41d8 <CC_PalTrngParamGet+0x28>
    428c:	f240 3337 	movw	r3, #823	; 0x337
    4290:	6183      	str	r3, [r0, #24]
    4292:	2000      	movs	r0, #0
    4294:	4770      	bx	lr
    4296:	2251      	movs	r2, #81	; 0x51
    4298:	e7e2      	b.n	4260 <CC_PalTrngParamGet+0xb0>
    429a:	2290      	movs	r2, #144	; 0x90
    429c:	e7d3      	b.n	4246 <CC_PalTrngParamGet+0x96>
    429e:	f642 1204 	movw	r2, #10500	; 0x2904
    42a2:	e7c3      	b.n	422c <CC_PalTrngParamGet+0x7c>
    42a4:	f640 62d8 	movw	r2, #3800	; 0xed8
    42a8:	e7b2      	b.n	4210 <CC_PalTrngParamGet+0x60>
    42aa:	f242 02d0 	movw	r2, #8400	; 0x20d0
    42ae:	e7a1      	b.n	41f4 <CC_PalTrngParamGet+0x44>
    42b0:	fffff8fc 	.word	0xfffff8fc
    42b4:	ffff20d0 	.word	0xffff20d0
    42b8:	ffff2904 	.word	0xffff2904
    42bc:	fffff337 	.word	0xfffff337

000042c0 <startTrngHW>:
    42c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    42c4:	2800      	cmp	r0, #0
    42c6:	d077      	beq.n	43b8 <startTrngHW+0xf8>
    42c8:	460c      	mov	r4, r1
    42ca:	2900      	cmp	r1, #0
    42cc:	d074      	beq.n	43b8 <startTrngHW+0xf8>
    42ce:	461d      	mov	r5, r3
    42d0:	2b00      	cmp	r3, #0
    42d2:	d071      	beq.n	43b8 <startTrngHW+0xf8>
    42d4:	4606      	mov	r6, r0
    42d6:	b11a      	cbz	r2, 42e0 <startTrngHW+0x20>
    42d8:	2201      	movs	r2, #1
    42da:	2300      	movs	r3, #0
    42dc:	602a      	str	r2, [r5, #0]
    42de:	6003      	str	r3, [r0, #0]
    42e0:	682b      	ldr	r3, [r5, #0]
    42e2:	2b00      	cmp	r3, #0
    42e4:	d064      	beq.n	43b0 <startTrngHW+0xf0>
    42e6:	4629      	mov	r1, r5
    42e8:	4620      	mov	r0, r4
    42ea:	f000 fb15 	bl	4918 <LLF_RND_GetFastestRosc>
    42ee:	4607      	mov	r7, r0
    42f0:	2800      	cmp	r0, #0
    42f2:	d15e      	bne.n	43b2 <startTrngHW+0xf2>
    42f4:	4621      	mov	r1, r4
    42f6:	6828      	ldr	r0, [r5, #0]
    42f8:	f000 faf0 	bl	48dc <LLF_RND_GetRoscSampleCnt>
    42fc:	4607      	mov	r7, r0
    42fe:	2800      	cmp	r0, #0
    4300:	d157      	bne.n	43b2 <startTrngHW+0xf2>
    4302:	682b      	ldr	r3, [r5, #0]
    4304:	2b08      	cmp	r3, #8
    4306:	d066      	beq.n	43d6 <startTrngHW+0x116>
    4308:	2b04      	cmp	r3, #4
    430a:	d067      	beq.n	43dc <startTrngHW+0x11c>
    430c:	f1a3 0802 	sub.w	r8, r3, #2
    4310:	fab8 f888 	clz	r8, r8
    4314:	ea4f 1858 	mov.w	r8, r8, lsr #5
    4318:	2301      	movs	r3, #1
    431a:	469c      	mov	ip, r3
    431c:	4a31      	ldr	r2, [pc, #196]	; (43e4 <startTrngHW+0x124>)
    431e:	4932      	ldr	r1, [pc, #200]	; (43e8 <startTrngHW+0x128>)
    4320:	6013      	str	r3, [r2, #0]
    4322:	4610      	mov	r0, r2
    4324:	600b      	str	r3, [r1, #0]
    4326:	3a94      	subs	r2, #148	; 0x94
    4328:	f8c0 c000 	str.w	ip, [r0]
    432c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    432e:	6013      	str	r3, [r2, #0]
    4330:	6811      	ldr	r1, [r2, #0]
    4332:	428b      	cmp	r3, r1
    4334:	d1f8      	bne.n	4328 <startTrngHW+0x68>
    4336:	f04f 0900 	mov.w	r9, #0
    433a:	4b2c      	ldr	r3, [pc, #176]	; (43ec <startTrngHW+0x12c>)
    433c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4340:	f8c3 9000 	str.w	r9, [r3]
    4344:	f7ff fcca 	bl	3cdc <CC_HalClearInterruptBit>
    4348:	4b29      	ldr	r3, [pc, #164]	; (43f0 <startTrngHW+0x130>)
    434a:	4a2a      	ldr	r2, [pc, #168]	; (43f4 <startTrngHW+0x134>)
    434c:	4648      	mov	r0, r9
    434e:	601a      	str	r2, [r3, #0]
    4350:	f7ff fcd2 	bl	3cf8 <CC_HalMaskInterrupt>
    4354:	4a28      	ldr	r2, [pc, #160]	; (43f8 <startTrngHW+0x138>)
    4356:	4b29      	ldr	r3, [pc, #164]	; (43fc <startTrngHW+0x13c>)
    4358:	f8c2 8000 	str.w	r8, [r2]
    435c:	6818      	ldr	r0, [r3, #0]
    435e:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    4362:	f7ff fcc9 	bl	3cf8 <CC_HalMaskInterrupt>
    4366:	220a      	movs	r2, #10
    4368:	4b25      	ldr	r3, [pc, #148]	; (4400 <startTrngHW+0x140>)
    436a:	601a      	str	r2, [r3, #0]
    436c:	9a08      	ldr	r2, [sp, #32]
    436e:	6923      	ldr	r3, [r4, #16]
    4370:	2a01      	cmp	r2, #1
    4372:	6a61      	ldr	r1, [r4, #36]	; 0x24
    4374:	d024      	beq.n	43c0 <startTrngHW+0x100>
    4376:	4a23      	ldr	r2, [pc, #140]	; (4404 <startTrngHW+0x144>)
    4378:	fba2 2303 	umull	r2, r3, r2, r3
    437c:	091b      	lsrs	r3, r3, #4
    437e:	2201      	movs	r2, #1
    4380:	fb03 f301 	mul.w	r3, r3, r1
    4384:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4388:	491f      	ldr	r1, [pc, #124]	; (4408 <startTrngHW+0x148>)
    438a:	03db      	lsls	r3, r3, #15
    438c:	099b      	lsrs	r3, r3, #6
    438e:	600b      	str	r3, [r1, #0]
    4390:	4b16      	ldr	r3, [pc, #88]	; (43ec <startTrngHW+0x12c>)
    4392:	4638      	mov	r0, r7
    4394:	601a      	str	r2, [r3, #0]
    4396:	6833      	ldr	r3, [r6, #0]
    4398:	682a      	ldr	r2, [r5, #0]
    439a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    439e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    43a2:	6033      	str	r3, [r6, #0]
    43a4:	682a      	ldr	r2, [r5, #0]
    43a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    43aa:	6033      	str	r3, [r6, #0]
    43ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    43b0:	4f16      	ldr	r7, [pc, #88]	; (440c <startTrngHW+0x14c>)
    43b2:	4638      	mov	r0, r7
    43b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    43b8:	4f15      	ldr	r7, [pc, #84]	; (4410 <startTrngHW+0x150>)
    43ba:	4638      	mov	r0, r7
    43bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    43c0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    43c4:	f8d3 2c0c 	ldr.w	r2, [r3, #3084]	; 0xc0c
    43c8:	3201      	adds	r2, #1
    43ca:	d002      	beq.n	43d2 <startTrngHW+0x112>
    43cc:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    43d0:	e7d1      	b.n	4376 <startTrngHW+0xb6>
    43d2:	2316      	movs	r3, #22
    43d4:	e7d3      	b.n	437e <startTrngHW+0xbe>
    43d6:	f04f 0803 	mov.w	r8, #3
    43da:	e79d      	b.n	4318 <startTrngHW+0x58>
    43dc:	f04f 0802 	mov.w	r8, #2
    43e0:	e79a      	b.n	4318 <startTrngHW+0x58>
    43e2:	bf00      	nop
    43e4:	508411c4 	.word	0x508411c4
    43e8:	50841140 	.word	0x50841140
    43ec:	5084112c 	.word	0x5084112c
    43f0:	50841100 	.word	0x50841100
    43f4:	0ffffffe 	.word	0x0ffffffe
    43f8:	5084110c 	.word	0x5084110c
    43fc:	50841a04 	.word	0x50841a04
    4400:	50841138 	.word	0x50841138
    4404:	aaaaaaab 	.word	0xaaaaaaab
    4408:	508411d8 	.word	0x508411d8
    440c:	00f10c31 	.word	0x00f10c31
    4410:	00f10c35 	.word	0x00f10c35

00004414 <LLF_RND_RepetitionCounterTest.part.0>:
    4414:	b4f0      	push	{r4, r5, r6, r7}
    4416:	2400      	movs	r4, #0
    4418:	00c9      	lsls	r1, r1, #3
    441a:	4626      	mov	r6, r4
    441c:	4627      	mov	r7, r4
    441e:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
    4422:	e006      	b.n	4432 <LLF_RND_RepetitionCounterTest.part.0+0x1e>
    4424:	429f      	cmp	r7, r3
    4426:	d015      	beq.n	4454 <LLF_RND_RepetitionCounterTest.part.0+0x40>
    4428:	2601      	movs	r6, #1
    442a:	4565      	cmp	r5, ip
    442c:	d818      	bhi.n	4460 <LLF_RND_RepetitionCounterTest.part.0+0x4c>
    442e:	462c      	mov	r4, r5
    4430:	461f      	mov	r7, r3
    4432:	0963      	lsrs	r3, r4, #5
    4434:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    4438:	f004 011f 	and.w	r1, r4, #31
    443c:	40cb      	lsrs	r3, r1
    443e:	291f      	cmp	r1, #31
    4440:	f104 0501 	add.w	r5, r4, #1
    4444:	bf18      	it	ne
    4446:	f003 0301 	andne.w	r3, r3, #1
    444a:	2c00      	cmp	r4, #0
    444c:	d1ea      	bne.n	4424 <LLF_RND_RepetitionCounterTest.part.0+0x10>
    444e:	2601      	movs	r6, #1
    4450:	4635      	mov	r5, r6
    4452:	e7ec      	b.n	442e <LLF_RND_RepetitionCounterTest.part.0+0x1a>
    4454:	3601      	adds	r6, #1
    4456:	4296      	cmp	r6, r2
    4458:	d1e7      	bne.n	442a <LLF_RND_RepetitionCounterTest.part.0+0x16>
    445a:	4803      	ldr	r0, [pc, #12]	; (4468 <LLF_RND_RepetitionCounterTest.part.0+0x54>)
    445c:	bcf0      	pop	{r4, r5, r6, r7}
    445e:	4770      	bx	lr
    4460:	2000      	movs	r0, #0
    4462:	bcf0      	pop	{r4, r5, r6, r7}
    4464:	4770      	bx	lr
    4466:	bf00      	nop
    4468:	00f10c36 	.word	0x00f10c36

0000446c <LLF_RND_AdaptiveProportionTest>:
    446c:	2800      	cmp	r0, #0
    446e:	d05f      	beq.n	4530 <LLF_RND_AdaptiveProportionTest+0xc4>
    4470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4474:	1e4c      	subs	r4, r1, #1
    4476:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    447a:	d226      	bcs.n	44ca <LLF_RND_AdaptiveProportionTest+0x5e>
    447c:	b32b      	cbz	r3, 44ca <LLF_RND_AdaptiveProportionTest+0x5e>
    447e:	b322      	cbz	r2, 44ca <LLF_RND_AdaptiveProportionTest+0x5e>
    4480:	00cc      	lsls	r4, r1, #3
    4482:	2b01      	cmp	r3, #1
    4484:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
    4488:	d02f      	beq.n	44ea <LLF_RND_AdaptiveProportionTest+0x7e>
    448a:	2100      	movs	r1, #0
    448c:	468c      	mov	ip, r1
    448e:	460f      	mov	r7, r1
    4490:	460d      	mov	r5, r1
    4492:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
    4496:	094c      	lsrs	r4, r1, #5
    4498:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
    449c:	f001 061f 	and.w	r6, r1, #31
    44a0:	40f4      	lsrs	r4, r6
    44a2:	2e1f      	cmp	r6, #31
    44a4:	bf18      	it	ne
    44a6:	f004 0401 	andne.w	r4, r4, #1
    44aa:	b921      	cbnz	r1, 44b6 <LLF_RND_AdaptiveProportionTest+0x4a>
    44ac:	2501      	movs	r5, #1
    44ae:	46ac      	mov	ip, r5
    44b0:	4629      	mov	r1, r5
    44b2:	4627      	mov	r7, r4
    44b4:	e7ef      	b.n	4496 <LLF_RND_AdaptiveProportionTest+0x2a>
    44b6:	42ab      	cmp	r3, r5
    44b8:	d013      	beq.n	44e2 <LLF_RND_AdaptiveProportionTest+0x76>
    44ba:	42a7      	cmp	r7, r4
    44bc:	d101      	bne.n	44c2 <LLF_RND_AdaptiveProportionTest+0x56>
    44be:	f10c 0c01 	add.w	ip, ip, #1
    44c2:	4545      	cmp	r5, r8
    44c4:	d104      	bne.n	44d0 <LLF_RND_AdaptiveProportionTest+0x64>
    44c6:	4562      	cmp	r2, ip
    44c8:	d202      	bcs.n	44d0 <LLF_RND_AdaptiveProportionTest+0x64>
    44ca:	481a      	ldr	r0, [pc, #104]	; (4534 <LLF_RND_AdaptiveProportionTest+0xc8>)
    44cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    44d0:	463c      	mov	r4, r7
    44d2:	3101      	adds	r1, #1
    44d4:	458e      	cmp	lr, r1
    44d6:	f105 0501 	add.w	r5, r5, #1
    44da:	d2ea      	bcs.n	44b2 <LLF_RND_AdaptiveProportionTest+0x46>
    44dc:	2000      	movs	r0, #0
    44de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    44e2:	2500      	movs	r5, #0
    44e4:	f04f 0c01 	mov.w	ip, #1
    44e8:	e7f3      	b.n	44d2 <LLF_RND_AdaptiveProportionTest+0x66>
    44ea:	2600      	movs	r6, #0
    44ec:	46b4      	mov	ip, r6
    44ee:	4637      	mov	r7, r6
    44f0:	4631      	mov	r1, r6
    44f2:	094b      	lsrs	r3, r1, #5
    44f4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    44f8:	f001 051f 	and.w	r5, r1, #31
    44fc:	40eb      	lsrs	r3, r5
    44fe:	2d1f      	cmp	r5, #31
    4500:	bf18      	it	ne
    4502:	f003 0301 	andne.w	r3, r3, #1
    4506:	b139      	cbz	r1, 4518 <LLF_RND_AdaptiveProportionTest+0xac>
    4508:	b95f      	cbnz	r7, 4522 <LLF_RND_AdaptiveProportionTest+0xb6>
    450a:	459c      	cmp	ip, r3
    450c:	d001      	beq.n	4512 <LLF_RND_AdaptiveProportionTest+0xa6>
    450e:	4663      	mov	r3, ip
    4510:	e008      	b.n	4524 <LLF_RND_AdaptiveProportionTest+0xb8>
    4512:	4663      	mov	r3, ip
    4514:	3601      	adds	r6, #1
    4516:	e005      	b.n	4524 <LLF_RND_AdaptiveProportionTest+0xb8>
    4518:	2601      	movs	r6, #1
    451a:	4631      	mov	r1, r6
    451c:	469c      	mov	ip, r3
    451e:	2701      	movs	r7, #1
    4520:	e7e7      	b.n	44f2 <LLF_RND_AdaptiveProportionTest+0x86>
    4522:	463e      	mov	r6, r7
    4524:	42b2      	cmp	r2, r6
    4526:	d3d0      	bcc.n	44ca <LLF_RND_AdaptiveProportionTest+0x5e>
    4528:	3101      	adds	r1, #1
    452a:	42a1      	cmp	r1, r4
    452c:	d1f6      	bne.n	451c <LLF_RND_AdaptiveProportionTest+0xb0>
    452e:	e7d5      	b.n	44dc <LLF_RND_AdaptiveProportionTest+0x70>
    4530:	4800      	ldr	r0, [pc, #0]	; (4534 <LLF_RND_AdaptiveProportionTest+0xc8>)
    4532:	4770      	bx	lr
    4534:	00f10c37 	.word	0x00f10c37

00004538 <getTrngSource>:
    4538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    453c:	b08d      	sub	sp, #52	; 0x34
    453e:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4540:	4607      	mov	r7, r0
    4542:	460c      	mov	r4, r1
    4544:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4546:	2e00      	cmp	r6, #0
    4548:	d14c      	bne.n	45e4 <getTrngSource+0xac>
    454a:	f8d1 b010 	ldr.w	fp, [r1, #16]
    454e:	2100      	movs	r1, #0
    4550:	601d      	str	r5, [r3, #0]
    4552:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4554:	6019      	str	r1, [r3, #0]
    4556:	2a00      	cmp	r2, #0
    4558:	f000 811e 	beq.w	4798 <getTrngSource+0x260>
    455c:	4a9a      	ldr	r2, [pc, #616]	; (47c8 <getTrngSource+0x290>)
    455e:	4b9b      	ldr	r3, [pc, #620]	; (47cc <getTrngSource+0x294>)
    4560:	6811      	ldr	r1, [r2, #0]
    4562:	6a62      	ldr	r2, [r4, #36]	; 0x24
    4564:	681b      	ldr	r3, [r3, #0]
    4566:	429a      	cmp	r2, r3
    4568:	d147      	bne.n	45fa <getTrngSource+0xc2>
    456a:	290a      	cmp	r1, #10
    456c:	d145      	bne.n	45fa <getTrngSource+0xc2>
    456e:	78fb      	ldrb	r3, [r7, #3]
    4570:	9304      	str	r3, [sp, #16]
    4572:	2304      	movs	r3, #4
    4574:	46b8      	mov	r8, r7
    4576:	9302      	str	r3, [sp, #8]
    4578:	4b95      	ldr	r3, [pc, #596]	; (47d0 <getTrngSource+0x298>)
    457a:	fba3 230b 	umull	r2, r3, r3, fp
    457e:	ea4f 0a93 	mov.w	sl, r3, lsr #2
    4582:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
    4586:	f105 0208 	add.w	r2, r5, #8
    458a:	9203      	str	r2, [sp, #12]
    458c:	ebab 0a43 	sub.w	sl, fp, r3, lsl #1
    4590:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4592:	f8c3 b000 	str.w	fp, [r3]
    4596:	f1bb 0f00 	cmp.w	fp, #0
    459a:	f000 80c3 	beq.w	4724 <getTrngSource+0x1ec>
    459e:	465d      	mov	r5, fp
    45a0:	f04f 0900 	mov.w	r9, #0
    45a4:	9e03      	ldr	r6, [sp, #12]
    45a6:	f000 f9c7 	bl	4938 <LLF_RND_TurnOffTrng>
    45aa:	2300      	movs	r3, #0
    45ac:	9305      	str	r3, [sp, #20]
    45ae:	f1b8 0f00 	cmp.w	r8, #0
    45b2:	f000 80e5 	beq.w	4780 <getTrngSource+0x248>
    45b6:	2c00      	cmp	r4, #0
    45b8:	f000 80e2 	beq.w	4780 <getTrngSource+0x248>
    45bc:	9b04      	ldr	r3, [sp, #16]
    45be:	2b00      	cmp	r3, #0
    45c0:	f000 80dc 	beq.w	477c <getTrngSource+0x244>
    45c4:	4620      	mov	r0, r4
    45c6:	a904      	add	r1, sp, #16
    45c8:	f000 f9a6 	bl	4918 <LLF_RND_GetFastestRosc>
    45cc:	b1b8      	cbz	r0, 45fe <getTrngSource+0xc6>
    45ce:	4b81      	ldr	r3, [pc, #516]	; (47d4 <getTrngSource+0x29c>)
    45d0:	4298      	cmp	r0, r3
    45d2:	f040 80a7 	bne.w	4724 <getTrngSource+0x1ec>
    45d6:	9002      	str	r0, [sp, #8]
    45d8:	f000 f9ae 	bl	4938 <LLF_RND_TurnOffTrng>
    45dc:	9802      	ldr	r0, [sp, #8]
    45de:	b00d      	add	sp, #52	; 0x34
    45e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45e4:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    45e8:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    45ec:	3001      	adds	r0, #1
    45ee:	bf0c      	ite	eq
    45f0:	f44f 7b04 	moveq.w	fp, #528	; 0x210
    45f4:	f8d1 bc0c 	ldrne.w	fp, [r1, #3084]	; 0xc0c
    45f8:	e7a9      	b.n	454e <getTrngSource+0x16>
    45fa:	4877      	ldr	r0, [pc, #476]	; (47d8 <getTrngSource+0x2a0>)
    45fc:	e7eb      	b.n	45d6 <getTrngSource+0x9e>
    45fe:	4621      	mov	r1, r4
    4600:	9804      	ldr	r0, [sp, #16]
    4602:	f000 f96b 	bl	48dc <LLF_RND_GetRoscSampleCnt>
    4606:	2800      	cmp	r0, #0
    4608:	d1e1      	bne.n	45ce <getTrngSource+0x96>
    460a:	9f04      	ldr	r7, [sp, #16]
    460c:	2f08      	cmp	r7, #8
    460e:	f000 80b9 	beq.w	4784 <getTrngSource+0x24c>
    4612:	2f04      	cmp	r7, #4
    4614:	f000 80b8 	beq.w	4788 <getTrngSource+0x250>
    4618:	f1a7 0702 	sub.w	r7, r7, #2
    461c:	fab7 f787 	clz	r7, r7
    4620:	097f      	lsrs	r7, r7, #5
    4622:	2301      	movs	r3, #1
    4624:	4619      	mov	r1, r3
    4626:	486d      	ldr	r0, [pc, #436]	; (47dc <getTrngSource+0x2a4>)
    4628:	6003      	str	r3, [r0, #0]
    462a:	f840 3c84 	str.w	r3, [r0, #-132]
    462e:	4b6b      	ldr	r3, [pc, #428]	; (47dc <getTrngSource+0x2a4>)
    4630:	4866      	ldr	r0, [pc, #408]	; (47cc <getTrngSource+0x294>)
    4632:	6019      	str	r1, [r3, #0]
    4634:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4636:	6003      	str	r3, [r0, #0]
    4638:	6800      	ldr	r0, [r0, #0]
    463a:	4283      	cmp	r3, r0
    463c:	d1f7      	bne.n	462e <getTrngSource+0xf6>
    463e:	2300      	movs	r3, #0
    4640:	4a67      	ldr	r2, [pc, #412]	; (47e0 <getTrngSource+0x2a8>)
    4642:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4646:	6013      	str	r3, [r2, #0]
    4648:	f7ff fb48 	bl	3cdc <CC_HalClearInterruptBit>
    464c:	2300      	movs	r3, #0
    464e:	4965      	ldr	r1, [pc, #404]	; (47e4 <getTrngSource+0x2ac>)
    4650:	4618      	mov	r0, r3
    4652:	4b65      	ldr	r3, [pc, #404]	; (47e8 <getTrngSource+0x2b0>)
    4654:	6019      	str	r1, [r3, #0]
    4656:	f7ff fb4f 	bl	3cf8 <CC_HalMaskInterrupt>
    465a:	4964      	ldr	r1, [pc, #400]	; (47ec <getTrngSource+0x2b4>)
    465c:	4b64      	ldr	r3, [pc, #400]	; (47f0 <getTrngSource+0x2b8>)
    465e:	600f      	str	r7, [r1, #0]
    4660:	6818      	ldr	r0, [r3, #0]
    4662:	4f5b      	ldr	r7, [pc, #364]	; (47d0 <getTrngSource+0x298>)
    4664:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    4668:	f7ff fb46 	bl	3cf8 <CC_HalMaskInterrupt>
    466c:	210a      	movs	r1, #10
    466e:	2201      	movs	r2, #1
    4670:	4b55      	ldr	r3, [pc, #340]	; (47c8 <getTrngSource+0x290>)
    4672:	4860      	ldr	r0, [pc, #384]	; (47f4 <getTrngSource+0x2bc>)
    4674:	6019      	str	r1, [r3, #0]
    4676:	6921      	ldr	r1, [r4, #16]
    4678:	6a63      	ldr	r3, [r4, #36]	; 0x24
    467a:	fba7 c101 	umull	ip, r1, r7, r1
    467e:	0909      	lsrs	r1, r1, #4
    4680:	fb03 f301 	mul.w	r3, r3, r1
    4684:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4688:	03db      	lsls	r3, r3, #15
    468a:	099b      	lsrs	r3, r3, #6
    468c:	6003      	str	r3, [r0, #0]
    468e:	4b54      	ldr	r3, [pc, #336]	; (47e0 <getTrngSource+0x2a8>)
    4690:	a805      	add	r0, sp, #20
    4692:	601a      	str	r2, [r3, #0]
    4694:	9904      	ldr	r1, [sp, #16]
    4696:	f8d8 2000 	ldr.w	r2, [r8]
    469a:	020b      	lsls	r3, r1, #8
    469c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    46a0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    46a4:	4313      	orrs	r3, r2
    46a6:	f8c8 3000 	str.w	r3, [r8]
    46aa:	f000 f907 	bl	48bc <LLF_RND_WaitRngInterrupt>
    46ae:	2800      	cmp	r0, #0
    46b0:	d18d      	bne.n	45ce <getTrngSource+0x96>
    46b2:	4b51      	ldr	r3, [pc, #324]	; (47f8 <getTrngSource+0x2c0>)
    46b4:	fba7 2705 	umull	r2, r7, r7, r5
    46b8:	681a      	ldr	r2, [r3, #0]
    46ba:	3314      	adds	r3, #20
    46bc:	9206      	str	r2, [sp, #24]
    46be:	f853 2c10 	ldr.w	r2, [r3, #-16]
    46c2:	ebb9 0f97 	cmp.w	r9, r7, lsr #2
    46c6:	9207      	str	r2, [sp, #28]
    46c8:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    46cc:	9208      	str	r2, [sp, #32]
    46ce:	f853 2c08 	ldr.w	r2, [r3, #-8]
    46d2:	9209      	str	r2, [sp, #36]	; 0x24
    46d4:	f853 2c04 	ldr.w	r2, [r3, #-4]
    46d8:	920a      	str	r2, [sp, #40]	; 0x28
    46da:	681b      	ldr	r3, [r3, #0]
    46dc:	930b      	str	r3, [sp, #44]	; 0x2c
    46de:	d102      	bne.n	46e6 <getTrngSource+0x1ae>
    46e0:	f1ba 0f00 	cmp.w	sl, #0
    46e4:	d141      	bne.n	476a <getTrngSource+0x232>
    46e6:	2218      	movs	r2, #24
    46e8:	4630      	mov	r0, r6
    46ea:	eb0d 0102 	add.w	r1, sp, r2
    46ee:	f7ff fa19 	bl	3b24 <CC_PalMemCopyPlat>
    46f2:	3d18      	subs	r5, #24
    46f4:	3618      	adds	r6, #24
    46f6:	f109 0901 	add.w	r9, r9, #1
    46fa:	2d00      	cmp	r5, #0
    46fc:	f47f af53 	bne.w	45a6 <getTrngSource+0x6e>
    4700:	f5bb 7f04 	cmp.w	fp, #528	; 0x210
    4704:	d85d      	bhi.n	47c2 <getTrngSource+0x28a>
    4706:	9d03      	ldr	r5, [sp, #12]
    4708:	4659      	mov	r1, fp
    470a:	4628      	mov	r0, r5
    470c:	6962      	ldr	r2, [r4, #20]
    470e:	f7ff fe81 	bl	4414 <LLF_RND_RepetitionCounterTest.part.0>
    4712:	2800      	cmp	r0, #0
    4714:	d04b      	beq.n	47ae <getTrngSource+0x276>
    4716:	2300      	movs	r3, #0
    4718:	9a16      	ldr	r2, [sp, #88]	; 0x58
    471a:	6013      	str	r3, [r2, #0]
    471c:	4b2d      	ldr	r3, [pc, #180]	; (47d4 <getTrngSource+0x29c>)
    471e:	4298      	cmp	r0, r3
    4720:	f43f af59 	beq.w	45d6 <getTrngSource+0x9e>
    4724:	9d04      	ldr	r5, [sp, #16]
    4726:	2d08      	cmp	r5, #8
    4728:	d034      	beq.n	4794 <getTrngSource+0x25c>
    472a:	2200      	movs	r2, #0
    472c:	ab04      	add	r3, sp, #16
    472e:	4621      	mov	r1, r4
    4730:	4640      	mov	r0, r8
    4732:	006d      	lsls	r5, r5, #1
    4734:	9200      	str	r2, [sp, #0]
    4736:	9504      	str	r5, [sp, #16]
    4738:	f7ff fdc2 	bl	42c0 <startTrngHW>
    473c:	4b2f      	ldr	r3, [pc, #188]	; (47fc <getTrngSource+0x2c4>)
    473e:	4298      	cmp	r0, r3
    4740:	d024      	beq.n	478c <getTrngSource+0x254>
    4742:	2800      	cmp	r0, #0
    4744:	f47f af47 	bne.w	45d6 <getTrngSource+0x9e>
    4748:	f8d8 2000 	ldr.w	r2, [r8]
    474c:	0a13      	lsrs	r3, r2, #8
    474e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    4752:	4313      	orrs	r3, r2
    4754:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    4758:	f8c8 3000 	str.w	r3, [r8]
    475c:	9b02      	ldr	r3, [sp, #8]
    475e:	3b01      	subs	r3, #1
    4760:	9302      	str	r3, [sp, #8]
    4762:	f47f af15 	bne.w	4590 <getTrngSource+0x58>
    4766:	2000      	movs	r0, #0
    4768:	e735      	b.n	45d6 <getTrngSource+0x9e>
    476a:	4630      	mov	r0, r6
    476c:	4652      	mov	r2, sl
    476e:	a906      	add	r1, sp, #24
    4770:	f7ff f9d8 	bl	3b24 <CC_PalMemCopyPlat>
    4774:	eba5 050a 	sub.w	r5, r5, sl
    4778:	4456      	add	r6, sl
    477a:	e7bc      	b.n	46f6 <getTrngSource+0x1be>
    477c:	481f      	ldr	r0, [pc, #124]	; (47fc <getTrngSource+0x2c4>)
    477e:	e726      	b.n	45ce <getTrngSource+0x96>
    4780:	481f      	ldr	r0, [pc, #124]	; (4800 <getTrngSource+0x2c8>)
    4782:	e724      	b.n	45ce <getTrngSource+0x96>
    4784:	2703      	movs	r7, #3
    4786:	e74c      	b.n	4622 <getTrngSource+0xea>
    4788:	2702      	movs	r7, #2
    478a:	e74a      	b.n	4622 <getTrngSource+0xea>
    478c:	6a23      	ldr	r3, [r4, #32]
    478e:	2b00      	cmp	r3, #0
    4790:	f43f af21 	beq.w	45d6 <getTrngSource+0x9e>
    4794:	481b      	ldr	r0, [pc, #108]	; (4804 <getTrngSource+0x2cc>)
    4796:	e71e      	b.n	45d6 <getTrngSource+0x9e>
    4798:	2201      	movs	r2, #1
    479a:	4621      	mov	r1, r4
    479c:	4638      	mov	r0, r7
    479e:	9600      	str	r6, [sp, #0]
    47a0:	ab04      	add	r3, sp, #16
    47a2:	f7ff fd8d 	bl	42c0 <startTrngHW>
    47a6:	2800      	cmp	r0, #0
    47a8:	f43f aee3 	beq.w	4572 <getTrngSource+0x3a>
    47ac:	e713      	b.n	45d6 <getTrngSource+0x9e>
    47ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
    47b2:	4659      	mov	r1, fp
    47b4:	4628      	mov	r0, r5
    47b6:	69a2      	ldr	r2, [r4, #24]
    47b8:	f7ff fe58 	bl	446c <LLF_RND_AdaptiveProportionTest>
    47bc:	2800      	cmp	r0, #0
    47be:	d1aa      	bne.n	4716 <getTrngSource+0x1de>
    47c0:	e7d1      	b.n	4766 <getTrngSource+0x22e>
    47c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    47c4:	601d      	str	r5, [r3, #0]
    47c6:	e7ad      	b.n	4724 <getTrngSource+0x1ec>
    47c8:	50841138 	.word	0x50841138
    47cc:	50841130 	.word	0x50841130
    47d0:	aaaaaaab 	.word	0xaaaaaaab
    47d4:	00f10c02 	.word	0x00f10c02
    47d8:	00f10c30 	.word	0x00f10c30
    47dc:	508411c4 	.word	0x508411c4
    47e0:	5084112c 	.word	0x5084112c
    47e4:	0ffffffe 	.word	0x0ffffffe
    47e8:	50841100 	.word	0x50841100
    47ec:	5084110c 	.word	0x5084110c
    47f0:	50841a04 	.word	0x50841a04
    47f4:	508411d8 	.word	0x508411d8
    47f8:	50841114 	.word	0x50841114
    47fc:	00f10c31 	.word	0x00f10c31
    4800:	00f10c35 	.word	0x00f10c35
    4804:	00f10c32 	.word	0x00f10c32

00004808 <LLF_RND_GetTrngSource>:
    4808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    480c:	4e1f      	ldr	r6, [pc, #124]	; (488c <LLF_RND_GetTrngSource+0x84>)
    480e:	b084      	sub	sp, #16
    4810:	4604      	mov	r4, r0
    4812:	460d      	mov	r5, r1
    4814:	6830      	ldr	r0, [r6, #0]
    4816:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    481a:	4690      	mov	r8, r2
    481c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    481e:	f7ff f9e7 	bl	3bf0 <CC_PalMutexLock>
    4822:	b9d8      	cbnz	r0, 485c <LLF_RND_GetTrngSource+0x54>
    4824:	2000      	movs	r0, #0
    4826:	f7ff fa13 	bl	3c50 <CC_PalPowerSaveModeSelect>
    482a:	b9f8      	cbnz	r0, 486c <LLF_RND_GetTrngSource+0x64>
    482c:	2300      	movs	r3, #0
    482e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4830:	4620      	mov	r0, r4
    4832:	9200      	str	r2, [sp, #0]
    4834:	9302      	str	r3, [sp, #8]
    4836:	4642      	mov	r2, r8
    4838:	4629      	mov	r1, r5
    483a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    483c:	9701      	str	r7, [sp, #4]
    483e:	f7ff fe7b 	bl	4538 <getTrngSource>
    4842:	4604      	mov	r4, r0
    4844:	2001      	movs	r0, #1
    4846:	f7ff fa03 	bl	3c50 <CC_PalPowerSaveModeSelect>
    484a:	b9d0      	cbnz	r0, 4882 <LLF_RND_GetTrngSource+0x7a>
    484c:	6830      	ldr	r0, [r6, #0]
    484e:	f7ff f9d7 	bl	3c00 <CC_PalMutexUnlock>
    4852:	b978      	cbnz	r0, 4874 <LLF_RND_GetTrngSource+0x6c>
    4854:	4620      	mov	r0, r4
    4856:	b004      	add	sp, #16
    4858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    485c:	480c      	ldr	r0, [pc, #48]	; (4890 <LLF_RND_GetTrngSource+0x88>)
    485e:	f7ff fb5f 	bl	3f20 <CC_PalAbort>
    4862:	2000      	movs	r0, #0
    4864:	f7ff f9f4 	bl	3c50 <CC_PalPowerSaveModeSelect>
    4868:	2800      	cmp	r0, #0
    486a:	d0df      	beq.n	482c <LLF_RND_GetTrngSource+0x24>
    486c:	4809      	ldr	r0, [pc, #36]	; (4894 <LLF_RND_GetTrngSource+0x8c>)
    486e:	f7ff fb57 	bl	3f20 <CC_PalAbort>
    4872:	e7db      	b.n	482c <LLF_RND_GetTrngSource+0x24>
    4874:	4808      	ldr	r0, [pc, #32]	; (4898 <LLF_RND_GetTrngSource+0x90>)
    4876:	f7ff fb53 	bl	3f20 <CC_PalAbort>
    487a:	4620      	mov	r0, r4
    487c:	b004      	add	sp, #16
    487e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4882:	4806      	ldr	r0, [pc, #24]	; (489c <LLF_RND_GetTrngSource+0x94>)
    4884:	f7ff fb4c 	bl	3f20 <CC_PalAbort>
    4888:	e7e0      	b.n	484c <LLF_RND_GetTrngSource+0x44>
    488a:	bf00      	nop
    488c:	2000009c 	.word	0x2000009c
    4890:	00005c50 	.word	0x00005c50
    4894:	00005c80 	.word	0x00005c80
    4898:	00005c68 	.word	0x00005c68
    489c:	00005ca0 	.word	0x00005ca0

000048a0 <LLF_RND_RunTrngStartupTest>:
    48a0:	b510      	push	{r4, lr}
    48a2:	2401      	movs	r4, #1
    48a4:	b086      	sub	sp, #24
    48a6:	ab05      	add	r3, sp, #20
    48a8:	e9cd 2401 	strd	r2, r4, [sp, #4]
    48ac:	9300      	str	r3, [sp, #0]
    48ae:	2200      	movs	r2, #0
    48b0:	ab04      	add	r3, sp, #16
    48b2:	f7ff fe41 	bl	4538 <getTrngSource>
    48b6:	b006      	add	sp, #24
    48b8:	bd10      	pop	{r4, pc}
    48ba:	bf00      	nop

000048bc <LLF_RND_WaitRngInterrupt>:
    48bc:	4601      	mov	r1, r0
    48be:	b508      	push	{r3, lr}
    48c0:	f44f 6080 	mov.w	r0, #1024	; 0x400
    48c4:	f7ff fa1e 	bl	3d04 <CC_HalWaitInterruptRND>
    48c8:	2300      	movs	r3, #0
    48ca:	4902      	ldr	r1, [pc, #8]	; (48d4 <LLF_RND_WaitRngInterrupt+0x18>)
    48cc:	4a02      	ldr	r2, [pc, #8]	; (48d8 <LLF_RND_WaitRngInterrupt+0x1c>)
    48ce:	600b      	str	r3, [r1, #0]
    48d0:	6013      	str	r3, [r2, #0]
    48d2:	bd08      	pop	{r3, pc}
    48d4:	508411c8 	.word	0x508411c8
    48d8:	5084112c 	.word	0x5084112c

000048dc <LLF_RND_GetRoscSampleCnt>:
    48dc:	3801      	subs	r0, #1
    48de:	2807      	cmp	r0, #7
    48e0:	d805      	bhi.n	48ee <LLF_RND_GetRoscSampleCnt+0x12>
    48e2:	e8df f000 	tbb	[pc, r0]
    48e6:	0e0a      	.short	0x0e0a
    48e8:	04041204 	.word	0x04041204
    48ec:	0604      	.short	0x0604
    48ee:	4809      	ldr	r0, [pc, #36]	; (4914 <LLF_RND_GetRoscSampleCnt+0x38>)
    48f0:	4770      	bx	lr
    48f2:	68cb      	ldr	r3, [r1, #12]
    48f4:	2000      	movs	r0, #0
    48f6:	624b      	str	r3, [r1, #36]	; 0x24
    48f8:	4770      	bx	lr
    48fa:	680b      	ldr	r3, [r1, #0]
    48fc:	2000      	movs	r0, #0
    48fe:	624b      	str	r3, [r1, #36]	; 0x24
    4900:	4770      	bx	lr
    4902:	684b      	ldr	r3, [r1, #4]
    4904:	2000      	movs	r0, #0
    4906:	624b      	str	r3, [r1, #36]	; 0x24
    4908:	4770      	bx	lr
    490a:	688b      	ldr	r3, [r1, #8]
    490c:	2000      	movs	r0, #0
    490e:	624b      	str	r3, [r1, #36]	; 0x24
    4910:	4770      	bx	lr
    4912:	bf00      	nop
    4914:	00f10c31 	.word	0x00f10c31

00004918 <LLF_RND_GetFastestRosc>:
    4918:	680b      	ldr	r3, [r1, #0]
    491a:	e002      	b.n	4922 <LLF_RND_GetFastestRosc+0xa>
    491c:	2b08      	cmp	r3, #8
    491e:	600b      	str	r3, [r1, #0]
    4920:	d806      	bhi.n	4930 <LLF_RND_GetFastestRosc+0x18>
    4922:	6a02      	ldr	r2, [r0, #32]
    4924:	4213      	tst	r3, r2
    4926:	ea4f 0343 	mov.w	r3, r3, lsl #1
    492a:	d0f7      	beq.n	491c <LLF_RND_GetFastestRosc+0x4>
    492c:	2000      	movs	r0, #0
    492e:	4770      	bx	lr
    4930:	4800      	ldr	r0, [pc, #0]	; (4934 <LLF_RND_GetFastestRosc+0x1c>)
    4932:	4770      	bx	lr
    4934:	00f10c31 	.word	0x00f10c31

00004938 <LLF_RND_TurnOffTrng>:
    4938:	2300      	movs	r3, #0
    493a:	4904      	ldr	r1, [pc, #16]	; (494c <LLF_RND_TurnOffTrng+0x14>)
    493c:	4a04      	ldr	r2, [pc, #16]	; (4950 <LLF_RND_TurnOffTrng+0x18>)
    493e:	600b      	str	r3, [r1, #0]
    4940:	f44f 6080 	mov.w	r0, #1024	; 0x400
    4944:	6013      	str	r3, [r2, #0]
    4946:	f7ff b9c9 	b.w	3cdc <CC_HalClearInterruptBit>
    494a:	bf00      	nop
    494c:	5084112c 	.word	0x5084112c
    4950:	508411c4 	.word	0x508411c4

00004954 <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    4954:	b508      	push	{r3, lr}
	spm_config();
    4956:	f7fc fb65 	bl	1024 <spm_config>
	spm_jump();
}
    495a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    495e:	f7fc baf7 	b.w	f50 <spm_jump>

00004962 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4962:	b160      	cbz	r0, 497e <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4964:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4966:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    496a:	2b01      	cmp	r3, #1
    496c:	d003      	beq.n	4976 <sys_notify_validate+0x14>
    496e:	2b03      	cmp	r3, #3
    4970:	d105      	bne.n	497e <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4972:	6803      	ldr	r3, [r0, #0]
    4974:	b11b      	cbz	r3, 497e <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4976:	2300      	movs	r3, #0
    4978:	6083      	str	r3, [r0, #8]
    497a:	4618      	mov	r0, r3
    497c:	4770      	bx	lr
		return -EINVAL;
    497e:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4982:	4770      	bx	lr

00004984 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4984:	6842      	ldr	r2, [r0, #4]

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    4986:	4603      	mov	r3, r0
	return method & SYS_NOTIFY_METHOD_MASK;
    4988:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    498c:	2a03      	cmp	r2, #3
    498e:	f04f 0200 	mov.w	r2, #0
	notify->result = res;
    4992:	6081      	str	r1, [r0, #8]
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4994:	bf0c      	ite	eq
    4996:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = 0;
    4998:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    499a:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    499c:	4770      	bx	lr

0000499e <arch_printk_char_out>:
}
    499e:	2000      	movs	r0, #0
    49a0:	4770      	bx	lr

000049a2 <z_vprintk>:
{
    49a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
    49a6:	2500      	movs	r5, #0
{
    49a8:	4606      	mov	r6, r0
    49aa:	460f      	mov	r7, r1
    49ac:	461c      	mov	r4, r3
	int min_width = -1;
    49ae:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
    49b2:	46a8      	mov	r8, r5
{
    49b4:	b087      	sub	sp, #28
    49b6:	f102 3bff 	add.w	fp, r2, #4294967295	; 0xffffffff
			might_format = 0;
    49ba:	f04f 0a00 	mov.w	sl, #0
					break;
    49be:	e007      	b.n	49d0 <z_vprintk+0x2e>
		if (!might_format) {
    49c0:	f1ba 0f00 	cmp.w	sl, #0
    49c4:	d10b      	bne.n	49de <z_vprintk+0x3c>
			if (*fmt != '%') {
    49c6:	2825      	cmp	r0, #37	; 0x25
    49c8:	f000 80f0 	beq.w	4bac <z_vprintk+0x20a>
				out((int)*fmt, ctx);
    49cc:	4639      	mov	r1, r7
    49ce:	47b0      	blx	r6
	while (*fmt) {
    49d0:	f81b 0f01 	ldrb.w	r0, [fp, #1]!
    49d4:	2800      	cmp	r0, #0
    49d6:	d1f3      	bne.n	49c0 <z_vprintk+0x1e>
}
    49d8:	b007      	add	sp, #28
    49da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
    49de:	2864      	cmp	r0, #100	; 0x64
    49e0:	d06c      	beq.n	4abc <z_vprintk+0x11a>
    49e2:	d81a      	bhi.n	4a1a <z_vprintk+0x78>
    49e4:	2839      	cmp	r0, #57	; 0x39
    49e6:	d80a      	bhi.n	49fe <z_vprintk+0x5c>
    49e8:	2831      	cmp	r0, #49	; 0x31
    49ea:	d25e      	bcs.n	4aaa <z_vprintk+0x108>
    49ec:	282d      	cmp	r0, #45	; 0x2d
    49ee:	f000 80e4 	beq.w	4bba <z_vprintk+0x218>
    49f2:	2830      	cmp	r0, #48	; 0x30
    49f4:	d04a      	beq.n	4a8c <z_vprintk+0xea>
    49f6:	2825      	cmp	r0, #37	; 0x25
    49f8:	d107      	bne.n	4a0a <z_vprintk+0x68>
				out((int)'%', ctx);
    49fa:	4639      	mov	r1, r7
    49fc:	e00b      	b.n	4a16 <z_vprintk+0x74>
			switch (*fmt) {
    49fe:	2858      	cmp	r0, #88	; 0x58
    4a00:	f000 80a5 	beq.w	4b4e <z_vprintk+0x1ac>
    4a04:	2863      	cmp	r0, #99	; 0x63
    4a06:	f000 80cd 	beq.w	4ba4 <z_vprintk+0x202>
					out((int)'%', ctx);
    4a0a:	4639      	mov	r1, r7
    4a0c:	2025      	movs	r0, #37	; 0x25
    4a0e:	47b0      	blx	r6
					out((int)*fmt, ctx);
    4a10:	4639      	mov	r1, r7
    4a12:	f89b 0000 	ldrb.w	r0, [fp]
    4a16:	47b0      	blx	r6
    4a18:	e7cf      	b.n	49ba <z_vprintk+0x18>
			switch (*fmt) {
    4a1a:	2870      	cmp	r0, #112	; 0x70
    4a1c:	f000 808d 	beq.w	4b3a <z_vprintk+0x198>
    4a20:	d80d      	bhi.n	4a3e <z_vprintk+0x9c>
    4a22:	2869      	cmp	r0, #105	; 0x69
    4a24:	d04a      	beq.n	4abc <z_vprintk+0x11a>
    4a26:	286c      	cmp	r0, #108	; 0x6c
    4a28:	d103      	bne.n	4a32 <z_vprintk+0x90>
				} else if (*fmt == 'l' && length_mod == 'l') {
    4a2a:	2d6c      	cmp	r5, #108	; 0x6c
    4a2c:	d12a      	bne.n	4a84 <z_vprintk+0xe2>
					length_mod = 'L';
    4a2e:	254c      	movs	r5, #76	; 0x4c
    4a30:	e7ce      	b.n	49d0 <z_vprintk+0x2e>
			switch (*fmt) {
    4a32:	2868      	cmp	r0, #104	; 0x68
    4a34:	d1e9      	bne.n	4a0a <z_vprintk+0x68>
				if (*fmt == 'h' && length_mod == 'h') {
    4a36:	2d68      	cmp	r5, #104	; 0x68
    4a38:	d124      	bne.n	4a84 <z_vprintk+0xe2>
					length_mod = 'H';
    4a3a:	2548      	movs	r5, #72	; 0x48
    4a3c:	e7c8      	b.n	49d0 <z_vprintk+0x2e>
			switch (*fmt) {
    4a3e:	2875      	cmp	r0, #117	; 0x75
    4a40:	d03c      	beq.n	4abc <z_vprintk+0x11a>
    4a42:	d81b      	bhi.n	4a7c <z_vprintk+0xda>
    4a44:	2873      	cmp	r0, #115	; 0x73
    4a46:	d1e0      	bne.n	4a0a <z_vprintk+0x68>
				char *s = va_arg(ap, char *);
    4a48:	f854 3b04 	ldr.w	r3, [r4], #4
				while (*s) {
    4a4c:	469a      	mov	sl, r3
    4a4e:	4652      	mov	r2, sl
    4a50:	f81a 0b01 	ldrb.w	r0, [sl], #1
    4a54:	2800      	cmp	r0, #0
    4a56:	f040 80a0 	bne.w	4b9a <z_vprintk+0x1f8>
				if (padding == PAD_SPACE_AFTER) {
    4a5a:	f1b8 0f03 	cmp.w	r8, #3
    4a5e:	f040 80b2 	bne.w	4bc6 <z_vprintk+0x224>
					int remaining = min_width - (s - start);
    4a62:	eba2 0a03 	sub.w	sl, r2, r3
    4a66:	eba9 0a0a 	sub.w	sl, r9, sl
					while (remaining-- > 0) {
    4a6a:	f1ba 0f00 	cmp.w	sl, #0
    4a6e:	dda4      	ble.n	49ba <z_vprintk+0x18>
						out(' ', ctx);
    4a70:	4639      	mov	r1, r7
    4a72:	2020      	movs	r0, #32
    4a74:	47b0      	blx	r6
    4a76:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    4a7a:	e7f6      	b.n	4a6a <z_vprintk+0xc8>
			switch (*fmt) {
    4a7c:	2878      	cmp	r0, #120	; 0x78
    4a7e:	d066      	beq.n	4b4e <z_vprintk+0x1ac>
    4a80:	287a      	cmp	r0, #122	; 0x7a
    4a82:	d1c2      	bne.n	4a0a <z_vprintk+0x68>
				} else if (length_mod == 0) {
    4a84:	2d00      	cmp	r5, #0
    4a86:	d1c0      	bne.n	4a0a <z_vprintk+0x68>
    4a88:	4605      	mov	r5, r0
    4a8a:	e7a1      	b.n	49d0 <z_vprintk+0x2e>
				if (min_width < 0 && padding == PAD_NONE) {
    4a8c:	f1b9 0f00 	cmp.w	r9, #0
    4a90:	da0e      	bge.n	4ab0 <z_vprintk+0x10e>
    4a92:	f1b8 0f00 	cmp.w	r8, #0
    4a96:	f000 8093 	beq.w	4bc0 <z_vprintk+0x21e>
					min_width = *fmt - '0';
    4a9a:	f1a0 0930 	sub.w	r9, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
    4a9e:	f1b8 0f00 	cmp.w	r8, #0
    4aa2:	bf08      	it	eq
    4aa4:	f04f 0802 	moveq.w	r8, #2
    4aa8:	e792      	b.n	49d0 <z_vprintk+0x2e>
				if (min_width < 0) {
    4aaa:	f1b9 0f00 	cmp.w	r9, #0
    4aae:	dbf4      	blt.n	4a9a <z_vprintk+0xf8>
					min_width = 10 * min_width + *fmt - '0';
    4ab0:	230a      	movs	r3, #10
    4ab2:	fb03 0909 	mla	r9, r3, r9, r0
    4ab6:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
    4aba:	e7f0      	b.n	4a9e <z_vprintk+0xfc>
				if (length_mod == 'z') {
    4abc:	2d7a      	cmp	r5, #122	; 0x7a
    4abe:	d106      	bne.n	4ace <z_vprintk+0x12c>
					d = va_arg(ap, long);
    4ac0:	46a2      	mov	sl, r4
    4ac2:	f85a 2b04 	ldr.w	r2, [sl], #4
    4ac6:	17d3      	asrs	r3, r2, #31
				if (*fmt != 'u' && negative(d)) {
    4ac8:	2875      	cmp	r0, #117	; 0x75
    4aca:	d125      	bne.n	4b18 <z_vprintk+0x176>
    4acc:	e00f      	b.n	4aee <z_vprintk+0x14c>
				} else if (length_mod == 'l') {
    4ace:	2d6c      	cmp	r5, #108	; 0x6c
    4ad0:	d0f6      	beq.n	4ac0 <z_vprintk+0x11e>
				} else if (length_mod == 'L') {
    4ad2:	2d4c      	cmp	r5, #76	; 0x4c
    4ad4:	d105      	bne.n	4ae2 <z_vprintk+0x140>
					long long lld = va_arg(ap, long long);
    4ad6:	3407      	adds	r4, #7
    4ad8:	f024 0a07 	bic.w	sl, r4, #7
					d = (printk_val_t) lld;
    4adc:	e8fa 2302 	ldrd	r2, r3, [sl], #8
    4ae0:	e7f2      	b.n	4ac8 <z_vprintk+0x126>
				} else if (*fmt == 'u') {
    4ae2:	2875      	cmp	r0, #117	; 0x75
    4ae4:	f104 0a04 	add.w	sl, r4, #4
					d = va_arg(ap, unsigned int);
    4ae8:	6822      	ldr	r2, [r4, #0]
				} else if (*fmt == 'u') {
    4aea:	d114      	bne.n	4b16 <z_vprintk+0x174>
					d = va_arg(ap, unsigned int);
    4aec:	2300      	movs	r3, #0
	print_digits(out, ctx, num, 10, padding != PAD_SPACE_AFTER,
    4aee:	f1b8 0103 	subs.w	r1, r8, #3
    4af2:	bf18      	it	ne
    4af4:	2101      	movne	r1, #1
    4af6:	f1b8 0f01 	cmp.w	r8, #1
    4afa:	bf0c      	ite	eq
    4afc:	2030      	moveq	r0, #48	; 0x30
    4afe:	2020      	movne	r0, #32
	for (i = DIGITS_BUFLEN - 1; num != 0; i--) {
    4b00:	9101      	str	r1, [sp, #4]
    4b02:	210a      	movs	r1, #10
    4b04:	e9cd 0902 	strd	r0, r9, [sp, #8]
    4b08:	9100      	str	r1, [sp, #0]
    4b0a:	4630      	mov	r0, r6
    4b0c:	4639      	mov	r1, r7
    4b0e:	f7fb fd49 	bl	5a4 <print_digits.part.0>
    4b12:	4654      	mov	r4, sl
    4b14:	e751      	b.n	49ba <z_vprintk+0x18>
					d = va_arg(ap, int);
    4b16:	17d3      	asrs	r3, r2, #31
				if (*fmt != 'u' && negative(d)) {
    4b18:	2a00      	cmp	r2, #0
    4b1a:	f173 0100 	sbcs.w	r1, r3, #0
    4b1e:	dae6      	bge.n	4aee <z_vprintk+0x14c>
					out((int)'-', ctx);
    4b20:	4639      	mov	r1, r7
    4b22:	202d      	movs	r0, #45	; 0x2d
    4b24:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4b28:	47b0      	blx	r6
					d = -d;
    4b2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4b2e:	4252      	negs	r2, r2
    4b30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
					min_width--;
    4b34:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    4b38:	e7d9      	b.n	4aee <z_vprintk+0x14c>
				out('0', ctx);
    4b3a:	4639      	mov	r1, r7
    4b3c:	2030      	movs	r0, #48	; 0x30
    4b3e:	47b0      	blx	r6
				out('x', ctx);
    4b40:	4639      	mov	r1, r7
    4b42:	2078      	movs	r0, #120	; 0x78
    4b44:	47b0      	blx	r6
				min_width = sizeof(void *) * 2;
    4b46:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
    4b4a:	f04f 0801 	mov.w	r8, #1
				if (*fmt == 'p') {
    4b4e:	f89b 3000 	ldrb.w	r3, [fp]
    4b52:	2b70      	cmp	r3, #112	; 0x70
    4b54:	d103      	bne.n	4b5e <z_vprintk+0x1bc>
					x = va_arg(ap, unsigned int);
    4b56:	f854 2b04 	ldr.w	r2, [r4], #4
    4b5a:	2300      	movs	r3, #0
    4b5c:	e00a      	b.n	4b74 <z_vprintk+0x1d2>
				} else if (length_mod == 'l') {
    4b5e:	2d6c      	cmp	r5, #108	; 0x6c
    4b60:	d0f9      	beq.n	4b56 <z_vprintk+0x1b4>
				} else if (length_mod == 'L') {
    4b62:	2d4c      	cmp	r5, #76	; 0x4c
    4b64:	d1f7      	bne.n	4b56 <z_vprintk+0x1b4>
					x = va_arg(ap, unsigned long long);
    4b66:	3407      	adds	r4, #7
    4b68:	f024 0307 	bic.w	r3, r4, #7
    4b6c:	461c      	mov	r4, r3
    4b6e:	685b      	ldr	r3, [r3, #4]
    4b70:	f854 2b08 	ldr.w	r2, [r4], #8
	print_digits(out, ctx, num, 16, padding != PAD_SPACE_AFTER,
    4b74:	f1b8 0103 	subs.w	r1, r8, #3
    4b78:	bf18      	it	ne
    4b7a:	2101      	movne	r1, #1
    4b7c:	f1b8 0f01 	cmp.w	r8, #1
    4b80:	bf0c      	ite	eq
    4b82:	2030      	moveq	r0, #48	; 0x30
    4b84:	2020      	movne	r0, #32
	for (i = DIGITS_BUFLEN - 1; num != 0; i--) {
    4b86:	9101      	str	r1, [sp, #4]
    4b88:	2110      	movs	r1, #16
    4b8a:	e9cd 0902 	strd	r0, r9, [sp, #8]
    4b8e:	9100      	str	r1, [sp, #0]
    4b90:	4630      	mov	r0, r6
    4b92:	4639      	mov	r1, r7
    4b94:	f7fb fd06 	bl	5a4 <print_digits.part.0>
    4b98:	e70f      	b.n	49ba <z_vprintk+0x18>
					out((int)(*s++), ctx);
    4b9a:	4639      	mov	r1, r7
    4b9c:	9304      	str	r3, [sp, #16]
    4b9e:	47b0      	blx	r6
    4ba0:	9b04      	ldr	r3, [sp, #16]
    4ba2:	e754      	b.n	4a4e <z_vprintk+0xac>
				out(c, ctx);
    4ba4:	4639      	mov	r1, r7
    4ba6:	f854 0b04 	ldr.w	r0, [r4], #4
    4baa:	e734      	b.n	4a16 <z_vprintk+0x74>
				length_mod = 0;
    4bac:	4655      	mov	r5, sl
				padding = PAD_NONE;
    4bae:	46d0      	mov	r8, sl
				min_width = -1;
    4bb0:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
				might_format = 1;
    4bb4:	f04f 0a01 	mov.w	sl, #1
    4bb8:	e70a      	b.n	49d0 <z_vprintk+0x2e>
				padding = PAD_SPACE_AFTER;
    4bba:	f04f 0803 	mov.w	r8, #3
    4bbe:	e707      	b.n	49d0 <z_vprintk+0x2e>
					padding = PAD_ZERO_BEFORE;
    4bc0:	f04f 0801 	mov.w	r8, #1
    4bc4:	e704      	b.n	49d0 <z_vprintk+0x2e>
			might_format = 0;
    4bc6:	4682      	mov	sl, r0
    4bc8:	e702      	b.n	49d0 <z_vprintk+0x2e>

00004bca <printk>:
 * @param fmt formatted string to output
 *
 * @return N/A
 */
void printk(const char *fmt, ...)
{
    4bca:	b40f      	push	{r0, r1, r2, r3}
    4bcc:	b507      	push	{r0, r1, r2, lr}
    4bce:	a904      	add	r1, sp, #16
    4bd0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4bd4:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    4bd6:	f7fb fd35 	bl	644 <vprintk>
	}
	va_end(ap);
}
    4bda:	b003      	add	sp, #12
    4bdc:	f85d eb04 	ldr.w	lr, [sp], #4
    4be0:	b004      	add	sp, #16
    4be2:	4770      	bx	lr

00004be4 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4be4:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4be6:	f013 0307 	ands.w	r3, r3, #7
    4bea:	d105      	bne.n	4bf8 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    4bec:	6803      	ldr	r3, [r0, #0]
    4bee:	2b00      	cmp	r3, #0
		evt = EVT_START;
    4bf0:	bf0c      	ite	eq
    4bf2:	2000      	moveq	r0, #0
    4bf4:	2003      	movne	r0, #3
    4bf6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4bf8:	2b02      	cmp	r3, #2
    4bfa:	d105      	bne.n	4c08 <process_recheck+0x24>
		   && (mgr->refs == 0)) {
    4bfc:	8b43      	ldrh	r3, [r0, #26]
    4bfe:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    4c00:	bf14      	ite	ne
    4c02:	2000      	movne	r0, #0
    4c04:	2004      	moveq	r0, #4
    4c06:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    4c08:	2b01      	cmp	r3, #1
    4c0a:	d105      	bne.n	4c18 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    4c0c:	6803      	ldr	r3, [r0, #0]
    4c0e:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    4c10:	bf0c      	ite	eq
    4c12:	2000      	moveq	r0, #0
    4c14:	2005      	movne	r0, #5
    4c16:	4770      	bx	lr
	int evt = EVT_NOP;
    4c18:	2000      	movs	r0, #0
}
    4c1a:	4770      	bx	lr

00004c1c <notify_one>:
{
    4c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c20:	460d      	mov	r5, r1
    4c22:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4c24:	4619      	mov	r1, r3
    4c26:	1d28      	adds	r0, r5, #4
{
    4c28:	4690      	mov	r8, r2
    4c2a:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4c2c:	f7ff feaa 	bl	4984 <sys_notify_finalize>
	if (cb) {
    4c30:	4604      	mov	r4, r0
    4c32:	b138      	cbz	r0, 4c44 <notify_one+0x28>
		cb(mgr, cli, state, res);
    4c34:	4633      	mov	r3, r6
    4c36:	4642      	mov	r2, r8
    4c38:	4629      	mov	r1, r5
    4c3a:	4638      	mov	r0, r7
    4c3c:	46a4      	mov	ip, r4
}
    4c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    4c42:	4760      	bx	ip
}
    4c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004c48 <transition_complete>:
{
    4c48:	b410      	push	{r4}
	__asm__ volatile(
    4c4a:	f04f 0420 	mov.w	r4, #32
    4c4e:	f3ef 8211 	mrs	r2, BASEPRI
    4c52:	f384 8811 	msr	BASEPRI, r4
    4c56:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4c5a:	6141      	str	r1, [r0, #20]
}
    4c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
	process_event(mgr, EVT_COMPLETE, key);
    4c60:	2101      	movs	r1, #1
    4c62:	f7fb bcfd 	b.w	660 <process_event>

00004c66 <validate_args>:
{
    4c66:	b510      	push	{r4, lr}
    4c68:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    4c6a:	b140      	cbz	r0, 4c7e <validate_args+0x18>
    4c6c:	b139      	cbz	r1, 4c7e <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    4c6e:	1d08      	adds	r0, r1, #4
    4c70:	f7ff fe77 	bl	4962 <sys_notify_validate>
	if ((rv == 0)
    4c74:	b928      	cbnz	r0, 4c82 <validate_args+0x1c>
	    && ((cli->notify.flags
    4c76:	68a3      	ldr	r3, [r4, #8]
    4c78:	f033 0303 	bics.w	r3, r3, #3
    4c7c:	d001      	beq.n	4c82 <validate_args+0x1c>
		rv = -EINVAL;
    4c7e:	f06f 0015 	mvn.w	r0, #21
}
    4c82:	bd10      	pop	{r4, pc}

00004c84 <onoff_manager_init>:
{
    4c84:	b538      	push	{r3, r4, r5, lr}
    4c86:	460c      	mov	r4, r1
	if ((mgr == NULL)
    4c88:	4605      	mov	r5, r0
    4c8a:	b158      	cbz	r0, 4ca4 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    4c8c:	b151      	cbz	r1, 4ca4 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    4c8e:	680b      	ldr	r3, [r1, #0]
    4c90:	b143      	cbz	r3, 4ca4 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    4c92:	684b      	ldr	r3, [r1, #4]
    4c94:	b133      	cbz	r3, 4ca4 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4c96:	221c      	movs	r2, #28
    4c98:	2100      	movs	r1, #0
    4c9a:	f000 fb19 	bl	52d0 <memset>
	return 0;
    4c9e:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4ca0:	612c      	str	r4, [r5, #16]
}
    4ca2:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    4ca4:	f06f 0015 	mvn.w	r0, #21
    4ca8:	e7fb      	b.n	4ca2 <onoff_manager_init+0x1e>

00004caa <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    4caa:	b570      	push	{r4, r5, r6, lr}
    4cac:	4604      	mov	r4, r0
    4cae:	460d      	mov	r5, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4cb0:	f7ff ffd9 	bl	4c66 <validate_args>

	if (rv < 0) {
    4cb4:	1e06      	subs	r6, r0, #0
    4cb6:	db31      	blt.n	4d1c <onoff_request+0x72>
    4cb8:	f04f 0320 	mov.w	r3, #32
    4cbc:	f3ef 8111 	mrs	r1, BASEPRI
    4cc0:	f383 8811 	msr	BASEPRI, r3
    4cc4:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4cc8:	f64f 76ff 	movw	r6, #65535	; 0xffff
    4ccc:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4cce:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    4cd0:	42b3      	cmp	r3, r6
    4cd2:	f000 0207 	and.w	r2, r0, #7
    4cd6:	d02e      	beq.n	4d36 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    4cd8:	2a02      	cmp	r2, #2
    4cda:	d10e      	bne.n	4cfa <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    4cdc:	3301      	adds	r3, #1
    4cde:	8363      	strh	r3, [r4, #26]
	rv = state;
    4ce0:	4616      	mov	r6, r2
		notify = true;
    4ce2:	2301      	movs	r3, #1
	__asm__ volatile(
    4ce4:	f381 8811 	msr	BASEPRI, r1
    4ce8:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4cec:	b1b3      	cbz	r3, 4d1c <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    4cee:	2300      	movs	r3, #0
    4cf0:	4629      	mov	r1, r5
    4cf2:	4620      	mov	r0, r4
    4cf4:	f7ff ff92 	bl	4c1c <notify_one>
    4cf8:	e010      	b.n	4d1c <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    4cfa:	0783      	lsls	r3, r0, #30
    4cfc:	d001      	beq.n	4d02 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    4cfe:	2a06      	cmp	r2, #6
    4d00:	d10e      	bne.n	4d20 <onoff_request+0x76>
	parent->next = child;
    4d02:	2300      	movs	r3, #0
    4d04:	602b      	str	r3, [r5, #0]
Z_GENLIST_APPEND(slist, snode)
    4d06:	6863      	ldr	r3, [r4, #4]
    4d08:	b993      	cbnz	r3, 4d30 <onoff_request+0x86>
	list->head = node;
    4d0a:	e9c4 5500 	strd	r5, r5, [r4]
	if (start) {
    4d0e:	4616      	mov	r6, r2
    4d10:	b962      	cbnz	r2, 4d2c <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    4d12:	460a      	mov	r2, r1
    4d14:	4620      	mov	r0, r4
    4d16:	2102      	movs	r1, #2
    4d18:	f7fb fca2 	bl	660 <process_event>
		}
	}

	return rv;
}
    4d1c:	4630      	mov	r0, r6
    4d1e:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    4d20:	2a05      	cmp	r2, #5
    4d22:	bf0c      	ite	eq
    4d24:	f06f 0622 	mvneq.w	r6, #34	; 0x22
    4d28:	f06f 0604 	mvnne.w	r6, #4
    4d2c:	2300      	movs	r3, #0
    4d2e:	e7d9      	b.n	4ce4 <onoff_request+0x3a>
	parent->next = child;
    4d30:	601d      	str	r5, [r3, #0]
	list->tail = node;
    4d32:	6065      	str	r5, [r4, #4]
    4d34:	e7eb      	b.n	4d0e <onoff_request+0x64>
		rv = -EAGAIN;
    4d36:	f06f 060a 	mvn.w	r6, #10
    4d3a:	e7f7      	b.n	4d2c <onoff_request+0x82>

00004d3c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4d3c:	4604      	mov	r4, r0
    4d3e:	b508      	push	{r3, lr}
    4d40:	4608      	mov	r0, r1
    4d42:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    4d44:	461a      	mov	r2, r3
    4d46:	47a0      	blx	r4
	return z_impl_k_current_get();
    4d48:	f7fe fc9e 	bl	3688 <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    4d4c:	f7fc fdec 	bl	1928 <z_impl_k_thread_abort>

00004d50 <chunk_field>:
				 enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    4d50:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    4d52:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    4d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((uint32_t *)cmem)[f];
    4d5a:	bf2c      	ite	cs
    4d5c:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((uint16_t *)cmem)[f];
    4d60:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
    4d64:	4770      	bx	lr

00004d66 <chunk_set>:
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->len);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    4d66:	eb00 01c1 	add.w	r1, r0, r1, lsl #3

	if (big_heap(h)) {
    4d6a:	6880      	ldr	r0, [r0, #8]
    4d6c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    4d70:	bf2c      	ite	cs
    4d72:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    4d76:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
    4d7a:	4770      	bx	lr

00004d7c <chunk_size>:
{
	return chunk_field(h, c, SIZE_AND_USED) & 1;
}

static inline size_t chunk_size(struct z_heap *h, chunkid_t c)
{
    4d7c:	b508      	push	{r3, lr}
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    4d7e:	2201      	movs	r2, #1
    4d80:	f7ff ffe6 	bl	4d50 <chunk_field>
}
    4d84:	0840      	lsrs	r0, r0, #1
    4d86:	bd08      	pop	{r3, pc}

00004d88 <set_chunk_used>:
static inline void set_chunk_used(struct z_heap *h, chunkid_t c, bool used)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    4d88:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    4d8a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    4d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4d92:	d308      	bcc.n	4da6 <set_chunk_used+0x1e>
		if (used) {
    4d94:	684b      	ldr	r3, [r1, #4]
    4d96:	b11a      	cbz	r2, 4da0 <set_chunk_used+0x18>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1;
    4d98:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint32_t *)cmem)[SIZE_AND_USED] &= ~1;
    4d9c:	604b      	str	r3, [r1, #4]
    4d9e:	4770      	bx	lr
    4da0:	f023 0301 	bic.w	r3, r3, #1
    4da4:	e7fa      	b.n	4d9c <set_chunk_used+0x14>
		}
	} else {
		if (used) {
    4da6:	884b      	ldrh	r3, [r1, #2]
    4da8:	b11a      	cbz	r2, 4db2 <set_chunk_used+0x2a>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1;
    4daa:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1;
    4dae:	804b      	strh	r3, [r1, #2]
		}
	}
}
    4db0:	4770      	bx	lr
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1;
    4db2:	f023 0301 	bic.w	r3, r3, #1
    4db6:	e7fa      	b.n	4dae <set_chunk_used+0x26>

00004db8 <set_chunk_size>:
 * when its size is modified, and potential set_chunk_used() is always
 * invoked after set_chunk_size().
 */
static inline void set_chunk_size(struct z_heap *h, chunkid_t c, size_t size)
{
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    4db8:	0053      	lsls	r3, r2, #1
    4dba:	2201      	movs	r2, #1
    4dbc:	f7ff bfd3 	b.w	4d66 <chunk_set>

00004dc0 <bucket_idx>:
	return big_heap(h) && chunk_size(h, c) == 1;
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    4dc0:	6883      	ldr	r3, [r0, #8]
	return bytes_to_chunksz(h, 1);
}

static inline int bucket_idx(struct z_heap *h, size_t sz)
{
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    4dc2:	1c48      	adds	r0, r1, #1
	return (bytes + CHUNK_UNIT - 1) / CHUNK_UNIT;
    4dc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4dc8:	bf2c      	ite	cs
    4dca:	2302      	movcs	r3, #2
    4dcc:	2301      	movcc	r3, #1
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    4dce:	1ac0      	subs	r0, r0, r3
	return 31 - __builtin_clz(usable_sz);
    4dd0:	fab0 f080 	clz	r0, r0
}
    4dd4:	f1c0 001f 	rsb	r0, r0, #31
    4dd8:	4770      	bx	lr

00004dda <free_list_add>:
		set_prev_free_chunk(h, second, c);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    4dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4dde:	4604      	mov	r4, r0
    4de0:	460d      	mov	r5, r1
	return sizeof(void *) > 4 || chunks > 0x7fff;
    4de2:	f7ff ffcb 	bl	4d7c <chunk_size>
	return big_heap(h) && chunk_size(h, c) == 1;
    4de6:	68a3      	ldr	r3, [r4, #8]
    4de8:	4601      	mov	r1, r0
    4dea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4dee:	d301      	bcc.n	4df4 <free_list_add+0x1a>
	if (!solo_free_header(h, c)) {
    4df0:	2801      	cmp	r0, #1
    4df2:	d035      	beq.n	4e60 <free_list_add+0x86>
		int bidx = bucket_idx(h, chunk_size(h, c));
    4df4:	4620      	mov	r0, r4
    4df6:	f7ff ffe3 	bl	4dc0 <bucket_idx>
	if (b->next == 0) {
    4dfa:	eb04 0280 	add.w	r2, r4, r0, lsl #2
    4dfe:	6916      	ldr	r6, [r2, #16]
    4e00:	b99e      	cbnz	r6, 4e2a <free_list_add+0x50>
		h->avail_buckets |= (1 << bidx);
    4e02:	2301      	movs	r3, #1
    4e04:	fa03 f000 	lsl.w	r0, r3, r0
    4e08:	68e3      	ldr	r3, [r4, #12]
	chunk_set(h, c, FREE_PREV, prev);
    4e0a:	4629      	mov	r1, r5
    4e0c:	4303      	orrs	r3, r0
    4e0e:	60e3      	str	r3, [r4, #12]
    4e10:	4620      	mov	r0, r4
		b->next = c;
    4e12:	6115      	str	r5, [r2, #16]
    4e14:	462b      	mov	r3, r5
    4e16:	2202      	movs	r2, #2
    4e18:	f7ff ffa5 	bl	4d66 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    4e1c:	2203      	movs	r2, #3
    4e1e:	4629      	mov	r1, r5
	chunk_set(h, c, FREE_PREV, prev);
    4e20:	4620      	mov	r0, r4
		free_list_add_bidx(h, c, bidx);
	}
}
    4e22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4e26:	f7ff bf9e 	b.w	4d66 <chunk_set>
	return chunk_field(h, c, FREE_PREV);
    4e2a:	2202      	movs	r2, #2
    4e2c:	4631      	mov	r1, r6
    4e2e:	4620      	mov	r0, r4
    4e30:	f7ff ff8e 	bl	4d50 <chunk_field>
    4e34:	4607      	mov	r7, r0
	chunk_set(h, c, FREE_PREV, prev);
    4e36:	4603      	mov	r3, r0
    4e38:	2202      	movs	r2, #2
    4e3a:	4629      	mov	r1, r5
    4e3c:	4620      	mov	r0, r4
    4e3e:	f7ff ff92 	bl	4d66 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    4e42:	4633      	mov	r3, r6
    4e44:	2203      	movs	r2, #3
    4e46:	4629      	mov	r1, r5
    4e48:	4620      	mov	r0, r4
    4e4a:	f7ff ff8c 	bl	4d66 <chunk_set>
    4e4e:	2203      	movs	r2, #3
    4e50:	4639      	mov	r1, r7
    4e52:	462b      	mov	r3, r5
    4e54:	4620      	mov	r0, r4
    4e56:	f7ff ff86 	bl	4d66 <chunk_set>
	chunk_set(h, c, FREE_PREV, prev);
    4e5a:	2202      	movs	r2, #2
    4e5c:	4631      	mov	r1, r6
    4e5e:	e7df      	b.n	4e20 <free_list_add+0x46>
    4e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004e64 <sys_heap_init>:
	return big_heap_bytes(size) ? 8 : 4;
    4e64:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
	set_chunk_used(h, c, true);
	return mem;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    4e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e6a:	bf2c      	ite	cs
    4e6c:	2508      	movcs	r5, #8
    4e6e:	2504      	movcc	r5, #4
	CHECK(end > addr);
	__ASSERT(buf_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
	h->chunk0_hdr_area = 0;
    4e70:	2300      	movs	r3, #0
	bytes -= heap_footer_bytes(bytes);
    4e72:	1b55      	subs	r5, r2, r5
	h->chunk0_hdr_area = 0;
    4e74:	2200      	movs	r2, #0
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    4e76:	1dcc      	adds	r4, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    4e78:	440d      	add	r5, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    4e7a:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    4e7e:	f025 0507 	bic.w	r5, r5, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
    4e82:	1b2d      	subs	r5, r5, r4
    4e84:	08ed      	lsrs	r5, r5, #3
	heap->heap = h;
    4e86:	6004      	str	r4, [r0, #0]
	h->len = buf_sz;
	h->avail_buckets = 0;

	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    4e88:	4629      	mov	r1, r5
	h->chunk0_hdr_area = 0;
    4e8a:	e9c4 2300 	strd	r2, r3, [r4]
	h->avail_buckets = 0;
    4e8e:	e9c4 5202 	strd	r5, r2, [r4, #8]
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    4e92:	4620      	mov	r0, r4
    4e94:	f7ff ff94 	bl	4dc0 <bucket_idx>
	size_t chunk0_size = chunksz(sizeof(struct z_heap) +
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) < buf_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    4e98:	4613      	mov	r3, r2
	size_t chunk0_size = chunksz(sizeof(struct z_heap) +
    4e9a:	0086      	lsls	r6, r0, #2
	return (bytes + CHUNK_UNIT - 1) / CHUNK_UNIT;
    4e9c:	361b      	adds	r6, #27
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    4e9e:	1c47      	adds	r7, r0, #1
    4ea0:	08f6      	lsrs	r6, r6, #3
	for (int i = 0; i < nb_buckets; i++) {
    4ea2:	f104 0110 	add.w	r1, r4, #16
    4ea6:	42bb      	cmp	r3, r7
    4ea8:	db29      	blt.n	4efe <sys_heap_init+0x9a>
		h->buckets[i].next = 0;
	}

	/* chunk containing our struct z_heap */
	set_chunk_size(h, 0, chunk0_size);
    4eaa:	4632      	mov	r2, r6
    4eac:	4620      	mov	r0, r4
    4eae:	2100      	movs	r1, #0
    4eb0:	f7ff ff82 	bl	4db8 <set_chunk_size>
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
    4eb4:	1baf      	subs	r7, r5, r6
	set_chunk_used(h, 0, true);
    4eb6:	4620      	mov	r0, r4
    4eb8:	2201      	movs	r2, #1
    4eba:	2100      	movs	r1, #0
    4ebc:	f7ff ff64 	bl	4d88 <set_chunk_used>
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
    4ec0:	463a      	mov	r2, r7
    4ec2:	4631      	mov	r1, r6
    4ec4:	f7ff ff78 	bl	4db8 <set_chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    4ec8:	4633      	mov	r3, r6
    4eca:	4631      	mov	r1, r6
    4ecc:	4620      	mov	r0, r4
    4ece:	2200      	movs	r2, #0
    4ed0:	f7ff ff49 	bl	4d66 <chunk_set>
	set_left_chunk_size(h, chunk0_size, chunk0_size);

	/* the end marker chunk */
	set_chunk_size(h, buf_sz, 0);
    4ed4:	4629      	mov	r1, r5
    4ed6:	4620      	mov	r0, r4
    4ed8:	2200      	movs	r2, #0
    4eda:	f7ff ff6d 	bl	4db8 <set_chunk_size>
    4ede:	463b      	mov	r3, r7
    4ee0:	4629      	mov	r1, r5
    4ee2:	4620      	mov	r0, r4
    4ee4:	2200      	movs	r2, #0
    4ee6:	f7ff ff3e 	bl	4d66 <chunk_set>
	set_left_chunk_size(h, buf_sz, buf_sz - chunk0_size);
	set_chunk_used(h, buf_sz, true);
    4eea:	4629      	mov	r1, r5
    4eec:	4620      	mov	r0, r4
    4eee:	2201      	movs	r2, #1
    4ef0:	f7ff ff4a 	bl	4d88 <set_chunk_used>

	free_list_add(h, chunk0_size);
    4ef4:	4631      	mov	r1, r6
}
    4ef6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    4efa:	f7ff bf6e 	b.w	4dda <free_list_add>
		h->buckets[i].next = 0;
    4efe:	f841 2b04 	str.w	r2, [r1], #4
	for (int i = 0; i < nb_buckets; i++) {
    4f02:	3301      	adds	r3, #1
    4f04:	e7cf      	b.n	4ea6 <sys_heap_init+0x42>

00004f06 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_REBOOT, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4f06:	4770      	bx	lr

00004f08 <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
    4f08:	f7fd b9c2 	b.w	2290 <SystemInit>

00004f0c <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4f0c:	230c      	movs	r3, #12
    4f0e:	68c2      	ldr	r2, [r0, #12]
    4f10:	b2c9      	uxtb	r1, r1
    4f12:	fb01 2303 	mla	r3, r1, r3, r2
    4f16:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    4f18:	f000 0007 	and.w	r0, r0, #7
    4f1c:	4770      	bx	lr

00004f1e <set_off_state>:
	__asm__ volatile(
    4f1e:	f04f 0320 	mov.w	r3, #32
    4f22:	f3ef 8211 	mrs	r2, BASEPRI
    4f26:	f383 8811 	msr	BASEPRI, r3
    4f2a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4f2e:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4f30:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    4f34:	d001      	beq.n	4f3a <set_off_state+0x1c>
    4f36:	428b      	cmp	r3, r1
    4f38:	d107      	bne.n	4f4a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4f3a:	2301      	movs	r3, #1
    4f3c:	6003      	str	r3, [r0, #0]
	int err = 0;
    4f3e:	2000      	movs	r0, #0
	__asm__ volatile(
    4f40:	f382 8811 	msr	BASEPRI, r2
    4f44:	f3bf 8f6f 	isb	sy
}
    4f48:	4770      	bx	lr
		err = -EPERM;
    4f4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4f4e:	e7f7      	b.n	4f40 <set_off_state+0x22>

00004f50 <set_starting_state>:
{
    4f50:	b510      	push	{r4, lr}
	__asm__ volatile(
    4f52:	f04f 0320 	mov.w	r3, #32
    4f56:	f3ef 8211 	mrs	r2, BASEPRI
    4f5a:	f383 8811 	msr	BASEPRI, r3
    4f5e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4f62:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4f64:	f003 0407 	and.w	r4, r3, #7
    4f68:	2c01      	cmp	r4, #1
    4f6a:	d106      	bne.n	4f7a <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4f6c:	6001      	str	r1, [r0, #0]
	int err = 0;
    4f6e:	2000      	movs	r0, #0
	__asm__ volatile(
    4f70:	f382 8811 	msr	BASEPRI, r2
    4f74:	f3bf 8f6f 	isb	sy
}
    4f78:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4f7a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    4f7e:	428b      	cmp	r3, r1
		err = -EBUSY;
    4f80:	bf14      	ite	ne
    4f82:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    4f86:	f06f 000f 	mvneq.w	r0, #15
    4f8a:	e7f1      	b.n	4f70 <set_starting_state+0x20>

00004f8c <set_on_state>:
	__asm__ volatile(
    4f8c:	f04f 0320 	mov.w	r3, #32
    4f90:	f3ef 8211 	mrs	r2, BASEPRI
    4f94:	f383 8811 	msr	BASEPRI, r3
    4f98:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4f9c:	6803      	ldr	r3, [r0, #0]
    4f9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4fa2:	f043 0302 	orr.w	r3, r3, #2
    4fa6:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4fa8:	f382 8811 	msr	BASEPRI, r2
    4fac:	f3bf 8f6f 	isb	sy
}
    4fb0:	4770      	bx	lr

00004fb2 <onoff_started_callback>:
	return &data->mgr[type];
    4fb2:	68c3      	ldr	r3, [r0, #12]
	notify(mgr, 0);
    4fb4:	201c      	movs	r0, #28
{
    4fb6:	b410      	push	{r4}
	return &data->mgr[type];
    4fb8:	b2cc      	uxtb	r4, r1
	notify(mgr, 0);
    4fba:	fb04 3000 	mla	r0, r4, r0, r3
    4fbe:	2100      	movs	r1, #0
}
    4fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
	notify(mgr, 0);
    4fc4:	4710      	bx	r2

00004fc6 <blocking_start_callback>:
	z_impl_k_sem_give(sem);
    4fc6:	4610      	mov	r0, r2
    4fc8:	f7fe bb64 	b.w	3694 <z_impl_k_sem_give>

00004fcc <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4fcc:	2000      	movs	r0, #0
    4fce:	f7fd ba5b 	b.w	2488 <nrfx_clock_stop>

00004fd2 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4fd2:	2000      	movs	r0, #0
    4fd4:	f7fd ba26 	b.w	2424 <nrfx_clock_start>

00004fd8 <api_stop>:
{
    4fd8:	b538      	push	{r3, r4, r5, lr}
	err = set_off_state(&subdata->flags, ctx);
    4fda:	230c      	movs	r3, #12
    4fdc:	b2cc      	uxtb	r4, r1
    4fde:	4363      	muls	r3, r4
{
    4fe0:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    4fe2:	68c0      	ldr	r0, [r0, #12]
    4fe4:	3340      	adds	r3, #64	; 0x40
    4fe6:	2180      	movs	r1, #128	; 0x80
    4fe8:	4418      	add	r0, r3
    4fea:	f7ff ff98 	bl	4f1e <set_off_state>
	if (err < 0) {
    4fee:	2800      	cmp	r0, #0
    4ff0:	db05      	blt.n	4ffe <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    4ff2:	6869      	ldr	r1, [r5, #4]
    4ff4:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
    4ff8:	684b      	ldr	r3, [r1, #4]
    4ffa:	4798      	blx	r3
	return 0;
    4ffc:	2000      	movs	r0, #0
}
    4ffe:	bd38      	pop	{r3, r4, r5, pc}

00005000 <api_start>:
{
    5000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
    5004:	250c      	movs	r5, #12
    5006:	b2ce      	uxtb	r6, r1
    5008:	4375      	muls	r5, r6
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    500a:	68c4      	ldr	r4, [r0, #12]
{
    500c:	4607      	mov	r7, r0
	err = set_starting_state(&subdata->flags, ctx);
    500e:	f105 0040 	add.w	r0, r5, #64	; 0x40
    5012:	2180      	movs	r1, #128	; 0x80
    5014:	4420      	add	r0, r4
{
    5016:	4690      	mov	r8, r2
	err = set_starting_state(&subdata->flags, ctx);
    5018:	f7ff ff9a 	bl	4f50 <set_starting_state>
	if (err < 0) {
    501c:	2800      	cmp	r0, #0
    501e:	db0b      	blt.n	5038 <api_start+0x38>
	subdata->cb = data->cb;
    5020:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5024:	442c      	add	r4, r5
    5026:	63a3      	str	r3, [r4, #56]	; 0x38
	subdata->user_data = data->user_data;
    5028:	f8d8 3008 	ldr.w	r3, [r8, #8]
    502c:	63e3      	str	r3, [r4, #60]	; 0x3c
	 get_sub_config(dev, type)->start();
    502e:	687b      	ldr	r3, [r7, #4]
    5030:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    5034:	4798      	blx	r3
	return 0;
    5036:	2000      	movs	r0, #0
}
    5038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000503c <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    503c:	4770      	bx	lr

0000503e <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    503e:	4770      	bx	lr

00005040 <sys_clock_disable>:
    5040:	4770      	bx	lr

00005042 <adp536x_charger_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_CURRENT_SET,
    5042:	f000 021f 	and.w	r2, r0, #31
    5046:	211f      	movs	r1, #31
    5048:	2004      	movs	r0, #4
    504a:	f7fb bec5 	b.w	dd8 <adp536x_reg_write_mask>

0000504e <adp536x_vbus_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_VBUS_ILIM,
    504e:	f000 0207 	and.w	r2, r0, #7
    5052:	2107      	movs	r1, #7
    5054:	2002      	movs	r0, #2
    5056:	f7fb bebf 	b.w	dd8 <adp536x_reg_write_mask>

0000505a <adp536x_charging_enable>:
	return adp536x_reg_write_mask(ADP536X_CHG_FUNC,
    505a:	4602      	mov	r2, r0
    505c:	2101      	movs	r1, #1
    505e:	2007      	movs	r0, #7
    5060:	f7fb beba 	b.w	dd8 <adp536x_reg_write_mask>

00005064 <adp536x_oc_chg_current_set>:
					ADP536X_BAT_OC_CHG_OC_CHG(value));
    5064:	0142      	lsls	r2, r0, #5
	return adp536x_reg_write_mask(ADP536X_BAT_OC_CHG,
    5066:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
    506a:	21e0      	movs	r1, #224	; 0xe0
    506c:	2015      	movs	r0, #21
    506e:	f7fb beb3 	b.w	dd8 <adp536x_reg_write_mask>

00005072 <adp536x_buck_1v8_set>:
	return adp536x_reg_write_mask(ADP536X_BUCK_OUTPUT,
    5072:	2218      	movs	r2, #24
    5074:	213f      	movs	r1, #63	; 0x3f
    5076:	202a      	movs	r0, #42	; 0x2a
    5078:	f7fb beae 	b.w	dd8 <adp536x_reg_write_mask>

0000507c <adp536x_buck_discharge_set>:
				ADP536X_BUCK_CFG_DISCHG_BUCK(enable));
    507c:	0042      	lsls	r2, r0, #1
	return adp536x_reg_write_mask(ADP536X_BUCK_CFG,
    507e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    5082:	2102      	movs	r1, #2
    5084:	2029      	movs	r0, #41	; 0x29
    5086:	f7fb bea7 	b.w	dd8 <adp536x_reg_write_mask>

0000508a <adp536x_buckbst_3v3_set>:
	return adp536x_reg_write_mask(ADP536X_BUCKBST_OUTPUT,
    508a:	2213      	movs	r2, #19
    508c:	213f      	movs	r1, #63	; 0x3f
    508e:	202c      	movs	r0, #44	; 0x2c
    5090:	f7fb bea2 	b.w	dd8 <adp536x_reg_write_mask>

00005094 <adp536x_buckbst_enable>:
	return adp536x_reg_write_mask(ADP536X_BUCKBST_CFG,
    5094:	4602      	mov	r2, r0
    5096:	2101      	movs	r1, #1
    5098:	202b      	movs	r0, #43	; 0x2b
    509a:	f7fb be9d 	b.w	dd8 <adp536x_reg_write_mask>

0000509e <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
    509e:	2300      	movs	r3, #0
{
    50a0:	b507      	push	{r0, r1, r2, lr}
	err = mbedtls_platform_setup(&platform_ctx);
    50a2:	a801      	add	r0, sp, #4
	mbedtls_platform_context platform_ctx = {0};
    50a4:	f88d 3004 	strb.w	r3, [sp, #4]
	err = mbedtls_platform_setup(&platform_ctx);
    50a8:	f7fe fe4a 	bl	3d40 <mbedtls_platform_setup>
}
    50ac:	b003      	add	sp, #12
    50ae:	f85d fb04 	ldr.w	pc, [sp], #4

000050b2 <__acle_se_spm_request_random_number_nse>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    50b2:	2990      	cmp	r1, #144	; 0x90
{
    50b4:	b508      	push	{r3, lr}
    50b6:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    50b8:	d139      	bne.n	512e <__acle_se_spm_request_random_number_nse+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
    50ba:	460a      	mov	r2, r1
    50bc:	4601      	mov	r1, r0
    50be:	2000      	movs	r0, #0
    50c0:	f7fe fe4a 	bl	3d58 <mbedtls_hardware_poll>
}
    50c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    50c8:	4671      	mov	r1, lr
    50ca:	4672      	mov	r2, lr
    50cc:	4673      	mov	r3, lr
    50ce:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    50d2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    50d6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    50da:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    50de:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    50e2:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    50e6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    50ea:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    50ee:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    50f2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    50f6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    50fa:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    50fe:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    5102:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    5106:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    510a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    510e:	f38e 8c00 	msr	CPSR_fs, lr
    5112:	b410      	push	{r4}
    5114:	eef1 ca10 	vmrs	ip, fpscr
    5118:	f64f 7460 	movw	r4, #65376	; 0xff60
    511c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    5120:	ea0c 0c04 	and.w	ip, ip, r4
    5124:	eee1 ca10 	vmsr	fpscr, ip
    5128:	bc10      	pop	{r4}
    512a:	46f4      	mov	ip, lr
    512c:	4774      	bxns	lr
		return -EINVAL;
    512e:	f06f 0015 	mvn.w	r0, #21
    5132:	e7c7      	b.n	50c4 <__acle_se_spm_request_random_number_nse+0x12>

00005134 <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    5134:	2000      	movs	r0, #0
    5136:	f7fb bb8f 	b.w	858 <sys_reboot>

0000513a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    513a:	2100      	movs	r1, #0
    513c:	2001      	movs	r0, #1
    513e:	f000 b832 	b.w	51a6 <z_arm_fatal_error>

00005142 <irq_target_state_set>:
irq_target_state_t irq_target_state_set(unsigned int irq,
	irq_target_state_t irq_target_state)
{
	uint32_t result;

	if (irq_target_state == IRQ_TARGET_STATE_SECURE) {
    5142:	b243      	sxtb	r3, r0
    5144:	b9c9      	cbnz	r1, 517a <irq_target_state_set+0x38>
  if ((int32_t)(IRQn) >= 0)
    5146:	2b00      	cmp	r3, #0
    5148:	db15      	blt.n	5176 <irq_target_state_set+0x34>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    514a:	2101      	movs	r1, #1
    514c:	095b      	lsrs	r3, r3, #5
    514e:	009b      	lsls	r3, r3, #2
    5150:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    5154:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    5158:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
    515c:	f000 001f 	and.w	r0, r0, #31
    5160:	4081      	lsls	r1, r0
    5162:	ea22 0201 	bic.w	r2, r2, r1
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    5166:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    516a:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    516e:	40c1      	lsrs	r1, r0
    5170:	f001 0101 	and.w	r1, r1, #1
		/* Set target to Non-Secure */
		result = NVIC_SetTargetState(irq);
	}

	if (result) {
		return IRQ_TARGET_STATE_NON_SECURE;
    5174:	b2c9      	uxtb	r1, r1
	} else {
		return IRQ_TARGET_STATE_SECURE;
	}
}
    5176:	4608      	mov	r0, r1
    5178:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    517a:	2b00      	cmp	r3, #0
    517c:	db0d      	blt.n	519a <irq_target_state_set+0x58>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    517e:	2201      	movs	r2, #1
    5180:	095b      	lsrs	r3, r3, #5
    5182:	009b      	lsls	r3, r3, #2
    5184:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    5188:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    518c:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    5190:	f000 001f 	and.w	r0, r0, #31
    5194:	4082      	lsls	r2, r0
    5196:	430a      	orrs	r2, r1
    5198:	e7e5      	b.n	5166 <irq_target_state_set+0x24>
		return IRQ_TARGET_STATE_SECURE;
    519a:	2100      	movs	r1, #0
    519c:	e7eb      	b.n	5176 <irq_target_state_set+0x34>

0000519e <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    519e:	6e83      	ldr	r3, [r0, #104]	; 0x68
    51a0:	f383 880b 	msr	PSPLIM, r3
}
    51a4:	4770      	bx	lr

000051a6 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    51a6:	f000 b980 	b.w	54aa <z_fatal_error>

000051aa <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    51aa:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    51ac:	6800      	ldr	r0, [r0, #0]
    51ae:	f000 b97c 	b.w	54aa <z_fatal_error>

000051b2 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    51b2:	b508      	push	{r3, lr}
	handler();
    51b4:	f7fc fa0a 	bl	15cc <z_SysNmiOnReset>
	z_arm_int_exit();
}
    51b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    51bc:	f7fc bb88 	b.w	18d0 <z_arm_exc_exit>

000051c0 <mpu_configure_region>:
{
    51c0:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
    51c2:	680b      	ldr	r3, [r1, #0]
{
    51c4:	b085      	sub	sp, #20
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    51c6:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    51c8:	f89d 2008 	ldrb.w	r2, [sp, #8]
    51cc:	890d      	ldrh	r5, [r1, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    51ce:	3c01      	subs	r4, #1
	region_conf.base = new_region->start;
    51d0:	9300      	str	r3, [sp, #0]
	p_attr->mair_idx = attr->mair_idx;
    51d2:	8949      	ldrh	r1, [r1, #10]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    51d4:	f023 031f 	bic.w	r3, r3, #31
    51d8:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    51da:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    51de:	f361 1247 	bfi	r2, r1, #5, #3
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    51e2:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    51e6:	280f      	cmp	r0, #15
	p_attr->mair_idx = attr->mair_idx;
    51e8:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    51ec:	9303      	str	r3, [sp, #12]
    51ee:	4604      	mov	r4, r0
    51f0:	d805      	bhi.n	51fe <mpu_configure_region+0x3e>
	region_init(index, region_conf);
    51f2:	4669      	mov	r1, sp
    51f4:	f7fc fbee 	bl	19d4 <region_init>
}
    51f8:	4620      	mov	r0, r4
    51fa:	b005      	add	sp, #20
    51fc:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    51fe:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    5202:	e7f9      	b.n	51f8 <mpu_configure_region+0x38>

00005204 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    5204:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    5208:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    520c:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    520e:	bf08      	it	eq
    5210:	f06f 0015 	mvneq.w	r0, #21
    5214:	4770      	bx	lr

00005216 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    5216:	3801      	subs	r0, #1
    5218:	3901      	subs	r1, #1
    521a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    521e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5222:	4293      	cmp	r3, r2
    5224:	d101      	bne.n	522a <strcmp+0x14>
    5226:	2b00      	cmp	r3, #0
    5228:	d1f7      	bne.n	521a <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    522a:	1a98      	subs	r0, r3, r2
    522c:	4770      	bx	lr

0000522e <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    522e:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    5230:	b15a      	cbz	r2, 524a <memcmp+0x1c>
    5232:	3901      	subs	r1, #1
    5234:	1884      	adds	r4, r0, r2
    5236:	f810 2b01 	ldrb.w	r2, [r0], #1
    523a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    523e:	42a0      	cmp	r0, r4
    5240:	d001      	beq.n	5246 <memcmp+0x18>
    5242:	429a      	cmp	r2, r3
    5244:	d0f7      	beq.n	5236 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    5246:	1ad0      	subs	r0, r2, r3
}
    5248:	bd10      	pop	{r4, pc}
		return 0;
    524a:	4610      	mov	r0, r2
    524c:	e7fc      	b.n	5248 <memcmp+0x1a>

0000524e <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    524e:	1a43      	subs	r3, r0, r1
    5250:	4293      	cmp	r3, r2
{
    5252:	b510      	push	{r4, lr}
    5254:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    5258:	d308      	bcc.n	526c <memmove+0x1e>
	char *dest = d;
    525a:	4602      	mov	r2, r0
    525c:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    525e:	429a      	cmp	r2, r3
    5260:	d00b      	beq.n	527a <memmove+0x2c>
			*dest = *src;
    5262:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    5266:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    526a:	e7f8      	b.n	525e <memmove+0x10>
    526c:	440a      	add	r2, r1
			dest[n] = src[n];
    526e:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    5272:	428a      	cmp	r2, r1
			dest[n] = src[n];
    5274:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    5278:	d1f9      	bne.n	526e <memmove+0x20>
		}
	}

	return d;
}
    527a:	bd10      	pop	{r4, pc}

0000527c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    527c:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    527e:	ea81 0400 	eor.w	r4, r1, r0
    5282:	07a5      	lsls	r5, r4, #30
    5284:	4603      	mov	r3, r0
    5286:	d00b      	beq.n	52a0 <memcpy+0x24>
    5288:	3b01      	subs	r3, #1
    528a:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    528c:	4291      	cmp	r1, r2
    528e:	d11a      	bne.n	52c6 <memcpy+0x4a>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    5290:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    5292:	2a00      	cmp	r2, #0
    5294:	d0fc      	beq.n	5290 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    5296:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    529a:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    529c:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    52a0:	079c      	lsls	r4, r3, #30
    52a2:	d1f6      	bne.n	5292 <memcpy+0x16>
    52a4:	0895      	lsrs	r5, r2, #2
    52a6:	00ac      	lsls	r4, r5, #2
    52a8:	1f1e      	subs	r6, r3, #4
    52aa:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    52ac:	42b9      	cmp	r1, r7
    52ae:	d105      	bne.n	52bc <memcpy+0x40>
    52b0:	f06f 0603 	mvn.w	r6, #3
    52b4:	4423      	add	r3, r4
    52b6:	fb06 2205 	mla	r2, r6, r5, r2
    52ba:	e7e5      	b.n	5288 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    52bc:	f851 cb04 	ldr.w	ip, [r1], #4
    52c0:	f846 cf04 	str.w	ip, [r6, #4]!
			n -= sizeof(mem_word_t);
    52c4:	e7f2      	b.n	52ac <memcpy+0x30>
		*(d_byte++) = *(s_byte++);
    52c6:	f811 4b01 	ldrb.w	r4, [r1], #1
    52ca:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    52ce:	e7dd      	b.n	528c <memcpy+0x10>

000052d0 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    52d0:	4603      	mov	r3, r0
{
    52d2:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    52d4:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    52d6:	079c      	lsls	r4, r3, #30
    52d8:	d110      	bne.n	52fc <memset+0x2c>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    52da:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    52de:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    52e2:	0894      	lsrs	r4, r2, #2
    52e4:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    52e8:	42b3      	cmp	r3, r6
    52ea:	d10d      	bne.n	5308 <memset+0x38>
    52ec:	f06f 0503 	mvn.w	r5, #3
    52f0:	fb05 2404 	mla	r4, r5, r4, r2
    52f4:	441c      	add	r4, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    52f6:	42a3      	cmp	r3, r4
    52f8:	d109      	bne.n	530e <memset+0x3e>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    52fa:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    52fc:	2a00      	cmp	r2, #0
    52fe:	d0fc      	beq.n	52fa <memset+0x2a>
		*(d_byte++) = c_byte;
    5300:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5304:	3a01      	subs	r2, #1
    5306:	e7e6      	b.n	52d6 <memset+0x6>
		*(d_word++) = c_word;
    5308:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    530c:	e7ec      	b.n	52e8 <memset+0x18>
		*(d_byte++) = c_byte;
    530e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5312:	e7f0      	b.n	52f6 <memset+0x26>

00005314 <_stdout_hook_default>:
}
    5314:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5318:	4770      	bx	lr

0000531a <i2c_nrfx_twim_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    531a:	07ca      	lsls	r2, r1, #31
	nrfx_twim_t const *inst = &(get_dev_config(dev)->twim);
    531c:	6843      	ldr	r3, [r0, #4]
	if (I2C_ADDR_10_BITS & dev_config) {
    531e:	d405      	bmi.n	532c <i2c_nrfx_twim_configure+0x12>
	switch (I2C_SPEED_GET(dev_config)) {
    5320:	f3c1 0242 	ubfx	r2, r1, #1, #3
    5324:	2a01      	cmp	r2, #1
    5326:	d004      	beq.n	5332 <i2c_nrfx_twim_configure+0x18>
    5328:	2a02      	cmp	r2, #2
    532a:	d00b      	beq.n	5344 <i2c_nrfx_twim_configure+0x2a>
		return -EINVAL;
    532c:	f06f 0015 	mvn.w	r0, #21
}
    5330:	4770      	bx	lr
    p_reg->FREQUENCY = frequency;
    5332:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_100K);
    5336:	681b      	ldr	r3, [r3, #0]
    5338:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	get_dev_data(dev)->dev_config = dev_config;
    533c:	68c3      	ldr	r3, [r0, #12]
	return 0;
    533e:	2000      	movs	r0, #0
	get_dev_data(dev)->dev_config = dev_config;
    5340:	6259      	str	r1, [r3, #36]	; 0x24
	return 0;
    5342:	4770      	bx	lr
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_400K);
    5344:	681b      	ldr	r3, [r3, #0]
    5346:	f04f 62c8 	mov.w	r2, #104857600	; 0x6400000
    534a:	e7f5      	b.n	5338 <i2c_nrfx_twim_configure+0x1e>

0000534c <uarte_nrfx_config_get>:
{
    534c:	460a      	mov	r2, r1
	*cfg = get_dev_data(dev)->uart_config;
    534e:	68c3      	ldr	r3, [r0, #12]
    5350:	3304      	adds	r3, #4
    5352:	e893 0003 	ldmia.w	r3, {r0, r1}
    5356:	e882 0003 	stmia.w	r2, {r0, r1}
}
    535a:	2000      	movs	r0, #0
    535c:	4770      	bx	lr

0000535e <uarte_nrfx_err_check>:
	return config->uarte_regs;
    535e:	6843      	ldr	r3, [r0, #4]
    5360:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5362:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5366:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    536a:	4770      	bx	lr

0000536c <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    536c:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    536e:	68c2      	ldr	r2, [r0, #12]
	return config->uarte_regs;
    5370:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5372:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5376:	b148      	cbz	r0, 538c <uarte_nrfx_poll_in+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5378:	2000      	movs	r0, #0
	*c = data->rx_data;
    537a:	7c12      	ldrb	r2, [r2, #16]
    537c:	700a      	strb	r2, [r1, #0]
    537e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5382:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5386:	2201      	movs	r2, #1
    5388:	601a      	str	r2, [r3, #0]
	return 0;
    538a:	4770      	bx	lr
		return -1;
    538c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    5390:	4770      	bx	lr

00005392 <uarte_nrfx_poll_out>:
{
    5392:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
    5396:	6843      	ldr	r3, [r0, #4]
{
    5398:	f88d 1007 	strb.w	r1, [sp, #7]
	return config->uarte_regs;
    539c:	681c      	ldr	r4, [r3, #0]
	struct uarte_nrfx_data *data = get_dev_data(dev);
    539e:	68c6      	ldr	r6, [r0, #12]
	if (!k_is_in_isr()) {
    53a0:	f000 f968 	bl	5674 <k_is_in_isr>
    53a4:	bb98      	cbnz	r0, 540e <uarte_nrfx_poll_out+0x7c>
    53a6:	2564      	movs	r5, #100	; 0x64
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    53a8:	f04f 0801 	mov.w	r8, #1
    53ac:	f106 070c 	add.w	r7, r6, #12
    53b0:	e8d7 3fef 	ldaex	r3, [r7]
    53b4:	2b00      	cmp	r3, #0
    53b6:	d103      	bne.n	53c0 <uarte_nrfx_poll_out+0x2e>
    53b8:	e8c7 8fe2 	stlex	r2, r8, [r7]
    53bc:	2a00      	cmp	r2, #0
    53be:	d1f7      	bne.n	53b0 <uarte_nrfx_poll_out+0x1e>
		while (atomic_cas((atomic_t *) lock,
    53c0:	d007      	beq.n	53d2 <uarte_nrfx_poll_out+0x40>
	return z_impl_k_sleep(timeout);
    53c2:	2021      	movs	r0, #33	; 0x21
    53c4:	2100      	movs	r1, #0
    53c6:	3d01      	subs	r5, #1
    53c8:	f7fe f93e 	bl	3648 <z_impl_k_sleep>
			if (--safety_cnt == 0) {
    53cc:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    53d0:	d1ee      	bne.n	53b0 <uarte_nrfx_poll_out+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    53d2:	2300      	movs	r3, #0
    53d4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    53d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    53dc:	f10d 0307 	add.w	r3, sp, #7
    53e0:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    53e4:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53e6:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    p_reg->TXD.MAXCNT = length;
    53ea:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53ee:	60a3      	str	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53f0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
	NRFX_WAIT_FOR(nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX),
    53f4:	b923      	cbnz	r3, 5400 <uarte_nrfx_poll_out+0x6e>
    53f6:	2001      	movs	r0, #1
    53f8:	f000 f81a 	bl	5430 <nrfx_busy_wait>
    53fc:	3d01      	subs	r5, #1
    53fe:	d1f7      	bne.n	53f0 <uarte_nrfx_poll_out+0x5e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5400:	2301      	movs	r3, #1
    5402:	60e3      	str	r3, [r4, #12]
	*lock = 0;
    5404:	2300      	movs	r3, #0
    5406:	60f3      	str	r3, [r6, #12]
}
    5408:	b002      	add	sp, #8
    540a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*lock = 1;
    540e:	2301      	movs	r3, #1
    5410:	60f3      	str	r3, [r6, #12]
    5412:	e7de      	b.n	53d2 <uarte_nrfx_poll_out+0x40>

00005414 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5414:	b508      	push	{r3, lr}
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
    5416:	2000      	movs	r0, #0
    5418:	f7fc fa68 	bl	18ec <sys_arch_reboot>

0000541c <hw_cc3xx_init>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init(const struct device *dev)
{
    541c:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    541e:	f7fb ff57 	bl	12d0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5422:	f7fb ffd9 	bl	13d8 <nrf_cc3xx_platform_mutex_init>
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
#endif
	return res;
}
    5426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    542a:	f7fe bd4b 	b.w	3ec4 <nrf_cc3xx_platform_init_no_rng>

0000542e <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    542e:	4700      	bx	r0

00005430 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    5430:	f000 b926 	b.w	5680 <z_impl_k_busy_wait>

00005434 <nrfx_clock_enable>:
{
    5434:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5436:	2005      	movs	r0, #5
    5438:	f7fc f84a 	bl	14d0 <arch_irq_is_enabled>
    543c:	b920      	cbnz	r0, 5448 <nrfx_clock_enable+0x14>
}
    543e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5442:	2005      	movs	r0, #5
    5444:	f7fc b834 	b.w	14b0 <arch_irq_enable>
    5448:	bd08      	pop	{r3, pc}

0000544a <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
    544a:	7b0b      	ldrb	r3, [r1, #12]
    544c:	2b03      	cmp	r3, #3
    544e:	d82a      	bhi.n	54a6 <xfer_completeness_check+0x5c>
    5450:	e8df f003 	tbb	[pc, r3]
    5454:	021a2622 	.word	0x021a2622
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    5458:	688b      	ldr	r3, [r1, #8]
    545a:	035a      	lsls	r2, r3, #13
    545c:	d504      	bpl.n	5468 <xfer_completeness_check+0x1e>
    return p_reg->TXD.AMOUNT;
    545e:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
    5462:	690a      	ldr	r2, [r1, #16]
    5464:	429a      	cmp	r2, r3
    5466:	d107      	bne.n	5478 <xfer_completeness_check+0x2e>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    5468:	688b      	ldr	r3, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
    546a:	035b      	lsls	r3, r3, #13
    546c:	d41b      	bmi.n	54a6 <xfer_completeness_check+0x5c>
    546e:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    5472:	694a      	ldr	r2, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    5474:	429a      	cmp	r2, r3
    5476:	d016      	beq.n	54a6 <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    5478:	2300      	movs	r3, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    547a:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    547c:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    5480:	f8c0 2500 	str.w	r2, [r0, #1280]	; 0x500
    5484:	4618      	mov	r0, r3
    5486:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    5488:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    548c:	690a      	ldr	r2, [r1, #16]
    548e:	429a      	cmp	r2, r3
    5490:	d1f2      	bne.n	5478 <xfer_completeness_check+0x2e>
    return p_reg->RXD.AMOUNT;
    5492:	f8d0 353c 	ldr.w	r3, [r0, #1340]	; 0x53c
    5496:	e7ec      	b.n	5472 <xfer_completeness_check+0x28>
    return p_reg->TXD.AMOUNT;
    5498:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    549c:	690a      	ldr	r2, [r1, #16]
    549e:	e7e9      	b.n	5474 <xfer_completeness_check+0x2a>
    return p_reg->RXD.AMOUNT;
    54a0:	f8d0 353c 	ldr.w	r3, [r0, #1340]	; 0x53c
    54a4:	e7fa      	b.n	549c <xfer_completeness_check+0x52>
    bool transfer_complete = true;
    54a6:	2001      	movs	r0, #1
}
    54a8:	4770      	bx	lr

000054aa <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    54aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54ac:	4606      	mov	r6, r0
    54ae:	460f      	mov	r7, r1
	__asm__ volatile(
    54b0:	f04f 0320 	mov.w	r3, #32
    54b4:	f3ef 8511 	mrs	r5, BASEPRI
    54b8:	f383 8811 	msr	BASEPRI, r3
    54bc:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    54c0:	f7fe f8e2 	bl	3688 <z_impl_k_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	z_coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    54c4:	4639      	mov	r1, r7
    54c6:	4604      	mov	r4, r0
    54c8:	4630      	mov	r0, r6
    54ca:	f7ff ffa3 	bl	5414 <k_sys_fatal_error_handler>
	__asm__ volatile(
    54ce:	f385 8811 	msr	BASEPRI, r5
    54d2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    54d6:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
    54d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    54dc:	f7fc ba24 	b.w	1928 <z_impl_k_thread_abort>

000054e0 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    54e0:	f7ff bdad 	b.w	503e <z_clock_idle_exit>

000054e4 <k_mem_slab_init>:
{
    54e4:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    54e6:	2400      	movs	r4, #0
    54e8:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    54ea:	ea41 0402 	orr.w	r4, r1, r2
    54ee:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    54f2:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    54f6:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    54f8:	d10c      	bne.n	5514 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    54fa:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    54fc:	42a3      	cmp	r3, r4
    54fe:	d103      	bne.n	5508 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    5500:	e9c0 0000 	strd	r0, r0, [r0]
    5504:	2000      	movs	r0, #0
}
    5506:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    5508:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    550a:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    550c:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    550e:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    5510:	4411      	add	r1, r2
    5512:	e7f3      	b.n	54fc <k_mem_slab_init+0x18>
		return -EINVAL;
    5514:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5518:	e7f5      	b.n	5506 <k_mem_slab_init+0x22>

0000551a <z_impl_k_mutex_init>:
{
    551a:	4603      	mov	r3, r0
	mutex->owner = NULL;
    551c:	2000      	movs	r0, #0
    551e:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    5522:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    5526:	4770      	bx	lr

00005528 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5528:	4603      	mov	r3, r0
    552a:	b920      	cbnz	r0, 5536 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    552c:	f3ef 8205 	mrs	r2, IPSR
    5530:	b90a      	cbnz	r2, 5536 <z_reschedule_irqlock+0xe>
    5532:	f7fb bf67 	b.w	1404 <arch_swap>
    5536:	f383 8811 	msr	BASEPRI, r3
    553a:	f3bf 8f6f 	isb	sy
}
    553e:	4770      	bx	lr

00005540 <z_reschedule_unlocked>:
	__asm__ volatile(
    5540:	f04f 0320 	mov.w	r3, #32
    5544:	f3ef 8011 	mrs	r0, BASEPRI
    5548:	f383 8811 	msr	BASEPRI, r3
    554c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5550:	f7ff bfea 	b.w	5528 <z_reschedule_irqlock>

00005554 <unpend_thread_no_timeout>:
{
    5554:	b510      	push	{r4, lr}
    5556:	4604      	mov	r4, r0
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
    5558:	4601      	mov	r1, r0
    555a:	6880      	ldr	r0, [r0, #8]
    555c:	f7fd fda6 	bl	30ac <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5560:	7b63      	ldrb	r3, [r4, #13]
    5562:	f023 0302 	bic.w	r3, r3, #2
    5566:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5568:	2300      	movs	r3, #0
    556a:	60a3      	str	r3, [r4, #8]
}
    556c:	bd10      	pop	{r4, pc}

0000556e <z_priq_dumb_best>:
	return list->head == list;
    556e:	6803      	ldr	r3, [r0, #0]
}
    5570:	4298      	cmp	r0, r3
    5572:	bf14      	ite	ne
    5574:	4618      	movne	r0, r3
    5576:	2000      	moveq	r0, #0
    5578:	4770      	bx	lr

0000557a <z_ready_thread>:
{
    557a:	b510      	push	{r4, lr}
    557c:	f04f 0320 	mov.w	r3, #32
    5580:	f3ef 8411 	mrs	r4, BASEPRI
    5584:	f383 8811 	msr	BASEPRI, r3
    5588:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
    558c:	f7fd fde4 	bl	3158 <ready_thread>
	__asm__ volatile(
    5590:	f384 8811 	msr	BASEPRI, r4
    5594:	f3bf 8f6f 	isb	sy
}
    5598:	bd10      	pop	{r4, pc}

0000559a <z_thread_timeout>:
{
    559a:	b570      	push	{r4, r5, r6, lr}
    559c:	4604      	mov	r4, r0
	__asm__ volatile(
    559e:	f04f 0320 	mov.w	r3, #32
    55a2:	f3ef 8611 	mrs	r6, BASEPRI
    55a6:	f383 8811 	msr	BASEPRI, r3
    55aa:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    55ae:	f850 3c10 	ldr.w	r3, [r0, #-16]
		struct k_thread *thread = CONTAINER_OF(timeout,
    55b2:	f1a0 0518 	sub.w	r5, r0, #24
		if (thread->base.pended_on != NULL) {
    55b6:	b113      	cbz	r3, 55be <z_thread_timeout+0x24>
			unpend_thread_no_timeout(thread);
    55b8:	4628      	mov	r0, r5
    55ba:	f7ff ffcb 	bl	5554 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    55be:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		ready_thread(thread);
    55c2:	4628      	mov	r0, r5
    55c4:	f023 0314 	bic.w	r3, r3, #20
    55c8:	f804 3c0b 	strb.w	r3, [r4, #-11]
    55cc:	f7fd fdc4 	bl	3158 <ready_thread>
	__asm__ volatile(
    55d0:	f386 8811 	msr	BASEPRI, r6
    55d4:	f3bf 8f6f 	isb	sy
}
    55d8:	bd70      	pop	{r4, r5, r6, pc}

000055da <add_to_waitq_locked>:
{
    55da:	b538      	push	{r3, r4, r5, lr}
    55dc:	4604      	mov	r4, r0
    55de:	460d      	mov	r5, r1
	unready_thread(thread);
    55e0:	f7fd ff12 	bl	3408 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    55e4:	7b63      	ldrb	r3, [r4, #13]
    55e6:	f043 0302 	orr.w	r3, r3, #2
    55ea:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    55ec:	b17d      	cbz	r5, 560e <add_to_waitq_locked+0x34>
    55ee:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    55f0:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    55f2:	429d      	cmp	r5, r3
    55f4:	d012      	beq.n	561c <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    55f6:	b18b      	cbz	r3, 561c <add_to_waitq_locked+0x42>
	if (thread_1->base.prio < thread_2->base.prio) {
    55f8:	f994 200e 	ldrsb.w	r2, [r4, #14]
    55fc:	f993 100e 	ldrsb.w	r1, [r3, #14]
    5600:	4291      	cmp	r1, r2
    5602:	dd05      	ble.n	5610 <add_to_waitq_locked+0x36>
	node->prev = successor->prev;
    5604:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5606:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    560a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    560c:	605c      	str	r4, [r3, #4]
}
    560e:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    5610:	6869      	ldr	r1, [r5, #4]
    5612:	428b      	cmp	r3, r1
    5614:	d002      	beq.n	561c <add_to_waitq_locked+0x42>
    5616:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5618:	2b00      	cmp	r3, #0
    561a:	d1ef      	bne.n	55fc <add_to_waitq_locked+0x22>
	node->prev = list->tail;
    561c:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    561e:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    5620:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    5622:	686b      	ldr	r3, [r5, #4]
    5624:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5626:	606c      	str	r4, [r5, #4]
}
    5628:	e7f1      	b.n	560e <add_to_waitq_locked+0x34>

0000562a <z_unpend_first_thread>:
{
    562a:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    562c:	f04f 0320 	mov.w	r3, #32
    5630:	f3ef 8211 	mrs	r2, BASEPRI
    5634:	f383 8811 	msr	BASEPRI, r3
    5638:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    563c:	f7ff ff97 	bl	556e <z_priq_dumb_best>
    5640:	4604      	mov	r4, r0
	__asm__ volatile(
    5642:	f382 8811 	msr	BASEPRI, r2
    5646:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    564a:	b188      	cbz	r0, 5670 <z_unpend_first_thread+0x46>
	__asm__ volatile(
    564c:	f04f 0320 	mov.w	r3, #32
    5650:	f3ef 8511 	mrs	r5, BASEPRI
    5654:	f383 8811 	msr	BASEPRI, r3
    5658:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    565c:	f7ff ff7a 	bl	5554 <unpend_thread_no_timeout>
	__asm__ volatile(
    5660:	f385 8811 	msr	BASEPRI, r5
    5664:	f3bf 8f6f 	isb	sy
	return z_abort_timeout(&thread->base.timeout);
    5668:	f104 0018 	add.w	r0, r4, #24
    566c:	f000 f80a 	bl	5684 <z_abort_timeout>
}
    5670:	4620      	mov	r0, r4
    5672:	bd38      	pop	{r3, r4, r5, pc}

00005674 <k_is_in_isr>:
    5674:	f3ef 8005 	mrs	r0, IPSR
}
    5678:	3000      	adds	r0, #0
    567a:	bf18      	it	ne
    567c:	2001      	movne	r0, #1
    567e:	4770      	bx	lr

00005680 <z_impl_k_busy_wait>:
	arch_busy_wait(usec_to_wait);
    5680:	f7fb b8e0 	b.w	844 <arch_busy_wait>

00005684 <z_abort_timeout>:
{
    5684:	b510      	push	{r4, lr}
	__asm__ volatile(
    5686:	f04f 0220 	mov.w	r2, #32
    568a:	f3ef 8411 	mrs	r4, BASEPRI
    568e:	f382 8811 	msr	BASEPRI, r2
    5692:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    5696:	6803      	ldr	r3, [r0, #0]
    5698:	b13b      	cbz	r3, 56aa <z_abort_timeout+0x26>
			remove_timeout(to);
    569a:	f7fe f8db 	bl	3854 <remove_timeout>
			ret = 0;
    569e:	2000      	movs	r0, #0
	__asm__ volatile(
    56a0:	f384 8811 	msr	BASEPRI, r4
    56a4:	f3bf 8f6f 	isb	sy
}
    56a8:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    56aa:	f06f 0015 	mvn.w	r0, #21
    56ae:	e7f7      	b.n	56a0 <z_abort_timeout+0x1c>

000056b0 <z_get_next_timeout_expiry>:
{
    56b0:	b510      	push	{r4, lr}
	__asm__ volatile(
    56b2:	f04f 0320 	mov.w	r3, #32
    56b6:	f3ef 8411 	mrs	r4, BASEPRI
    56ba:	f383 8811 	msr	BASEPRI, r3
    56be:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    56c2:	f7fe f8e1 	bl	3888 <next_timeout>
	__asm__ volatile(
    56c6:	f384 8811 	msr	BASEPRI, r4
    56ca:	f3bf 8f6f 	isb	sy
}
    56ce:	bd10      	pop	{r4, pc}

000056d0 <z_set_timeout_expiry>:
{
    56d0:	b570      	push	{r4, r5, r6, lr}
    56d2:	4604      	mov	r4, r0
    56d4:	460e      	mov	r6, r1
	__asm__ volatile(
    56d6:	f04f 0320 	mov.w	r3, #32
    56da:	f3ef 8511 	mrs	r5, BASEPRI
    56de:	f383 8811 	msr	BASEPRI, r3
    56e2:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    56e6:	f7fe f8cf 	bl	3888 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    56ea:	2801      	cmp	r0, #1
    56ec:	dd05      	ble.n	56fa <z_set_timeout_expiry+0x2a>
    56ee:	42a0      	cmp	r0, r4
    56f0:	dd03      	ble.n	56fa <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, is_idle);
    56f2:	4631      	mov	r1, r6
    56f4:	4620      	mov	r0, r4
    56f6:	f7fb fad1 	bl	c9c <z_clock_set_timeout>
	__asm__ volatile(
    56fa:	f385 8811 	msr	BASEPRI, r5
    56fe:	f3bf 8f6f 	isb	sy
}
    5702:	bd70      	pop	{r4, r5, r6, pc}

00005704 <z_tick_get_32>:

uint32_t z_tick_get_32(void)
{
    5704:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)z_tick_get();
    5706:	f7fe f9dd 	bl	3ac4 <z_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    570a:	bd08      	pop	{r3, pc}

0000570c <k_heap_init>:
{
    570c:	b410      	push	{r4}
    570e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    5712:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    5716:	f85d 4b04 	ldr.w	r4, [sp], #4
	sys_heap_init(&h->heap, mem, bytes);
    571a:	f7ff bba3 	b.w	4e64 <sys_heap_init>

0000571e <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
    571e:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00006280 <spm_firmware_info_nse-0x1d60>:
	...

00007fe0 <spm_firmware_info_nse>:
    7fe0:	e97f e97f 	sg
    7fe4:	f7f9 b90e 	b.w	1204 <__acle_se_spm_firmware_info_nse>

00007fe8 <spm_request_random_number_nse>:
    7fe8:	e97f e97f 	sg
    7fec:	f7fd b861 	b.w	50b2 <__acle_se_spm_request_random_number_nse>

00007ff0 <spm_request_read_nse>:
    7ff0:	e97f e97f 	sg
    7ff4:	f7f9 b8ae 	b.w	1154 <__acle_se_spm_request_read_nse>
	...
