// Seed: 2885379586
macromodule module_0;
  logic [7:0][1] id_1;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
  wire id_2;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  wand  id_6,
    input  wor   id_7,
    input  uwire id_8,
    output tri   id_9
);
  assign id_3 = id_7 !== id_5;
  assign id_0 = id_8;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
  wire id_3;
  assign id_2 = id_2;
  assign id_1 = id_3;
endmodule
