

******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 0.2 - Build 0.1 ************************************
******************************************************************

synthesis.tcl
Done 
set input file: example.c
current input filename: ./src/example.c
Done 
Synthesize
compile example.c . -use-lsq=false -simple-buffers=true 
Done 
Display Data Control Flow Graph
dcfg ./reports/example.dot &Done 
Write hdl
write_hdl  . ./reports/example

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/example.dot
**Warning**: Node[11] Node_Name:end_0 output 1 has no successor -- signals connections will be omitted in the netlist
**Warning**: Node[12] Node_Name:start_0 input 1 has no predecessor -- signals connections will be omitted in the netlist

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|               phi_1|                 Mux|         3|         1|
|         3|               cst_1|            Constant|         1|         1|
|         4|               add_2|            Operator|         2|         1|
|         5|               cst_2|            Constant|         1|         1|
|         6|              icmp_3|            Operator|         2|         1|
|         7|               ret_0|            Operator|         1|         1|
|         8|              fork_0|                Fork|         1|         2|
|         9|            branch_0|              Branch|         2|         2|
|        10|            branch_1|              Branch|         2|         2|
|        11|               end_0|                Exit|         1|         1|
|        12|             start_0|               Entry|         1|         1|
|        13|             forkC_4|                Fork|         1|         3|
|        14|           branchC_2|              Branch|         2|         2|
|        15|              fork_5|                Fork|         1|         2|
|        16|              phiC_0|          CntrlMerge|         2|         2|
|        17|           branchC_3|              Branch|         2|         2|
|        18|              fork_7|                Fork|         1|         2|
|        19|              phiC_1|               Merge|         1|         1|
|        20|              sink_0|                Sink|         1|         0|
|        21|              sink_1|                Sink|         1|         0|
|        22|              sink_2|                Sink|         1|         0|
|        23|            source_0|              Source|         0|         1|
|        24|            source_1|              Source|         0|         1|
|        25|             buffI_0|              Buffer|         1|         1|
|        26|             buffA_1|              Buffer|         1|         1|
+--------------------------------------------------------------------------+
Generating ./reports/example.vhd

Done



Done 
Exit...
Goodbye!


