

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Sun Dec 12 23:30:55 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  185|  185|  185|  185|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  184|  184|        46|          -|          -|     4|    no    |
        | + Loop 1.1  |   44|   44|        11|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    121|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     114|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     114|    231|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln45_fu_167_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln78_1_fu_190_p2    |     +    |      0|  0|  40|          33|          33|
    |add_ln78_fu_181_p2      |     +    |      0|  0|  24|          17|          17|
    |column_index_fu_157_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_133_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln41_fu_127_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln43_fu_151_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 121|          68|          66|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         14|    1|         14|
    |column_index_0_reg_100   |   9|          2|    3|          6|
    |row_index_0_reg_89       |   9|          2|    3|          6|
    |s_box_V_blk_n_AR         |   9|          2|    1|          2|
    |s_box_V_blk_n_R          |   9|          2|    1|          2|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         25|   13|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |column_index_0_reg_100       |   3|   0|    3|          0|
    |column_index_reg_235         |   3|   0|    3|          0|
    |row_index_0_reg_89           |   3|   0|    3|          0|
    |row_index_reg_222            |   3|   0|    3|          0|
    |s_box_V_addr_read_reg_251    |   8|   0|    8|          0|
    |s_box_V_addr_reg_245         |  32|   0|   32|          0|
    |sext_ln41_reg_214            |  33|   0|   33|          0|
    |sext_ln78_cast_reg_209       |   9|   0|   17|          8|
    |state_matrix_V_addr_reg_240  |   4|   0|    4|          0|
    |zext_ln43_reg_227            |   3|   0|    6|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 114|   0|  125|         11|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |     state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |     state_matrix_V    |     array    |
|m_axi_s_box_V_AWVALID    | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWREADY    |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWADDR     | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWID       | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWLEN      | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWSIZE     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWBURST    | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWLOCK     | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWCACHE    | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWPROT     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWQOS      | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWREGION   | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_AWUSER     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WVALID     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WREADY     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WDATA      | out |    8|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WSTRB      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WLAST      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WID        | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_WUSER      | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARVALID    | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARREADY    |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARADDR     | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARID       | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARLEN      | out |   32|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARSIZE     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARBURST    | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARLOCK     | out |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARCACHE    | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARPROT     | out |    3|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARQOS      | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARREGION   | out |    4|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_ARUSER     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RVALID     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RREADY     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RDATA      |  in |    8|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RLAST      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RID        |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RUSER      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_RRESP      |  in |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BVALID     |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BREADY     | out |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BRESP      |  in |    2|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BID        |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|m_axi_s_box_V_BUSER      |  in |    1|    m_axi   |        s_box_V        |    pointer   |
|s_box_V_offset           |  in |   32|   ap_none  |     s_box_V_offset    |    scalar    |
|s_box_V_offset_offset    |  in |    2|   ap_none  | s_box_V_offset_offset |    scalar    |
+-------------------------+-----+-----+------------+-----------------------+--------------+

