

================================================================
== Vivado HLS Report for 'effect_delay'
================================================================
* Date:           Tue Feb 11 01:45:03 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   50|   10|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 12 51 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%config_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %config_offset)" [pynq_dsp_hls.cpp:33]   --->   Operation 52 'read' 'config_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %config_offset_read, i4 0)" [pynq_dsp_hls.cpp:33]   --->   Operation 53 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln39 = or i7 %tmp_16, 6" [pynq_dsp_hls.cpp:39]   --->   Operation 54 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln39)" [pynq_dsp_hls.cpp:39]   --->   Operation 55 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%config_addr_5 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_22" [pynq_dsp_hls.cpp:39]   --->   Operation 56 'getelementptr' 'config_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %config_addr_5, align 4" [pynq_dsp_hls.cpp:39]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 4.77>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln33 = or i7 %tmp_16, 1" [pynq_dsp_hls.cpp:33]   --->   Operation 58 'or' 'or_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln33)" [pynq_dsp_hls.cpp:33]   --->   Operation 59 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%config_addr = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_17" [pynq_dsp_hls.cpp:33]   --->   Operation 60 'getelementptr' 'config_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:33]   --->   Operation 61 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %config_addr_5, align 4" [pynq_dsp_hls.cpp:39]   --->   Operation 62 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:39]   --->   Operation 63 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 64 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 65 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_26, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 66 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln257_6 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 67 'icmp' 'icmp_ln257_6' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln35 = or i7 %tmp_16, 2" [pynq_dsp_hls.cpp:35]   --->   Operation 68 'or' 'or_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln35)" [pynq_dsp_hls.cpp:35]   --->   Operation 69 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%config_addr_1 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_18" [pynq_dsp_hls.cpp:35]   --->   Operation 70 'getelementptr' 'config_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:33]   --->   Operation 71 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [2/2] (2.32ns)   --->   "%memAddr = load i32* %config_addr_1, align 4" [pynq_dsp_hls.cpp:35]   --->   Operation 72 'load' 'memAddr' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:39]   --->   Operation 73 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:39]   --->   Operation 74 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 75 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln36 = or i7 %tmp_16, 3" [pynq_dsp_hls.cpp:36]   --->   Operation 76 'or' 'or_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln36)" [pynq_dsp_hls.cpp:36]   --->   Operation 77 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%config_addr_2 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_19" [pynq_dsp_hls.cpp:36]   --->   Operation 78 'getelementptr' 'config_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (2.32ns)   --->   "%memAddr = load i32* %config_addr_1, align 4" [pynq_dsp_hls.cpp:35]   --->   Operation 79 'load' 'memAddr' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%memSize = load i32* %config_addr_2, align 4" [pynq_dsp_hls.cpp:36]   --->   Operation 80 'load' 'memSize' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node feedbackVolRatio)   --->   "%or_ln257 = or i1 %icmp_ln257_6, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 81 'or' 'or_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 82 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node feedbackVolRatio)   --->   "%and_ln257 = and i1 %or_ln257, %tmp_27" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 83 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%feedbackVolRatio = select i1 %and_ln257, float 0x3FE99999A0000000, float %bitcast_ln348" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39]   --->   Operation 84 'select' 'feedbackVolRatio' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln37 = or i7 %tmp_16, 4" [pynq_dsp_hls.cpp:37]   --->   Operation 85 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln37)" [pynq_dsp_hls.cpp:37]   --->   Operation 86 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%config_addr_3 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_20" [pynq_dsp_hls.cpp:37]   --->   Operation 87 'getelementptr' 'config_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%trunc_ln302 = trunc i32 %p_Val2_12 to i1" [pynq_dsp_hls.cpp:33]   --->   Operation 88 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%memSize = load i32* %config_addr_2, align 4" [pynq_dsp_hls.cpp:36]   --->   Operation 89 'load' 'memSize' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 90 [2/2] (2.32ns)   --->   "%config_load = load i32* %config_addr_3, align 4" [pynq_dsp_hls.cpp:37]   --->   Operation 90 'load' 'config_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%val_assign_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %memSize, i32 1, i32 31)" [pynq_dsp_hls.cpp:46]   --->   Operation 91 'partselect' 'val_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%isNotRunning = xor i1 %trunc_ln302, true" [pynq_dsp_hls.cpp:47]   --->   Operation 92 'xor' 'isNotRunning' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.47ns)   --->   "%hasMemSizeError = icmp eq i31 %val_assign_s, 0" [pynq_dsp_hls.cpp:48]   --->   Operation 93 'icmp' 'hasMemSizeError' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln49 = or i1 %hasMemSizeError, %isNotRunning" [pynq_dsp_hls.cpp:49]   --->   Operation 94 'or' 'or_ln49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln38 = or i7 %tmp_16, 5" [pynq_dsp_hls.cpp:38]   --->   Operation 95 'or' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln38)" [pynq_dsp_hls.cpp:38]   --->   Operation 96 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%config_addr_4 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_21" [pynq_dsp_hls.cpp:38]   --->   Operation 97 'getelementptr' 'config_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (2.32ns)   --->   "%config_load = load i32* %config_addr_3, align 4" [pynq_dsp_hls.cpp:37]   --->   Operation 98 'load' 'config_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 99 [2/2] (2.32ns)   --->   "%config_load_1 = load i32* %config_addr_4, align 4" [pynq_dsp_hls.cpp:38]   --->   Operation 99 'load' 'config_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln40 = or i7 %tmp_16, 7" [pynq_dsp_hls.cpp:40]   --->   Operation 100 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln40)" [pynq_dsp_hls.cpp:40]   --->   Operation 101 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%config_addr_6 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_23" [pynq_dsp_hls.cpp:40]   --->   Operation 102 'getelementptr' 'config_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (2.32ns)   --->   "%config_load_1 = load i32* %config_addr_4, align 4" [pynq_dsp_hls.cpp:38]   --->   Operation 103 'load' 'config_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 104 [2/2] (2.32ns)   --->   "%p_Val2_11 = load i32* %config_addr_6, align 4" [pynq_dsp_hls.cpp:40]   --->   Operation 104 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %config_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 105 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inData_r_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_r)" [pynq_dsp_hls.cpp:33]   --->   Operation 106 'read' 'inData_r_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inData_l_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_l)" [pynq_dsp_hls.cpp:33]   --->   Operation 107 'read' 'inData_l_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln42 = or i7 %tmp_16, 8" [pynq_dsp_hls.cpp:42]   --->   Operation 108 'or' 'or_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln42)" [pynq_dsp_hls.cpp:42]   --->   Operation 109 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%wrIndex = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_24" [pynq_dsp_hls.cpp:42]   --->   Operation 110 'getelementptr' 'wrIndex' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln43 = or i7 %tmp_16, 9" [pynq_dsp_hls.cpp:43]   --->   Operation 111 'or' 'or_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln43)" [pynq_dsp_hls.cpp:43]   --->   Operation 112 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%rdIndex = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_25" [pynq_dsp_hls.cpp:43]   --->   Operation 113 'getelementptr' 'rdIndex' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%directVolRatio = bitcast i32 %config_load to float" [pynq_dsp_hls.cpp:37]   --->   Operation 115 'bitcast' 'directVolRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%delayVolRatio = bitcast i32 %config_load_1 to float" [pynq_dsp_hls.cpp:38]   --->   Operation 116 'bitcast' 'delayVolRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/2] (2.32ns)   --->   "%p_Val2_11 = load i32* %config_addr_6, align 4" [pynq_dsp_hls.cpp:40]   --->   Operation 117 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln368_7 = trunc i32 %p_Val2_11 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:40]   --->   Operation 118 'trunc' 'trunc_ln368_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:40]   --->   Operation 119 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%periodRatio = bitcast i32 %p_Result_20 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:40]   --->   Operation 120 'bitcast' 'periodRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%maxIndex_V = zext i31 %val_assign_s to i32" [pynq_dsp_hls.cpp:46]   --->   Operation 121 'zext' 'maxIndex_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %or_ln49, label %._crit_edge, label %1" [pynq_dsp_hls.cpp:49]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (2.32ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 123 'load' 'wrIndex_load' <Predicate = (!or_ln49)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 4.79>
ST_9 : Operation 124 [1/2] (2.32ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 124 'load' 'wrIndex_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ult i32 %wrIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:49]   --->   Operation 125 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %2, label %._crit_edge" [pynq_dsp_hls.cpp:49]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (2.32ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 127 'load' 'rdIndex_load' <Predicate = (icmp_ln891)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 6.56>
ST_10 : Operation 128 [1/2] (2.32ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 128 'load' 'rdIndex_load' <Predicate = (!or_ln49 & icmp_ln891)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln891_1 = icmp ult i32 %rdIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:49]   --->   Operation 129 'icmp' 'icmp_ln891_1' <Predicate = (!or_ln49 & icmp_ln891)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.76ns)   --->   "br i1 %icmp_ln891_1, label %._crit_edge220, label %._crit_edge" [pynq_dsp_hls.cpp:49]   --->   Operation 130 'br' <Predicate = (!or_ln49 & icmp_ln891)> <Delay = 1.76>
ST_10 : Operation 131 [1/1] (2.32ns)   --->   "store i32 0, i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:50]   --->   Operation 131 'store' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln49)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 132 [1/1] (2.32ns)   --->   "store i32 0, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:51]   --->   Operation 132 'store' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln49)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 133 [1/1] (1.76ns)   --->   "br label %._crit_edge220" [pynq_dsp_hls.cpp:52]   --->   Operation 133 'br' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln49)> <Delay = 1.76>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %._crit_edge ], [ %rdIndex_load, %2 ]" [pynq_dsp_hls.cpp:49]   --->   Operation 134 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i32 [ 0, %._crit_edge ], [ %wrIndex_load, %2 ]" [pynq_dsp_hls.cpp:49]   --->   Operation 135 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.76ns)   --->   "br i1 %or_ln49, label %3, label %_ifconv" [pynq_dsp_hls.cpp:53]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 137 [6/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 137 'uitofp' 'tmp_7' <Predicate = (!or_ln49)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 138 [5/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 138 'uitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 139 [4/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 139 'uitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 140 [3/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 140 'uitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 141 [2/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 141 'uitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 142 [1/6] (6.41ns)   --->   "%tmp_7 = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:57]   --->   Operation 142 'uitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 143 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_7, %periodRatio" [pynq_dsp_hls.cpp:57]   --->   Operation 143 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 144 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_7, %periodRatio" [pynq_dsp_hls.cpp:57]   --->   Operation 144 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 145 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_7, %periodRatio" [pynq_dsp_hls.cpp:57]   --->   Operation 145 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 146 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_7, %periodRatio" [pynq_dsp_hls.cpp:57]   --->   Operation 146 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%p_Val2_13 = bitcast float %x_assign to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 147 'bitcast' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 148 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_13 to i23" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 149 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.88>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 150 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 151 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 152 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 153 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 154 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 155 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.89>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 156 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 157 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 158 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 159 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 160 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 161 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 162 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 163 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 164 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 165 'partselect' 'tmp_28' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_28" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57]   --->   Operation 166 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp ult i32 %i_op_assign_3, %i_op_assign_2" [pynq_dsp_hls.cpp:59]   --->   Operation 167 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i32 %i_op_assign_3, %memSize" [pynq_dsp_hls.cpp:59]   --->   Operation 168 'sub' 'sub_ln59_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln59 = add i32 %i_op_assign_2, %sub_ln59_1" [pynq_dsp_hls.cpp:59]   --->   Operation 169 'add' 'add_ln59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 170 [1/1] (2.55ns)   --->   "%sub_ln59 = sub i32 %i_op_assign_3, %i_op_assign_2" [pynq_dsp_hls.cpp:59]   --->   Operation 170 'sub' 'sub_ln59' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln63)   --->   "%currentPeriod = select i1 %icmp_ln59, i32 %add_ln59, i32 %sub_ln59" [pynq_dsp_hls.cpp:59]   --->   Operation 171 'select' 'currentPeriod' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln63 = icmp ult i32 %currentPeriod, %val_V" [pynq_dsp_hls.cpp:63]   --->   Operation 172 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.69>
ST_23 : Operation 173 [1/1] (1.76ns)   --->   "br i1 %icmp_ln63, label %._crit_edge222, label %._crit_edge223" [pynq_dsp_hls.cpp:63]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.76>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %memAddr to i33" [pynq_dsp_hls.cpp:65]   --->   Operation 174 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i32 %memAddr to i34" [pynq_dsp_hls.cpp:65]   --->   Operation 175 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i32 %i_op_assign_2 to i33" [pynq_dsp_hls.cpp:65]   --->   Operation 176 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_2, i1 false)" [pynq_dsp_hls.cpp:65]   --->   Operation 177 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i33 %shl_ln to i34" [pynq_dsp_hls.cpp:65]   --->   Operation 178 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (2.59ns)   --->   "%add_ln65 = add i34 %zext_ln65_1, %zext_ln65_3" [pynq_dsp_hls.cpp:65]   --->   Operation 179 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i34 %add_ln65 to i64" [pynq_dsp_hls.cpp:65]   --->   Operation 180 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr = getelementptr i32* %extMemPtr_V, i64 %zext_ln65_4" [pynq_dsp_hls.cpp:65]   --->   Operation 181 'getelementptr' 'extMemPtr_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (2.55ns)   --->   "%add_ln66 = add i33 %zext_ln65, 1" [pynq_dsp_hls.cpp:66]   --->   Operation 182 'add' 'add_ln66' <Predicate = (!icmp_ln63)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i33 %add_ln66 to i34" [pynq_dsp_hls.cpp:66]   --->   Operation 183 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (2.59ns)   --->   "%add_ln66_1 = add i34 %zext_ln65_3, %zext_ln66" [pynq_dsp_hls.cpp:66]   --->   Operation 184 'add' 'add_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i34 %add_ln66_1 to i64" [pynq_dsp_hls.cpp:66]   --->   Operation 185 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_1 = getelementptr i32* %extMemPtr_V, i64 %zext_ln66_1" [pynq_dsp_hls.cpp:66]   --->   Operation 186 'getelementptr' 'extMemPtr_V_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (2.52ns)   --->   "%ret_V = add i32 %maxIndex_V, -2" [pynq_dsp_hls.cpp:69]   --->   Operation 187 'add' 'ret_V' <Predicate = (!icmp_ln63)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i32 %ret_V to i33" [pynq_dsp_hls.cpp:69]   --->   Operation 188 'sext' 'sext_ln1354' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp slt i33 %zext_ln65_2, %sext_ln1354" [pynq_dsp_hls.cpp:69]   --->   Operation 189 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln63)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %i_op_assign_2, 1" [pynq_dsp_hls.cpp:69]   --->   Operation 190 'add' 'add_ln69' <Predicate = (!icmp_ln63)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.69ns)   --->   "%select_ln69 = select i1 %icmp_ln887, i32 %add_ln69, i32 0" [pynq_dsp_hls.cpp:69]   --->   Operation 191 'select' 'select_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.00>
ST_24 : Operation 192 [7/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 192 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 193 [1/1] (2.32ns)   --->   "store i32 %select_ln69, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:69]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 7.00>
ST_25 : Operation 194 [6/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 194 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 195 [7/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 195 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.00>
ST_26 : Operation 196 [5/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 196 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 197 [6/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 197 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.00>
ST_27 : Operation 198 [4/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 198 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 199 [5/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 199 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.00>
ST_28 : Operation 200 [3/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 200 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 201 [4/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 201 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.00>
ST_29 : Operation 202 [2/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 202 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 203 [3/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 203 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.00>
ST_30 : Operation 204 [1/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:65]   --->   Operation 204 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 205 [2/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 205 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.00>
ST_31 : Operation 206 [1/1] (7.00ns)   --->   "%auxRawL_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:65]   --->   Operation 206 'read' 'auxRawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 207 [1/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:66]   --->   Operation 207 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.00>
ST_32 : Operation 208 [1/1] (7.00ns)   --->   "%auxRawR_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:66]   --->   Operation 208 'read' 'auxRawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.99>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%auxL = bitcast i32 %auxRawL_V to float" [pynq_dsp_hls.cpp:67]   --->   Operation 209 'bitcast' 'auxL' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%auxR = bitcast i32 %auxRawR_V to float" [pynq_dsp_hls.cpp:68]   --->   Operation 210 'bitcast' 'auxR' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (1.76ns)   --->   "br label %._crit_edge222" [pynq_dsp_hls.cpp:70]   --->   Operation 211 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %i_op_assign_3 to i33" [pynq_dsp_hls.cpp:76]   --->   Operation 212 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (2.52ns)   --->   "%ret_V_4 = add i32 %maxIndex_V, -2" [pynq_dsp_hls.cpp:78]   --->   Operation 213 'add' 'ret_V_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1354_1 = sext i32 %ret_V_4 to i33" [pynq_dsp_hls.cpp:78]   --->   Operation 214 'sext' 'sext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp slt i33 %zext_ln76_2, %sext_ln1354_1" [pynq_dsp_hls.cpp:78]   --->   Operation 215 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%auxL_0 = phi float [ %auxL, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]"   --->   Operation 216 'phi' 'auxL_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%auxR_0 = phi float [ %auxR, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]"   --->   Operation 217 'phi' 'auxR_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:74]   --->   Operation 218 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 219 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:75]   --->   Operation 219 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %i_op_assign_3, 1" [pynq_dsp_hls.cpp:78]   --->   Operation 220 'add' 'add_ln78' <Predicate = (icmp_ln887_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 221 [1/1] (0.69ns)   --->   "%select_ln78 = select i1 %icmp_ln887_1, i32 %add_ln78, i32 0" [pynq_dsp_hls.cpp:78]   --->   Operation 221 'select' 'select_ln78' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 222 [1/1] (2.32ns)   --->   "store i32 %select_ln78, i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:78]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 223 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:81]   --->   Operation 223 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:81]   --->   Operation 224 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:82]   --->   Operation 225 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 226 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:82]   --->   Operation 226 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 227 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:74]   --->   Operation 227 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:75]   --->   Operation 228 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:81]   --->   Operation 229 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:81]   --->   Operation 230 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:82]   --->   Operation 231 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:82]   --->   Operation 232 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 233 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:74]   --->   Operation 233 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 234 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:75]   --->   Operation 234 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 235 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:81]   --->   Operation 235 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 236 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:81]   --->   Operation 236 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 237 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:82]   --->   Operation 237 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:82]   --->   Operation 238 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 239 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:74]   --->   Operation 239 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:75]   --->   Operation 240 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:81]   --->   Operation 241 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 242 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:81]   --->   Operation 242 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 243 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:82]   --->   Operation 243 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 244 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:82]   --->   Operation 244 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.44>
ST_38 : Operation 245 [7/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 245 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [7/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 246 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [7/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 247 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.44>
ST_39 : Operation 248 [6/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 248 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 249 [7/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 249 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 250 [6/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 250 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [6/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 251 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.44>
ST_40 : Operation 252 [5/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 252 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 253 [6/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 253 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 254 [5/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 254 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 255 [5/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 255 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.44>
ST_41 : Operation 256 [4/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 256 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 257 [5/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 257 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 258 [4/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 258 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [4/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 259 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.44>
ST_42 : Operation 260 [3/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 260 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 261 [4/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 261 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 262 [3/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 262 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [3/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 263 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.44>
ST_43 : Operation 264 [2/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 264 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [3/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 265 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %memAddr to i33" [pynq_dsp_hls.cpp:76]   --->   Operation 266 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %memAddr to i34" [pynq_dsp_hls.cpp:76]   --->   Operation 267 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_3, i1 false)" [pynq_dsp_hls.cpp:76]   --->   Operation 268 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i33 %shl_ln1 to i34" [pynq_dsp_hls.cpp:76]   --->   Operation 269 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 270 [1/1] (2.59ns)   --->   "%add_ln76 = add i34 %zext_ln76_1, %zext_ln76_3" [pynq_dsp_hls.cpp:76]   --->   Operation 270 'add' 'add_ln76' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i34 %add_ln76 to i64" [pynq_dsp_hls.cpp:76]   --->   Operation 271 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_2 = getelementptr i32* %extMemPtr_V, i64 %zext_ln76_4" [pynq_dsp_hls.cpp:76]   --->   Operation 272 'getelementptr' 'extMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (2.55ns)   --->   "%add_ln77 = add i33 %zext_ln76, 1" [pynq_dsp_hls.cpp:77]   --->   Operation 273 'add' 'add_ln77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i33 %add_ln77 to i34" [pynq_dsp_hls.cpp:77]   --->   Operation 274 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (2.59ns)   --->   "%add_ln77_1 = add i34 %zext_ln76_3, %zext_ln77" [pynq_dsp_hls.cpp:77]   --->   Operation 275 'add' 'add_ln77_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i34 %add_ln77_1 to i64" [pynq_dsp_hls.cpp:77]   --->   Operation 276 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_3 = getelementptr i32* %extMemPtr_V, i64 %zext_ln77_1" [pynq_dsp_hls.cpp:77]   --->   Operation 277 'getelementptr' 'extMemPtr_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 278 [2/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 278 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 279 [2/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 279 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.00>
ST_44 : Operation 280 [1/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_9, %inData_l_read" [pynq_dsp_hls.cpp:74]   --->   Operation 280 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 281 [2/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 281 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 282 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_2_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:76]   --->   Operation 282 'writereq' 'extMemPtr_V_addr_2_r' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 283 [1/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_1, %tmp_2" [pynq_dsp_hls.cpp:81]   --->   Operation 283 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_3, %tmp_4" [pynq_dsp_hls.cpp:82]   --->   Operation 284 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.00>
ST_45 : Operation 285 [1/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_s, %inData_r_read" [pynq_dsp_hls.cpp:75]   --->   Operation 285 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %delayInL to i32" [pynq_dsp_hls.cpp:76]   --->   Operation 286 'bitcast' 'bitcast_ln705' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 287 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_2, i32 %bitcast_ln705, i4 -1)" [pynq_dsp_hls.cpp:76]   --->   Operation 287 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 288 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_3_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:77]   --->   Operation 288 'writereq' 'extMemPtr_V_addr_3_r' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.00>
ST_46 : Operation 289 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:76]   --->   Operation 289 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln705_1 = bitcast float %delayInR to i32" [pynq_dsp_hls.cpp:77]   --->   Operation 290 'bitcast' 'bitcast_ln705_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 291 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_3, i32 %bitcast_ln705_1, i4 -1)" [pynq_dsp_hls.cpp:77]   --->   Operation 291 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.00>
ST_47 : Operation 292 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:76]   --->   Operation 292 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 293 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:77]   --->   Operation 293 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.00>
ST_48 : Operation 294 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:76]   --->   Operation 294 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 295 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:77]   --->   Operation 295 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.00>
ST_49 : Operation 296 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:76]   --->   Operation 296 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 297 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:77]   --->   Operation 297 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.00>
ST_50 : Operation 298 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:76]   --->   Operation 298 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 299 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:77]   --->   Operation 299 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.00>
ST_51 : Operation 300 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:77]   --->   Operation 300 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = (!or_ln49)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 301 [1/1] (1.76ns)   --->   "br label %3" [pynq_dsp_hls.cpp:83]   --->   Operation 301 'br' <Predicate = (!or_ln49)> <Delay = 1.76>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%agg_result_l_write_a = phi float [ %dst_l, %._crit_edge222 ], [ %inData_l_read, %._crit_edge220 ]"   --->   Operation 302 'phi' 'agg_result_l_write_a' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%agg_result_r_write_a = phi float [ %dst_r, %._crit_edge222 ], [ %inData_r_read, %._crit_edge220 ]"   --->   Operation 303 'phi' 'agg_result_r_write_a' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %agg_result_l_write_a, 0" [pynq_dsp_hls.cpp:84]   --->   Operation 304 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %agg_result_r_write_a, 1" [pynq_dsp_hls.cpp:84]   --->   Operation 305 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [pynq_dsp_hls.cpp:84]   --->   Operation 306 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read on port 'config_offset' (pynq_dsp_hls.cpp:33) [7]  (0 ns)
	'or' operation ('or_ln39', pynq_dsp_hls.cpp:39) [26]  (0 ns)
	'getelementptr' operation ('config_addr_5', pynq_dsp_hls.cpp:39) [28]  (0 ns)
	'load' operation ('pi', pynq_dsp_hls.cpp:39) on array 'config_r' [47]  (2.32 ns)

 <State 2>: 4.77ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:39) on array 'config_r' [47]  (2.32 ns)
	'icmp' operation ('icmp_ln257_6', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39) [54]  (2.45 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39) [56]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39) [56]  (5.43 ns)
	'and' operation ('and_ln257', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39) [57]  (0 ns)
	'select' operation ('feedbackVolRatio', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:39) [58]  (0.978 ns)

 <State 5>: 5.77ns
The critical path consists of the following:
	'load' operation ('memSize', pynq_dsp_hls.cpp:36) on array 'config_r' [42]  (2.32 ns)
	'icmp' operation ('hasMemSizeError', pynq_dsp_hls.cpp:48) [66]  (2.47 ns)
	'or' operation ('or_ln49', pynq_dsp_hls.cpp:49) [67]  (0.978 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'or' operation ('or_ln38', pynq_dsp_hls.cpp:38) [23]  (0 ns)
	'getelementptr' operation ('config_addr_4', pynq_dsp_hls.cpp:38) [25]  (0 ns)
	'load' operation ('pi', pynq_dsp_hls.cpp:38) on array 'config_r' [45]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'or' operation ('or_ln40', pynq_dsp_hls.cpp:40) [29]  (0 ns)
	'getelementptr' operation ('config_addr_6', pynq_dsp_hls.cpp:40) [31]  (0 ns)
	'load' operation ('pi', pynq_dsp_hls.cpp:40) on array 'config_r' [59]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'or' operation ('or_ln42', pynq_dsp_hls.cpp:42) [32]  (0 ns)
	'getelementptr' operation ('wrIndex', pynq_dsp_hls.cpp:42) [34]  (0 ns)
	'load' operation ('i_op', pynq_dsp_hls.cpp:49) on array 'config_r' [70]  (2.32 ns)

 <State 9>: 4.79ns
The critical path consists of the following:
	'load' operation ('i_op', pynq_dsp_hls.cpp:49) on array 'config_r' [70]  (2.32 ns)
	'icmp' operation ('icmp_ln891', pynq_dsp_hls.cpp:49) [71]  (2.47 ns)

 <State 10>: 6.56ns
The critical path consists of the following:
	'load' operation ('i_op', pynq_dsp_hls.cpp:49) on array 'config_r' [74]  (2.32 ns)
	'icmp' operation ('icmp_ln891_1', pynq_dsp_hls.cpp:49) [75]  (2.47 ns)
	multiplexor before 'phi' operation ('i_op', pynq_dsp_hls.cpp:49) with incoming values : ('i_op', pynq_dsp_hls.cpp:49) [82]  (1.77 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_7', pynq_dsp_hls.cpp:57) [86]  (6.41 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', pynq_dsp_hls.cpp:57) [87]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', pynq_dsp_hls.cpp:57) [87]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', pynq_dsp_hls.cpp:57) [87]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', pynq_dsp_hls.cpp:57) [87]  (5.7 ns)

 <State 21>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57) [94]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57) [98]  (0.968 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	'shl' operation ('r.V', r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57) [103]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:57) [107]  (4.42 ns)
	'icmp' operation ('icmp_ln63', pynq_dsp_hls.cpp:63) [113]  (2.47 ns)

 <State 23>: 5.69ns
The critical path consists of the following:
	'add' operation ('ret.V', pynq_dsp_hls.cpp:69) [135]  (2.52 ns)
	'icmp' operation ('icmp_ln887', pynq_dsp_hls.cpp:69) [137]  (2.47 ns)
	'select' operation ('select_ln69', pynq_dsp_hls.cpp:69) [139]  (0.698 ns)

 <State 24>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 25>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 26>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 27>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 28>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 29>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 30>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [124]  (7 ns)

 <State 31>: 7ns
The critical path consists of the following:
	bus read on port 'extMemPtr_V' (pynq_dsp_hls.cpp:65) [125]  (7 ns)

 <State 32>: 7ns
The critical path consists of the following:
	bus read on port 'extMemPtr_V' (pynq_dsp_hls.cpp:66) [132]  (7 ns)

 <State 33>: 5ns
The critical path consists of the following:
	'add' operation ('ret.V', pynq_dsp_hls.cpp:78) [170]  (2.52 ns)
	'icmp' operation ('icmp_ln887_1', pynq_dsp_hls.cpp:78) [172]  (2.47 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'phi' operation ('auxL') with incoming values : ('auxL', pynq_dsp_hls.cpp:67) [143]  (0 ns)
	'fmul' operation ('tmp_9', pynq_dsp_hls.cpp:74) [145]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', pynq_dsp_hls.cpp:74) [145]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', pynq_dsp_hls.cpp:74) [145]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', pynq_dsp_hls.cpp:74) [145]  (5.7 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('delayInL', pynq_dsp_hls.cpp:74) [146]  (6.44 ns)

 <State 44>: 7ns
The critical path consists of the following:
	bus request on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [158]  (7 ns)

 <State 45>: 7ns
The critical path consists of the following:
	bus write on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [159]  (7 ns)

 <State 46>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [160]  (7 ns)

 <State 47>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [160]  (7 ns)

 <State 48>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [160]  (7 ns)

 <State 49>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [160]  (7 ns)

 <State 50>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:76) [160]  (7 ns)

 <State 51>: 7ns
The critical path consists of the following:
	bus access on port 'extMemPtr_V' (pynq_dsp_hls.cpp:77) [169]  (7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
