<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1N-1P5C" package="QFN48XF" speed="7" partNumber="GW1N-UV1P5QN48XFC7/I6"/>
    <FileList>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_crc32.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_match.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_mem_ctrl.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_top.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO/GW_CON/gw_con_top.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/gw_jtag.v" type="verilog"/>
        <File path="C:/Users/pchulaka/Desktop/Documents/GOWIN-FPGA-Project/onekiwi_stopwatch/impl/gao/gw_gao_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.11.03_x64/IDE/data/ipcores/GAO"/>
        <Option type="include_path" value="C:/Users/pchulaka/Desktop/Documents/GOWIN-FPGA-Project/onekiwi_stopwatch/impl/gao"/>
        <Option type="output_file" value="C:/Users/pchulaka/Desktop/Documents/GOWIN-FPGA-Project/onekiwi_stopwatch/impl/gao/gao.v"/>
    </OptionList>
</Project>
