// Seed: 3532120077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  tri id_6, id_7;
  assign id_4 = 1;
  wire id_8;
  assign id_6 = 1 * 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1
);
  assign id_3 = id_3;
  always_latch @(posedge 1 or 1'b0 or 1) id_3 = id_0;
  uwire id_4, id_5, id_6;
  always id_5 = 1;
  module_0(
      id_4, id_6, id_4, id_4, id_6
  );
  assign id_4 = 1;
endmodule
