

================================================================
== Vivado HLS Report for 'flattening_layer'
================================================================
* Date:           Mon Apr 13 18:57:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.931|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1237|  1237|  1237|  1237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- flattening_layer_0_loop     |  1236|  1236|       206|          -|          -|     6|    no    |
        | + flattening_layer_1_loop    |   204|   204|        34|          -|          -|     6|    no    |
        |  ++ flattening_layer_2_loop  |    32|    32|         2|          -|          -|    16|    no    |
        +------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     174|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|      53|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      53|     234|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_196_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_202_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_11_fu_281_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_1_fu_250_p2      |     +    |      0|  0|  17|          10|          10|
    |tmp_7_fu_211_p2      |     +    |      0|  0|  18|          11|          11|
    |x_1_fu_168_p2        |     +    |      0|  0|  12|           3|           1|
    |y_1_fu_122_p2        |     +    |      0|  0|  12|           3|           1|
    |tmp_10_fu_275_p2     |     -    |      0|  0|  11|          11|          11|
    |tmp_fu_152_p2        |     -    |      0|  0|  18|          11|          11|
    |tmp_s_fu_240_p2      |     -    |      0|  0|  16|           9|           9|
    |exitcond3_fu_162_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_116_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_190_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 174|          92|          85|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_105  |   9|          2|    5|         10|
    |x_reg_94   |   9|          2|    3|          6|
    |y_reg_83   |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_1_reg_338         |   5|   0|    5|          0|
    |i_reg_105           |   5|   0|    5|          0|
    |tmp_1_cast_reg_312  |   3|   0|   10|          7|
    |tmp_3_reg_325       |   3|   0|    7|          4|
    |tmp_4_cast_reg_330  |   3|   0|   11|          8|
    |tmp_7_reg_343       |  11|   0|   11|          0|
    |tmp_reg_307         |   6|   0|   11|          5|
    |x_1_reg_320         |   3|   0|    3|          0|
    |x_reg_94            |   3|   0|    3|          0|
    |y_1_reg_302         |   3|   0|    3|          0|
    |y_reg_83            |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  53|   0|   77|         24|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_start           |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_done            | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_idle            | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_ready           | out |    1| ap_ctrl_hs | flattening_layer | return value |
|input_V_address0   | out |   10|  ap_memory |      input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0         |  in |    8|  ap_memory |      input_V     |     array    |
|output_V_address0  | out |   10|  ap_memory |     output_V     |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_d0        | out |    8|  ap_memory |     output_V     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

