// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_mux_42_bkb.h"
#include "matrixmul_mul_32scud.h"

namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > a_4_Addr_A;
    sc_out< sc_logic > a_4_EN_A;
    sc_out< sc_lv<4> > a_4_WEN_A;
    sc_out< sc_lv<32> > a_4_Din_A;
    sc_in< sc_lv<32> > a_4_Dout_A;
    sc_out< sc_logic > a_4_Clk_A;
    sc_out< sc_logic > a_4_Rst_A;
    sc_out< sc_lv<32> > a_5_Addr_A;
    sc_out< sc_logic > a_5_EN_A;
    sc_out< sc_lv<4> > a_5_WEN_A;
    sc_out< sc_lv<32> > a_5_Din_A;
    sc_in< sc_lv<32> > a_5_Dout_A;
    sc_out< sc_logic > a_5_Clk_A;
    sc_out< sc_logic > a_5_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U1;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U2;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U3;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U4;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U5;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U6;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U7;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U8;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_310;
    sc_signal< sc_lv<3> > i_reg_321;
    sc_signal< sc_lv<3> > j_reg_332;
    sc_signal< sc_lv<32> > grp_fu_343_p3;
    sc_signal< sc_lv<32> > reg_350;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1442;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_408_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1442;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1442;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_414_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1446;
    sc_signal< sc_lv<3> > j_mid2_fu_432_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1451;
    sc_signal< sc_lv<1> > tmp_mid2_fu_446_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1458;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_fu_454_p3;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_reg_1478;
    sc_signal< sc_lv<3> > tmp_11_fu_462_p2;
    sc_signal< sc_lv<3> > tmp_11_reg_1483;
    sc_signal< sc_lv<1> > cond1_mid2_fu_490_p3;
    sc_signal< sc_lv<1> > cond1_mid2_reg_1501;
    sc_signal< sc_lv<1> > cond_mid2_fu_530_p3;
    sc_signal< sc_lv<1> > cond_mid2_reg_1507;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_cond_mid2_reg_1507;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_cond_mid2_reg_1507;
    sc_signal< sc_lv<2> > tmp_23_fu_544_p1;
    sc_signal< sc_lv<2> > tmp_23_reg_1521;
    sc_signal< sc_lv<1> > tmp_5_fu_575_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1542;
    sc_signal< sc_lv<1> > sel_tmp1_fu_580_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1550;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_585_p1;
    sc_signal< sc_lv<4> > tmp_8_cast_reg_1558;
    sc_signal< sc_lv<1> > sel_tmp5_fu_600_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_1573;
    sc_signal< sc_lv<1> > sel_tmp7_fu_613_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_1583;
    sc_signal< sc_lv<1> > sel_tmp9_fu_626_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1596;
    sc_signal< sc_lv<32> > b_copy_2_3_19_reg_1612;
    sc_signal< sc_lv<32> > tmp_2_fu_715_p6;
    sc_signal< sc_lv<32> > tmp_2_reg_1620;
    sc_signal< sc_lv<3> > j_1_fu_748_p2;
    sc_signal< sc_lv<3> > j_1_reg_1625;
    sc_signal< sc_lv<32> > a_row_0_2_fu_814_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1095_p6;
    sc_signal< sc_lv<32> > tmp_6_reg_1645;
    sc_signal< sc_lv<32> > tmp_7_fu_1108_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1650;
    sc_signal< sc_lv<32> > tmp_9_fu_1121_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1655;
    sc_signal< sc_lv<32> > a_row_1_2_fu_1227_p3;
    sc_signal< sc_lv<4> > tmp_21_fu_1234_p2;
    sc_signal< sc_lv<4> > tmp_21_reg_1675;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter1_tmp_21_reg_1675;
    sc_signal< sc_lv<32> > a_row_3_2_fu_1262_p3;
    sc_signal< sc_lv<32> > a_row_3_2_reg_1680;
    sc_signal< sc_lv<32> > a_row_2_2_fu_1276_p3;
    sc_signal< sc_lv<32> > grp_fu_1090_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1690;
    sc_signal< sc_lv<32> > grp_fu_1239_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1695;
    sc_signal< sc_lv<32> > grp_fu_1283_p2;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1700;
    sc_signal< sc_lv<32> > grp_fu_1298_p2;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1705;
    sc_signal< sc_lv<32> > tmp10_fu_1302_p2;
    sc_signal< sc_lv<32> > tmp10_reg_1710;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_314_p4;
    sc_signal< sc_lv<3> > i_phi_fu_325_p4;
    sc_signal< sc_lv<3> > j_phi_fu_336_p4;
    sc_signal< sc_lv<64> > tmp_12_fu_468_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_538_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_565_p3;
    sc_signal< sc_lv<64> > tmp_20_cast_fu_594_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_797_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1210_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_1306_p1;
    sc_signal< sc_lv<32> > a_row_0_3_fu_94;
    sc_signal< sc_lv<32> > a_row_1_3_fu_98;
    sc_signal< sc_lv<32> > a_row_2_3_fu_102;
    sc_signal< sc_lv<32> > a_row_3_1_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_708_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_701_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_118;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_694_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_122;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_687_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_1083_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_1076_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_134;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_1069_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_138;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_1062_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_1055_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_1048_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_150;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_1041_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_154;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_1034_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_1027_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_1020_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_166;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_1013_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_170;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_1006_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > tmp_12_3_fu_1315_p2;
    sc_signal< sc_lv<32> > a_5_Addr_A_orig;
    sc_signal< sc_lv<32> > a_4_Addr_A_orig;
    sc_signal< sc_lv<2> > tmp_10_fu_360_p4;
    sc_signal< sc_lv<2> > tmp_3_fu_376_p4;
    sc_signal< sc_lv<4> > tmp_1_fu_386_p4;
    sc_signal< sc_lv<4> > arrayNo92_mask_fu_396_p2;
    sc_signal< sc_lv<1> > exitcond_fu_426_p2;
    sc_signal< sc_lv<3> > i_1_fu_420_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_440_p2;
    sc_signal< sc_lv<1> > tmp_fu_354_p2;
    sc_signal< sc_lv<2> > tmp_22_fu_474_p4;
    sc_signal< sc_lv<1> > icmp8_fu_484_p2;
    sc_signal< sc_lv<1> > icmp_fu_370_p2;
    sc_signal< sc_lv<2> > tmp_19_fu_498_p4;
    sc_signal< sc_lv<4> > tmp_1_mid1_fu_508_p4;
    sc_signal< sc_lv<4> > arrayNo92_mask_mid1_fu_518_p2;
    sc_signal< sc_lv<1> > cond_mid1_fu_524_p2;
    sc_signal< sc_lv<1> > cond_fu_402_p2;
    sc_signal< sc_lv<3> > tmp_13_fu_560_p2;
    sc_signal< sc_lv<4> > tmp_20_fu_588_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_605_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_618_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_639_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_647_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_663_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_631_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_655_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_671_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_679_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_715_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_715_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_715_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_715_p4;
    sc_signal< sc_lv<3> > tmp_15_fu_792_p2;
    sc_signal< sc_lv<32> > a_row_0_1_fu_807_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_821_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_828_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_842_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_849_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_863_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_884_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_890_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_904_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_910_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_924_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_943_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_950_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_964_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_971_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_985_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_957_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_978_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_992_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_999_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_897_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_917_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_930_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_937_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_835_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_856_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_870_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_877_p3;
    sc_signal< sc_lv<32> > grp_fu_1090_p0;
    sc_signal< sc_lv<32> > tmp_6_fu_1095_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_1095_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_1095_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1095_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_1108_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1108_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1108_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1108_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_1121_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_1121_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_1121_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_1121_p4;
    sc_signal< sc_lv<3> > tmp_17_fu_1205_p2;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1220_p3;
    sc_signal< sc_lv<4> > tmp_12_cast_fu_1202_p1;
    sc_signal< sc_lv<32> > grp_fu_1239_p0;
    sc_signal< sc_lv<32> > sel_tmp_fu_1255_p3;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1269_p3;
    sc_signal< sc_lv<32> > grp_fu_1283_p0;
    sc_signal< sc_lv<32> > tmp11_fu_1311_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<61> ap_const_lv61_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_4_Addr_A();
    void thread_a_4_Addr_A_orig();
    void thread_a_4_Clk_A();
    void thread_a_4_Din_A();
    void thread_a_4_EN_A();
    void thread_a_4_Rst_A();
    void thread_a_4_WEN_A();
    void thread_a_5_Addr_A();
    void thread_a_5_Addr_A_orig();
    void thread_a_5_Clk_A();
    void thread_a_5_Din_A();
    void thread_a_5_EN_A();
    void thread_a_5_Rst_A();
    void thread_a_5_WEN_A();
    void thread_a_row_0_1_fu_807_p3();
    void thread_a_row_0_2_fu_814_p3();
    void thread_a_row_1_1_fu_1220_p3();
    void thread_a_row_1_2_fu_1227_p3();
    void thread_a_row_2_1_fu_1269_p3();
    void thread_a_row_2_2_fu_1276_p3();
    void thread_a_row_3_2_fu_1262_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo92_mask_fu_396_p2();
    void thread_arrayNo92_mask_mid1_fu_518_p2();
    void thread_b_copy_0_3_14_fu_671_p3();
    void thread_b_copy_0_3_15_fu_679_p3();
    void thread_b_copy_0_3_16_fu_694_p3();
    void thread_b_copy_0_3_17_fu_701_p3();
    void thread_b_copy_0_3_18_fu_708_p3();
    void thread_b_copy_0_3_2_fu_631_p3();
    void thread_b_copy_0_3_3_fu_687_p3();
    void thread_b_copy_0_3_4_fu_618_p3();
    void thread_b_copy_0_3_5_fu_639_p3();
    void thread_b_copy_0_3_6_fu_647_p3();
    void thread_b_copy_0_3_7_fu_655_p3();
    void thread_b_copy_0_3_9_fu_663_p3();
    void thread_b_copy_0_3_fu_605_p3();
    void thread_b_copy_1_3_14_fu_870_p3();
    void thread_b_copy_1_3_15_fu_877_p3();
    void thread_b_copy_1_3_16_fu_1069_p3();
    void thread_b_copy_1_3_17_fu_1076_p3();
    void thread_b_copy_1_3_18_fu_1083_p3();
    void thread_b_copy_1_3_2_fu_835_p3();
    void thread_b_copy_1_3_3_fu_1062_p3();
    void thread_b_copy_1_3_4_fu_828_p3();
    void thread_b_copy_1_3_5_fu_842_p3();
    void thread_b_copy_1_3_6_fu_849_p3();
    void thread_b_copy_1_3_7_fu_856_p3();
    void thread_b_copy_1_3_9_fu_863_p3();
    void thread_b_copy_1_3_fu_821_p3();
    void thread_b_copy_2_3_14_fu_930_p3();
    void thread_b_copy_2_3_15_fu_937_p3();
    void thread_b_copy_2_3_16_fu_1041_p3();
    void thread_b_copy_2_3_17_fu_1048_p3();
    void thread_b_copy_2_3_18_fu_1055_p3();
    void thread_b_copy_2_3_2_fu_897_p3();
    void thread_b_copy_2_3_3_fu_1034_p3();
    void thread_b_copy_2_3_4_fu_890_p3();
    void thread_b_copy_2_3_5_fu_904_p3();
    void thread_b_copy_2_3_6_fu_910_p3();
    void thread_b_copy_2_3_7_fu_917_p3();
    void thread_b_copy_2_3_9_fu_924_p3();
    void thread_b_copy_2_3_fu_884_p3();
    void thread_b_copy_3_3_14_fu_992_p3();
    void thread_b_copy_3_3_15_fu_999_p3();
    void thread_b_copy_3_3_16_fu_1013_p3();
    void thread_b_copy_3_3_17_fu_1020_p3();
    void thread_b_copy_3_3_18_fu_1027_p3();
    void thread_b_copy_3_3_2_fu_957_p3();
    void thread_b_copy_3_3_3_fu_1006_p3();
    void thread_b_copy_3_3_4_fu_950_p3();
    void thread_b_copy_3_3_5_fu_964_p3();
    void thread_b_copy_3_3_6_fu_971_p3();
    void thread_b_copy_3_3_7_fu_978_p3();
    void thread_b_copy_3_3_9_fu_985_p3();
    void thread_b_copy_3_3_fu_943_p3();
    void thread_cond1_mid2_fu_490_p3();
    void thread_cond_fu_402_p2();
    void thread_cond_mid1_fu_524_p2();
    void thread_cond_mid2_fu_530_p3();
    void thread_exitcond_flatten_fu_408_p2();
    void thread_exitcond_fu_426_p2();
    void thread_grp_fu_1090_p0();
    void thread_grp_fu_1239_p0();
    void thread_grp_fu_1283_p0();
    void thread_grp_fu_343_p3();
    void thread_i_1_fu_420_p2();
    void thread_i_phi_fu_325_p4();
    void thread_icmp8_fu_484_p2();
    void thread_icmp_fu_370_p2();
    void thread_indvar_flatten_next_fu_414_p2();
    void thread_indvar_flatten_phi_fu_314_p4();
    void thread_j_1_fu_748_p2();
    void thread_j_mid2_fu_432_p3();
    void thread_j_phi_fu_336_p4();
    void thread_newIndex1_mid2_v_v_fu_454_p3();
    void thread_sel_tmp1_fu_580_p2();
    void thread_sel_tmp5_fu_600_p2();
    void thread_sel_tmp7_fu_613_p2();
    void thread_sel_tmp9_fu_626_p2();
    void thread_sel_tmp_fu_1255_p3();
    void thread_tmp10_fu_1302_p2();
    void thread_tmp11_fu_1311_p2();
    void thread_tmp_10_fu_360_p4();
    void thread_tmp_11_fu_462_p2();
    void thread_tmp_12_3_fu_1315_p2();
    void thread_tmp_12_cast_fu_1202_p1();
    void thread_tmp_12_fu_468_p1();
    void thread_tmp_13_fu_560_p2();
    void thread_tmp_14_fu_565_p3();
    void thread_tmp_15_fu_792_p2();
    void thread_tmp_16_fu_797_p3();
    void thread_tmp_17_fu_1205_p2();
    void thread_tmp_18_fu_1210_p3();
    void thread_tmp_19_fu_498_p4();
    void thread_tmp_1_fu_386_p4();
    void thread_tmp_1_mid1_fu_508_p4();
    void thread_tmp_20_cast_fu_594_p1();
    void thread_tmp_20_fu_588_p2();
    void thread_tmp_21_cast_fu_1306_p1();
    void thread_tmp_21_fu_1234_p2();
    void thread_tmp_22_fu_474_p4();
    void thread_tmp_23_fu_544_p1();
    void thread_tmp_2_fu_715_p1();
    void thread_tmp_2_fu_715_p2();
    void thread_tmp_2_fu_715_p3();
    void thread_tmp_2_fu_715_p4();
    void thread_tmp_3_fu_376_p4();
    void thread_tmp_5_fu_575_p2();
    void thread_tmp_6_fu_1095_p1();
    void thread_tmp_6_fu_1095_p2();
    void thread_tmp_6_fu_1095_p3();
    void thread_tmp_6_fu_1095_p4();
    void thread_tmp_7_fu_1108_p1();
    void thread_tmp_7_fu_1108_p2();
    void thread_tmp_7_fu_1108_p3();
    void thread_tmp_7_fu_1108_p4();
    void thread_tmp_8_cast_fu_585_p1();
    void thread_tmp_8_fu_538_p1();
    void thread_tmp_9_fu_1121_p1();
    void thread_tmp_9_fu_1121_p2();
    void thread_tmp_9_fu_1121_p3();
    void thread_tmp_9_fu_1121_p4();
    void thread_tmp_fu_354_p2();
    void thread_tmp_mid1_fu_440_p2();
    void thread_tmp_mid2_fu_446_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
