# Reading pref.tcl
# do SingleCycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/signextender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/signextender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/GIGABYT/Desktop/puter/Development\ Phase\ II,\ JoSDC/SDC24_QP_SingleCycle_baseline {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:41 on Nov 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline" C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:07:41 on Nov 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:07:41 on Nov 04,2024
# Loading work.testbench
# Loading work.processor
# Loading work.programCounter
# Loading work.adder
# Loading work.instructionMemory
# Loading altera_mf_ver.altsyncram
# Loading work.controlUnit
# Loading work.mux2x1
# Loading work.registerFile
# Loading work.SignExtender
# Loading work.ALU
# Loading work.dataMemory
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v(12)
#    Time: 404 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v line 12
add wave -position insertpoint  \
sim:/testbench/uut/CU/funct \
sim:/testbench/uut/CU/opCode
do {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/simulation/modelsim/wave.do}
restart
run -all
# ** Note: $stop    : C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v(12)
#    Time: 404 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v line 12
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/simulation/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/GIGABYT/Desktop/puter/Development Phase II, JoSDC/SDC24_QP_SingleCycle_baseline/simulation/modelsim/wave.do}
# End time: 22:09:27 on Nov 04,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
