Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/projekty_ucisw/projekt_ucisw_v1/testbench_isim_beh.exe -prj /home/ise/projekty_ucisw/projekt_ucisw_v1/testbench_beh.prj work.testbench 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_scheme.vhd" into library work
ERROR:HDLCompiler:806 - "/home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_scheme.vhd" Line 13: Syntax error near "<".
ERROR:HDLCompiler:806 - "/home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_scheme.vhd" Line 26: Syntax error near "<".
VHDL file /home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_scheme.vhd ignored due to errors
