<module name="PRU_ICSSG0_PR1_PROT_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PROT_UNLOCK_KEY" acronym="PROT_UNLOCK_KEY" offset="0x0" width="32" description="Unlock key">
    <bitfield id="UNLOCK_KEY" width="32" begin="31" end="0" resetval="0x0" description="UnLock Key Pattern. 0x83E7_0B13 to UnLock. 0x0000_0000 to Lock. Unlock enables update of registers." range="" rwaccess="RW"/>
  </register>
  <register id="PROT_CFG" acronym="PROT_CFG" offset="0x4" width="32" description="Config">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRU1_DMEM1_LOCK_EN" width="1" begin="6" end="6" resetval="0x0" description="Write Protect DMEM1 0: disable 1: enable When enabled only PRU1 can write to DMEM1" range="" rwaccess="RW"/>
    <bitfield id="PRU0_DMEM0_LOCK_EN" width="1" begin="5" end="5" resetval="0x0" description="Write Protect DMEM0 0: disable 1: enable When enabled only PRU0 can write to DMEM0" range="" rwaccess="RW"/>
    <bitfield id="ICSS_CFG_WP_EN" width="1" begin="4" end="4" resetval="0x0" description="Write Protect ICSS_CFG 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RTU1_PRU_WP_EN" width="1" begin="3" end="3" resetval="0x0" description="Write Protect RTU1_PRU access Debug IMEM 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RTU0_PRU_WP_EN" width="1" begin="2" end="2" resetval="0x0" description="Write Protect RTU0_PRU access Debug IMEM 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="PRU1_WP_EN" width="1" begin="1" end="1" resetval="0x0" description="Write Protect PRU1 and TX_PRU1 access Debug IMEM 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="PRU0_WP_EN" width="1" begin="0" end="0" resetval="0x0" description="Write Protect PRU0 and TX_PRU0 access Debug IMEM 0: disable 1: enable" range="" rwaccess="RW"/>
  </register>
</module>
