vhdtdtfi -lib work E:/rasool/IUT/t4/FPGA/HWs/HW2/Project/Q1_2.v -lang verilog -prj Design_1 -o RegisterBank.spl -module RegisterBank -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 RegisterBank.spl E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.sym 
xst -intstyle ise -ifn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.xst" -ofn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.syr" 
xst -intstyle ise -ifn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.xst" -ofn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.syr" 
xst -intstyle ise -ifn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.xst" -ofn "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_1/RegisterBank.syr" 
