A critical-path-aware partial gating approach for test power reduction