

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Tue Apr 23 17:30:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.429|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                           |                                                          |  Latency  |  Interval | Pipeline |
        |                                  Instance                                 |                          Module                          | min | max | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160                 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           |    1|    1|    2|    2| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |    0|    0|    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    348|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     365|    715|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     712|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1077|   1270|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160                 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           |        0|      0|  236|  651|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |        0|      0|  129|   64|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                      |                                                          |        0|      0|  365|  715|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_419_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_431_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_375_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_387_p2       |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_357_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_363_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_351_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_133          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_741          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_742          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_746          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_752          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op95  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_305_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_4_fu_325_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_5_fu_345_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_295_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_369_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_413_p2      |   icmp   |      0|  0|  18|          32|           5|
    |select_ln323_fu_437_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_393_p3    |  select  |      0|  0|  32|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 348|         330|          34|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |pX_2                          |   9|          2|   32|         64|
    |pY_2                          |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |sX_2                          |   9|          2|   32|         64|
    |storemerge_reg_149            |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 207|         45|  145|        293|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_567                                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                                |   4|   0|    4|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln313_reg_571                                                       |   1|   0|    1|          0|
    |icmp_ln317_reg_580                                                       |   1|   0|    1|          0|
    |kernel_data_V_1_0_ret_reg_532                                            |  16|   0|   16|          0|
    |kernel_data_V_1_1                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_1_ret_reg_537                                            |  16|   0|   16|          0|
    |kernel_data_V_1_2                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_2_ret_reg_542                                            |  16|   0|   16|          0|
    |kernel_data_V_1_3_ret_reg_527                                            |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_4_ret_reg_547                                            |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_5_ret_reg_552                                            |  16|   0|   16|          0|
    |kernel_data_V_1_6_ret_reg_522                                            |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_7_ret_reg_557                                            |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_8_ret_reg_562                                            |  16|   0|   16|          0|
    |pX_2                                                                     |  32|   0|   32|          0|
    |pY_2                                                                     |  32|   0|   32|          0|
    |sX_2                                                                     |  32|   0|   32|          0|
    |sY_2                                                                     |  32|   0|   32|          0|
    |select_ln323_reg_584                                                     |  32|   0|   32|          0|
    |select_ln328_reg_575                                                     |  32|   0|   32|          0|
    |storemerge_reg_149                                                       |  32|   0|   32|          0|
    |tmp_data_0_V_reg_589                                                     |  16|   0|   16|          0|
    |tmp_data_10_V_reg_634                                                    |  16|   0|   16|          0|
    |tmp_data_11_V_reg_639                                                    |  16|   0|   16|          0|
    |tmp_data_12_V_reg_644                                                    |  16|   0|   16|          0|
    |tmp_data_13_V_reg_649                                                    |  16|   0|   16|          0|
    |tmp_data_14_V_reg_654                                                    |  16|   0|   16|          0|
    |tmp_data_15_V_reg_659                                                    |  16|   0|   16|          0|
    |tmp_data_1_V_reg_594                                                     |  16|   0|   16|          0|
    |tmp_data_3_V_reg_599                                                     |  16|   0|   16|          0|
    |tmp_data_4_V_reg_604                                                     |  16|   0|   16|          0|
    |tmp_data_5_V_reg_609                                                     |  16|   0|   16|          0|
    |tmp_data_6_V_reg_614                                                     |  16|   0|   16|          0|
    |tmp_data_7_V_reg_619                                                     |  16|   0|   16|          0|
    |tmp_data_8_V_reg_624                                                     |  16|   0|   16|          0|
    |tmp_data_9_V_reg_629                                                     |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 712|   0|  712|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_10_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_11_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_12_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_13_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_14_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_15_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|p_read                         |  in |   16|   ap_none  |                                  p_read                                 |    scalar    |
|res_stream_V_data_0_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_1_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_2_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_3_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_4_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_5_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_6_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_7_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_8_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_9_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_10_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_11_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_12_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_13_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_14_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_15_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

