// Seed: 1345016596
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    input uwire id_13
    , id_18,
    input uwire id_14
    , id_19,
    input wor id_15,
    input uwire id_16
    , id_20
);
  wire id_21;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2[1 : -1],
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    output uwire id_11,
    output uwire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_12,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_2,
      id_10,
      id_3,
      id_4,
      id_3,
      id_0,
      id_2,
      id_6
  );
  assign modCall_1.id_13 = 0;
endmodule
