

================================================================
== Vitis HLS Report for 'decode_regular_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Sun May  7 10:30:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_8 = alloca i32 1"   --->   Operation 7 'alloca' 'ret_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0 = alloca i32 1"   --->   Operation 8 'alloca' 'state_bstate_n_bits_held_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0 = alloca i32 1"   --->   Operation 9 'alloca' 'state_bstate_currIdx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%aligned_word = alloca i32 1"   --->   Operation 10 'alloca' 'aligned_word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_41"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 13 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_flag2_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag2_0"   --->   Operation 14 'read' 'write_flag2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read42 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 15 'read' 'p_read42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read51 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 16 'read' 'p_read51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_read51, i8 %aligned_word"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %p_read14, i32 %state_bstate_currIdx_0"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 %p_read42, i8 %state_bstate_n_bits_held_0"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %tmp_1, i32 %ret_8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %tmp, i32 %empty_53"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%write_flag2_1 = phi i1 %write_flag2_0_read, void %newFuncRoot, i1 1, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit"   --->   Operation 23 'phi' 'write_flag2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_53"   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_load, i32 8, i32 31"   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.45ns)   --->   "%icmp_ln1072 = icmp_eq  i24 %tmp_2, i24 0"   --->   Operation 27 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1072, void %.exitStub, void %_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [src/arith_dec.cpp:53]   --->   Operation 28 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_load = load i8 %state_bstate_n_bits_held_0" [src/utils.cpp:13]   --->   Operation 29 'load' 'state_bstate_n_bits_held_0_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1026 = shl i32 %p_load, i32 1"   --->   Operation 30 'shl' 'shl_ln1026' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln1026 = store i32 %shl_ln1026, i32 %baeState_0_constprop"   --->   Operation 31 'store' 'store_ln1026' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_0_load, i8 0" [src/utils.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge3" [src/utils.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_bstate_n_bits_held_0_load, i8 255" [src/utils.cpp:16]   --->   Operation 34 'add' 'add_ln16' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.70ns)   --->   "%store_ln17 = store i8 %add_ln16, i8 %state_bstate_n_bits_held_0" [src/utils.cpp:17]   --->   Operation 35 'store' 'store_ln17' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_load = load i32 %state_bstate_currIdx_0" [src/utils.cpp:6]   --->   Operation 36 'load' 'state_bstate_currIdx_0_load' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %state_bstate_currIdx_0_load" [src/utils.cpp:5]   --->   Operation 37 'zext' 'zext_ln5' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 38 'getelementptr' 'bStream_addr' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%retVal_21 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 39 'load' 'retVal_21' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_0_load, i32 1" [src/utils.cpp:6]   --->   Operation 40 'add' 'add_ln6' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_0" [src/utils.cpp:46]   --->   Operation 41 'store' 'store_ln46' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln46 = store i8 7, i8 %state_bstate_n_bits_held_0" [src/utils.cpp:46]   --->   Operation 42 'store' 'store_ln46' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %shl_ln1026, i32 %empty_53" [src/arith_dec.cpp:53]   --->   Operation 43 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%aligned_word_load = load i8 %aligned_word" [src/utils.cpp:23]   --->   Operation 44 'load' 'aligned_word_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1015 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24"   --->   Operation 45 'specloopname' 'specloopname_ln1015' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %state_bstate_n_bits_held_0_load" [src/utils.cpp:13]   --->   Operation 46 'zext' 'zext_ln13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %aligned_word_load" [src/utils.cpp:23]   --->   Operation 47 'zext' 'zext_ln23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 48 'add' 'add_ln14' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 49 'sext' 'sext_ln14' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%retVal_19 = lshr i32 %zext_ln23, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 50 'lshr' 'retVal_19' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%retVal_20 = trunc i32 %retVal_19" [src/utils.cpp:11]   --->   Operation 51 'trunc' 'retVal_20' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_20" [src/utils.cpp:11]   --->   Operation 52 'zext' 'zext_ln11' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit" [src/utils.cpp:17]   --->   Operation 53 'br' 'br_ln17' <Predicate = (icmp_ln1072 & !icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%retVal_21 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 54 'load' 'retVal_21' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_21, i32 7" [src/utils.cpp:42]   --->   Operation 55 'bitselect' 'tmp_3' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp_3" [src/utils.cpp:42]   --->   Operation 56 'zext' 'zext_ln42' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 57 'bitconcatenate' 'retVal' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_21, i8 %aligned_word" [src/utils.cpp:46]   --->   Operation 58 'store' 'store_ln46' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit" [src/utils.cpp:46]   --->   Operation 59 'br' 'br_ln46' <Predicate = (icmp_ln1072 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_8_load = load i32 %ret_8"   --->   Operation 69 'load' 'ret_8_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_load_2 = load i8 %state_bstate_n_bits_held_0"   --->   Operation 70 'load' 'state_bstate_n_bits_held_0_load_2' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_load_2 = load i32 %state_bstate_currIdx_0"   --->   Operation 71 'load' 'state_bstate_currIdx_0_load_2' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%aligned_word_load_3 = load i8 %aligned_word"   --->   Operation 72 'load' 'aligned_word_load_3' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_0_out, i8 %aligned_word_load_3"   --->   Operation 73 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_0_out, i8 %state_bstate_n_bits_held_0_load_2"   --->   Operation 74 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag2_1_out, i1 %write_flag2_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_0_out, i32 %state_bstate_currIdx_0_load_2"   --->   Operation 76 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlOffset_1_out, i32 %ret_8_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge3, i9 %zext_ln11, void"   --->   Operation 60 'phi' 'val' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_8_load_1 = load i32 %ret_8"   --->   Operation 61 'load' 'ret_8_load_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln1543 = trunc i32 %ret_8_load_1"   --->   Operation 62 'trunc' 'trunc_ln1543' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 63 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln1, i9 %val"   --->   Operation 64 'or' 'or_ln1543' <Predicate = (icmp_ln1072)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %ret_8_load_1, i32 8, i32 30"   --->   Operation 65 'partselect' 'tmp_s' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 66 'bitconcatenate' 'ret' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %ret, i32 %ret_8" [src/arith_dec.cpp:53]   --->   Operation 67 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [src/arith_dec.cpp:53]   --->   Operation 68 'br' 'br_ln53' <Predicate = (icmp_ln1072)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_flag2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_bstate_held_aligned_word_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_n_bits_held_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_currIdx_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_ivlOffset_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ baeState_0_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty_53                          (alloca        ) [ 01100]
ret_8                             (alloca        ) [ 01111]
state_bstate_n_bits_held_0        (alloca        ) [ 01110]
state_bstate_currIdx_0            (alloca        ) [ 01110]
aligned_word                      (alloca        ) [ 01110]
tmp                               (read          ) [ 00000]
tmp_1                             (read          ) [ 00000]
p_read14                          (read          ) [ 00000]
write_flag2_0_read                (read          ) [ 01111]
p_read42                          (read          ) [ 00000]
p_read51                          (read          ) [ 00000]
store_ln0                         (store         ) [ 00000]
store_ln0                         (store         ) [ 00000]
store_ln0                         (store         ) [ 00000]
store_ln0                         (store         ) [ 00000]
store_ln0                         (store         ) [ 00000]
br_ln0                            (br            ) [ 01111]
write_flag2_1                     (phi           ) [ 01110]
p_load                            (load          ) [ 00000]
specpipeline_ln0                  (specpipeline  ) [ 00000]
tmp_2                             (partselect    ) [ 00000]
icmp_ln1072                       (icmp          ) [ 01111]
br_ln53                           (br            ) [ 00000]
state_bstate_n_bits_held_0_load   (load          ) [ 01010]
shl_ln1026                        (shl           ) [ 00000]
store_ln1026                      (store         ) [ 00000]
icmp_ln13                         (icmp          ) [ 01111]
br_ln13                           (br            ) [ 00000]
add_ln16                          (add           ) [ 00000]
store_ln17                        (store         ) [ 00000]
state_bstate_currIdx_0_load       (load          ) [ 00000]
zext_ln5                          (zext          ) [ 00000]
bStream_addr                      (getelementptr ) [ 01010]
add_ln6                           (add           ) [ 00000]
store_ln46                        (store         ) [ 00000]
store_ln46                        (store         ) [ 00000]
store_ln53                        (store         ) [ 00000]
aligned_word_load                 (load          ) [ 00000]
specloopname_ln1015               (specloopname  ) [ 00000]
zext_ln13                         (zext          ) [ 00000]
zext_ln23                         (zext          ) [ 00000]
add_ln14                          (add           ) [ 00000]
sext_ln14                         (sext          ) [ 00000]
retVal_19                         (lshr          ) [ 00000]
retVal_20                         (trunc         ) [ 00000]
zext_ln11                         (zext          ) [ 01011]
br_ln17                           (br            ) [ 01011]
retVal_21                         (load          ) [ 00000]
tmp_3                             (bitselect     ) [ 00000]
zext_ln42                         (zext          ) [ 00000]
retVal                            (bitconcatenate) [ 01011]
store_ln46                        (store         ) [ 00000]
br_ln46                           (br            ) [ 01011]
val                               (phi           ) [ 01001]
ret_8_load_1                      (load          ) [ 00000]
trunc_ln1543                      (trunc         ) [ 00000]
shl_ln1                           (bitconcatenate) [ 00000]
or_ln1543                         (or            ) [ 00000]
tmp_s                             (partselect    ) [ 00000]
ret                               (bitconcatenate) [ 00000]
store_ln53                        (store         ) [ 00000]
br_ln53                           (br            ) [ 01101]
ret_8_load                        (load          ) [ 00000]
state_bstate_n_bits_held_0_load_2 (load          ) [ 00000]
state_bstate_currIdx_0_load_2     (load          ) [ 00000]
aligned_word_load_3               (load          ) [ 00000]
write_ln0                         (write         ) [ 00000]
write_ln0                         (write         ) [ 00000]
write_ln0                         (write         ) [ 00000]
write_ln0                         (write         ) [ 00000]
write_ln0                         (write         ) [ 00000]
ret_ln0                           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="write_flag2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag2_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_41">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bStream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_bstate_held_aligned_word_0_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_0_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_bstate_n_bits_held_0_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_0_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_flag2_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag2_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_bstate_currIdx_0_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_0_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_ivlOffset_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="baeState_0_constprop">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="empty_53_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ret_8_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_bstate_n_bits_held_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_bstate_currIdx_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="aligned_word_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read14_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_flag2_0_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_flag2_0_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read42_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read42/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read51_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read51/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bStream_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_21/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="write_flag2_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag2_1 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_flag2_1_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag2_1/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="val_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="val_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln1072_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="state_bstate_n_bits_held_0_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln1026_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1026/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln1026_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1026/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln13_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln17_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="state_bstate_currIdx_0_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln46_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln46_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="1"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln53_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="aligned_word_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln23_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln14_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln14_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="retVal_19_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_19/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="retVal_20_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_20/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln42_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="retVal_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln46_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="2"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ret_8_load_1_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="3"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_8_load_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln1543_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln1543_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="23" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="ret_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="23" slack="0"/>
<pin id="412" dir="0" index="2" bw="9" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln53_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="3"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ret_8_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_8_load/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="state_bstate_n_bits_held_0_load_2_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="2"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_load_2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="state_bstate_currIdx_0_load_2_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_load_2/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="aligned_word_load_3_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load_3/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="empty_53_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="445" class="1005" name="ret_8_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret_8 "/>
</bind>
</comp>

<comp id="453" class="1005" name="state_bstate_n_bits_held_0_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0 "/>
</bind>
</comp>

<comp id="462" class="1005" name="state_bstate_currIdx_0_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_0 "/>
</bind>
</comp>

<comp id="470" class="1005" name="aligned_word_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word "/>
</bind>
</comp>

<comp id="478" class="1005" name="write_flag2_0_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag2_0_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln1072_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1072 "/>
</bind>
</comp>

<comp id="487" class="1005" name="state_bstate_n_bits_held_0_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="icmp_ln13_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="496" class="1005" name="bStream_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="zext_ln11_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="1"/>
<pin id="503" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="506" class="1005" name="retVal_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="84" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="86" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="218"><net_src comp="138" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="120" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="132" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="114" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="108" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="239" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="258" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="258" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="261" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="325" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="186" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="186" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="208" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="378" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="393" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="441"><net_src comp="88" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="448"><net_src comp="92" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="456"><net_src comp="96" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="465"><net_src comp="100" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="473"><net_src comp="104" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="481"><net_src comp="126" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="486"><net_src comp="252" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="258" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="495"><net_src comp="273" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="179" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="504"><net_src comp="349" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="509"><net_src comp="365" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_bstate_held_aligned_word_0_out | {3 }
	Port: state_bstate_n_bits_held_0_out | {3 }
	Port: write_flag2_1_out | {3 }
	Port: state_bstate_currIdx_0_out | {3 }
	Port: state_ivlOffset_1_out | {3 }
	Port: baeState_0_constprop | {2 }
 - Input state : 
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : p_read5 | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : p_read4 | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : write_flag2_0 | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : p_read1 | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : empty_41 | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : empty | {1 }
	Port: decode_regular_Pipeline_VITIS_LOOP_53_1 : bStream | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		icmp_ln1072 : 2
		br_ln53 : 3
		shl_ln1026 : 1
		store_ln1026 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		add_ln16 : 1
		store_ln17 : 2
		zext_ln5 : 1
		bStream_addr : 2
		retVal_21 : 3
		add_ln6 : 1
		store_ln46 : 2
		store_ln53 : 1
	State 3
		zext_ln23 : 1
		add_ln14 : 1
		sext_ln14 : 2
		retVal_19 : 3
		retVal_20 : 4
		zext_ln11 : 5
		tmp_3 : 1
		zext_ln42 : 2
		retVal : 3
		store_ln46 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 4
		trunc_ln1543 : 1
		shl_ln1 : 2
		or_ln1543 : 3
		tmp_s : 1
		ret : 3
		store_ln53 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln16_fu_279        |    0    |    15   |
|    add   |         add_ln6_fu_298         |    0    |    39   |
|          |         add_ln14_fu_329        |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln1072_fu_252       |    0    |    15   |
|          |        icmp_ln13_fu_273        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|   lshr   |        retVal_19_fu_339        |    0    |    19   |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln1543_fu_393        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         tmp_read_fu_108        |    0    |    0    |
|          |        tmp_1_read_fu_114       |    0    |    0    |
|   read   |      p_read14_read_fu_120      |    0    |    0    |
|          | write_flag2_0_read_read_fu_126 |    0    |    0    |
|          |      p_read42_read_fu_132      |    0    |    0    |
|          |      p_read51_read_fu_138      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln0_write_fu_144     |    0    |    0    |
|          |     write_ln0_write_fu_151     |    0    |    0    |
|   write  |     write_ln0_write_fu_158     |    0    |    0    |
|          |     write_ln0_write_fu_165     |    0    |    0    |
|          |     write_ln0_write_fu_172     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_2_fu_242          |    0    |    0    |
|          |          tmp_s_fu_399          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    shl   |        shl_ln1026_fu_261       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         zext_ln5_fu_293        |    0    |    0    |
|          |        zext_ln13_fu_322        |    0    |    0    |
|   zext   |        zext_ln23_fu_325        |    0    |    0    |
|          |        zext_ln11_fu_349        |    0    |    0    |
|          |        zext_ln42_fu_361        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln14_fu_335        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        retVal_20_fu_345        |    0    |    0    |
|          |       trunc_ln1543_fu_381      |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_3_fu_353          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          retVal_fu_365         |    0    |    0    |
|bitconcatenate|         shl_ln1_fu_385         |    0    |    0    |
|          |           ret_fu_409           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   123   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|          aligned_word_reg_470         |    8   |
|          bStream_addr_reg_496         |    3   |
|            empty_53_reg_438           |   32   |
|          icmp_ln1072_reg_483          |    1   |
|           icmp_ln13_reg_492           |    1   |
|             retVal_reg_506            |    9   |
|             ret_8_reg_445             |   32   |
|     state_bstate_currIdx_0_reg_462    |   32   |
|state_bstate_n_bits_held_0_load_reg_487|    8   |
|   state_bstate_n_bits_held_0_reg_453  |    8   |
|              val_reg_205              |    9   |
|       write_flag2_0_read_reg_478      |    1   |
|         write_flag2_1_reg_192         |    1   |
|           zext_ln11_reg_501           |    9   |
+---------------------------------------+--------+
|                 Total                 |   154  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_186   |  p0  |   2  |   3  |    6   ||    9    |
| write_flag2_1_reg_192 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |    8   ||  3.176  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   154  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   154  |   141  |
+-----------+--------+--------+--------+
